

MAINTENANCE MANUAL



***Model 960B Computer Memory,
Memory Controller and Direct
Memory Access Channel (DMAC)***

Part No. 942773-9702

1 May 1977

TEXAS INSTRUMENTS

The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein are the exclusive property of Texas Instruments Incorporated.

No disclosure of the information or drawings shall be made to any other person or organization without the prior consent of Texas Instruments Incorporated.

INSERT LATEST CHANGED PAGES DESTROY SUPERSEDED PAGES

LIST OF EFFECTIVE PAGES

Note: The portion of the text affected by the changes is indicated by a vertical bar in the outer margins of the page.

Model 960B Computer Maintenance Manual Memory, Memory Controller and Direct Memory Access Channel (DMAC) (942773-9702)

Original Issue 1 September 1974
 Change 1 1 September 1975 (ECN 393164)
 Revised and Reissued 1 May 1977 (ECN 419763)

Total number of pages in this publication is 86 consisting of the following:

PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.
Cover	0				
Effective Pages	0				
iii-viii	0				
1-0 - 1-58	0				
2-1 - 2-6	0				
Alphabetical Index Div.	0				
Index-1 - Index-6	0				
User's Response	0				
Business Reply	0				
Cover Blank	0				
Cover	0				



TABLE OF CONTENTS

Paragraph	Title	Page
SECTION I. MEMORY SYSTEM		
1.1	Introduction	1-1
1.1.1	Memory Features	1-1
1.1.2	Physical Description	1-1
1.2	Memory Controller Circuit Board	1-2
1.2.1	Memory Controller External Interface	1-2
1.2.2	Memory Controller to Memory Interface	1-10
1.2.3	Memory Controller Test Interface	1-14
1.2.4	Memory Controller Block Diagram	1-15
1.2.5	Control Circuits	1-19
1.2.6	Memory Store	1-26
1.2.7	Memory Fetch	1-32
1.2.8	Error Checking and Correction	1-33
1.2.9	Memory Refresh	1-41
1.2.10	Reset Control	1-46
1.2.11	Clock Generation	1-47
1.3	Memory Circuit Board	1-51
1.3.1	Memory Size Jumpers	1-51
1.3.2	Power Control and Decoupling	1-53
1.3.3	Bank Address Decode	1-53
1.3.4	Chip Enable Pulse Shaper	1-55
1.3.5	Chip Select	1-56
1.3.6	Memory Matrix	1-56
SECTION II. DIRECT MEMORY ACCESS CHANNEL INTERFACE		
2.1	Introduction	2-1
2.2	Theory of Operation	2-1
2.2.1	Memory Address Register	2-1
2.2.2	Write Data Register	2-1
2.2.3	Read Data Buffers	2-1
2.2.4	System Clock	2-3
2.2.5	ATI Strokes	2-3
2.2.6	Interrupt Recognized	2-3
2.2.7	Access Granted	2-3
2.2.8	Parity Error	2-3
2.2.9	Master Reset	2-3
2.2.10	Memory Cycle Complete	2-3
2.2.11	Fetch and Store	2-4
2.2.12	Access Request	2-4



LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	Model 960B Computer Memory System	1-0
1-2	Memory System Chassis Locations	1-3
1-3	Memory Controller External Interface and Power Connections	1-4
1-4	Memory Controller-to-Memory Interface	1-10
1-5	Memory Controller Block Diagram	1-17
1-6	Access Control Logic Flowchart	1-20
1-7	Access Control Simplified Logic Diagram	1-22
1-8	Memory Cycle Control Logic Flowchart	1-23
1-9	Memory Board Select and Bank Encode Comparison Code	1-28
1-10	Protected Memory Upper Bound Jumper Connections	1-30
1-11	Error Correction Check Bit Generation	1-34
1-12	BSFT - Jumper Connection for Maintenance Use	1-35
1-13	Error Correcting Gate	1-37
1-14	Bank and Bit Error Indicators	1-38
1-15	Refresh Request Timer Simplified Logic Diagram	1-42
1-16	Refresh Address Counter	1-43
1-17	Refresh Burst Timer	1-44
1-18	Standby Power Switch Schematic Diagram	1-46
1-19	Reset Control Simplified Logic Diagram	1-47
1-20	Clock Oscillator Schematic Diagram	1-48
1-21	Clock Counter Circuit (Simplified Logic Diagram)	1-49
1-22	Clock Counter Circuit Timing Diagram	1-50
1-23	Memory Board Block Diagram	1-52
1-24	Bank Address Decode Circuit	1-54
1-25	Chip Enable Pulse Shaper-Divider	1-55
1-26	Memory Matrix Addressing and Data Paths	1-57
1-27	Memory Chip Optimum Timing Diagram	1-58
2-1	Controller Interface Signal Relationships	2-2



LIST OF TABLES

Table	Title	Page
1-1	Memory Controller External Interface Signals	1-5
1-2	Memory Controller to Memory Interface Signals	1-11
1-3	Memory Controller Test Interface Signals	1-14
1-4	Segmented Areas of Memory	1-29
1-5	Memory Protect Upper Bound Options	1-31
1-6	Bank Error Indicator Decode	1-39
1-7	Bit Error Indicator Decode	1-40



PREFACE

This manual describes the memory system and the Direct Memory Access Channel (DMAC) for the Texas Instruments Model 960B Computer. Section I provides a detailed discussion of the memory controller and memory circuit boards, and includes block diagrams, interface signal definitions, and detailed theory of operation. Section II discusses the DMAC interface. Detailed electrical schematic diagrams for the circuit boards are contained in Model 960B Maintenance Manual Electrical Drawings, TI Part Number 942773-9705. Parts lists for the assemblies are contained in Model 960B Maintenance Manual Parts Lists and Assembly Drawings, TI Part Number 942773-9704. This manual is part of a complete set of manuals that supplies information for maintaining and repairing the computer. The manual set is specifically defined in Model 960B Maintenance Manual System Description, TI Part Number 942773-9701.



Figure 1-1. Model 960B Computer Memory System



SECTION I

MEMORY SYSTEM

1.1 INTRODUCTION

The memory system for the Texas Instruments Model 960B Computer consists of a single memory controller circuit board, one, two, or three memory circuit boards, and the interconnecting boards to interface the memory controller to the memory boards as illustrated in figure 1-1. The standard memory configuration offers 8,192 words (8K) of memory and includes one memory circuit board. Optional configurations offer additional memory capacity in increments of 8K words to a maximum capacity of 65,536 words that employs three memory circuit boards. The following paragraphs provide an overview description of the memory system capabilities. The remainder of this section of the manual describes the theory of operation for the memory controller and the memory, and defines the interface between them and the interface between the controller and the requesting interface.

1.1.1 MEMORY FEATURES

The memory system receives data and addresses from either the Central Processing Unit (CPU) or the Direct Memory Access Channel (DMAC) of the computer and performs all data transfer and control operations required to store, retrieve and maintain data within the memory. In addition, the memory system provides the following features:

- A 16-word Register File for high-speed storage and retrieval operations.
- A protected memory area whose size is selectable by jumper wire connections on the memory controller board.
- A temperature-dependent circuit to maintain data in memory when main power is off.
- Error detecting/correcting logic that corrects single-bit errors and detects double-bit errors that occur during a memory read.
- Error indicators that pinpoint the exact memory integrated circuit that caused a correctable memory error.

1.1.2 PHYSICAL DESCRIPTION

Memory control circuitry is TTL family integrated circuit packages and discrete component circuits. Memory storage is performed by a high-density Metal Oxide Semiconductor (MOS) integrated circuit package that provides random access for read or write operations on 4096 individually addressable bits. Each memory package is a 22-pin dual-inline-package (DIP) that is socket-mounted on the memory circuit board for easy replacement in the event of a circuit failure.



1.1.2.1 CIRCUI T BOARDS. The printed wiring boards for the memory system are 361.95 mm (14.25 inches) wide and 260.35 mm (10.25 inches) high. Two connectors, P1 and P2, are formed along the bottom edge of the board by printed conductor contacts. The contacts are numbered from 1 through 80 with the even numbered contacts on the component side of the circuit board. An additional tab, slightly offset from center along the bottom edge of the board, prevents the circuit board from being inserted into the chassis connectors when the board is backward. As an additional reminder, one of the ejector tabs on the top of edge of the card is colored and the other tab is white. The colored tab should always be toward the right (as viewed from front of computer) of the chassis. Two additional connectors, P3 and P4, are formed along the top edge of each circuit board. These connectors are identical to P1 and P2 and provide the interface connection between the memory controller and the memory circuit boards.


1.1.2.2 LOCATION. Figure 1-2 illustrates the placement of the circuit boards within the computer chassis. If only one memory board is used, it must be inserted into the location designated for Memory Board 1 (M1). Similarly, two memory boards must occupy locations designated for Memory Board 1 and Memory Board 2 (M1 and M2). Each memory board may contain either 8K, 16K or 24K words of memory. However, if three memory boards are used and each board contains 24K words, only 65K words of memory will be recognized and usable by the controller.

1.2 MEMORY CONTROLLER CIRCUIT BOARD

The memory controller circuit board selects data and controls data transfer between the computer memory circuit boards and either the Central Processing Unit (CPU) or the Direct Memory Access Channel (DMAC). In addition, the memory controller supplies a rapid-access register file for storage and retrieval of program data, a system clock circuit to coordinate the activities of the controller, memory, and CPU, plus a refresh system to maintain data in the dynamic memory during standby (power loss) operation as well as full power operation. The following paragraphs define the interfaces between the memory controller and the other system components, and describe the operation of the controller circuits for coordination of memory activities.


1.2.1 MEMORY CONTROLLER EXTERNAL INTERFACE

The memory controller provides the interface for the memory system with all computer components external to the memory system. Both the computer arithmetic unit and the Direct Memory Access Channel can request memory operations. In addition, the computer power supply and control panel both supply control signals that modify or regulate the operation of the memory system. Figure 1-3 illustrates these external interface signals. Table 1-1 defines each signal and its function.



(B) 129433

Figure 1-2. Memory System Chassis Locations



(A)129434A

Figure 1-3. Memory Controller External Interface and Power Connections



Table 1-1. Memory Controller External Interface Signals

Signature	Pin No.	Definition
CLK3A1-	P1-16	A system clock signal from the memory controller to the DMAC interface. This signal is also supplied to the AU and CRU interfaces as a system clock. The signal is a 4-MHz, one-third duty cycle clock.
MRD00	P1-71	Memory Read Data from the memory controller to the DMAC or the AU interface. Read data from either main memory or the register file is held on these lines by buffer latches until the next memory read cycle has started.
MRD01	P1-68	
MRD02	P1-67	
MRD03	P1-72	
MRD04	P1-63	
MRD05	P1-60	
MRD06	P1-12	
MRD07	P1-26	
MRD08	P1-35	
MRD09	P1-11	
MRD10	P1-24	
MRD11	P1-34	
MRD12	P1-56	
MRD13	P1-55	
MRD14	P1-19	
MRD15	P1-18	
DMFCH-	P1-45	DMAC Fetch - A single line from the DMAC interface that instructs the memory controller to initiate a memory read cycle.
DMSTR-	P1-43	DMAC Store - This line from the DMAC interface instructs the memory controller to initiate a memory write cycle.
DMAACR-	P1-36	DMAC Access Request - This line from the DMAC interface indicates to the memory controller that the DMAC interface requires access to memory.
DMAACCB	P1-53	DMAC Access Granted - indicates to the DMAC interface that the memory controller has given access to the DMAC in response to a DMAACR- signal.



Table 1-1. Memory Controller External Interface Signals (Continued)

Signature	Pin No.	Definition
RFRACCB-	P1-51	Refresh Access Granted - indicates to the DMAC interface that a refresh cycle is in progress; DMAC gates off the system clock during refresh cycles in response to this signal.
WDPB-	P1-48	Write Data Parity Bit - a parity bit generated by the memory controller from data being written into memory from the DMAC interface. When low, this line indicates to the DMAC interface that the data contains an odd number of "1" data bits.
MRDPB-	P1-66	Memory Read Data Parity Bit - a parity bit generated by the memory controller from data being read from memory. When low, this line indicates to the DMAC interface that the data contains an odd number of "1" data bits.
DWD00	P2-22	DMAC Write Data - 16 input data lines from the DMAC interface that supply data to be stored into memory during a DMAC Store operation.
DWD01	P2-16	
DWD02	P2-11	
DWD03	P2-19	
DWD04	P2-10	
DWD05	P2-17	
DWD06	P2-13	
DWD07	P2-09	
DWD08	P2-37	
DWD09	P2-34	
DWD10	P2-30	
DWD11	P2-28	
DWD12	P2-29	
DWD13	P2-42	
DWD14	P2-44	
DWD15	P2-43	
DA00	P2-57	DMAC Memory Address - 16 input lines from the DMAC interface that specify to the memory controller the location in memory that will be accessed during a DMAC memory operation (store or fetch).
DA01	P2-56	
DA02	P2-54	
DA03	P2-55	
DA04	P2-51	
DA05	P2-27	



Table 1-1. Memory Controller External Interface Signals (Continued)

Signature	Pin No.	Definition
DA06	P2-48	
DA07	P2-26	
DA08	P2-25	
DA09	P2-52	
DA10	P2-41	
DA11	P2-45	
DA12	P2-46	
DA13	P2-47	
DA14	P2-50	
DA15	P2-49	
MERR	P1-49	Memory Error - This signal from the memory controller indicates to the AU that an uncorrectable error has occurred in data read from memory and that the data on the MRD _{xx} data bus is incorrect.
FETCH-	P1-42	CPU Fetch - This signal from the AU instructs the memory controller to initiate a read cycle from either the register file or main memory.
STORE-	P1-33	CPU Store - This signal from the AU instructs the memory controller to initiate a write cycle to either the register file or main memory.
ROM19	P1-22	Address Load Enable - This signal from the AU indicates to the memory controller that the data on the ALU _{xx} bus is an address rather than data. The controller then loads the data into its address register.
ROM42	P2-64	Address Increment - This signal from the AU increments the address currently contained in the memory controller address register to allow sequential access to contiguous memory locations.
ALU00	P2-24	
ALU01	P2-18	
ALU02	P2-12	Write Data and Address - These 16 lines from the AU supply either data to be written into a specified memory location,



Table 1-1. Memory Controller External Interface Signals (Continued)

Signature	Pin No.	Definition	
ALU03	P2-20	or an address to specify a memory location for either a fetch or store operation. The use of this bus is defined by the state of the ROM19 interface signal.	
ALU04	P2-14		
ALU05	P2-21		
ALU06	P2-15		
ALU07	P2-23		
ALU08	P2-36		
ALU09	P2-35		
ALU10	P2-32		
ALU11	P2-31		
ALU12	P2-59		
ALU13	P2-58		
ALU14	P2-38		
ALU15	P2-33		
CYCOMP-	P1-20		Cycle Complete - This signal from the memory controller indicates to the AU that the current memory operation (read or write to memory or register file) is complete.
MPROTV	P1-21		Memory Protect Violate - This signal from the memory controller indicates to the AU that the last store operation attempted to write into an area in protected memory and was, therefore, not honored.
CLOCKSWB	P1-47	System Clock Enable - When low, this signal from the operator panel CLOCK/STEP switch indicates that the switch is in the OFF (center) position, and disables generation of the system clock in the memory controller.	
STEPSWB-	P1-58	System Clock Step - This signal from the operator panel CLOCK/STEP switch indicates that the switch has been moved to the STEP (momentary down) position, and instructs the memory controller to produce a single system clock pulse, when the STEP SWITCH is returned to the center position.	



Table 1-1. Memory Controller External Interface Signals (Continued)

Signature	Pin No.	Definition
MPOSW	P1-23	Memory Protect Override Switch - This signal from the operator panel MPO switch indicates that the switch is in the ON (up) position, and enables the memory controller to store data in protected memory.
MRESET-	P2-61	Master Reset - This signal from the computer power supply indicates that AC power has been interrupted. The signal initializes the memory controller during power application, and inhibits the start of a new memory cycle if a power failure or power removal is imminent.
POFF-	P1-52	Power Failing - This signal indicates to the memory controller that interruption of power to the computer is imminent. The controller then prevents memory access from the DMAC interface so that the CPU may execute its power down routine before main power is removed.
+5 STBY	P2-7, 8, 73, 74	Standby Power - +5 Vdc that remains on to power the memory controller circuits during refresh bursts when main power has failed and the memory is being maintained by the battery.
+5 MAIN	P1-3, 4, 77, 78 P2-3, 4, 77, 78	Main Power - +5 Vdc to power the memory controller circuits during normal operation when ac power is present in the power supply.
GND	P1-1, 2, 39, 40, 79, 80 P2-1, 2, 39, 40, 79, 80	Ground



1.2.2 MEMORY CONTROLLER TO MEMORY INTERFACE

The memory controller generates a set of control signals to initiate data transfer between the memory controller and the memory circuit boards. The interface may be implemented with one, two or three memory circuit boards. The interface signals are carried through the top edge connectors of the memory controller and the memory circuit boards. Special interconnect boards complete the connection between the memory controller and one, two or three memory boards. For the three different configurations, the interconnect board part numbers are as follows:

		<u>Right (P3)</u>	<u>Left (P4)</u>
One Memory Circuit Board	-	943718	943718
Two Memory Circuit Boards	-	943706	943705
Three Memory Circuit Boards	-	943716	943714

Figure 1-4 illustrates the interface signals between the controller and the memory boards. Table 1-2 lists these signals and defines their function.




Figure 1-4. Memory Controller-to-Memory Interface



Table 1-2. Memory Controller to Memory Interface Signals

Signature	Pin No.	Definition
MDO00	P4-51	Memory read data output from memory to memory controller.
MDO01	43	
MDO02	35	
MDO03	27	
MDO04	19	
MDO05	13	
MDO06	09	
MDO07	05	
MDO08	P4-04	
MDO09	P3-75	
MDO10	71	
MDO11	63	
MDO12	55	
MDO13	47	
MDO14	39	
MDO15	P3-31	
MDO16	P3-23	Error check bits from memory during a read operation.
MDO17	17	
MDO18	13	
MDO19	09	
MDO20	05	
MDO21	P3-04	
MDI00-	P4-53	Memory write data input from memory controller to memory.
MDI01-	45	
MDI02-	37	
MDI03-	29	
MDI04-	21	
MDI05-	15	
MDI06-	11	
MDI07-	07	
MDI08-	P4-03	
MDI09-	P3-77	
MDI10-	73	
MDI11-	65	
MDI12-	57	
MDI13-	49	
MDI14-	41	
MDI15-	P3-33	



Table 1-2. Memory Controller to Memory Interface Signals (Continued)

Signature	Pin No.	Definition	
MDI16-	P3-25	Error check bits to memory during a write operation.	
MDI17-	19		
MDI18-	15		
MDI19-	11		
MDI20-	07		
MDI21-	P3-03		
AD04-	P4-73	Least significant 12 bits of address from CPU or DMAC used as a store or fetch address when accessing a memory location. The most significant six bits of this address is generated internal to the controller for use during refresh cycles.	
AD05-	69		
AD06-	77		
AD07-	75		
AD08-	67		
AD09-	61		
AD10-	71		
AD11-	63		
AD12-	65		
AD13-	59		
AD14-	55		
AD15-	P4-57		
ADOK-	P4-39		A low active signal indicating that the memory board has accepted an address as valid.
ENABA	P4-72		Memory Board Select to enable bank decoder on board 1.
ENABB	P4-54		Memory Board Select to enable bank decoder on board 2.
ENABC	P4-58	Memory Board Select to enable bank decoder on board 3.	
AD01	P4-74	A 3-bit code sent to memory board 1 to indicate which bank (0-5) of memory chips is to be cycled. AD03 is the least significant bit of the code.	
AD02	P4-76		
AD03	P4-78		
ADB1	P4-62	A 3-bit code sent to memory board 2 to indicate which bank (0-5) of memory chips is to be cycled. ADB3 is the least significant bit of the code.	
ADB2	P4-60		
ADB3	P4-52		



Table 1-2. Memory Controller to Memory Interface Signals (Continued)

Signature	Pin No.	Definition																
ADC1 ADC2 ADC3	P4-48 P4-50 P4-56	A 3-bit code sent to memory board 3 to indicate which bank (0-5) of memory chips is to be cycled. ADC3 is the least significant bit of the code.																
XMEM4A- XMEM8A- XMEM16A-	P3-27 P3-29 P3-21	A 3-bit complement code from memory board 1 that designates to the memory controller the size of the memory contained on the memory board. Valid codes are: <table style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center;"><u>16-</u></td> <td style="text-align: center;"><u>8-</u></td> <td style="text-align: center;"><u>4-</u></td> <td></td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: right;">8K memory</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: right;">16K memory</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: right;">24K memory</td> </tr> </table>	<u>16-</u>	<u>8-</u>	<u>4-</u>		1	0	1	8K memory	0	1	1	16K memory	0	0	1	24K memory
<u>16-</u>	<u>8-</u>	<u>4-</u>																
1	0	1	8K memory															
0	1	1	16K memory															
0	0	1	24K memory															
XMEM4B- XMEM8B- XMEM16B-	P3-28 P3-30 P3-22	A 3-bit complement code from memory board 2 that designates to the memory controller the size of the memory contained on the memory board. Valid codes are the same as for XMEM__A-. No memory size code is required from memory board 3.																
WRITE-	P4-64	When a logic one, this signal indicates that a read cycle is to be performed from the addressed memory location. When this line is a logic zero, the memory performs a write operation.																
START	P4-70	This signal initiates a memory cycle in the addressed memory board. A discrete clock driver on the memory board changes the signal level to +12 Vdc (active) and 0 Vdc (inactive) to drive the clock input of the MOS memory chips.																
RFACCA-	P4-68	When coincident with START, this signal initiates a refresh cycle in all of the memory chips. The refresh address is determined by the address lines from the memory controller.																



Table 1-2. Memory Controller to Memory Interface Signals (Continued)

Signature	Pin No.	Definition
PWRON	P3-37	This signal to the memory boards turns on +5 Vdc (switched) to the logic elements. When computer main power drops, this signal drops, disabling power to the logic elements except during refresh bursts.
PWRONA	P4-66	This signal is a delayed power-on signal that disables memory clock until +5 Vdc (switched) becomes stable after being switched on. During normal power conditions, this signal is a logic one.
GND	P3-1, 2, 79, 80 P4-1, 2, 79, 80	Signal Ground

1.2.3 MEMORY CONTROLLER TEST INTERFACE

The memory controller circuit board also provides for test monitoring and control of the circuits for checkout and maintenance purposes. Table 1-3 defines the function of each of these checkout signals.

Table 1-3. Memory Controller Test Interface Signals

Signature	Pin No.	Definition
CARRYB	P2-53	Output from the CPU address Register and Counter that indicates a carry-out from the least significant eight bits.
CARRYA	P2-69	Input to the most significant eight bits of the CPU address Register and Counter. Allows the counter to be incremented by 256 word jumps.
BSFT-	P2-66	Input that, when low, places bits 10-15 of the data word in place of ECC bits 16-21 during a store operation, and places ECC bits 16-21 into bits 10-15 during a read. Replaced bits are discarded.
CLKRST-	P1-15	Input that, when low, clears the clock counter circuit.



Table 1-3. Memory Controller Test Interface Signals (Continued)

Signature	Pin No.	Definition
CPUACCPRE	P3-68	Preset input for the CPUACC FF in the Access Control logic.
DMACCPRE	P1-17	Preset input for the DMACC FF in the Access Control logic.
ECDA-	P1-73	Input that, when low, disables the error correction logic.
EXTOSC-	P1-32	Allows connection of an external oscillator to replace the clock oscillator for the system clock.
EXTRST-	P2-67	Reset signal used for test only.
EXTTMR-	P1-44	Allows connection of an external timer to generate refresh requests during full power operation.
MCCPRE-	P1-50	Preset input for the Memory Cycle Complete FF (MCC FF)
OSCENAB	P1-13	Input that, when low, disables the internal oscillator in the system clock circuit. This input must be low in order to use the EXTOSC-input.
TMRST-	P1-46	Input that, when low, resets the Refresh Request Timer.

NOTE: CARRYA and CARRYB are connected on the backplane when the memory controller is plugged into the system.

1.2.4 MEMORY CONTROLLER BLOCK DIAGRAM

To aid in understanding the flow of data and control lines through the memory controller, figure 1-5 illustrates the major functional circuits within the controller and their interrelationship. This diagram is the basis of the detailed theory discussion that appears later in this section. The block diagram is a generalized version of the logic diagrams for the memory controller. The following paragraphs describe the format and special conventions used on the diagram to provide better understanding of information contained on the diagram.

1.2.4.1 LOGIC DIAGRAM PAGE NUMBER. Each functional block on the diagram represents a logic or electrical circuit that is represented in detail in the logic diagram for the memory controller. To facilitate location of the circuit within the logic diagram, the sheet number of the logic diagram that





Figure 1-5. Memory Controller Block Diagram



contains the major portion of the functional circuit appears in the upper right corner of the functional block as illustrated below:



1.2.4.2 EXTERNAL ORIGINS AND DESTINATIONS. Signals that leave or enter the circuit board through connector pins have their origins or destinations indicated in parentheses as follows:

(CPU)	Central Processing Unit
(MEM)	Memory Circuit Board
(DMAC)	Direct Memory Access Channel
(TEST)	Special Test Fixture Connection
(PWR SUP)	Power Supply


1.2.4.3 MULTIPLE SIGNAL PATHS. Bold lines represent a large group of signals or a data bus. Lines that carry both the true and false sense signal are labeled with the false sense indicator (a dash) in parentheses following the signature:

SIGNAL(-)

1.2.5 CONTROL CIRCUITS

The memory controller has two major control circuits that coordinate data transfers and refresh cycles throughout the memory system. The Access Control circuit determines the origin of a memory cycle to be either from the CPU or DMAC interfaces or a result of a memory refresh cycle. Concurrently, the Memory Cycle Control circuit determines whether the cycle will be a store or a fetch operation and indicates the end of the memory cycle. The following paragraphs explain the operation of these control circuits.

1.2.5.1 ACCESS CONTROL. Access Control determines the origin of a memory access and generates gating signals that select input data and addresses and that determine the timing of a register file memory cycle. Refresh cycle requests receive highest priority and are always recognized. DMAC requests receive next consideration. In the absence of either of these two memory requests, the circuit enables CPU memory access. Figure 1-6 illustrates the Access Control logical decision paths.



(A)129437

Figure 1-6. Access Control Logic Flowchart




Circuit Description. Access Control consists of three flip-flops and associated gating circuitry as illustrated in figure 1-7. A refresh request from the Refresh Request Timer disables the input gates to the two access control flip-flops (CPUACC and DMACC) clearing both flip-flops with the next clock pulse. With both flip-flops clear, the circuit produces four refresh cycle recognition signals: RFACC-, RFACC, RFRACCB- and RFACCA-. The first two signals are internal gating signals. RFRACCB- returns to the DMA Controller to disable system clock pulses during a refresh cycle so that the DMA Controller is unaware of the refresh cycle. RFACCA- is forwarded to the memory boards to initiate the refresh cycle. During standby operation, refresh access is continually granted during a refresh burst because MRSTQ- is low, disabling the access control flip-flops.

DMACRQ-FF. In the absence of a refresh request, the DMACRQ- FF sets or clears the access control flip-flops. This flip-flop clears when it receives a memory request from the DMAC interface (DMAACR-), and no power failure is about to occur (POFF-). Clearing this flip-flop sets the DMACC FF on the next clock pulse to enable DMAC data and address into memory. In the absence of a DMAC request, or if a power failure is about to occur, the DMACRQ- FF sets. Setting this flip-flop sets the CPUACC FF to gate data and address from the CPU into memory. Enabling CPU data during a power failure allows the CPU to store certain program parameters before power fails.

1.2.5.2 MEMORY CYCLE CONTROL. Memory Cycle Control monitors the store and fetch signals from both the CPU and the DMAC interfaces, receives destination information from the Address Inspection circuit and generates the gating signals required to transfer data through the controller to or from the specified area in memory. This circuit also receives inputs from the Access Control circuit to enable requests from either the DMAC or the CPU interface. The control logic consists of two state-control flip-flops, CYCQ0 and CYCQ1, plus the combinational logic required to define the four possible controller states and generate the gating signals required during each controller state. All memory operations except a register file operation must progress through each of the four controller states, and require three phase 2 clock times to perform the cycle. Register file operations are performed entirely within state 00. Figure 1-8 illustrates the logic flow within the controller that produces the required gating signals. The following paragraphs describe the decisions within each state.

State 0. Controller State 0 (CYCQ0 and CYCQ1 both clear) monitors the inputs to the controller to determine what type of cycle is to be requested. Upon entering the state, the controller clears the Memory Cycle Complete flip-flop (MCC) that was set at the end of the previous memory cycle. Clearing this flip-flop enables a new memory access. The controller then determines which interface has access to memory and whether that interface has requested access to memory. If the DMAC interface has access and has



(A)129438

Figure 1-7. Access Control Simplified Logic Diagram






Figure 1-8. Memory Cycle Control Logic Flowchart (Sheet 1 of 3)



(A)129439A (2/3)

Figure 1-8. Memory Cycle Control Logic Flowchart (Sheet 2 of 3)



(A)129439A (3/3)

Figure 1-8. Memory Cycle Control Logic Flowchart (Sheet 3 of 3)



generated a memory request, the controller enters State 2 (CYCQ0 set; CYCQ1 clear). If the CPU has access and has requested memory, the controller determines if the operation is intended for the register file. If the operation is for main memory, the controller enters State 2. If the operation is a register file operation, the controller prevents the start of a new memory cycle to main memory, issues Cycle Complete to the CPU (without setting MCC), and produces the gating signal required to complete either the store or fetch operation. Register file operations occur within one clock period. However, a register file fetch operation extends the period of the system clock to allow for increased propagation time delays. This modification of the clock signal is performed within the Clock Counter circuit.

State 2. Setting the CYCQ0 flip-flop immediately produces a chip enable signal (START) to the memory boards. This signal remains high as long as CYCQ0 is set. The controller waits for a phase 2 clock pulse before entering State 3.

State 3. In State 3 (CYCQ0 set; CYCQ1 set) the controller determines if the operation is a store or a fetch operation. If the operation is a fetch, the controller generates MDRSTB- to transfer memory data to the output data latches for placement on the memory bus to the requesting interface (DMAC or CPU). If the operation is a store, the controller produces a WRITE- signal to the memory boards if the operation is not intended for a protected area in memory. Store operations to protected memory do not produce a WRITE- signal; the memory boards perform a non-destructive read operation. In all cases the controller enters State 1 with the next phase 2 clock pulse.

State 1. In State 1 (CYCQ0 clear; CYCQ1 set) the controller sets the Memory Cycle Complete flip-flop (MCC). If the cycle is a CPU memory access, the controller also enables the cycle complete indication (CYCOMP-) to the CPU. The controller then waits for the phase 3 clock pulse to return it to the State 0 wait mode.

1.2.6 MEMORY STORE

If Memory Cycle Control determines that the operation is a store, then the controller will receive both data and address from the interface selected by Access Control. The controller then examines the address to determine the destination of the store operation, and generates the addressing signals required to properly route the data to the correct location in memory or in the register file. Concurrently, the controller examines data for memory and generates an Error Checking and Correcting (ECC) code that is stored along with the data in memory. The Error Checking and Correcting circuits are discussed separately, later in this section. The following paragraphs explain the function of each major circuit involved in the memory store operation. Although the addressing circuits are used during both store and fetch operations, they will be described only in reference to store operations. Their function is identical for a fetch operation.



1.2.6.1 CPU ADDRESS REGISTER AND COUNTER. The CPU uses the same bus lines to carry both data and addresses to the memory controller. Therefore, the memory controller must retain the address from the CPU while the data is being transferred. The CPU Address Register performs this function, and also allows the CPU to transmit a single increment signal to access consecutive memory locations instead of sending new addresses for each location. If the data on the ALU0-15 bus from the CPU is an address, the CPU activates the ROM19 interface signal. This signal, together with the recognized CPU request, gates the address from the data bus into the address register. This address remains in the register until replaced or modified by another CPU command. The output from the register is then available to the Address Select circuit for transfer to the memory boards, the Address Inspection circuit, and to the register file as required. To access the next consecutive memory location, the CPU activates the ROM42 interface signal. This signal enables the next clock pulse (CPADCK-) to increment the address in the register. For test and checkout purposes, the carry from the least significant byte to the most significant byte (CARRYB/CARRYA) is routed through the main chassis connector. This connection not only allows the carry signal to be monitored, but permits the address in the register to be jumped in 256 address blocks if connected to the proper test fixture. These two signals are normally connected together in the computer backplane.

1.2.6.2 ADDRESS SELECT. Address Select uses two access granted signals from Access Control to choose an address for a memory access. If the DMACC signal is active, the circuit enables the 16-bit address from the DMAC interface (DA00 to DA15) for use during the memory cycle. If the CPUACC signal is active, the circuit enables the 16-bit address from the CPU Address Register (CPAD00 to CPAD15). If neither access granted signal is active, the select circuit enables the 6-bit refresh address (RFAD04 to RFAD09) to the memory boards. The upper four bits are not required during a refresh cycle. Both access granted signals cannot be active at the same time.

1.2.6.3 ADDRESS DRIVERS. Twelve NAND gates receive the 12 least significant bits of the address from Address Select, invert the logic level of the address, and transmit the address to the memory boards. The selected memory board uses these address bits to select the required memory location.

1.2.6.4 MEMORY BOARD SELECT AND BANK ENCODE. This circuit receives the four most significant bits of a memory address (AD00 to AD03), compares that address with the size of the memory available from the first two memory boards, and selects the memory board that contains the address. In addition the circuit creates a 3-bit code that is sent to the selected memory board to designate the memory bank that will receive the 12-bit word address. Figure 1-9 illustrates the comparisons that produce the memory board enables and bank select codes.




Figure 1-9. Memory Board Select and Bank Encode Comparison Code

Board 1. The circuit always transmits a 3-bit bank select code, comprised of address bits 1, 2 and 3, to memory board 1 (the memory board closest to the controller). If address bit 0 is a logic "0", the circuit also produces an enable (ENABA) to memory board 1 so that the memory board will decode the bank select code. However, if the bank select code exceeds the capacity of memory board 1, it will not recognize the address.

Board 2. The circuit also compares the four MSB's of the memory address with the memory size bits from memory board 1 to determine if the address is contained on memory board 2. By adding the memory address bits to the complement memory size code from board 1 with a logic zero in the MSB position, the circuit determines if the address is in excess of the capacity of memory board 1. If this subtraction process produces a result whose MSB is a logic "1", then the address is larger than the capacity of board 1. The MSB of the result becomes the enable signal to board 2 (ENABB), while the other three resultant bits become the bank select code. If the address is sufficiently larger than the capacity of board 1 (approximately 40K), then the address could not be on board 2. The complement addition in that case may produce an overflow that leaves the MSB of the result at a logic "0", disabling the decoding circuits on board 2.

Board 3. To determine if the address is on board 3, the circuit adds the capacity of board 1 to the capacity of board 2. All addresses in excess of



this result are on board 3. If they are not, they will not be recognized by board 3. The circuit performs a complement addition of the address with the lower bound of board 3 (capacity of $1 + 2$). If the addition produces a carry-out from the most significant bit, then the address is greater than the lower bound address. The carry-out signal from this addition becomes the decode enable signal for memory board 3 (ENABC). The three LSB's of the addition become the bank select code that is sent to board 3.


1.2.6.5 ADDRESS INSPECTION. Memory addresses are segmented into two protected areas and three unprotected areas as outlined in table 1-4. The Address Inspection circuit examines the most significant 13 bits of the memory address to determine which of these memory areas is being accessed.

Register File Address. If the memory address is of the form $008X_{16}$ (within the range 0080_{16} to $008F_{16}$), the address specifies a location in the register file on the memory controller board. When such an address is detected, this circuit generates two signals, RAD and RAD-, that enable the register file data output, disable the error correction and detection logic, and spread out the system clock pulse to allow for gating delays during the register file read operation. This signal is also relayed to the Memory Cycle Control logic to generate other control signals.

Protected Memory. Protected memory is a range of memory addresses that cannot be written into unless such an operation is specifically enabled by setting the MPO switch on the control panel to the ON position. The lower bound of this area is 0000_{16} . The upper bound of the protected area is determined by a set of jumper wires on the memory controller circuit board as illustrated in figure 1-10. Table 1-5 defines the jumper wire configurations for each of the nine possible upper bound addresses. Other jumper wire configurations are physically possible, but they create non-continuous areas of protected memory and are, therefore, not useful.

Table 1-4. Segmented Areas of Memory

Address Range	Description
0000 to 007F	Protected; usually reserved for bootstrap programs
0080 to 008F	Unprotected; register file addresses
0090 to 00A7	Unprotected; usually reserved for interrupt and I/O status information
00A8 to 7FFF	Protected; upper limit changeable by jumper wires
8000 to FFFF	Unprotected



129441 (960-974-12-3)

Figure 1-10. Protected Memory Upper Bound Jumper Connections

Circuit Operation. If the MPOSW signal from the control panel is high (MPO switch in OFF position), the circuit examines the address to determine if it is within the range of protected memory as defined by the lower bound address and the upper bound address represented by the jumper connections. If the address is protected, the circuit produces an internal signal to Memory Cycle Control to disable any write operation for that address. If the operation is a write, that signal (PROTV-) changes the operation to a non-destructive read operation. When that read operation is complete, this circuit generates a protection violation indication (MPROTV) to the CPU.

1.2.6.6 WRITE DATA SELECT. Write Data Select uses DMAC access granted (DMACC-) to determine which of two 16-bit inputs to transfer to the write drivers for transmission to the memory boards. If DMACC- is low, the circuit selects the data input from the DMAC interface for storage into memory. If DMACC- is high, the circuit selects the input from the CPU interface (ALU00 to ALU15). In addition to being transferred as write data to the memory boards, the selected 16 bits are input to the Register File if it is a register file store operation, or to the ECC Generation circuit if it is a memory store operation.



Table 1-5. Memory Protect Upper Bound Options

PROTECTED MEMORY UPPER BOUND*	JUMPER CONFIGURATION							
	E1-E2	E3-E4	E5-E6	E7-E8	E9-E10	E11-E12	E13-E14	E15-E16
7 F F F								
3 F F F								
1 F F F								
0 F F F								
0 7 F F								
0 3 F F								
0 1 F F								
0 0 F F								
0 0 7 F								

*LOWER BOUND = 0000 ;
ADDRESSES 0080 THROUGH 00A7 ARE NEVER PROTECTED

(A)129442



1.2.6.7 WRITE DATA DRIVERS. Twenty-two inverter-driver circuits receive 16 data bits from the Write Data Select circuit and six more ECC bits from the ECC Generation circuit, invert the logic levels of the bits, and transmit them to the memory boards. The selected memory board then stores the data into the addressed area in memory.

1.2.7 MEMORY FETCH

If Memory Cycle Control determines that the operation is a fetch, then the controller receives address bits from and transmits memory data to the interface selected by Access Control. The controller examines the address to determine the source of the requested data, and generates the addressing signals required to route the data from memory or the register file, through the error correction circuits, and to the requesting interface. The following paragraphs describe the major functional circuits involved in the fetch operation excluding the error correction logic and the addressing circuits. Both of these areas are covered elsewhere in this section.

1.2.7.1 READ DATA BUFFERS. Twenty-two inverter-buffer circuits receive data from memory during a memory read cycle (16 data bits and 6 ECC bits), invert the logic levels of the data, and apply the inverted data to the Read Data Select and Read Data Error Detection circuits. The inversion provided by this circuit restores memory data to its proper sense, since the memory chips invert the data when reading from the memory location. Therefore, the output of the data buffers represents the data that was originally stored in memory.

1.2.7.2 REGISTER FILE. The memory controller provides the CPU with 16 words of rapid access memory through the Register File. The Register File is a group of four 16 x 4 TTL Read-Write memory chips. Each chip receives four bits of input data during a write operation and supplies four bits of output data during a read operation. The four least significant bits of memory address select the location within the Register File to be accessed. An additional control signal, RFWE- (Register File Write Enable), indicates to the Register File whether the operation is a read or a write. When RFWE- is low, the input data from Write Data Select is stored in the location specified by address bits 12 through 15. At all other times, the Register File uses the four least significant bits of the current address to produce an output to the Read Data Select circuit with each memory cycle. If the operation is a register file read, the data is enabled by the Read Data Select circuit.

1.2.7.3 READ DATA SELECT. Read Data Select receives input data from the Register File (16 bits) and from the Read Data Buffers (22 bits) and uses two control signals (BSFT- and RAD-) to select the configuration of data bits to be sent to the Error Correction circuit and ultimately to the requesting interface. If RAD- is low, this circuit selects 16 data bits from the Register



File for transfer to the requesting interface. If RAD- is high, memory data is enabled and the state of BSFT- determines the data sent to the interface. BSFT- is a maintenance signal that, when low, causes Read Data Select to place the ECC bits (16 through 21) in the data word in place of the six least significant bits (10 through 15). The six least significant data bits are discarded. When high, BSFT- enables the 16-bit data word from memory without change. BSFT- is generated by a special test fixture during checkout, and can be produced for maintenance purposes by connecting a jumper wire from terminal TP1 to terminal TP2 on the memory controller circuit board.

1.2.7.4 READ DATA REGISTER. The Read Data Register is a 16-bit register that receives corrected (if error correction is enabled) data that has been read from memory or uncorrected data read from the Register File. The Read Data Register then holds the data for transmission to the requesting interface (DMAC or CPU). The Memory Data Register Strobe pulse (MDRSTB-) from Memory Cycle Control loads the data into the register. The data is then available at the circuit board output connector pins for sampling by the requesting interface. The inverted data output from the register is sent to the DMAC Parity Bit Generation circuit to develop a parity bit for use by the DMAC interface.

1.2.7.5 DMAC PARITY BIT GENERATION. This circuit receives inverted data from the Read Data Register and develops a parity bit that, when high, indicates that the data word sent to the DMAC interface contains an even number of "1" bits. The parity bit is generated from the data actually sent to the DMAC interface. The DMAC interface does not receive the MERR signal indicating that an uncorrectable error occurred during the read cycle. Therefore, if an error occurs, the DMAC interface has no separate indication that the data is bad. To inform the DMAC interface of a faulty data word, the output of the MERRQ FF in the Error Correction circuit is input to the Parity Generation circuit. When an uncorrectable error occurs, the MERRQ input forces the Parity Generation circuit to produce an incorrect parity bit. When the DMAC interface checks the parity of the incoming word and detects the parity error, it will know that the data is incorrect.

1.2.8 ERROR CHECKING AND CORRECTION

To ensure accurate storage and retrieval of data, the memory controller generates a 6-bit code during a store operation that is checked during a read operation on the data. This code enables the controller to detect and correct single-bit errors, and to detect double-bit errors. The probability of encountering greater than two errors in any 22-bit memory word is slight. Therefore, the controller makes no provision for errors greater than two bits. The following paragraphs describe the controller circuits that produce and check the Error Checking and Correction (ECC) bits, and that use the results of that check to correct data read from memory.



1.2.8.1 ECC BIT GENERATION. During a store operation the ECC Generation circuit receives the 16-bit data word, and using a modified Hamming code, produces six check bits that are stored along with the data word as bits 16 through 21. The controller uses the check bits to identify any bit in error if a 1-bit error occurs in the data when it is read from memory. Each check bit is an odd parity bit for selected bit-groups within the data word, such that each bit in the data word participates in either three or five of the parity bits. If an error occurs in data read from memory, then the check bits generated from the read data will not match the check bits stored with the data. Examination of the bits that vary isolates the bit in error in the data word. Data errors produce three or five mismatched bits. If only one bit is mismatched, the check bit is in error. Figure 1-11 illustrates the generation patterns for each of the check bits. This circuit also produces a parity bit to the DMAC interface to indicate that the data word contains an odd number of "1" bits (WDPB-).

1.2.8.2 BIT SELECT. The Bit Select circuit allows maintenance and checkout personnel to select either the ECC bits or the six least significant data bits for storage into bits 16 through 21 of the memory word. The BSFT-signal controls this selection. When low, this signal selects bits 10 through 15 of the data word; when high, this signal selects the ECC bits. BSFT- is

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DATA BIT	CHECK ** BIT
							X	X	X	X	X	X*	X	X	X		16
X		X		X		X	X	X		X		X*		X			17
X	X			X	X			X	X			X*	X				18
X	X	X	X					X	X	X	X						19
X	X	X	X	X	X	X	X								X		20
X			X		X	X		X			X		X	X	X		21

*BITS 16,17 AND 18 MISMATCHED INDICATES DATA BIT 3 IN ERROR.

** EACH CHECK BIT IS ODD PARITY FOR THOSE DATA BITS MARKED WITH X IN THE CORRESPONDING ROW.

(A)129568

Figure 1-11. Error Correction Check Bit Generation




normally high when the memory controller is inserted into the computer chassis, since the pin is not connected. The connector pin for this signal is used for memory checkout in a special test fixture. However, for on-site maintenance BSFT- can be activated by connecting a jumper wire from terminal TP1 to terminal TP2 on the memory controller as illustrated in figure 1-12. This feature with its corresponding effect on Read Data Select allows display of the ECC bits on the computer control panel for error isolation within the ECC bits.

1.2.8.3 READ ERROR DETECTION. This circuit receives the 22-bit memory word and examines the data to determine if an error has occurred. Register File data is not checked. The circuit generates ECC bits from the 16-bit data word and compares the resulting ECC bits with the ECC bits read from memory. If any of the bits fail to compare, the circuit generates error syndrome bits (S0- through S5-) corresponding to the ECC bit that failed. The controller decodes these signals in the Read Data Error Correction circuit to determine the bit in error.

ECC Bit 21. The circuit that produces the S5- error indicator is markedly different from the circuit that generated the stored ECC bit 21. Bit 21 is generated as an odd parity bit for bits 0, 1, 2, 4, 7, 9, 10, 12 and 15 of the data word before being stored in memory. Selection of these bits to form bit 21,

JUMPER 2 AND 3 TO
DISABLE ERROR
CORRECTING LOGIC

JUMPER 1 AND 2
TO PLACE ECC
BITS IN DATA WORD



TP3
ECDA-

TP2
GND

TP1
BSFT-

129443 (960-974-12-2)

Figure 1-12. BSFT- Jumper Connection for Maintenance Use



however, is an algorithm for determining parity for the entire 22 bits. Bit 21, therefore, indicates odd parity for all other bits in the memory word. Instead of using the algorithm to generate bit 21 during error detection, the circuit checks parity of the whole 22-bit memory word. If that parity is incorrect, then an odd number of bit errors has occurred. The circuit assumes that only one error occurred and generates the S5- error signal to indicate that a correctable error occurred.


ECC Disable. An external input (ECDA-) to the S5- circuit allows a special test fixture to disable the error correction circuit by holding S5- high. The S5- signal, when low, gates the error syndrome bits into the error correcting circuit, so that holding this signal high disables error correction. Error correction can also be disabled without a special test fixture by connecting a jumper wire from terminal TP2 to terminal TP3 on the memory controller board to hold S5- high.

1.2.8.4 READ DATA ERROR CORRECTION. If a single-bit error is detected, the S5- signal from the Error Detection circuit enables the Error Correction circuit. The Error Correction circuit receives all of the syndrome bits (S0- through S5-) and decodes them to determine which bit is in error. The decode circuit then generates a low-level signal to the input of an Exclusive OR gate, together with the inverted sense memory bit. The low-level signal passes the data bit through the Exclusive OR gate unchanged. Bits not in error pass through similar gates, except that the correction signal input is high and causes the correct bits to be inverted. The output of the 16 Exclusive OR gates, then, represents true memory data. Since the non-inverted bit was wrong when input to the circuit, it becomes correct at the output of the circuit because all other bits were inverted. Figure 1-13 provides a simplified illustration of the correction gates.


If a double-bit error occurred during the write-read process, the Error Correction circuit cannot correct the data. Instead, bit S5- high enables the syndrome bits to set MERRQ FF so that a memory error signal (MERR) will be sent to the AU interface along with the data. MERRQ FF also sets if a single-bit error occurs and the error correcting logic has been disabled as described in the description of the Read Data Error Detection circuit.

If more than two errors occur, the action taken depends on the number of errors. For an even number of errors the data is not changed and the memory error signal is generated as if it were a double-bit error. An odd number of errors is treated as a single-bit error. However, the bit that is changed by the correction circuit is not necessarily one of the bits in error.

1.2.8.5 ERROR REGISTER. The Error Register is a 10-flip-flop register that monitors the most significant four bits of the current memory address and the six syndrome bits from the Read Data Error Detection circuit (S0- through S5-). If any error occurs during the read cycle that is detected by the controller, a strobe to this register transfers the syndrome bits and the

CORRECT DATA

		ERROR INPUT			
DATA INPUT		1	0	TRUTH TABLE	
1	0	1	0		
0	1	0	1		

INCORRECT DATA


(A)129444

Figure 1-13. Error Correcting Gate

four address bits into the Error Register. The register then sinks current to drive the Error Display LED's corresponding to the address bits that are "1" and the syndrome bits that are "0". The LED's light only if enabled by connecting TP4 to TP5 with a jumper wire, and can be used to determine the location of a faulty memory chip.

1.2.8.6 ERROR DISPLAY LED's. Ten light-emitting diodes (LED's), mounted on the top edge of the memory controller, light to indicate which of the memory integrated circuit packages in the memory system produced an error during the last read operation. The LED's are mounted in two groups as illustrated in figure 1-14. During normal computer operation all LED's are off. A jumper must be connected from TP5 to TP4 on the controller board to supply power to the LED's for maintenance and checkout.

Bank Error Indicators. The upper row of indicators (CR13 to CR16) designate which bank of memory chips produced the error. These indicators display the four most significant bits of the memory address used in the fetch operation. Table 1-6 lists the possible display patterns of these indicators and the bank that corresponds to each pattern. Using fully implemented memory boards, banks 0 through 5 are on the first memory board (closest to the controller board), banks 6 through 11 are on the next memory board, and banks 12 through 15 are on the last memory board. Each bank is a physical row of 22 memory chips on the memory board, with the lowest numbered



129445 (960-974-12-2)

Figure 1-14. Bank and Bit Error Indicators

bank at the top of the board and the highest numbered bank on the bottom of the board. Therefore, the bank error indicators isolate the error to a physical row of memory chips on one of the memory boards. If the memory boards are not fully implemented, the banks numbered consecutively without skipping any bank number, and without assigning a bank number to a vacant row.

Bit Error Indicators. The second row of LED's indicate which bit in the memory word was in error. Since each memory chip corresponds to one bit of the memory word (4096 words wide), the LED's also isolate the faulty memory chip within the bank of chips indicated by the bank error indicators.



Table 1-6. Bank Error Indicator Decode

Led Pattern				Bank in Error
CR16	CR15	CR14	CR13	
-	-	-	-	0
ON	-	-	-	1
-	ON	-	-	2
ON	ON	-	-	3
-	-	ON	-	4
ON	-	ON	-	5
-	ON	ON	-	6
ON	ON	ON	-	7
-	-	-	ON	8
ON	-	-	ON	9
-	ON	-	ON	10
ON	ON	-	ON	11
-	-	ON	ON	12
ON	-	ON	ON	13
-	ON	ON	ON	14
ON	ON	ON	ON	15

- indicates off

The display pattern is not a binary representation of the bit number, but instead displays the ECC bits that did not correspond to the ECC of the word read from memory. Table 1-7 lists each valid display pattern and the corresponding bit in error. Errors in bit 0 or 8 or any of the check bits are special case codes. However, the remaining bit errors can be recognized through a simple system of decoding the display LED's. CR12 is always lighted when a single bit error occurs. If CR07 is lighted and is not the only LED lighted, then LED's CR08, CR09 and CR10 form a binary code that designates which data bit, 1 through 7, produced the error. Similarly, if CR11 is lighted and is not the only LED lighted, the LED's CR08, CR09 and CR10 again form a binary code that designates which data bit, 9 through 15, produced the error. When CR07 and CR11 are lit CR08 is read to determine if bit 0 or bit 8 is in error. When facing the component side of the memory



Table 1-7. Bit Error Indicator Decode

Led Pattern*						Bit in Error
CR12	CR11	CR10	CR09	CR08	CR07	
ON	ON	-	-	-	ON	00
ON	-	-	-	ON	ON	01
ON	-	-	ON	-	ON	02
ON	-	-	ON	ON	ON	03
ON	-	ON	-	-	ON	04
ON	-	ON	-	ON	ON	05
ON	-	ON	ON	-	ON	06
ON	-	ON	ON	ON	ON	07
ON	ON	-	-	ON	ON	08
ON	ON	-	-	ON	-	09
ON	ON	-	ON	-	-	10
ON	ON	-	ON	ON	-	11
ON	ON	ON	-	-	-	12
ON	ON	ON	-	ON	-	13
ON	ON	ON	ON	-	-	14
ON	ON	ON	ON	ON	-	15
ON	-	-	-	-	ON	16
ON	-	-	-	ON	-	17
ON	-	-	ON	-	-	18
ON	-	ON	-	-	-	19
ON	ON	-	-	-	-	20
ON	-	-	-	-	-	21

- indicates off

*Except for bits 0 or 8 and 16-21, CR08 - CR10 form a binary code that defines bit in error within group indicated by either CR07 or CR11.



circuit board, the chip corresponding to bit 0 is the left-most chip in each bank; the chip corresponding to bit 21 is the right-most chip in each bank. The memory chips are mounted in sockets for easy replacement.

1.2.9 MEMORY REFRESH

Data is stored in the MOS memory chips as capacitive charges. These charges drain away over time at a rate that is proportional to the temperature of the circuit. In order to maintain the data within the memory chips, these charges must be restored periodically by performing a refresh cycle for each memory location. The memory chip performs the read cycle internally and, since the chip select is not supplied during refresh cycles, no data output occurs from the chip. Memory, therefore, requires only an address and a clock to perform a refresh cycle. The address for refresh cycles consists of the six most significant bits of the 12-bit address normally available to the chip, so that each refresh cycle restores the information in 1/64 of the memory chip. During normal computer operation under worst case temperature conditions, memory must be refreshed every two milliseconds to prevent loss of data. When operating under standby battery power, the refresh period varies from two milliseconds to eight milliseconds as the temperature within the chassis drops due to the inactive logic circuits. The memory controller coordinates these refresh operations and transmits the required refresh address to the memory circuit boards for the refresh cycle. The major controller functional areas involved in the refresh cycle are the Refresh Request Timer, the Refresh Address Counter, portions of Access Control, and the Refresh Burst Timer. The following paragraphs describe the operation of those components exclusive to the refresh operation.

1.2.9.1 REFRESH REQUEST TIMER. The Refresh Request Timer generates a request for a refresh cycle to the Access Control circuitry every 31 microseconds during full power operation of the computer. The timer is non-functional during standby operation since its input to the Access Control circuit is disabled by a master reset level signal when standby power (+5VSW) is turned on. This reset level (MRSTQ-) is produced by the Reset Control circuitry. The timer circuit consists of an oscillator circuit that produces a 32-KHz output plus some associated gating circuits as illustrated in figure 1-15. During normal operation, the oscillator produces one TMR pulse every 31.2 microseconds. The TMRQ FF sets between TMR pulses so that when the TMR pulse occurs a refresh access request is generated. When the Access Control circuitry recognizes the request, it returns a refresh access signal (RFACC) to the timer circuit that clears the TMRQ FF. This FF is then prepared for the next timer cycle. Refresh access requests have priority over all other memory requests, so that they are recognized immediately during normal power operation. Memory cycles in progress are not interrupted, but are allowed to complete before the refresh cycle is performed. An external input, TMRRST-, resets the oscillator and disables its output when the input is at a low level. A second input, EXTTMR-,




Figure 1-15. Refresh Request Timer Simplified Logic Diagram

allows an external circuit to provide request pulses in lieu of the internal oscillator. These inputs are used only for test purposes.

1.2.9.2 REFRESH ADDRESS COUNTER. The Refresh Address Counter (see figure 1-16) produces sequential addresses that are transferred to the memory circuit boards as the most significant six bits of the 12-bit word address applied to the memory chips. This address selects 1/64 of the available memory locations for refreshing during each refresh cycle. The counter uses two 4-bit binary counter integrated circuits. A clock pulse and the Refresh Access signal (RFACC) from Access Control increment the counter following each refresh cycle to ensure that a new address will be ready for the next refresh cycle. During normal power operation, the counter supplies one address every 31.2 microseconds. The counter is never cleared during normal operation, so that it cycles through four sets of addresses before the counter rolls over to contain all zeroes (the least significant six bits of the 8-bit counter are used for the address; the upper two bits are not used during normal power operation).

During standby power operation, the memory controller is not running continuously so that spacing the refresh cycles evenly apart is not practical. Instead, a burst of 64 addresses is produced at periodic intervals (defined by the ambient temperature) to refresh the entire memory in a short period of time. Following the burst, the memory controller power is removed until





Figure 1-16. Refresh Address Counter

another burst is required. The timing of these refresh bursts is determined by the Refresh Burst Timer circuitry. At the start of each refresh burst, the Reset signal generated by application of +5VSW power clears the counter to zero. The Refresh Access signal (RFACC) remains high throughout the entire burst, so that the counter is incremented with each clock pulse (for a total of 64 clock pulses). When the counter reaches address $3F_{16}$, the circuit sends a Last Refresh Address (LSTRFAD-) to the Reset Control circuit to reset MRSTQ FF. The next clock pulse produces address 40_{16} from the counter. The output signal generated from the seventh bit of the counter indicates to the Reset Control circuit that the Refresh Burst is Complete (RFBC). This signal sets the TIMCLR FF to clear the Refresh Burst Timer and turn off power to the memory controller and memory boards.

1.2.9.3 REFRESH BURST TIMER. The Refresh Burst Timer determines the refresh rate of the memory circuits when the memory is operating on standby power from the battery. The timer is a discrete component circuit that monitors the temperature of ambient air within the computer chassis and adjusts the refresh rate to ensure maintenance of data within the memory chips while using as little battery power as possible. The refresh rate varies from once every 8 milliseconds at 25 degrees Celsius to once every 2 milliseconds at 70 degrees Celsius. Figure 1-17 illustrates a simplified form of the timer circuit.



(B)129448

Figure 1-17. Refresh Burst Timer



Circuit Description. The Refresh Burst Timer is a monostable multivibrator circuit with the stable state producing an active PWRON signal to the memory boards. This state is the normal state during computer operation with full power. The circuit is composed of three smaller circuits: a single-shot, a temperature-dependent timer, and an output flip-flop. Transistors Q1, Q2 and Q5 and their associated circuitry form the single-shot circuit. Thermistors R14 and R17, transistor Q6 and capacitor C5 determine the time between refresh bursts. Transistors Q7, Q8 and Q9 form a latching circuit that holds PWRON high during normal operation and during refresh bursts.

Circuit Operation. When a primary power failure occurs, the battery supplies power to the output flip-flop to maintain the PWRON signal high. The Refresh Address Counter, using standby power, cycles through a refresh burst. When the burst is complete, the counter circuit generates RFBC (Refresh Burst Complete) to Reset Control, which in turn produces TIMCLR- to the timer circuit. As TIMCLR- goes low, Q1 turns on, triggering Q5 to produce a pulse approximately 0.2 milliseconds long to the bases of Q3 and Q4. Both transistors turn on, discharging the timing capacitor C5, and clearing the output flip-flop. PWRON drops, turning off all logic circuits in the memory controller and the memory circuit boards that are powered by +5VSW.

When the reset pulse from the single-shot is complete, C5 charges through resistor R16. The temperature-controlled circuit consisting of R14, R17 and Q6 provides a supplemental charging path for C5. As the temperature increases, the resistance of R14 (and R17) decreases, raising the bias on transistor Q6 to drive it further toward saturation. This variation in conductance of Q6, together with the variable resistance of R17, cause C5 to charge faster at higher temperatures than it does at lower temperatures. When C5 charges to 1.3 volts, transistor Q8 turns on to drive PWRON high. PWRON then enables +5VSW to the memory controller and memory circuits for another refresh burst. This is the stable state of the circuit. It will remain in this state until another TIMCLR- pulse clears the timer (at the end of the refresh burst during standby operation).

1.2.9.4 STANDBY POWER SWITCH. The Standby Power Switch responds to the PWRON signal from the Refresh Burst Timer to apply or remove +5 volts to the memory controller logic circuits. The discrete component circuit that performs this function is illustrated in figure 1-18. PWRON from the timer, when high, turns on transistor Q10. This action then turns on Q12, Q13 and Q14 connecting the 5-volt source to the +5VSW output to the control circuits. In addition, turning Q10 on, turns Q11 off, allowing PWRONA to be sent to the memory circuit boards. The circuit remains on as long as PWRON is high to supply power during both normal and standby operation. When PWRON drops, Q10 turns off to remove power from the control circuits and disable the PWRONA signal to the memory circuit boards.





Figure 1-18. Standby Power Switch Schematic Diagram

1.2.10 RESET CONTROL

Reset Control produces two reset signals to initialize the controller logic, plus a separate reset pulse to clear the Refresh Burst Timer at the completion of a refresh burst in standby operation. Three conditions produce an initialization reset to the controller logic: a master reset from the power supply, a system reset condition, or the application of power to the controller logic through the +5V switched voltage source. Figure 1-19 illustrates the Reset Control logic circuit.

1.2.10.1 MASTER RESET. When power is out of tolerance, or a power failure is imminent, MRESET- goes low to set MRSTQ FF at the next clock. MRSTQ forces Access Control to grant refresh access and also generates a reset pulse (RESET-) that is one clock period long. The RESET- pulse initializes Memory Cycle Control to State 00 and resets the Refresh Address Counter to zero. A burst of 64 refresh cycles begins at the end of the RESET- pulse. The last refresh address signal (LSTRFAD-) from the counter signifies that the last (64th) refresh cycle of the burst is in progress. If power is again stable (MRESET- high), LSTRFAD- clears MRSTQ, and the controller enters normal operation.

However, if MRESET- is still low at the end of the last refresh cycle, RFBC (Refresh Burst Complete) from the counter sets the TIMCLR FF at the next



(A) 129450

Figure 1-19. Reset Control Simplified Logic Diagram

CLK2 pulse. TIMCLR inhibits further memory cycles and clears the refresh interval timer to turn off +5VSW. When the timer times out, +5VSW is turned on. An RC delay on +5VSW sets the MRSTQ FF and forces a RESE- pulse to initiate another refresh burst. The only time the controller may enter normal operation is on the clock at the end of the last refresh cycle of a burst.

1.2.10.2 OTHER RESETS. Receipt of a test reset signal (EXTRST-) or the initial application of power to the logic circuits through the +5VSW circuitry sets the MRSTQ FF to produce the same series of events described for Master Reset. In addition, when +5VSW initially comes on, the TIMCLR FF clears to ensure that it doesn't reset the Refresh Burst Timer prematurely.

1.2.11 CLOCK GENERATION

Two functional circuits within the controller combine to produce all of the clock pulses required by the controller plus a system clock pulse for the CPU. The Clock Oscillator circuit produces a constant clock input for the Clock Counter. The Clock Counter generates three phased clock pulses with periods of 250 nanoseconds. The following paragraphs describe the operation of these circuits.



1.2.11.1 CLOCK OSCILLATOR. The Clock Oscillator is a discrete component circuit using a 12-MHz crystal as illustrated in figure 1-20. The oscillator portion of the circuit is powered by a voltage source (+5STBY) that is present at all times as long as battery power holds out. This constant operation allows the control logic to have clock pulses immediately at the start of a refresh burst without the usual delay required for an oscillator to stabilize. The circuit, however, presents a low power drain on the battery. The output transistor of the oscillator circuit (Q16) is, however, powered by a switched voltage source so that the oscillator produces no output when the controller is not functioning. The oscillator circuit also provides an enable/disable gate (OSCENAB) for the output signal, and provision for an external oscillator to supply clock pulses instead of the internal circuit (EXTOSC-). These inputs are used for test and checkout purposes only.

1.2.11.2 CLOCK COUNTER. The Clock Counter receives the output from the Clock Oscillator and divides it by three to produce output signals that have one-third duty cycle and a period of 250 nanoseconds. The circuit produces three phase-shifted clock signals: P1, CLK2 and CLK3. When enabled by the CLOCK switch on the control panel, this circuit also copies CLK3 as the system clock signal, CLK3A1-, and forwards that signal to the AU and the DMAC interface. Figure 1-21 illustrates the components of the counter circuit; figure 1-22 shows the relationship between the signals internal to the counter circuit.




Figure 1-20. Clock Oscillator Schematic Diagram





Figure 1-21. Clock Counter Circuit (Simplified Logic Diagram)



1
0
1
0



(A)129453

*DISCONTINUITY CAUSED BY CPU READ CYCLE TO REGISTER FILE

Figure 1-22. Clock Counter Circuit Timing Diagram



Circuit Operation. The high-speed clock signal (HSCK) from the oscillator becomes the clock input to the counter flip-flops, P1, P2, P3 and P4. The first oscillator pulse sets P1, the second pulse clears P1 and sets P2, and the third pulse sets P3 and clears P2. The cycle begins again with the fourth oscillator pulse. The outputs of the three flip-flops become three phased clock signals that are used throughout the memory controller, P1, CLK2 and CLK3, respectively. Flip-flop P4 delays the change in P3 to the input of an AND gate. That circuit extends the period of CLK3 during a CPU Register File read operation to allow the required propagation time for register file read data.

Two inputs from the CLOCK switch on the computer operator panel control the source and generation of the system clock signal, CLK3A1-. If the CLOCK switch is in the ON position, CLOCKSXB will be high. This signal holds the Clock Switch FF set, which in turn sets both the CLKEN1 FF and the CLKEN2 FF. The outputs of these two flip-flops gate the output of the P3 FF to become the system clock signal. If the CLOCK switch is in the OFF position, the Clock Switch FF will not set. Instead, the system clock output gate will be satisfied when the CLOCK switch is moved to the STEP position, generating STEPSXB. This signal sets CLKEN1 to allow one pulse of the system clock. However, setting CLKEN1 clears CLKEN2 on the trailing edge of the next P1 pulse, thereby disabling any further system clock pulses. When the CLOCK switch returns to the OFF position, CLKEN1 clears and CLKEN2 sets. The circuit is ready for another clock step.

1.3 MEMORY CIRCUIT BOARD

The memory circuit board contains either two banks (8K memory), four banks (16K memory) or six banks (24K memory) of Metal Oxide Semiconductor (MOS) memory circuits. Each bank of memory chips represents storage capability for 4096 22-bit words (16 data bits, 6 error correcting bits). In addition, the circuit board contains all the logic circuits necessary to access a particular location within the memory banks at the direction of the memory controller circuit board. These functions include address decoding and generation of chip enable and chip select signals from the control signals supplied by the memory controller. Figure 1-23 illustrates the relationship of the main component circuits within the memory circuit board. The following paragraphs describe the function and operation of these component circuits.

1.3.1 MEMORY SIZE JUMPERS

When the memory circuit board is constructed, jumper wires are connected between points E5-E6, E7-E8, or E9-E10 as required to produce a memory size code that describes the storage capability of the board. The code is a complement code created by grounding those signals connected by jumper



942773-9702




Figure 1-23. Memory Board Block Diagram



wires. The following jumper wire configurations produce valid memory size codes:

<u>E5-E6</u>	<u>E7-E8</u>	<u>E9-E10</u>	
NO	YES	NO	8K Memory
YES	NO	NO	16K Memory
YES	YES	NO	24K Memory

1.3.2 POWER CONTROL AND DECOUPLING

The memory board contains decoupling capacitors for all logic voltages that it receives, plus a 1-transistor circuit to produce -3 Vdc from a -5 Vdc input, and a +5 Vdc switching circuit that is activated by PWRON from the memory controller. This switching circuit removes power from the control logic during power-off conditions except during refresh bursts.

1.3.3 BANK ADDRESS DECODE

Bank Address Decode receives the bank address from the memory controller, decodes that address to generate a memory cycle enable signal to the selected memory bank, and returns an address valid indication (ADOK-) to the memory controller if the memory board contains the proper number of banks to recognize that address. A bank address of 6 or 7 is invalid for all memory boards and will not produce an ADOK- signal. Similarly, an address of 4 or 5 is illegal for 16K and 8K memory boards, and an address of 2 or 3 is illegal for 8K memory boards. Figure 1-24 illustrates the Bank Address Decode Circuit.

If the board is selected by DECENB from the memory controller, an integrated circuit binary decoder receives the 3-bit bank select code from the memory controller and produces a low-level output corresponding to the decimal value of the code. This output produces a bank select signal that is sent to the chip enable pulse shaping circuit corresponding to the selected bank. In addition, all valid output pins from the decoder are wire-ANDed together. If any of the valid outputs goes low (active), a low-active address valid indication (ADOK-) is sent to the memory controller.

During refresh cycles a bank select signal is generated for all banks on the memory board. This feature enables all chips on the board to receive the refresh address and perform a refresh cycle at the same time. The refresh access signal also disables chip select so that the data inputs and outputs to the memory chips are disabled during refresh cycles to prevent storing of extraneous information. Each refresh address services 1/64 of the memory locations, or 64 bits in each memory chip.





Figure 1-24. Bank Address Decode Circuit



1.3.4 CHIP ENABLE PULSE SHAPER

The chip enable pulse shaper circuit is a transistor circuit that ensures fast rise and fall times for the chip enable clock pulse with enough driving capability to supply the chip enable to an entire bank of memory chips. Figure 1-25 illustrates the circuit that is duplicated six times on the fully implemented memory board, once for each bank of memory chips.

If enabled by the SELn signal from the bank address decode circuit, the pulse shaper responds to the START pulse from the memory controller. When START is low (inactive), the circuit is at rest. Transistor Q4 is off;



(A)129456

Figure 1-25. Chip Enable Pulse Shaper-Divider



transistor Q5 is on to provide a low-level output to the chip enable input of the memory chips in its associated memory bank. When START goes high, transistor Q1 turns on. This action reduces the voltage on the bases of transistors Q4 and Q5 so that Q5 turns off and Q4 conducts the 12-volt supply for output to the chip enable inputs of the memory chips. When START returns to the inactive state, Q1 turns off. Transistor Q3 turns on, bypassing resistor R3 to turn on Q5 more quickly. The chip enable output drops as Q5 turns on and Q4 turns off. The circuit awaits another START pulse. Transistor Q2 and the PWRONA input disable the chip enable circuit during power transitions. During normal operation conditions, PWRONA is high and Q2 is on to enable operation of Q1.

1.3.5 CHIP SELECT

The chip select signal during normal memory accesses follows the START pulse from the memory controller (in contrast to the performance waveforms in the description of the memory chip). During refresh cycles, chip select is disabled.

1.3.6 MEMORY MATRIX

The memory chips are arranged in a matrix that contains 2, 4 or 6 banks (depending upon whether the board has 8K, 16K or 24K words of memory, respectively) of 22 memory chips. A particular memory cycle accesses one bit from each of the memory chips in a single bank to produce an operation on one 22-bit word. Figure 1-26 illustrates the arrangement of the chips in the matrix and the routing of the data and control lines to the chips in each bank.

1.3.6.1 MEMORY WRITE. During a memory write operation, the incoming WRITE- signal line is low. This signal is buffered and applied to all memory chips on the circuit board. Similarly, the incoming address from the memory controller is supplied to all chips on the board, after passing through individual drivers for each bank of memory chips. Incoming data on the MDI__ lines is also distributed to all chips on the memory board. Bit 0 becomes the data input to chip 0 in all six banks on the memory board; bit 21 becomes the data input to chip 21 in all six banks on the memory board. The chip select and chip enable signals, derived from the Bank Address Decode circuit, determine which of the six banks will receive the write data. When the chip enable signal goes high, the data on the MDIxx lines is stored in the location specified by the address lines in the bank corresponding to the active chip enable signal.

1.3.6.2 MEMORY READ. During a memory read operation, the incoming WRITE- signal line is high. Distribution of input signals is the same as for the write operation, except that no valid data is present on the MDIxx lines. Instead, the selected memory chips produce a data output. The data outputs



942773-9702





Figure 1-26. Memory Matrix Addressing and Data Paths



from all chips in a specific bit position are wired-OR'ed together, so that an output from any bank of chips appears on the MDOxx- lines. For example, the outputs from chip 0 in all six banks are wired together. Data output from any of the position 0 chips will be transmitted as data on the MDO00- line. Data output from the chips is enabled by the chip select.

1.3.6.3 MEMORY CHIP. The heart of the memory system is an integrated circuit package containing 4096 single bits of storage (4096 x 1 matrix). The integrated circuit is a dynamic, random access memory circuit packaged in a 22-pin dual-inline-package. Each package has a single data input, a single data output, and 12 address inputs to select one of the 4096 storage locations within the package. In addition, a chip select input enables the data in, data out and read/write terminals of the chip, and a chip enable (clock) pulse input allows the chip to perform a memory cycle (either a read or a write). The state of a read/write input line to the chip determines which type of memory cycle will be performed. Figure 1-27 illustrates the optimum timing for a read and write cycle within the chip. Worst-case time for either a read or a write cycle is 470 nanoseconds. Input data to the chip is inverted when it is read from the chip.



(A)129458

Figure 1-27. Memory Chip Optimum Timing Diagram



SECTION II

DIRECT MEMORY ACCESS CHANNEL INTERFACE

2.1 GENERAL

The DMAC interface consists of a single, three layer, printed circuit board that performs the following functions:

1. Provides a memory address register for Direct Memory Access Port (DMAP) access to memory.
2. Provides a write data register for DMAP data transfer to memory.
3. Buffers read data from memory to the DMAP.
4. Buffers all control signals between the CPU or Memory Controller and DMAP.

2.2 THEORY OF OPERATION

The DMAC interface acts primarily as a cable driver and receiver for handling signals between the Memory Controller and the DMAP. The DMAP and related DMAP signal requirements are described in DMAP Expander Maintenance Manual, TI Part Number 216759-9701. The following discussion references the electrical schematic drawing of the DMAC circuit board, TI Drawing Number 966392. This drawing may be found in the Model 960/980 Computers, Direct Memory Access Channel Manual, TI Part Number 966312-9701. Theory of operation for each interface function is included in a subsequent subparagraph. Figures 2-1 and 2-2 show the timing relationships of the major interface signals.

2.2.1 MEMORY ADDRESS REGISTER


Since memory addresses (DMADR) that are presented by the DMAP to the memory controller may not be used immediately, these addresses are retained in a register (DA--) which is loaded when the DMAP requests a memory cycle (DMFETCH + DMSTORE).

2.2.2 WRITE DATA REGISTER

Similarly, data (DMD--) being written by the DMAP into memory is retained in a register (DWD--) that is loaded when the DMAP requests a memory store cycle (DMSTORE).

2.2.3 READ DATA BUFFERS


Read data from the memory controller (MRD--) to the DMAP (DMMRD--) is buffered by a set of non-inverting gates. The signature of read data on the 960B backpanel is MRD--.



- NOTES: 1. FROM DEVICE CONTROLLER. } OTHER SIGNALS SHOWN ABOVE INTERFACE WITH THE 960 MEMORY CONTROL AND AU LOGIC.
 2. TO DEVICE CONTROLLER
 3. SIGNALS ARE SHOWN IN THE TRUE SENSE.
 4. ACCGRANT MAY DROP DURING REFRESH MEMORY CYCLES.
 5. SYSTEM CLOCK (CK3D1) IS 4-MHZ. CK3D1 IS INHIBITED DURING MEMORY REFRESH CYCLES.
 6. THE DEVICE CONTROLLER TIMING SHOWN ABOVE IS GENERALIZED. SEE BTC OR DEVICE CONTROLLER DOCUMENTATION FOR MORE DETAIL..

(A)132841A

Figure 2-1. 960B DMAC Interface Timing Diagram



SIGNALS (EXCEPT CLOCKS) ARE SHOWN IN THE TRUE SENSE.
* INDICATES AU SOURCE
CLOCK TIMING SHOWN IS NOT RELATED TO ATI TIMING

(A)129459B

Figure 2-2. DMAC Clock and ATI Signal Relationships



2.2.4 SYSTEM CLOCK

CK3D1- is the system clock to the DMAP. CLK3D1- is generated by gating CK3C1 and RFRACCB- to prevent clock transitions during memory refresh cycles. CK3C1 is generated by inverting CLK3A1-. CLK3A1- is called CLK3A1- on the 960B backpanel. The source for RFRACCB- and CLK3A1- is on the Memory Controller.

2.2.5 ATI STROBES

An ATI strobe indicates that an ATI command is valid on the MRD-- data lines. ROM44 and ROM45 are gated with MRESET- and CKC31 to produce ATISTB1- and ATISTB2- respectively. ROM44 and ROM45 are called ROM44 and ROM45 respectively on the 960B backpanel. Their source is on a CPU logic board (AU1). The strobes sent to the DMAC are 83 nanoseconds wide (low active) and MRD-- data lines are valid for at least 83 nanoseconds before and after these strobes. The ATI strobes are generated by the ADAC instruction in the 960B.

2.2.6 INTERRUPT RECOGNIZED

The signal to the DMAP that designates an interrupt has been recognized is INTREC-. This signal is a buffered flip-flop output. INTREC is preset by DMAINTREC from the CPU (AU1) and is reset by CK3A1- after the CPU removes the DMAINTREC signal. DMAINTREC is called DMAINTREC on the 960B backpanel.

2.2.7 ACCESS GRANTED

The ACCGRANT - signal indicates that memory access has been granted to the DMAC. This signal is the inverse of DMAACCB from the Memory Controller and is gated with memory access request (DMAACCRA) from the DMAP. The Memory Controller responds with the DMAACCB signal after it receives an access request (DMAACR-).

2.2.8 PARITY ERROR

The DMPERROR- signal indicates that the parity of write data DWD-- stored on the DMAC interface differs from the DWD parity bit (DWD16) stored on the DMAC interface. This is the exclusive OR function of WDPB generated on the DMAC interface and DWD16.

The DMMRD16 signal is read data parity and is odd when no memory error is present in read data.

2.2.9 MASTER RESET

The DMRESET- signal is the buffered CPU signal MSTRST-. The MRESET- signal is supplied from the power supply and is sent directly to the DMAP. MRESET- is also used on the DMAC interface to inhibit ATI strobes when power fails.



2.2.10 MEMORY CYCLE TIMING

The two flop-flops located zone A2 (Z18) time the read data available pulse (DATAV-) which is sent to the DMAP and time the store and fetch pulses (DMSTR-, DMFCH-) which are sent to the Memory Controller.

2.2.11 FETCH AND STORE

The DMFETCH- and DMSTORE- signals are supplied from the DMAP. These signals set either DMSTR or DMFCH latch outputs that are then enabled by DMCRENAB and DMAACCB to become the DMSTR- or DMFCH- signals which are supplied to the Memory Controller. Fetch and store signals may be sent by DMAP to the DMAC interface only when ACCGRANT- is active.

2.2.12 ACCESS REQUEST

The DMAACR- signal is the DMAP access request (DMACCR-) that is enabled by MSTRST-. DMAACR- is also held active by DMSTRFCH or the signal DMA12- from the timing generator.

2.2.13 OPTION SELECT

Terminal posts E1, E2, E3 located in zone D4, must be wired properly for use in the 960B Computer. P1-13 must be wired to ground by wiring terminal E1 to terminal E3. The flip-flop (Z1) connected to E2 is not used by the 960B Computer.



942773-9702

ALPHABETICAL INDEX



ALPHABETICAL INDEX

INTRODUCTION

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections - References to Sections of the manual appear as “Section x” with the symbol x representing any numeric quantity.
- Appendixes - References to Appendixes of the manual appear as “Appendix y” with the symbol y representing any capital letter.
- Paragraphs - References to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph is found.
- Tables - References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number:

Tx-yy

- Figures - References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number:

Fx-yy

- Other entries in the Index - References to other entries in the index are preceded by the word “See” followed by the referenced entry.



Access Control	1.2.5.1	Circuit Timing Diagram, Clock Counter . . .	F1-22
Circuit Description	1.2.5.1	CK3C1 Clock	2.2.5
Circuitry	1.2.9.1	CK3D1- Clock	2.2.10
Logic Flowchart	F1-6	CLKEN1 FF	1.2.11.2
Simplified Logic Diagram	F1-7	CLKEN2 FF	1.2.11.2
Access Granted	2.2.7	CLK2 Clock Pulse	1.2.11.2
Access Request	2.2.12	CLK3 Clock Pulse	1.2.11.2
ACCGRANT- Signal	2.2.7	CLK3A1- System Clock	1.2.11.2, 2.2.4
Address Counter, Refresh	F1-16, 1.2.9.2	Clock:	
	1.2.10.1	Counter	1.2.11.2
Address Drivers	1.2.6.3	Counter Circuit (Simplified	
Inspection	1.2.6.5	Logic Diagram)	F1-21
Inspection Circuit Operation	1.2.6.5	Counter Circuit Operation	1.2.11.2
Inspection Protected Memory	1.2.6.5	Counter Circuit Timing Diagram	F1-22
Inspection Register File Address	1.2.6.5	Generation	1.2.11
OK Signal, ADOK-	1.3.3	Oscillator	1.2.11, 1.2.11.1
Select	1.2.6.2	Oscillator Schematic Diagram	F1-20
Signal, Last Refresh	1.2.10.1	Pulse, CLK2	1.2.11.2
Addressing and Data Paths,		Pulse, CLK3	1.2.11.2
Memory Matrix	F1-26	Pulse, P1	1.2.11.2
ADOK- Address OK Signal	1.3.3	Signal, HSCK High-Speed	1.2.11.2
Area Size, Memory	1.1.1	Switch	1.2.11.2
Arithmetic Unit	2.2.5	CK3D1-	2.2.10
ATI Strobes	2.2.5	CLK3A1- System	1.2.11.2
AU Arithmetic Unit	2.2.5	C3A1-	2.2.6
Bank:		CLOCKSWB Signal	1.2.11.2
Address Decode	1.3.3	CMDCC- DMAC Memory Cycle Complete	
Address Decode Circuit	F1-24	Signal	2.2.10
Bit Error Indicators	F1-14	Code Modified, Hamming	1.2.8.1
Encode	1.2.6.4	Code, ECC	1.2.6
Error Indicator Decode	T1-16	Code, Memory Board Select and Bank	
Error Indicators	1.2.8.6	Encode Comparison	F1-9
Bit Error:		Comparison Code, Memory Board Select and	
Indicators	1.2.8.6	Bank Encode	F1-9
Indicators, Bank	F1-14	Control Circuits	1.2.5
Indicator Decode	T1-7	Controller Circuit Board, Memory	1.2
Single	1.2.8	Controller Interface Signal Relationships	F2-1
Double	1.2.8	Counter, Refresh Address	1.2.10.1, F1-16
Bit Select	1.2.8.2	CPADCK-	1.2.6.1
Bit 21, ECC	1.2.8.3	CPU	1.2.7.2, 1.2.7.4
Block Diagram:		CPU Address Register and Counter	1.2.6.1
Memory Board	F1-23	CPU, MSTRST- Master Reset	2.2.9
Memory Controller	1.2.4, F1-5	CPUACC	1.2.5.1, 1.2.6.2
Board 1, Memory	1.2.6.4	Cycle Complete Signal, Memory	1.2.5.2
Board 2, Memory	1.2.6.4	Cycle, Refresh	1.2.5.1
Board 3, Memory	1.2.6.4	CYCOMP- Signal	1.2.5.2
BSFT-	1.2.7.3, 1.2.8.2	CYQ0 Signal	1.2.5.2
BSFT- Jumper Connection for		C3A1- Clock	2.2.6
Maintenance Use	F1-12	Data Paths, Memory Matrix Addressing	F1-26
Buffers, Read Data	2.2.3	DATAB- Signal	2.2.10
CARRYA	1.2.6.1	DECENB Signal	1.3.3
CARRYB	1.2.6.1	Decode Circuit, Bank Address	F1-24
Chip Enable Pulse Shaper	1.3.4	Description, Access Control Circuit	1.2.5.1
Chip Enable Pulse Shaper-Divider	F1-25	Detection, Error	1.2.8.3
Chip Select	1.3.5	Diagram Page Number, Logic	1.2.4.1
Circuit (Simplified Logic Diagram),		Diagram:	
Clock Counter	F1-21	Access Control Simplified Logic	F1-7
Circuit Board, Memory	1.2.1.1, 1.3	Clock Counter Circuit Timing	F1-22
Circuit Description, Access Control	1.2.5.1	Clock Counter Circuit (Simplified	
Circuit Operation:		Logic)	F1-21
Address Inspection	1.2.6.5	Clock Oscillator Schematic	F1-20
Clock Counter	1.2.11.2	Memory Board Block	F1-23
		Memory Chip Optimum Timing	F1-27



Diagram: (Continued)	
Memory Controller Block	F1-5
Refresh Request Timer	
Simplified Logic	F1-15
Reset Control Simplified Logic	F1-19
Standby Power Switch Schematic	F1-18
Direct Memory Access Port, DMAP	2.1
DMAACCB Signal	2.2.7
DMAACR- DMAP Cycle Request	2.2.12
DMAC	1.2.7.4, 1.2.8.1
Access of Memory	1.2
Interface Introduction	2.1
Interface Theory of Operation	2.2
Memory Cycle Complete Signal,	
CMDCC-	2.2.10
Parity Bit Generation	1.2.7.5
DMACC	1.2.6.2, 1.2.5.1, 1.2.6.6
DMACRQ FF	1.2.5.1
DMAP	2.2.1, 2.2.4
Cycle Request, DMAACR-	2.2.12
Direct Memory Access Port	2.1
Fetch Signal, DMFETCH-	2.2.11
Store Signal, DMSTORE-	2.2.11
DMARR Signal	2.2.1
DMD16 Signal	2.2.8
DMFETCH- DMAP Fetch Signal	2.2.11
DMPERROR- Parity Error Signal	2.2.8
DMRESET- Master Reset	2.2.9
DMSTORE Signal	2.2.1
DMSTORE- DMAP Store Signal	2.2.11
DMSTR Signal	2.2.11
Double Bit Errors	1.2.8
ECC	1.2.6.7, 1.2.8.2, 1.2.7.1, 1.2.8,
	1.2.8.6, 1.2.8.3
Bit Generation	1.2.8.1, F1-11
Bit 21	1.2.8.3
Circuitry	1.2.8.3
Code	1.2.6
Disable	1.2.8.3
ECDA-	1.2.8.3
ENABB Signal	1.2.6.4
ENABC Signal	1.2.6.4
Error Checking and Correction	1.2.8
Error Correcting Gate	1.2.8.4, F1-13
Error Correction:	
Check BIT Generation	F1-11
Circuitry	1.2.8.4
Read Data	1.2.8.4
Error:	
Detection	1.2.8.3
Detection Circuitry	1.2.8.4
Display LEDS	1.2.8.6
Double Bit	1.2.8
Indicator Decode, Bank	T1-16
Indicators, Bank	1.2.8.6
Indicators, Bank and Bit	F1-14
Indicators, Bit	1.2.8.6
Indicator Decode, Bit	T1-7
Register	1.2.8.5
Single Bit	1.2.8
Syndrome Bits	1.2.8.3
Uncorrectable	1.2.8.3
External Interface and Power Connections,	
Memory Controller	F1-3
External Origins and Destinations	1.2.4.2
EXTRST- System Reset Signal	1.2.10.2
EXTTMR-	1.2.9.1
Features, Memory	1.1.1
Fetch and Store	2.2.11
Fetch, Memory	1.2.7
Fetch Signal, DMFETCH- DMAP	2.2.11
File Write Enable, Register	1.2.7.2
File, Register	1.2.7.2
Flowchart, Access Control Logic	F1-6
Flowchart, Memory Cycle Control Logic	F1-8
Hamming Code Modified	1.2.8.1
High-Speed Clock Signal, HSKC	1.2.11.2
Interface Signals, Memory Controller	
External	T1-1
Interface, Memory Controller:	
External	1.2.1
Test	1.2.3, T1-3
To Memory	1.2.2
To-Memory	F1-4
Interrupt Recognized	2.2.6
Interrupt Recognized Signal, INTREC-	2.2.6
Introduction:	
DMAC Interface	2.1
Memory System	1.1
Last Refresh Address	1.2.9.2, 1.2.10.1
LEDS, Error Display	1.2.8.6
Light-Emitting Diodes	1.2.8.6
Location of Memory	1.1.2.2, F1-2
Logic Diagram Page Number	1.2.4.1
Logic Diagram:	
Access Control Simplified	F1-7
Clock Counter Circuit (Simplified)	F1-21
Refresh Request Timer Simplified	F1-15
Reset Control Simplified	F1-19
Logic Flowchart:	
Access Control	F1-6
Memory Cycle Control	F1-8
LSTRFAD-	1.2.9.2, 1.2.10.1
Manual, Outline of	Preface
Master Reset	1.2.10.1, 2.2.9
DMRESET-	2.2.9
From CPU, MSTRST-	2.2.9
Level Control	1.2.9.1
Reset, MSTRST-	2.2.12
MCC Signal	1.2.5.2
MDRSTB-	1.2.7.4
Memory Address Register	2.2.1
Memory Area Size	1.1.1
Memory Board:	
Block Diagram	F1-23
Select and Bank Encode	1.2.6.4
Select and Bank Encode	
Comparison Code	F1-9
Memory Chip	1.3.6.3
Memory Chip Optimum Timing Diagram	F1-27



Memory Chips, MSO	1.2.9	Other Resets	1.2.10.2
Memory Circuit Board	1.3	Outline of Manual	Preface
Memory Circuit Boards	1.2.1.1	Parity Bit Generation, DMAC	1.2.7.5
Memory Circuit Boards, MOS	1.3	Parity Error	2.2.8
Memory Controller:		Parity Error Signal, DMPERROR-	2.2.8
Block Diagram	1.2.4, F1-5	POFF-	1.2.5.1
Circuit Board	1.2	Power Connections, Memory Controller	
External Interface	1.2.1	External Interface	F1-3
External Interface and		Power Control and Decoupling	1.3.2
Power Connections	F1-3	Power Failure	1.2.5.1
External Interface Signals	T1-1	Power Switch Schematic Diagram, Standby	F1-18
Test Interface	1.2.3, T1-3	Power Switch, Standby	1.2.9.4
To Memory Interface	1.2.2, T1-2, F1-4	Protected Memory Upper Bound	
Memory Cycle Complete	2.2.10	Jumper Connections	F1-10
Signal	1.2.5.2	Protected Memory, Address Inspection	1.2.6.5
Signal, CMDCC- DMAC	2.2.10	PROTV Signal	1.2.6.5
Memory Cycle Control	1.2.5.2	PWRON	1.2.9.4, 1.3.2
Logic Flowchart	F1-8	PWRON Signal	1.2.9.3
Memory Cycle State	1.2.5.2	PWRONA	1.2.9.4, 1.3.4
Memory:		P1 Clock Pulse	1.2.11.2
Data Register Strobe Pulse	1.2.7.4	RAD Signal	1.2.6.5
Error Signal	1.2.8.4	RAD-	1.2.7.3
Features	1.1.1	Read Data Buffers	1.2.7.1, 2.2.3
Fetch	1.2.7	Read Data Error Correction	
Interface Signals, Memory		Circuit	1.2.8.3, 1.2.8.4
Controller to	T1-2	Read Data Register	1.2.7.4
Location of	1.1.2.2, F1-2	Read Data Select	1.2.7.3
Matrix	1.3.6	Read Error Detection	1.2.8.3
Matrix Addressing and Data Paths	F1-26	Read Error Detection Circuitry	1.2.8.5
MOS	1.1.1	Recognized Signal, INTREC- Interrupt	2.2.6
Protect Upper Bound Options	T1-5	Refresh Access Signal	1.2.9.1, 1.2.9.2
Read	1.3.6.2	Refresh Address:	
Refresh	1.2.9	Counter	1.2.9.2, 1.2.10.1, F1-16
Segmented Areas	T1-4	Last	1.2.9.2
Size Jumpers	1.3.1	Refresh Burst:	
Store	1.2.6	Complete, RFBC	1.2.10.1
System Chassis Locations	F1-2	Complete Signal	1.2.9.2, 1.2.9.3
System Introduction	1.1	Timer	1.2.9.2, 1.2.9.3, F1-17
System, Model 960B Computer	F1-1	Timer Circuit Description	1.2.9.3
Upper Bound Jumper Connections,		Timer Circuit Operation	1.2.9.3
Protected	F1-10	Refresh:	
Write	1.3.6.1	Cycle	1.2.5.1
MERR	1.2.7.5, 1.2.8.4	Memory	1.2.9
MERRQ FF	1.2.8.4, 1.2.7.5	Request Timer	1.2.9.1
Model 960B Computer Memory System	F1-1	Request Timer Simplified Logic	
MOS Memory	1.1.1	Diagram	F1-15
MOS Memory Chips	1.2.9	Register:	
MOS Memory Circuit Boards	1.3	Error	1.2.8.5
MOS Switch	1.2.6.5	File	1.2.7.2, 1.2.8.3
MPOSW Signal	1.2.6.5	File Address, Address Inspection	1.2.6.5
MRESET-	1.2.10.1	File Write Enable	1.2.7.2
MRSTQ FF	1.2.9.2, 1.2.10.1	Memory Address	2.2.1
MRSTQ-	1.2.9.1	Read Data	1.2.7.4
MSRTQ FF	1.2.10.2	Write Data	2.2.2
MSTRST- Master Reset from CPU	2.2.9	Request Timer Simplified Logic Diagram,	
MSTRST- Master Reset Reset	2.2.12	Refresh	F1-15
OSCENAB Oscillator Enable/Disable		Request, DMAACR- DMAP Cycle	2.2.12
Signal	1.2.11.1	Reset Control	1.2.10
Oscillator Enable/Disable Signal,		Simplified Logic Diagram	F1-19
OSCENAB	1.2.11.1		
Oscillator Schematic Diagram, Clock	F1-20		
Oscillator, Clock	1.2.11.1		



Reset:		State:	
DMRESET- Master	2.2.9	0, Memory Cycle	1.2.5.2
From CPU, MSTRST- Master	2.2.9	1, Memory Cycle	1.2.5.2
Level Control, Master	1.2.9.1	2, Memory Cycle	1.2.5.2
Master	1.2.10.1, 2.2	3, Memory Cycle	1.2.5.2
MSTRST- Master Reset	2.2.12	STEPSWB	1.2.11.2
Pulses Reset	1.2.10.1	Store Signal, DMSTORE- DMAP	2.2.11
Signal, EXTRST- System	1.2.10.2	Store, Fetch	2.2.11
Resets, Other	1.2.10.2	Strobe Pulse, Memory Data Register	1.2.7.4
RFACC	1.2.9.1, 1.2.9.2	Switch:	
RFBC	1.2.9.2, 1.2.9.3	Clock	1.2.11.2
RFBC Refresh Burst Complete	1.2.10.1	MPO	1.2.6.5
RFWE-	1.2.7.2	System Clock	2.2.4
RIMCLR FF	1.2.9.2	CLK3A1-	1.2.11.2, 2.2.4
ROM19	1.2.6.1	System Reset Signal, EXTRST-	1.2.10.2
ROM42	1.2.6.1	S0- S1- S2- S3- S4-	1.2.8.5
ROM44 ROM45	2.2.5	S5- Error Indicator	1.2.8.3, 1.2.8.4, 1.2.8.5
Schematic Diagram:		Test Interface, Memory Controller	1.2.3, T1-3
Clock Oscillator	F1-20	Theory of Operation, DMAC Interface	2.2
Standby Power Switch	F1-18	TIMCLR FF	1.2.10.1, 1.2.10.2
Segmented Areas of Memory	T1-4	TIMCLR-	1.2.9.3
Signal:		Timer:	
CMDCC- DMAC Memory Cycle		Refresh Burst	1.2.9.2
Complete	2.2.10	Refresh Request	1.2.9.1
ENABB	1.2.6.4	Timing Diagram:	
ENABC	1.2.6.4	Clock Counter Circuit	F1-22
MPOSW	1.2.6.5	Memory Chip Optimum	F1-27
PROTV	1.2.6.5	TMRQ FF	1.2.9.1
RAD	1.2.6.5	TMRRST-	1.2.9.1
Simplified Logic Diagram:		Uncorrectable Error	1.2.8.3
Access Control	F1-7	Upper Bound Options, Memory Protect	T1-5
Reset Control	F1-19	WDPB Write Data Parity from	
Single Bit Error	1.2.8	Memory	1.2.8.1, 2.2.8
Size, Memory Area	1.1.1	Write Data:	
SMFETCH Signal	2.2.1	Drivers	1.2.6.7
Standby Power Switch	1.2.9.4	Parity from Memory, WDPB	2.2.8
Standby Power Switch Schematic		Register	2.2.2
Diagram	F1-18	Select	1.2.6.6
Start Pulse	1.3.4	WRITE- Signal	1.3.6.1, 1.3.6.2
Start Signal	1.2.5.2, 1.3.5		

USER'S RESPONSE SHEET

Manual Title: Model 960B Computer Maintenance Manual Memory, Memory Controller
and Direct Memory Access Channel (DMAC) (942773-9702)

Manual Date: 1 May 1977 Date of This Letter: _____

User's Name: _____ Telephone: _____

Company: _____ Office/Department: _____

Street Address: _____

City/State/Zip Code: _____

Please list any discrepancy found in this manual by page, paragraph, figure, or table number in the following space. If there are any other suggestions that you wish to make, feel free to include them. Thank you.

CUT ALONG LINE

Location in Manual	Comment/Suggestion
_____	_____

NO POSTAGE NECESSARY IF MAILED IN U.S.A.
FOLD ON TWO LINES (LOCATED ON REVERSE SIDE), TAPE AND MAIL

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 7284 DALLAS, TX

POSTAGE WILL BE PAID BY ADDRESSEE

TEXAS INSTRUMENTS INCORPORATED
DIGITAL SYSTEMS GROUP

ATTN: TECHNICAL PUBLICATIONS
P.O. Box 2909 M/S 2146
Austin, Texas 78769



FOLD



TEXAS
INSTRUMENTS

