

OMTI 5055B Reference Manual

Scientific Micro Systems, Inc.

OMTI 5055B
Memory Controller &
Programmable Data Sequencer
Reference Manual
Revision C

# OMTI 5055B Memory Controller & Programmable Data Sequencer Reference Manual Document Number: 3001469 Revision C

The information in this publication is subject to change without notice.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Scientific Micro Systems, Inc.

Copyright 1988 Scientific Micro Systems, Inc.

All Rights Reserved

OMTI is a trademark of Scientific Micro Systems, Inc.

The following products trademarked by other companies are referenced in this manual:

Z8 is a Zilog trademark. 8051, 8255, and 8273 are Intel trademarks.

# **Revision History**

Revision	Change Activity	Date	Approved
A B C	First Release Second Release Third Release	10/4/86 7/1/87 9/30/88	

# **PREFACE**

#### AUDIENCE

This manual is intended for firmware design engineers who are interested in programming or supporting the OMTI 5055B Memory Controller and Programmable Data Sequencer; however, such topics as pin descriptions that would be of interest to hardware design engineers are also addressed.

#### SCOPE

This manual contains the information a firmware design engineer needs to program this chip to implement the OMTI 5055B Memory Controller and Programmable Data Sequencer on a device controller. It is assumed the reader already has a working knowledge of controllers.

#### CONTENTS

The information in this manual is divided into four chapters, four appendixes, an index, and a glossary.

- Chapter 1 provides an overview of the OMTI 5055B Memory Controller and Programmable Data Sequencer.
- Chapter 2 which is intended for hardware design engineers describes the 5055B hardware specifications. It supplies physical and functional pin specifications, signal descriptions, electrical specifications, and packaging specifications.
- Chapter 3 which is directed at firmware engineers describes the operational modes of the 5055B Registers.
- Chapter 4 which is intended for firmware engineers provides a detailed description of the commands and operation of the OMTI 5055B.
- Appendix A contains the track format options for MFM, RLL2,7, and ESDI soft and hard sectored track formats.
- Appendix B contains a figure and an example of a table that must be setup to initalize the Format Parameter Register File.
- Appendix C provides the DRAM from SRAM pin conversion.

- Appendix D contains schematics for a typical controller configuration with the 5055B and 256K x 9 DRAM, 64K x 9 DRAM, or 64K x 8 SRAM configuation options.
- Appendix E contains the crystal circuit application notes.
- The glossary provides a list of abbreviations, and definitions of the key terms used throughout this manual.

#### RELATED PUBLICATIONS

- OMTI 5055 Memory Controller & Programmable Data Sequencer Reference Manual. (Document Number: 3001469, Revision C, September 30, 1988).
- American National Standard for Information Systems Small Computer System Interface (SCSI). (X3.131-1986.).
- ESDI Specification, ANSI Working Document.
- Seagate STXXX Micro Winchester OEM Manual.

## NOTATIONAL CONVENTIONS

The following conventions are used throughout this manual:

**UPPERCASE** 

is used to indicate names of commands and signals.

a minus sign prefix to a signal name indicates an active low polarity.

a plus sign prefix to a signal name indicates an active high polarity.

# **Table of Contents**

# **CHAPTER 1. AN OVERVIEW OF THE 5055B**

INTRODUCTION	. 1
DMA Controller.	. 1
Data Sequencer	. 1
···· <u>•</u>	
ARCHITECTURAL OVERVIEW	. 2
Parallel DMA Interface	. 3
Counters	
Address Multiplexer	. 3
Priority Resolver/Channel control	. 3
Micro Control and Decode	. 3
Format RAM	. 3
Sequencer	
State Decode Control and Generation	. 4
CRC/ECC Generator	
Serial/Parallel Converter (SERDES)	. 4
ID Compare Error	
AD I/O Buffer	. 4
INTERFACES	. 5
Host/Buffer Interface	. 5
Microprocessor Interface	. 5
Drive Interface	
REGISTERS	. 5
CRC/ECC	. 6
·	
FEATURES	. 7
Memory Controller Features	. 7
Programmable Data Sequencer Features	

# CHAPTER 2. 5055B HARDWARE SPECIFICATIONS

PHYS	SICAL SPECIFICATIONS	9
	84-pin PLCC Package	9
	84-pin PLCC Package Specifications	12
	80-pin PFP Package	13
	80-pin PFP Package Specifications	15
TYPI	CAL SYSTEM	16
	.:	
SIGN	AL DESCRIPTIONS	16
	Input/Output Signals	17
DI DO	TRICAL SPECIFICATIONS	24
ELEC	TRICAL SPECIFICATIONS	24
D.C.	SPECIFICATIONS	24
D.C.	Absolute Maximum Ratings	24
	Standard Test Conditions	24
	D.C. Characteristics	2⊿
	Output Driver Characteristics	25
	Output Diver Characteristics	2
A.C.	SPECIFICATIONS	25
	Microprocessor WRITE Internal Register Operation (Configuration=0, 8051 mode)	
	(Configuration=0, 8051 mode)	26
	Microprocessor READ Internal Register Operation	
	(Configuration—0 8051 mode)	
	Microprocessor WRITE Internal Register Operation	2,
	(Configuration=1, Z8 mode)	ົ
	Microprocessor READ Internal Register Operation	20
	(Configuration 1 79 mode)	
	(Configuration=1, Z8 mode).  DMA Channel 0 Buffer WRITE Operation (Static Ram)	30
	DMA Channel 0 Buffer READ Operation (Static RAM)	31
	DMA Channel 1 Buffer WRITE Operation SCSI mode (Static RAM)	32
	DMA Channel 1 Buffer READ Operation SCSI mode (Static RAM)	22
	DMA Channel 1 Buffer WRITE Operation NON-SCSI mode (Static RAM)	33
	DMA Channel 1 Buffer WRITE Operation NON CCCI mode (Static RAIVI)	34
	DMA Channel 1 Buffer READ Operation NON-SCSI mode	55
	DMA Channel 0 Buffer WRITE Operation (Dynamic RAM)	50
	DMA Channel 0 Buffer READ Operation (Dynamic RAM)	31
	DMA Channel I Butter WRITE Operation NON-SCSI mode	
	DMA Channel 1 Buffer WRITE Operation NON-SCSI mode (Dynamic RAM)  DMA Channel 1 Buffer READ Operation NON-SCSI mode	38
	DMA Channel I Buffer READ Operation NON-SCSI mode	
	(Dynamic RAM)	39
	Clock INPUT and OUTPUT Signals	
	Drive Interface Timing Signals.	
	ESDI Interface Timing Signals	42
	Command to AM_ENABLE and SECTOR/AMF to RD_GATE Timing	43
	END of ID FIELD NRZ_IN to DATA FIELD RD_GATE	••
	and WRT_GATE Timing	44
	END of DATA FIELD NRZ to RD_GATE and WRT_GATE Timing	45
	END of DATA FIELD WRT_GATE to AM_ENABLE Timing	46
	(Soft Sectored Mode)	

# CHAPTER 3. THE REGISTERS

THE	THREE	REGISTER	GROUPS	47
ACCE	ESS TO RI	EGISTERS		48
REGI	STER DE	SCRIPTIONS .		52
	Memory	Controller Reg	risters	52
	V	Vrite Registers.	risters	52
	R	Read Registe	ers	59
		· ·		
	Data Seq	uencer Register	rs	61
	v	Vrite Registers		61
			ers	
		•		
	RAM Ru	ffer to Micron	rocessor Transfers	82
	RAM Bu	iffer to Perinher	ral Transfer	83
	Format		tu Huister	
	Tormat	KAM		,
Chap	ter 4 5	055B OPER	RATION	
-				
INITIA	ALIZATIO	)N		91
ISSLIT	NG COM	MANDS		91
10001	Comman	d Overview		91
	How to I	ceue a Comma	nd	02
			ions	
			10118	
	IN.	ORMAL KEA	D	93
			TE	
			RACK	
			G	
			ACK LONG	
	R	EAD SYND	ROME LONG	95
	R	EAD ID SYNI	DROME LONG	96
			RE FLAG	
			TOR	
			IGNORE FLAG	
	V	VRITE LONG-	-IGNORE FLAG OME LONGIGNORE FLAG	96
	R	EAD SYNDRO	OME LONGIGNORE FLAG	96
			ROME LONG	
			ORE FLAG	
	ů	ERIFY LONG	IGNORE FLAG	97
	v	FRIFY SYND	IGNORE FLAG ROME LONGIGNORE FLAG	07
	Č	HECK DATA	CRC/ECC	
	~ ~	THECK DAIA	CK FORMAT	97
	Č	HECK DATE	CR FURNIAI	9/
	C	HECK DATA	A CRC/ECCIGNORE FLAG	97

	Data Transfer	97
	ID Search	97
	Data Transfer	98
	Deading Status	10X
	Error Processing	100
	Error Processing Disk Formatting	101
		100
APPE	NDIX A TRACK FORMAT	103
	MFM Soft Sectored Track Format	104
	RLL 2,7 Soft Sectored Track Format	102
	ESDI Soft Sectored Track Format ESDI Soft Sectored Track Format	100
	ESDI Son Sectored Track Format	107
ADDE	NDIX B FORMAT PARAMETER REGISTER FILE	109
AFFL	MDIX D TOTALATI ALIAMETER REGIOTER TIE	
APPE	NDIX C DRAM FROM SRAM PIN CONVERSION	111
APPE	NDIX D TYPICAL SYSTEMS SCHEMATICS	113
APPE	NDIX E CRYSTAL CIRCUIT APPLICATION NOTES	12
01.00	SARY	123
GLUS	SART	12.
FIGU	DEC	
FIGU		
1-1.	Functional Block Diagram Physical Pin out of the 84-pin PLCC Package	2
2-1.	Physical Pin out of the 84-pin PLCC Package	10
2-2.	Diagram of the 84-pin PLCC Package Specification	12
2-3.	Physical Pin out of the 80-nin PFP Package	13
2-4.	Diagram of the 80-pin PFP Package Specification	15
2-5.	A Typical System Configuration Using the 5055B	16
2-6.	Microprocessor WRITE Internal Register Operation	26
2-7.	Microprocessor READ Internal Register Operation	27
2-8.	Microprocessor WRITE Internal Register Operation	28
2-9.	Microprocessor READ Internal Register Operation	29
2-10.	DMA Channel () Buffer WRITE Operation	30
2-11.	DMA Channel 0 Buffer WRITE Operation	31
2-12.	DMA Channel 1 Buffer WRITE Operation	32
2-13.	DMA Channel 1 Buffer READ Operation SCSI mode	33
2-14	DMA Channel 1 Buffer WRITE Operation NON-SCSI mode	34
2-15.	DMA Channel 1 Buffer READ Operation NON-SCSI mode	35
2-16.	DMA Channel () Buffer WRITE Operation	36
2-17.	DMA Channel () Buffer READ Operation	31
2-18.	DMA Channel 1 Ruffer WRITE Operation NON-SCSI mode	38
2-19.	DMA Channel 1 Buffer READ Operation NON-SCSI mode	39
2-20.	Clock INPUT and OUTPUT Signals	40
2-21.	Drive Interface Timing Signals	41
2-22.	ESDI Interface Timing Signals.	42
2-23.	Command to AM_ENABLE and SECTOR/AMF to RD_GATE Timing	43
2-24.	END of ID FIELD NRZ_IN to DATA FIELD RD_GATE and	

2-25.	Timing	45
2-26.	END of DATA FIELD WRT_GATE to AM_ENABLE Timing	
	(Soft Sectored Mode)	40
B-1.	ST506 SOFT SECTOR TRACK FORMAT	110
D-1 th		
6.	Typical System Schematics	
E-1.	Crystal Circuit Diagram	121
TAB	LES	
2-1.	A Pin List of the 84-pin PLCC Package	11
2-2.	A Pin List of the 80-pin PFP Package	
2-3.	Input/Output Signals	17
2-4.	D.C. Characteristics	24
2-5.	Output Driver Signal Strength	25
3-1.	Memory Controller Registers	49
3-2.	Data Sequencer Registers	50
3-3.	Media Format Registers (RAM)	51
3-4.	Status Registers	80
3-5.	Extended Status Registers	80
3-6.	Example Register Pairs for MFM ST506 Drive	86
4-1.	Sequencer Command Register	
A-1.	MFM Soft Sectored Track Format	
A-2.	RLL 2,7 Soft Sectored Track Format	
A-3. A-4.	ESDI Soft Sectored Track Format	
A-4. B-1.	ESDI Hard Sectored Track Format  Format Parameter Register File - ST506/412 Track Format	
C-1.	DRAM From SRAM Pin Conversion	
C-1.	DRAIN FUIL SRAIN FIII CONVERSION	111

#### INTRODUCTION

The OMTI 5055B Memory Controller/Programmable Data Sequencer is a CMOS LSI Applications Specific Integrated Circuit (ASIC) designed to be a key component in a high-performance intelligent Winchester disk controller system. It provides two essential functions in a disk controller system: It manages the flow of the data between a serial peripheral and a parallel host, and it controls access to the external RAM Buffer memory that is required for such transfers. The 5055B is designed to be used with a microprocessor having either a Z8- or 8051-type bus structure.

The 5055B consists of two functional sections:

- A two-channel DMA Controller.
- 2. A programmable Data Sequencer.

The 5055B incorporates a dual-bus architecture, providing separate ports for microprocessor and memory buffer operations. With the goal of achieving the highest possible performance, this dual-bus structure is used so that disk data transfers can occur simultaneously with microprocessor operations.

In the DMA Controller, Channel 0 is used for moving blocks of data between the Data Sequencer and the external buffer, while Channel 1 is used for moving blocks of data between the host interface and the buffer. (When the Data Sequencer is not using Channel 0, this channel can also be used to allow the microprocessor to access the RAM Buffer.) DMA Controller operation is programmed by writing the DMA Controller registers, while operation may be monitored by reading the DMA Controller registers.

The Programmable Data Sequencer provides format control, error detection, and serial/parallel (SERDES) conversion functions normally associated with disk controllers. It is designed to be used with NRZ (Non-Return to Zero) interfaces such as those used in the ESDI (Enhanced Small Device Interface). Flexible operation of the sequencer is made possible by write registers that program its operation, while read registers allow the user via firmware to monitor operation. In addition, complete flexibility in disk formatting is permitted by a 64-byte on device Format RAM, which is accessed through three of the Data Sequencer write registers (WR25, WR30 & WR31).

In addition to an external RAM Buffer, a byte-oriented microprocessor such as the Z8 or 8051, and appropriate drivers and receivers, the 5055B may be connected with other OMTI devices to provide a total solution for interfacing to disk drives using MFM or RLL 2,7 encoded data. For MFM encoding/decoding up to 5 Mbits/sec, the 5055B may be connected to the OMTI 5070

Encode/Decode/PLL for RLL 2,7 encoding/decoding up to 10 Mbits/sec., the 5055B may be connected to the OMTI 5027 Encode/Decode/PLL.

## ARCHITECTURAL OVERVIEW

The following is a brief description of the major circuit blocks of the 5055B (See Figure 1-1).




Figure 1-1. Functional Block Diagram

The first five blocks constitute the DMA section of the device:

- 1. **Parallel DMA Interface.** This is the parallel data interface. All parallel data transfers from either the sequencer, the buffer, or the microprocessor are transferred through this block.
- 2. Counters. This block consists of two address up-counters and two transfer down-counters. Each are 16 bits allowing 65,53610 max. There is one address counter and one transfer counter for each of the two channels, providing independent channel control and concurrent operation. Both channels share a common memory, the Buffer RAM.
- 3. Address Multiplexer. As a function of DMA priority and resolution (see next block), this block puts the address for channel 0 or channel 1 onto the external memory address pins (MEM A0-14). Channel 0 is the highest priority channel; Channel 1 is the lowest. Priority is only important when there is a conflict; that is, if there is a collision, Channel 0 wins. When the 5055B is configured with a dynamic RAM (DRAM) Buffer, Refresh will take precedence over both Channel 0 and 1.
- 4. **Priority Resolver/Channel control.** This block, through the microprocessor and the Micro Control and Decode (see below) logic, determines which channel is enabled and the polarity of the control lines to the host buffer interface.

The following block is shared by the DMA Controller and the Data Sequencer functions.

5. Micro Control and Decode. This block does all register address decoding. It decodes the microprocessor addresses (AD0-7), providing the required control to the Address Counters and the Transfer Counters. This block also contains registers that provide information for the Priority Resolver/Channel Control Block. These are the Channel 0 and Channel 1 Control registers (WR08 and WR09) and the Memory Cycle Timing register (WR10). Thus this block serves both the DMA Controller and the Data Sequencer functions.

The following describes the Data Sequencer portion of the circuitry.

6. Format RAM. The Format RAM is a 64 X 8 bit RAM that allows for 16 pairs of 8-bit bytes to be used as Count and Value numbers associated with format states. This allows for 16 format states having associated Count and Value numbers. A state corresponds to a type of field encountered on a disk. Depending upon the type of field on the disk, a Value may or may not be used; e.g., a Sync field would have a value associated with it but a CRC/ECC field would not. A Count is always used, since it is the number of byte times that the sequencer remains in its current state (i.e., loops back on itself).

Refer to Appendix A for Track Format examples and descriptions.

7. Sequencer. This block is fed by the Format RAM. The Sequencer addresses the Format RAM and gets back a Count. The Sequencer loads an internal counter with this number and begins to count down. This programs the device to be in a given field for a certain amount of time, or for a certain number of bytes. There are sixteen different states with each state representing a specific field in the overall disk format.

Refer to Appendix B, Table B-1 and Figure B-1 for an example of ST506/412 soft sector format.

- 8. State Decode Control and Generation. The Sequencer block feeds the State Decode Control and Generation block, which in turn feeds nearly all other blocks in the Data Sequencer portion of the 5055B. Control signals are derived from the Sequencer state and the current field Count.
- CRC/ECC Generator. In read mode, NRZ data comes into this block and, based on state and timing from the state control generation logic, the data is checked for the proper CRC or ECC bits. The data is then fed to the Serial/Parallel Converter (SERDES) block.

In write mode, NRZ data arrives from the Serial/Parallel Converter (SERDES) block and CRC or ECC bits are generated according to user-programmable registers (WR11 and Bit 6 of WR28). In addition, the signal WRT CLK (write clock) is generated and output. For the various CRC/ECC polynomials that can be used, see the "CRC/ECC" section that follows.

- 10. Serial/Parallel Converter (SERDES). In the read direction, this block converts serial data to parallel; in the write direction, converts parallel data to serial. NRZ DATA IN is synchronized to RD REFCLK and NRZ DATA OUT is synchronized to WRTCLK.
- 11. **ID** Compare Error. This block compares, on a real-time, byte-by-byte basis, data being read from the sector ID of a disk to the ID registers programmed (WR20-23) by the user. The output of this block goes to the State Decode Control and Generation block, which has the power to stop processing, retries, etc.
- 12. AD I/O Buffer. This is an I/O buffer. Internal to the 5055B is a bidirectional data bus, and this block buffers data between the internal bus and the microprocessor.

From the microprocessor AD0-7 interface bus (multiplexed low order address and data), data or Address/Data come into an internal buffer and this block drives the internal data bus, D0-7. D0-7 also goes to the Micro Control and Decode block, which picks off the addresss at ALE (8051 mode) or -AS (Z8 mode) time and feeds them back out on the microprocessor address bus, MICRO A0-7. This is basically a convenience for other devices in the system.

Note: The AD0-7 bus, via the internal bus, D0-7, supplies the address and transfer counters with their initial values. The two Address Counter Pairs are WR0 and WR1 for Channel 0, and WR4 and WR5 for Channel 1; the two Transfer Counters are effectively WR2 and WR3 for Channel 0, and WR6 and WR7 for

Channel 2. While AD0-7 provides the initial values, the Micro Control and Decode block decodes the addresses from AD0-7 and generates the appropriate controls.

Inside the 5055B, the AD I/O Buffer drives that portion of the device that is microprocessor controlled.

#### INTERFACES

There are three interfaces on the 5055B:

1. The Host/Buffer Interface consists of an 8-bit data bus (MEM D0-7), an address bus, and various control signals. Note that the address bus is 15 bits (MEMA0-14), addressing up to 32K bytes. Using two chip selects, 64K bytes may be addressed in SRAM mode, and 1 Megabyte may be addressed in DRAM mode.

Refer to Appendix C for DRAM Addressing.

- 2. The Microprocessor Interface consists of an 8-bit multiplexed Address/Data bus (AD0-7), an 8-bit demultiplexed address bus (MICROA0-7, latched off of AD0-7 at ALE or -AS time, depending on the mode), and various microprocessor bus control signals.
- 3. The Drive Interface contains the serial data lines to and from the disk (or the Encoder/Decoder, PLL circuitry) and various control signals required for reading and writing a disk.

#### REGISTERS

There are three groups of registers in the 5055B. One group is used for controlling and monitoring DMA Controller operation. This group consists of write registers WR00-15 and read registers RR00-15. Another group is used for controlling and monitoring Data Sequencer operation. These are write registers WR16-34, and read registers RR16-31. All of these registers can be directly written or read. Still a third group is available for formating of the disk. This group is indirectly accessed by WR30 (Value Register) and WR31 (Count Register) and WR25. The Format RAM is viewed as sixteen register pairs containing information that determines the overall format of the disk. This information is written by indexing via WR25 and writing the Value of the field into WR30 and the Count (the number of times the Value is repeated in the stream) in WR31.

A summary of the registers available in the 5055B is provided in Chapter 3 Tables 3-1, 3-2, and 3-3.

#### CRC/ECC

The CRC/ECC block generates and checks the CRC or ECC bytes that are appended to the sector ID and data fields. WR11 and WR28 determine the selection of the **computer generated polynomial**. Bits 1 and 2 of WR11 determine the selection of the polynomial for the data fields:

16-bit CRC: (X16)+(X12)+(X15)+1 (Floppy Compatible CRC)

32-bit ECC: (X32)+(X24)+(X18)+(X15)+(X14)+(X11)+(X8)+(X7)+1

48-bit ECC: Proprietary. 56-bit ECC: Proprietary.

If Bit 6 of WR28 is cleared (0), then the ID field will use the same polynomial as selected for the data field above. If Bit 6 is set (1), then the ID field will use the 16-bit CRC polynomial-regardless of the selection of the polynomial for the data field. This allows for great flexibility in the choice of error detection schemes. The actual correction is achieved by the microprocessor use of the syndrome returned from the device upon receipt of an error. Sector size, and the level of code optimization have an impact upon both detection and correction capability.

#### **FEATURES**

## Memory Controller Features:

- High-Performance Dual-Bus Architecture
- Two independent DMA channels
- 8 megabyte device bandwidth at 32 Mhz Clock
- 16-bit address and transfer count registers for each channel for the 5055B
- Independent mask for channel-end interrupt
- Bus access resolved on channel priority basis
- Logic to demultiplex the microprocessor Address/Data and drive the low order microprocessor address lines
- Programmable Request/Acknowledge and interrupt polarity
- Programmable auto-count reinitialization
- Programmable memory access cycle timing (2 to 5 clock cycles)
- Buffer memory Address for 64K SRAM (2 memory chip enables for 32Kx8 SRAM)
- DRAM support for up to 1 MegaByte
- Data memory parity check and generate option (in 8-bit mode)
- 16 Bit host transfer support (with 16 bit memory)
- Channel 1 Optional level request

# Programmable Data Sequencer Features:

- High-level instruction set including:
  - Read/Write

Individual sector formatting

Track formatting

Read ID

Read/Write long

Read syndrome

Verify (with data in buffer)

Check data ECC

Check track format

- Supports up to 16 MHz serial bit rate (NRZ)
- Programmable disk format:

Programmable sector size up to 65,536 bytes/sector

Programmable ID data and size

Programmable gap sizes and fill characters

User-definable Header Flag Byte or Nibble

Selectable 32, 48, or 56 bit ECC polynomial and ID CRC or ECC or flexible disk compatible ID and data field CRC

- Hard or soft sector modes
- NRZ serial disk interface
- Direct interface to ESDI-type drives, both hard and soft sectored Multi-sector transfer capability with automatic sector increment
- Programmable automatic ID retries
- Low power consumption (CMOS)
- Logic to transfer data between the micro bus and buffer memory
- ESDI ID Sync Timeout programmable
- ESDI Write Gate to AM ENABLE programmable
- Format Track with data from buffer
- Programmable Write Gate disable for embedded servo

This chapter is directed at hardware engineers intending to design the 5055B Memory Controller and Programmable Data Sequencer into their systems. Physical and functional pin specifications, signal descriptions, timing specifications, and electrical specifications are provided.

## PHYSICAL SPECIFICATIONS

The 5055B device is available in an 84-pin PLCC, or an 80-pin PFP package. Package specifications and pin-out diagrams are provided for each package.

# 84-pin PLCC Package

Refer to Figure 2-1 for a physical pin out of the 84-pin PLCC package.

Table 2-1 provides a pin list for the 84-pin package. Note an active low polarity is indicated by a minus sign (-) prefix; a plus sign (+) indicates an active high polarity. Refer to the section "Signal Descriptions" and Table 2-3 later in this chapter for information on the pin functions.




Figure 2-1. Physical Pin out of the 84-pin PLCC Package

Table 2-1. A Pin List of the 84-pin PLCC Package

Pin	Pin	I/O	Pin	Pin	I/O
Number	Name		Number	Name	
1	VSS		43	VSS	
2	ALEAS	I	44	-MEMCE(0)	0
3	INDEX	I	45	MEMA(2)	0
4	AD(0)	I/O	46	MEMA(3)	0
5	AD(1)	I/O	47	MEMA(4)	0
6	AD(2)	I/O	48	MEMA(5)	0
7	AD(3)	I/O	49	-MEMWRT	0
8	AD(4)	I/O	50	MEMA(6)	0
9	AD(5)	I/O	51	MEMA(7)	0
10	AD(6)	I/O	52	MEMA(8)	0
11	AD(7)	Į/O	53	MEMA(9)	0
12	MICROA(7)	0	54	MEMA(10)	0
13	MICROA(6)	0	55	MEMA(11)	0
14	MICROA(5)	0	56	MEMA(12)	0
15	MICROA(4)	0	57	NRZOUT	0
16	MICROA(3)	0	58	NRZIN	I
17	MICROA(2)	0	59	RD_REF_CLK	I
18	MICROA(1)	0	60	RDGATE	0
19	MICROA(0)	0	61	WRGATE	0
20	REQ(1)	Ĭ	62	AMENABLE	0
21	VDD		63	VDD	
22	VSS		64	VSS	
23	ACK(1)	0	65	AMFOUND	I
24	-RESET	I	66	-GRPWRT	0
25	-CH1OUTCLK	0	67	-GRPRD	0
26	-CHINEN	0	68	SECTOR/AMF	T T
27	CHIRDMEM	0	69	WRTCLK	0
28	XTALIN	I	70	MEMA(13)	0
29	XTALOT	0	71	MEMA(14)	0
30	OSC_2	0	72	MEM_DP	I/O
31	OSC	ŏ	73	-MEMCE(1)	0
32	MEMD(7)	Ī/O	74	-HIGHEN	ŏ
33	MEMD(6)	Ī/O	75	CONFG	Ĭ
34	MEMD(5)	1/0	76	OSC_4	ō
35	MEMD(4)	1/0	77	Reserved (N.C.)	
36	MEMD(3)	1/0	78	-ROMCE	0
37	MEMD(2)	1/0	79	INT MEM	ŏ
38	MEMD(1)	1/0	80	INT SEQ	<del></del>
39	MEMA(0)	0	81	IOMEMDM	Ĭ
40	MEMD(0)	<u> 1/0</u>	82	-IORDDS	- Î
41	MEMA(1)	0	83	-IOWR R/-W	Ť
42	VDD		84	VDD VDD	
74	עטע		04	עשי	

# 84-pin PLCC Package Specifications

Figure 2-2 provides a diagram of the package specifications for the 84-pin PLCC package.




Figure 2-2. Diagram of the 84-pin PLCC Package Specification

# 80-pin PFP Package

Refer to Figure 2-3 for physical pin out of the 80-pin PFP package. Table 2-2 provides a pin list for the 80-pin PFP package. Note an active low polarity is indicated by a minus sign (-) prefix; a plus sign (+) prefix indicates high polarity. For information on this package's pin functions, refer to the section "Signal Descriptions" and Table 2-3 later in this chapter.




Figure 2-3. Physical Pin out of the 80-pin PFP Package

Table 2-2. A Pin List of the 80-pin PFP Package

Pin	Pin	1/0	Pin	Pin	1/0
Number	Name		Number	Name	
1	MEM_A(14)	0	41	OSC_2	0
2	MEM_DP	I/O	42	OSC	0
3	-MEMCE(1)	0	43	MEM_D(7)	I/O
4	-HIGHEN	0	44	MEM_D(6)	I/O
5	CONFIG	I	45	MEM_D(5)	I/O
6	OSC_4	0	46	MEM_D(4)	I/O
7	-ROMCE	0	47	MEM_D(3)	I/O
8	INT MEM	0	48	MEM_D(2)	I/O
9	INT SEQ	0	49	MEM_D(1)	I/O
10	IOMEMDM	I	50	MEM_A(1)	0
11	-IORDDS	I	51	MEM_D(0)	I/O
12	-IOWR_R/-W	I	52	MEM_A(0)	0
13	VSS		53	VSS	
14	ALEAS	T	54	-MEMCE(0)	0
15	INDEX	I	55	MEM_A(2)	0
16	AD(0)	1/0	56	MEM_A(3)	0
17	AD(1)	I/O	57	MEM_A(4)	0
18	AD(2)	I/O	58	MEM_A(5)	0
19	AD(3)	I/O	59	-MEMWRT	0
20	AD(4)	I/O	60	MEM_A(6)	0
21	AD(5)	I/O	61	MEM_A(7)	0
22	AD(6)	I/O	62	MEM_A(8)	0
23	AD(7)	I/O	63	MEM_A(9)	0
24	MICROA(7)	0	64	MEM_A(10)	0
25	MICROA(6)	0	65	MEM_A(11)	0
26	MICROA(5)	0	66	MEM_A(12)	0
27	MICROA(4)	0	67	NRZOUT	0
28	MICROA(3)	0	68	NRZIN	I
29	MICROA(2)	0	69	RD_REF_CLK	I
30	MICROA(1)	0	70	RDGATE	0
31	MICROA(0)	0	71	WRGATE	0
32	REQ(1)	I	72	AMENABLE	0
33	VDD		73	VDD	
34	ACK(1)	0	74	VSS	
35	-RESET	I	75	AMFOUND	I
36	-CH1OUTCLK	0	76	-GRPWRT	0
37	-CHIINEN	0	77	-GRPRD	0
38	CHIRDMEM	0	78	SECTOR/AMF	I
39	XTALIN	I	79	WRTCLK	0
40	XTALOT	0	80	MEM_A(13)	1

# 80-pin PFP Package Specifications

Figure 2-4 provides a diagram of the package specifications for the 80-pin PFP package.




Figure 2-4. Diagram of the 80-pin PFP Package Specification

## A TYPICAL SYSTEM

Figure 2-5 shows a typical system configuration using the 5055B Memory Controller Programmable Data Sequencer, a RAM buffer, a data separator, and a microcomputer with a ROM.

See Appendix D for schematics of a typical system configuration using the 5055B with separate 3 RAM buffer configuration options.




Figure 2-5. A Typical System Configuration Using the 5055B

# SIGNAL DESCRIPTIONS

Table 2-3 is a list of the signals in alphabetical order. Note that in all the tables an active low state is indicated by a negative sign (-) prefix. When the pin(s) can be configured for more that one function, such as ALE\_-AS, the other functions are listed as a subset.

# Input/Output Signals

Table 2-3 lists the 5055B input/output signals and their functions.

Table 2-3 Input/Output Signals

Signal	Signal I/O	Pin Number		Function
Symbol	Name	84	80	
ACK1	(Memory) O Acknowledge (Programmable)	23	34	In non-SCSI mode, this signal is issued by the 5055B in response to REQI (Channel 1 Request); it notifies the host interface, or the requesting device, that its request for Channel 1 has been granted.  In SCSI mode, the meaning of this signal and REQI is reversed. In SCSI mode, this signal (ACKI) actually functions as a SCSI Request from the 5055B (target) to the SCSI bus (initiator). Note also that REQI in this case becomes the SCSI Acknowledge signal. This mode of handshake is used in conjunction with the OMTI 5090B, 5080C, and 5098B interface devices.
AD0-7	Address/Data Bus I/O (Active High, Tri state)	4-11	16-23	This is the multiplexed 8-bit address/data bus from the microprocessor. In 8051 mode (CONFIG grounded), addresses are latched into the address register on the falling edge of ALE; in Z8 mode (CONFIG left open), addresses are latched on the rising edge of -AS. (See the signal ALE/-AS below.) If the address is within the range of the internal chip select (AD7 = AD6 =0), data is either written to or read from the Memory Controller/Data Sequencer registers, depending on: in 8051 mode, whether -IOWR or -IORD is active; in Z8 mode, assuming -DS is low, whether R/-W is low or high.
ALEAS ALE	Address Latch I Enable (8051 mode) (Active High)	2	14	In 8051 mode, the falling edge of ALE is used to latch the address portion of ADO-7 on the microprocessor bus into the (Active High) internal address buffer.
-AS	Address Strobe (Z8 mode) (Active Low)			In Z8 mode, the rising edge of -AS is used to latch the address.

Table 2-3 Input/Output Signals (continued)

Signal Symbol	Signal Name	I/O	Pin 84	Number 80	Function
	Address Mark Enable (Active High)	O	62	72	If ESDI mode is selected, this output is active at state 1 strobe time. This function is used for writing an Address Mark to the disk if the ESDI device is configured in soft-sectored mode. If ESDI mode is not selected, AM ENABLE is active for state strobe 3 and 9, and may be used to enable external encoding of a "illegal pattern" Sync byte.
AM FOUND	Address Mark (Active High)	I	65	75	Used by the Sequencer during a read operation for byte synchronization. It is an output from the VCO/Encode/Decode device, and is used for MFM or 2,7 RLL byte synchronization. If internal synchronization is configured, this input should be grounded.
-CH1INEN	Channel 1 Input Enable (Active Low)	0	26	37	This output signal enables data from the host buffer/register onto the memory data bus. This is during a memory write cycle for channel 1 when data is to be written into the RAM Buffer.
-CH1OUTCLK	Channel 1 Out Clock (Active Low)	0	25	36	This output is used to clock data from the memory read cycle for channel 1 into an external register in the host interface.
CHIRDMEM	Channel 1 Read Memory (Active Low)	0	27	38	This is the output of Bit 1 in the Channel 1 Control register (WR09). It is used to drive the host interface direction control signal.
CONFIG	Configuration (Active High)	I	75	5	This input signal is internally pulled up; it is used to select which microprocessor bus type the 5055B is configured for. When CONFIG is grounded, the device is configured for an 8051 type processor. When CONFIG is left open, the device is configured for Z8 type processor.
-GRPRD	Group Read Strobe (Active Low)	0	67	77	This signal is strobed whenever the microprocessor reads any of the following registers: RR12 through RR15. It may be used to enable status onto the microprocessor bus (ADO-7). It may also be used as an external peripheral chip select for devices such as the Intel 8255 PIO or 8273 FDC.
-GRPWRT	Group Write (Active Low)	0	66	76	This signal is strobed whenever the microprocessor accesses any of the following registers: WR12 through WR15 and RR11. It may be used to latch data from the microprocessor data bus (AD0-7) into an external register. It may also be used as an external peripheral chip select as noted under -GRPRD above.

Table 2-3 Input/Output Signals (continued)

Signal	Signal I/O	Di-	Number	Population
Symbol	Name	84	Number 80	4.5
-HIGHEN	High Enable O (Active Low)	74	4	When Word Mode is enabled (Bit 1 of WR32 is set) for 16-bit transfers on Channel 1, -HIGHEN is used to enable/disable a bidirectional transceiver that is required between the high and low bytes of the 16-bit memory data bus. The transceiver isolates the high byte of the bus from the low byte during 16-bit (Channel 1) transfers (-HIGHEN inactive). It allows multiplexing of the high byte and low byte (-HIGHEN active) on MEMD0-7 during Channel 0 (odd byte) transfers.
INDEX	Index I (Programmable)	3	15	This is a Schmidt trigger input signal from the disk that is received once per revolution. The Data Sequencer uses the rising edge of the INDEX pulse for synchronization during formatting, and for timing-out commands.
INT MEM	Interrupt, O Memory Controller (Programmable)	79	8	Assuming that interrupts are enabled for a channel (Bit 3=1 of WR08 for Channel 0 or WR09 for Channel 1) and that Transfer Count=0 disables the channel (Bit 4=0 of WR08 or WR09), then the signal INT MEM is asserted when Channel Enable (Bit 0, same register) goes to 0 for that channel (i.e. on the deasserting edge of the Channel Enable signal).  INT MEM is deasserted when the microprocessor writes to the Channel Control register (WR08 or WR09) of the channel that caused the interrupt. The polarity of INT MEM is controlled by Bit 2 of the Memory Cycle Timing register (WR10).
INT SEQ	Interrupt, O Sequencer (Programmable)	80	9	If Sequencer interrupts are enabled (Bit 7 of WR29 is set), this output is asserted when the Sequencer has completed a command or for any function that causes Busy to transition from Busy to not-Busy. It is deasserted when the microprocessor reads the Sequencer Status register (RR16).
IOMEMI IO/-MEM	DM I/O/-Memory I (8051 mode) (I/O Active High)	81	10	In 8051 mode, this line is connected to an 8051 address line to differentiate between an I/O cycle and a memory cycle.
-DM	-Data Memory (Z8 mode) (Active Low)			In Z8 mode, it is an active low chip enable and connected to the Z8 -DM line.

Table 2-3 Input/Output Signals (continued)

Signal Symbol	Signal Name	I/O	Pin 84	Number 80	Function
-IORDDS -IORD	I/O Read (8051 mode) (Active Low)	I	82	11	In 8051 mode, this input, when low, enables the information from the register selected by the previously latched address onto the microprocessor bus (AD0-7).  In Z8 mode, this input provides the
-DS	Data Strobe (Z8 mode) (Active Low)				timing for data movement to or from selected registers and the microprocessor bus (AD0-7).
-IOWR_R/-W -IOWR	I/O Write (8051 mode) (Active Low)	I	83	12	In 8051 mode, this input, when low, enables the information from the microprocessor bus (AD0-7) into the register selected by the previously latched address.
R/-W	Read/Write (Z8 mode) (Read Active High (Write Active Low		-		In Z8 mode, assuming -DS is low, this input specifies the direction of the data transfer. When low with -DS low, data is written low from the microprocessor bus (AD0-7) to the Sequencer. When high with -DS high, data is read from the selected register to the microprocessor.
MEMA0-14	Memory Address (Active High)	0	39 41 45-48 50-56 70-71	50 52 55-58 60-66 80 1	The Memory Address bus is used to output the contents of the Memory Address register of the currently selected channel to the external RAM Buffer. The 5055B can address a 32K SRAM Buffer. If the 5055B is configured for two chip selects, then MEMAO is converted to MEMA15 (output pin), and MEMAO is internally used to select between the two chip selects (2x32K SRAMs), -MEMCEO and -MEMCEI. In SRAM mode this allows addressing up to 64K bytes. For various DRAM configurations (64K x 8, 64K x 16, 256K x 8, 256K x 16, and 1M x 8), see Appendix C
-мемсео	Memory Chip Enable Zero (Active Low)	Ο	44	54	This output is an active low chip enable for the external RAM Buffer memory addressed by MEMA0-14. When this output and -MEMWRT are asserted, data is written to the selected address in the RAM Buffer memory. When this output is asserted and -MEMWRT is deasserted, data is read from the RAM Buffer memory. When two chip selects are enabled, this output is asserted when MEMA0 is low or Channel 1 is in word mode, while a memory cycle is in process.

Table 2-3 Input/Output Signals (continued)

Signal Symbol	Signal I/O Name	Pin N	lumber 80	Function		
-MEMCE1	Memory Chip O Enable One (Active Low)	73	3	This output is an active low chip enable for the external buffer memory addressed by MEMA0-14 when two chip selects are enabled. When this output and -MEMWRT are asserted, data is written to the selected address in the buffer memory. When this output is asserted and -MEMWRT is deasserted, data is read from the buffer memory. This output is asserted when MEMA0 is high or Channel 1 is in word mode, while memory cycle is in process.		
MEMD0-7	Memory Data I/O (Active High)	38-32	51 49-43	This is an 8-bit bidirectional bus used to transfer data to and from the RAM buffer. The MEMD0-7 are driven when ACK0 is low, and data is transferred from the 5055B to the Buffer Memory.		
MEMDP	Memory Data I/O Parity Bit (Active High)		2	This bit is the bidirecitonal odd parity for the memory data bus. Odd parity is always generated by this device to write in external buffer memory but is only checked if programmed for memory parity.		
-MEMWRT	Memory Write O (Active Low)	49	59	This output is an active low write enable for the external RAM Buffer.		
MICROA0-7	Micro Address O (Active High)	19-12	31-24	This 8-bit address bus is the address demultiplexed from the microprocessor's Address/Data Bus (ADO-7). In 8051 mode, the address is latched on the falling edge of ALE; in Z8 mode, it is latched on the rising edge of -AS. This bus may be used to access the microprocessor's external memory and peripheral chips.		
NRZ IN	NRZ Data In I (Non-Return to Zero) (Active High)	58	68	This serial data input line is the NRZ read data from the drive or data separator/PLL: OMTI 5070 MFM Encode/Decode/VCO OMTI 5027 2,7RLL Encode/Decode/VCO ESDI-type disk drive.		
NRZ OUT	NRZ Data Out O (Non-Return to Zero) (Active High)	57	67	When WRTGATE is active, this line outputs serial NRZ write data from the Sequencer. All data are output to: OMTI 5070 MFM Encode/Decode/VCO OMTI 5027 2,7R.LL Encdoe/Decode/VCO ESDI-type disk drive		
OSC	Oscillator O (Active High)	31	42	This is a TLL clock at the XTAL (crystal) frequency.		
OSC_2	Oscillator/2 O (Active High)	30	41	This is a TLL clock at one-half the XTAL (crystal) frequency.		
OSC_4	Oscillator/4 O (Active High)	76	6	This is a TTL clock at one-fourth the XTAL (crystal) frequency.		

Table 2-3 Input/Output Signals (continued)

Signal Symbol	Signal Name	I/O	Pin Number 84 80		Function
RDGATE	Read Gate (Active High)	O	60	70	This signal is asserted during a Sequencer read operation; it indicates that the drive or data separator should present read data on the NRZ IN line. When in external sync mode (Bit 4 of WR29 is set), the data separator must provide AM FOUND.
RD_REF_CLK	Read/Reference (Active High)		59	69	This signal has two functions: When WRTGATE is true, this signal is used as a write (reference) clock to generate the write data at the NRZOUT pin. When RDGATE is true, a read clock, locked to the read data on the NRZIN line, must be supplied. Note: A clock must always be present on this pin.
REQ1	(Memory) Request 1 (Programmable)	I	20	32	In non-SCSI mode, this is an asynchronous request from the host for Channel 1; it is used by the host to gain access to the RAM Buffer.
					In SCSI mode, the function of this signal and ACK1 is reversed. In SCSI mode, REQ1 actually functions as the SCSI Acknowledge in response to a request from the 5055B (target). Note: The request to the initiator from the 5055B comes over ACK1 from the 5055B. This mode of handshake is used in conjuction with the OMTI 5090B, 5080C, and 5098B interface devices.
-RESET	Reset (Active Low)	I	24	35	When asserted, the Sequencer goes Not- Busy (Bit 0 of RR16 is cleared), the read gate (RD GATE) and the write gate (WR GATE) signals are deasserted, and the Drive Data Over/Under Run and Micro Memory Over/Under Run bits of the Sequencer Extended Status register (Bits 0 and 1 or RR17) are set=0.
-ROMCE	ROM Chip Enable (Active Low)	0	78	7	This output is asserted when-IORD is true and both -IOWR and IO/-MEM are false in 8051 mode, or when -DS is true and -DM is false in Z8 mode. It may be used as a chip enable signal for the microprocessor's external (P) ROM.
SECTOR/AMF	Sector/Address Mark Found (Programmable)	I	68	78	This Schmidt trigger input can be used for either the Sector line from a hard-sectored drive or the Address Mark Found line from a soft-sectored ESDI Drive.

Table 2-3 Input/Output Signals (continued)

Signal	Signal	I/O	Pin Number		Function				
Symbol	Name		84	80					
WRTCLK	Write Clock (Active High)	0	69	79	This output is a clock at the RD_REF_CLK frequency. The high to low edge of this clock is used to clock the NRZOUT write data signal.				
WRTGATE	Write Gate (Active High)	О	61	71	This signal is asserted during a Sequencer write operation; it indicates that data on the NRZOUT line should be written on the disk.				
XTALIN, XTALOT	Crystal 0-1 (Active High)	I 0	28 29	39 40	The XTAL lines may be connected to an external crystal oscillator, or if an external clock source is available, a clock input may be connected to the XTALIN input, with XTALOT left open. In either case, OSC, OSC_2, and OSC_4 are derived from the XTALIN frequency.  Note that if an external crystal source is used, it must be a fundamental parallel resonant type in the range of 1 MHz to 24MHz, or a third overtone to 32 MHz.  Also, an external resistor must be connected across the crystal with a capacitor to ground from both sides.  Note: See Appendix E, the applications section for critical circuit description, layout and crystal selection.				
VDD	Vdd+5		21 42 63 84	33 73					
VSS	Vss Ground		1 22 43 64	13 53 74					
Reserved			77						

## **ELECTRICAL SPECIFICATIONS**

The 5055B is manufactured using a proven low-power CMOS technology process. It operates from a single +5 volt supply. Refer to the following sections and tables for information on absolute ratings, standard test conditions, D.C. characteristics, A.C. parameters and timings.

#### D.C. SPECIFICATIONS

# 1. Absolute Maximum Ratings:

The absolute maximum ratings are as follows:

- A power supply voltage of -0.3 to 7.0 VDC.
- An ambient operating temperature of 0 to 70.0 degreEs C.
- A storage temperature of -65.0 to +150.0 degrees C.

Caution: Stresses greater than those indicated may cause permanent damage to the device. Operation of the device at conditions above those shown is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device's reliability.

## 2. Standard Test Conditions:

The characteristics listed below are the test conditions, unless otherwise noted, for the "D.C. Characteristics" that follow. Note that voltages are referenced to GND and that positive current flows into the reference pin. The standard conditions are as follows:

- Vdd = 5.0 VDC ± 0.25 VDC
- GND = 0 VDC
- 0 degrees C< TA< 70 degrees C

# 3. D.C. Characteristics:

Table 2-4. D.C. Characteristics

PARAMETER	CONDITION	MIN	MAX	UNITS	NO	res		
Voh-Output High Voltage Vol-Output Low Voltage Vih-Input High Voltage Vil-Input Low Voltage ii Input Current Oiz Ico-Read Cycle 16 MHz, 32 MHz Clock	Vdd = min Vdd = min Vdd = max Vdd = max	2.4 0.4 2.2	0.8 ±10.0 ±10.0	Volts Volts Volts Volts uA uA mA	loh=lohi lol=lolma	ax*	deg.	С

Note: See Table 2-5 for Signal Drive Strenghts.

# 4. Output Driver Characteristics

Output signals have one of three types of drive strengths: Type 4: Iolmax = 4.0 mA, Iohmax = -4.0 mAType 8: Iolmax = 8.0 mA, Iohmax = -8.0 mA

Table 2-5 below indicates the drive strength for each output driver signal.


Table 2-5. Output Driver Signal Strength

Signal	Driver Type
ACK1	4 MA
AD0-7	4 MA
AMENABLE	4 MA
-CHIINEN	4 MA
-CH1OUTCLK	
CHIRDMEM	
-GRPRD	4 MA
-GRPWT	4 MA
-HIGHEN	4 MA
INTMEM	4 MA
INTSEQ	4 MA
MEMA (0-14)	4 MA
-MEMCE (0-1)	4 MA
-MEMD0-7	4 MA
-MEMWRT	4 MA
MICROA0-7	4 MA
NRZOUT	4 MA
OSC	8 MA
OSC_2	8 MA
OSC 4	8 MA
RDGATE	4 MA
RD RDF CLK	4 MA
-ROMCE	4 MA
WRTCLK	4 MA
WRTGATE	4 MA

## A.C. SPECIFICATIONS

The relevant timing diagrams and A.C. characteristics for interfacing the 5055B are provided in the following timing specification sections. These specifications are valid over the standard test conditions.


Microprocessor WRITE Internal Register Operation (Configuration=0, 8051 mode)



Note: -GRPWRT is only asserted for Address range 0Ch to 0Fh.

Figure 2-6. Microprocessor WRITE Internal Register Operation

# Microprocessor READ Internal Register Operation (Configuration=0, 8051 mode)




Notes: 1. -GRPRD is only asserted for Address range 0Ch to 0Fh.

2. -ROM\_CE is only asserted if IO\_MEM is not asserted.

Figure 2-7. Microprocessor READ Internal Register Operation


# Microprocessor WRITE Internal Register Operation (Configuration=1, Z8 mode)



Note: -GRPWRT is only asserted for address range 0Ch to 0Fh.

Figure 2-8. Microprocessor WRITE Internal Register Operation

## Microprocessor READ Internal Register Operation (Configuration=1, Z8 mode)




Notes:

- 1. -GRPRD is only asserted for Address range 0Ch to 0Fh.
- 2. -ROM\_CE is only asserted if -DM is not asserted.

Figure 2-9 Microprocessor READ Internal Register Operation

# DMA Channel 0 Buffer WRITE Operation (Static Ram)




Notes:

1. CP programmable OSC or OSC\_2.

n programmable 2 to 5 CP cycles.
 MEM\_D (0-7) and MEM\_D-P Driven by 5055B.

Figure 2-10. DMA Channel 0 Buffer WRITE Operation

## DMA Channel 0 Buffer READ Operation (Static RAM)




Notes:

- 1. CP programmable OSC or OSC\_2.
- 2. n programmable 2 to 5 CP cycles.
- MEM\_D (0:7) driven by MEMORY device.
   MEM\_D-P driven by MEMORY device if PARITY ENABLED.

Figure 2-11. DMA Channel 0 Buffer WRITE Operation

#### DMA Channel 1 Buffer WRTE Operation SCSI mode (Static RAM)




Notes: 1. CP programmable OSC or OSC\_2.

- n programmable 2 to 5 CP cycles.
   REQ (1) programmable LOW or HIGH level.
- 4. ACK (1) programmable LOW or HIGH level.
- 5. REQ (1) input functionally equals SCSI ACK to 5055B.
- 6. ACK (1) output functionally equals SCSI REQ from 5055B.
- T13 assumes no other memory cycle in progress.
- 8. All memory timing other than REQ (1) and ACK (1) is the same as previously defined.

Figure 2-12. DMA Channel 1 Buffer WRITE Operation

# DMA Channel 1 Buffer READ Operation SCSI mode (Static RAM)




- Notes: 1 CP programmable OSC or OSC\_2.
  - 2. n programmable 2 to 5 CP cycles.
  - REQ (1) programmable LOW of HIGH level.
     ACK (1) programmable LOW or HIGH level.

  - 5. REQ (1) input functionally equals SCSI ACK to 5055B.
  - 6. ACK (1) output functionally equals SCSI REQ from 5055B.

  - 7. T13 assumes no other memory cycle in progress.8. All memory timing other than REQ (1) and ACK (1) is the same as previously defined.

Figure 2-13. DMA Channel 1 Buffer READ Operation SCSI mode

#### DMA Channel 1 Buffer WRITE Operation NON-SCSI mode (Static RAM)




Notes: 1. CP programmable OSC or OSC\_2.
2. n programmabale 2 to 5 CP cycles.
3. REQ (1) programmable LOW or HIGH edge.

4. ACK (1) programmable LOW or HIGH pulse.

5. REQ (1) edge to ACK (1) pulse 2 CP if no memory cycle in progress.

Figure 2-14 DMA Channel 1 Buffer WRITE Operation NON-SCSI mode

# DMA Channel 1 Buffer READ Operation NON-SCSI mode (Static RAM)




Notes: 1. CP programmable OSC or OSC\_2.

- 2. n programmabale 2 to 5 CP cycles.
- 3. REQ (1) programmable LOW or HIGH edge.
- 4. ACK (1) programmable LOW or HIGH pulse.
- 5. REQ (1) edge to ACK (1) pulse 2 CP if no memory cycle in progress.

Figure 2-15. DMA Channel 1 Buffer READ Operation NON-SCSI mode

## DMA Channel 0 Buffer WRITE Operation (Dynamic RAM)




Notes: 1. CP programmable OSC or OSC\_2.

n programmable 2 to 5 CP cycles.

3. MEM\_D (0:7) and MEM\_D-P driven by 5055B

Figure 2-16. DMA Channel 0 Buffer WRITE Operation

#### DMA Channel 0 Buffer READ Operation (Dynamic RAM)




Notes: 1. CP programmable OSC or OSC\_2.

2. n Programmable 2 to 5 CP cycles.

3. MEM\_D(0:7) and MEM\_D-P driven by 5055B.

Figure 2-17. DMA Channel 0 Buffer READ Operation

## DMA Channel 1 Buffer WRITE Operation NON-SCSI mode (Dynamic RAM)




Notes: 1. CP Programmable OSC or OSC\_2.

2. n Programmable 2 to 5 CP cycles.

3. REQ (1) programmable LOW or HIGH edge.

 ACK (1) programmable LOW or HIGH pulse.
 REQ (1) edge to ACK (1) pulse 2 CP if no memory cycle is in progress. Figure 2-18. DMA Channel 1 Buffer WRITE Operation NON-SCSI mode

# DMA Channel 1 Buffer READ Operation NON-SCSI mode (Dynamic RAM)



Notes: 1. CP programmable OSC or OSC\_2.


2. n programmable 2 to 5 CP cycles.

REQ (1) programmable LOW or HIGH edge.
 ACK (1) programmable LOW OR HIGH pulse.

5. REQ (1) edge to ACK (1) pulse 2 CP if no memory cycle is in progress.

Figure 2-19. DMA Channel 1 Buffer READ Operation NON-SCSI mode

## Clock INPUT and OUTPUT Signals



Notes: 1. XTAL\_IN with TTL driven input.

mem\_clk internal signal.

3. mem\_clk programmed as OSC not OSC\_2.

Figure 2-20. Clock INPUT and OUTPUT Signals

## **Drive Interface Timing Signals**




Figure 2-21. Drive Interface Timing Signals






Figure 2-22. ESDI Interface Timing





**Figure** RD REF CLK  $\mathcal{M}$ 2-24. seq.clk stt clk **END** byte\_clk ¥RT\_ STATE STATE-6 X STATE-7 X STATE-8 X STATE-9 ST-A ID CRC : ID POST : READ = SKIP READ - SKIP DATA SYNC BYTE Function FIELD WRITE - DATE WRITE - DATE PRE PRE AM\_ENABLE NRZ\_II SECTOR AMF 1x 0x 7x 6x5x4x3x2x 1x 0 NRZ\_IN 'n : Last Byte of Last Byte of Date Field Date CRC ಠ RD GATE 3x 2x 1x 0x7x6x 5x4x 3x 2x 1X0x7x6x 5x 4x 3x2x1x0x7x 6x 5x 4x3x2x1x0 DATA Next Last Byte : Last Byte of NRZ-OUT : Last Byte of of Data Field Data Field Data CRC WRT\_GATE FIELD NRZ\_IN Last Bit of CRC to RD\_DATE de-assert equals 10 RD\_REF\_CLK cycles. (if ST-7 Count equals 1, add 8 RD\_REF\_CLK for each additional STATE-7 COUNT). NOTE: RD\_GATE For READ DATA FIELD, RD\_GATE DE-ASSERT TO TD\_DATE ASSERT EQUALS 14.5 RD\_REF\_CLK CYCLES. For WRITE DATA FIELD, RD\_GATE de-asent to WRT\_GATE assent equals 5 RD\_REF\_CLK cycles.



OMTI


505

Ö

Ö

Reference

Manua



The 5055B is designed to offer the system designer great flexibility, offering a broad range of choices in such matters as operational control, error recovery, timing parameters, physical media organization and format. For this purpose, the 5055B presents the microprocessor with an easily accessed and programmable interface consisting of a collection of individually addressable byte-wide registers in three groups.

#### THE THREE REGISTER GROUPS

The three functional groups of registers are:

- · Memory Controller Registers
- Programmable Data Sequencer Registers
- Media Format Registers

The Memory Controller Registers and the Programmable Data Sequencer Registers are directly addressable. The Memory Controller Registers are used to control and monitor data block transfers between the Data Sequencer and the external RAM Buffer and between the external RAM Buffer and the host interface. The Programmable Data Sequencer Registers are used to control and monitor the Data Sequencer (i.e., the data flow between the disk and the 5055B); several of these registers are also used to indirectly access the Media Format RAM and hence to configure the disk media.

For the Memory Controller, there are 16 write and 16 read registers-WR00-15 and RR00-15, respectively. Similarly, for the Data Sequencer there are 19 write and 16 read registers, WR16-34 and RR16-31.

The Media Format Registers (indirectly accessed as mentioned above) are a sequence of 16 pairs of byte-wide registers which are set to define the complete bit-sequential organization of each data track on a disk drive. Since disk format is rarely reconfigured after initialization, these registers are accessed indirectly; i.e., via the Programmable Data Sequencer Registers.

#### **ACCESS TO REGISTERS**

The registers in the 5055B are accessed (written or read) in much the same way they are in any microprocessor peripheral component: a particular register is addressed and data is transferred over a byte-wide, bidirectional Address/Data bus on the Microprocessor Interface, AD0-7. Note that the individual control signals and protocol recognized by the 5055B will vary according to the microprocessor (Z8 or 8051 type) and the strapping CONFIG (Configuration) control input pin to the 5055B. In any case, the microprocessor first drives the selected I/O address onto the bus. The address latching signal, ALE (8051 type) or -AS (Z8 type), is then generated by the microprocessor and used by the 5055B to internally latch the address for register decoding. Finally, a single byte of data is then transferred over the bus under control of appropriate microprocessor access signals. Detailed timing information for these transfers is described in Chapter 2.

This addressable interface covers an I/O address range of 35 continuous locations for the 5055B--about one eighth of the typical microprocessor's I/O address space. In order to minimize external hardware requirements, the 5055B contains internal address decoding hardware which compares the full 8-bit I/O address as it is presented by the microprocessor and only responds to addresses in the low order 35 locations. Peripheral components connected to the ADO-7 bus are now free to decode higher-order addresses (where one or more of the three most significant bits is a one) for device or register selection. Additional OMTI family peripheral component selections would be one of the host interface ICs, such as the 5091, 5098, 5080, or the 5086.

WRXX stands for Write Register XX and RRXX stands for Read Register XX, where XX is the decimal equivalent of the 8-bit address placed on AD-07.

I/O read or write operations may be performed by the microprocessor at any time; however, the firmware must take into account that access to some registers may only be appropriate at specific times during command processing.

Table 3-1 lists the memory controller registers. Table 3-2 lists the Data Sequencer Registers. Table 3-3 lists media Format Registers (RAM). (Note that the latter are actually pairs of registers indirectly accessed through the Sequencer registers.) Following these tables is a complete description of these registers.

Table 3-1. Memory Controller Registers

# Control (Write) Registers

Write	Functions
WR00	Channel 0 Address 7-0
WR01	Channel 0 Address 15-8
WR02	Channel 0 Transfer Count 7-0
WR03	Channel 0 Transfer Count 15-8
WR04	Channel 1 Address 7-0
WR05	Channel 1 Address 15-8
WR06	Channel 1 Transfer Count 7-0
WR07	Channel 1 Transfer Count 15-8
WR08	Channel 0 Control
WR09	Channel 1 Control
WR10	Memory Cycle Timing
WR11	CRC/ECC Selection
WR12	Group Write Strobe
WR13	Group Write Strobe
WR14	Group Write Strobe
WR15	Group Write Strobe

# Status (Read) Registers

Read	Function	
RR00	Channel Status	
RR01	Not used	
RR02	Channel 0 Transfer Count 7-0	
RR03	Channel 0 Transfer Count 15-8	
RR04	Not used	
RR05	Not used	
RR06	Channel 1 Transfer Count 7-0	
RR07	Channel 1 Transfer Count 15-8	
RR08	Not used	
RR09	Not used	
RR10	Not used	
RR11	Memory to Peripheral Write Strobe	
RR12	Group Read Strobe	
RR13	Group Read Strobe	
RR14	Group Read Strobe	
RR15	Group Read Strobe	

Table 3-2. Data Sequencer Registers

# Control (Write) Registers

Write	Function
WR16	Sequencer Command
WR17	Sequencer Loop Count
WR18	Index Time-Out
WR19	Sub-Block Count
WR20	Cylinder (High Byte)
WR21	Cylinder (Low Byte)
WR22	Head/Flag
WR23	Sector Number
WR24	Micro to Memory
WR25	Sequencer Start/Restart
WR26	Sequencer Loop State and Format RAM Bank Select
WR27	Bit Ring Start Count and Added Control
WR28	ECC Control
WR29	Configuration Control
WR30	Seq Value Register @ Seq Start
WR31	Seq Count Register @ Seq Start
WR32	Optional DMA Control
WR33	DMA Bank Control
WR34	Optional Sequencer Control
WR35 to	Reserved
WR63	Reserved

# Status (Read) Registers

Read	Function
RR16	Sequencer Status
RR17	Extended Sequencer Status
RR18	Retry Count/State Address
RR19	Flag Byte
RR20	Cylinder (High Byte)
RR21	Cylinder (low Byte)
RR22	Head/Flag
RR23	Sector Number
RR24	Memory to Micro
RR25	Sequencer Loop Count
RR26	Test Register
RR27	Force Index Register
RR28	Not used (Reserved)
RR29	Not used (Reserved)
RR30	Seq Value Register @ Seq Start
RR31	Seq Count Register @ Seq Start
RR32 to	Reserved
RR63	Reserved

Table 3-3. Media Format Registers (RAM)

Indirectly Addressed

Register Pair	Name
0	ESDI Sector Gap
1	Post-Index Gap
2	ID Preamble
3	ID Sync
4	ID Address Mark
5	ID Header
6	ID CRC/ECC
7	ID Postamble
8	Data Preamble
9	Data Sync
10	Data Address Mark
11	Data Field
12	Data CRC/ECC
13	Data Postamble
14	Inter-Sector Gap
15	Pre-Index/Sector Gap

#### REGISTER DESCRIPTIONS

#### 1. MEMORY CONTROLLER REGISTERS

#### 1.1 Write Registers

Write Register 00 and Write Register 04--Memory Addresses 7 through 0

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

The Memory Address 7-0 register specifies the least significant byte of the starting address in the buffer RAM of the memory block where data is available (for read), or where data is to be stored (for write). This address is automatically incremented after each byte of data is transferred. WR00 is for Channel 0: WR04 is for Channel 1.

#### Write Register 01 and Write Register 05--Memory Address 15 through 8

Bit	7	6	5	4	3	2	1	0
Byte				00-FF				

The Memory Address 15-8 register specifies the most significant eight bits of the starting address in the buffer RAM of the memory block where data is available (for read), or where data is to be stored (for write). This address is automatically incremented by the overflow of the Memory Address 7-0 register. WR01 is for Channel 0; WR05 is for Channel 1.

#### Write Register 02 and Write Register 06--Transfer Count 7 through 0

Bit	7	6	5	4	3	2	1	0
Byte				00-FF				


The Transfer Count 7-0 register specifies the least significant byte of the number of transfers to be performed. The transfer count is automatically decremented after each transfer. WR02 is for Channel 0; WR06 is for Channel 1.

#### Write Register 03 and Write Register 07--Transfer Count 15 through 8

Bit	7	6	5	4	3	2	1	0
Byte				00- FF				

The Transfer Count Bits 15-8 register specifies the most significant eight bits of the number of transfers to be performed. The transfer count is automatically decremented by the underflow of the corresponding Transfer Count 7 -0 register. WR03 is for Channel 0; WR07 is for Channel 1.

#### Write Register 08--Channel 0 Control



BIT 0

Setting Bit 0=1, enables the channel; setting Bit 0=0 aborts a transfer in progress and disables the channel.

BIT 1

Bit 1 specifies the direction of the data transfer. When cleared, data is transferred from the RAM buffer memory to the Data Sequencer (or the RR24 in a Memory-to-Micro transfer). When set, data is transferred from the Data Sequencer (or from WR24 in a Micro-to-Memory transfer) to the RAM buffer memory.

BIT 2

With Bit 2 set, when a block transfer is complete (Transfer Count = 0) the channel's Transfer Count register is automatically reloaded with its value prior to the transfer. This option allows transfer of a sequence of records without resetting the channel's Transfer Count registers between individual record transfers.

Note: For continuous operation, Bit 0 and Bit 4 must also be set to 1.

BIT 3

Bit 3 set enables interrupts (the assertion of INT MEM at the end of a block transfer when Transfer Count = 0); Bit 3 clear disables interrupts.

Note: The deasserting edge of the channel enable signal actually triggers INT MEM. Thus if Bit 4 (see below) is set (the channel is always enabled), then no interrupt will occureven if Bit 3 is set.

Note: It is recommended not to set Bit 3 for interrupts unless Bit 4 is clear; i.e., the combination, Bit 3 = 1 and Bit 4 = 1, is not logical. When Bit 3 is set (and Bit 4 = 0), the microprocessor would normally respond by reading the Channel Status register RR00, which tells what channel caused the interrupt, etc.

When Bit 3 is clear, interrupts from the channel are disabled. This option is available because, when only a single channel is being used, the memory interrupt (INT MEM) may not be required. The Sequencer interrupt (INT SEQ) could be used to tell when a command had completed.

BIT 4

With Bit 4 cleared, the channel is automatically disabled when the Transfer Count reaches 0. To begin another operation on the channel, the enable bit (Bit 0) must be set by writing the control register.


With Bit 4 set, the channel remains enabled after the Byte Count equals 0.

Note: Not all combinations of Bit 4 and Bit 3 are logical. See the note under Bit 3 above.

BITS 5, 6, and 7 - Reserved

These bits are reserved. They must be set to 0.

# Write Register 09--Channel 1 Control



BIT 0

Setting Bit 0=1, enables the channel. Setting Bit 0=0, aborts a transfer in progress and disables the channel.

BIT 1

Bit 1 specifies the direction of the data transfer. When Bit 1 is set=0, data transfer is from RAM buffer to Host Interface; when Bit 1 is set=1 data transfer direction is from Host Interface to the RAM buffer.

BIT 2

With Bit 2 set, when a block transfer is complete (Transfer Count = 0) the channel's Transfer Count register is automatically reloaded with its value prior to the transfer. This option allows the transfer of a sequence of records without resetting the channel's Byte Count registers between individual record transfers.

Note: For continuous operation, Bit 0 and Bit 4 must also be set.

BIT 3

Bit 3 set =1 enables interrupts (the assertion of INT MEM at the end of a block transfer when Transfer Count = 0); Bit 3 set=0 disables interrupts.

Note: The deasserting edge of the channel enable signal actually triggers INT MEM. Thus if Bit 4 (see below) is set (the channel is always enabled), then no interrupt will occureven if Bit 3 is set.

Note: It is recommended to set Bit 3 for interrupts unless Bit 4 is clear; or, i.e. the combination, Bit 3 = 1 and Bit 4 = 1, is not logical.

When Bit 3 is set (and Bit 4 = 0), the microprocessor would normally respond by reading the Channel Status register RR00, which tells what channel caused the interrupt, etc.

When Bit 3 is set=0, interrupts from the channel are disabled. This option is available because, when only a single channel is being used, the memory interrupt (INT MEM) may not be required. The Sequencer interrupt (INT SEQ) could be used to tell when a command had been completed.

BIT 4

With Bit 4 set=0, the channel is automatically disabled when the Transfer Count reaches 0. To begin another operation on the channel, the enable bit (Bit 0) must be set by writing the control register.

With Bit 4 set=1, the channel remains enabled after the Byte Count equals 0.

Note: Not all combinations of this Bit 4 and Bit 3 are logical. See the note under Bit 3 above.

BITS 5 and 6

Bits 5 and 6 control the polarity of the request (REQ1) and the acknowledge (ACK1) signals, respectively. In Channel mode, Bit 5 determines the polarity of the edge used for the request signal-0 for a low-to-high edge, 1 for a high-to-low edge. In SCSI mode, Bit 6 determines the polarity of ACK1 output (SCSI Acknowledge) 0=Low Handshake, 1=High Handshake. In Channel mode, Bit 6 determines the polarity of the acknowledge output pulse-0 for a low pulse, 1 of a high pulse. In SCSI mode, Bit 6 determines the polarity of ACK1 output (SCSI Request) 0=Low Handshake, 1=High Handshake.

BIT 7

When Bit 7 is set=0, the channel will use the Channel Request/ Acknowledge protocol. The REQ1 pin (input) will function as a host request to the 5055B, while the ACK1 pin (output) will function as an acknowledge from the 5055B.

When Bit 7 is set=1, the channel will use the SCSI Request/Acknowledge handshake protocol. The ACK1 pin on the 5055B will function as a request to the host (SCSI Request), while the REQ1 pin will function as the acknowledge (SCSI Acknowledge) from the host.

# Write Register 10--Memory Cycle Timing

Bit	7	T	6	5	4		3		2	1	0		
										0 0 1 1	1=3 0=4	Clock Clock	Cycles Cycles Cycles Cycles
											t Active		
						ntrol S rol Sec	ection tion						
		0=Index: Active High 1=Index: Active Low											
					ctor/A ctor/A								
				ta Fie ta Fie									
				1 Edg 1 Leve									

#### BITS 0 and 1

Bits 0 and 1 specify the number of clock cycles to be used in the memory cycle for each transfer. A transfer will be a word transfer (8, 16, or 32 bits as programmed by WR32 Bits 6 and 7). This option is provided to accommodate a range of RAM buffer memory speeds.

Bits	Clock Cycle
00	2
01	3
10	4
11	5

BIT 2

Bit 2 specifies the polarity of the Memory Controller's interrupt line (INT MEM). The polarity (high or low) of INTMEM will follow the state of the Bit (i.e. if Set=1, the INTMEM if positive true).

BIT 3

Bit 3 specifies the clock signal frequency to be used within the memory control section of the device. When Bit 3 is set=1, the clock signal will be at the same frequency as the crystal (XTAL). When Set=0, the clock frequency will be one half the crystal (1/2 XTAL).

BIT 4

Bit 4 specifies the polarity of the INDEX input signal. If set=1, then INDEX will be low to high true. If set=0, INDEX will be high to low true.

BIT 5

Bit 5 specifies the polarity of the SECTOR/AMF input signal. If set = 1, then SECTOR/AMF will be low to high true. If set=0, SECTOR/AMF will be high to low true.

BIT 6

Bit 6 specifies the value of Data Sync Field Timeout (when enabled by Bit 7 or WR28). When Bit 6 is set=0, the timeout value is 512 bits for normal operation; when Bit 6 is set, the timeout is 32 bits for test purposes.

Bit 7

Bit 7 specifies the channel 1 mode. When Bit 7 is set=0, REQ (1) is in EDGE mode. When Bit 7 is set=1, REQ (1) is in LEVEL mode and as long as REQ (1) is asserted, Channel 1 will continue generating memory cycles and ACK (1) pulses unless a higher priority channel overides.

## Write Register 11--CRC/ECC Polynomial Selection

Bit	7	6		5	4	3	2		1		0					
		- 1							0		0=C	hoice	#1	16	bit	CRC
	- 1		- 1				ł		0		1=C	hoice	#2	32	bit	ECC
		- 1					l		1		0=C	hoice	#3	48	bit	ECC
	- 1	ı					ŀ		1		1=C	hoice	#4	56	bit	ECC
		- 1	- 1													
		- 1					l									
	٠.		 		 	 	 0=I	es(	erv	ed						

#### BITS 0 and 1

Bits 0 and 1 select the CRC or ECC polynomial to be used for the data field. If Bit 6 of WR28 is cleared, the same polynomial will also be used for the ID field. If Bit 6 of WR28 is set, however, then the ID field will use the CRC polynomial (first selection listed below) regardless of the selection by Bits 0 and 1 (WR11).

The four possible selections by Bits 0 and 1 are:

Sel. #1: (X16)+(X12)+(X5)+1 (floppy compatible, CRC)

Sel. #2: (X32)+(X24)+(X18)+(X15)+(X14)+(X11)+(X8)+(X7)+1

Sel. #3: Proprietary.

Sel. #4: Proprietary.

#### BITS 2 through 7

These bits are reserved and must be set to 0.


# Write Register 12 through Write Register 15--External Group Strobe

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

When any of these registers is written, -GRPWRT is asserted. -GRPWRT can be used to strobe information from the microprocessor's data bus (AD0-7) into a peripheral device.

#### 1.2 Read Registers

Read Register 00--Channel Status.



## BITS 0 and 1

Bits 0 and 1 reflect the status ("0" enabled, "1" disabled) of Memory Controller Channels 0 and 1, respectively.

#### BITS 2 and 3

Bits 2 and 3 reflect the interrupt status ("0" = interrupt, "1" = no interrupt) for Channels 0 and 1, respectively.

#### BITS 4 and 5

Bits 4 and 5 are set=0 for each channel when the last 128 transfers are in progress.

#### BITS 6 and 7

Bits 6 and 7 are reserved and always 1.

## Read Register 02 and Read Register 06--Transfer Count 7 through 0

Bit	7	6	5	4	3	2	1	0
Byte	1			00-FFh				

These registers contain the least significant byte (bits 0-7) of the current count in the Transfer Count register. RR02 is for Channel 0; RR06 is for Channel 1.

#### Read Register 03 and Read Register 07--Transfer Count 8 through 15

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

These registers contain the most significant byte (bits 8 to 15) of the current count in the Transfer Count register. RR03 is for Channel 0; RR07 is for Channel 1.

#### Read Register 11--Memory to Peripheral Write Strobe

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

RR11 is used in RAM Buffer to Peripheral transfers (see RR24 for a complete description of such transfers). When the microprocessor reads RR11, the Sequencer generates -GRPWRT for writing data from RR24 into a peripheral device on the microprocessor Address/Data bus, AD0-7.

#### Read Register 12 through Read Register 15--External Group Strobe

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				


When any of these registers are read, -GRPRD is asserted. -GRPRD may be used to strobe information from a peripheral device onto the microprocessor's data bus.

When the Transfer Enable bit (Bit 5) in the CRC/ECC Control register (WR28) is set=1, a read of RR15 will enable data to be latched into the Micro-to-Memory register (WR24). The rising edge of the strobe (-GRPRD) will cause a DMA request and transfer the data from WR24 to the buffer.

## 2. DATA SEQUENCER REGISTERS

#### 2.1 Write Registers

Write Register 16--Sequencer Command



A write to the Command register initiates a command. The command is defined by the bit combination in this register and other data transfer registers. Valid combinations in this register are listed in Chapter 4 (Operation) in Table 4-1 (Sequencer Command Registers). Furthermore, the effect of each command (valid combination) is also provided there. Here, only the effect of each bit is described in this section.

BIT 0

When Bit 0 is set=1, the operation is a READ command: data is transferred from the disk to the RAM buffer.

BIT 1

When Bit 1 is set=1, the operation is a WRITE command: data is transferred from the RAM buffer to the disk.

If Bit 0 is set=1, then Bit 1 must not be set, and vice versa.

The remaining bits (2-7) are Command modifiers and, depending on whether an operation is a READ or a WRITE, have different meanings.

If Bit 2 is set=1 and the operation is a read (Bit 0 set=1), then only the ID fields will be read (READ ID command).

If Bit 2 is set=1 and the operation is a write (Bit 1 set), then the command is one of the format commands (FORMAT TRACK, FORMAT TRACK LONG, or FORMAT SECTOR).

BIT 3

If Bit 3 is set=1, then both the data and the CRC/ECC check bits will be written to or read from the RAM buffer. (These are the various LONG operations described in the command set.)

BIT 4

If Bit 4 is set=1 and the operation is a READ LONG type (Bit 0 is set=1, Bit 3 is set=1), then both the data and the syndrome bytes (the result of the ECC check) are written to the RAM buffer. This then applies to READ SYNDROME LONG, READ ID SYNDROME LONG, READ SYNDROME LONG, IGNORE FLAG, VERIFY SYNDROME LONG, and the VERIFY SYNDROME LONG-IGNORE FLAG commands.

BIT 5

If Bit 5 is set=0, operation will abort if a flag condition exists.

Note: Flag information is contained in either bits 7-4 of byte 2 (Flag/Head Byte) of the ID Header field, or it is contained in byte 5 of the ID Header field (see WR29, Bit 2). In the former case it is referred to as the Flag Nibble; in the latter case it is referred to as the Flag Byte. When a read or write occurs to a sector that contains non-zero flag information, the Flag Byte/Nibble bit (Bit 3) of the Extended Status register (RR17) is set.

When a command is aborted, the processor can read the status registers (RR16 and RR17) to determine the cause. Having determined the cause, the microprocessor may choose to read or write the sector anyway, in which case it should set this bit=1 to ignore the ID flag and reissue the command.

When Bit 5 is set=1 on a READ or WRITE command, the Flag Byte or Flag Nibble will be ignored.

When Bit 5 is set=1 on a format command, the command becomes a FORMAT SECTOR command and keys off of the SECTOR line instead of the INDEX line. For this function the sequencer must be in hard sectored mode. (Note: Bit 5 is dual-function in this regard: In the context of format commands, it has nothing to do with ignoring the ID flag information; it simply toggles between a FORMAT TRACK and a FORMAT SECTOR command.)

When Bit 6 is set=1 on a read-type command (Bit 0 is set=1), the command becomes a VERIFY command. A VERIFY command is a convenience for checking data written to the disk. The VERIFY command (1) reads data from the disk into the 5055B; (2) reads data out of the RAM Buffer; and (3) performs a byte-by-byte "on the fly" comparison. Unlike the various read commands, this command does not destroy data in the RAM Buffer.

BIT 7

When Bit 7 is set=1 on a read-type command (Bit 0 is set=1), data is read from the disk but it is not transferred to the RAM buffer. This is for checking purposes: it allows data fields to be read and checked for CRC/ECC errors without transferring the data to the RAM buffer.


#### Write Register 17--Sequencer Loop Count

Bit	7	6	5	4	3	2	1	0
Byte			Numt	ber of Se	ctors			

This register specifies the number of sectors to be read or written, or in the case of a FORMAT command, the number of sectors on the track. (Note: Precisely stated, the value in this register specifies the number of times the loop in the predefined state sequence for the particular command is executed.) This number is decremented for each sector processed by the command. As a convenience for repeated commands involving the same number of sectors, an internal register stores the initial value of the register and automatically reloads it when a command is complete.

Once a command has been issued, the real time contents of this register can be obtained by reading the Sequencer Loop Count (RR25).

## Write Register 18--Index Timeout and Format Write Gate Control



## BIT 0 through 3

Bits 0-3 of this register specifies the number of disk revolutions, as measured by the number of INDEX pulses, before a command is aborted. Valid values are X2h through XFh. This feature allows the sequencer to do automatic retries when it cannot find the ID. The register gets reinitialized after every successful transfer for multi-sector commands. When a command is aborted because Index Timeout is exceeded, the Extended Status register (Bit 2, RR17) will be set.

A holding register retains the value of this register so that it has to be loaded only when a change is required.

#### BIT 4 through 7

Bits 4-7 allow disabling of WRT GATE for the specified state (1, 2, 14, or 15, respectively).

## Write Register 19--Sub-block Count

Bit	7	6	5	4	3	2	1	0
Byte			Numb	er of Su	b-blocks p	er Sector		

The Sub-block Count is used to determine the number of data bytes per sector (Sector Size).

## Sector Size = (Sub-block Count + 1) \* Data Field Count

Data Field Count is the Count byte from the Format RAM for the Data Field in the Data Segment. Note that Sub-block Count is simply a multiplier that allows the number of bytes for the Data Field to be greater than the maximum Count value (256) would allow.

Note: This register should be loaded at initialization and any time a different Sector Size is used.

#### **Examples:**

Sector Size (Bytes)	Sub Block Count	Data Count
128	7 h	10h.
256	Fh	10h.
512	1Fh	10h.
1,024	3Fh	10h.
2,048	7Fh	10h.
65,536	FFh	00h
		(00=256)

## Write Register 20 through Write Register 23--ID Registers

These four registers are loaded with ID Header information (Cylinder High, Cylinder Low, Head Add, and Sector numbers) to identify a desired sector on a disk. They are then compared to the first four bytes of the ID Header encountered on the disk. Before any command is issued, with the exception of FORMAT and CHECK TRACK FORMAT, these registers should be loaded with the first four bytes of the desired ID Header.

## Write Register 20--CYLINDER HIGH (ID BYTE 0)

Bit	7	6	5	4	3	2	1	0
Byte				00-F	Fh			

#### Write Register 21--CYLINDER LOW (ID BYTE 1)

Bit	7	6	5	4	3	2	1	0
Byte				00-FI	H			

#### Write Register 22--Head Number (ID BYTE 2)

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh O	R X0-XF	1		

This byte specifies the value of the third byte of the ID Header.

Note: If the the Head/Flag mode is selected (Bit 2 of WR29 clear), then only the low nibble (bits 3-0) contains Head Number information and only this low nibble is compared. If Flag Byte mode is selected (Bit 2 of WR29 set), then the entire byte contains the head number and is compared.

When Head/Flag mode is selected, valid values are 00h through 0Fh; when Flag Byte mode is selected, valid values are 00h through FFh.

#### Write Register 23--Sector Number (ID BYTE 3)

Bit	7	6	5	4	3	2	1	0
Byte				00-F	FH			

This register specifies the value of the fourth byte of the ID Headernormally the Sector number to be read or written. It is a counter that is auto-incremented at the end of a valid data field operation. This feature allows sequential operations on one track without having to reload the ID write registers.

#### Write Register 24--Micro/Peripheral to Memory

Bit	7	6	5	4	3	2	1	0
Byte				00-F	FH			

This register is used to transfer data from the microprocessor, or a peripheral device on the microprocessor bus, to the RAM Buffer.

#### Microprocessor to RAM Buffer Transfers

When the microprocessor writes WR24, the microprocessor data is latched into WR24. The Sequencer then generates a Channel 0 DMA request (REQ0). On the acknowledge from the DMA circuit (ACK0) the data will be transferred from WR24 to the RAM Buffer.

Note: Before beginning such a sequence, it is necessary to configure DMA Channel 0 to be in write mode. Note also that if the DMA does not respond to the Channel 0 request (REQ0), the Micro Memory Over/Under Run bit in the Extended Status register (Bit 1 of RR17) will be set along with the Extended Status Non-Zero bit in the Sequencer Status register (Bit 7 or RR16).

#### Peripheral to RAM Buffer Transfers

The Sequencer can also transfer data from a peripheral device that is connected to the microprocessor Address/Data bus (AD0-7) to the RAM Buffer. To transfer data from the Peripheral to the RAM Buffer, the microprocessor reads RR15.

Note that the transfer enable bit in the CRC/ECC Control register must be set; i.e., Bit 5 of WR28. Also, as noted above, the DMA Channel 0 must be initialized before starting the transfer.

When the microprocessor reads RR15, the Sequencer generates the read strobe signal -GRPRD for reading the data from the peripheral so that it can be latched into WR24. On the trailing edge of -GRPRD, a Channel 0 DMA cycle is initiated, using REQ0 and ACK0 to write the contents of WR24 into the RAM Buffer.

## Write Register 25--Sequencer Start/Restart

Bit	7	6	5	4	3	2	1	0
Byte	Re-Sta	art State	0X-FXh		Start	State X0	-XFh	


During the executing of a command: bits 3-0 specify the state number at which the sequencer will begin execution; bits 7-4 specify the state number from which the sequencer will restart after the Sequencer Loop State (specified by WR26) has been reached.

(Note: The 5055B allows sixteen possible states, 0 to 15. A state corresponds to a type of media field. Specifically, a State 0 corresponds to the byte pair (Value, Count) at address 0 in the Format RAM; State 1 corresponds to the byte pair at address 1, and so on. The Value byte gives the specific value to be encountered in the field; the Count byte tells the number of times the State loops back on itself (i.e., holds), with the exception of the Data field, whose total number of bytes is the product of Count and Sub-block Count (a multiplier to allow a greater number of bytes in this field). See Format RAM in the next section for a fuller explanation.)

These values depend on the command and the particular disk configuration. Normally, values will be 33h (start and restart on sync field) for all commands except format-type commands, which will use 21h (start with Post-Index Gap field, restart with ID preamble).

This register is also used to address the Format RAM. Valid addresses are 00h to 0Fh.

## Write Register 26--Sequencer Loop State and Format RAM Select



## BITS 0 through 3

Bits 0-3 of this register determine the state number from which the Sequencer jumps back to the Restart State. The value depends on the command and the particular disk configuration, but most commands have a Sequencer Loop State of 0Eh.


BIT 4

Bit 4 selects between the two banks of 32 bytes in the Format RAM.

BITS 5 through 7

Bits 5-7=0 (Reserved).

Write Register 27--Bit Ring Start Count and Added Control



#### BITS 0 through 3

Bits 0-3 of this register allow the user to specify the bit-level timing relationship between sync detect (AMF in External Sync mode indicates synchronization detection) and Byte Clock (the internal signal that sets the byte boundaries). This register should be initialized with 03h.

Bit 4 controls memory parity checking. If set=1, parity is enabled ().

Note: If memory parity is enabled, then the functions of Bit 0 and Bit 1 in RR17 (Drive Data Over/Under Run and Micro Mem Over/Under Run) will be OR'd in Bit 0 of RR17, and Bit 1 of RR17 will be used to indicate a parity error.

BIT 5

If Bit 5 is set, a memory parity error will cause an abort, and the Memory Parity Error bit (Bit 1 of RR17) will be set. (See note above.) If Bit 5 is set=0, a memory parity error will not cause an abort.


BIT 6

If Bit 6 is set=1, an Over/Under Run condition will cause an abort.

BIT 7

Setting Bit 7=1 swaps the ID Bytes 3 and 4. This is used for floppy disk compatibility.

Write Register 28--CRC/ECC Control



The CRC/ECC Control register allows format and media compatibility with a variety of peripheral devices and error correction schemes.

Bit 0 determines whether or not initialization of the CRC/ECC shift register string is cleared (to all 0's) or preset (to all 1's).

BIT 1

Bit 1 determines the polarity of the NRZ input data to the CRC/ECC circuitry, and will follow the polarity of this Bit. (If Set=1, then NRZ=+NRZ, if set =0, NRZ=-NRZ.)

BIT 2

Bit 2 determines the polarity of the CRC/ECC feedback signal, and will follow the polarity of this Bit. (If Set=1, then NRZ= +NRZ, if set =0, NRZ= -NRZ.)

BIT 3

Bit 3 determines the polarity of the CRC/ECC write data output, and will follow the polarity of this Bit. (If Set=1, then NRZ= +NRZ, if set =0, NRZ= -NRZ.)

BIT 4

Bit 4 determines the polarity of the CRC/ECC check signal, and will follow the polarity of this Bit. (If Set=1, then NRZ=+NRZ, if set =0, NRZ=-NRZ.)

BIT 5

Bit 5 enables the automatic I/O read/DMA write function. In this mode data is transferred from an external peripheral device to the RAM buffer via RR15 (see RR15 for details of such a transfer).

BIT 6

Bit 6 is used to select what type of error detection is used in the ID field.


When Bit 6 is set=1, the 16-bit CRC polynomial is used for the ID field: (X16)+(X12)+(X5)+1

When Bit 6 is set=0, the polynomial selected by WR11 will be used for the ID field as well as the data field.

BIT 7

When Bit 7 is set =1 and the ID Segment has been properly read (ID Match), failure to find the Data Sync field within the period specified by Bit 6 of WR10 (512 bits for normal operation, 32 bits for test purposes) will cause a Data Sync Field Timeout error (Bit 4 of RR17 set).





Bit 0 selects between hard- and soft-sectored drives. In hard-sectored mode the SECTOR line is used to re-synchronize the sequencer at State 15 and thereby determine the sector boundaries. If set=0, soft sector mode. If set=1, hard sector mode.

BIT 1

Bit 1 selects between "1 Field Sync" (Sync field used, no Address Mark field used) and "2 Field Sync" (both Sync and Address Mark fields used) formats. Setting this bit=1, selects a 2 field sync format. Setting this bit=0, selects a 1 field sync format. The "1 Field Sync" is normally used by ESDI drive interfaces; the "2 Field Sync" (Sync byte, Address Mark byte) is used by ST506/412 drive types, including the OMTI 5070 and 5027 devices.

BIT 2

Bit 2 selects between two different modes of storing flag information in the ID Header. This information can be used to alert the firmware that a flag condition exists within the sector, thereby stopping a command if the Ignore ID Flag bit (Bit 5 of WR16) is not set.

If Bit 2 is set=0, then the flag information is contained in bits 4-7 of the 3rd byte ("Head/Flag" byte) of the ID Header field. If Bit 2 is set=1 only, the flag information resides in the 5th byte of the ID Header.

Note: Bit 2 also determines which read register contains the flag bits that are read from the disk. If Bit 2 is cleared (Head/Flag mode), the Head/Flag register (RR22) contains the flag information (bits 7-4); if Bit 2 is set (Flag Byte mode), the Flag Byte register (RR19) contains the flag information.

BIT 3

Bit 3 selects between an ESDI and a non-ESDI interface.

If ESDI mode is set=0, the Sequencer is in ST506/412 mode, and it asserts RDGATE as soon as any non-Format command is issued. This mode must be used to interface to the OMTI 5070 MFM and 5027 RLL 2,7 Encode/Decode/PLL ASIC Devices.

If Bit 3 is set (1), ESDI mode is configured, and the Sequencer assumes the ESDI Search Address/Address Mark Found mode of handshake.

BIT 4

Bit 4 selects between internal synchronization detection (used for ESDI type interfaces) and external synchronization detection (used when the Sequencer is configured with the OMTI 5070 or 5027 Encode/Decode/PLL ASIC device.

If Bit 4 is set=0, the Sequencer performs bit-to-byte synchronization (determination of the byte boundary) by comparing (bit to bit) the incoming serial data in the shift register with the Sync field.

If Bit 4 is set=1, the Sequencer uses the AMF line to perform bit-to-byte synchronization.

BIT 5

If bit 5 is set=1 it disables WRTGATE on a FORMAT TRACK command for two bit times after the ID Postamble field--thereby providing an edge of WRTGATE for every PLL sync field. This is required by some ESDI-type drives.

BIT 6

Bit 6 selects between interrupt (INT SEQ) active high or low.

If Bit 6 is set=0 and interrupt enable is set (Bit 7), an interrupt will be generated active high. If Bit 6 is set =1 and interrupt enable is set=1 (Bit 7), an interrupt will be active low.

BIT 7

Bit 7 set=1 enables interrupts; Bit 7 set=0 disables interrupts. If enabled, an interrupt is generated by any condition that causes the Sequencer to change status from Busy to Not Busy. The interrupt is cleared by reading the Status Register, RR16. (Note: Busy/Not Busy status can be read in Bit 0 of RR16.)

## Write Register 30--Value Register @ Sequencer Start

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				


This register is used to write the Value Byte of the Format RAM as indexed by WR25.

## Write Register 31--Count Register @ Sequencer Start

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

The register is used to write the Count Byte of the format RAM as indexed by WR25.

#### Write Register 32--Additional DMA Control



BIT 0

Setting this bit =1 enables two memory (RAM Buffer) chip selects so as to support 64K Byte SRAM (2x(32Kx8): -MEMCE0 and -MEMCE1. (These can function as either chip enable (CE), in SRAM mode; or as row address strobes (RAS), in DRAM mode.)

Note: When this bit is set=1, MEMA15 is routed onto the MEMA0 pin, while MEMA0 is used internally to determine -MEMCE0 and -MEMCE1. (When MEMA0 is low, -MEMCE0 goes active; when MEMA0 is high, -MEMCE1 goes active.)

Setting Bit 1=1, enables Channel 1 to be in word mode (16-bit transfers via Channel 1); i.e., both -MEMCE0 and -MEMCE1 are simultaneously active. (Note: 32-bit transfers are not directly supported; i.e., external logic is required.)

Note: In word mode (16-bit), a transceiver device(s) must be implemented between the low (MEMD0-7) and the high (MEMD8-15) bytes of the 16-bit memory data bus. The transceiver will be enabled by the signal -HIGHEN, and the direction is controlled by -MEMWRT. The transceiver isolates the high byte of the bus from the low byte during 16-bit (Channel 1) transfers (-HIGHEN inactive). It allows multiplexing of the high byte and the low byte (-HIGHEN active) on MEMD0-7 during Channel 0 transfers.

BIT 2

Bit 2 enables DRAM mode; i.e., multiplexed addresses, RAS, CAS, and -REFSH are generated. If set=1, DRAM mode. If set=0, SRAM mode.

BIT 3

Bit 3 enables a shorter RAS time; i.e., RAS is one clock less than it would be as configured by WR10, Bits 0 and 1. This is for extended precharge time. If set=1, short RAS, if set=0, normal.

BITS 4 and 5

These bits set the refresh rate (internal refresh counter) as a function of the oscillator. Bits 5, and 4 value, see table below:

Bit 5	Bit 4	Value
0	0	OSC/512
0	1	OSC/256
1	0	OSC/128
	1	OSC/64

#### BITS 6 and 7

These bits determine how the Channel 1 Transfer Count is incremented for 8-, 16-, and 32-bit modes.

Bit 5	Bit 4	Value
0	0	8 bit
0	1	16 bit
1	0	Reserved
1	1	32 bit

## Write Register 33--DMA Bank Control


Bit	7	6	5	4	3	2	1	0
Byte	Chan	nel 1 0X	-FXh		Char	inel 0 X0	-XFh	

Bits 0-3 select the memory (RAM Buffer) bank for Channel 0; Bits 4-7 select the memory bank for Channel 1.

Note: These bits are actually used as address bits 16-19 in DRAM mode to provide 20-bit addressing; that is, addresses 0-15 are input via registers WR00 and WR01 (Channel 0) or WR04 and WR05 (Channel 1) and are incremented by internal counters, while addresses 16-19 (called "Bank Selects") are input by writing to WR33 and are not automatically incremented. These additional bits (16-19) allow addressing of DRAMs greater than 64K, and they are irrelevant unless the user has more than 64K of memory and DRAM mode is used.

See Appendix C for DRAM configurations and pin out.

# Write Register 34--Optional Control



BIT 0

Setting this bit =1 will disable the ESDI ID 256 RD\_REF\_CLK ID Timeout.

BIT 1

This bit enables an interrupt (INT SEQ) when SEQA3 goes from 0 to 1 or 1 to 0 as discussed below. If set=1, enable interrupt (SEQA3). If set=0, disable interrupt (SEQA3).

If this bit is set=1 (and Bit 1 is set=1), the interrupt occurs when SEQA3 goes from 0 to 1; i.e., on State 8. Thus it indicates the beginning of the Data Segment. If this bit is set=0 (and Bit 1 is set=1), then the interrupt occurs when SEQA3 goes from 1 to 0, thus indicating in normal operation the end of the Data Segment in a multi-sector operation.

## BITS 3, 4, and 5

Bits 3, 4, and 5 allow the firmware to override some of the hard- embedded control logic. These bits allow, respectively, ignoring of the ID Compare, ID CRC/ECC, and Data CRC/ECC bits. Bit 3=Ignore ID Compare, Bit 4= Ignore ID CRC/ECC, and Bit 5=Ignore Data CRC/ECC.

With Bit 3 set=1, the firmware can read/write the first sector that it encounters with valid Sync and CRC/ECC fields.

BIT 6


With Bit 6 set=1, the Sequencer behaves as if an ID failure has occurred; thus it does not process the data in the sector.

BIT 7

With Bit 7 set=1, the sequencer will not start any command until the leading edge of INDEX. This option may be useful in a CHECK TRACK FORMAT command.

## 2.2 Read Registers

## Read Register 16--Sequencer Status



1=Extened Status Non Zero

This register contains Sequencer Status information. It is read at the completion of every command to determine whether execution was successful. During command execution it may be read by the microprocessor to examine specific status information on a sector-by-sector, real-time basis. For example, when a timeout has occurred, the microprocessor can determine whether or not an ID was read successfully (even though the ID did not compare); or whether any IDs were read successfully, in which case the disk may be improperly formatted or incompatible with the controller.

BIT 0

Bit 0 is set=1 when a command is in progress. It is cleared when the Sequencer is inactive.

BIT 1

Bit 1 is set=1 during read operations when the Sequencer detects a CRC/ECC error in the data field.

BIT 2

Bit 2 is set=1 in External Sync mode when the Address Mark is detected (AMF is true) but the byte value of either the Sync field or the Address Mark field, as read from the disk, does not compare with the value in the Format RAM. This applies to a read operation on the Data Segment.

BIT 3

Bit 3 is set=1 when an error is detected during any VERIFY command.

Bit 4 is set=1 when the CRC/ECC bits in the ID field do not match those generated by the CRC/ECC Generator.

BIT 5

Bit 5 is set=1 during execution of read/write operations if the sector's ID Sync and/or ID Address Mark were in error. The number of disk revolutions that may occur before this bit is set is determined by the value of Index Timeout (WR18).

BIT 6


Bit 6 is set=1 when the Sequencer detects that the 4-byte ID Header does not correspond to the contents of WR20 to WR23. Bit 6 is cleared when a matching ID Header is found.

BIT 7

Bit 7 is set=1 whenever specific bits in the Extended Status register ( RR17) are set.

When any command other than ABORT is issued to the Sequencer, RR16 is preset. Refer to Table 3-4, Status Registers.

## Read Register 17--Extended Status



The Extended Status register contains additional sequencer status information regarding command execution.

BIT 0

Bit 0 is set=1 when DMA Channel 0 does not respond within one byte time with acknowledge (ACK0) to a Data Sequencer request (REQ0) for a data transfer. If memory parity is enabled (Bit 4 of WR27 is set), see note under Bit 1 below.

Bit 1 is set=1 whenever DMA Channel 0 does not respond after the microprocessor reads RR24 or writes WR24.

Note: If memory parity is enabled (Bit 4 of WR27 is set), then the functions of Bit 0 and 1 in RR17 (Drive Data Over/Under Run and Micro Memory Over/Under Run) will be OR'd in Bit 0 of RR17, and Bit 1 of RR17 will be used to indicate a parity error.

BIT 2

Bit 2 is set=1 because of an index time-out function. This occurs when a valid ID has not been detected within the programmable number of revolutions.

BIT 3

Bit 3 is set=1 on a read or write command after the Sequencer has found the proper ID but there is non-0 flag information in the Head/Flag Byte or the Flag Byte.

BIT 4

Bit 4 is set=1 on a read command if the Sequencer finds the proper ID but the Data Sync field has not been detected after 512 or 32 bit times (choice determined by Bit 6 or WR10)--assuming Data Sync Field Timeout has been enabled (Bit 7 of WR28 is set).

BIT 5

Bit 5 is intially set=1 by any command to the Sequencer but is cleared (set=0) after the Sequencer has processed any valid ID and RR19-RR23 have a valid ID stored. If this bit is cleared (set=0) after an Index Timeout, RR19-RR23 hold the last valid ID processed.

BIT 6

Bit 6 is a means for the microprocessor to poll a SECTOR/AMF pulse from the disk. This bit is latched so that a narrow pulse from the disk may be captured.

BIT 7

Bit 7 is a means for the microprocessor to poll for an INDEX pulse from the disk. This bit is latched so that a narrow pulse from the disk may be captured.

When any command is issued to the Sequencer, WR16 is preset as follows:

Table 3-4. Status Registers

## STATUS REGISTER

BIT	NAME	BIT VALUE
0	Busy	1
1	Data ECC Error	0
2	Data Sync + Marker Error	0
3	Data Verify Error	0
4	ID ECC/CRC Error	1
5	ID Sync + Marker Error	1
6	ID Compare Error	1
7	Extended Status Non Zero	X

Note: X - Indicates an OR Condition from specific extended status bits.

Table 3-5. Extended Status Registers

## EXTENDED STATUS REGISTER BIT

BIT	NAME	BIT VALUE	OR STATUS BIT 7
0	Disk Data Over/Under-run	X	YES
1	Micro Memory Over/Under-run	X	YES
2	Index Time-out	0	YES
3	Flag Bit/Byte Non Zero	X	YES
4	Data Field Sync Time-out	0	YES
5	Invalid ID	1	NO
6	Sector	X	NO
7	Index	X	NO

Notes: YES - Indicates that it is an OR condition for RR16 status bit 7. X- Indicates that a previous setting remains.

### Read Register 18--Sequencer State/Retry Count

Bit	7	6	5	4	3	2	1	0	
	L	· ·							
Byte		0X-FXh=S	Sequencer	State	X0-XFh=Retry Count				

### BITS 0 through 3

Bits 0 through 3 contain the number of disk revolutions counted to find a requested sector on a read or write type command.

### BITS 4 through 7

Bits 4-7 of this register contain the real-time state number of the sequencer. This number ranges from 0 to 15, and as noted earlier, it is also the address of the Format RAM. This information is useful for synchronizing the microprocessor firmware to the Sequencer. Note: It is necessary to de-bounce this data, since the internal state machine runs asynchronously to the microprocessor.

## Read Register 19--Flag Byte (ID Byte 4)

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh=F	lag Byte			

This register contains the fifth byte of ID Header information read from the disk in real time. If the format of the disk does not use five bytes of ID Header, then this register will not contain any valid information. If the Sequencer is configured in Flag Byte mode (Bit 2 of WR29 is set) and the Flag Byte/Nibble bit in the Extended Status Register is set (Bit 3 of RR17), then this register will contain the flag information.

#### Read Register 20 through Read Register 23--ID Header

These four registers contain the current ID Header bytes read from the disk. They are updated for every sector that has a valid ID Sync byte-- regardless of the results of checking the ID CRC/ECC bits. RR20 is the first ID Header byte; RR23 is the fourth. If the Sequencer is configured in Head/Flag mode (Bit 2 of WR29 is cleared), then the high nibble of RR22 will contain the flag information; otherwise, the flag information will be contained in RR19 as noted above.

### Read Register 20--CYLINDER HIGH (ID BYTE 0)

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh	-			

## Read Register 21--CYLINDER LOW (ID BYTE 1)

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

## Read Register 22--Head/Flag Byte (ID BYTE 2)

Bit	7	6	5	4	3	2	1	0
Byte		Flag				Head	Address	

If Head/Flag mode has been selected (Bit 2 of WR29 is set=0), then bits 4-7 of this register contain flag information, and bits 3-0 will contain the Head number. If Flag Byte mode has been selected (Bit 2 of WR29 is set), then bits 0-7 will contain the Head number, Byte 2 of the ID Header Field.

#### Read Register 23--Sector Number (ID BYTE 3)

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

#### Read Register 24--Memory to Micro/Peripheral

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				i

This register is used to transfer data from the RAM buffer to the microprocessor or to a peripheral device on the microprocessor bus.

#### RAM Buffer to Microprocessor Transfers

When the microprocessor reads RR24, the data in the register is transferred to the microprocessor. The Sequencer then does a Channel 0 DMA request (REQ0) in preparation for the next microprocessor request.

Note: Before beginning a RAM Buffer read sequence, it is necessary to configure DMA Channel 0 to be in read memory/write peripheral mode. Also, the microprocessor should discard the first read of RR24, as it will contain old information. If the DMA does not respond to the Channel 0 request ( REQ0), the Micro Memory Over/Under Run bit in the Extended Status register (Bit 1 of RR17) will be set along with the Extended Status Non-Zero bit in the Sequencer Status register (Bit 7 or RR16).

## RAM Buffer to Peripheral Transfer

The Sequencer can also transfer data from the RAM Buffer to a peripheral device that is connected to the microprocessor Address/Data bus (AD0-7). To transfer from the RAM Buffer to the peripheral, the microprocessor reads RR11. Note: As above, DMA Channel 0 must be initialized before starting the transfer. Also, the first transfer will contain old information and so should be discarded.

When the microprocessor reads RR11, the Sequencer generates the write strobe signal -GRPWRT for writing the data from the RR24 into the peripheral device. On the trailing edge of the strobe, a Channel 0 DMA cycle is initiated, using REQ0 and ACK0 to read the next RAM Buffer location into RR24 in preparation for the next transfer.

An alternative is to first read RR24, which causes a request for new data but does not strobe data into the peripheral; thus data does not have to be discarded.


#### Read Register 25--Sequencer Loop Count

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

This register contains the real-time value of the Sequencer Loop Count, which is initially set to the number of sectors to be read or written--or in the case of a format-type command, to the number of sectors on the disk--and then is decremented each time the Sequencer goes from the Sequencer Loop State to the Restart State.

This information is valuable for sychronization of the microprocessor and the Sequencer in commands that involve more than one sector. Note: It is necessary to debounce this data since the internal state machine runs asynchronously to the microprocessor.

## Read Register 26--Test Register



This register allows access to various internal signals for test purposes.

#### Read Register 27--Force INDEX

Bit	7	6	5	4	3	2	1	0
Byte				XXh				

Whenever the microprocessor reads this register an internal INDEX signal is generated with the same timing as the -IORD input signal.

Note: There is no information provided to the microprocessor by reading this register.

## Read Register 30--Value Register @ Sequencer Start

Bit	7	6	5	4	3	2	1	0
Byte				00-FFh				

This register returns the Value Byte in the Format RAM as indexed by WR25.

## Read Register 31--Count Register @ Sequencer Start

Bit	7	6	5	4	3	2	i	0
Byte				00-FFh				

This register returns the Count Byte in the Format RAM as indexed by WR25.

#### 3. FORMAT RAM

The details of the media format for an application depend on the disk drive and some system considerations. The precise definition of the format is required by the 5055B both for writing format information on the media and for reading and writing the disk. The 5055B provides great flexibility in the definition of the format, supporting a wide variety of drive parameters and system requirements.

Format information is stored in the 5055B in an internal RAM viewed as a set of register pairs, and before any commands are issued to access the disk, this **parameter RAM** must be loaded by the microprocessor with the format information. The loading must be performed when the controller is initialized, or when the track format is changed.

The parameter RAM is organized as 16 pairs of bytes, each pair consisting of a Value Byte and a Count Byte. The series of byte pairs describes the entire sequence of information recorded on a single track of the drive, beginning at INDEX. For every field on the physical disk track, a corresponding register pair holds the bit pattern for each byte of the field in the Value Byte register--assuming that a certain bit pattern is expected in the bytes of that field--and the length of the field in bytes (i.e., the number of bytes in the field) in the Count Byte register. Note that only certain fields have expected bit patterns in them; e.g., the ID Sync field has an expected pattern, the Data Field portion of the Data segment does not. As the Data Sequencer moves from media field to media field, it indexes through the register pairs, using each pair to determine the byte pattern (if applicable) and the number of bytes in each field.

Table 3-6 shows typical register pair values for a soft-sectored MFM ST506 drive using MFM encoding/decoding. This is intended as an example only.

See Appendix A for examples of other drive types and formats.

Following the table is a general description of each register pair.

Table 3-6. Example Register Pairs for MFM ST506 Drive

Register Pair	Name	Value	Count	Sequencer State
0	ESDI Sector Gap	00	01	0
1	Post-Index Gap	4Eh	16	1
2	ID Preamble	00	13	2
3	ID Sync	Alh	01	3
4	ID Address Mark	FEh	01	4
5	ID Header	00	04	5
6	ID CRC/ECC	00	04	6
7	ID Postamble	00	02	7
8	Data Preamble	00	13	8
9	Data Sync	Alh	01	9
10	Data Address Mark	F8h	01	A
11	Data Field	E5h	16	В
12	Data CRC/ECC	00	04	С
13	Data Postamble	00	02	D
14	Inter-Sector Gap	4Eh	14	E
15	Pre-Index/Sector Gap	4Eh	01	F

## Register Pair 0--ESDI Sector Gap

This pair is used only for ESDI type interfaces. It specifies the bit pattern that is expected in the bytes that are placed between sectors, and the number of those bytes.

## Register Pair 1--Post-Index Gap

This speed tolerance gap provides space between a write splice (any time WRT GATE is asserted or deasserted) at the end of the track and the first sector's preamble. It also allows for variation in the mechanical detection of the physical drive Index. The value used for this field is typically non-zero to prevent confusing it with the preamble field.

The fields that correspond to the next six register pairs relate to the ID Segment of the disk. They are written once for each sector on a track. The Header portion of the ID Segment contains the Cylinder, Head, and Sector numbers that identify the unique sector.

## Register Pair 2--ID Preamble

The ID Preamble field is provided to allow a stream of well controlled data from the disk read channel to be used by the controller PLL to gain frequency and phase synchronization before reading ID data. The Value and Count bytes set for this field are determined by the encoding scheme used and system dynamics. In systems that use MFM encoding, this field generally uses a Value Byte of 00h and a Count Byte of 10-12.

## Register Pair 3--ID Sync

For a hard-sectored disk, byte alignment begins with this field. The bytes in this field (usually just one) constitute a bit pattern that enables control circuitry to determine the byte boundaries of the incoming data. The value for this field is normally chosen so that the first bit of this field may be differentiated from the last bit of the preamble. The Count byte for this field is typically 1. Since this field is the first field actively processed by the 5055B on read or write commands, its State Number (3) is commonly written to WR25 as the Start State or the Restart State.

For soft-sectored drives, the output pin AM ENABLE is asserted during this field to signal the Encode/Decode circuitry to process Address Mark information. For MFM encoded data, this processing will typically include an illegal (missing) clock scheme used to uniquely define the beginning of ID or Data Segments. For these drives, an illegal MFM pattern of A1h data/0Ah clock byte is very commonly used.

## Register Pair 4--ID Address Mark

The ID Address Mark field is required on soft-sectored drives (with the exception of ESDI soft-sectored drives). Its Value is used to differentiate between the ID Segment and the Data Segment. Generally the Count is 1.

## Register Pair 5--ID Header

The ID Header varies from drive to drive. Its main purpose is to identify or locate the sector within the drive. Typically the Header has two Cylinder Number bytes, a Head Number byte, and a Sector Number byte. The ID Header may also contain flag information for bad track or bad sector recognition.

In the 5055B, the Header consists of information written into a series of registers by the user firmware. A typical Header consists of four bytes:

Cylinder Address High Byte	(WR20)
Cylinder Address Low Byte	(WR21)
Head Address/Flag Byte	(WR22)
Sector Address Byte	(WR23)

Note: If Bit 2 of WR29 is set=0, then only the low nibble of the Head byte is used for the Head Number. The high nibble is then available for flag information. If Bit 2 of WR29 is set=1, however, the entire byte contains the Head number, and a fifth byte will contain flag information, which can be read via RR19.

## Register Pair 6--ID CRC/ECC

This field contains the CRC or ECC remainder computed for: the ID Header if a "1 Field Sync" is used (Bit 1 of WR29 is cleared), or the ID Address Mark and the ID Header if a "2 Field Sync" is used (Bit 1 of WR 29 is set). Count should be set to match the polynomial that is used; i.e., Count = 2 for CRC, Count = 6 for 48-bit ECC, etc. The computed CRC or ECC remainder is supplied by the 5055B whenever a format-type command writes the ID.

## Register Pair 7--ID Postamble

This final field in the sector ID sequence is used to space the beginning of the Data Segment Preamble away from the ID Segment. This allows the write splice from a sector write operation to occur in an area where no recoverable data is present. As was the case for the Post-Index Gap, the Value used for this field is typically non-zero to prevent confusing it with preamble fields.

The fields that correspond to the next six register pairs relate to the Data Segment of the disk. Like the ID Segment, there are Preamble, Sync, Address Mark, CRC/ECC, and Postamble fields. Corresponding to the Header field is the Data field, which is used for actual user data. Note that for a write operation all fields in the Data Segment are rewritten--not just the data field.

## Register Pair 8--Data Preamble

The Data Preamble has the same function in the Data Segment as does the ID Preamble in the ID Segment. Generally, both preambles will be programmed with the same Value and Count bytes.

## Register Pair 9--Data Sync

The Data Sync has the same function as the ID Sync. Typically, they use the same Value and Count bytes.

## Register Pair 10--Data Address Marker

The Data Address Marker functions similarly to the ID Address Marker. Note: The Data Address Mark will have a different Value from the ID Address Mark, thus allowing these two fields to be differentiated.

## Register Pair 11--Data Field

Actual user data is written in this field. Note: The length of this field is the product of the Sub-block Count (WR19) + 1 and Data Count from the Format RAM. (Note: This is an exception; the number of bytes in other fields is simply the Count for those

**fields without multipliers.)** For a Format TRACK or FORMAT SECTOR command, this field is written to with a fill character.

#### Register Pair 12--Data CRC/ECC

This field contains the CRC or ECC remainder computed for the Data field. Count should be set to match the polynomial that is used; i.e., Count = 2 for CRC, Count = 6 for 48-bit ECC, etc. The computed CRC or ECC remainder is supplied by the 5055B whenever the data field is formatted or re-written.

## Register Pair 13--Data Postamble

The Data Postamble spaces the write splice at the end of a sector re-write away from the CRC/ECC field. A short gap of one or two bytes is typical.

The final two fields are gaps which, on a soft-sectored disk, space the sectors evenly around the track and provide buffer space for the physical field length changes which occur with variations in both instantaneous and long-term rotation speed.

## Register Pair 14--Inter-Sector Gap

This gap provides space between the end of one sector and the beginning of another. The Value chosen is typically the same as for other gaps.

#### Register Pair 15--Pre-Index/Sector Gap

On soft-sectored drives, this last field fills space from the end of the last Sector to the drive Index. The Count field is the number of byte times the Sequencer remains Busy and continues formatting after the Index pulse. (Typically the Count is 1.) As with other gaps, the Value used for this gap should be chosen so that it is not confused with preamble fields.

#### INITIALIZATION

The broad flexibility of the 5055B requires that various parameter control registers be initialized before commands are issued to access the disk. Once initialized for an application, many of these registers never need to be changed. Typically, the following registers require infrequent initialization:

WR10--Memory Cycle Timing
WR11--CRC/ECC Polynomial Selection
WR18--Index Timeout
WR19--Sub-Block Count
WR27--Bit Ring Start Count
WR28--CRC/ECC Control (most bits)
WR29--Configuration Control
Media Format Registers (RAM)

Note: Write Registers WRXX are all directly accessible, as described in Chapter 3 (Registers), and that the Media Format Registers (RAM) are indirectly accessed via WR30, WR31, and WR25, as described in the same chapter

#### ISSUING COMMANDS

## 1. Command Overview

A specific command is issued by writing WR16 (Sequencer Command register), but before writing WR16 other parameters specific to that command must be programmed by writing of the appropriate registers. Thus each access to the disk consists of a sequence of register write operations that leads up to issuing the specific command by writing WR16.

The particular sequence of registers written before issuing the specific command varies with each application. The registers commonly written before most commands include:

Memory Controller registers for data block transfers: WR00-09

Sequencer registers:

WR17--Sequencer Loop Count with number of sectors

WR20-23--Header with Cylinder, Head, and Sector

WR25--Sequencer Start/Restart State

(Note: WR25 should be initialized with 33h and does not need to be changed except for a format type command.)

WR26--Sequencer Loop State

(Note: WR26 should be initialized with a 0Eh and does not need to be changed except for a format-type command.)

Access to these registers is discussed in Chapter 3 (Registers). It is reiterated below.

#### 2. How to Issue a Command

Issuing a command is synonymous with writing WR16. (Note: Only certain combinations of writing WR16, as described below, are valid.) To write WR16 (or any other register in the sequence leading up to writing WR16), the processor must put the appropriate register address on the Address/Data bus (A/D0-7), assert ALE (8051 mode) or -AS (Z8 mode) to latch the address, then with appropriate control signals, transfer the data to the register. (See Chapter 2 for timing details for writing a 5055B internal register.)

## 3. Command Descriptions

Table 4-1 lists all possible command bytes which may be issued to the 5055B via the WR16, the Sequencer Command register. For other values written to WR16, results are undefined.

HEX	BITS	COMMAND
	7654 3210	00
00	0000 0000	ABORT
01	0000 0001	NORMAL READ
02	0000 0010	NORMAL WRITE
05	0000 0101	READ I
06	0000 0110	FORMAT TRACK
09	0000 1001	READ LONG
0A	0000 1010	WRITE LONG
0E	0000 1110	FORMAT TRACK LONG
19	0001 1001	READ SYNDROME LONG
1D	0001 1101	READ ID SYNDROME LONG
21	0010 0001	READIGNORE FLAG
22	0010 0010	WRITEIGNORE FLAG
26	0010 0110	FORMAT SECTOR
29	0010 1001	READ LONGIGNORE FLAG
2 A	0010 1010	WRITE LONGIGNORE FLAG
39	0011 1001	READ SYNDROME LONGIGNORE FLAG
41	0100 0001	VERIFY
49	0100 1001	VERIFY LONG
59	0101 1001	VERIFY SYNDROME LONG
61	0110 0001	VERIFYIGNORE FLAG
69	0110 1001	VERIFY LONGIGNORE FLAG
79	0111 1001	VERIFY SYNDROME LONGIGNORE FLAG
81	1000 0001	CHECK DATA CRC/ECC
85	1000 0101	CHECK TRACK FORMAT
A1	1010 0001	CHECK DATA CRC/ECCIGNORE FLAG

Table 4-1. Sequencer Command Register

## **ABORT**

00h

Issuing an ABORT to the Sequencer Command register (WR16) when the Sequencer is busy will abort the command that is executing. The status (read in Bit 0 or RR16) goes from Busy to Not-Busy. If interrupts are enabled (Bit 7 of WR29 is set), the Sequencer interrupt (INTSEQ) will be asserted.

## **NORMAL READ**

01h

This is the normal command to read the disk. It is used to transfer one or more blocks of data from the disk to the RAM buffer. The starting disk address for the transfer is taken from WR20 through WR23, and the number of sectors to be transferred is taken from WR17.

### NORMAL WRITE

02h

This is the normal write to the disk. It is used to transfer one or more blocks of data from the RAM Buffer to the disk. Its operation is much the same as the NORMAL READ command except that the direction of data flow is reversed and no Data error checking occurs.

READ ID

05h

The READ ID command is used for sequentially reading ID Segments (ID Header only) from the disk and transferring them to the RAM Buffer. The transfer begins with the first ID that is encountered after the command is issued; the number of sectors (ID Segments) to be transferred is taken from WR17. The READ ID command is useful for verifying disk addressing errors such as seek positioning and head selection errors. It is also valuable for determining instantaneous disk rotational position. Note: If this command is used, the firmware should be synchronized to the disk; that is, the firmware must know where it is located on the disk.

#### FORMAT TRACK

06h

The FORMAT command is used to format a single track on the disk. It may be used for either hard- or soft-sectored disks. When the command is issued, the Sequencer waits for the next INDEX pulse. On the rising edge of INDEX, the Sequencer turns on WRTGATE, and WRTGATE stays on until the Sequencer Loop Count (written via WR17, read via RR25) has counted down to zero. If, as in a normal FORMAT TRACK command, the Sequencer Loop State (written in WR26) is 0Eh (soft sector), WRTGATE is turned off on the next rising edge of INDEX and, if interrupts are enabled (Bit 7 or WR29 is set), an interrupt occurs (INTSEQ is asserted). If Enable Write Gate Edge is set (Bit 5 of WR29), then WRTGATE is disabled for 2 bit times preceding each Data Preamble field. The latter feature is an option for some ESDI-type formats.

The Sequencer Loop Count sets the number of sectors on a track; i.e., the number of loops that the Sequencer state machine will execute. For each sector on the track, the size of the fields within the sector is determined by the Count byte for that field in the Format RAM. With the exception of the ID Header, ID CRC/ECC, and Data CRC/ECC fields, all fields are determined by the related Value bytes in the Format RAM.

The ID Header field is read by the Sequencer from the RAM Buffer using DMA Channel 0. It is the responsibility of the firmware to configure DMA Channel 0 properly and to point to a location in the RAM Buffer where a table of sequential ID Header fields is located. The Sequencer generates the ID CRC/ECC and Data CRC/ECC fields based on the contents of the CRC/ECC Polynomial Selection register (WR11) and the CRC/ECC Control register (WR28).

For format commands with Non-ESDI configuration, unlike data read or write commands, the Sequencer Start/Restart register (WR25) should be loaded with 21h and the Sequencer Loop State register should be loaded with 0Eh for soft-sectored disks and 0Fh for hard-sectored disks.

#### READ LONG

09h

The READ LONG command is used to transfer one or more blocks of data to the RAM Buffer as in the NORMAL READ command except that the Data CRC/ECC field is read as data as well. This command is sometimes used together with the WRITE LONG command described below to test CRC/ECC operation: a normal sector is written; it is transferred to the RAM Buffer, along with its CRC/ECC bytes, using READ LONG; contents are modified in the buffer; then it is written back to the disk using WRITE LONG. This process allows the microprocessor to introduce an error of arbitrary type, length, and location into the data sector for subsequent reading and error detection/recovery.

#### WRITE LONG

0Ah

The WRITE LONG command is used to transfer one or more blocks of data from the external RAM Buffer to the disk as in the NORMAL WRITE command except that the CRC/ECC bytes are taken from the RAM Buffer instead of from computed values from the Sequencer.

#### FORMAT TRACK LONG

0Eh

The FORMAT TRACK LONG command is equivalent to the FORMAT TRACK command except that ID Header and ID CRC/ECC bytes are fetched from the RAM Buffer; i.e., ID CRC/ECC bytes are not internally generated by the 5055B.

## READ SYNDROME LONG

19h

The READ SYNDROME LONG command is equivalent to the READ LONG command except that CRC/ECC syndrome bytes are transferred to the external RAM Buffer instead of the actual CRC/ECC bytes.

Note: The syndrome bytes are computed from the Data portion of the Data Segment and the Data CRC/ECC field. The syndrome bytes may be used to correct bad data.

## READ ID SYNDROME LONG

1Dh

This command is equivalent to the READ ID command except that the syndrome bytes from reading the ID Segment are also transferred to the external RAM Buffer.

#### READ--IGNORE FLAG

21h

The READ-IGNORE FLAG command is equivalent to the NORMAL READ command except it is not aborted by a non-0 flag. (Note: The non-0 flag would be in the high nibble of byte 3 of the ID Header field if Bit 2 of WR29 is set=0, or it would be in byte 5 of the ID Header if Bit 2 is set.)

#### WRITE--IGNORE FLAG

22h

This command is equivalent to the NORMAL WRITE command except that it is not aborted by a non-0 flag nibble or byte.

## FORMAT SECTOR

26h

The FORMAT SECTOR command is used exclusively for hard-sectored disks to format one or more sectors. After the command is issued, the Sequencer will start the format on the next SECTOR or INDEX pulse and format for the number of sectors specified in the Sequencer Loop Counter register (WR17).

It is the responsibility of the microprocessor to issue the command during the sector just before the sector to be formatted. The microprocessor can count the number sectors since INDEX by polling the Extended Status register Index and Sector bits (Bits 7 and 6 of RR17). This command allows the controller to easily map out bad sectors even after the disk has been formatted and used.

READ LONGIGNORE FLAG	29h
WRITE LONGIGNORE FLAG	2Ah
READ SYNDROME LONGIGNORE FLAG	39h

These commands are equivalent to READ LONG, WRITE LONG, and READ SYNDROME LONG except that they are not aborted by a non-0 flag nibble or byte.

#### VERIFY

41h

A VERIFY command is a convenience for checking data written to disk. A VERIFY command (1) reads data from the disk into the 5055B; (2) reads data out of the RAM Buffer, and (3) performs a byte-by-byte comparison. Unlike the various read commands, this command does not destroy data in the RAM Buffer.

VERIFY LONG	49h
VERIFY SYNDROME LONG	59h
VERIFYIGNORE FLAG	61h
VERIFY LONGIGNORE FLAG	69h
VERIFY SYNDROME LONGIGNORE FLAG	79h

Each of these commands operates like the equivalent READ command except that data is compared as in the VERIFY command.

### CHECK DATA CRC/ECC

81h

The CHECK DATA CRC/ECC command is equivalent to the NORMAL READ command except that no data is transferred to the RAM buffer. This command is useful as a check of the data and CRC/ECC written on the disk.

#### CHECK TRACK FORMAT

85h

This command performs the same function for the Header field of the ID Segment as the CHECK DATA CRC/ECC command does for the Data portion of the Data Segment.

## CHECK DATA CRC/ECC--IGNORE FLAG

A1h

This command is equivalent to the CHECK DATA CRC/ECC command except that it is not aborted by a non-0 Flag Byte/Nibble.

#### **Data Transfer**

Once the 5055B has been initialized (including writing the Format RAM) and a disk has been formatted (see below), commands can be issued to transfer data.

Note: The Sector Number register (WR23) gets incremented automatically after each error free block is transferred; thus it is unnecessary to reinitialize it for sequential block transfers.

Part of a command to transfer data consists of searching for a valid ID with the correct Header field.

1. ID Search. In non-ESDI mode, after a read/write-type command is issued to the Sequencer, RDGATE is asserted. Three bit times after the AMFOUND signal goes active the Sequencer first compares the Sync byte found on the disk with the Sync byte in the Format RAM; then it compares the Address Marker found on the disk with the Address Marker in the Format RAM. Next the Sequencer reads the ID Header, which it latches into the registers RR19-23, and compares the ID Header with the contents of WR20-23.

If the Sync byte, Address Mark byte, and the ID Header compare with the expected values, then the Sequencer clears the ID Data Compare Error in the

Sequencer Status register (Bit 6 of RR16) and the ID Sync and Marker Error bit (Bit 5 of RR 16). If the ID Data Compare Error bit is set=0, the Sequencer next checks the Flag Byte (RR19) or the high nibble of the Head/Flag byte (RR22)--depending on the scheme chosen for storing flag information (see Bit 2 of WR29). If Bit 5 of WR16 is set (to abort on nonzero flag information) and the flag byte or nibble is non-zero, then the command is aborted and the Flag Byte/Nibble Non-Zero bit in the Extended Sequencer Status register is set (Bit 3, RR17).

Next, the ID CRC/ECC is read and checked. If it is good, the ID CRC/ECC bit in the Sequencer Status register (Bit 4, RR16) is cleared.

If there are any errors in the ID Sector (Sync does not compare, Address Mark does not compare, ID Data does not compare, or CRC/ECC error), the Sequencer automatically deasserts RDGATE and loops back to the Start State to retry the desired Sector. The Sequencer searches until it finds the valid ID or until it has reached the number of revolutions specified in the Index Timeout register (WR18).

In ESDI mode, after a read/write-type command is issued to the Sequencer, AM ENABLE is asserted. This tells the drive to search for an Address Mark. The drive will respond with AM FOUND on the SECTOR/AMF pin when it detects the Address Mark. The Sequencer will deassert the AM ENABLE signal when the drive responds with the AM FOUND function. As the Sequencer deasserts AM ENABLE, the drive will deassert AM FOUND, which completes the handshake.

If the drive is in hard-sectored mode and the Sequencer is configured for hard-sectored mode, the Sequencer still asserts AM ENABLE. This has no effect on the hard-sectored ESDI drive but the drive will still provide a pulse on the SECTOR/AM FOUND pin (interpreted as an AM FOUND).

After the SECTOR/AMF is detected, the Sequencer will delay for the State 3 Count times, then it will assert RD GATE. After RD GATE is asserted, the Sequencer will look for the NRZ IN serial-to-parallel converter (SERDES) to compare with the Value in State 4. If this compare doesn't occur within 256 RD\_REF\_CLK cycles, the Sequencer will time-out, deassert RD GATE, and retry the Address Mark search sequence. If the compare does occur, the Sequencer will start the internal Byte Clock and compare the first four bytes of the ID with the contents of WR20-WR23.

Note: The value for the ID Sync byte must be shifted three bits from the written Sync value to compensate for the internal delay from the Sync compare function to the desired byte synchronization. The above description assumes the Sequencer is configured in Internal Sync mode with "1 Field Sync" in ESDI mode and that ID Sync Timeout is not disabled (Bit 0 of WR 34 not set).

The ID Compare with CRC/ECC check is the same as in a non-ESDI configuration.

2. Data Transfer. If the ID search was successful, the RDGATE signal is deasserted, then reasserted to read the data field.

In the External Sync mode (Bit 4 of WR29 is set for non-ESDI type), after the Sync field is detected (AMFOUND from the external data separator goes active), the Data Sync byte from the disk is compared to the value in the Format RAM, followed by the comparison of the Address Mark byte. If either of these comparisons fail, then the command is aborted and the Data Sync or Address Mark Error bit in the Sequencer Status register is set (Bit 2, RR16).

If AMFOUND is not detected (that is, if the data separator does not detect the Sync field and assert AMFOUND, an input to the 5055B within 512 or 32 bit times (see Bit 6 of WR10) after RDGATE is activated), the command is aborted and, if the Enable Data Sync Timeout bit is set in the CRC/ECC Control register (Bit 7 or WR28), the Data Sync Field Timeout bit in the Extended Status register (Bit 4 of RR17) will be set.

If AMFOUND is detected by the 5055B and Data Sync and Data Address Mark fields are valid, the Sequencer then uses REQ0 and ACK0 to request the DMA Controller to transfer the data to the buffer memory.

During the data transfer, if the DMA Controller does not respond within one byte time to the Sequencer request (REQ0), the Drive Data Over/Under Run bit is set in the Sequencer Extended Staus register (Bit 0, RR17).

After the data transfer is complete, the data ECC is read and checked. If it is good, the Sequencer will increment WR23 (the Sector Register) and decrement WR17 (the Sequencer Loop Count Register). If WR17 is Non-Zero, the Sequencer will loop back to the Start State and start the sequencing over again for the next sector in a multi-sector operation.

If the loop count is zero, the Sequencer will stop and will clear (RR16 Bit 0=0) and assert the INT SEQ if it is enabled. (Bit 7 of WR29 is set.)

When the command is complete or has aborted, the Sequencer Status will go to not Busy (Bit 0 of RR16 will be cleared). If Sequencer interrupts are enabled (Bit 7 of WR29 is set), the INTSEQ line will also go active.

If the ID search was successful, RD GATE is deasserted and reasserted to read the Data field. In Internal Sync mode, the Sequencer will (as above) look for the NRZ IN serial-to-parallel converter (SERDES)to compare with the value in State 10. If this compare does not occur within 512 or 32 RD\_REF\_CLK cycles, the Sequencer will time-out and issue a Data Sync Field Timeout (Bit 4 of RR17 set). If the compare is successful, the Sequencer will react from this state as it does in non-ESDI mode.

Note: The Value for the Data Sync byte must be shifted three bits from the written Sync Value to compensate for the internal delay from the Sync compare function to the desired byte synchronization.

For data transfer in write mode, if the ID search was successful, the RD GATE signal is deasserted and the WRT GATE signal is asserted. If a "1 Field Sync" has been programmed (Bit 1 of WR29 cleared), then the Data Sync field is written just as it is programmed in the Format RAM. If a "2 Field Sync" has been programmed (Bit 1 of WR29 set), then the Data Sync

and the Data Address Mark fields are written just as they are programmed in the Format RAM. If the Sequencer is in ST506/412 mode ("2 Field Sync"), then AM ENABLE is asserted for State 9 (Data Sync field), which tells the Encode/Decode device to insert the illegal pattern violation for the Data Sync field.

From this point on, data is fetched from memory and converted from parallel to serial form and CRC/ECC is calculated for the data. At the end of the Data transfer, the CRC/ECC remainder is written out, followed by the postamble as programmed for the Postamble in the Value and Count fields of the Format RAM. WRT GATE is then deasserted. From this point on the write operation is complete. For multiple-sector write operations, the ID search would be performed again just as it would for a read operation. Write splices occur at the end of the ID Postamble and beginning of the Data Preamble, and at the end of the Data Postamble and beginning of the Inter-Sector Gap.

# **Reading Status**

As a command is issued to the 5055B, one of the immediate responses is the setting of the Busy bit (Bit 0) of the Sequencer Status register (RR16). When the command is completed, the Busy bit is cleared and an interrupt (INTSEQ) is generated if enabled (Bit 7 of WR29 set). At this point, status related to the command execution is available in the Sequencer Status register. If the Extended Status Non-Zero bit (Bit 7) of the Sequencer Status register is set, then status information is also available in the Extended Sequencer Status register (RR17).

These registers are accessed, as explained in Chapter 3, by the microprocessor driving the selected I/O addresses for the register onto the A/D0 -7 bus, then generating the address latch, ALE (for 8051 type microprocessor) or -AS (for Z8 type microprocessor).

# **Error Processing**

The 5055B performs no error processing explicitly except for ID retries. However, a wide spectrum of its capabilities are valuable in the microprocessor implementation of this phase of controller operation. Among these capabilities are the ability to recover ECC remainders, read sector IDs, etc.

The 5055B error detection and correction (EDAC) capability relative to disk data and buffer memory is limited to CRC 16 (error detection only), three computer generated ECC polynomials, and odd parity check/generation for the DMA Buffer RAM Data.

In the case of ECC, the 5055B generates and checks the serial NRZ data stream for errors. These errors are flagged by a non-zero syndrome. Location and length information is obtained from the syndrome byte(s) returned in case of an error. The 5055B does not make corrections by itself. The microprocessor through a specific algorithm will determine:

- 1. The location of the error.
- 2. The length of the error.
- 3. Whether the error length is within correctable range.

It will then make the correction (if length is  $\geq$  MAX).

The ECC polynomials used by the 5055B have associated algorithms available for use. Contact SMS OMTI Products Division, ASIC Marketing for information concerning this firmware.

# **Disk Formatting**

Three commands are available for formatting disks: FORMAT TRACK, FORMAT TRACK LONG, and FORMAT SECTOR. (Note that FORMAT TRACK LANG are equivalent except that for the latter, command ID Header and ID CRC/ECC bytes are fetched from the external RAM Buffer.) The FORMAT TRACK command can be used for both hard and soft sectored disks, and it is typically used to format an entire track. Formatting begins with the detection of an INDEX pulse, and when used with hard-sectored disks, the SECTOR pulse is used to divide the disk track N Sectors, N being the number of Sector pulses per track.

The FORMAT SECTOR command is used only with hard-sectored disks. The command can be used to format one or more sectors, as specified by the Sequencer Loop Count (WR17).

For the details of these three commands, see their description under "Issuing Commands"/"Command Descriptions" in this chapter. Note: The size of each field formatted by these commands is determined by its Count byte in the Format RAM (see Chapter 3) with the exception of the Data Segment Data field, whose size in bytes is equal to the Count byte in the Format RAM times the Sub-Block Count (set by writing WR19). (Note that Sub-Block Count is merely a multipler for the Count byte in the Format RAM, since the Sector Size would be limited to 256 bytes if only the Count byte in the Format RAM were used.) Note that all fields will be written during a format operation. The Data field will, of course, be written with fill characters. Thus, before issuing any formattype command, the user firmware must have written the appropriate Value and Count bytes into the Format RAM.

# TRACK FORMAT

The following four tables provide the track format options for MFM Soft Sectored Format, RLL 2,7 Soft Sectored Format, ESDI Soft Sectored Format, and ESDI Hard Sectored Format.

The recommended Sequencer values and byte counts associated with a sequencer state is given in each table.

In addition, diagrams are provided for the Read/Write data sequencer operation on these track formats. The sequencer Start/Restart and Loop End State values are also noted for format, Read and Write commands.

₩	
•	
_	
<u> </u>	
7	
٠.	
-	
-	
≤	
=	
п	
Ī	
<	
ഗ്ര	
=	
ဗ္ဗ	
J	
┰	
•••	
_	

PORMA	TTRACK	<b>FUNCTION</b>

# MFM SOFT SECTORED TRACK FORMAT START/RESTART STATE = 21h LOOP END STATE - OEh

PHLD	POST INDEX GAP	ID PRB- AMBLE	SYNC BYTE	MARKER BYTE	ID DATA FIELD	ID CRC PIELD	TO POST AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	DATA MARKIER BYTE	USHR DATA PHILD	DATA BCC PUBLD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDEX GAP
STATE	1	2	3	4	5	6	7	•	,	A	3	С	D	E	P
SBQ-CNT	08	oc	01	01	ID-N	64	02	0C	01	01		04	62	Œ	01(H)
SBQ-VAL	€.	00	A1	Æ	00	•	00	00	Al	PB	MLL			48	€

### READ SECTOR FUNCTION

### START/RESTART STATE = 33h

#### LOOP END STATE = OBA

PRELD	POST INDEX GAP	ID PRB- AMBLE	ID SYNC BYTE	ID MARKER BYTE	ID Data Firld	ID CRC PIELD	ED POST AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	DATA MARKER BYTE	USER DATA PEELD	DATA BCC FIELD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDEX GAP
STATE	1	2	3	4	5	6	7	•	9	A	В	С	D	В	P
SBQ-CNT	N-U	N-U	01	01	ID-N	04	OQ.	SKIP	OI.	01		04	SKIP	SKIP	N-U
SBQ-VAL	N-U	N-U	Al	PE.	00	00	00	00	Al	PB	PILL		•	Æ	N-U

### WRITE SECTOR FUNCTION START/RESTART STATE = 33h

### LOOP END STATE = OEM

PIELD	POST INDEX GAP	ID PRB- AMBLE	ID SYNC BYTE	ID MARKER BYTE	ID DATA FIELD	ID CRC FIELD	ID POST AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	DATA MARKER BYTE	USER DATA PELD	DATA BCC FIELD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDE GAP
STATE	1	2	3	4	5	6	7		9	٨	3	С	D	B	P
SBQ-CNT	N-U	N-U	01	01	ID-N	04	62	04	<b>01</b>	01		04	œ	SKIP	N-U
SBQ-VAL	N-U	N-U	Al	Æ	. 00	00	00	00	Al	PE	FILL	00	00	48	N-U

NOTES: ID-N = ID DATA BYTE
N-U = NOT USED IN THIS COMMAND
PILL = PORMAT FILL BYTE
n = DATA FIELD COUNT

PRM = PARAMETER PROM DRIVE SKIP = KONORID = 1 PER \*\* = MUST INCLUDE SPEED GAP (H) = HOLD STATE (WAIT POR SECTOR/INDEX)

RLL 2,7 SC	OFT SECTORED TRACK FORMAT
START/RESTART STATE = 21h LOOI	PEND STATE - OFIL

					-										
PIELD	POST INDEX GAP	ID PRE- AMBLE	ID SYNC BYTE	ID MARKER BYTE	ID DATA HIELD	ID CRC FIELD	ID POST AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	DATA MARKER BYTE	USER DATA PIELD	DATA BCC FIELD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDEX GAP
STATE	1	2	3	4	5	6	7		9	٨	В	С	D	В	P
SBQ-CNT	8	<b>0</b> C	01	01	ID-N	02	03	oc	01	- 01	1	06	03	Œ	01(H)
SBQ-VAL	33	P	62	Æ	00	00	33	FF	62	P8	PILL	00	00	33	33

READ SECTOR FUNCTION

PORMAT TRACK PUNCTION

START/RESTART STATE = 33h

LOOP END STATE = OEL

FIELD	POST INDEX GAP	ID PRB- AMBLE	SYNC BYTE	ID MARKER BYTE	ID DATA RIELD	ID CRC PIELD	ID POST AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	DATA MARKER BYTE	USER DATA PIELD	DATA BCC FIELD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDEX GAP
STATE	1	2	3	4	5	6	7	8	,	٨	В	С	D	B	P
SBQ-CNT	N-U	N-U	01	01	ID-N	O2	08	SKIP	ОІ	01	n	06	SKIP	SIKIP	N-U
SBQ-VAL	N-U	N-U	62	TE.	00	00	33	FF	62	P8	PILL	00	00	33	N-U

WRITE SECTOR FUNCTION START/RESTART STATE = 33h

LOOP END STATE = OFL

PIELD	POST INDEX GAP	ID PRB- AMBLE	ID SYNC BYTE	ID MARKER BYTE	ID DATA PIELD	ID CRC FIELD	ID POST AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	DATA MARKER BYTE	USER DATA PIELD	DATA BCC FIELD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDE GAP
STATE	1	2	3	4	5	6	7		9	۸	В	С	D	E	P
SBQ-CNT	N-U	N-U	01	01	ID-N	02	03	04	01	01	n	06	03	SKIP	N-U
SBQ-VAL	N-U	N-U	62	Æ	00	00	33	HP	62	P8	PILL.	00	00	33	N-U

NOTES: ID-N = ID DATA BYTE
N-U = NOT USED IN THIS COMMAND
FILL = FORMAT FILL BYTE
n = DATA FIELD COUNT

PRM = PARAMETER FROM DRIVE SKIP = KENORED = 1 PER \*\* = MUST INCLUDE SPEED GAP (H) = HOLD STATE (WAIT POR SECTOR/INDEX)

		ı
	ı	ı
크	١	ı
먪	١	ı
Table	1	ı
_	ı	l
P		ı
ω	I	ı
	ı	ı
m		I
ESDI	ı	ı
<b>2</b>	I	ı
'n		ı
SOFT		ı
Ţ		I
		l
<u>ഗ</u>	-	ı
尴		ı
SECTORED		ı
<u>o</u>		l
굕		ı
ö	ı	ı
_		ı
3		ı
⋝	I	۱
TRACK		ı
_		ı
Ţ		ı
2		ı
_0	ı	ı

# STARTIFRESTART STATE = 10h LOOP END STATE - 0Eh

PELD	POST INDEX GAP	AM BNABL TIME	ID PRB- AMBLE	ID PRB- AMBLE	ED SYNC BYTE	ID DATA PIELD	DO CRC PRELID	ID POST AMBLE	DATA PRE AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	USER DATA PIELD	DATA BCC FIELD	DATA POST AMBLE	INTER SECTOR GAP	PRE INDEX GAP
STATE	0	1	2	3	4	5	6	7		,	A	В	С	D	В	P
SBQ-CNT	PRM	03	PRM-1	01	01	ID-N	02	04	01	PRM	01	1	06	04	PRM**	01(H)
SBQ-VAL	00	00	00	00	O3	00	00	00	00	00	а	PILL.	00	00	00	00

READ SECTOR FUNCTION

STARTARESTART STATE = 33h

LOOP END STATE = OEh

PIBLD	AM BNABLE TIME	ID PRB- AMBLE	AMP 10 RGAT	ID SYNC BYTE	ID DATA RIELD	ID CRC PIELD	ID POST AMBLE	DATA PRE AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	USER DATA PIELD	DATA BCC PIELD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDEX GAP
STATE	1	2	3	4	5	6	7		9	٨	В	С	D	B	P
SBQ-CNT	N-U	N-U	02	01	ID-N	02	02	SKIP	SKIP	01	1	06	SICIP	SKIP	N-U
SBQ-VAL	N-U	N-U	. 00	19	00	00	00	00	00	19	PILL	00	00	00	N-U

WRITE SECTOR FUNCTION START/RESTART STATE = 33h

LOOP END STATE = OPh

PIELD	AM ENABLE TIME	ID PRB- AMBLE	MAF TO RIGATE	ID SYNC BYTE	ID DATA PIELD	ID CRC PIELD	ID POST AMBLE	DATA PRE AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	USER DATA PIELD	DATA BCC PIELD	DATA POST AMBLE	WGATE- SAM DELAY	PRE INDEX GAP
STATE	1	2	3	4	5	6	7	•	9	٨	В	С	D	Е	P
SBQ-CNT	N-U	N-U	02	01	ID-N	02	02	01	PRM	01		06	84	04	00
SBQ-VAL	N-U	N-U	00	19	00	00	00	00	00	O3	PILL	00	00	00	00

NOTES: ID-N = ID DATA BYTE
N-U = NOT USED IN THIS COMMAND
PILL = PORMAT PILL BYTE
n = DATA PIELD COUNT

PRM = PARAMETER PROM DRIVE SKIP = KONORED = 1 PER •• = MUST INCLUDE SPEED GAP (H) = HOLD STATE (WAIT POR SECTOR/INDEX)

### ESDI HARD SECTORED TRACK FORMAT

PORMAT TRACK FUNCTION

START/RESTART STATE = P1h LOOP END STATE - OPh

PIELD	POST INDEX GAP	AM BNABL TIME	ID PRE- AMBLE	ID PRE- AMBLE	ID SYNC BYTE	ID Data Pield	ID CRC PIELD	ID POST AMBLE	DATA PRE AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	USER DATA PIELD	DATA BCC FIELD	DATA POST AMBLE	INTER SECTOR GAP	PRE INDEX GAP
STATE	P	1	2	3	4	5	6	7	8	9	A	В	С	D	В	P
SBQ-CNT	01(H)	PRM	PRM-1	01	01	ID-N	02	04	01	PRM	01	n	06	04	01	01(H)
SBQ-VAL	00	00	00	00	СВ	00	00	00	00	00	СЗ	PILL	00	00	00	00

READ SECTOR FUNCTION

START/RESTART STATE = 33h

LOOP END STATE = 0Eh

PRELD	AM ENABLE TIME	ID PRE- AMBLE	AMP TO RIGAT	ID SYNC BYTE	ID DATA PURLD	ID CRC FIELD	ID POST AMBLE	DATA PRE AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	USER DATA FIELD	DATA BCC FIBLD	DATA POST AMBLE	INTER- SECTOR GAP	PRE INDEX GAP
STATE	1	2	3	4	5	6	7		9	٨	В	С	D	В	Р
SBQ-CNT	N-U	N-U	PRM+4	01	ID-N	02	02	SKIP	SKIP	01	n	06	SICIP	SKIP	N-U
SBQ-VAL	N-U	N-U	00	19	00	00	00	00	00	19	PILL	00	00	00	N-U

WRITE SECTOR FUNCTION START/RESTART STATE = 33h

LOOP END STATE = OPh

PIRLD	AM BNABLE TIME	ID PRB- AMBLE	MAP TO RIGATE	SYNC BYTE	ID DATA PIELD	ID CRC FIELD	ID POST AMBLE	DATA PRE AMBLE	DATA PRE AMBLE	DATA SYNC BYTE	USER DATA FIELD	DATA BCC FIELD	DATA POST AMBLE	WGATE- SAM DELAY	PRE INDEX GAP
STATE	1	2	3	4	5	6	7	8	9	٨	В	с	D	Е	P
SBQ-CNT	N-U	N-U	PRM+4	01	ID-N	02	02	01	PRM	01	N	06	04	01	N-U
SBQ-VAL	N-U	N-U	00	19	00	00	00	00	00	O3	PILL	00	00	00	N-U

NOTES: ID-N = ID DATA BYTE
N-U = NOT USED IN THIS COMMAND
FILL = PORMAT FILL BYTE
n = DATA FIELD COUNT


PRM = PARAMETER FROM DRIVE SKIP = KGNORED = 1 PER \*\* = MUST INCLUDE SPEED GAP (H) = HOLD STATE (WAIT POR SECTOR/INDEX)

# FORMAT PARAMETER REGISTER FILE

In order to initialize the Format Parameter Register File, a table must first be setup (typically in ROM) containing the values to be written. Each of the following define byte (DB) directives specify the contents of a value or count. An example for soft sectored ST506/412 Track Format is given in Figure B-1 and Table B-1 is as follows:

SEQTBL:	DB	001H	;;STATE 0 COUNT
	DB	000H	;;STATE 0 VALUE
	DB	00FH	;;POST-INDEX BYTE COUNT
	DB	04EH	;;POST-INDEX BYTE VALUE
	DB	00CH	;;10 PREAMBLE BYTE COUNT
	DB	000H	;;10 PREAMBLE BYTE VALUE
	DB	001H	;;ID SYNC BYTE COUNT
	DB	0A1H	;;ID SYNC BYTE VALUE
	DB	001H	;;ID MARKER BYTE COUNT
	DB	0FEH	;;ID MARKER BYTE VALUE
	DB	004H	;;ID DATA FIELD COUNT
	DB	000H	;;ID DATA FIELD VALUE (NO CARE)
	DB	004H	;;ID ECC FIELD COUNT
	DB	000H	;;ID ECC FIELD VALUE (NO CARE)
	DB	003H	;;ID POSTAMBLE COUNT
	DB	000H	;;ID POSTAMBLE BYTE VALUE
	DB	00CH	;;DATA FIELD PREAMBLE BYTE COUNT
	DB	000H	;;DATA FIELD PREAMBLE BYTE VALUE
	DB	001H	;;DATA FIELD SYNC BYTE COUNT
	DB	0A1H	;;DATA FIELD SYNC BYTE VALUE
	DB	001H	;;DATA FIELD MARKER BYTE COUNT
	DB	0F8H	;;DATA FIELD MARKER BYTE VALUE
	DB	004H	;;DATA FIELD BYTE COUNT
	DB	0E5H	;;DATA FIELD BYTE VALUE (FORMAT VALUE)
	DB	004H	;;DATA FIELD ECC BYTE COUNT
	DB	000H	;;DATA FIELD ECC VALUE (NO CARE)
	DB	003H	;;DATA FIELD POSTAMBLE COUNT
	DB	000H	;;DATA FIELD POSTAMBLE VALUE
	DB	017H	;;INTER-RECORD GAP BYTE COUNT
	DB	04EH	;;INTER-RECORD GAP BYTE VALUE
	DB	001H	;;PRE-INDEX GAP BYTE COUNT
	DB	04EH	;;PRE-INDEX GAP BYTE VALUE
TBLEND:	EQU	\$	;;END OF TABLE

Table B-1. Format Parameter Register File for ST506/412 Track Format



APPENDIX C

Table C-1. DRAM From SRAM Pin Conversion (8/16 Bit, 64/128K, 256/512K, 1M)


MEMORY						
ARRAY						
CONFIGURATION	ONS	64K x 8B	64K x 16B	256K x 8 B	256K x 16B	1M x 8B
SRAM	DRAM					
PIN	PIN					
FUNCTION	FUNCITONS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS
MEM_A(0)	MUX_A(0)	0 & 8		0 & 8		0 & 8
MEM_A(1)	MUX_A(1)	1 & 9	1 & 9	1 & 9	1 & 9	1 & 9
MEM_A(2)	MUX_A(2)	2 & 10	2 & 10	2 & 10	2 & 10	2& 10
MEM_A(3)	MUX_A(3)	3 & 11	3 & 11	3 & 11	3 & 11	3 & 11
MEM_A(4)	MUX_A(4)	4 & 12	4 & 12	4 & 12	4 & 12	4 & 12
MEM_A(5)	MUX_A(5)	5 & 13	5 & 13	5 & 13	5 & 13	5 & 13
MEM_A(6)	MUX_A(6)	6 & 14	6 & 14	6 & 14	6 & 14	6 & 14
MEM_A(7)	MUX_A(7)	7 & 15	7 & 15	7 & 15	7 & 15	7 & 15
MEM_A(8)	MUX_A(8)		8 & 16		8 & 16	
MEM_A(9)	MUX_A(A)			16 & 17		16 & 17
MEM_A(10)	MUX_A(B)				17 & 18	
MEM_A(11)	MUX_A(C)					18 & 19
MEM_A(12)	-REFSH	-REFSH	-REFSH	-REFSH	-REFSH	-REFSH
MEM_A(13)	-CAS	-CAS	-CAS	-CAS	-CAS	-CAS
MEM_A(14)	-OE	-OE	-OE	-OE	-OE	-OE
-MEM_CE(0)	-RAS(0)	-RAS	-RAS(0)	-RAS	-RAS(0)	-RAS
-MEM_CE(1)	-RAS(1)		-RAS(1)		-RAS(1)	
-MEM_WRT	-WE	-WE	-WE	-WE	-WE	-WE


# TYPICAL SYSTEM SCHEMATICS


The following six pages are a set of schematics for a typical system configuration using the OMTI 5086 SCSI-Bus interface device and the OMTI 5055B Memory Controller and Programmable Data Sequencer with a RAM buffer, an OMTI data separator device, and a microcomputer with a ROM.


There are three RAM buffer option configurations provided, a 64K x 9 DRAM, 256K x 9 DRAM, and 64K x 8 SRAM configuration.


Figures D-1 thru D-6 appear on the following six pages.














APPENDIX E

# CRYSTAL CIRCUIT APPLICATION NOTES




Figure E-1. 5055B Crystal Circuit

The crystal Y-1 should be a Series Resonance "AT" cut with an effective series resistance of less than 30 ohms.

For frequenceies less than 24 MHz, a Fundamental Crystal should be used with a R-1 value of 10 Megaohms with a C-IN and C-OUT value of typically 15pF.

For frequencies greater than 24 MHz, a Third Harmonic Crystal should be used with an R-1 value of 4.7 Kohms. The C-IN and C-OUT values are a function of the Crystal used. The most important aspect of the the capacitors are to insure a voltage out swing of at least 3.5 volts. The value of C-IN and C-OUT and their ratio control the gain of the oscillator loop.

As with all analog circuits, printed circuit board layout is very important to minimize both noise and crosstalk. The external components should be located as close as possible to the pins of the device.

CAS

Channel

**CMOS** 

A D 1. a specific location in memory where a unit of data is address stored. 2. A disk drive address generally specifies cylinder, head and sector. a value used to differentiate between the ID segment and the address mark data segment of the sector. American National Standard for Information Systems. ANSI ASIC Application Specific Integrated Circuit. an abbreviation of binary digit, of which there are two bit possibilities (0 and 1). A bit is the basic data unit of most digital computers. A bit is usally part of a data byte or word, but bits may be used singly to control read logic "onoff" functions. a temporary data storage area that compensates for a buffer difference in data transfer rates and /or data processing rates between sender and receiver. a length of parallel conductors that forms a major Bus interconnection route between the computer system CPU and its peripheral subsystems. a set of binary digits (bits) handled as a unit, usually 8 bits Byte long. One byte is neccessary to define an alphanumeric character. C centigrade.

Column Address Strobe. A dynamic RAM input used to

Complementary Metal-Oxide Semiconductor. A technology

store the column address of the RAM matrix. a DMA path for access to a memory device.

used in the manufacture of integrated circuits.

address/data

CRC Cyclic Redundancy Check. CRC codes are used for error detection only. Generally, redundancy for these codes is

detection only. Generally, redundancy for these codes is calculated by dividing the data bit stream by a polynomial with binary coefficients which is selected to provide the

desired detection capability.

cylinder a set of disk tracks that are simultaneously under a set of

read/write heads. The 3-dimensional storage volume can be accessed with a single head-positioning movement.

data transfer rate in a disk or tape drive it is the rate at which data is

transferred to or from the storage media. It is usually given in thousands of bits per second (kbit/sec.) or millions of

bits per second (mbit/sec.).

disk a flat, circular piece of metal or plastic with a magnetic

coating upon which information can be recorded and stored.

DMA Direct Memory Access.

DRAM Dynamic Random Access Memory.

ECC Error Correction Code. Codes used for error detection.

EDAC Error Detection And Correction.

ESDI Enhanced Small Device Interface.

FDC Floppy Disk Controller.

format in a disk drive, the arrangement of data on a storage media.

head the electromagnectic device that writes (records), reads

(plays back), and erases data on magnetic media.

I/O input/output.

ID indentifier.

ID Header that portion of an ID segment that identifies the cylinder

head and sector.

index usually a mechanical sensor, or an output of a mechanical

sensor, on a disk drive to generate one pulse per revolution.

It is utilized as a reference point on the track format.

mA milliamp.

MAX maximum.

MFM Modified Frequency Modulation. A method of encoding a

digital data signal for recording on magnetic media.

Glossary 125

MHz	megahertz.
MIN	minimum.
NRZ	Non-Return to Zero.
ns	nanosecond.
parity	a computer data checking method using an extra bit in which the total number of binary 1's (or 0's) in a byte is always odd or always even; thus, in an odd parity scheme, every byte has eight bits of data and one parity bit. If using odd parity and the number of 1 bits comprising the byte of data is not odd, the 9th or parity bit is set to 1 to create the odd parity. In this way, a byte of data can be checked for accurate transmission by simply counting the bits for an odd parity indication. If the count is ever even, an error has occurred.
PFP	Plastic Flat Package. The 80-pin version of the 5055B is available in PFP.
PIO	Parallel Input/Output .
PLCC	Plastic Leaded Chip Carrier. The 84-pin version of the 5055B is available in PLCC.
PLL	Phase Lock Loop.
	-
postamble	the field on the track format to position a write splice.
postamble preamble	the field on the track format to position a write splice.  the field on the track format used by the controller PLL to gain frequency and phase synchronization.
<del>-</del>	the field on the track format used by the controller PLL to
preamble	the field on the track format used by the controller PLL to gain frequency and phase synchronization.
preamble PROM	the field on the track format used by the controller PLL to gain frequency and phase synchronization.  Programmable Read Only Memory.
preamble PROM RAM	the field on the track format used by the controller PLL to gain frequency and phase synchronization.  Programmable Read Only Memory.  Random Access Memory.  Row Address Strobe. Dynamic RAM input used to store
PROM RAM RAS	the field on the track format used by the controller PLL to gain frequency and phase synchronization.  Programmable Read Only Memory.  Random Access Memory.  Row Address Strobe. Dynamic RAM input used to store the row address of the RAM matrix.  to access a storage location and obtain previously recorded
PROM RAM RAS	the field on the track format used by the controller PLL to gain frequency and phase synchronization.  Programmable Read Only Memory.  Random Access Memory.  Row Address Strobe. Dynamic RAM input used to store the row address of the RAM matrix.  to access a storage location and obtain previously recorded data.  Run-Length Limited. An encoding process that repositions data bits and limits the length of a string of zero bits in order
PROM RAM RAS read RLL2,7	the field on the track format used by the controller PLL to gain frequency and phase synchronization.  Programmable Read Only Memory.  Random Access Memory.  Row Address Strobe. Dynamic RAM input used to store the row address of the RAM matrix.  to access a storage location and obtain previously recorded data.  Run-Length Limited. An encoding process that repositions data bits and limits the length of a string of zero bits in order to compress information being stored on disks.

Schmidt trigger input signal	an input device that has hysteresis to prevent a slow rise time or noise on a signal causing a glitch.
sector	one segment of a disk.
SERDES	serial to parallel and parallel to serial converter.
SRAM	Static Random Access Memory.
syndrome	1. A symbol or set of symbols containing information about an error or errors. 2. The remainder of a read long operation used to correct an error in the data field.
TA	temperature ambient.
track	recording path formed when magnetic media moves past a head. Disk tracks are shaped like concentric rings.
transfer count	a counter used to keep track of the number of bytes per sector when reading or writing data.
$\mathbf{v}$	voltage.
vco	variable control oscilator.
Vdd	drain DC voltage.
WR	write register.
write	to access a storage location and store data on the magnetic surface.
<b>-</b> * * *	a minus sign prefix to a signal name indicates an active low polarity.
+	a plus sign prefix to a signal name indicates an active high polarity.

# INDEX

5055B Crystal Circuit 123 80-pin PFP Package, 13 80-pin PFP Package Specifications, 15 84-pin PLCC Package, 9 84-pin PLCC Package Specifications, 12

A.C. Specifications, 25 ABORT, 93 Absolute Maximum Ratings, 24 Access to Registers, 48 AD I/O Buffer, 4 Additional DMA Control, 73 Address Multiplexer, 3 Architectural Overview, 2

Bit Ring Start Count /Added Control, 68

Channel 0 Control, 53 Channel 1 Control 55 Channel Status. 59 CHECK DATA CRC/ECC, 97 CHECK DATA CRC/ECC--IGNORE FLAG, 97 CHECK TRACK FORMAT, 97 Clock INPUT and OUTPUT Signals, 40 Command Descriptions, 92 Command Overview, 91 Command to AM\_ENABLE and SECTOR/AMF to RD\_GATE Timing, 43 computer generated polynomial, 6 Configuration Control, 71 Control (Write) Registers, 49, 50 Count Register @ Sequencer Start,73, 84 Counters, 3 CRC, 58
CRC/ECC, 6
CRC/ECC Generator, 4
CRC/ECC Polynomial Selection, 58 Crystal Circuit Application Notes, 121 CYLINDER HIGH (ID BYTE 0), 65, 82 CYLINDER LOW (ID BYTE 1), 65, 82

D.C. Characteristics, 24 D.C. Specifications, 24 Data Address Marker, 88 Data CRC/ECC, 89 Data Field, 88 Data Postamble, 89 Data Preamble, 88 Data Sequencer, 1 Data Sequencer Registers, 50, 61 Data Sync, 88 Data Transfer, 97, 98 Diagram of the 80-pin PFP Package Specification, 15 Diagram of the 84-pin PLCC Package Specification, 12 Disk Formatting, 101 DMA Bank Control, 75 DMA Channel 0 Buffer READ Operation (Dynamic RAM), 37 DMA Channel 0 Buffer READ Operation (Static RAM), 31 DMA Channel 0 Buffer WRITE Operation (Dynamic RAM), 36 DMA Channel 0 Buffer WRITE Operation (Static Ram), 30 DMA Channel 1 Buffer READ Operation NON-SCSI mode, 35, 39 DMA Channel 1 Buffer READ Operation SCSI mode (Static RAM), 33 DMA Channel 1 Buffer WRITE Operation NON-SCSI mode, 34, 38 DMA Channel 1 Buffer WRITE Operation SCSI mode (Static RAM), 32 DMA Controller, 1 DRAM from SRAM Conversion, 111 Drive Interface, 5 Drive Interface Timing Signals, 41

ECC, 58
Electrical Specifications, 24
END of DATA FIELD NRZ to
RD\_GATE and WRT\_GATE Timing, 45
END of DATA FIELD WRT-GATE to
AM\_ENABLE Timing, 46

END of ID FIELD NRZ\_IN to DATA FIELD RD\_GATE Timing, 44 error detection, 6 Error Processing, 100 ESDI Hard Sectored Track Format, 107 ESDI Interface Timing, 42 ESDI Sector Gap, 86 ESDI Soft Sectored Track Format, 106 Example Register Pairs for MFM ST506 Drive, 86

Extended Status, 78
Extended Status Register Bit, 80
Extended Status Registers, 80
External Group Strobe, 58, 69

Features, 7
Flag Byte (ID Byte 4), 81
Force INDEX, 84
Format Parameter Register File for
ST506/412, 109
Format Parameter Register File, 109
Format RAM, 3, 5, 85
FORMAT SECTOR, 96
FORMAT TRACK, 94
FORMAT TRACK, UONG, 95
Functional Block Diagram, 2

### GLOSSARY, 123

Hardware Specifications, 9 Head Number (ID BYTE 2), 66 Head/Flag Byte (ID BYTE 2), 82 Host/Buffer Interface, 5 How to Issue a Command, 92

ID Address Mark, 87 ID Compare Error, 4 ID Header, 81, 87 ID Postamble, 88 ID Preamble, 86 ID Registers, 65 ID Search, 97 ID Sync, 87 Index Timeout and Format Write Gate Control, 64 Indirectly Addressed, 51 Initialization, 91 Input/Output Signals, 17 Inter-Sector Gap, 89 Interfaces, 5 Introduction, 1 Issuing Commands, 91

Media Format Registers (RAM), 51 Memory Address 15 through 8, 52 Memory Addresses 7 through 0, 52 Memory Controller Features, 7 Memory Controller Registers, 49, 52 Memory Cycle Timing, 57 Memory to Micro/Peripheral, 82 Memory to Peripheral Write Strobe, 60 MFM Soft Sectored Track Format, 104 Micro Control and Decode, 3 Micro/Peripheral to Memory, 66 Microprocessor Interface, 5 Microprocessor READ Internal Register Operation, 27, 29 Microprocessor to RAM Buffer Transfers, 66 Microprocessor WRITE Internal Register Operation, 26, 28

NORMAL READ, 93 NORMAL WRITE, 94

Operation, 91 Optional Control, 75 Output Driver Characteristics, 25 Output Driver Signal Strength, 25

Parallel DMA Interface, 3
Parameter RAM, 85
Peripheral to RAM Buffer Transfers, 67
Physical Pin out of the 80-pin PFP
Package, 13
Physical Pin out of the 84-pin PLCC
Package, 10
Physical Specifications, 9
Pin List of the 80-pin PFP Package, 14
Pin List of the 84-pin PLCC Package, 11
Polynomial, 58
Post-Index Gap, 86
Pre-Index/Sector Gap, 89
Priority Resolver/Channel control, 3
Programmable Data Sequencer
Features, 7

RAM Buffer to Microprocessor Transfers, 82 RAM Buffer to Peripheral Transfer, 83 READ ID, 94 READ ID SYNDROME LONG, 95 READ LONG, 95, READ LONG-IGNORE FLAG 96 Read Register 00, 59 Read Register 02 and,

Read Register 06, 60	Sequencer Loop Count, 63, 83
Read Register 03 and	Sequencer Loop State and Format RAM
Read Register 07, 60	Select, 68
Read Register 11, 60	Sequencer Start/Restart, 67
Read Register 12 through Read	Sequencer State/Retry Count, 81
Register 15, 60	Sequencer Status, 77
Read Register 16, 77	Serial/Parallel Converter (SERDES), 4
Read Register 17, 78	Signal Descriptions, 16
Read Register 18, 81	ST 506/412 Soft Sector Track Format
Read Register 19, 81	Diagram, 110
Read Register 20, 82	Standard Test Conditions, 24
Read Register 20 through Read	State Decode Control and Generation, 4
Register 23, 81	Status (Read) Registers, 49, 50
Read Register 21, 82	Status (Read) Registers, 49, 50 Status Registers 80
Read Register 22, 82	Sub-block Count, 65
Read Register 23, 82	Sub-block Could, 65
Read Register 24, 82	Test Degister 94
Read Register 25, 83	Test Register, 84
Read Register 26, 84	The Three Register Groups, 47
Read Register 27, 84	Track Format, 103
Read Register 30, 84	Transfer Count 8 through 15, 60
Read Register 31, 84	Transfer Count 7 through 0, 52, 60
Read Registers, 59, 77	Typical System Configuration Using the 5055B, 16
READ SYNDROME LONG, 95	
READ SYNDROME LONGIGNORE	Typical System, 16
FLAG, 96	Typical System Schematics, 113
Reading Status, 100	Value, 5
Register Descriptions, 52	
Register Pair 0, 86	Value Register @ Sequencer
Register Pair 1, 86	Start, 73, 84
Register Pair 10, 88	VERIFY, 96
Register Pair 11, 88	VERIFY LONG, 97
Register Pair 12, 89	VERIFY LONGIGNORE FLAG, 97
Register Pair 13, 89	VERIFY SYNDROME LONG, 97
Register Pair 14, 89	VERIFY SYNDROME LONG
Register Pair 15, 89	IGNORE FLAG, 97
Register Pair 2, 86	VERIFYIGNORE FLAG, 97
Register Pair 3, 87	WRITE LONG OF
Register Pair 4, 87	WRITE LONG, 95
Register Pair 5, 87	WRITE LONGIGNORE FLAG, 96
Register Pair 6ID CRC/ECC, 88	Write Register 00 and Write
Register Pair 7, 88	Register 04, 52
Register Pair 8, 88	Write Register 01 and Write
Register Pair 9, 88	Register 05, 52
Registers, 5, 47	Write Register 02 and Write
RLL 2,7 Soft Sectored	Register 06, 52
Track Format, 105	Write Register 03 and Write
Track Politiat, 105	Register 07, 52
Sector Number (ID BYTE 3), 66, 82	Write Register 08, 53
	Write Register 09, 55
Sector Size, 65	Write Register 10, 57
Sequencer, 4	Write Register 11, 58
Sequencer Command, 61	Write Register 12 through
Sequencer Command Register, 93	Write Register 15, 58

```
Write Register 16, 61
Write Register 17, 63
Write Register 18, 64
Write Register 19, 65
Write Register 20, 65
Write Register 20 through
Write Register 20, 65
Write Register 21, 65
Write Register 22, 66
Write Register 23, 66
Write Register 24, 66
Write Register 25, 67
Write Register 25, 68
Write Register 26, 68
Write Register 27, 68
Write Register 28, 69
Write Register 29, 71
Write Register 31, 73
Write Register 31, 73
Write Register 32, 73
Write Register 33, 75
Write Register 34, 75
Write Register 34, 75
Write Registers, 52, 61
```

Write Registers, 52, 61 WRITE--IGNORE FLAG, 96