Gould CONCEPT 32/67

Reference Manual

April 1983

Publication: 301-000410-000



This manual is supplied without representation or warranty of any kind. Gould Inc., S.E.L. Computer Systems Division therefore assumes no responsibility and shall have no liability of any kind arising from the supply or use of this publication or any material contained herein.

Copyright 1983 Gould Inc., S.E.L. Computer Systems Division Printed in the U.S.A.

HISTORY

The Gould CONCEPT 32/67 Reference Manual, Publication Order Number 301-000410-000, was printed April, 1983.

This manual contains the following pages:

Title page Copyright page iii/iv through xi/xii 1-1 through 1-4 2-1 through 2-17/2-18 3-1 through 3-6 4-1 through 4-26 5-1 through 5-22 6-1 through 5-22 6-1 through 6-428 A-1 through A-7/A-8 B-1 through A-7/A-8 B-1 through B-8 C-1 through C-5/C-6 D-1 through D-2 •

CONTENTS

Chapter

Page

1 GENERAL DESCRIPTION

1.1	Introduct	tion
1.2	System C	Dverview
	1.2.1	General Information 1-1
	1.2.2	32/67 Characteristics 1-2
1.3	32/67 Ce	entral Processing Unit (CPU) 1-2
	1.3.1	Operating Mode 1-2
	1.3.2	Nonbase and Base Register Modes 1-3
	1.3.3	General Purpose Register 1-3
	1.3.4	Memory Management and Address Generation 1-3
	1.3.5	Interrupts 1-3
	1.3.6	Traps 1-3
	1.3.7	Input/Output (I/O) Operations 1-4
1.4	32/67 Int	ernal Processing Unit (IPU) 1-4
	1.4.1	Operating Mode 1-4

2 CENTRAL PROCESSOR

2.1	Introduc	tion
2.2	CPU Cor	ntrol Modes
	2.2.1	Program Status Doubleword 2-1
	2.2.2	Condition Codes
	2.2.3	Privileged/Unprivileged Operations 2-1
2.3	Instructi	on Repertoire and Formats 2-3
2.4	Memory	Boundaries 2-4
	2.4.1	Instructions
	2.4.2	Operands
	2.4.3	Instruction Formats 2-6
	2.4.4	Program Counter
2.5	Memory	Reference Instructions 2-6
	2.5.1	Nonbase Register Mode 2-6
		2.5.1.1 F and C Bits 2-6
		2.5.1.2 Direct Addressing 2-7
		2.5.1.3 Indexed Addressing 2-7
		2.5.1.4 Indirect Addressing 2-8
		2.5.1.5 Indirect and Indexed Addressing 2-8
	2.5.2	Base Register Mode 2-9
		2.5.2.1 Address Alignment 2-9
		2.5.2.2 Base Register Format 2-9
2.6	Memory	Address Generation 2-10
	2.6.1	Mapped Environment 2-10
	2.6.2	Unmapped Environment 2-10
	2.6.3	Nonextended Addressing Option 2-14
	2.6.4	Extended Addressing Option 2-14
	2.6.5	Write Protection

Contents

3 MEMORY MANAGEMENT

3.1	Hardware Memory Management	3-1
3.2	Memory Mapping Scheme	3-1
3.3	Memory Mapping Data Structures	3-1
3.4	Current Process Index	3-1
3.5	Master Process List	3-1
3.6	MAP Image Descriptor List	3-2
3.7	MAP Image Descriptor	3-2
3.8	MAP Initializaton	3-5
3.9	The Look-Aside Buffer	3-5

4 INTERRUPTS AND TRAPS

4.1	Introduc	tion • • • • • •		-1
4.2	Interrupt	ts		-1
4.3			struction	
	4.3.1	Interrupt C	ontrol Instructions for Non-Extended I/O, RTOM,	_
	10201		eal-Time Interrupts 4-	-2
		4.3.1.1	Enable Interrupt Instruction (EI) 4-	-2
		4.3.1.2	Disable Interrupt Instruction (DI) 4-	_2
		4.3.1.3	Request Interrupt Instruction (RI)	-2
		4.3.1.4	Activate Interrupt Instruction (AI)	-4
		4.3.1.5	Descriver Interrupt Instruction (DAI)	-4
	4.3.2		Deactivate Interrupt Instruction (DAI) 4-	-4
	4.3.2		ontrol Instructions for Extended	
			els	
		4.3.2.1	Enable Channel Interrupt (ECI) 4-	
		4.3.2.2	Disable Channel Interrupt (DCI)	
		4.3.2.3	Activate Channel Interrupt (ACI)	
		4.3.2.4	Deactivate Channel Interrupt (DACI) 4-	
		4.3.2.5	Deferment 4-	
	4.3.3		elated Instructions 4-	
		4.3.3.1	Block External Interrupt Instruction (BEI) 4-	_
			Instruction (BEI)	-5
		4.3.3.2	Unblock External Interrupt	
			Instruction (UEI).	-5
		4.3.3.3	Load Program Status Doubleword (LPSD) 4-	-5
		4.3.3.4	Load Program Status Doubleword and Change	
			MAP (LPSDCM) 4	
4.4	Interrup		ritching	
	4.4.1	CPU Scrate	chpad	-7
	4.4.2	Interrupt V	ector Table (IVT)	-7
	4.4.3	Interrupt C	ontext Block (ICB) 4	-7
4.5	Traps		4-1	12
	4.5.1	Trap Types.		12
		4.5.1.1	Power Fail Trap 4-1	13
		4.5.1.2	Power-On Trap 4-1	
		4.5.1.3	Memory Parity Trap 4-1	
		4.5.1.4	Nonpresent Memory Trap 4-:	
		4.5.1.5	Undefined Instruction Trap 4-	
		4.5.1.6	Privileged Violation Trap 4-	
		4.5.1.7	Supervisor Call Trap 4-	
		4.5.1.8	Machine Check Trap 4-	
		4.5.1.9	System Check Trap 4-	
		2 • 1 • 2	4.5.1.9.1 System Check Trap-Group 1 4-	
			Tiperior Oystem oncer righ-group I + + + + + + + + + + + + + + + + + +	* 4

Gould CONCEPT 32/67 Reference Manual

4.5.1.9.4System Check Trap-Group 44-4.5.1.10MAP Fault Trap4-4.5.1.11IPU Undefined Instruction Trap4-4.5.1.12Signal CPU/Signal IPU Trap4-4.5.1.13Address Specification Trap4-4.5.1.14Console Attention Trap4-4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.2Trap Halts4-4.5.3Trap Halt Implementation4-4.5.4Supervisor Call4-4.5.4.1Supervisor Call4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-	System Check Trap-Group 2 4-15	4.5.1.9.2
4.5.1.10MAP Fault Trap4-4.5.1.11IPU Undefined Instruction Trap4-4.5.1.12Signal CPU/Signal IPU Trap4-4.5.1.13Address Specification Trap4-4.5.1.14Console Attention Trap4-4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.3Trap Halts4-4.5.4Trap Related Macroinstructions4-4.5.4.1Supervisor Call4-4.5.4.2Enable Arithmetic Exception Trap4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.6.4ICB/TCB Formats4-	System Check Trap-Group 3 4-16	4.5.1.9.3
4.5.1.11IPU Undefined Instruction Trap4-4.5.1.12Signal CPU/Signal IPU Trap4-4.5.1.13Address Specification Trap4-4.5.1.14Console Attention Trap4-4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.2Trap Halts4-4.5.3Trap Halt Implementation4-4.5.4Supervisor Call4-4.5.4.1Supervisor Call4-4.5.4.2Enable Arithmetic Exception Trap4-4.5.5.3Trap Context Switching4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-	System Check Trap-Group 4 4-16	4.5.1.9.4
4.5.1.12Signal CPU/Signal IPU Trap4-4.5.1.13Address Specification Trap4-4.5.1.14Console Attention Trap4-4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.2Trap Halts4-4.5.3Trap Halt Implementation4-4.5.4Trap Related Macroinstructions4-4.5.4.1Supervisor Call4-4.5.4.2Enable Arithmetic Exception Trap4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-	p	4.5.1.10 MAP Faul
4.5.1.12Signal CPU/Signal IPU Trap4-4.5.1.13Address Specification Trap4-4.5.1.14Console Attention Trap4-4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.2Trap Halts4-4.5.3Trap Halt Implementation4-4.5.4Trap Related Macroinstructions4-4.5.4.1Supervisor Call4-4.5.4.2Enable Arithmetic Exception Trap4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-	Instruction Trap 4-16	4.5.1.11 IPU Undef
 4.5.1.13 Address Specification Trap 4.5.1.14 Console Attention Trap 4.5.1.15 Privileged Mode Halt Trap 4.5.1.16 Arithmetic Exception Trap 4.5.2 Trap Halts 4.5.3 Trap Halt Implementation 4.5.4 Trap Related Macroinstructions 4.5.4.1 Supervisor Call 4.5.4.2 Enable Arithmetic Exception Trap 4.5.4.3 Disable Arithmetic Exception Trap 4.5.4.4 SETCPU Mode 4.5.5.1 CPU Scratchpad 4.5.5.2 Trap Vector Table (TVT) 4.5.5.3 Trap Context Block (TCB) 4.5.6 ICB/TCB Formats 	nal IPU Trap 4-17	4.5.1.12 Signal CP
4.5.1.14Console Attention Trap.4-4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.2Trap Halts4-4.5.3Trap Halt Implementation4-4.5.4Trap Related Macroinstructions4-4.5.4.1Supervisor Call4-4.5.4.2Enable Arithmetic Exception Trap4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-		
4.5.1.15Privileged Mode Halt Trap4-4.5.1.16Arithmetic Exception Trap4-4.5.2Trap Halts4-4.5.3Trap Halt Implementation4-4.5.4Trap Related Macroinstructions4-4.5.4.1Supervisor Call4-4.5.4.2Enable Arithmetic Exception Trap4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-		
 4.5.1.16 Arithmetic Exception Trap 4.5.2 Trap Halts 4.5.3 Trap Halt Implementation 4.5.4 Trap Related Macroinstructions 4.5.4.1 Supervisor Call 4.5.4.2 Enable Arithmetic Exception Trap 4.5.4.3 Disable Arithmetic Exception Trap 4.5.4.4 SETCPU Mode 4.5.5.1 CPU Scratchpad 4.5.5.2 Trap Vector Table (TVT) 4.5.5.3 Trap Context Block (TCB) 4.5.6 ICB/TCB Formats 		
 4.5.2 Trap Halts		
 4.5.4 Trap Related Macroinstructions. 4.5.4.1 Supervisor Call. 4.5.4.2 Enable Arithmetic Exception Trap 4.5.4.3 Disable Arithmetic Exception Trap 4.5.4.4 SETCPU Mode 4.5.5 Trap Context Switching 4.5.5.1 CPU Scratchpad 4.5.5.2 Trap Vector Table (TVT) 4.5.5.3 Trap Context Block (TCB) 4.5.6 ICB/TCB Formats 		
 4.5.4 Trap Related Macroinstructions. 4.5.4.1 Supervisor Call. 4.5.4.2 Enable Arithmetic Exception Trap 4.5.4.3 Disable Arithmetic Exception Trap 4.5.4.4 SETCPU Mode 4.5.5 Trap Context Switching 4.5.5.1 CPU Scratchpad 4.5.5.2 Trap Vector Table (TVT) 4.5.5.3 Trap Context Block (TCB) 4.5.6 ICB/TCB Formats 		4.5.3 Trap Halt Implementati
4.5.4.2Enable Arithmetic Exception Trap4-4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5Trap Context Switching4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-		
4.5.4.3Disable Arithmetic Exception Trap4-4.5.4.4SETCPU Mode4-4.5.5Trap Context Switching4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-		4.5.4.1 Supervisor
4.5.4.4SETCPU Mode4-4.5.5Trap Context Switching4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-	etic Exception Trap 4-20	4.5.4.2 Enable Ar
4.5.5Trap Context Switching4-4.5.5.1CPU Scratchpad4-4.5.5.2Trap Vector Table (TVT)4-4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-	etic Exception Trap 4-20	4.5.4.3 Disable Ar
4.5.5.1 CPU Scratchpad 4- 4.5.5.2 Trap Vector Table (TVT) 4- 4.5.5.3 Trap Context Block (TCB) 4- 4.5.6 ICB/TCB Formats 4-		4.5.4.4 SETCPU N
4.5.5.2 Trap Vector Table (TVT) 4- 4.5.5.3 Trap Context Block (TCB) 4- 4.5.6 ICB/TCB Formats 4-		4.5.5 Trap Context Switching
4.5.5.3Trap Context Block (TCB)4-4.5.6ICB/TCB Formats4-	d	4.5.5.1 CPU Scra
4.5.6 ICB/TCB Formats 4-	ble (TVT) 4-21	4.5.5.2 Trap Vect
	olock (TCB)	4.5.5.3 Trap Cont
4.5.6.1 Old and New PSD 4-	SD 4-23	4.5.6.1 Old and N
4.5.6.2 External and Nonextended Format 4-		
4.5.6.3 Trap Format 4-		4.5.6.3 Trap Form
4.5.6.4 Class F I/O Format 4-	mat 4-26	4.5.6.4 Class F I/
4.5.6.5 Supervisor Call Format	Format 4-26	4.5.6.5 Supervisor

5 INPUT/OUTPUT SYSTEM

5.1	Introdu	ction	
5.2	I/O Org	anization	
5.3			· · · · · · · · · · · · · · · · · · ·
	5.3.1	Operation of	Class 3 or B I/O Devices 5-3
		5.3.1.1	Interrupt Level
		5.3.1.2	Subaddress
		5.3.1.3	Interval Timer
		5.3.1.4	Command Device Instruction
		5.3.1.5	Test Device Instruction
		5.3.1.6	Read the Interval Timer 5-5
		5.3.1.7	Program the Interval Timer 5-5
	5.3.2	Operation of	Class E or 6 Devices 5-5
		5.3.2.1	Interrupt Level
		5.3.2.2	Subaddress 5-5
		5.3.2.3	Command Device Instruction 5-7
		5.3.2.4	Transfer Control Word 5-7
		5.3.2.5	Input/Output Command
			Doubleword (IOCD)
		5.3.2.6	Address of the IOCD and TCW 5-9
		5.3.2.7	Test Device Instruction 5-9
	5.3.3	Operation of	Class F or 7 I/O Processors 5-13
		5.3.3.1	Interrupt Level
		5.3.3.2	Subaddresses 5-15
		5.3.3.3	Input/Output Instructions 5-15
		5.3.3.4	Input/Output Initiation 5-16

Gould CONCEPT 32/67 Reference Manual

Contents

	5.3.3.5	Input/Output Command List
		Address (IOCLA) 5-17
	5.3.3.6	Input/Output Memory Addressing
	5.3.3.7	Input/Output Command Doubleword
		Format 5-17
	5.3.3.8	Input/Output Commands 5-19
	5.3.3.9	Input/Output Termination 5-20
	5.3.3.10	Input/Output Status Words 5-20
5.4	Input/Output Interr	upts

6 INSTRUCTION REPERTOIRE

6.1	Introduct		
	6.1.1		
	6.1.2	Formats	
	6.1.3	Definition	
	6.1.4		
	6.1.5	Summary E	xpressions 6-3
	6.1.6		Code
	6.1.7		Coding Conventions 6-8
6.2			
	6.2.1		Instructions
		6.2.1.1	Instruction Format 6-9
		6.2.1.2	Condition Code
		6.2.1.3	Memory to Register Transfers 6-9
	6.2.2		ransfer Instructions 6-85
		6.2.2.1	Instruction Format
		6.2.2.2	Condition Code 6-85
	6.2.3		anagement Instructions
	6.2.4		ructions
		6.2.4.1	Instruction Format
		6.2.4.2	Condition Code
	6.2.5		nstructions
		6.2.5.1	Instruction Format
		6.2.5.2	Condition Code
	6.2.6		tructions
		6.2.6.1	Instruction Format
		6.2.6.2	Condition Code
	6.2.7		ation Instructions
		6.2.7.1	Instruction Format
	(6.2.7.2	Condition Code
	6.2.8		lation Instructions
		6.2.8.1	Instruction Format
		6.2.8.2	Condition Code
		6.2.8.3	Shared Memory Configurations
		6.2.8.4 6.2.8.5	Interprocessor Semaphores
	6.2.9		Interprocessor Semaphore Considerations
	6.2.7	6.2.9.1	Instruction Format
		6.2.9.2	
		6.2.9.2	Data Formats
		0.2.7.5	Handling Logical and Arithmetic Operations
		6.2.9.4	Condition Code
	6.2.10		oint Arithmetic Instructions
	0.2.10	r ioating-r	

	6.2.10.1	Instruction Format
	6.2.10.2	Condition Codes
	6.2.10.3	Floating-Point Arithmetic Operands
6.2.11	Floating-P	Point Conversion Instructions.
	6 .2. 11.Ĭ	Instruction Format
	6.2.11.2	Condition Code
6.2.12	Control In	structions
	6.2.12.1	Instruction Format
	6.2.12.2	Condition Code
6.2.13	Interrupt (Control Instructions
	6.2.13.1	Instruction Format
	6.2.13.2	Condition Code
6.2.14	Input/Outp	but Instructions
	6.2.14.1	Command Device and Test Device
6.2.15	Class F I/C	D Instructions
6.2.16	Alterable	Control Storage/Writable Control
	Storage I	nstructions
	6.2.16.1	Instruction Format
	6.2.16.2	Condition Code
	6.2.16.3	ACS/WCS Programming

APPENDIX A

32/67 CPU Instruction Set Functionally Grouped by	
Sequential Page Number	A-1/8

APPENDIX B

32/67 CPU Instruction Set Grouped by Mnemonic in
Alphabetical Order

APPENDIX C

32/67 CPU Instruction Set Grouped by Op Code in	
Hexadecimal Order C	-1/6

APPENDIX D

32/67 CPU Instruction Set as Compared to the 32 Series	
Instructions	D-1/2

ILLUSTRATIONS

Title

2-1	Program Status Doubleword Format 2-2
2-2	Information Boundaries in Memory 2-5
2-3	Mapped Environment for Nonbase Nonextended Mode 2-11
2-4	Mapped Environment for Nonbase Extended Mode 2-12
2-5	Mapped Environment for Base Register Mode 2-13
2-6	Unmapped Environment for Nonbase Nonextended Mode 2-15
2-7	Unmapped Environment for Nonbase Extended Mode 2-16
2-8	Unmapped Environment for Base Register Mode 2-17
3-1	Memory Management Data Structures
3-2	MAP Segment Descriptor (MSD) 3-3
3-3	MAP Image Descriptor List
3-4	MAP Image Descriptor (MID)
4-1	Interrupt Structure
4-2	Scratchpad I/O Device Entry Format 4-9
4-3	Scratchpad Interrupt Entry Format 4-10
4-4	Interrupt Context Block Format-External and Nonextended
	I/O Interrupt
4-5	Interrupt Context Block Format-Class F (Extended)
	I/O Interrupts 4-11
4-6	Trap Structure
4-7	Trap Context Block Format-Supervisor Call (SVC) 4-24
4-8	Trap Context Block Format 4-24
5-1	Major Elements of the I/O Organization 5-2
5-2	Interval Timer Command Device Instruction Format
5-3	Class E Command Device Instruction Format
5-4	Transfer Control Word Format 5-8
5-5	Class E Devices, IOCD Format 5-10
5-6	Initial Program Load, IOCD Format
5-7	Test Device Instruction Format
5-8	I/O Control Words (Class F) 5-14
5-9	Class F Devices IOCD Format
5-10	Input/Output Status Words Format
6-1	Memory Reference Instruction Format
6-2	Immediate Instruction Format
6-3	Interregister Instruction Format
6-4	Positioning of Information Transferred Between Memory
	and Registers 6-11
	×

Page

x

Figure

TABLES

Title

P	age
1	arc.

4-1 4-2 4-3 4-4 5-1 5-2	Default Interrupt Vector Locations
5-2 6-1	Symbol Definitions (3 Sheets)
6-2	Assembler Coding Symbols

Table



CHAPTER 1

GENERAL DESCRIPTION

1.1 INTRODUCTION

Chapter 1 provides a general description of the Gould CONCEPT 32/67 Central Processing Unit (CPU) and the Internal Processing Unit (IPU).

1.2 SYSTEM OVERVIEW

1.2.1 General Information

The 32/67 is a high performance computer, designed with high speed transistor to transistor logic (TTL) and large machine architecture. The combination of CPU with IPU permits a higher system throughput as two programs may be run simultaneously.

The CPU and IPU have equal computational abilities but the CPU retains control of the I/O and interrupt operations. Should the CPU fail the IPU may be converted to a CPU and operation may be re-initialized.

The CPU is provided with a combination of hardwired and microprogrammed control. The microprogram resides in a programmable read only memory (PROM) bank, known as the control read only memory (CROM), from where the required microwords are accessed and sent to the CPU's control structure. The PROM cannot be dynamically changed or modified.

Alternatively the microprogram may reside in the alterable control store (ACS) or the writable control store (WCS). The primary function of the ACS is to provide a mechanism to dynamically modify or "patch" CPU microcode under software control. This obviates the necessity to field replace the PROM. The primary function of the WCS is to provide an add-on control store for the scientific accelerator (SA) option or custom microcode implementation.

Another option available with the 32/67 CPU and IPU is the floating point accelerator (FPA) which substantially improves the performance times for single and double precision floating point instructions. The FPA also enhances the performance of the fixed multiply instructions.

Processors 1 and 2 are identified by the presence or absence of a jumper on the cache SelBUS (CS) board. The absence of the jumper identifies Processor #1. The presence of the jumper identifies Processor #2. Each processor may function as a CPU or IPU selected at the turnkey panel. Processor #1 does not poll for the SelBUS (pseudo priority 23). Processor #2 uses SelBUS priority 22. The 32/67 CPU has a 150 nanosecond machine cycle time which is further enhanced by hardware logic that permits multiple CPU functions to be performed in one machine cycle. The precise instruction times are dependent upon the nature of the operation and the characteristics of the data involved. Typical instruction execution times are provided in Appendix B.

1.2.2 32/67 Characteristics

The 32/67 system includes the following characteristics:

- CPU with high speed TTL logic
- 8KW Cache memory
- 256KW Main Memory (minimum)
- Hardware memory management
- Instruction and operand prefetch
- Base register support
- Overlapped instruction prefetch, decode, vector, execution and operand put away
- Interface with standard 32 SERIES SelBUS
- Compatible with Class F I/O devices

The 32/67 system may include the following characteristics:

- IPU with high speed TTL
- Concurrent CPU/IPU operations
- 4MW Main Memory (maximum)
- High speed floating point accelerator
- Interleaved storage facilities

NOTES

- 1. Gould S.E.L. software does not support all the standard Class E I/O devices on the 32/67 computer systems. References to Class E operation in this document are for informational purposes only.
- 2. Gould S.E.L. software manuals refer to a Class D I/O device. This nomenclature is for software referencing only since Class D is in reality Class E protocol with an IOCD format for all hardware/firmware uses. These are the only Class E I/O devices that are supported by Gould S.E.L. software.

1.3 32/67 CENTRAL PROCESSING UNIT (CPU)

1.3.1 Operating Mode

The 32/67 CPU operates under control of the program status doubleword (PSD) and is capable of either privileged or unprivileged operation. During privileged operation, the CPU is permitted to perform control functions and input/output (I/O) instructions. Unprivileged operation is the normal user execution mode.

1.3.2 Nonbase And Base Register Modes

The 32/67 CPU hardware supports two instruction sets: one for nonbase register mode and one for base register mode. The mode is controlled by bit 6 in the PSD (0 = nonbase register mode, 1 = base register mode). Nonbase register mode is used to maintain software compatibility with previous Gould CONCEPT 32 SERIES computer systems. It is more restrictive than base register mode because software programs are limited to the first 128K words of logical address space. In base register mode, software programs can occupy the entire logical address space (4M words). The 32/67 CPU is provided with a set of eight high speed base registers. These registers are used in base register mode instructions to calculate the logical address.

1.3.3 General Purpose Register

The 32/67 CPU is provided with a set of eight high speed general purpose registers (GPR). These registers are used in most instructions, such as arithmetic, logical, and shift operations. Register R0 is also used as a link register between software subroutines; Register R4 is used as the mask register. In the nonbase register mode, registers R1 through R3 may be used as index registers. In the base register mode, registers R1 through R7 may be used as index registers.

1.3.4 Memory Management and Address Generation

The memory management of the 32/67 CPU permits full utilization of all available memory. This feature includes hardware memory allocation and protection (MAP). The memory management scheme of the CPU comprises the following:

- 2K word MAP block
- 512 word write protect granularity
- 2048 entry hardware MAP
- 4M word (16M byte) maximum logical address space
- 4M word (16M byte) maximum physical space

There are two memory addressing environments: mapped and unmapped. Under each, there are two options (when in nonbase register mode): extended and nonextended. The user controls the selection of the options under each environment, and it is these options which determine the rules for logical address generation.

1.3.5 Interrupts

Interrupts are the means by which real-time events, external to the CPU, are reported to software. Interrupts are events that are prioritized, scheduled and, in some cases deferrable.

1.3.6 Traps

Traps are exceptional conditions that are identified and reported to software by the CPU or IPU. All traps have the same priority, with the exception of the power fail trap. This trap overrides all other traps. Additionally, all traps are non-deferrable.

1.3.7 Input/Output (I/O) Operations

I/O operations consist of transferring data in blocks of bytes, halfwords, or words between peripheral devices and main memory. Once initiated, such transfers occur automatically, which leaves the CPU free for other tasks.

1.4 32/67 INTERNAL PROCESSING UNIT (IPU)

1.4.1 Operating Mode

The 32/67 IPU is functionally identical to the CPU. The CPU or IPU can be selected as the system CPU through turnkey panel switch selection. The IPU has the same capabilities as the CPU with the following exceptions:

- The IPU traps all class 3, E and F instructions
- The IPU traps all BEI instructions

The IPU is an option for the 32/6750 computer system. The IPU is a part of the 32/6780 computer system. The 32/6705 is a CPU only computer system.

Because the IPU is identical to the CPU, all information contained in this reference manual pertains to both the CPU and the IPU except where specifically noted.

CHAPTER 2

CENTRAL PROCESSOR

2.1 INTRODUCTION

This chapter includes basic information concerning the Gould CONCEPT 32/67 Central Processing Unit (CPU) control modes, followed by a discussion of the instruction repertoire, the memory reference instruction format, and addressing modes. Brief descriptions of the program status doubleword (PSD), condition codes, and privileged/unprivileged operation are given. The instruction repertoire portion includes an accounting of the instruction set with a discussion of memory word boundaries. The memory reference instruction is compared for base register mode and nonbase register mode, followed by the direct, indirect, and indexed addressing techniques.

2.2 CPU CONTROL MODES

2.2.1 Program Status Doubleword

The CPU operates under the control of the program status doubleword (PSD). The PSD records machine conditions that must be preserved prior to the context switching. The format of the PSD is shown in Figure 2-1.

2.2.2 Condition Codes

The four condition code bits in the PSD (bits 1 through 4) are set upon execution of most instructions. For arithmetic operations, the condition codes are set as follows:


- CC1 is set if an arithmetic exception occurs.
- CC2 is set if the result is greater than zero.
- CC3 is set if the result is less than zero.
- CC4 is set if the result is equal to zero.

The branch condition true (BCT), branch condition false (BCF), and the branch function true (BFT) instructions allow testing and branching on the condition codes.

2.2.3 Privileged/Unprivileged Operations

The CPU is capable of either privileged or unprivileged operation. During privileged operation, the CPU is permitted to perform control functions and input/output (I/O) instructions. Unprivileged operation is the normal user execution mode. In this mode, memory protection is in effect and all privileged operations are prohibited.

Bit 0 in the PSD is the privileged state bit. If the privileged state bit is set, privileged instructions can be executed and a privileged user may write to protected memory. If the privileged state bit is reset, any attempt to execute a privileged instruction will cause a privileged violation trap. The following instructions are privileged:





- 1. All interrupt related instructions such as enable interrupt or request interrupt.
- 2. All instructions that can modify the memory mapping registers.
- 3. All input/output instructions.
- 4. All instructions that can place the machine in a state that requires operator intervention to continue processing, such as HALT, or change the machine operating environment.

Certain events can change the CPU from the unprivileged to the privileged state by loading a new program status doubleword. These events are as follows:

- 1. An interrupt from an external event or the I/O system.
- 2. A hardware trap caused by addressing nonpresent memory, executing an undefined instruction, executing a privileged instruction by a nonprivileged program, or writing to protected memory.
- 3. A hardware trap caused by a nonrecoverable condition such as an uncorrectable error on a memory read, or an arithmetic exception.
- 4. The execution of the supervisor call instruction by a user requesting monitor services.
- 5. System reset sets the privileged state bit.

The execution of either a load program status doubleword (LPSD) or a load program status doubleword and change MAP (LPSDCM) instruction can cause the system to change from the privileged to the unprivileged state.

2.3 INSTRUCTION REPERTOIRE AND FORMATS

The functional classifications and corresponding number of instructions for the 32/67 CPU are as follows:

Classification	Number of Instructions
Fixed-point arithmetic	30
Floating-point arithmetic	16
Boolean (logical)	17
Load/store	37
Bit manipulation	8
Shift	13
Interrupt	7
Compare	11
Branch	10
Register transfer	15
Input/output	2
Control	20
Memory management	4
Floating-point conversion	4
Class F I/O	13
Writable control storage	3
Total	210

The instructions are classified as either word instructions (32 bits) or halfword instructions (16 bits). The word instructions primarily refer to memory operands; the halfword instructions primarily deal with register operands. Program memory can be conserved by packing two consecutive halfword instructions into one memory location (word).

The instruction lookahead technique allows for fast instruction execution. Instruction fetches are made concurrently with instruction execution and the decoding of a previously fetched instruction.

Of particular significance are the bit manipulation instructions because they provide the capability to selectively set, zero, add, or test any bit in memory or in a register.

2.4 MEMORY BOUNDARIES

2.4.1 Instructions

Each fullword instruction (32 bits) must be stored in memory on a word boundary (address with bits 30 and 31 equal to zero). Memory information boundaries are illustrated in Figure 2-2.

Halfword instructions may be stored two per word. However, when a halfword is followed by a word instruction, the assembler positions the halfword instruction in the left half of the word and stores a no operation (NOP) instruction in the right half of the word. This maintains the word boundary discipline.

Memory reference instructions which address a byte in memory do not alter the other three bytes in the memory word containing the specified byte. Memory instructions which address a halfword do not alter the other halfword of the memory location. The exception to the preceding is the add bit in memory instruction. This is actually a 32-bit add; therefore, it may propagate a carry as far as the most-significant bit of the word containing the specified bit.

2.4.2 Operands

Word operands must be stored in memory on a word boundary. The most significant word of a doubleword operand must be stored in a memory location having an even word address with the least significant word stored in the next sequentially higher (i.e., odd word) location. Some examples of memory addressing follow:

Byte	Halfword	Word	Doubleword
00000	00000	00000	00000
00001 00002	00002		
00002	00002		
00004	00004	00004	
00005			
00006	00006		
00007			
00008	00008	00008	00008
00009			
0000A	0000A		
0000B			
0000C	0000C	0000C	
0000D			
0000E	0000E		
0000F			
00010	00010	00010	00010

Gould CONCEPT 32/67 Reference Manual




Figure 2-2. Information Boundaries in Memory

Byte, halfword, or word operands are always right justified when handled in the 32/67 32bit data structure. Doublewords are processed as two single words (LSW processed first then MSW) with carry and zero detect transmission between LSW and MSW if applicable.

2.4.3 Instruction Formats

The 32/67 CPU supports two instruction sets: one when utilizing the base register mode, and the other when operating with the nonbase register mode. The mode is controlled by bit 6 in the PSD (0= nonbase register mode, 1= base register mode).

2.4.4 Program Counter

The program counter contains the logical address of the instruction about to be executed. The PC field occupies bits 8 through 30 of the PSD (see Figure 2-1). In the base register mode, the maximum PC value is 16M bytes and in the nonbase register mode, the maximum PC value allowed is 512 K bytes.

2.5 MEMORY REFERENCE INSTRUCTIONS

With the implementation of the base register mode, the application of memory reference instructions requires two distinct formats. The operation code (bits 0 through 5) in both formats is identical for recognition of each separate instruction. Also, bits 6 through 8 identify the GPR to be used as an operand source or destination.

2.5.1 Nonbase Register Mode

In the nonbase register mode, bits 9 and 10 specify the GPR to be used as an index register, bit 11 is the indirect bit, and bits 12-31 define the operand address and data type. The effective address of the operand depends on the values of I, X, and bits 12-31.

OP CODE	R >	X I F	OPERAND ADDRESS								
0 1 2 3 4 5	6 7 8 9	10 11 1	13 14 15 16 17 18 19	20 21 22 23 24 25 26 27 28	29 30 31						

2.5.1.1 F AND C BITS

The format of the F and C bits is designed so that any selected data type (byte, halfword, word, or doubleword) can be conveniently specified by combinations of the F and C bits as follows:

F	<u>C</u>	Data Type	
0	00	32-bit word	
0	01	Left halfword (bits 0-15)	
0	10	64-bit doubleword	
0	11	Right halfword (bits 16-31)	
1	00	Byte 0 (bits 0-7)	
1	01	Byte 1 (bits 8-15)	
1	10	Byte 2 (bits 16-23)	
1	11	Byte 3 (bits 24-31)	

830555

NOTE

For restrictions of the F and C bits refer to indirect addressing and address specification traps in chapters 2 and 4 respectively.

2.5.1.2 DIRECT ADDRESSING

When bits 9 and 10 (X field) are zero (no indexing), and bit 11 (I field) is zero (no indirect), the effective memory address is taken directly from bits 13 through 29 of the memory reference instruction.

For example, the store word instruction is coded: STW 0,0 and is assembled as hexadecimal D4000000. When executed, this instruction stores the contents of GPR0 directly into memory word location 0.

Likewise, the store byte instruction is coded: STB 0,1 and is assembled as hexadecimal D4080001. Note that the F and C fields of this instruction have been altered. When executed, this instruction stores the least significant byte of GPR0 directly into memory byte location 1.

2.5.1.3 INDEXED ADDRESSING

When bits 9 and 10 (X field) are nonzero, indexed addressing is in effect. Bits 13 through 31 of the instruction are used to produce a memory address by adding to these bits the contents of the GPR, bits 12 through 31, specified by the X field. Only GPRs 1, 2, and 3 function as index registers.

Any data type may be indexed in sequential fashion by adjusting the index value by the size of the data type. This can be done by adding the bit position that corresponds to the displacement value for the applicable data type to the index register. These are as follows:

Data Type	Bit Position	Displacement Value
Byte	31	1
Halfword	30	2
Word	29	4
Doubleword	28	8


For indexed addressing, except for extended indexing, the displacement value is a twos complement integer within one of the GPRs used for indexing. For word indexing, bit 29 of the index register is the least significant bit of the address. If bit 29 of GPR3 is set to one to provide a displacement of one word, the indexed store word instruction is coded as: STW 0, 0, 3. This now stores the contents of GPR0 in the memory location indexed by the contents of GPR3. The instruction would assemble as D4600000. The calculated logical effective word operand address (after indexing) is 00004. Therefore, the contents of GPR0 are stored in memory location 0004.

During indexing, only the C bits may change; the F bit is unaffected. If the original mode of addressing was the byte mode, indexing may only specify which particular byte is being addressed. If the mode was not originally a byte attribute, indexing can select a halfword, word, or doubleword attribute, depending on which C bits are set.

For example, the load word instruction for indexing is coded: LW 5, X'1000', 2. The contents of register 2 contain X'0000 2000'. The word from memory location 3000 will be loaded into register 5.

2.5.1.4 INDIRECT ADDRESSING

When bit 11 (I field) is one, addressing is indirect, and the CPU retrieves an indirect word specified by the operand address. In this indirect word, bits 9 and 10 select the index register, bit 11 is the indirect bit, and bits 12 through 31 specify an operand address.



For example, to use the indirect addressing capability, the store word instruction would be coded: STW 0,*0. This causes bit 11, the indirect bit, to be set to one. When this instruction is executed, it stores the contents of GPR0 into the location specified by the address found in memory location 0.

Multilevel indirect addressing can be performed when each new address taken from memory has the indirect bit set to one. The process of fetching indirect addresses continues until a memory address has bit 11 set to zero. This address is the logical effective operand address.

An indirect fetch is always a word fetch, and an indirect word can specify a byte, halfword, or doubleword attribute. An indirect word can specify new F and C bits, or if the indirect word has F bit equal to 0 and C bits equal to 00, then the previous addressing attribute will be used. Indirect addressing is the only way to change the F and C bits.

For example, to use indirect addressing, the load word instruction is coded: LW 5,*X'1000'. Memory location X'1000' contains X'0008 3000'; therefore, byte 0 from memory location 3000 is loaded, right justified and zero filled, into register 5.

2.5.1.5 INDIRECT AND INDEXED ADDRESSING

Indirect addressing can be combined with indexing at any indirect level. An example of indirect addressing with indexing follows.

Location Counter	Machine Instruction	Byte Address	Label	Operation	Operand
P00000 P00000 P00004 P00008 P0000C P00010 P00014 P00018	C9800004 AC90000C C8061055 00100010 00700014 00000000 0000001C	P0000C P00010 P00014 P0001C	STRT LOC1 LOC2 LOC3	PROGRAM REL LI LW SVC ACW ACW DATAW ACW	R3,4 R1,*LOC1 1,X'55' *LOC2 *LOC3,R3 0 LOC4
P0001C P00020	0000FFFF	P00000	LOC4	DATAW END	X'0000FFFF' STRT

Gould CONCEPT 32/67 Reference Manual The first executable instruction is the load immediate (LI) to load a value of 4 into GPR3. The next instruction to be executed is the load word (LW). The indirect bit of this instruction is set; therefore, the operand address in the LW points to an indirect word at location P0000C (LOC1). Since the indirect bit is set in the indirect word at LOC1, the indirect addressing chain is continued. The next indirect word at label LOC2 has the indirect bit set and also specifies GPR3 as the index register. So, the contents of the address word field of this indirect word are added to the contents of GPR3 to form the address of the third indirect word in the indirect bit in the indirect word at this location is not set, indicating that the contents of the indirect word is the effective address of the target operand. The effective address points to label LOC4. The contents at this location are loaded into GPR1. At this point in the execution of the instructions, GPR1 contains the hexadecimal value 0000FFFF.

The ACW statement is a macro assembler directive used to generate an address constant. The DATAW is also a macro assembler directive, and the SVC 1,X'55' is a call to the monitor exit service in MPX.

2.5.2 Base Register Mode

In the base register mode the 32/67 CPU allows GPRs 1 through 7 to be used as index registers. Bits 9 through 11 of the memory reference instruction represent the index register field. The F bit (bit 12) is a part of the operation code.

			OP	со	Dŧ	E			R			x		F		BR		•				OFFSET									(с	
()	1	2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
																																820	430

The contents of the base register field (bits 13 through 15) identify one of the seven registers to be used as a reference address within the program address space. The offset field contains the positive displacement value that is added to the contents of the specified base register to form the address of the operand. If the base register field contains all zeros, a 32-bit value of zero is used as the base address in the logical address calculation.

2.5.2.1 ADDRESS ALIGNMENT

The 32/67 CPU checks the alignment of the effective address of the operand against the alignment specified in the instruction. If the compare does not agree, the hardware will generate the address specification trap.

2.5.2.2 BASE REGISTER FORMAT

Base address field of the base register format is 24 bits.

2.6 MEMORY ADDRESS GENERATION

There are two memory addressing environments: mapped and unmapped. There are two options when in nonbase register mode: extended and nonextended. The user controls the selection of the options under each environment, and it is these options which determine the rules for logical address generation.

The memory environment is controlled by the software operating system which determines the rules for transposing logical addresses into physical addresses.

When the user's task is loaded into memory, it may be dispersed into noncontiguous map blocks throughout physical memory. All of the MAP blocks used for a specific user's task are considered the physical (real) space of that task.

Physical blocks of memory can be common to many logical address spaces. Thus, multiple users may have access to some of the same physical address space and share those common blocks of memory.

2.6.1 Mapped Environment

The memory management hardware is used to convert a task's address space to the assigned physical MAP blocks. The set of valid addresses is known as the logical address space of the task. Figures 2-3 through 2-5 illustrate how the memory management hardware uses a memory MAP (random access memory) to transform logical space (addresses) into physical space (addresses) for nonbase-nonextended (Figure 2-3), nonbase-extended (Figure 2-4) and base register mode (Figure 2-5).

The CPU is operating in the mapped environment when bit 32 of the PSD2 is set. The mapped environment specifies that the user's program has been partitioned into MAP blocks of 2K words per block and the blocks may be distributed throughout physical memory. In the mapped environment, the CPU loads the physical MAP registers through a table called the MAP image descriptor list (MIDL). Each MAP image descriptor of the MIDL defines a unique MAP register image. Thus, all MAP entries may be linked together contiguously in the logical memory space. Consecutive entries in the MIDL will produce a contiguous logical address space.

2.6.2 Unmapped Environment

When the CPU is operating in the unmapped environment, the MAP registers are not used. No address transformation takes place; therefore, the logical address is identical to the physical address. The CPU is in the unmapped environment when bit 32 of the PSD2 is zero. No memory protection is provided in this environment. Figures 2-6 through 2-8 illustrate the translation of a logical address to a physical address for nonbase-nonextended (Figure 2-6), nonbase-extended (Figure 2-7), and base register mode (Figure 2-8).




Figure 2-3. Mapped Environment for Nonbase Nonextended Mode




Figure 2-4. Mapped Environment for Nonbase Extended Mode




Figure 2-5. Mapped Environment for Base Register Mode

2.6.3 Nonextended Addressing Option

The nonextended option is in effect when bits 5 and 6 of the PSD1 are zero.

In the nonbase register mode, the nonextended option allows the CPU to access only those instructions and operands (bit, byte, halfword, word, or doubleword) in the primary address space. A 19-bit address field is provided in all memory reference instructions for this purpose. Refer to Figures 2-3 and 2-6 for the nonextended addressing calculation.

When bit 6 is set to one, bit 5 has no relevancy and the system is in the base register mode, which provides a 24-bit address field. Refer to Figures 2-5 and 2-8 for the base register mode address calculation.

2.6.4 Extended Addressing Option

Refer to Figures 2-4 and 2-7 for the extended addressing calculation. The logical address space beyond the first 128K words in the nonbase register mode may be used for operands only.

The upper limit of the extended space is 4M words.

In the nonbase register mode, indexed addressing is necessary to achieve addressing above 128K words. In each memory reference instruction, bits 9 and 10 designate one of three general purpose registers to be used as an index register. The extended option is in effect when bit 5 of the PSD1 is set to one and bit 6 is zero. Only bits 8 through 31 of the index register are used.

In the base register mode, the extended addressing option is not required, therefore not used.

2.6.5 Write Protection

The memory protection system provides write protection for individual memory map blocks. However, write protection is overridden when the CPU is operating in the privileged state.

When the CPU is operating in the mapped environment, each map block of logical program address space can be write-protected for any quarter (512W) of any MAP block. This is done by the setting of the appropriate protect/unprotect bit in the MAP image descriptor for that particular map block. Details of the MAP image descriptor are provided in CHAPTER 3.

If a task attempts to read or write to a location which is not defined in its logical address space, a MAP fault trap will occur. This prevents one task from accessing memory that is not part of its address space. If a task attempts to write to an area within its own address space and the operating system has defined that location as protected, a privilege violation trap will occur. This prevents the task from destroying critical locations within its own logical address space.

No protection is provided in the unmapped environment; direct access to all available physical address space is attainable, through extended indexing.





Figure 2-6. Unmapped Environment for Nonbase Nonextended Mode








Figure 2-8. Unmapped Environment for Base Register Mode

CHAPTER 3

MEMORY MANAGEMENT

3.1 HARDWARE MEMORY MANAGEMENT

The hardware memory management of the Gould CONCEPT 32/67 CPU permits full utilization of all available memory. This feature includes hardware memory allocation and protection (MAP). The hardware memory management allows user programs to be loaded into and executed from anywhere in physical memory.

3.2 MEMORY MAPPING SCHEME

The memory mapping scheme for the 32/67 CPU consists of the following principal parameters:

- 2048 MAP blocks each of 2KW length
- 512 word write protect granularity.
- 4M word (16M byte) maximum logical address space.
- 4M word (16M byte) maximum physical space.

3.3 MEMORY MAPPING DATA STRUCTURES

Figure 3-1 depicts the software memory mapping data structures used by the CPU to load its MAP. The master process list (MPL) and the MAP image descriptor list (MIDL) must be kept in memory on doubleword boundaries. These contain the information for the CPU to initialize the MAP. MPL 0 is normally reserved for the operating system (OS). The remaining MPSs are used for tasks (programs) within the OS.

3.4 CURRENT PROCESS INDEX

The second word of the program status doubleword (PSD) contains the 14-bit current process index (CPIX) field. The CPIX is the index that locates the MAP segment descriptors (MSDs) in the master process list (MPL) in order to provide a link from the PSD to the MAP image descriptors (MIDs). As the CPIX must point to a doubleword boundary, the three least-significant bits of the 14-bit CPIX field are always zero.

3.5 MASTER PROCESS LIST

The MAP segment descriptors (MSDs) are contained in the MPL. The address of the MPL is set at system reset time by loading a predetermined scratchpad cell (F3-hex) with the 24-bit physical MPL address. This location points to MSD 0. Therefore, when the CPIX equals 0, the MIDs for MSD 0 are used. If the CPIX is not equal to 0, then the CPIX and location F3 (hex) are added together and the resultant points to an MSD entry other than zero (on a doubleword boundary).

Gould CONCEPT 32/67 Reference Manual The format of an MSD entry is illustrated in Figure 3-2. Bit 0 of word 0 in an MSD is interpreted one way for MSD 0 and another way for all other MSDs. For MSD 0, bit 0 is called the retain bit, and for any other MSD, this bit is called the include bit. When a MAP change is required as a result of a Load Program Status Doubleword and Change MAP (LPSDCM) instruction or a context switch, the firmware determines the appropriate MSD to retrieve by adding the CPIX portion of PSD word 2 to the MPL base address located in scratchpad (location F3-hex). The resultant MSD is retrieved. Firmware analyzes bit 0 (include bit) of the retrieved MSD. If bit 0 is equal to zero, then all maps described by the CPIX are used. The hit RAM is zeroed and the lookaside buffer pointer points to the CPIX MSD.

If bit 0 of the selected MSD is equal to one, then firmware retrieves MSD 0. Bit 0 (retain bit) of MSD 0 is analyzed. If bit 0 is equal to zero which occurs once during system initialization and after any changes to the MSD 0 MAP blocks, then an absolute load of all MAPs described by MSD 0 occurs and the CPIX offset is computed.

If bit 0 of MSD 0 is equal to one, then the MAP blocks of MSD 0 should be retained and the computed CPIX offset used. Therefore, the user task executing uses the MAP blocks defined by the computed CPIX offset MSD to translate the logical address of the instruction/operand into a physical memory address while retaining the MAP blocks of the OS (MSD 0).

The only time bit 0 of MSD 0 is equal to zero and the computed CPIX (CPIX not equal to zero) offset MSD bit 0 is equal to one is during offline diagnostic testing and once after each reset to verify and test CPIX MAP blocking.

A fault condition occurs if the CPIX is equal to 0 and bit 0 of MSD 0 is equal to one.

Bits 1 through 15 of word 0 in the MSD format are reserved for future use. Bits 16 through 31, the segment count, contain the number of MAP block entries in the MIDL.


Word 1 of the MSD contains the MIDL pointer which is the physical address of the first MAP image descriptor (MID) in the MIDL. The MIDL pointer must point to a word address (bits 30 and 31 are set to zero).

3.6 MAP IMAGE DESCRIPTOR LIST

The MIDL is used to map logical addresses into physical memory addresses. Each MIDL entry associates a MAP block of the logical address space with a MAP block of physical memory. The logical address space is defined by building the MIDL as shown in Figure 3-3.

3.7 MAP IMAGE DESCRIPTOR

Each MAP image descriptor (MID) shown in Figure 3-4 is a halfword that contains an 11bit MAP block entry, a MAP block valid or nonvalid bit, and four write protect/unprotect bits. By selecting one of the four protect/unprotect bits, any quarter of any MAP block may be designated as write protected. The MAP blocks contained within the MID may or may not contain valid information for address translation. A look-aside buffer technique (refer to section 3.9) is used to determine if the MAP block in the referenced MIDL is valid. If so, a MAP hit occurs and logical to physical address translation is performed. If not, a MAP miss occurs and the firmware executes a memory reference transaction to load the selected MID with a valid MAP block. Afterwards, the logical to physical address translation is performed.









Figure 3-2. MAP Segment Descriptor (MSD)

WORD 16	V A L I D	P R O T E C T		İ				1	1	BLOO	I	t	1						P R O T E C T		P R O T E C T						1	_1		L			
0			ŕ	3	Ť	5	6 Map	7 	8 0CK		10	11		2 1.	3 14	+ 1	T	Ť	18	19	20		ZZ Map				20	. 21	28	29	30	31	\mathbf{I}
1			i			-	Map	BL	оск	2							+	1	_		 		Мар										1
ŕ			r	r													 -	-															ĩ
N			Ĺ	Ĺ	İ	İ.	Мар	BL	оск	2N							Ĺ	1			 	 	Мар	BL	оск	2N+	-1						J
																																00	

Figure 3-3. MAP Image Descriptor List





3.8 MAP INITIALIZATION

When a new PSD is being entered into the CPU, the CPU is faced with one of three possible actions relating to the MAP.

- 1. When the unmapped mode is set, the CPU deactivates the MAP for the duration of the execution of this PSD. (An unmapped indication in the PSD overrides the load program status doubleword and change MAP (LPSDCM) instruction.)
- 2. When the LPSD instruction is used to load the PSD and the mapped mode is set, the CPU activates the MAP circuitry and uses whatever is in the MAP.
- 3. With the exception of the two preceding cases, the entry of a new PSD into the CPU results in new information being loaded into the MAP.

The CPU remembers the number of MAP entries that have been loaded and will not allow the process to access an entry in the MAP above that number. If a logical address of the process causes the CPU to generate a MAP index that is greater than that number, the CPU will assert the MAP fault trap.

3.9 The Look-Aside Buffer

The 32/67 CPU has the capability of addressing 16 MB of memory when operating in the mapped environment. The intent of the look-aside buffer is to minimize load MAP time (context switch time) without seriously impacting memory access time.

When entering the mapped environment, firmware determines the need to load MSD 0. If MSD 0 is required the firmware fetches the MSD 0 related MIDs and writes them into the MAP. The page address of the last MID described by MSD 0 is loaded into the MSD 0 page limit cell located in scratch pad. The CPIX page limit cell is scratchpad and the CPIX base address located in scratchpad must be loaded with their appropriate values. This process is handled entirely by the firmware. The CPIX page limit cell contains the highest numbered MID available to the active task. The CPIX base address cell contains the starting address of the CPIX's MIDL minus the depth of the MIDL for MSD 0.

When an operand or an instruction address is sent to the look-aside buffer for translation, the page address field (bits 08-18) is sent to the MAP array and to the MAP hit/miss RAM. If the MAP entry is available and has no errors associated with it, the translated address is passed on to memory. If there are errors detected, the memory reference is aborted and the appropriate bit in the TRAP register is set.

If the MAP register is not available, the map miss firmware adds the CPIX base address value to the missing page address to find the location in memory of the missing CPIX MAP entry. The resulting address is sent to memory as a standard operand read request. The word returned contains the required MID and the adjacent MID and is loaded into the MAP register array. The associated MAP hit/miss flags are set to full. The original memory reference operation is reinitiated by the hardware and the normal sequence is continued. One set of map hit/miss RAMs exist.

At context switch time, the firmware examines the new PSD to determine the need for a MAP reload. If the retain bit (bit 47 of the new PSD) is set, the contents of the hit/miss RAM and MAP is retained. The CPIX base address and CPIX page limit registers are not changed. If the retain bit is not set and the new PSD is a result of the load PSD and change MAP (LPSDCM) instruction the hit/miss RAM is cleared and the process described above is repeated. MSD 0 is not affected by this clear routine and remain ready for the next context switch.

The operating system must be aware of the need to maintain the CPIX image in memory as long as the task is active, because the look aside buffer needs to reference that table whenever the MAP miss occurs.

CHAPTER 4

INTERRUPTS AND TRAPS

4.1 INTRODUCTION

This chapter describes the trap and interrupt structure of the Gould CONCEPT 32/67 CPU. Interrupts and traps are defined, methods of handling are described, and formats are provided. Traps and interrupts report asynchronous or synchronous events to the software. Interrupts are requests that are generated external to the CPU, whereas traps are either internally generated error conditions or requests, such as supervisor call, which warrant an immediate response. The events that caused the trap or interrupt can be generated asynchronously by hardware or synchronously scheduled by software when a trap or interrupt control instruction is executed. A trap or interrupt causes the transfer of control (context switching) to a trap or interrupt handler.

4.2 INTERRUPTS

Interrupts are the means by which real-time events, external to the CPU, are reported to software. The notification of these events are prioritized, scheduled and, in some cases deferrable. An individual interrupt request may result from an asynchronous event that was originally initiated under software control. Interrupts must contend for recognition by the CPU. Of those interrupts contending for recognized and executed. This activity is a hardware function that is transparent to the software. There is no hardware stack in the CPU for pending interrupts. Only the highest priority interrupt level is recognized by the CPU hardware. Devices seeking service that do not have the highest priority level must continue to assert their interrupt priority level until they become the highest priority interrupt requesting service.

Interrupts are always associated with one of the following:

- 1. Extended I/O channels (class F).
- 2. Nonextended I/O channels (class 3 and E).
- 3. Real-time option module (RTOM) or input/output processor (IOP), user defined, real-time interrupts.
- 4. Real-time clock.
- 5. Interval timer (class 3).

It is important to note the distinction between the terms interrupt level and interrupt request. An interrupt level is the prioritized seven-bit number assigned to individual SelBUS devices (i.e., extended and nonextended I/O channels, RTOM, IOP, and interval timer). When a SelBUS device wants to contend for access to the CPU, it drives this seven-bit number on discrete SelBUS lines provided for this purpose. This is known as the priority interrupt level polling sequence. This process is transparent to both software and the CPU hardware. At the end of the polling sequence, the highest priority interrupt

Gould CONCEPT 32/67 Reference Manual level will be driving the interrupt level lines. The lower priority level will stop contending. At this point, the SelBUS device driving the highest priority level will drive the interrupt request line, provided that level has not been activated by software (the activated condition is defined later). This interrupt request actually interrupts the CPU. Once the CPU firmware is ready to respond to the interrupt request, it will then read the interrupt level associated with the current interrupt request and use this number to address the CPU scratchpad. The CPU scratchpad contains information termed an interrupt entry which further identifies the device that has made the interrupt request. There are 112 prioritized interrupt levels available in the 32/67 CPU. They are assigned to devices external to the CPU that must interact directly with software. Table 4-1 shows the interrupt assignments and their relative priority. Priority 00 is the highest and priority 6F is the lowest. The purpose of an interrupt request, once it is recognized, is to cause to:

- 1. Temporarily suspend execution of the current routine.
- 2. Save specific data relevant to the suspended routine.
- 3. Vector to the appropriate routine for servicing the interrupt.

Software then will:

- 1. Execute the interrupt service routine.
- 2. Restore specific data relevant to the suspended routine.
- 3. Return to the suspended routine at the point of interruption and continue.

4.3 INTERRUPT CONTROL INSTRUCTION

Macro level instructions are provided to control and schedule the reporting of interrupts. The interrupt control instructions and other interrupt related instructions are listed and briefly described below. These instructions are presented in three groups:

- 1. Interrupt control instructions for nonextended I/O, RTOM, and IOP real-time interrupts.
- 2. Interrupt control instructions for extended I/O channels.
- 3. Interrupt related instructions.

4.3.1 Interrupt Control Instructions For Non-Extended I/O, RTOM, and IOP Real-Time Interrupts

The interrupt control instructions for nonextended I/O, RTOM and IOP real-time interrupts are privileged. None of these instructions in this group affects extended I/O (class F) devices.

4.3.1.1 ENABLE INTERRUPT INSTRUCTION (EI)

The enable interrupt instruction enables the interrupt level specified in the instruction.

4.3.1.2 DISABLE INTERRUPT INSTRUCTION (DI)

The disable interrupt instruction disables the interrupt level specified in the instruction and clears any unserviced interrupt request associated with that interrupt level.

Table 4-1 Default Interrupt Vector Locations

Interrupt Vector Table

Relative Priority	Default Interrupt Vector Location (IVL)	Associated Interrupt
00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14 15 16 17 18 19	100 104 108 10C 110 114 118 11C 120 124 128 12C 130 124 128 12C 130 134 138 13C 140 144 148 14C 150 154 158 15C 160 164	External/software interrupt 0 External/software interrupt 1 External/software interrupt 2 External/software interrupt 3 I/O channel 0 interrupt I/O channel 1 interrupt I/O channel 2 interrupt I/O channel 3 interrupt I/O channel 4 interrupt I/O channel 6 interrupt I/O channel 6 interrupt I/O channel 7 interrupt I/O channel 7 interrupt I/O channel 8 interrupt I/O channel B interrupt I/O channel B interrupt I/O channel C interrupt I/O channel F interrupt I/O channel F interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt External/software interrupt
6E 6F	2B8 2BC	External/software interrupts *Interval timer interrupt

* The interval timer interrupt level always has the highest number (lowest priority level) assigned.

Highest interrupt level number, lowest priority = 6F

Extended I/O (F-Class) may occupy any interrupt level

Non-extended I/O E-Class (D-Class) must occupy levels 5 through $13_{(16)}$ (I/O channels 1 through $F_{(16)}$)

Interrupts and Traps

4.3.1.3 REQUEST INTERRUPT INSTRUCTION (RI)

This instruction causes an interrupt request signal to be generated for the interrupt level specified in the instruction. If the interrupt level is not enabled the request remains pending until enabled or cleared by a DI instruction.

4.3.1.4 ACTIVATE INTERRUPT INSTRUCTION (AI)

This instruction activates the interrupt priority level specified by the instruction regardless of whether that interrupt level is enabled or disabled. The active condition of the specified priority level blocks interrupts at that level and all lower priority levels from being serviced until the specified level is deactivated.

4.3.1.5 DEACTIVATE INTERRUPT INSTRUCTION (DAI)

This instruction deactivates the interrupt level specified in the instruction regardless of whether the interrupt level is enabled or disabled. It does not affect any current or pending interrupt requests. The deactivate interrupt instruction and the instruction immediately following are executed as an uninterruptible pair.

4.3.2 Interrupt Control Instructions For Extended I/O Channels

The instructions in this group are privileged.

4.3.2.1 ENABLE CHANNEL INTERRUPT INSTRUCTION (ECI)

This instruction enables the addressed channel to create interrupt requests. The channel should be initialized via SIO initialize channel (INCH) before executing an ECI to provide status address.

4.3.2.2 DISABLE CHANNEL INTERRUPT INSTRUCTION (DCI)

This instruction disables the addressed channel from creating interrupt requests. The instruction does not clear unserviced interrupts.

4.3.2.3 ACTIVATE CHANNEL INTERRUPT INSTRUCTION (ACI)

This instruction causes the addressed channel to contend for service by asserting its interrupt priority level, but prohibits the addressed channel from driving the interrupt request line once it gains access to the CPU. This blocks the addressed channel and all lower priority levels from requesting an interrupt. This instruction is executed regardless of whether the addressed channel is enabled or disabled.

4.3.2.4 DEACTIVATE CHANNEL INTERRUPT INSTRUCTION (DACI)

This instruction causes the addressed channel to remove its interrupt priority level from contention. If an interrupt request is already queued, it will begin actively requesting service provided it has been enabled. The deactivate channel interrupt instruction is non deferrable. The deactivate channel interrupt instruction and the instruction immediately following are executed as an uninterruptible pair.

4.3.2.5 DEFERMENT

Extended I/O channels have the option of either accepting or deferring the following interrupt control instructions:

- 1. Enable channel interrupt (enables pending requests).
- 2. Disable channel interrupt.
- 3. Activate channel interrupt (blocks the same level and all lower level interrupts).

The condition codes are used to notify software of the acceptance or deferment of the interrupt control request. The software may either immediately execute the instruction again or queue it for execution later. This differs from interrupt control of non extended I/O devices where the CPU is required to wait until the interrupt control request is accepted.

4.3.3 Interrupt Related Instructions

4.3.3.1 BLOCK EXTERNAL INTERRUPT INSTRUCTION (BEI)

This instruction prevents the CPU hardware from acknowledging any interrupt requests that are generated by I/O channels or RTOMs. In addition, the IPU trap and console attention trap are not acknowledged during blocked status. When excecuted in the IPU the BEI is trapped as an undefined IPU instruction trap.

4.3.3.2 UNBLOCK EXTERNAL INTERRUPTS INSTRUCTION (UEI)

This instruction allows the CPU hardware to acknowledge all interrupt requests generated by I/O channels or RTOMs. In the IPU this instruction clears blocking invoked by load program status doubleword (LSPD), context switching, etc.

4.3.3.3 LOAD PROGRAM STATUS DOUBLEWORD (LPSD)

This instruction causes the program status doubleword (PSD) addressed by the instruction to be loaded into the PSD register in the CPU. Bits 48 and 49 of the PSD are used to specify whether interrupts are blocked or unblocked.

4.3.3.4 LOAD PROGRAM STATUS DOUBLEWORD AND CHANGE MAP (LPSDCM)

This instruction causes the program status doubleword (PSD) addressed by the instruction to be loaded into the PSD register. Bits 48 and 49 of the PSD are used to specify whether interrupts are blocked or unblocked. In addition, this instruction causes the MAP to be loaded provided certain conditions are met (refer to LPSDCM instruction in Chapter 6).

4.4 INTERRUPT CONTEXT SWITCHING

Interrupt context switching occurs after an interrupt is recognized by the CPU. It is a process that involves capturing the parameter of the current operating environment (specified in the PSD), and saving them for later use and vectoring to the interrupt service routine.




Figure 4-1. Interrupt Structure

The basic elements used to execute an interrupt context switch are the following:

- 1. CPU Scratchpad.
- 2. Interrupt vector table (IVT).
- 3. Interrupt vector location (IVL).
- 4. Interrupt context block (ICB).

The scratchpad is physically located in the CPU; however, the IVT, IVL, and ICB are located in main memory. These basic elements use a 24-bit real address. Figure 4-1 illustrates the interrelationship among these elements.

4.4.1 CPU Scratchpad

The 32/67 scratchpad is illustrated on Table 4-2. Locations F0₁₆ and F1₁₆ contain a trap vector table base address and an interrupt vector table base address respectively. These two tables are in the main memory and contain the real addresses of the trap or interrupt context block.

The CPU scratchpad contains interrupt entries and the base address of the interrupt vector table. The interrupt entry includes the physical address of the device that issued the interrupt, as well as other information about that device; the physical address is required in order to communicate with the device. The CPU uses the base address of the IVT and the interrupt level to calculate the address of the desired location within the IVT. The base address of the IVT may be assigned by software; if it is not, then the CPU uses the default address of X'100' as the IVT base address. Once a software assignment is made, a system reset does not reestablish the default address if software loads the correct scratchpad keyword.

The purpose of the device entry (see Figure 4-2) is to map a software channel/device address into a SelBUS physical address. The interrupt entry (see Figure 4-3) is used to map a software interrupt level number into a SelBUS physical address.

4.4.2 Interrupt Vector Table (IVT)

The interrupt vector table (IVT), whose base address is in the scratchpad, contains a pointer or vector address for each assigned interrupt level. Each vector address points to the main memory location of the ICB associated with a given interrupt. To find the correct IVL, the CPU aligns the interrupt level (received with the interrupt request) on a word boundary (effectively multiplying it by 4) and adds this value to the base address of the IVT. The result is a main memory address (IVL within the IVT) that contains the address of the correct ICB. Table 4-1 lists the default addresses for all IVLs.

4.4.3 Interrupt Context Block (ICB)

An interrupt context block consists of six consecutive word locations in memory. Refer to Figures 4-4 and 4-5. The first two word locations provide a place to store the old PSD. This contains parameters of the CPU operating environment that existed when the program was interrupted as well as the program count which indicates the point of return after interrupt servicing is completed. The third and fourth words always contain the new PSD. The new PSD is used to establish the operating environment for the interrupt service routine and to supply the address (program count) of the first instruction in that service routine. The fifth and sixth words of the ICB are only used in ICBs that are associated with extended I/O interrupts. For extended I/O ICBs (refer to Figure 4-5), word five provides the input/output command list address (IOCLA), which is a 24-bit

Gould CONCEPT 32/67 Reference Manual

4-7

		GOULD CONCEPT 32/67 Scratchpad	-	
Memory Image Address	Scratch- Pad Address	Function	Default Value	Decimal
300	0	Channel - Device 0		0
	Ĭ	Chamler - Device 0		Ŭ
	T	Device Entries		
4FC	▼ 7F	Channel - Device 7F		127
	71	Chainer * Device /1		121
500	80	Interrupt Level 0		0
		Interrupt Entries		
	L .			
6BC	EF	Interrupt Level 6F		111
6C0	F0	Trap Table Base Address	Note 1	Notes 2,3
6C4	F1	Interrupt Table Base Address	100	Notes 2,4
6C8	F2	IOCD Base Address (Class E)	700	Notes 2,4
6CC	F3	Master Process List (MPL) Base		
(70	F 4	Address	788	Notes 2,3
6D0 6D4	F4 F5	Default IPL Address Current PSD2		
6D4 6D8	F5 F6	Reserved		
6DC	F6 F7	Scratchpad Key = (X'ECDAB897' fo	r (PII)	
0DC	1 /	(X'13254768' for IPU)	. 01 0)	
6E0	F8	Identify Device Protocol DRT		
6E4	F9	CPU Status Word		
6E8	FA	Current Active Interrupt		
6EC	FB	Number of Active Interrupts		
6F0	FC	Auto IPL DVC Address or 0 for manual IPL		
6F4	FD	Reserved		
6F8	FD FE	Reserved		
6FC	FF	Interrupt Level 7F = 00FFFFFF		
		r		

Table 4-2 GOULD CONCEPT 32/67 Scratchpad

- Note 1. For CPU, default value is 80. For IPU, default value is 20.
- Note 2. Denotes locations that must be provided by the software for ICL.
- Note 3. The Trap Table and the Master Process List must reside in the first 128 KW of main memory.
- Note 4. The Interrupt Table and Input/output Command Doubleword must reside in the first 128K words of main memory.

% CHANNEL CHANNEL DEVICE FLAGS CLASS PRIORITY ADDRESS SUBADDRESS 0 0 0 1 2 34 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 FLAGS (UNARY, BITS 0-3) BIT O RAM LOADED BIT 1 PROGRAM VIOLATION (CLASS 0, 1, 2, AND E) ENABLE CHANNEL WCS EXECUTED (CLASS F) BIT 2 BIT 3 NOT USED (BINARY, BITS 4-7) CLASS VALUE IOP RTOM INTERVAL TIMER (CPU ONLY) 3 EXTENDED I/O (CLASS F) IPU CONSOLE IOP (IPU ONLY) 7 в IPU CONSOLE IOP INTERVAL TIMER (CLASS 3, IPU ONLY) STANDARD CD-TD I/O (CPU ONLY) F F EXTENDED I/O (CPU ONLY) CHANNEL PRIORITY LEVEL (BINARY, BITS 8-15) BIT 8 ALWAYS ZERO SERVICE INTERRUPT PRIORITY (ONES COMPLEMENT) **BITS 9-15** CHANNEL ADDRESS (BINARY, BITS 16-23) ALWAYS ZERO **BIT 16** BITS 17-23 CHANNEL PHYSICAL ADDRESS (NOTE: IPU CONSOLE IOP PHYSICAL ADDRESS MUST BE DIVISIBLE BY 2) **DEVICE SUBADDRESS (BINARY, BITS 24-31) BITS 24-31 DEVICE SUBADDRESS** NOTE: FOR F-CLASS AND 7-CLASS THE DEVICE SUBADDRESS MUST BE ZERO FILLED. 820722

Figure 4-2. Scratchpad I/O Device Entry Format




Figure 4-3. Scratchpad Interrupt Entry Format




Figure 4-4. Interrupt Context Block Format - External and Nonextended I/O Interrupts




Figure 4-5. Interrupt Context Block Format - Class F (Extended) I/O Interrupts

address, for the associated extended I/O channel. This word must be set up in the ICB by software prior to the execution of either the start I/O (SIO) instruction or the write channel WCS instruction (when applicable). The IOCL address is transmitted to the I/O channel by the CPU during the start I/O or write channel WCS SelBUS sequences.

Also, for extended I/O ICB (refer to Figure 4-5), the sixth word contains the 24-bit real address of the channel status word. Whenever the channel reports status to the CPU software, the channel stores the channel status word in main memory. The CPU then stores the physical memory address of this channel status word in word six of the ICB.

The channel may report status when any one of the following events occurs:

- 1. An interrupt is acknowledged (a hardware function).
- 2. A start I/O instruction is executed (SIO)
- 3. A test I/O instruction is executed (TIO)
- 4. A halt I/O instruction is executed (HIO)

When status is stored during a start I/O, test I/O, or halt I/O instruction, the channel rejects the instruction, and the CPU condition codes are set to reflect the status stored condition. Under the status stored condition, the channel clears its status pending flags, as well as any interrupt pending flags that are relative to the status reported.

4.5 TRAPS

Traps are error conditions that are identified and reported by the CPU. All traps have the same priority, with the exception of the power fail trap, which overrides all other traps and interrupts. Traps are not deferrable, except for the IPU trap and console attention trap which are deferred while the CPU is in the blocked mode.

4.5.1 Trap Types

Traps are listed below and described in the paragraphs that follow.

- 1. Power fail trap (power-down)
- 2. Power-on trap
- 3. Memory parity trap
- 4. Nonpresent memory trap
- 5. Undefined instruction trap
- 6. Privilege violation trap
- 7. Supervisor call trap
- 8. Machine check trap
- 9. System check trap
- 10. MAP fault trap
- 11. IPU undefined instruction trap
- 12. Signal CPU or Signal IPU trap
- 13. Address specification trap
- 14. Console attention trap
- 15. Privileged mode halt trap
- 16. Arithmetic exception trap

Interrupt and Traps

Gould CONCEPT 32/67 Reference Manual

4.5.1.1 POWER FAIL TRAP

The power fail trap is caused by a power fail signal from the system power distribution subsystem. This trap is nondeferrable. During the power-down sequence, all I/O channels are master cleared; therefore, they are unusable to software in the power fail trap handler. Main memory will remain operational for a minimum of 500 microseconds following a power fail trap. In addition, the power fail trap is disabled to prevent a second power fail trap from occurring during the power fail trap sequence. The execution of the LPSD, or LPSDCM instruction reenables this trap.

When the battery backup option is installed, the memory locations listed below are loaded and saved:

LocationContents6E0CPU Configuration Word6E4CPU Status Word6E8IPU Status Word6ECIPU Configuration Word

During power down the CPU and IPU scratchpad keywords are not rolled out to memory.

4.5.1.2 POWER-ON TRAP

In power-on sequences, where auto restart and auto IPL cannot be executed, the CPU executes an automatic trap halt. The power-on trap is generated under two circumstances. If the scratchpad image has memory errors or the scratchpad image does not contain the scratchpad keyword and auto IPL does not occur, the power-on trap halt is generated. If the scratchpad image is okay and auto restart is attempted without the traps enabled, the power-on trap is generated.

For a detailed description of auto IPL and auto restart refer to publication number 303-000410-000 (32/67 Technical Manual).

4.5.1.3 MEMORY PARITY TRAP

The memory parity trap is caused by memory parity errors or uncorrectable memory errors that are encountered on any of the following types of memory fetches:

- 1. Instruction fetch.
- 2. Operand fetch.
- 3. Indirect fetch.

Memory locations containing errors are not cached. Memory errors detected by prefetching are not reported until execution time.

4.5.1.4 NONPRESENT MEMORY TRAP

A nonpresent memory trap is caused by any of the following conditions:

- o Instruction fetch from nonpresent memory
- o Operand or indirect fetch from nonpresent memory
- o Operand write to nonpresent memory

Gould CONCEPT 32/67 Reference Manual

Interrupts and Traps

- o Memory fetch data return transfer (DRT) timeout
- o Instruction fetch memory (DRT) timeout

Memory reads of nonpresent memory are not cached. If nonpresent memory is detected during prefetch the error condition is not reported until execution time. A write to nonpresent memory is cached and firmware must purge (clear) cache following each write to nonpresent memory.

4.5.1.5 UNDEFINED INSTRUCTION TRAP

The undefined instruction trap is caused by the following conditions:

- 1. An undefined instruction operation code.
- 2. An undefined instruction augment operation code, or subopcode field.
- 3. A defined fullword instruction operation code that is encountered in a right halfword.
- 4. Class F (extended I/O) instructions with invalid suboperation code fields. (The suboperation code field of a class F instruction is located in bits 9 through 12 of the instruction word.)

4.5.1.6 PRIVILEGE VIOLATION TRAP

The privilege violation trap is caused by two different events as follows:

- 1. If a privileged instruction is executed while the CPU is in an unprivileged state.
- 2. If a memory store is directed to a write protected logical memory address while the CPU is in the mapped environment and in an unprivileged state.

4.5.1.7 SUPERVISOR CALL TRAP

The supervisor call trap is caused by execution of the supervisor call instruction (SVC).

4.5.1.8 MACHINE CHECK TRAP

A machine check trap results whenever a firmware sequence is broken by an error condition that would otherwise be reported as a trap if software encountered the equivalent error. It is a hard failure because the firmware cannot guarantee the state of the CPU. The CPU is halted and diagnostics should be run to determine the cause of the problem.

A class of machine check trap errors consist of SelBUS protocol violations during an interrupt sequence. The causes of this type of machine check trap are as follows:

- 1. Class 3 and E channels during an interrupt sequence
 - a. I/O no response (lack of a transfer acknowledge).
 - b. Advance transfer retry or busy timeout exceeds 422.4 microseconds.
 - c. Ready timeout exceeds 76.8 microseconds.

- d. Final transfer I/O channel busy.
- e. Final transfer retry timeout exceeds 28.8 microseconds.
- f. Data return transfer timeout exceeds 600 microseconds.
- 2. Class F channel during an interrupt sequence
 - a. Advance transfer no response (lack of transfer acknowledge).
 - b. Advance transfer retry or I/O channel busy timeout exceeds 82.0 microseconds.
 - c. Ready timeout exceeds 38.4 microseconds.
 - d. Final transfer no response (lack of a transfer acknowledge).
 - e. Final transfer retry or I/O channel busy timeout exceeds 38.4 microseconds.
 - f. Data return transfer timeout exceeds 76.8 microseconds.

4.5.1.9 SYSTEM CHECK TRAP

A system check trap is caused if software attempts to force the CPU into an illogical sequence. The specific type of error that caused the trap is described by the trap status word stored in the trap context block. The errors that cause a system check trap are divided into four groups as described in the following paragraphs.

4.5.1.9.1 System Check Trap - Group 1

System check trap - group 1 errors consist of SelBUS protocol violations that occur during class F (extended I/O) bus communication sequences. Class F sequences that pertain to interrupt processing are excluded from group 1 type system check traps (these errors are included in machine check trap).

The causes of class F bus protocol violations that are included in group 1 are the following:

- 1. Ready timeout exceeds 38.4 microseconds.
- 2. Final transfer no response.
- 3. Final transfer retry timeout exceeds 38.4 microseconds.
- 4. Final transfer I/O channel busy.
- 5. Data return transfer timeout exceeds 76.8 microseconds.

4.5.1.9.2 System Check Trap – Group 2

System check trap - group 2 includes two types of class F (extended I/O) channel protocol errors, as follows:

1. The execution of a write channel writable control storage instruction (WCWCS) by an enable channel writable control storage instruction (ECWCS).

- 2. The execution of a reset channel instruction (RSCHNL) that results in one of the following conditions:
 - a. Receipt of a SelBUS transfer acknowledge after the first bus transfer, but no transfer acknowledge following the second bus transfer.
 - b. Receipt of a SelBUS transfer acknowledge after the first bus transfer, but a ready timeout occurs that exceeds 38.4 microseconds.

4.5.1.9.3 System Check Trap – Group 3

System check trap - group 3 errors result from the following causes:

- 1. An extended I/O instruction directed to a class 3 or class E device.
- 2. A command device instruction directed to a class F device.

4.5.1.9.4 System Check Trap - Group 4

System check trap - group 4 errors result from the following causes:

- 1. MAP Write (LMAP) in mapped mode.
- 2. LPSD error.
- 3. Load MAP Operand memory error
- 4. I/O classification of device entry in scratchpad is incorrect

4.5.1.10 MAP FAULT TRAP

The events which can cause a MAP Fault Trap are the following:

- 1. A memory access vectors into a location in the MAP where the map valid bit is not set. Memory access includes an instruction fetch, operand fetch, store, indirect, or LEAR instructions.
- 2. The MAP load algorithm does not load any MAP registers.
- 3. The MAP load algorithm attempts to load more MAP block entries than there are MAP registers.
- 4. Whenever a logical address exceeds the allocated logical address space (MAP limit violation).
- 5. In the nonbase register mode, if an instruction fetch is attempted above the first 128K words of the logical address space.

4.5.1.11 IPU UNDEFINED INSTRUCTION TRAP

This trap is caused when the block external interrupt (BEI) instruction, class 3, E, F I/O interrupt instructions are executed, or I/O interrupt instructions are executed without the proper class in the scratchpad's device/interrupt entry location.

4.5.1.12 SIGNAL CPU/SIGNAL IPU TRAP

This trap is caused when the signal IPU (SIPU) instruction is executed. When executed in the CPU the trap is set in the IPU, when executed in the IPU it is set in the CPU. It is deferrable by the CPU/IPU when interrupts are blocked.

4.5.1.13 ADDRESS SPECIFICATION TRAP

An address specification error occurs in the 32/67 CPU if an attempt is made to read a doubleword operand from, or write it to, an odd GPR or an odd word address, or if the data type specified by a memory reference instruction is not legal for that instruction. The 32/67 CPU executes an address specification trap under the following conditions:

- 1. The effective F, C0, and C1 bits of a memory reference instruction operand address are 0, 1, and 0, respectively, and bit 29 of the effective operand address is 1. This represents an attempt to reference a doubleword operand on an odd word boundary.
- 2. An attempt is made to read or write a doubleword operand to/from GPR 1, 3, 5, or 7. Note that this does not preclude using these registers as the source in an MPR, DVR, or NORD instruction, since these treat the source register as a single word operand.
- 3. A memory reference instruction attempts to use a combination of effective F and C bits which is not included in the following table of permissible data types:

INSTRUCTION	<u>F</u>	<u>C0</u>	<u>C1</u>
ALL BRANCHES EXM	0	x x	X X
SBM, ZBM, ABM, and TBM LPSD and LPSDCM	1 0	X 0	X 0
LF, STF, LBRF, STBRF, LBR and STBR ALL FLOATING POINT	* *	0 X	0
ALL OTHER INSTRUCTIONS		x	x

(X = Don't Care)

*These instructions have an implicit direct F bit of 0.

4. In Base Register mode, the byte/halfword/word/doubleword alignment of the effective address must match that of the original instruction word.

When the 32/67 CPU hardware calculates the effective address of these instructions, it forces all direct F bits in the indirect address chain to 0 before determining the effective F and C bits. If the effective F and C bits of the modified indirect chain do not match the permissible combinations in the table, an address specification trap will occur.

4.5.1.14 CONSOLE ATTENTION TRAP

The console attention trap is activated by the attention command from the console. Although it is handled as a trap for servicing, the console attention trap acts much like an interrupt in certain instances. Traps can override a blocking condition and only interrupts are affected; however, the console attention trap is masked when blocking is invoked in the CPU. Also, when interrupts are blocked, such as from a deactivate interrupt instruction, the console attention is masked. When a console attention trap occurs, the trap remains disabled until a LPSD or LPSDCM is executed.

4.5.1.15 PRIVILEGED MODE HALT TRAP

If a privileged user tries to execute a halt instruction or its equivalent (e.g., the target of an execute instruction contains all zeros) when the privileged mode halt trap is enabled, the CPU will trap. The privileged mode halt trap is enabled or disabled by setting or resetting bit 23 of the CPU status word via the SETCPU instruction. Firmware determines whether this trap is enabled or disabled by looking at the bit 23 of the CPU status.

4.5.1.16 ARITHMETIC EXCEPTION TRAP

Whenever an arithmetic or shift operation results in an overflow or underflow condition, an arithmetic exception (AE) is raised. The enable arithmetic exception trap and the disable arithmetic exception trap instructions are used to either set or reset bit 7 of the PSD to enable or disable the AE.

When the 32/67 CPU has detected an AE, this AE is reported via the condition codes from the current instruction. The CPU will trap if the AE trap is enabled. The program counter contents may be used to identify the instruction that caused the exception.

If the AE trap is disabled and the execution of any floating point instruction results in an overflow or underflow the CPU firmware modifies the destination register. Section 6.2.10.2 (page 324) contains the values placed in the destination register for overflow or underflow in both the positive and negative direction.

4.5.2 Trap Halts

The 32/67 CPU provides for automatic trap halts if the software has not enabled the traps with the enable traps option of the SETCPU instruction. All IPU traps are enabled during the power up sequence or system reset sequence.

The traps that arm the trap halt logic are the following:

- 1. Memory parity error trap.
- 2. Nonpresent memory trap.
- 3. Undefined instruction trap.
- 4. Privilege violation trap.
- 5. Machine check trap.

- 6. System check trap.
- 7. MAP fault trap.
- 8. Address specification trap.
- 9. Power fail trap (power-down trap).
- 10. Power-on trap.
- 11. Console attention trap.
- 12. Halt instruction trap.

The traps that do not arm the trap halt logic are the following:

- 1. Supervisor call trap.
- 2. Arithmetic exception trap.

Other conditions that arm the automatic trap halt logic are the following:

- 1. Memory error in power up.
- 2. I/O or memory error in initial program load.

4.5.3 Trap Halt Implementation

When a Trap Halt occurs, the following conditions and information exist as outlined below:

- 1. The CPU is halted.
- 2. The interrupt active light on the turnkey panel lights up.
- 3. The program counter (PC) portion of the PSD1 contains the dedicated memory address (trap vector location) for the trap causing the halt.
- 4. Starting at memory location 680 (hexadecimal), the following error information is stored:

Location	Contents
00680 00684 00688 0068C 00690 00694 00698	Error PSD1 (CPU) Error PSD2 CPU trap status word R(DVC) device table entry Error PSD1 (IPU) Error PSD2
00078	IPU trap status word

(IPU traps are normally enabled, but software can disable software sensing of IPU traps.)

Gould CONCEPT 3	82/67
Reference Manual	

4.5.4 Trap Related Macroinstructions

The trap related instructions are listed and briefly described below. For a more complete description of each instruction and its format, refer to CHAPTER 6 of this manual.

4.5.4.1 SUPERVISOR CALL

The supervisor call activates the supervisor call trap and causes the CPU to vector to the dedicated memory location (trap vector location) for the supervisor call trap.

4.5.4.2 ENABLE ARITHMETIC EXCEPTION TRAP

The enable arithmetic exception trap instruction sets bit 7 of the PSD to enable the arithmetic exception trap.

4.5.4.3 DISABLE ARITHMETIC EXCEPTION TRAP

The disable arithmetic exception trap instruction resets bit 7 of the PSD to disable the arithmetic exception trap.

4.5.4.4 SETCPU MODE

The SETCPU instruction can enable or disable software handling of all traps. If all traps are disabled, the automatic trap logic is armed, and any subsequent trap will cause a CPU automatic trap halt.

4.5.5 Trap Context Switching

Trap context switching occurs after a trap is detected by the CPU or IPU. The process involves capturing the parameters of the current operating environment (specified in the program status doubleword), saving them, and vectoring to the trap handler.

The following basic elements are used to execute a trap context switch:

- 1. CPU or IPU scratchpad.
- 2. Trap vector table (TVT).
- 3. Trap vector location (TVL).
- 4. Trap context block (TCB).

The scratchpad is physically located in the CPU and IPU; however, the TVT, TVL, and TCB are located in the main memory. The main memory addresses associated with the TVT, TVL, and TCB are 24-bit addresses. Figure 4-6 shows the interrelationship among these elements.

4.5.5.1 CPU SCRATCHPAD

The scratchpad contains the base address of the trap vector table. This base address is used to calculate the address of the required TVL within the table. The base address of the trap vector table may be assigned by software; if it is not assigned, then the CPU uses the default address of X'80' and the IPU uses X'20' as the TVT base address. Once a software assignment is made, system reset does not reestablish the default address if the scratchpad keyword is present in the scratchpad.

4.5.5.2 TRAP VECTOR TABLE (TVT)

The trap vector table, whose base address is in the scratchpad, consists of 16 trap vector locations (TVL). Each TVL contains a pointer or vector address and is associated with a particular trap type (refer to Table 4-3). This vector address either points to the trap context block associated with the particular trap that has occurred or, in the case of a supervisor call trap, it provides a basis for calculating a secondary vector address. This secondary vector address that points to the appropriate trap context block and applies to the supervisor call traps only (refer to Figure 4-6).

Trap Number	Default Vector I (TVL)-CPU	Location	Trap Condition
00 01 02 03 04 05 06 07 08 09 0A 09 0A 0B 0C 0D 0E 0F	80 84 88 8C 90 94 98 9C A0 A4 A8 AC B0 B4 B8 BC	20 24 28 2C 30 34 38 3C 40 44 48 4C 50 54 58 5C	Power fail trap Poweron trap Memory parity trap Nonpresent memory trap Undefined instruction trap Privilege violation trap Supervisor call trap Machine check trap Map fault trap Undefined IPU instruction trap Signal CPU or Signal IPU trap Address specification trap Console attention Privilege mode halt trap Arithmetic exception

Table 4-3Default Trap Vector Locations




Figure 4-6. Trap Structure

4.5.5.3 TRAP CONTEXT BLOCK (TCB)

There are two formats for trap context blocks, one for supervisor call TCBs and one for all other trap types (refer to Figures 4-7 and 4-8). Words one through four are the same for both format types. The first two words (old PSD) provide a place to store the parameters of the CPU operating environment that existed when the trap occurred. Words three and four always contain the new PSD. The new PSD is used to establish the operating environment for the trap handler and to supply the address (program count) of the first instruction in that handler.

For all TCBs that are not associated with supervisor call, word five of the TCB is provided for storage of the trap status word. This word is stored in the TCB after the trap is detected by the CPU. The trap status word contains additional descriptor bits for defining the error condition refer to Table 4-4. For a TCB associated with supervisor call, word five of the TCB is provided for storage of the call number (bits 20 through 31) of the supervisor call instruction which invoked the trap.

4.5.6 ICB/TCB Formats

The trap context block (TCB) consists of six words. However, for most traps or interrupts, only four or five of the words are used. Figures 4-4, 4-5, 4-7 and 4-8 illustrate the TCB formats:

- 1. External, nonextended I/O format.
- 2. Class F (extended) I/O format.
- 3. Supervisor call format.
- 4. Trap format.

4.5.6.1 OLD AND NEW PSD

The first four words of all TCB formats are identical in that they contain the old PSD followed by the new PSD.

The old PSD is stored in the TCB whenever an interrupt or trap is asserted by the CPU. The old PSD provides CPU context information current at the time a particular trap or interrupt occurred. The program count points to the interrupted instruction plus one.

In the case of traps PSD bit 31 is set to indicate that the last instruction executed was a right halfword instruction and bit 30 (also applicable to interrupts) is set to indicate that the next instruction to be executed is a right halfword instruction.

The new PSD contains the necessary information to set the hardware and software in the appropriate context for serving the interrupt.

4.5.6.2 EXTERNAL AND NONEXTENDED FORMAT

The external interrupts and nonextended I/O interrupts ICB format is used with all RTOM interrupts, CD, and TD I/O interrupts. RTOM interrupts include the interval timer and the real time clock interrupt (refer to Figure 4-2).

4.5.6.3 TRAP FORMAT

The fifth word of the TCB format contains the trap status word. This word is stored in the TCB at the time a trap occurs. The status word may provide additional descriptor bits for defining the error condition (refer to Table 4-4).




Figure 4-7. Trap Context Block Format - Supervisor Call (SVC)




Figure 4-8. Trap Context Block Format

Table 4-4 CPU Trap Status Word

·											
	Bit	Description									
	0	=0, Class E I/O error									
		=1, Class F (extended I/O) error									
	1	=0, I/O processing error									
		=1, Interrupt/trap processing error									
	2	Final SelBUS transfer error									
	3	SelBUS no response error (no transfer acknowledge)									
	4	I/O Channel busy or busy status bit error									
	5	Ready timeout error									
	6	I/O DRT timeout error									
	7	Retry count exhausted error									
	8	Operand fetch memory parity error									
	9	Instruction fetch memory parity error									
	10	Operand nonpresent memory error									
	11	Instruction nonpresent memory error									
	12	Map memory write protect violation									
	13	Memory fetch DRT timeout error									
	14	Reset channel error									
	15	Channel WCS not enabled error									
	16	Map register load underflow/overflow									
	17	Unexplained memory error									
	18	LPSD, LPSDCM instruction error or map miss error									
	19	Privilege violation error									
	20	Map operand invalid access or wait instruction with interrupts blocked error									
	21	Scratchpad formatting error									
	22	Map instruction invalid access error									
	23	CPU is in the halt mode (for power-down trap)									
	24	Trap condition related to current process									
	25	CPU traps are software enabled									
	26	Imprecise No Transfer Acknowledge (store to non-present Memory)									
	27	0 = CPU; 1 = IPU									
	28	Error during MAP load									
Bit	Bit	Bit									
29	30	31 Description									
1	0	0 SYSTEMS 32/87 CPU									
0	1	0 SYSTEMS 32/27 CPU									
0	0	1 SYSTEMS 32/75 CPU									
0	1	1 SYSTEMS 32/67 CPU									

Note: The trap status word reports trap error status.

Supply Sector

4.5.6.4 CLASS F I/O FORMAT

The fifth word of the ICB provides the input/output command list (IOCL) address for the associated Class F I/O channel. This word is set up in the ICB by software prior to the execution of either a start I/O or write channel WCS instruction. The IOCL address is transmitted to the I/O channel by the CPU during the start I/O or write channel WCS SelBUS sequences.

The sixth word of the class F I/O ICB contains the 24-bit real address of the channel status word. Whenever the channel reports status to the CPU (and software), the channel stores the channel status word in memory. The CPU then stores the memory address of the channel status word into the word six of the ICB.

The channel may report status when any one of the following events occurs:

- 1. An interrupt is acknowledged (a hardware event).
- 2. A start I/O instruction is executed.
- 3. A test I/O instruction is executed.
- 4. A halt I/O instruction is executed.

When a status is stored during a start I/O, test I/O, or halt I/O instruction, the channel rejects the instruction, and the CPU condition codes are set to reflect the status stored condition. Under the status stored condition, the channel clears its status pending flags, as well as any interrupt pending flags that are relative to the status just reported (refer to Figure 4-3).

4.5.6.5 SUPERVISOR CALL FORMAT

The supervisor call (SVC) trap may have up to 16 TCBs.

The address of a specific TCB is obtained by adding a 4-bit index value from bits 16 through 19 of the SVC instruction to the 24-bit address that is in the SVC trap vector location (TVL). The sum of these values provides a 24-bit real address of a secondary vector location. The contents of the secondary vector location is the 24-bit real address of the appropriate supervisor call TCB.

Words one through four of a supervisor call TCB are provided for the old and new PSDs. Word five of the SVC TCB contains the SVC call number. Bits 20 through 31 of the SVC instruction are used by the CPU to set up word five of the SVC TCB.

CHAPTER 5

INPUT/OUTPUT SYSTEM

5.1 INTRODUCTION

This chapter provides a general description of the input/output (I/O) operations used by the Gould CONCEPT 32/67 CPU. I/O operations consist of transferring data in blocks of bytes, halfwords, or words between peripheral devices and the main memory. Once initiated, such transfers occur automatically, leaving the CPU free for other tasks.

This chapter also provides an overview of the I/O organization, including definitions of the major elements with an explanation of their functions. Particular attention is given to descriptions of the specific classes of I/O protocols. Formats are defined and illustrated for the types of controlling information used in conjunction with the I/O classes. Details of unique device-dependent features of I/O devices are more aptly detailed in the specific publication applicable to the device.


5.2 I/O Organization


Figure 5-1 depicts the 32/67 I/O Organization and the major components which participate in the I/O operations. The CPU communicates to all other modules of the I/O structure by the SelBUS. The IOP (input/output processor) as shown in Figure 5-1 is a specially designed logic board that provides RTOM capability, an interval timer, and a real-time clock. The IOP also serves as an interface between the CPU and IOP device controllers. The general term, I/O processor, used in this chapter refers to a channel, a controller, or a combination of channel and controller that is responsive to the corresponding I/O protocol class.

A channel serves as an intermediary between I/O device controllers and CPU/memory to handle the flow of information between I/O devices and memory. The channel receives requests over the SelBUS from the CPU as a result of I/O instructions that are executed.

I/O controllers contain the necessary electronics to interface with the channel and the I/O device, whether connected individually or via a common bus. A controller receives control information from the channel, provides the control buffering capabilities required to regulate the I/O devices, validates the command, and converts the I/O command to a form acceptable to the I/O devices. Often one controller is shared by several devices. Multiplexed controllers operate multiple devices in parallel, while others operate one device at a time.

Input/output devices provide a means of communication between the computer system and an external media.





5.3 I/O Classifications

The 32/67 CPU supports three classes of I/O protocols: classes 3, E, and F; and combinations of these classes. The 32/67 IPU I/O devices and interrupts are identical. However, to differentiate between those devices controlled by the CPU and those controlled by the IPU, the IPU scratchpad device and interrupt entries use I/O classes that are subsets of the CPU I/O and interrupt classes. The subset I/O class identification value is obtained by taking the standard class field from the device and interrupt scratchpad entries and ones-complementing the most significant bit of the four-bit class field. Therefore, class 7 is the subset of class F; class B is the subset of class 3, and class 6 is the subset of class E. In all cases, the subset I/O classes only relate to those I/O devices and interrupts that are controlled by the IPU console IOP.

Table 5-1 lists the classes along with the corresponding device types and the applicable instruction sets used. For class 3 or B protocol, the I/O processor can be either the IOP, the real-time option module, or the fast multiplexer system. Processors of class 3 or B are controlled by the command device instructions. The devices in class E or 6 are usually controlled by an input/output microprogrammable (IOM) processor. The I/O processors for this class are controlled by the command device instructions, and test device instructions. Class F or 7 I/O processors respond to the extended I/O instructions, and have the capability of addressing memory throughout a 16 MB range and in some cases support an optional writable control storage (WCS) unit.

NOTE

The device class is specified by the user during system generation (SYSGEN) and subsequently loaded into the CPU scratchpad. All device entries that are designated as class D will be converted to class E by software before the CPU scratchpad is loaded. Thus, the CPU hardware/firmware will handle all I/O operations that involve class D devices just as if they were class E devices.

5.3.1 OPERATION OF CLASS 3 or B I/O DEVICES

The class 3 I/O processor is the CPU interval timer contained in either the IOP or RTOM module or the fast multiplexer system. The class B I/O describes the IPU Console IOP interval timer and its associated interrupt level. Class B is the subset of class 3, and the IPU Console IOP interval timer obeys class 3 (CD) protocol rules. Class B must be used in the device and interrupt scratchpad entries to describe the IPU Console IOP interval timer.

5.3.1.1 Interrupt Level

Each class 3 or B I/O processor has a unique interrupt level number assigned to it. The interrupt level may be any one of the levels supported by the CPU or IPU implementation.

5.3.1.2 Subaddress

A class 3 or B I/O processor can have only one subaddress.

5.3.1.3 Interval Timer

The interval timer can be programmed by the CD instruction as follows:

- 1. Select one of four counting rates.
- 2. Select either single or multiple interrupts for a single count value.
- 3. Enable or disable the interval timer.
- 4. Write the initial count value from the CPU or IPU general purpose register zero (GPR0) to the interval timer, or read the contents of the interval timer into CPU or IPU GPR0.

CPU Protocol Class	IPU Protocol Class	Device Type	Instruction Set
3	В	IOP or RTOM interval timer or fast multiplexer system	CD
E	NONE	HSD, GPMC, etc.	CD, TD
F	7	IOP/RPU based designs, new channels	Extended I/O
NONE	6	IOP/ROTM external (non I/O interrupts)	EI, DI, etc.

Table 5-1 I/O Protocol Classes

5.3.1.4 Command Device Instruction

The interval timer is controlled by the software command device (CD) instruction using a CPU or IPU register to/from I/O concept. The interval timer or CPU does not need to access memory during a CD instruction (other than normal instruction fetch); therefore, the execution time of the CD instruction is reduced. During a CD instruction execution, GPR0 is used to send data (initial count) to or receive status (current count) from the interval timer. Figure 5-2 illustrates the format of the CD instruction used to control the interval timer.

The interval timer does not respond to the following types of CD instructions:

- 1. CD terminate
- 2. CD transfer current word address
- 3. CD start I/O (initialize data transfer)

5.3.1.5 Test Device Instruction

The test device (TD) instruction cannot be used with the interval timer. A TD instruction executed to the interval timer at levels TD8000 or TD4000 will cause all condition codes to be set to zero. A TD instruction to the interval timer at the TD2000 level will indicate status transfer not performed (CC2).

5.3.1.6 Read the Interval Timer

To read the value in the interval timer, software executes a command device instruction to the interval timer. The current count will be transferred to GPR0.

5.3.1.7 Program the Interval Timer

To program the interval timer, software executes a CD instruction, and the contents of GPR0 are transferred to the interval timer. The interval timer can be loaded, under program control, with a 32-bit count value and a rate selection code. The rate selection code, bits 30 and 31 of the interval timer CD instruction, designates whether the programmed frequency, 120 Hertz, or the external clock is selected. If the interval timer is programmed to generate a single interrupt, the counter counts to zero, generates the interrupt, and continues to count negative. To determine the time elapsed after the interrupt was generated, a command device read interval timer instruction is executed.

5.3.2 OPERATION OF CLASS E or 6 DEVICES

The class E I/O devices are usually controlled by a CPU IOM that is controlled by the CD and TD instructions. Class 6 describes the IPU Console IOP real-time clock interrupts and external interrupts. Class 6 I/O identifies those interrupt levels that obey class E interrupt protocol (EI, DI, etc.) but are dedicated to operate with the IPU console IOP. The real time clock and external interrupts are classified as non I/O interrupts in both the CPU and IPU.

In the CPU, non-I/O entries have a class field of zero. However, the class field is not verified. In the IPU, non-I/O interrupts must have a class field equal to 6 indicating validation for IPU operation. The external interrupts (non-I/O) have only scratchpad inerrupt entries (no device entries). The entry is defined as non-I/O by bit 8 equal to one.


5.3.2.1 Interrupt Level

Each class E or 6 I/O processor has a unique interrupt level number assigned to it. The interrupt level number must be a hexadecimal number between 04 and 13.

5.3.2.2 Subaddress

A class E or 6 I/O processor may have up to 16 subaddresses. Each subaddress may be associated with a software device address. However, for class E this is applicable only to IPU external interrupts because no I/O operations are permitted.

								//////////////////////////////////////													
			11	NSTRU	стіс	N W	ORD														
OP CODE		DEVICE ADDRESS		GMENT ODE	•				F	UNC	TIC	DN C	OD	ODE							
	\sim		<u>></u>	~	_						\leq	\sim		_		-			<u> </u>		
								\vdash								\vdash					
												N U						R ₀	R ₁		
1 1 1 1 1	1 X X	xxxx	X 1	1 0	0	0	0 0	0	0	0	0										
0 1 2 3 4	567	8 9 10 11	12 13	14 15	16	17 1	3 19	20	21	22	23	24	25	26	27	28	29	30	31		
BIT 24 = 1	NOT USE	D																			
BIT 25 = 1		S READ TIME INTO GPR	R CAUS	ING TH	1E 3:	2-B1T	CON	TEN	NTS	OF	тні	ETI	ME	RT	ОВ	E					
BIT 26 = 1 SPECIFIES PROGRAM INTERVAL TIMER AND THAT BITS 27-31 ARE VALID																					
BIT 27 = 1	BIT 27 = 1 ENABLES (START) INTERVAL TIMER																				
= 0	= 0 DISABLES (STOP) INTERVAL TIMER																				
BIT 28 = 1	LOADS B	ITS 00-31 FRO	MTHE	GPRO I	ΝΤΟ	THE	INT	ERV	AL	тім	ER	віт	S 0	0-31	1						
= 0	DOES NO	TALTER STO	RE COU	INT																	
BIT 29 = 1		FE MULTIPLE PT, RELOAD I). Т	HE	N GI	ENE	RA	TE			
= 0		TE SINGLE IN T NEGATIVE	FERRUF	РТ WHE	EN C	OUN	T ZEI	RO I	S R	EAC	HE	D. T	HE	N C	ON-	TIN	UE				
													_								
віт 30 в	BIT 31		S	SELEC	гсо	UNT	RAT	E													
0	0		IGH FR	EQUE	NCY	l	APPL		BLI	E			1								
0	1	SELECT L	OW FRI	EQUEN	ICY	\$	TO R	TO	N 0	NLY											
1	0	SELECT 1	20 HER	τz																	
1	1	SELECT E	XTERN	ALCL	оск																
L		I											1								
																			8207	29	



5.3.2.3 Command Device Instruction

The initiation of data or nondata transfers and the termination of I/O operations can occur as the result of the execution of a command device instruction in the CPU. The CD instruction, illustrated in Figure 5-3, specifies the device, the direction of transfer, and other controlling bits, especially the command code, required to condition the device for generating or accepting a transfer. When a class E I/O processor accepts the CD from the CPU, the control bits and command code are routed to the device addressed in the instruction.




Figure 5-3. Class E Command Device Instruction Format

5.3.2.4 Transfer Control Word

For data transfers, a transfer control word (TCW) is used with the CD instruction to initialize a block of transfers. The TCW address must be set up by software before a CD instruction is executed. The TCW, illustrated in Figure 5-4, contains a 19-bit memory word address which defines where the block of transfers begins, and a 12-bit transfer count which defines the number of bytes, halfwords, or words to be transferred.

The format code (F and C bits) in the TCW defines the meaning of the TC field as summarized in Figure 5-4. The format code is designed such that when F is equal to one in a given TCW, the address is incremented in bit position 31 each time a transfer occurs. Therefore, each transfer is stored in, or read from, a consecutive byte in memory in this order:

Word N

Word N+1

---Byte 0, Byte 1, Byte 2, Byte 3.....Byte 0, Byte 1, Byte 2, Byte 3----


The proper binary value of the format code for accessing consecutive halfwords in memory if F equal to 0, and C equal to Y1; where Y equal to zero designates the left halfword and Y equal to one designates the right halfword. With this value of format code, the address is incremented in bit position 30 each time a transfer is made. This results in the desired accessing of consecutive halfwords.

The proper value of format code for consecutive word accessing is F equal to 0 and C equal to 00. When this value is present in a given TCW, the I/O controller increments the TCW in bit position 29 each time a transfer occurs.

Each time the address incremented, the transfer count is decremented. Therefore, the block length is always defined by the number of memory accesses and not by the number of words transferred.

Doubleword transfers are not supported.

Gould CONCEPT 32/67 Reference Manual





5.3.2.5 Input/Output Command Doubleword (IOCD)

The CPU firmware formats the first word of the IOCD. The second word of the IOCD is formatted by software and contains the TCW address. The doubleword is stored in a memory location that is dedicated to the I/O controller being operated by the command device instruction.

The specific IOCD format is a function of the type of device or controller being operated by the CD instruction and the type of I/O operation being initiated.

Figure 5-5 illustrates the IOCD format used with class E devices. Command device instruction bits 16 through 31, the command code, are formatted into the first IOCD word by the firmware, and the TCW dedicated memory address is formatted into the second IOCD word by the software. The class E I/O processor firmware obtains the contents of the TCW from memory for data transfer instructions.

Figure 5-6 illustrates the IOCD fomat for an initial program load (IPL) initiated by the IPL function of the class E I/O processor. The specific IOCD format is only used for the first read from the IPL input device.


5.3.2.6 Addresses of the IOCD and TCW

The address of the IOCD for a class E channel is determined by subtracting 4 from the interrupt level number of that channel, and then multiplying the result by 8 to form an index into a doubleword per entry table. The resulting address points to the first word of the IOCD for the I/O operation. The second word of the IOCD contains the address of the TCW for the operation. The TCW address is stored in the second word of the IOCD by software at some point in time before the I/O operation is requested. Table 5-2 provides the class E I/O default address for the IOCD of each channel interrupt. The base address of the E-Class IOCD provided by the scratchpad is located at address F2₁₆.

5.3.2.7 Test Device Instruction

The test device (TD) instruction does not initiate any action in the I/O operation, but may be used to obtain status information from the peripheral device(s). It can be programmed in one of three descriptive levels of test: the TD8000, TD4000, or TD2000 level. The status information is recorded in the condition code. Figure 5-7 illustrates the format for the TD instruction and lists the condition code responses for each of the three levels of test.

The TD8000 level of test presents the basic status of the addressed device and the associated I/O processor. The TD4000 level of test reveals more specific status definition than the TD8000 level. In the TD2000 level of test, detailed status information is reflected in a 16-bit halfword and four condition code bits.








Figure 5-6. Initial Program Load, IOCD Format

Default Interrupt Vector Location (IVL)	Interrupt Condition	*Default IOCD Address	*Default TCW Address
			/ Iddi 000
100	External/software interrupt 0		
104	External/software interrupt 1		
108	External/software interrupt 2		
10C	External/software interrupt 3		
110	I/O channel 0, interrupt 4	700	704
114	I/O channel 1, interrupt 5	708	70C
118	I/O channel 2, interrupt 6	710	714
11C	I/O channel 3, interrupt 7	718	71C
120	I/O channel 4, interrupt 8	720	724
124	I/O channel 5, interrupt 9	728	72C
128	I/O channel 6, interrupt A	730	734
12C	I/O channel 7, interrupt B	738	73C
130	I/O channel 8, interrupt C	740	744
134	I/O channel 9, interrupt D	748	74C
138	I/O channel A, interrupt E	7 <i>5</i> 0	754
13C	I/O channel B, interrupt F	758	75C
140	I/O channel C, interrupt 10	760	764
144	I/O channel D, interrupt 11	768	76C
148	I/O channel E, interrupt 12	770	774
14C	I/O channel F, interrupt 13	778	77C
1 <i>5</i> 0	External/software interrupt 14		
154	External/software interrupt 15		
158	External/software interrupt 16		
15C	External/software interrupt 17		
160	Real-time clock interrupt 18		
164	External/software interrupts 19		
2B8	External/software interrupts 6E		
2BC	Interval timer interrupt 6F		

 Table 5-2

 Class E I/O Default Addresses for IOCD and TCW

*Applicable to non-class F only.

I I <thi< th=""> <thi< th=""> <thi< th=""></thi<></thi<></thi<>	F	c				
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 3 OPERATION CODE I/O CONTR. DEVICE AUGMENT (CHANNEL) DEVICE AUGMENT CODE TD LEVEL 4000 TD LEVEL CONDITION CODE RESPONSE TD LEVEL 8000 TD B000 UNDEFINED I/O CHANNEL ACTIVE (BUSY) CLASS E I/O PRO- CESSOR ERROR DEVICE STATUS PRESENT TD 4000 INVALID MEMORY MEMORY PARITY ERROR PROGRAM VIOLATION DATA UNDERFLOW OR OVERFLOW TD 2000 CAUSES A TRANSFER OF 16 BITS OF DEVICE STATUS INFORMATION TO THE MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 1 IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE						
OPERATION CODE I/O CONTR. I(CHANNEL) ADDRESS DEVICE AUGMENT CODE TD LEVEL 4000 TD LEVEL 4000 TD LEVEL 8000 TD LEVEL CONDITION CODE RESPONSE CC1 CC2 CC3 CC4 TD 8000 UNDEFINED I/O CHANNEL ACTIVE (BUSY) CLASS E I/O PRO- CESSOR ERROR DEVICE STATUS PRESENT TD 4000 INVALID MEMORY ACCESS MEMORY PARITY ERROR PROGRAM VIOLATION OR OVERFLOW OR OVERFLOW DATA UNDERFLOW OR OVERFLOW TD 2000 CAUSES A TRANSFER OF 16 BITS OF DEVICE STATUS INFORMATION TO THE MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF C1 - 4=F), THE	1 1 1 1			0000	00000	0 0 0 0
CC1 CC2 CC3 CC4 TD 8000 UNDEFINED I/O CHANNEL ACTIVE (BUSY) CLASS E I/O PRO- CESSOR ERROR DEVICE STATUS PRESENT TD 4000 INVALID MEMORY ACCESS MEMORY PARITY ERROR PROGRAM VIOLATION DATA UNDERFLOW OR OVERFLOW TD 2000 CAUSES A TRANSFER OF 16 BITS OF DEVICE STATUS INFORMATION TO THE MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 2. IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE	OPERATION	I/O CONTR. (CHANNEL)	DEVICE AUGMENT SUB- CODE		2000 4000	
TD 8000 UNDEFINED I/O CHANNEL ACTIVE (BUSY) CLASS E I/O PRO- CESSOR ERROR DEVICE STATUS PRESENT TD 4000 INVALID MEMORY ACCESS MEMORY PARITY ERROR PROGRAM VIOLATION DATA UNDERFLOW OR OVERFLOW TD 2000 CAUSES A TRANSFER OF 16 BITS OF DEVICE STATUS INFORMATION TO THE MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 2. IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE	D LEVEL		CONDITION CODE	RESPONSE		
ACTIVE (BUSY) CESSOR ERROR STATUS PRESENT TD 4000 INVALID MEMORY PARITY ERROR PROGRAM VIOLATION DATA UNDERFLOW OR OVERFLOW TD 2000 CAUSES A TRANSFER OF 16 BITS OF DEVICE STATUS INFORMATION TO THE MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 2. IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE		CC1	CC2	CC3	CC4	
MEMORY ACCESS ERROR VIOLATION OR OVERFLOW TD 2000 CAUSES A TRANSFER OF 16 BITS OF DEVICE STATUS INFORMATION TO THE MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 2. IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE	D 8000	UNDEFINED				т
MEMORY LOCATION SPECIFIED IN THE TCW DEDICATED LOCATION. THE MEANING OF EACH BIT IN THE 16-BIT STATUS HALFWORD DIFFERS ACCORDING TO DEVICE TYPE. NOTE: 1. CC2 = 0 STATUS TRANSFER WAS PERFORMED CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 2. IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE	D 4000	MEMORY				ow
CC2 = 1 STATUS TRANSFER WAS NOT PERFORMED CC4 = 1 CONTROLLER IS ABSENT OR POWERED OFF 2. IF ALL CONDITION CODES AT ANY TD LEVEL ARE TRUE (i.e., CC1-4=F), THE	D 2000	MEMORY LOCA OF EACH BIT IN	TION SPECIFIED IN THE	TCW DEDICATED LOO	CATION. THE MEANIN	
	NOTE: 1.	CC2 = 1 STATUS	TRANSFER WAS NOT PE	RFORMED		
	2.					

Figure 5-7. Test Device Instruction Format

The status halfword is stored into the memory location specified by the contents of the transfer control word that corresponds to the I/O device addressed by the TD instruction. The status halfword is placed in either the right or left halfword position, depending on bits 30 and 31 of the TCW address. A TCW used with a TD2000 level instruction should always specify the halfword memory addressing.

5.3.3 OPERATION OF CLASS F or 7 I/O PROCESSORS

The 32/67 CPU supports class F I/O processors; that is, the Disc Processor II disc, the High Speed Tape Processor tape, and the IOP. One class F I/O processor consists of the IOP (the channel), the multipurpose bus (MPB), and MPB controllers (see Figure 5-1).

The 32/67 IPU supports class 7 I/O which services the IPU Console IOP channel devices. Each of these channels and devices obey class F (extended I/O) protocol rules. Class 7 is the subset of class F. Class 7 is defined only in the IPU, and must be used in scratchpad channel (device) and interrupt entries to specify the IPU Console IOP channel and devices (console, floppy disc, etc.).

The IOP serves as the interface between the MPB controllers and the CPU/memory by way of the SelBUS. The IOP receives requests over the SelBUS from the CPU as a result of I/O instructions. It executes the IOP channel-type programs and initiates CPU interrupt/status transfers to indicate I/O completion or exceptional conditions. The IOP also schedules requests for main memory from the controllers.

A MPB controller receives control information from the IOP, controls timing, provides data buffers, validates the command, and converts the I/O command to a form acceptable to the I/O device.

There are three types of MPB controllers:

- 1. A single device controller is dedicated to a single device only.
- 2. A multiplexing controller services several devices while maintaining completely concurrent operation of all its devices.
- 3. A multidevice controller (MDC) also services several devices but can service only one at a time. Such a controller will appear busy when service is simultaneously requested of a second device.

The IOP (channel) can support up to 16 I/O controllers. Each I/O controller may in turn support as many as 16 device addresses, but there is a maximum of 128 separately addressed devices that may be connected to the IOP at any one time.

Each I/O processor is assigned main memory locations to transmit or receive control information required to initiate or terminate an I/O operation. The control information consists of:

- 1. Service interrupt vector address.
- 2. Input/output command list address.
- 3. Status address.
- 4. New program status doubleword (new PSD).
- 5. Old program status doubleword (old PSD).

A graphic representation of the I/O control words is shown in Figure 5-8.




Figure 5-8. I/O Control Words (Class F)

Writable control storage is an option that provides a source of write/read memory for the channel. The writable control storage allows the I/O processor to be customized for special uses. The writable control storage is loaded by special instruction and may contain any program the user requires.

5.3.3.1 Interrupt Level

Each class F I/O processor has a unique interrupt level number assigned to it. The interrupt level may be any one of the levels supported by the CPU implementation.

5.3.3.2 Subaddresses

Each IOP can support a total of 16 MPB controllers. Each MPB controller may in turn support as many as 16 device addresses, but a total of 128 subaddresses maximum. Four of these 128 subaddresses (FC through FF) are used for operator console functions. However, the number of separately addressed devices that can be connected to the IOP at any one time is determined by the generic capability of the MPB controllers.

5.3.3.3 Input/Output Instructions

Class F I/O operations provide for extended addressing capabilities and are used with all standard I/O devices. Class F I/O includes the implementation of a set of special instructions that provide extended software control. As all I/O instructions, class F instructions can only be executed when the CPU is in the privileged mode. The following is a list of the input/output instructions:

- 1. Start I/O (SIO)
- 2. Test I/O (TIO)
- 3. Halt I/O (HIO)
- 4. Enable write channel WCS (ECWCS)
- 5. Write channel WCS (WCWCS)
- 6. Enable channel interrupt (ECI)
- 7. Activate channel interrupt (ACI)
- 8. Deactivate channel interrupt (DACI)
- 9. Reset channel (RSCHNL)
- 10. Stop I/O (STPIO)
- 11. Reset controller (RSCTL)
- 12. Grab controller (GRIO)

As shown in Figure 5-9, for all class F I/O instructions, bits 16 through 31 contain the channel and subaddress fields and bits 6 through 8 designate the R field. If the R field is nonzero, then bits 6 through 8 specify the general register whose contents will be added to the channel and subaddress field to form the logical channel and device subaddress. If R is specified as zero, then only the channel and subaddress fields will be used. Also, the IOP will ignore the subaddress for operations that pertain only to the channel.

The test I/O (TIO) instruction interrogates the current state of the channel, subchannel, controller, and device, and may be used to clear pending interrupt conditions.

The start I/O (SIO) instruction initiates an I/O operation or is used to return condition codes if an I/O execution could not be executed and may clear pending inerrupt (SIO rejected).

The halt I/O (HIO) instruction terminates a channel, controller, and/or device operation immediately and may clear pending interrupt (HIO Rejected).

Gould CONCEPT 32/67 Reference Manual The enable write channel WCS (ECWCS) instruction sets an interlock in the CPU and conditions the channel for loading WCS. The ECWCS must be executed prior to actually writing the control store with a write channel WCS command.

The write channel WCS (WCWCS) instruction is the second part of a two-instruction sequence, the first being the ECWCS, for loading the specified channel WCS. There must be no intervening I/O instructions to the class F I/O controller to be loaded.

The enable channel interrupt (ECI) instruction allows the channel to request interrupts from the CPU.

The disable channel interrupt (DCI) instruction prohibits the channel from requesting an interrupt. Pending status conditions can only be cleared by the execution of a start I/O, test I/O, or halt I/O if the channel is disabled. The DCI instruction does not clear pending requests.

The activate channel interrupt (ACI) instruction causes the channel to actively contend for interrupt priority except that the channel never requests an interrupt. This instruction has no effect on pending status conditions except that they can only be cleared by a start I/O, or test I/O, or halt I/O.

The deactivate channel interrupt (DACI) instruction causes the channel to suspend contention for interrupt priority. If an interrupt request is queued, the channel may now request an interrupt. The instruction following a DACI is uninterruptible.

The reset channel (RSCHNL) instruction resets all interrupt and I/O activity in the channel. All requesting and pending conditions will be cleared. The channel work buffer in main memory will be deallocated. The channel may remain busy for extended periods of time following RSCHNL.

The stop I/O (STPIO) instruction terminates the operation in the controller after the completion of the current IOCD. The termination is orderly. The channel will suppress command and data chaining.

The reset controller (RSCTL) instruction resets a specific controller regardless of its previous condition. The subchannel and all pending and generated status conditions are cleared. The reset is immediate.

The grab controller (GRIO) instruction takes away control of a controller which is reserved to another channel. The grabbing channel is assigned as the reserving channel.

5.3.3.4 Input/Output Initiation


I/O operations are initiated by the start I/O instruction. If the specified channel/subchannel is present and not busy, the SIO is accepted, and the CPU continues to the next sequential instruction. The channel/controller independently governs the I/O device specified by the instruction.

Prior to the execution of the I/O instruction, the software stores the address of the first input/output command doubleword (IOCD) to be executed into the fifth word of the interrupt context block associated with the channel.

5.3.3.5 Input/Output Command List Address (IOCLA)

The class F IOCD is a 64-bit value that describes a step in an I/O operation. One or more IOCDs in a series comprise an input/output command list (IOCL). The input/output command list address (IOCLA) indicates a word address of the first IOCD of a series to be executed.

Successful execution of a SIO or a WCWCS instruction causes the CPU to transmit the IOCLA to the channel/controller. The IOCLA is stationed in main memory at a location specified by the service interrupt vector, plus 16 (decimal). Each of the I/O channels has a corresponding service interrupt vector. Below is the format for the IOCLA indicated by the contents of the service interrupt vector plus 16.



5.3.3.6 Input/Output Memory Addressing

The memory addressing method used for class F I/O is real addressing. Real addressing is the capability to directly address any memory location within the 16MB (4MW) maximum capacity of the main memory without any address translation. This addressing method differs from the addressing method normally used by the software, which relies on hardware address conversion to transform the logical address to a real (physical) address.

Memory addresses are transferred to the channel when a start I/O or write channel WCS instruction is executed by the CPU. Prior to the execution of the I/O instruction, the software stores the address of the first input/output command doubleword (IOCD) to be executed in the fifth word of the interrupt context block associated with the channel. The word indicated is referred to as the input/output command list address (IOCLA).

5.3.3.7 Input/Output Command Doubleword Format

The real IOCL address is passed to the channel/controller on the data bus.

The start I/O instruction is the only instruction that is able to cause the channel/controller to fetch an IOCD. One or more IOCDs create an input/output command list (IOCL).

The address indicated in the IOCLA specifies the word address of the first IOCD to be executed by the channel.

The IOCD format is shown in Figure 5-9 and described in subsequent paragraphs.

10001	vsw																											-
		1																									τ	r
	сомі	MAN	D										I	RE/		AT	AA	DD	RE	SS							с	6
				Т		Γ											<u> </u>		Г	Т	Т	Г	Г			T	┨──	┝
D 1 :	23	4	5 6	5 7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	
IOCD I	SW																											
	FL	٩GS															1	зүт	Е.	TRA	NSF	ER	col	JNT				
				0	0	0	0	0	0	0	0	0		<u> </u>			r –		Г	Т	T	T	Ť-	-	<u> </u>	r	1	Т
32 33 3	34 35	36								-			48	49	50	51	52	53	54	4 55	56	57	58	59	60	61	62	6
IVI IVI	мм		10 11	RE/ COI		OL																						
1 M M 1 = MOD		м	1	cor	NTR			USE	D F	OR	тне	BA	SIC	cc	омм	۹N	D.											
	IFIEI	M R BIT	I 1 ⁻S; T⊦	CO	NTR			USE	D F	OR	THE	BA	SIC	cc	омм	۹N	D.											
I = MOD -BIT AS	SIGN	M R BIT	I 1 ⁻S; T⊦ TS AI	CO	NTR			USE	DF	OR	THE	BA	SIC	cc	омм	۹N	D.											
1 = MOD -BIT AS IT 30 0	SIGN	М R ВІТ МЕN IT 31 0	ו 1 S; TH TS AI B`	COI IESE RE: YTE (BIT			USE	DF	OR	THE	BA	ASIC	cc	омм	۹N	D.											
I = MOD -BIT AS IT 30 0 1	SIGN	M - R BIT MEN IT 31 0 1 0	I 1 TS; TH TS AI B` B` B`	COI IESE RE: YTE (YTE)	NTR BIT D 1 2			USE	D F	OR	THE	BA	ASIC	: cc	мм	۹N	D.											
1 = MOD -BIT AS IT 30 0 0	SIGN	M - R BIT MEN IT 31 0 1	I 1 TS; TH TS AI B` B` B`	COI IESE RE: YTE (NTR BIT D 1 2			USE	D F	OR	THE	BA	ASIC	: co	DMM,	۹N	D.											
1 = MOD -BIT AS IT 30 0 1	SIGN B	M R BIT MEN IT 31 0 1 0 1	I 1 TS AI TS AI B' B' B'	CON IESE RE: YTE (YTE ; YTE ;	NTR BIT 0 1 2 3			USE	D F	OR	THE	BA	ASIC	: co	DMM/	۹N	D.											
1 = MOD -BIT AS IT 30 0 0 1 1 : LAG BI : IT 32 : IT 33 : IT 34	SIGN B	M R BIT MEN IT 31 0 1 0 1	I 1 TS TF TS AI B' B' B' DAT, COM SUPP	CON HESE RE: YTE (YTE) YTE ; YTE ;	NTR BIT 0 1 2 3 RE: AIN D C	'S A I (H(HAI		0 S O	FF	TEF	RMIN							SFE	:R (cou	NT -	= 0)						
1 = MOD -BIT AS IT 30 0 0 1 1 : : : : : : : : : : : : : : :	SIGN B	M R BIT MEN IT 31 0 1 0 1	I 1 TS TF TS AI B' B' B' DAT, COM SUPP SKIPP PROG	COI IESE RE: YTE (YTE : YTE : YTE : YTE : A CH MAN RES: BRAI	NTR BIT 0 1 2 3 RE: AIN D C S IN	I (HI HAI ICOF		DS O CT	FF	TEF	RMIN	ΙΑΤ	101					SFE	R	cou	NT -	= 0)						
1 = MOD -BIT AS IT 30 0 0 1 1 : : : : : : : : : : : : : : :	NFIEI SIGN B	M R BIT MEN IT 31 0 1 0 1 0	I 1 TS AI B' B' B' B' DAT, COM SUPP SKIP PRO(REA	COI IESE RE: YTE (YTE ; YTE ;	NTR BIT D 1 2 3 RE: AIN D C S IN M C 0 ME	I (HI HAI COF		DS O CT	FF LEN	TER	RMIN	ΙΑΤ	101					SFE	:R (cou	NT ·	= 0)						
1 = MOD -BIT AS IT 30 0 0 1 1 : LAG BI : IT 32 : IT 33 : IT 34 : IT 35 : IT 36 : IT 37	NFIEI SIGN B	M R BIT MEN IT 31 0 1 0 1 0	I 1 TS AI B' B' B' B' DAT, COM SUPP SKIP PRO(REA	COI IESE RE: YTE (YTE ; YTE ;	NTR BIT D 1 2 3 RE: AIN D C S IN M C 0 ME	I (HI HAI COF		DS O CT	FF LEN	TER	RMIN	ΙΑΤ	101					SFE	:R (cou	NT :	= 0)						
1 = MOD -BIT AS IT 30 0 0 1 1 : LAG BI : IT 32 : IT 33 : IT 34 : IT 35 : IT 36 : IT 37	NFIEI SIGN B	M R BIT MEN IT 31 0 1 0 1 0	I 1 TS AI B' B' B' B' DAT, COM SUPP SKIP PRO(REA	COI IESE RE: YTE (YTE ; YTE ;	NTR BIT D 1 2 3 RE: AIN D C S IN M C 0 ME	I (HI HAI COF		DS O CT	FF LEN	TER	RMIN	ΙΑΤ	101					SFE	R	cou	NT -	= 0)						32

Figure 5-9. Class F Devices IOCD Format

The IOCD command field specifies one of the following seven commands:

Write Read Read backward Control Sense Transfer in channel Channel control

If more than one IOCD is specified, the IOCDs are fetched sequentially except when transfer in channel (TIC) is specified. Search (compare) commands can cause the skipping of the next sequential IOCD if the condition becomes true (i.e., search equal, search low, or search high). The channel or controller will then increment by 16 rather than by 8.

The real data address (IOCD MSW bits 8 through 29) specifies the starting address of the data area. The data address will be a byte address, and the channel will internally align the information transferred to or from main memory.

The byte transfer count (IOCD LSW bits 16 through 31) specifies the number of bytes to be transferred by the channel to or from main memory. The actual number of memory transfers performed by the channel is dependent upon the channel implementation.

5.3.3.8 Input/Output Commands

The write command causes a write (output) operation to the selected I/O device from the specified main memory address.

The read command causes a read (input) operation from the selected I/O device to the specified main memory address.

The read backward command causes a read (input) operation in the reverse direction from the selected I/O tape device to the specified main memory address in descending order.

The control command causes control information to be passed to the selected I/O device. The control command may provide a data address and byte count for additional control information that may be stored in main memory. Control information is device dependent. For example, it may instruct a magnetic tape to rewind, a printer to space a certain number of lines, or a disc to perform a seek operation.

The sense command causes the storing of controller/device information to the specified location of main memory. One or more bytes of information are transferred, depending upon the device, up to the byte count specified in the operation. The sense information provides additional device-dependent information not provided in the status flags.

The transfer in channel (TIC) command specifies the address of the next IOCD to be executed. The TIC command allows the programmer to change the sequence of IOCD execution. The IOCLA cannot specify a TIC command as the first IOCD in a command list, nor can one TIC specify another TIC command.

The channel control command causes the transfer of information from a specific location in main memory. One or more bytes of information is transmitted to the channel. The channel control command provides for the passing of information required to initialize all channels.

5.3.3.9 Input/Output Termination

An I/O operation terminates when the channel, controller, and/or device indicates the end of an operation. All I/O operations accepted by the channel will always terminate with at least one termination status being presented to software.

Channel end is a termination condition that indicates that all information associated with the I/O operation has been received or provided, and that the channel or the integrated channel/controller is no longer needed.

Controller end is a termination condition that is reported after a channel end was reported in which the controller was busy. It indicates that the controller is no longer active and is available to initiate another command.

Device end is an indication from the controller to the channel that an I/O device has terminated execution of its operation.

The combination of channel end, controller end, and device end indicates that the I/O operation is complete. The termination indications are hierarchial; a device end cannot happen before a controller end, which cannot happen before a channel end.

An I/O operation can also fail to be accepted by the channel during I/O initiation. Conditions that prevent I/O initiation are:

- 1. Channel or subchannel busy
- 2. Channel not operational or nonexistent
- 3. Pending termination (SIO, TIO, and HIO only) status from a previously initiated I/O operation.

I/O initiation failures are reported to software by the setting of condition codes on the start I/O instruction and, where applicable, the storing of status.

5.3.3.10 Input/Output Status Words

The status word is maintained and stored by the channel. When the CPU acknowledges an interrupt, the channel stores the status words in the CPU memory and transmits the address where they are stored to the CPU. This address of the status words is then stored in the sixth word of the extended I/O interrupt context block (EXT I/O ICB). The status words contain information relating to the execution of the last IOCD or from any asynchronous condition requiring software notification (i.e., tape loaded, disc pack mounted, etc.). Figure 5-10 provides the formats and definitions of contents in the I/O status words.

5.4 Input/Output Interrupts

Input/output interrupts can be caused either by termination of an I/O operation, by operator intervention at the I/O device, or when a program-controlled interrupt is requested by an IOCD. An I/O interrupt causes the current PSD to be stored in the ICB (Figure 5-9) associated with the interrupt level. The new PSD is loaded from the ICB. For F class I/O operations, the status address is updated in the ICB by the CPU during the interrupt processing.

An interrupt can be caused by the device, controller, or channel. If a channel or controller has multiple I/O interrupt requests pending, it establishes a priority sequence for them before initiating an I/O interrupt request to the CPU. This priority sequence is maintained when the channel stores the status and reports the status address to the CPU.

The mode in which the channel operates during the software interrupt processing is determined by the mode setting of the channel and the implementation of the channel. The software may use bits 48 and 49 of the new PSD to select one of two options: unblocked or blocked operation.

Unblocked operation specifies that the CPU, upon receipt of an interrupt, causes the channel to go active and block all interrupts of a lower priority. The channel services the interrupt, and the software in turn issues a DACI command to restore the interrupt processing.

Blocking specifies that the CPU, upon receipt of an interrupt, causes the channel to deactivate. The CPU blocks all incoming interrupts and services the pending interrupt. The software, in turn, issues a UEI command or a LPSD, or LPSDCM to the CPU, thereby restoring interrupt processing. The target PSD of the LPSD or LPSDCM instruction should specify an unblocked operation in bits 48 and 49.

STATUS MSW							
SUBA	DDRESS			REAL IOC	DADDRESS		
	, , , , , , , , , , , , , , , , , , , 		 	 	 	· •	····
0 1 2 3	4567	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
STATUS LSW							
r							1
	STATUS	FLAGS	.		L		
СНАМ	NNEL	DEV	/ICE		RESIDUAL	BYTE COUNT	
							++++
	4 5 6 7	8 9 10 11		16 17 18 19	20 21 22 23	24 25 26 27	28 29 30 31
0123					20 21 22 20	2. 20 20 27	
MOST-SIGNIF	ICANT WORD						
BITS 0-7	SUBADDRES	S SPECIEIES T					
	PRESENTING				51741422		
BITS 8-31	REAL IOCD A EXECUTED, I		CIFIES THE AL	DRESS OF TH	E LAST IOCD		
LEAST-SIGNI	FICANT WORD						
STATUS FLAC	GS						
BIT 1	ECHO						
2			TROLLED INT	ERRUPT			
3 4	CHANNEL PR		СК				
5		ONTROL CHEC	СК				
6	NOT USED						
7 8	NOT USED BUSY						
9	NOTUSED						
10	NOT USED						
11	ATTENTION						
12							
13 14	DEVICE END UNIT CHECK						
15	NOT USED						
BITS 16-31		YTE COUNT F T IOCD USED.	FIELD SPECIFI	ES THE RESID	UAL BYTE CO	UNT	
							8101

Figure 5-10. Input/Output Status Words Format

CHAPTER 6

INSTRUCTION REPERTOIRE

6.1 INTRODUCTION

This chapter describes each instruction that can be executed by the Gould CONCEPT 32/67 CPU. Instructions are grouped according to the purpose and function. Preceding each group is a text portion that explains the formats used in each group and other noteworthy features of that group of instructions.

The appendixes in this manual provide easy access to find specific instructions. The key listing for each appendix is along the right-hand margin for reference as an index. Appendix A contains all instructions functionally grouped in order as presented in the instruction set. Appendix B lists the instruction by mnemonic in alphabetical order. The single case execution time for each instruction is also included. Appendix C lists all the instructions by Op Code in hexadecimal order. Appendix D provides three special lists of instructions, which are:

- . Instructions used in the 32 SERIES and the CONCEPT 32, but not recognized by the Gould CONCEPT 32/67 CPU.
- . Instructions that are undefined when the computer operates in the base register mode.
- . Instructions used in the base register mode only.

List of functional groupings:

Load/Store Instructions **Register Transfer Instructions** Memory Management Instructions **Branch Instructions Compare Instructions** Logical Instructions Shift Operation Instructions Bit Manipulation Instructions **Fixed-Point Arithmetic Instructions Floating-Point Arithmetic Instructions Floating-Point Conversion Instructions** Control Instructions Interrupt Instructions Input/Output Instructions Class F I/O Instructions Writable Control Storage (WCS) Instructions (Optional)

The detailed information contained in each instruction is discussed in the following paragraphs.

6.1.1 Mnemonic

The mnemonic for each instruction is a two to six-letter symbol, in uppercase letters, that represents the instruction name and is accepted by the Assembler.

The 32/67 CPU instruction mnemonics follow a simple format. The basic types are as follows:

L ST	Load Store	or	LM STM	Load masked Store masked
AD ADM ARM SU SUM MP DV	Add Add memory Add register Subtract	y to register		Store musked
ADF SUF MPF DVF	Floating-po	int arithmetic		
B AN OR EO C	Branch AND Logical OR Exclusive O Compare	R		

These basic mnemonics are augmented to define the operand data type. (A special set of instructions is provided for bit manipulation). The five basic data types are as follows:

В	Byte	(8 bits)
Н	Halfword	(16 bits)
W	Word	(32 bits)
D	Doubleword	(64 bits)
Ι	Immediate	(16 bits)

Therefore, the resulting instruction mnemonics have forms such as:

LB Load byte
LMH Load masked halfword
STMW Store masked word
ADI Add immediate to register
SUMD Subtract memory doubleword

6.1.2 Formats

A 16-bit or 32-bit machine language representation shows the acceptable format(s) for each instruction. Several of the memory reference instructions display two formats, namely to distinguish between the nonbase register and the base register modes. Both formats for the memory reference instructions are shown in Figure 6-1. Figures 6-2 and 6-3 contain the other standard formats for Immediate and Interregister instructions, respectively.

6.1.3 Definition

The operation that is performed when the instruction is executed is briefly described. Registers or memory locations which are modified are defined. Table 6-1 includes the abbreviations used in the definitions.

6.1.4 Notes

Special considerations are given in notes following the basic operational description.

6.1.5 Summary Expressions

The summary expression is a symbolic expression, based on the definition, that shows the operation performed by the instruction. Table 6-1 includes the symbols and abbreviations used in summary expressions.

The following are examples of summary expressions used in the instructions:

 $(R_{S}) \rightarrow (R_{D})$

means that the contents of general purpose register (GPR) S replaces the contents of general purpose register (GPR) D.

 $Zeros_{0-23}$, byte operand $\rightarrow R$

means that the byte operand is appended with zeros in positions 0 through 23 and the resulting word replaces the contents of the GPR specified by R.

(R), (R+1)

is an even/odd pair of registers.

(EWL), (EWL+1)

is an effective doubleword memory location.


6.1.6 Operation Code

The operation code (or op code) for each instruction is given in a four-digit, left-justified hexadecimal format. This format represents the 16 most-significant bits of the instruction word, which includes the implicit bits which identify the general purpose register, indirect addressing, indexing, and byte addressing. These additional bits, when set, are reflected in the true operation code.

Gould CONCEPT 32/67 Reference Manual

6-3

					-			_	T								-		-		-	-			-		-			
			Т		1	Γ				Τ			-									L					L			
OP C	ODE			R			х		F		BR										OFI	=SE	т							
		Ι														Ι	Γ					Ι	Ι	Ι			Γ	Τ	Τ	Ι
0 1 2	34	4 !	56	7	8	9	10	11	12	2 13	14	15	16	17	18	3 19	20	2	21	22	23	2	4	25	26	27	28	3 2	9 3(0 3
BASE REGI	STER	FC	RM	٩T																										
BITS 0-5	DEF	INE	TH	E OF	PER	ΑΤΙ	ON	COL	DE.																					
BITS 6-8	DES	IGN	IATE	A	GEN	ER/	AL F	PUR	POS	SE R	REG	ISTE	ER A	DD	RE	ESS	(0-7).												
BITS 9-11	IND ADD									'S GF	PR 1	-7 T	ΟВ	ΕU	ISE	DA	S IN	NDI	EX	RI	EGI	STE	ER	s Ir	I T	HE				
BIT 12	THE	FE	віт і	SEF	FE	сті	VEL	Y P	AR'	тог	FTH	HE C	PEF	RAT	017	N C	OD	E.												
BITS 13-15	THE REF CON EFF	ER	ENC	E A[ALL	DDF ZE	ESS ROS	S WI S A 2	THI 24-B	N T IT '	THE VAL	PRC	DGR	АМ	AD	DR	RESS	INC	G S	PA	CE	. IF	TH	115	FI	ELI	D			A	
BITS 16-31	055				000	\.//r		ты	C D/	0017	.		SPI																	
	RES THE		T OF NTE FEC	TH NTS	E B/ S OF	ASE TH	RE IE II RES	GIS ⁻ NDE	TEF X F		ELD ISTI	D TO ER I DN.	FO S A	RM	TH ED	IF >	d C IS	N	SS DN-	O ZE	F TI ERC	ΗĒ	OF	PER	AN	ID.				
	RES THE STER		T OF NTE FEC	TH NTS	E B/ S OF	ASE TH	RE IE II RES	GIS ⁻ NDE	TEF X F		ELD ISTI	D TO ER I DN.	FO S A	RM	TH ED	IF >	d C IS	N	SS DN-	O ZE	F TI ERC	ΗĒ	OF	PER	AN	ID.				
	RES THE STER EA =		T OF NTE FEC		E B/ S OF	ASE TH DDF	RE IE II RES	GIS NDE	TEF X F		ELD ISTI	D TO ER I DN.	FO S A	RM	TH ED EL	IF >		RE N(ts c	Of E	F TI ERC	+E + [OF	PER	AN	ID.				c
BASE REGI	RES THE STER EA =		T OF NTE FEC		E B/ S OF	ASE TH DDF	RE IE II RES	GIS NDE S CA	TEF X F \LC		ELD ISTI	D TO ER I DN.	FO S A	RM DDE	TH ED EL	IF >		RE N(ts c	Of E	F TI ERC	+E + [OF	PER	AN	ID.				c
BASE REGIS	RES THE STER EA =	UL ⁻ : CC : EF = (C	T OF INTE FEC		E B/ S OF E AI	ASE TH DDF SE	REI IE II RES:	GIS NDE S CA tents	FEF X F LC s of	R FII REG	ELD ISTI ATIC) + (D TO ER I DN.	FO S A BR	RM DDE = 0		SE				OI -ZE DR	F TI ERC BR)	+ C		PER		ID.	EN	T		I
OP CC	RES THE STER EA =	SUL ⁻ CC EF = (C	FEC FEC	TH INTS TIV x = 1 R 7	E B/ S OF E A 0 EL	ASE TH DDF SE	REI IE II RES:	GIS NDE S CA tents	FEF X F LC s of	R FII REG	ELD ISTI ATIC) + (D TO ER I DN.	FO S A BR	RM DDE = 0		SE				OI -ZE DR	F TI ERC BR)	+ C		PER		ID.	EN	T		I
OP CC	RES THE STER EA =		FEC o if R	TH NTS TIV x = 0 R 7 RM		ASE TH DDF SE	RE IE IN RES con	GIS ⁻ NDE S CA tents	F F TEF X F ALC s of	R FII REG	ELD ISTI ATIC) + (D TO ER I DN.	FO S A BR	RM DDE = 0		SE				OI -ZE DR	F TI ERC BR)	+ C		PER		ID.	EN	T		I
OP CC OP CC 0 1 2 NONBASE R BITS 0-5	RES THE STER EA = DDE		T OF INTE FEC D if R 5 6 R FO THE	TH NTS TIV x = 0 R R 7 RM. 5 OP	E B/ S OF E AI 0 EL 8 8 AT	ASE TH DDF SE		GIS ⁻ NDE S CA tents	FEF X F LC s of F 12	R FII REG ULA RX	ELD ISTI () + () TO ER I ON. (0 if	BR	RM DDE = 0	EL 0	SE C				OI -ZE DR	F TI ERC BR)	+ C		PER		ID.	EN	T		I
BASE REGI	RES THE STER EA = DDE 3 4 REGIS DEF	E C C C C C C C C C C C C C C C C C C C	FEC DifR			ASE TH DDF SE SE 9 9 ATI(ERA 5 ST ST		GIS NDE S CA tents tents 11 11 COD URF E G USE	F 12 F 12 E. POS EN OF OF	R FII REG RX RX 13 SE R REP RI ERA	ELD ISTI ATIC) + (14 EGI FO FO	OTO ERI ON. Oif 15	BR BR 16		THED EL 0 18 RE EG IG. IG.	SSS (Cont (IS Cont (AN 20 0-7) ERS).			ESS	ΗΕ 				ID. EMI	EN 28	T 29	30	0 3
OP CC OP CC 0 1 2 NONBASE R BITS 0-5 BITS 6-8	RES THE STER EA = DDE A REGIS DEF DESI X = (X = 1	EF EF EF EF EF EF EF EF EF EF	T OF DITE FEC DITE THE ATE DES DES DES			ASE TH DDF SE SE SE SE SE SE SE SE SE SE SE SE SE	RES con 10 N (AL P HRE HE HE HE HE		F F 12 F 12 F OF OF OF OF OF	RX RX 13 SE R RX 13 SE R REC NDIF	ELD ISTI ATIC) + () + () 14 EGI AL P SIN FO FO FO REC	TO ER I ON. O if 15 15 STE G O R IN R IN R IN R IN	BR BR 16 R A POSI NDE NDE NDE NDE		THED EL 0 18 RE EGNIG. IG. IG. SIN		Cont Cont Cont Cont Cont Cont Cont Cont				F TI ERC 3R) ESS 23 USE FOI	+ [24					28 28	T 29 REC	9 30 GIST	0 3
OP CC OP CC 0 1 2 NONBASE R BITS 0-5 BITS 6-8 BITS 9-10	RES THE STER EA = DDE DES DEF DESI X = 1 DESI X = 1 DESI I = 0 I = 1	EF CC EF CC EF CC EF CC EF EF CC EF EF EF EF EF EF EF EF EF EF	T OF DITE FEC DITE DITE ATE DES DES DES DES DES DES DES DES	TH NTS TIV x = 0 R R 7 R 0 R 0 0 0 0 0 0 0 0 0 0 0 0 0		ASE TH DDF SE SE SE SE SE SE SE SE SE SE SE SE SE	RES con 10 N (AL P HRE HE HE HE HE HA HA		F F 12 F I I I I I I I I I I I I I I I I I I	R FII REG ULLA RX 13 SE R ERA ERA ERA ERA ERA ERA ERA ERA ERA ER	ELD ISTI ATIC) + () + ()) + ()) + () 14 EGI AL P STA FO FO FO REC REC	TO ER I DN. O if 0 if 15 15 STE URF G O R IN R IN R IN R IN T AI	BR BR 16 16 R A POSI NDE NDE NDE NDE NDE NDE NDE	RM DDE = 0 17 17			Cont Cont Cont Cont Cont Cont Cont Cont				ESS 23 USE FOI IS	+ E 24					28 28	T 29 REC ED.) 30	0 3



OP C		В	L			AU												l			
						COL	DE									·					
	3 4 5	6 7	0	0 0	0																
012	5 4 5	υ,	0 5	10 11	12	13 14	15		10	15 20	. 21	22	25	24	25	20	21	20	29	30	31
ITS 0-5	DEFINE	THE OP	PERAT	ON CO	DE.																
ITS 6-8	DESIGN	ATE A C	GENER	AL PUF	RPOS	E REC	GISTE	RAD	DRE	SS (0	-7).										
ITS 9-12	UNASSI	GNED.																			
ITS 13-15	DEFINE	AUGME	INTING	OPER	ATIC	N CO	DE.														
TE 16 21	CONTA	IN THE 1	16-BIT	OPERA	ND \		Ξ.								7						

Figure 6-2. Immediate Instruction Format




Figure 6-3. Interregister Instruction Format

	Symbol Definitions (Sneet 1 of 3)
Symbol	Definition
BR	Base Register 0-7 (BR0-BR7)
CCn	Condition code bit n
CMCR	Cache Memory Control Register
CS	Control Switches
D	Specified branch condition
EA	Effective Address of an operand or instruction
EBA	Effective Byte Address
EBL	Effective Byte Location specified by EBA
EDA	Effective Doubleword Address
EDL	Effective Doubleword Location consisting of an even numbered word location and the next higher word location specified by the EDA
EHA	Effective Halfword Address
EHL	Effective Halfword Location specified by the EHA
EWA	Effective Word Address
EWL	Effective Word Location specified by the EWA
F	Format bit
FIX	Conversion of floating-point to fixed-point form
FLT	Conversion of fixed-point to floating-point form
GPR	General Purpose Register 0-7 (GPR0-GPR7)
Ι	Indirect address bit
IW	Instruction Word
MA	Real Memory Address
MIDL	Memory Image Descriptor List
PC	Program Count
PSD	Program Status Doubleword
<u></u>	Gould CONCEPT 32/67

Table 6-1 Symbol Definitions (Sheet 1 of 3)

Symbol	Definition
PSD1	The first word of the Program Status Doubleword
PSD2	The second word of the Program Status Doubleword
R	Register 0-7 (R0-R7)
RB	Base register
R _D	Destination register
RDB	Destination base register
R _S	Source register
rs _b	Source base register
Rm-n	Bits m through n of general purpose register R
Rn	Bit of general purpose register R
SBL	Specified Bit Location within a byte
scc	Set condition code bits
SE	Sign Extended
x	Index register:
	X ValueGPR Used for Indexing00None01R110R211R3
-Y	Twos complement of Y
Y	Ones complement of Y, or logical NOT function for Y
Zeros	Zero fill as specified
å	Logical AND
v	Logical OR
Ð	Exclusive OR
-	Replace data from left symbol to right symbol (e.g., (R) \rightarrow (R1) means the contents of R replaces the contents of R1.
1	Indicates referenced bit locations which are set

Table 6-1 Symbol Definitions (Sheet 2 of 3)

Symbol	Definition
+1	The register or memory address is incremented by one (e.g., R, $R+1$ indicates a register even/odd pair consisting of (R) and (R+1) respectively
+n	The memory address or register incremented 'n' times
()	Contents of
[]	The combined contents of
<	Less
≤	Less or equal
=	Equal
2	Greater or equal
>	Greater
⊭	Not Equal
+	Algebraic addition
-	Algebraic subtraction
x	(or no symbol) Algebraic multiplication
/	Algebraic division
:	Comparison symbol

Table 6-1 Symbol Definitions (Sheet 3 of 3)

6.1.7 Assembly Coding Conventions

The basic assembler coding format for memory reference instructions is:

XXXXXX ^s ,*m,x

which translates to

XXXXXX	Instruction mnemonic
s d	Source or destination general purpose register
*	Indirect addressing (optional)
m	Memory operand
x	Indexed by register number x

Nonmemory reference instruction coding is similar to the memory reference format. Table 6-2 lists all codes used in defining the Assembler coding formats.

Table 6-2Assembler Coding Symbols

Code	Description				
Uppercase letters	Instruction mnemonic				
b	Bit number (0-31) in a general purpose register				
с	Bit number (0-7) within a byte				
b	Destination general purpose register number (0-7)				
f	Function				
m	Operand memory address				
n	Device address				
s	Source general purpose register number (0-7)				
v	Value for immediate operands, number of shifts, etc.				
x	Index register number 1, 2, or 3 (optional)				
*	Indirect addressing (optional)				
,	Assembler syntax				

6.2 INSTRUCTION SET

6.2.1 Load/Store Instructions

The load/store instruction group manipulates data between memory and the general purpose or base registers. In general, load instructions transfer operands from specified memory locations to registers; store instructions transfer data from registers to specified memory locations. Provisions have been made to mask or clear the contents of registers, memory bytes, halfwords, words, or doublewords during instruction execution.

6.2.1.1 INSTRUCTION FORMAT

The load/store instructions use the standard memory reference, immediate, and interregister formats.


6.2.1.2 CONDITION CODE


A condition code is set during the execution of most load instructions to indicate whether the operand being transferred is greater than, less than, or equal to zero. Arithmetic exceptions are also reflected by the condition code results. All store instructions leave the condition code unchanged.


6.2.1.3 MEMORY TO REGISTER TRANSFERS

Figure 6-4 depicts the positioning of information for transfer from memory to any general purpose or base register in the 32/67 computer.


This page intentionally left blank







BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective byte location (EBL) specified by the effective byte address (EBA) is accessed and transferred to bit positions 24-31 of the general purpose register (GPR) specified by R. Bit positions 0-23 of the GPR specified by R are cleared to zeros.

SUMMARY EXPRESSION

(EBL) $\rightarrow R_{24-31}$

Zeros $\rightarrow R_{0-23}$

CONDITON CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Always zero
- CC4: Is set if (R_{0-31}) is equal to zero

BASE REGISTER MODE EXAMPLE

The contents of BR6 are added to the instruction offset to obtain the logical address. The contents of memory byte 001101 are transferred to bits 24-31 of GPR1; bits 0-23 of GPR1 are cleared. CC2 is set to indicate that the contents of GPR1 are greater than zero.

	cation: al Instruction: anguage Coding:	01000 AC8E1100 (R=1, LB 1,X'1100' (6)	X=0, BR=6)	
Before	PSD1	GPR1	BR6	Memory Byte 001101
	02001000	517CD092	00000001	00A60000
After	PSD1	GPR1	BR6	Memory Byte 001101
	22001004	000000A6	00000001	00A60000


NONBASE REGISTER MODE EXAMPLE

The contents of memory byte 01101 are transferred to bits 24-31 of GPR1; bits 0-23 of GPR1 are cleared. CC2 is set because the contents of GPR1 are greater than zero.


Memory Location:	01000
Hexadecimal Instruction:	AC 88 11 01 (R=1, X=0, I=0)
Assembly Language Coding:	LB 1,X'1101'

Before	PSD1	GPR1	Memory Byte 01101
	00001000	517CD092	00A60000
After	PSD1	GPR1	Memory Byte 01101
	20001004	000000A6	00A60000

LOAD HALFWORD AC00



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and the sign bit (bit 16) is extended left 16 bit positions to form a word. This word is transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

(EHL)SE \rightarrow R

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 0005A2 are transferred to bits 16-31 of GPR4. Bits 0-15 of GPR4 are set by the sign extension. CC3 is set.

	cation: al Instruction: anguage Coding:	00408 AE060503 (R=4, X=0, BR=6) LH 4,X'502'(6)						
Before	PSD1	GPR4	BR6	Memory Halfword 0005A2				
	12000408	5C00D34A	000000A0	930C				
After	PSD1	GPR4	BR6	Memory Halfword 0005A2				
	1200040C	FFFF930C	000000A0	930C				

NONBASE REGISTER MODE EXAMPLE


The contents of memory halfword 00502 are transferred to bits 16-31 of GPR4. Bits 0-15 of GPR4 are set by the sign extension. CC3 is set.

	cation: al Instruction: anguage Coding:	00408 AE 00 05 03 LH 4,X'502'	(R=4, X=0, I=0)
Before	PSD1	GPR4	Memory Halfword 00502
	10000408	5C00D34A	930C
After	PSD1	GPR4	Memory Halfword 00502
	1000040C	FFFF930C	930C

830133

			/	Ą		Ι			С		Τ		C)			()																	
										R				x		F		BR									OFI	FSET	г						
E	1	0		1	0	Τ	1	1			Τ					0																		0	0
	0	1		2	3		4	5	6	7		8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) specified by the effective word address (EWA) is accessed and transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

(EWL) \rightarrow R

CONDITION CODE RESULTS

CC1:	Always	zero

- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

BASE REGISTER MODE EXAMPLE


The contents of GPR4, BR6, and the instruction offset are added to obtain the logical address. The contents of memory word 0027A4 are transferred to GPR7.

	ocation: al Instruction Language Cod		002390 AFC6 2700 (R=7, X=4, BR=6,) LW 7, X '2700' (6), 4						
Before	PSD1	GPR7	GPR4	BR6	Memory word 0027A4				
	02002390	0056879A	00000004	000000A0	4D61A28C				
After	PSD1	GPR7	GPR4	BR6	Memory word 0027A4				
	22002394	4D61A28C	00000004	000000A0	4D61A28C				


NONBASE REGISTER MODE EXAMPLE

The contents of memory word 027A4 are transferred to GPR7.

	cation: al Instruction: anguage Coding:	02380 AF8027A4 (R=7, X=0, I=0) LW 7, X'27A4'					
Before	PSD1	GPR7	Memory Word 027A4				
	00002390	0056879A	4D61A28C				
After	PSD1	GPR7	Memory Word 027A4				
	20002394	4D61A28C	4D61A28C				



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830134

DEFINITION

The effective doubleword location (EDL) specified by the effective doubleword address (EDA) is accessed and transferred to the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than that specified by R. The least-significant effective word location (EWL+1) is accessed first and transferred to R+1. The most-significant EWL is accessed last and transferred to R.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

(EWL+1) → R+1

(EWL) \rightarrow R

CONDITION CODE RESULTS

CC1: Always zero

- CC2: Is set if (R,R+1) is greater than zero
- CC3: Is set if (R,R+1) is less than zero
- CC4: Is set if (R,R+1) is equal to zero

Gould CONCEPT 32/67 Reference Manual

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 008B7C are transferred to GPR7 and the contents of memory word 008B78 are transferred to GPR6. CC3 is set.

	cation: al Instruction: anguage Codir	281C4 AF06800A (R=6, X=0, BR=6) LD 6,X'8008' (6)					
Before	PSD1 420281C4	GPR6 03F609C3	GPR7 39BB510E	BR6 00000B70			
	Memory Word F05B169A	d 008B78	Memory Word 137F8CA2	d 008B7C			
After	PSD1 120281C8	GPR6 F05B169A	GPR7 BR6 137F8CA2 00000B70				
	Memory Word F05B169A	d 008B78	Memory Word 137F8CA2	d 008B7C			


NONBASE REGISTER MODE EXAMPLE

The contents of memory word 28B7C are transferred to GPR7 and the contents of memory word 28B78 are transferred to GPR6. CC3 is set.


Memory Location:		281C4		
Hexadecimal Instruction:		AF 02 8B 7A (R=6, X=0, I=0)		
Assembly Language Coding:		LD 6,X'28B78'		
Before	PSD1	GPR6	GPR7	
	400281C4	03F609C3	39BB510E	
	Memory Word 28B78 F05B169A	Memory Word 137F8CA2	ord 28B7C	
After	PSD1	GPR6	GPR7	
	100281C8	F05B169A	137F8CA2	

Memory Word 28B78 F05B169A Memory Word 28B7C 137F8CA2

LOAD MASKED BYTE B008



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective byte location (EBL) specified by the effective byte address (EBA) is accessed and masked (logical AND function) with the least-significant byte (bits 24-31) of the mask register (R4). The result of the mask operation is transferred to bit positions 24-31 of the general purpose register (GPR) specified by R. Bit positions 0-23 of the GPR specified by R are cleared to zeros.

SUMMARY EXPRESSION

 $(EBL)\&(R4_{24-31}) \rightarrow (R_{24-31})$

Zeros $\rightarrow R_{0-23}$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Always zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 0000A3 are logically ANDed with the rightmost byte of GPR4; the result is transferred to bits 24-31 of GPR1. Bits 0-23 of GPR1 are cleared. CC2 is set.


Memory Location:		00900			
Hexadecimal Instruction:		B08E00A0 (R=1, X=0, BR=6)			
Assembly Language Coding:		LMB 1,X'A0'(6)			
Before	PSD1	GPR1	GPR4	BR6	Memory Byte 0000A3
	02000900	AA3689B0	000000F0	00000003	29
After	PSD1	GPR1	GPR4	BR6	Memory Byte 0000A3
	22000904	00000020	000000F0	00000003	29

NONBASE REGISTER MODE EXAMPLE


The contents of memory byte 000A3 are logically ANDed with the rightmost byte of GPR4; the result is transferred to bits 24-31 of GPR1. Bits 0-23 of GPR1 are cleared. CC2 is set.

Memory Location:			00900	
Hexadecimal Instruction:			B0 88 00 A3 (R=1, X=0, I=0)	
Assembly Language Coding:			LMB 1,X'A3'	
Before	PSD1	GPR1	GPR4	Memory Byte 000A3
	00000900	AA3689B0	000000F0	29
After	PSD1	GPR1	GPR4	Memory Byte 000A3
	20000904	00000020	000000F0	29

LOAD MASKED HALFWORD B000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed, and the sign bit (bit 16) is extended 16 bit positions to the left to form a word. This word is then masked (logical AND function) with the contents of the mask register (R4). The resulting word is transferred to the general purpose register (GPR) specified by R.

Instruction Repertoire

SUMMARY EXPRESSION

 $(EHL)SE\&(R4) \rightarrow R$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 0003A3 are accessed, the sign is extended 16 bit positions, the result is logically ANDed with the contents of GPR4, and the final result is transferred to GPR5. CC2 is set.

Memory Location:			00300		
Hexadecimal Instruction:			B2860303 (R=5, X=0, BR=6)		
Assembly Language Coding:			LMA 5,X'303'(6)		
Before	PSD1	GPR4	GPR5	BR6	
	02000300	0FF00FF0	C427B319	000000A0	
	Memory Half A58D	word 0003A3			
After	PSD1	GPR4	GPR5	BR6	
	22000304	0FF00FF0	000580	000000A0	
	Memory Half	word 0003A3			


A 58D

NONBASE REGISTER MODE EXAMPLE


The contents of memory halfword 003A3 are accessed, the sign is extended 16 bit positions, the result is logically ANDed with the contents of GPR4, and the final result is transferred to GPR5. CC2 is set.

Memory Location:			00300		
Hexadecimal Instruction:			B2 80 03 A3 (R=5, X=0, I=0)		
Assembly Language Coding:			LMH 5,X'3A3'		
Before	PSD1	GPR4	GPR5	Memory Halfword 003A3	
	08000300	0FF00FF0	C427B319	A58D	
After	PSD1	GPR4	GPR 5	Memory Halfword 003A3	
	20000304	0FF00FF0	000580	A58D	

LOAD MASKED WORD B000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) specified by the effective word address (EWA) is accessed and masked (logical AND function) with the contents of the mask register (R4). The resulting word is transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

 $(EWL)\&(R4) \rightarrow R$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 000FFC are ANDed with the contents of GPR4. The result is transferred to GPR7. CC3 is set.


Memory Location:		00FF0			
Hexadecimal Instruction:		B3860FF0 (R=7, X=0, BR=6)			
Assembly Language Coding:		LMW 7,X'FF0'(6)			
Before	PSD1	GPR4	GPR7	BR6	Memory Word 000FFC
	02000F00	FF00007C	12345678	0000000C	8923F8E8
After	PSD1	GPR4	GPR7	BR6	Memory Word 000FFC
	12000F04	FF00007C	89000068	0000000C	8923F8E8

NONBASE REGISTER MODE EXAMPLE


The contents of memory word 00FFC are ANDed with the contents of GPR4. The result is transferred to GPR7, and CC3 is set.

Memory Location:			00F00	
Hexadecimal Instruction:			B3800FFC (R=7, X=0, I=0)	
Assembly Language Coding:			LMW 7,X'FFC'	
Before	PSD1	GPR4	GPR7	Memory Word 00FFC
	00000F00	FF00007C	1234 <i>5</i> 678	8923F8E8
After	PSD1	GPR4	GPR7	Memory Word 00FFC
	10000F04	FF00007C	89000068	8923F8E8

LOAD MASKED DOUBLEWORD B000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective doubleword location (EDL) specified by the effective doubleword address (EDA) is accessed, and the contents of each word are masked (logical AND function) with the contents of the mask register (R4). The least-significant effective word location (EWL+1) is masked first and transferred to R+1. The most-significant EWL is then masked and transferred to GPR specified by R. R+1 is the GPR one greater than R.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(EWL+1)\&(R4) \rightarrow R+1$

 $(EWL)\&(R4) \rightarrow R$

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R,R+1) is greater than zero
- CC3: Is set if (R,R+1) is less than zero
- CC4: Is set if (R,R+1) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 0002F4 are ANDed with the content of GPR4, and the result is transferred to GPR7. The contents of memory word 0002F0 are ANDed with GPR4, and the result is transferred to GPR6. CC2 is set.


Memory Location:			00200		
Hexadecimal Instruction:			B3060202 (R=6, X=0, BR=6)		
Assembly Language Coding:			LMD 6,X'200'(6)		
Before	PSD1	GPR4	GPR6	GPR7	BR6
	02000200	3F3F3F3F	12345678	9ABCDEF0	000000F0
	Memory Word 0002F0 AE69D10C		Memory Word 0002F4 63B208F0		
After	PSD1	GPR4	GPR6	GPR7	BR6
	22000204	3F3F3F3F	2E29110C	23320830	000000F0
	Memory Word 0002F0 AE69D10C		Memory Word 0002F4 63B208F0		

NONBASE REGISTER MODE EXAMPLE


The contents of memory word 002F4 is ANDed with the content of GPR4, and the result is transferred to GPR7. The contents of memory word 002F0 is ANDed with the contents of GPR4, and the result is transferred to GPR6. CC2 is set.

Memory Location:			00200		
Hexadecimal Instruction:			B3 00 02 F2 (R=6, X=0, I=0)		
Assembly Language Coding:			LMD 6,X'2F0'		
Before	PSD1	GPR4	GPR6	GPR7	
	00000200	3F3F3F3F	12345678	9ABCDEF0	
	Memory Word AE69D10C	d 002F0	Memory Word 63B208F0	d 002F4	
After	PSD1	GPR4	GPR6	GPR7	
	20000204	3F3F3F3F	2E29110C	23320830	
	Memory Word 002F0 AE69D10C		Memory Word 002F4 63B208F0		

LOAD NEGATIVE BYTE B408



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective byte location (EBL) specified by the effective byte address (EBA) is accessed, and 24 zeros are appended to the most-significant end to form a word. The twos complement of this word is then taken and transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

-[00-23, (EBL)] → R

CONDITION CODE RESULTS

CC1: Always zero CC2: Always zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 00D102 are prefixed with 24 zeros to form a word; the result is negated and transferred to GPR1. CC3 is set.


Memory Location:			0D000		
Hexadecimal Instruction:			B48ED100 (R=1, X=0, BR=6)		
Assembly Language Coding:			LNB 1,X'D100'(6)		
Before	PSD1	GPR1	BR6	Memory Byte 00D102	
	0200D000	00000000	00000002	3A	
After	PSD1	GPR1	BR6	Memory Byte 00D102	
	0A00D004	FFFFFFC6	00000002	3A	

NONBASE REGISTER MODE EXAMPLE


The contents of memory byte 0D102 are prefixed with 24 zeros to form a word; the result is negated and transferred to GPR1. CC3 is set.

Memory Location:			0D000
Hexadecimal Instruction:			B4 88 D1 02 (R=1, X=0, I=0)
Assembly Language Coding:			LNB 1,X'D102'
Before	PSD1	GPR1	Memory Byte 0D102
	0000D000	00000000	3A
After	PSD1	GPR1	Memory Byte 0D102
	0800D004	FFFFFFC6	3A

LOAD NEGATIVE HALFWORD B400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and the sign bit (bit 16) is extended 16 bit positions to the left to form a word. The twos complement of this word is then transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

- $(EHL)_{SE} \rightarrow R$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

Instruction Repertoire

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 0084B2 are sign extended and negated. The result is transferred to GPR4. CC2 is set.

Memory Location:		08000		
Hexadecimal Instruction:		B6068403 (R=4, X=0, BR=6)		
Assembly Language Coding:		LNH 4,X'8402'(6)		
Before	PSD1	GPR4	BR6	Memory Halfword 0084B2
	42008000	12345678	000000B0	960C
After	PSD1	GPR4	BR6	Memory Halfword 0084B2
	22008004	000069F4	000000B0	960C


NONBASE REGISTER MODE EXAMPLE

The contents of memory halfword 08402 are sign extended and negated. The result is transferred to GPR4. CC2 is set.


Memory Location:			08000
Hexadecimal Instruction:			B6 00 84 03 (R=4, X=0, I=0)
Assembly Language Coding:			LNH 4,X'8402'
Before	PSD1	GPR4	Memory Halfword 08402
	40008000	12345678	960C
After	PSD1	GPR4	Memory Halfword 08402
	20008004	000069F4	960C

LOAD NEGATIVE WORD B400

830141



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) specified by the effective word address (EWA) is accessed, and its twos complement is transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

 $-(EWL) \rightarrow R$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 0006C8 are negated and transferred to GPR5. CC3 is set.


	cation: al Instruction: anguage Codi		00500 B68606C0 (R=5, X=0, BR=6) LNW 5,X'06C0' (6)					
Before	PSD1	GPR5	BR6	Memory Word 0006C8				
	0A000500	00000000	00000008	185E0D76				
After	PSD1	GPR5	BR6	Memory Word 0006C8				
	12000 <i>5</i> 04	E7A1F28A	00000008	185E0D76				

NONBASE REGISTER MODE EXAMPLE


The contents of memory word 006C8 are negated and transferred to GPR5. CC3 is set.

	cation: Il Instruction: anguage Codir	00500 B6 80 06 C8 (R=5, X=0, I=0) LNW 5,X'6C8'	
Before	PSD1	GPR5	Memory Word 006C8
	08000500	00000000	185E0D76
After	PSD1	GPR <i>5</i>	Memory Word 006C8
	10000 <i>5</i> 04	E7A1F28A	185E0D76

LOAD NEGATIVE DOUBLEWORD B400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective doubleword location (EDL) specified by the effective doubleword address (EDA) is accessed and its twos complement is formed. The least-significant effective word location (EWL+1) is complemented first and the result is transferred to R+1. The most-significant word is complemented, and the result is transferred to the GPR specified by R. R+1 is the GPR one greater than that specified by R.

Note

The GPR specified by R must be an even numbered register.

SUMMARY EXPRESSION

 $\begin{array}{c} -(EWL+1) \rightarrow R+1 \\ -(EWL) \rightarrow R \end{array}$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception
- CC2: Is set if (R,R+1) is greater than zero
- CC3: Is set if (R,R+1) is less than zero
- CC4: Is set if (R,R+1) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 0024A4 is negated and transferred to GPR3. The contents of memory word 0024A0 is negated and transferred to GPR2. CC3 is set.


	cation: al Instruction: anguage Codir	02344 B5062002 (R=2, X=0, BR=6) LND 2,X'2000'(6)				
Before	PSD1 02002344	GPR2 01234 <i>5</i> 67	GPR3 89ABCDEF	BR6 000004A0		
	Memory Word 00000000	d 0024A0	Memory Word 00000001	d 0024A4		
After	PSD1 12002348	GPR2 FFFFFFFF	GPR3 FFFFFFFF	BR6 000004A0		
	Memory Word 00000000	d 0024A0	Memory Wor 00000001	d 0024A4		

NONBASE REGISTER MODE EXAMPLE

The contents of memory word 024A4 is negated and transferred to GPR3. The contents of memory word 0024A0 is negated and transferred to GPR2. CC3 is set.

	cation: al Instruction: anguage Codi	02344 B5 00 24 A2 (R=2, X=0, I=0) LND 2,X'24A0'	
Before	PSD1 00002344	GPR2 01234567	GPR3 89ABCDEF
	Memory word 00000000	d 024A0	Memory Word 024A4 00000001
After	PSD1 10002348	GPR2 FFFFFFFF	GPR3 FFFFFFFF
	Memory Wor 00000000	d 024A0	Memory Word 024A4 00000001

6-35



830143

LI

d,v

DEFINITION

The halfword immediate operand in the instruction word (IW) is sign-extended (bit 16 extended 16 positions to the left) to form a word. This word is transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

 $(IW_{16-31})_{SE} - R$

CONDITION CODE RESULTS


CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero .

NONBASE AND BASE REGISTER MODE EXAMPLE

The halfword operand is sign-extended and the result is transferred to GPR1. CC3 is set.

	cation: al Instruction: anguage Coding:	0630C C8 80 FF FB (R=1) LI 1,-5
Before	PSD1 0000630C (Nonbase) 0200630C (Base)	GPR1 1234 <i>5</i> 678
After	PSD1 10006310 (Nonbase) 12006310 (Base)	GPR1 FFFFFFB

LOAD EFFECTIVE ADDRESS D000



DEFINITION

The effective address (EA) of the operand is generated and transferred to the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

Nonextended Addressing Mode

$$EA \rightarrow R_{13-31}$$

 $F \rightarrow R_{12}$

Zeros $\rightarrow R_{2-11}$

Extended Addressing Mode

 $EA \rightarrow R_{8-31}$

Zeros $\rightarrow R_{2-7}$

In both addressing modes, nonextended and extended, bits 0 and 1 of the GPR are contingent upon the indirect bit (I) of the instruction:

If I=0, ones $\rightarrow R_{0-1}$

If I=1, the contents of bits 0 and 1 of the last word of the indirect chain are copied into bits 0 and 1 of the GPR, respectively.

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change


Note

This instruction is illegal in the base register mode.


The effective address (EA) is transferred to general purpose register (GPR) R1, bits 13-31. Bits 0 and 1 of R1 is set to denote no indirect addressing.

Memory Location: 1000 Hexadecimal Instruction: D0 80 40 00 (R=1, X=0, I=0) LEA 1,X'4000' Assembly Language Coding: Before PSD1 GPR1 Memory Word 4000 08001000 00000000 AC881203 After PSD1 GPR1 Memory Word 4000 C0004000 AC881203 08001004

LOAD EFFECTIVE ADDRESS REAL 8000



BASE REGISTER FORMAT



DEFINITION

This instruction stores the real memory address (MA) of the operand in the general purpose register (GPR) specified by R.

NOTE

In base and nonbase register mode the format of the 25-bit memory address transferred to the GPR is as follows:

			Z	ERC)S			F										M	EMC	RY	ADI	DRE	SS									
	Ι																															
0		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

830355

SUMMARY EXPRESSION

 $Zeros \rightarrow R_{0-6}$

 $F \rightarrow R_7$

 $MA \rightarrow R_{8-31}$

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

NOTE


In the mapped mode, if the referenced map entry is "invalid," the CPU will assert the map fault trap.

BASE REGISTER MODE EXAMPLE


The contents of BR6 and the instruction offset are added to obtain the logical address. The real memory address (MA) is transferred to bits 8-31 of general purpose register (GPR) R1.

Memory Lo	cation.		01000					
Hexadecima	al Instruction:		83062000 (R=6, X=0, BR=6)					
Assembly L	anguage Codir	ng:	LEAR 6,X'2000'(6)					
Before	PSD1 A2001000	GPR6 00055555	BR6 00000050	CPU IN MAP MODE MAP BLOCK 1=X'8001'				
	PSD2 8000XXXX			XXXX=CPIX				
After	PSD1 A2001004	GPR6 000020 <i>5</i> 0	BR6 00000050					
	PSD2 8000XXXX							
NONBASE I	REGISTER MO	DDE EXAMPL	E					
Memory Lo			01000					
	al Instruction: anguage Codi		83 00 20 00 (R=6, X=0, I=0) LEAR 6,X'2000'					
Before	PSD1 A0001000	GPR6 000 <i>55555</i>	CPU IN MAP MAP BLOCK					
	PSD2 8000XXXX		XXXX=CPIX	ζ.				
After	PSD1 A0001004	GPR6 00002000						
	PSD2							

8000XXXX



BASE REGISTER FORMAT (5000)



NONBASE REGISTER FORMAT (3400)

DEFINITION

The effective address (EA) of the operand is generated and stored in the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

Nonextended Addressing Mode

Zeros $\rightarrow R_{0-11}$

 $F \rightarrow R_{12}$

 $EA \rightarrow R_{13-31}$

Extended Addressing Mode or Base Register Mode

Zeros $\rightarrow R_{0-7}$

 $EA \rightarrow R_{8-31}$

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

NOTE

No address specification checks are performed.

The contents of BR6, the contents of index register (X) GPR2 and the instruction offset are added to obtain the logical address. This address is loaded into GPR4.


	cation: al Instruction: anguage Codin		1000 52261300 (R=4, X=2, BR=6) LA 4,X'1300'(6), 2					
Before	PSD1	GPR2	GPR4	BR6				
	22001000	00001000	02020202	00000050				
After	PSD1	GPR2	GPR4	BR6				
	22001004	00001000	00002350	000000 <i>5</i> 0				

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction anguage Codi	1000 36 40 13 00 (R=4, X=2, I=0) LA 4,X'1300',2	
Before	PSD1	GPR2	GPR4
	20001000	00001000	02020202
After	PSD1	GPR2	GPR4
	20001004	00001000	00002300

ς.

LOAD ADDRESS BASE REGISTER 5808



DEFINITION

Load the effective address (EA) into the base register specified by R_{B} .

SUMMARY EXPRESSION

 $EA \rightarrow R_B 8-31$ Zeros $\rightarrow R_B 0-7$

CONDITION CODE RESULTS

- CC1: Unchanged CC2: Unchanged CC3: Unchanged
- CC4: Unchanged

NOTES

- 1. This instruction is used for the base register mode only.
- 2. No address specification checks are performed.

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. The address is loaded into base register R_B^2 .

	cation: al Instruction: anguage Codir	ng:	2000 590E2000 (R _B =2, X=0, BR=6) LABR 2,X'2000'(6)		
Before	PSD1	R _B 2	BR6		
	02002000	12345678	000000 <i>5</i> 0		
After	PSD1	R _B 2	BR6		
	02002004	00002050	000000 <i>5</i> 0		

830148

5		8			C)				0																	
			R _B			x		F		BR									QF	FSE	т						
0 1 0 1	1 0							0																			
0 1 2 3	4 5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The effective address (EA) formed by the sum of the contents of the specified base register (BR), offset, and index register is subtracted from the contents of the base register specified by R_{B} . The result is stored in the base register specified by R_{B} .

SUMMARY EXPRESSION

 R_{R} -(BR+I+OFFSET) $\rightarrow R_{R}$

CONDITION CODE RESULTS

CC1: Unchanged CC2: Unchanged CC3: Unchanged CC4: Unchanged

NOTES


1. This instruction is used for the base register mode only.

2. No address specification checks are performed.


BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. This address is subtracted from the contents of base register R_B^2 . The result is stored in R_B^2 .

	cation: al Instruction: anguage Codin		03000 59062000 (R _B =2, X=0, BR=6) SUABR 2,X'2000'(6)		
Before	PSD1	R _B 2	BR6		
	02003000	000040 <i>5</i> 0	00000050		
After	PSD1	R _B 2	BR6		
	02003004	00002000	000000 <i>5</i> 0		



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

This instruction is used to load one to eight general purpose registers (GPR). The effective word location (EWL) specified by the effective word address (EWA) in the instruction word is accessed and transferred to the GPR specified by R. Next, the EWA and the GPR address are incremented. The next sequential EWL is then transferred to the next sequential GPR. Successive transfers continue until GPR7 is loaded from memory.

NOTE

If the F and C bits are changed during indexing or indirection, such final address specified is not a word address, and an address specification trap will occur.

SUMMARY EXPRESSION

 $(EWL) \rightarrow R$ $(EWL+1) \rightarrow R+1$ \vdots \vdots \vdots $(EWL+n) \rightarrow R7$

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 000240 are transferred to GPR4, of memory word 000244 to GPR5, of memory word 000248 to GPR6, and of memory word 00024C to GPR7.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			00300 CE060200 (R=4, X=0, BR=6) LF 4,X'200'(6)					
Before	PSD1 0A000300	GPR4 00000000	GPR 5 00000000	GPR6 00000000	GPR7 00000000	BR6 00000040		
	Memory Word 000240 0000001				Memory Word 000244 00000002			
	Memory Wor 00000003	d 000248		Memory Wo 00000004	ord 00024C			
After	PSD1 0A000304	GPR4 00000001	GPR <i>5</i> 00000002	GPR6 00000003	GPR7 00000004	BR6 00000040		
	Memory Wor 00000001	d 000240		Memory Wo 00000002				
	Memory Wor 00000003	d 000248		Memory Wo 00000004	ord 00024C			


NONBASE REGISTER MODE EXAMPLE

The contents of memory word 00200 are transferred to GPR4, of memory word 00204 to GPR5, of memory word 00208 to GPR6, and of memory word 0020C to GPR7.

	cation: Il Instruction: anguage Codir	ng:	00300 CE 00 02 00 (R=4, X=0, I=0) LF 4,X'200'			
Before	re PSD1 GPR4 08000300 00000000		GPR <i>5</i> 00000000	GPR7 00000000		
	Memory Word 00000001	1 00200	Memory Word 00204 00000002			
	Memory Word 00208 00000003		Memory Word 0020C 00000004			
After	PSD1 08000304	GPR4 00000001	GPR <i>5</i> 00000002	GPR6 00000003	GPR7 00000004	
	Memory Word 00000001	d 00200	Memory Word 00204 00000002			
	Memory Word 00000003	d 00208	Memory Word 0020C 00000004			



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

This instruction is used to load one to eight base registers. The contents of the effective word location (EWL), as addressed by the effective word address (EWA), is accessed and transferred to the base register specified R_B . Next, the EWA and R_B are incremented and the next sequential memory word is transferred to the next R. Successive transfers continue until R_B7 is loaded from memory.

SUMMARY EXPRESSION

$$(EWL) \rightarrow R_{B}$$

$$(EWL+1) \rightarrow R_{B}+1$$

$$\vdots$$

$$\vdots$$

$$(EWL+n) \rightarrow R_{B}+7$$

CONDITION CODE RESULTS

CC1: Unchanged CC2: Unchanged CC3: Unchanged CC4: Unchanged

NOTES

- 1. This instruction may be executed in either Base Register Mode or Nonbase Register Mode.
- 2. Although the F bit is set in this instruction, which normally indicates a byte operand, the operand for this instruction is a set of one or more words.
- 3. If the effective word address (EWA) bits 30 and 31 are not zero, an address specification trap will occur.


The contents of BR3 and the instruction offset are added to obtain the logical address. The contents of memory word 000220 are transferred to R_B4 , of memory word 000224 to R_B5 , of memory word 000228 to R_B6 , and of memory word 00022C to R_B7 .

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			02000 CE0B0200 (R _B =4, X=0, BR=3) LFBR 4,X'200'(3)				
Before	PSD1 02002000	R _B 4 00000000	R _B 5 00000000	R _B 6 00000000	R _B 7 00000000	BR3 00000020	
Memory Word 000220 0000001				Memory Word 000224 00000002			
	Memory Wor 00000003	d 000228		Memory Word 00022C 00000004			
After	PSD1 02002004	R _B 4 00000001	R _B 5 00000002	R _B 6 00000003	R _B 7 00000004	BR3 00000020	
	Memory Wor 00000001	d 000220		Memory Word 000224 00000002			
	Memory Wor 00000003	d 000228		Memory Wor 00000004	d 00022C		

NONBASE REGISTER MODE EXAMPLE

The contents of memory word 000200 are transferred to R_B^4 , of memory word 000204 to R_B^5 , of memory word 000208 to R_B^6 , and of memory word 00020C to R_B^7 .

	cation: al Instruction: anguage Codir	ng:	02000 CE080200 (R _B =4, X=0, I=0) LFBR 4,X'200'			
Before	PSD1 00002000	R _B 4 00000000	R _{B5} 00000000	R _B 6 00000000	R _B 7 00000000	
	Memory Word 00000001	d 0200		Memory Word 0204 00000002		
	Memory Word 00000003	d 0208		Memory Word 020C 00000003		
After	PSD1 00002004	R _B 4 00000001	R _B 5 00000002	R _B 6 00000003	R _B 7 00000004	
	Memory Wor 00000001	d 0200		Memory Word 0204 00000002		
Memory Word 0208 0000003				Memory Word 00000004	d 020C	



DEFINITION

830151

The effective word location (EWL) specified by the effective word address (EWA) is accessed and transferred to the base register specified by R_{B^*}

SUMMARY EXPRESSION

(EWL) $\rightarrow R_{B}$

CONDITION CODE RESULTS

CC1: Unchanged CC2: Unchanged CC3: Unchanged

CC4: Unchanged


NOTES

1. This instruction is used for the base register mode only.


2. If the effective word address (EWA) bits 30 and 31 are not zero, an address specification trap will occur.

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 000304 are transferred to R_B3 .

	cation: al Instruction: anguage Codin		02000 5D860300 (R _B 3, X=0, BR=6) LWBR 3,X'300'(6)			
Before	PSD1	R _B 3	BR6	Memory Word 000304		
	02002000	00000000	00000004	12345678		
After	PSD1	R _B 3	BR6	Memory Word 000304		
	02002004	12345678	00000004	12345678		



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The least-significant byte (bits 24-31) of the general purpose register (GPR) specified by R is transferred to the effective byte location (EBL) specified by the effective byte address (EBA) in the instruction word. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

 $(R_{24-31}) \rightarrow EBL$

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of bits 24-31 of GPR1 are transferred to memory byte 003A13.


	cation: al Instruction: anguage Codi		03708 D48E3A00 (R=1, X=0, BR=6) STB 1,X'3A00'(6)			
Before	PSD1	GPR1	BR6	Memory Byte 003A13		
	12003708	01020304	00000013	78		
After	PSD1	GPR1	BR6	Memory Byte 003A13		
	1200370C	01020304	00000013	04		

NONBASE REGISTER MODE EXAMPLE


The contents of bits 24-31 of GPR1 are transferred to memory byte 03A13.

	cation: al Instruction: anguage Codir	ng:	03708 D4 88 3A 13 (R=1, X=0, I=0) STB 1,X'3A13'		
Before	PSD1	GPR1	Memory Byte 03A13		
	10003708	01020304	78		
After	PSD1	GPR1	Memory Byte 03A13		
	1000370C	01020304	04		

STORE HALFWORD D400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R is transferred to the effective halfword location (EHL) specified by the effective halfword address (EHA) in the instruction word. The other halfword of the memory word containing the halfword specified by the EHA remains unchanged.

SUMMARY EXPRESSION

 $(R_{16-31}) \rightarrow EHL$

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of the right halfword of GPR4 are transferred to memory location 008312.


	cation: al Instruction: .anguage Codi		082A4 D6068303 (R=4, X=0, BR=6) STH 4,X'8302'(6)			
Before	PSD1	GPR4	BR6	Memory Halfword 008312		
	020082A4	01020304	00000010	A492		
After	PSD1	GPR4	BR6	Memory Halfword 008312		
	020082A8	01020304	00000010	0304		

NONBASE REGISTER MODE EXAMPLE


The contents of the right halfword of GPR4 are transferred to memory halfword 08312.

Memory Location:			082A4
Hexadecimal Instruction:			D6 00 83 13 (R=4, X=0, I=0)
Assembly Language Coding:			STH 4,X'8312'
Before	PSD1	GPR4	Memory Halfword 08312
	000082A4	01020304	A492
After	PSD1	GPR4	Memory Halfword 08312
	000082A8	01020304	0304

STORE WORD D400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The word in the general purpose register (GPR) specified by R is transferred to the effective word location (EWL) specified by the effective word address (EWA) in the instruction word.

SUMMARY EXPRESSION

(R) \rightarrow EWL

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR6 are transferred to memory word 003B3C.

	cation: al Instruction Language Cod		03904 D7063B00 (R=6, X=0, BR=6) STW 6,X'3B00'(6)					
Before	PSD1	GPR6	BR6	Memory Word 003B3C				
	12003904	0485A276	0000003C	00000000				
After	PSD1	GPR6	BR6	Memory Word 003B3C				
	12003908	0485A276	0000003C	0485A276				


NONBASE REGISTER MODE EXAMPLE

The contents of GPR6 are transferred to memory word 03B3C.


	cation: al Instruction: anguage Codir	ng:	03904 D7 00 3B 3C (R=6, X=0, I=0) STW 6,X'3B3C'				
Before	PSD1	GPR6	Memory Word 03B3C				
	10003904	0485A276	00000000				
After	PSD1	GPR6	Memory Word 03B3C				
	10003908	0485A276	0485A276				

STORE DOUBLEWORD D400

830155



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The doubleword in the general purpose register (GPR) specified by R and R+1 (R+1 is the GPR one greater than specified by R) is transferred to the effective doubleword location (EWL) specified by the effective doubleword address (EDA). The word in the GPR specified by R+1 is transferred to the least-significant word of the doubleword memory location first.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R+1) \rightarrow EWL+1$

(R) \rightarrow EWL

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

Instruction Repertoire

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR7 are transferred to memory word 065C4C; the contents of GPR6 are transferred to memory word 065C48.


	cation: al Instruction: anguage Codir	0596C D7065C4A (R=6, X=0, BR=6) STD 6,X'5C48'(6)					
Before	PSD1 2200 <i>5</i> 96C	GPR6 E24675C2	GPR7 5923F8E8	BR6 00060000			
	Memory Word 0A400729	d 065C48	Memory Wor 8104A253	d 065C4C			
After	PSD1 2200 <i>5</i> 970	GPR6 E2467 <i>5</i> C2	GPR7 5923F8E8	BR6 00060000			
	Memory Wore E24675C2	d 065C48	Memory Wor 5923F8E8	d 065C4C			

NONBASE REGISTER MODE EXAMPLE


The contents of GPR7 are transferred to memory word 05C4C; the contents of GPR6 are transferred to memory word 05C48.

	cation: al Instruction: anguage Codir	0596C D7 00 5C 4A (R=6, X=0, I=0) STD 6,X'5C48'				
Before	PSD1 2000 <i>5</i> 96C	GPR6 E2467 <i>5</i> C2	GPR7 5923F8E8			
	Memory Word 0A400729	d 05C48	Memory Word 05C4C 8104A253			
After	PSD1 2000 <i>5</i> 970	GPR6 E2467 <i>5</i> C2	GPR7 5923F8E8			
	Memory Wor E24675C2	d 05C48	Memory Word 05C4C 5923F8E8			

STORE MASKED BYTE D808



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The least-significant byte (bits 24-31) of the general purpose register (GPR) specified by R is masked (logical AND function) with the least-significant byte of the mask register (R4). The resulting byte is transferred to the effective byte location (EBL) specified by the effective byte address (EBA) in the instruction word. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

 $(R_{24-31})\&(R_{24-31}) \rightarrow EBL$

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The least-significant byte of GPR0 is ANDed with the least-significant byte of GPR4. The result is transferred to memory byte 001E91.

	cation: al Instruction: anguage Codi		01D80 D80E1E00 (R=0, X=0, BR=6) STMB 0,X'1E00'(6)						
Before	PSD1	GPR0	GPR4	BR6	Memory Byte 001E91				
	12001D80	AC089417	0000FFFC	00000091	12943456				
After	PSD1	GPR0	GPR4	BR6	Memory Byte 001E91				
	12001D84	AC089417	0000FFFC	00000091	12143456				

NONBASE REGISTER MODE EXAMPLE


The least-significant byte of GPR0 is ANDed with the least-significant byte of GPR4. The result is transferred to memory byte 01E91.

	cation: al Instruction: anguage Codir	ng:	01D80 D8 08 1E 91 (R=0, X=0, I=0) STMB 0,X'1E91'				
Before	PSD1	GPR0	GPR4	Memory Byte 01E91			
	10001D80	AC089417	0000FFFC	12943456			
After	PSD1	GPR0	GPR4	Memory Byte 01E91			
	10001D84	AC089417	0000FFFC	12143456			

STORE MASKED HALFWORD D800

Γ		C	C				1	в				0			(0																	
									R			x		F		BR								(DFF	SET							
1	Ι	1	0	ŀ	1	1	0							0																			1
0		1	2	:	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830157

DEFINITION

The least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R is masked (logical AND function) with the least-significant halfword of the mask register (R4). The resulting halfword is transferred to the effective halfword location (EHL) specified by the effective halfword address (EHA) in the instruction word. The other halfword of the memory word containing the halfword specified by the EHA remains unchanged.

SUMMARY EXPRESSION

 $(R_{16-31})\&(R_{16-31}) \rightarrow EHL$

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The least-significant halfword of GPR5 is ANDed with the least-significant halfword of GPR4, and the result is transferred to memory halfword 0011A2.

	cation: al Instruction: anguage Codir	01000 DA861103 (R=5, X=0, BR=6) STMH 5,X'1102'(6)					
Before	PSD1 22001000	GPR4 00003FFC	GPR <i>5</i> 716A <i>5</i> 8AB	BR6 000000A0			
	Memory Half 0000	word 0011A2					
After	PSD1 22001004	GPR4 00003FFC	GPR <i>5</i> 716A <i>5</i> 8AB	BR6 000000A0			
	Memory Half	word 001A2					

NONBASE REGISTER MODE EXAMPLE


18A8

The least-significant halfword of GPR5 is ANDed with the least-significant halfword of GPR4, and the result is transferred to memory halfword 011AD.


	cation: al Instruction: anguage Codin		01000 DA 80 11 AF (R=5, X=0, I=0) STMH 5,X'11AE'					
Before	PSD1	GPR4	GPR5	Memory Halfword 011AE				
	20001000	00003FFC	716A58AB	0000				
After	PSD1	GPR4	GPR5	Memory Halfword 011AE				
	20001004	00003FFC	716A58AB	18A8				

6-63

STORE MASKED WORD D800



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The word in the general purpose register (GPR) specified by R is masked (logical AND function) with the contents of the mask register (R4). The resulting word is transferred to the effective word location (EWL) specified by the effective word address.

SUMMARY EXPRESSION

 $(R)\&(R4) \rightarrow EWL$

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR6 are ANDed with the contents of GPR4. The result is transferred to memory word 00437C.


	cation: al Instruction: anguage Codin		04000 DB064370 (R=6, X=0, BR=6) STMW 6,X'4370'(6)						
Before	PSD1	GPR4	GPR6	BR6	Memory Word 00437C				
	0A004000	00FF00FF	718C3594	0000000C	12345678				
After	PSD1	GPR4	GPR6	BR6	Memory Word 00437C				
	0A004004	00FF00FF	718C3594	0000000C	008C0094				

NONBASE REGISTER MODE EXAMPLE


The contents of GPR6 are ANDed with the contents of GPR4. The result is transferred to memory word 0437C.

Memory Location:			04000	
Hexadecimal Instruction:			DB 00 43 7C (R=6, X=0, I=0)	
Assembly Language Coding:			STMW 6,X'437C'	
Before	PSD1	GPR4	GPR6	Memory Word 0437C
	08004000	00FF00FF	718C3584	12345678
After	PSD1	GPR4	GPR6	Memory Word 0437C
	08004004	00FF00FF	718C3594	008C0094

STORE MASKED DOUBLEWORD D800



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

Each word of the doubleword in the general purpose register (GPR) specified by R and R+1 is masked (logical AND function) with the contents of the mask register (R4). R+1 is the GPR one greater than specified by R. The resulting doubleword is transferred to the effective word location (EWL) specified by the effective doubleword address (EDA) in the instruction word. The least-significant EWL (EWL+1) from R+1 is transferred first.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R+1)\&(R4) \rightarrow EWL+1$

 $(R)\&(R4) \rightarrow EWL$

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR7 are ANDed with the contents of GPR4, and the result is transferred to memory word 00A654. The contents of GPR6 are ANDed with the contents of GPR4, and the result is transferred to memory word 00A650.

Memory Location:			0A498		
Hexadecimal Instruction:			DB06A052 (R=6, X=0, BR=6)		
Assembly Language Coding:			STMD 6,X'A050'(6)		
Before	PSD1	GPR4	GPR6	GPR7	BR6
	1200A498	0007FFFC	AC88A819	988B1407	00000600
	Memory Word 00A650 51CD0923		Memory Word 00A654 AE69D10C		
After	PSD1	GPR4	GPR6	GPR7	BR6
	1200A49C	0007FFFC	AC88A819	988B1407	00000600
	Memory Word 00A650 0000A818		Memory Word 00A654 00031404		


NONBASE REGISTER MODE EXAMPLE

The contents of GPR7 are ANDed with the contents of GPR4, and transferred to memory word 00A654. The contents of GPR6 are ANDed with the contents of GPR4, and the result transferred to memory word 00A650.

Memory Location:			0A498		
Hexadecimal Instruction:			DB 00 A6 52 (R=6, X=0, I=0)		
Assembly Language Coding:			STMD 6,X'A650'		
Before	PSD1	GPR4	GPR6	GPR7	
	1000A498	0007FFFC	AC88A819	988B1407	
	Memory Word 51CD0923	d 0A650	Memory Word AE69D10C	d 0A654	
After	PSD1	GPR4	GPR6	GPR7	
	1000A49C	0007FFFC	AC88A819	988B1407	
	Memory Wor 0000A818	d 0A650	Memory Wor 00031404	d 0A654	



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

This instruction transfers the contents of one to eight general purpose registers (GPR) to specified word locations. The contents of the GPR specified by R are transferred to the effective word location (EWL) specified by the effective word address (EWA). The next sequential GPR is then transferred to the next sequential word location. Successive transfers continue until GPR7 is stored into memory.

NOTE

If the F and C bits are changed during indexing or indirection, such final address specified is not a word address, and an address specification trap will occur.

SUMMARY EXPRESSION

(R) \rightarrow EWL

- $(R+1) \rightarrow EWL+1$
- · · ·
- (R7) → EWL+n

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR4 are transferred to memory word 002120, of GPR5 to 002124, of GPR6 to 002128, and of GPR7 to 00212C.


Memory Location:		02000				
Hexadecimal Instruction:		DE062100 (R=4, X=0, BR=6)				
Assembly Language Coding:		STF 4,X'2100'(6)				
Before	PSD1	GPR4	GPR 5	GPR6	GPR7	BR6
	42002000	1111111	22222222	33333333	4444444	00000020
Memory Word 002120		Memory Word 002124				
00210000		00210C00				
	Memory Wor 00210800	d 002128	Memory Wor 00210C00	d 00212C		
After	PSD1	GPR4	GPR 5	GPR6	GPR7	BR6
	42002004	11111111	22222222	33333333	44444444	00000020
	Memory Wor 11111111	d 002120	Memory Wor 22222222	d 002124		
Memory Word 002128 33333333		Memory Wor 4444444	d 00212C			

NONBASE REGISTER MODE EXAMPLE


The contents of GPR4 are transferred to memory word 02100, of GPR5 to 02104, of GPR6 to 02108, and of GPR7 to 0210C.

Memory Location:			02000		
Hexadecimal Instruction:			DE 00 21 00 (R=4, X=0, I=0)		
Assembly Language Coding:			STF 4,X'2100'		
Before	PSD1	GPR4	GPR <i>5</i>	GPR6	GPR7
	40002000	1111111	222222222	33333333	44444444
Memory Word 02100		Memory Word 02104			
00210000		0210400			
	Memory Word 02108 00210800		Memory Word 0210C 00210C00		
After	PSD1	GPR4	GPR5	GPR6	GPR7
	40002004	11111111	22222222	33333333	44444444
	Memory Word 02100 11111111		Memory Word 02104 22222222		
Memory Word 02108		Memory Word 0210C			
33333333		44444444			
Could CONCEPT 22/07					

Instruction Repertoire



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

This instruction is used to transfer the contents of one to eight base register (R_B) to specified word locations. The contents of the base register specified by R_B are transferred to the effective word location (EWL) specified by the effective word address (EWA). The next sequential base register is then transferred to the next sequential word location. Successive transfers continue until R_B^7 is stored into memory.

SUMMARY EXPRESSION

(R _B) (R _B +1)	→ →	EWL EWL+1
•		•
•		•
(R _B 7)		EWL+n

CONDITION CODE RESULTS

CC1: Unchanged CC2: Unchanged CC3: Unchanged

CC4: Unchanged

NOTES

- 1. This instruction may be executed in either Base Register Mode or Nonbase Register mode.
- 2. If the effective word address (EWA) bits 30 and 31 are not zero, an address specification will occur.

The contents of BR3 and the instruction offset are added to obtain the logical address. The contents of R_B^{-6} are transferred to memory word 000220, and the contents of R_B^{-7} are transferred to memory word 000224.

Memory Location:			02000	
Hexadecimal Instruction:			DF0B0200 (R _B =6, X=0, BR=3)	
Assembly Language Coding:			STFBR 6,X'200'(3)	
Before	PSD1	R _B 6	R _B 7	BR3
	02002000	11111111	22222222	00000020
	Memory Word 0021C000	d 000220	Memory Wor 00220000	d 000224
After	PSD1	R _B 6	R _B 7	BR3
	02002004	11111111	22222222	00000020
	Memory Word 000220 11111111		Memory Word 000224 22222222	


NONBASE REGISTER MODE EXAMPLE

The contents of $\rm R_B6$ are transferred to memory word 0200, and the contents of $\rm R_B7$ to memory word 0204.

Memory Location:			02000		
Hexadecimal Instruction:			DF080200 (R _B 6)		
Assembly Language Coding:			STFBR 6,X'200'		
Before	PSD1	R _B 6	R _B 7	Memory Word 0200	
	00002000	11111111	22222222	0021C00	
	Memory Word 00220000	d 0204			
After	PSD1	R _B 6	R _B 7	Memory Word 0204	
	00002004	11111111	22222222	11111111	
	Memory Word 0204				

Memory Word 0204 22222222

6-71



DEFINITION

The contents of the base register specified by R_B are stored in the effective word location (EWL) specified by the effective word address (EWA).

SUMMARY EXPRESSION

 $(R_{\rm R}) \rightarrow EWL$

CONDITION CODE RESULTS

CC1: Unchanged CC2: Unchanged CC3: Unchanged CC4: Unchanged

NOTES


- 1. This instruction is used for the base register mode only.
- 2. If the effective word address (EWA) bits 30 and 31 are not zero, an address specification trap will occur.

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of R_B^3 are transferred to memory word 000304.


Memory Location:			02004	
Hexadecimal Instruction:			55860300 (R _B =3, X=0, BR=6)	
Assembly Language Coding:			STWBR 3,X'300'(6)	
Before	PSD1	R _B 3	R _B 6	Memory Word 000304
	02002004	22222222	00000004	00210004
After	PSD1	R _B 3	R _B 6	Memory Word 000304
	02002008	22222222	00000004	22222222

ZERO MEMORY BYTE F808





BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830163

DEFINITION

The effective byte location (EBL) in memory specified by the effective byte address (EBA) is reset to zero. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

Zeros - EBL

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 00049F are reset to zero.

Memory Location:		00308	
Hexadecimal Instruction:		F80E0400 (X=0, BR=6)	
Assembly Language Coding:		ZMB X'0400'(6)	
Before	PSD1	BR6	Memory Byte 00049F
	12000308	0000009F	6C
After	PSD1	BR6	Memory Byte 00049F
	1200030C	0000009F	00


NONBASE REGISTER MODE EXAMPLE

The contents of memory byte 0049F are reset to zero.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		00308 F8 08 04 9F (X=0, I=0) ZMB X'49F'
Before .	PSD1 10000308	Memory Byte 0049F 6C
After	PSD1 1000030C	Memory Byte 0049F 00



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective halfword location (EHL) specified by the effective halfword address (EHA) is reset to zero. The remaining halfword containing the 16-bit location in memory specified by EHA remains unchanged.

SUMMARY EXPRESSION

Zeros \rightarrow EHL

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 00A422 are reset to zero.

Memory Location:		2895C	
Hexadecimal Instruction:		F806A403 (X=0, BR=6)	
Assembly Language Coding:		ZMH X'A402' (6)	
Before	PSD1	BR6	Memory Halfword 00A422
	0A02895C	00000020	9AE3
After	PSD1	BR6	Memory Halfword 00A422
	0A028960	00000020	0000

NONBASE REGISTER MODE EXAMPLE

The contents of memory halfword 2A426 are reset to zero.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:


Before PSD1 0802895C

After PSD1 08028960 2895C F8 00 2A 42 7 (X=0, I=0) ZMH X'2A426'


Memory Halfword 2A426 9AE3

Memory Halfword 2A426 0000

ZERO MEMORY WORD F800



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) in memory specified by the effective word address (EWA) is reset to zero.

SUMMARY EXPRESSION

 $Zeros \rightarrow EWL$

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 005F90 are reset to zero.

Memory Location:		05A14	
Hexadecimal Instruction:		F8065F00 (X=0, BR=6)	
Assembly Languge Coding:		ZMW X'5F00' (6)	
Before	PSD1	BR6	Memory Word 005F90
	02005A14	00000090	12345678
After	PSD1	BR6	Memory Word 005F90
	02005A18	00000090	00000000

NONBASE REGISTER MODE EXAMPLE

The contents of memory word 05F90 are reset to zero.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:


Before PSD1 00005A14

After PSD1 00005A18 05A14 F8 00 5F 90 (X=0, I=0) ZMW X'5F90'


Memory Word 05F90 12345678

Memory Word 05F90 00000000

ZERO MEMORY DOUBLEWORD F800



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective doubleword location (EDL) in memory specified by the effective doubleword address (EDA) is reset to zero. The least-significant effective word location (EWL) is reset to zero first.

SUMMARY EXPRESSION

Zeros - EWL+1

 $Zeros \rightarrow EWL$

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory words 005D6C and 005D68 are reset to zero.

Memory Location:		15B3C	
Hexadecimal Instruction:		F806506A (X=0 , BR=6)	
Assembly Language Coding:		ZMD X'5068'(6)	
Before	PSD1	BR6	Memory Word 005D68
	12015B3C	00000D00	617E853C
	Memory Word A2976283	d 005D6C	
After	PSD1	BR6	Memory Word 005D68
	1201 <i>5</i> B40	00000D00	00000000
	Memory Word 00000000	d 005D6C	

NONBASE REGISTER MODE EXAMPLE

The contents of memory words 15D6C and 15D68 are reset to zero.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		15B3C F8 01 5D 6A (X=0, I=0) ZMD X'15D68'		
Before	PSD1 10015B3C	Memory Word 617E853C	d 15D68	Memory Word 15D6C A2976283
After	PSD1 1001 <i>5</i> B40	Memory Word 00000000	d 15D68	Memory Word 15D6C 00000000



DEFINITION

The two R fields must specify the same general purpose register (GPR). The word specified by R (bits 6-8) is logically exclusive ORed with the word specified by R (bits 9-11) resulting in zero. This result is then transferred to the GPR specified by R.

NOTE

ZR is an exclusive OR, register to register instruction with the source and destination registers being the same register.

SUMMARY EXPRESSION

 $(R) \oplus (R) \rightarrow R$

CONDITION CODE RESULTS

CC1:	Always zero
CC2:	Always zero
CC3:	Always zero
CC4:	Alwavs zero

ZR

d

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR1 are cleared to zero. CC4 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		309A6 0C90 (R=1) ZR 1
Before	PSD1 100309A6 (Nonbase) 120309A6 (Base)	GPR1 8495A6B7
After	PSD1 080309A8 (Nonbase) 0A0309A8 (Base)	GPR1 00000000

ZR

6-83

This page intentionally left blank

Instruction Repertoire

6-84

84

6.2.2 Register Transfer Instructions

The register transfer instruction group provides the capability to transfer or exchange information between registers. Provisions have been made in some instructions to allow twos complement, ones complement, and mask operations to be performed during execution.


6.2.2.1 INSTRUCTION FORMAT

The register transfer instructions use the standard interregister format.

6.2.2.2 CONDITION CODE

A condition code is set during execution of most register transfer instructions to indicate whether the contents of the destination register (R_D) are greater than, less than, or equal to zero.

TRANSFER SCRATCHPAD TO REGISTER 2C0F



830168

DEFINITION

The word in the scratchpad location specified by the contents of R_S , bits 8-15, is transferred to the general purpose register (GPR) specified by R_D . The contents of R_S are not modified and only bits 8-15 are used by the instruction.

SUMMARY EXPRESSION

(Scratchpad addressed by $R_{S 8-15} \rightarrow R_D$

CONDITION CODE RESULTS

- CC1: No change CC2: No change CC3: No change
- CC4: No change

NOTES


- 1. TSCR is a privileged instruction.
- 2. The valid address range for R_S to address the 256 scratchpad locations is XX00XXXX₁₆ to XXFFXXXX₁₆.

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of the scratchpad location specified by R_S , bits 8-15, is transferred to general purpose register (GPR) specified by R_D .

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		40D68 2E CF (R _S =4, R _D =5) TSCR 4,5		
Before	Scratchpad Location X'3F' 0034789A	PSD1 A0040D68 (Nonbase) A2040D68 (Base)	GPR4 003F0000	GPR5 12340000
After	Scratchpad Location X'3F' 0034789A	PSD1 A0040D6A (Nonbase) A2040D6A (Base)	GPR4 003F0000	GPR5 0034789A





DEFINITION

The word located in the general purpose register (GPR) specified by R_S is transferred to the scratchpad location specified by R_D bits 8-15. The contents of R_D are not modified by the instruction and only bits 8-15 are used by the instruction.

SUMMARY EXPRESSION

 $(R_S) \rightarrow$ Scratchpad addressed by $R_D 8-15$

CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

NOTES


- 1. TRSC is a privileged instruction.
- 2. The valid address range for $\rm R_D$ to address the 256 scratchpad locations is XX00XXXX_{16} to XXFFXXXX_{16}.

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR3 is transferred to scratchpad location specified by GPR5, bits 8-15.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 2E BE (R _S =3 R _D =5) TRSC 3,5		
Before	Scratchpad Location X'10' 11112222	PSD1 A0001000 (Nonbase) A2001000 (Base)	GPR3 AAAA55555	GPR5 00100000
After	Scratchpad Location X'10' AAAA <i>5555</i>	PSD1 A0001002 (Nonbase) A2001002 (Base)	GPR3 AAAA55555	GPR5 00100000

TRANSFER REGISTER TO REGISTER



DEFINITION

The contents of the word in the general purpose register (GPR) specified by R_S is transferred to the GPR specified by R_D .

SUMMARY EXPRESSION

$$(R_S) \rightarrow R_D$$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero TRR

830170


s,d

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR2 are transferred to GPR1. CC2 is set.

Memory Location:		00206	
Hexadecimal Instruction:		2C A0 (R _D =1, R _S =2)	
Assembly Language Coding:		TRR 2,1	
Before	PSD1	GPR1	GPR2

Beide	00000206 (Nonbase) 02000206 (Base)	00000000	000803AB	
After	PSD1 20000209 (Nonbase) 22000209 (Base)	GPR1 000803AB	GPR2 000803AB	



DEFINITION

The contents of the word in the general purpose register (GPR) specified by R_S is masked (logical AND function) with the contents of the mask register (R4). The resulting word is transferred to the GPR specified by R_D.

SUMMARY EXPRESSION

$$(R_{S})\&(R_{4}) \rightarrow R_{D}$$

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

TRRM


s,d

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR2 are ANDed with the contents of GPR4, and the result is transferred to GPR1. CC2 is set.

	cation: al Instruction: anguage Coding:	00206 2C A8 (R _D =1, R _S =2) TRRM 2,1						
Before	PSD1 00000206 (Nonbase) 02000206 (Base)	GPR1 00000000	GPR2 000803AB	GPR4 0007FFFD				
After	PSD1 20000209 (Nonbase) 22000209 (Base)	GPR1 000003A9	GPR2 000803AB	GPR4 0007FFFD				

TRANSFER REGISTER NEGATIVE 2C04



830172

DEFINITION

The twos complement of the word in the general purpose register (GPR) specified by R_S is formed and transferred to the GPR specified by R_D.

SUMMARY EXPRESSION

$$-(R_S) \rightarrow R_D$$

CONDITION CODE RESULTS


- CC1: Is set if arithmetic exception
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 are negated and transferred to GPR7. CC3 is set.

	cation: al Instruction: anguage Coding:	00AAE 2F E4 (R _D =7, R _S =6) TRN 6,7					
Before	PSD1 00000AAE (Nonbase) 02000AAE (Base)	GPR6 00000FFF	GPR7 12345678				
After	PSD1 10000AB1 (Nonbase) 12000AB1 (Base)	GPR6 00000FFF	GPR7 FFFFF001				

TRANSFER REGISTER NEGATIVE MASKED 2C0C



DEFINITION

The twos complement of the word in the general purpose register (GPR) specified by R_{S} is formed and masked (logical AND function) with the contents of the mask register (R4). The resulting word is transferred to the GPR specified by R_{D} .

SUMMARY EXPRESSION

$$-(R_S)\&(R_4) \rightarrow R_D$$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

TRNM s,d

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 are negated; the result is ANDed with the content of GPR4 and transferred to GPR7. CC2 is set.

	cation: al Instruction: anguage Coding:	00AAE 2F EC (R _D =7, R _S =6) TRNM 6,7						
Before	PSD1 00000AAE (Nonbase) 02000AAE (Base)	GPR4 7FFFFFFF	GPR6 00000FFF	GPR7 12345678				
After	PSD1 20000AB1 (Nonbase) 22000AB1 (Base)	GPR4 7FFFFFFF	GPR6 00000FFF	GPR7 7FFFF001				

TRANSFER REGISTER COMPLEMENT 2C03

2		C		0			3	3			$\left(\right)$	$\left(\right)$	()	[]	$\langle \rangle$	()	(l)	$\left(\right)$	$\langle \rangle$	()	()	()	([X		()	(l)		$\langle \rangle$
		RC	,	R	6																								
0 0 1 0	1 1					0	0	1	1	\square	λ	X	\square	//	$\langle \rangle$		X	X	\bigcup			$\langle \rangle$	Ľ	X	"	\square	\mathcal{A}	Ľ	\sum
0 1 2 3	45	67	8	9 10	11	12	13	14	15	16	1	7	18	19	20	21	2	2	23	24	25	5 26	62	27	28	29	3(0 3	31

830174

TRC

s,d

DEFINITION

The ones complement of the word in the general purpose register (GPR) specified by R_S is formed and transferred to the GPR specified by R_D .

SUMMARY EXPRESSION

$$(\bar{R}_S) \rightarrow R_D$$


CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero The contents of GPR6 are complemented and transferred to GPR7. CC3 is set.

	cation: al Instruction: anguage Coding:	01001 2F E3 (R _D =7, R _S =6) TRC 6,7				
Before	PSD1 0800100A (Nonbase) 0A00100A (Base)	GPR6 55555555	GPR7 00000000			
After	PSD1 1000100D (Nonbase) 1200100D (Base)	GPR6 55555555	GPR7 AAAAAAAA			

.....

TRANSFER REGISTER COMPLEMENT MASKED 2C0B



DEFINITION

The ones complement of the word in the general purpose register (GPR) specified by R_S is formed and masked (logical AND function) with the contents of the mask register (R4). The result is transferred to the GPR specified by R_D .

SUMMARY EXPRESSION

 $(\overline{R_S})\&(R_4) \rightarrow R_D$

CONDITION CODE RESULTS


CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 are complemented and ANDed with the contents of GPR4; the result is transferred to GPR7. CC2 is set.

	cation: al Instruction: anguage Coding:	0100A 2F EB (R _D =7, R _S =6) TRCM 6,7							
Before	PSD1 0800100A (Nonbase) 0A00100A (Base)	GPR4 00FFFF00	GPR6 55555555	GPR7 00000000					
After	PSD1 2000100D (Nonbase) 2200100D (Base)	GPR4 00FFFF00	GPR6 55555555	GPR7 00AAAA00					

EXCHANGE REGISTERS 2C05



DEFINITION

The contents of the word in the general purpose register (GPR) specified by R_S is exchanged with the contents of the word in the GPR specified by R_{D} .

SUMMARY EXPRESSION

$$(R_S) \rightarrow R_D$$

$$(R_D) \rightarrow R_S$$

CONDITION CODE RESULTS


- CC1: Always zero
- CC2: Is set if original (R_D) is greater than zero CC3: Is set if original (R_D) is less than zero CC4: Is set if original (R_D) is equal to zero

.

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR1 and GPR2 are exchanged. CC4 is set.

	cation: al Instruction: anguage Coding:	02002 2C A5 (R _D =1, R _S =2) XCR 2,1					
Before	PSD1 40002002 (Nonbase) 42002002 (Base)	GPR1 00000000	GPR2 AC8823C1				
After	PSD1 08002005 (Nonbase) 0A002005 (Base)	GPR1 AC8823C1	GPR2 00000000				



DEFINITION

The contents of the general purpose registers (GPR) specified by R_S and R_D are each masked (logical AND function) with the contents of the mask register (R4). The results of both masked operations are exchanged and replace the contents of R_S and R_D .

SUMMARY EXPRESSION

$$(R_{S})\&(R_{4}) \rightarrow R_{D}$$

 $(R_D)\&(R_4) \rightarrow R_S$


CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if original (R_D) and (R4) is greater than zero CC3: Is set if original (R_D) and (R4) is less than zero CC4: Is set if original (R_D) and (R4) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR1 and GPR2 are each ANDed with the contents of GPR4. The results of the masking operation are exchanged and transferred to GPR2 and GPR1, respectively. CC4 is set.

	cation: al Instruction: anguage Coding:	02002 2C AD (R _D =1, R _S =2) XCRM 2,1							
Before	PSD1 40002002 (Nonbase) 42002002 (Base)	GPR 1 6B000000	GPR2 AC8823C1	GPR4 000FFFFF					
After	PSD1 08002005 (Nonbase) 0A002005 (Base)	GPR1 000823C1	GPR2 00000000	GPR4 000FFFFF					



DEFINITION

The contents of bit positions 1-4 and 13-30 (nonbase register mode) or bit position 1-4 and 8-30 (base register mode) of the general purpose register (GPR) specified by R are transferred to the corresponding bit positions, 1-4 and 13-31, in the first word of the program status doubleword (PSD).

SUMMARY EXPRESSION

$(R_{1-4, 13-30}) \rightarrow PSD_{1-4, 13-30}$	(Non-base Register)
$(R_{1-4, 8-30}) \rightarrow PSD_{1-4, 8-30}$	(Base Register)

CONDITION CODE RESULTS

CC1: Is set if (R_1) is equal to one CC2: Is set if (R_2) is equal to one CC3: Is set if (R_3) is equal to one CC4: Is set if (R_4) is equal to one 830178

TRSW


The contents of GPR0, bits 1-4 and 8-30, are transferred to PSD1, bits 1-30. Bit 0 and bits 5-7 of PSD1 are unchanged.

	cation: al Instruction: anguage Coding:	0069E 2800 (R=0) TRSW 0
Before	PSD1 6200069E	GPR0 A0000B4C
After	PSD1 22000B4C	GPR0 A0000B4C

NONBASE REGISTER MODE EXAMPLE

The contents of GPR0, bits 1-4 and 13-30, are transferred to PSD1, bits 1-30. Bit 0 and bits 5-12 of PSD1 are unchanged.

	cation: al Instruction: anguage Coding:	0069E 28 00 (R=0) TRSW 0
Before	PSD1 6000069E	GPR0 A0000B4C
After	PSD1 20000B4C	GPR0 A0000B4C



DEFINITION

830179

The word in the base register specified by ${\rm RS}_{\rm B}$ is transferred to the general purpose register specified by ${\rm R}_{\rm D}.$

SUMMARY EXPRESSION

$$(RS_B) \rightarrow R_D$$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NOTE

This instruction is used for the base register mode only.

BASE REGISTER MODE EXAMPLE

The contents of $RS_{B}4$ are transferred to GPR5.

Memory Location: Hexadecimal Instru Assembly Languag		3008 2EC20000 (R TBRR 4, 5	D ^{=5, RS} B ⁼⁴)
Before	PSD1	GPR5	BR4
	02003008	02031678	03030303
After	PSD1	GPR <i>5</i>	BR4
	0200300A	03030303	03030303

TRANSFER GPR TO BR 2C01

		2	2					С				(0				1		0	($\left(\right)$	$\ $	l	$\left(\right)$	∂	//	//	()	$\left \right $	Į.	[]	[]	[]	$\left(\right)$	//	\langle	$\left(\right)$	$\left \right $	l	\overline{l}	[l	1
								1	RDE	3			Rs					-																									111111
0	0		1	0	Ι	1	1								0	0	0	1		\mathcal{Y}	[l]	λ	X	$\left \right $	\boxtimes	χ	$\langle \rangle$	//	\mathcal{D}	Ŭ	//	1	X	//	1	\mathbb{N}	[]	X	\mathcal{V}	\overline{l}	X]	3
0	1		2	3		4	5	6	7		8	9	10	11	12	13	14	15	10	6	17	1	B	19	20	2	1	22	2	3	24	2	5	26	2	7	28	2	9	30) :	31	

DEFINITION

830180

The word in the general purpose register specified by R_S is transferred to the base register specified by RD_B .

SUMMARY EXPRESSION

 $(R_S) \rightarrow RD_B$

CONDITION CODE RESULTS

CC1: Unchanged CC2: Unchanged CC3: Unchanged CC4: Unchanged

.C4: Unchanged


NOTE

This instruction is used for the base register mode only.

BASE REGISTER MODE EXAMPLE

The contents of GPR5 are transferred to RD_B4 .

Memory Location: Hexadecimal Instr Assembly Languag		300C 2E510000 (R TRBR 5, 4	_S =5, RD _B =4)
Before	PSD1	GPR5	BR4
	0200300C	03030303	02031678
After	PSD1	GPR <i>5</i>	BR4
	0200300E	03030303	03030303



DEFINITION

830181

The contents of the base registers specified by RD_B and RS_B are exchanged.

SUMMARY EXPRESSION

$$(RD_B) \rightarrow RS_B$$

 $(RS_B) \rightarrow RD_B$

CONDITION CODE RESULTS

CC1:	Unchanged
CC2:	Unchanged
CC3:	Unchanged
CC4:	Unchanged

NOTE

This instruction is used in the base register mode only.

BASE REGISTER MODE EXAMPLE

The contents of RD_B3 , and RS_B4 are exchanged.

Memory Location: Hexadecimal Instru Assembly Languag		200C 2A320000 (R XCBR 3, 4	D _B =3, RS _B =4)
Before	PSD1	BR3	BR4
	0200200C	11111111	22222222
After	PSD1	BR3	BR4
	0200200E	22222222	1111111

(0			4	ŀ			()			B	;			[]	$\left(\right)$	$\ $	$\left(\right)$	X		$\ $		$\left(\right)$	$\left(\right)$	A	[]	[]	$\ $	$\left(\right)$	ll	X	\overline{n}		Ŋ	\int		
						R	5																															111111
0 0	0	0	0	1				0	0	0	1	0	1	1		X	\mathbb{N}	[]	\mathcal{N}	X	\mathbb{N}	()	X	$\langle \rangle$	[]	\mathcal{X}	$\langle \rangle$	\mathcal{I}	R	\square	[]	X	\square	\square	\overline{X}	\backslash	\square	3
0 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	5 1	7	18	19	92	0	21	2	22	23	2	24	25	5 2	26	27	2	28	29) 3	0	31	

DEFINITION

If the bit 0 of the general purpose register specified by R_D is set to zero the execution of this instruction causes the contents of the Processor Status Word Two to be read and copied to R_D . The value of the PSD transferred by this instruction is the same as when saved as the result of an interrupt or a trap. The Retain Bit (bit 47 of the PSD or bit 15 of PSW2) is undefined in the resultant value. The value in the interrupt control flags field (bits 48 and 49 of the PSD or bits 16 and 17 of PSW2) will not necessarily match the value of the most recent PSD loaded. Bit 48 is undefined and bit 49 will reflect the current state of the Block External Interrupt Flag in the CPU.

If bit 0 of the general purpose register specified by R_D is set to one (1) the CPU Configuration Word will be returned in R_D .

SUMMARY EXPRESSION

(PSD2) $\rightarrow R_{D}$

CONDITION CODE RESULTS

The condition codes are not changed by this instruction.

NOTE

This instruction is not privileged.

NONBASE AND BASE REGISTER MODE EXAMPLE (GPR equal to zero)

The contents of PSD2 are transferred to GPR4.

	cation: al Instruction: anguage Coding:	3EDA 060B (R _D =4) RPSWT 4	
Before	PSD1 F0003EDA (Nonbase) F2003EDA (Base)	GPR4 00003082	PSD2 80004058
After	PSD1 F0003EDD (Nonbase) F2003EDD (Base)	GPR4 00000818	PSD2 80004058

RPSWT

830182

đ

NONBASE AND BASE REGISTER MODE EXAMPLE (GPR bit 0=1)

The contents of the CPU Configuration Control Word are transferred to GPR4.

	cation: al Instruction: anguage Coding:	3EDA 060B (R _D =4) RPSWT 4	
Before	PSD1 F0003EDA (Nonbase) F2003EDA (Base)	GPR4 80000000	CCW 0000001F
After	PSD1 F0003EDD (Nonbase) F2003EDD (Base)	GPR4 0000001F 001F	CCW 0000001F 001F

Contents of GPR specified by R_D:

	s			JPPE OUN			R & L			OWE						₩ С \$ 4	⊗ C S K 8K	S I M	I P U								 0	 1	D 0	D 1	BYPASS
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

830182

- Bits
- 0 = Reserved
- 1 = Shared Memory Enabled (=1)/Disabled(=0)
- 2-6 = Upper Bound of Shared Memory
 - 7 = Read & Lock Enabled(=1)/Disabled(=0)
- 8-12 = Lower Bound of Shared Memory
- 13-15 = Reserved
 - 16 = 4K WCS Option Present(=1)/inoperable(=0)
 - 17 = 8K WCS Option Present(=1)/inoperable(=0)
 - 18 = Firmware Control Store Mode ROMSIM(=1)/PROM(=0)
 - 19 = IPU Present(=1)/IPU Inoperable(=0)

20-26 = Reserved


- 27 = Instruction Cache Bank 0 on (=1)/Off(=0)
- 28 = Instruction Cache Bank 1 on (=1)/Off(=0)
- 29 = Data Cache Bank 0 on (=1)/Off(=0)
- 30 = Data Cache Bank 1 on (=1)/Off(=0)
- 31 = Instruction Cache Enabled (=1)/Disabled(=0)

6.2.3 Memory Management Instructions

The Gould CONCEPT 32/67 CPU may operate in a mapped environment or an unmapped environment. When the CPU is operating mapped, the physical map registers are defined in the map image descriptor list (MIDL). Mapped mode allows translation of logical addresses to physical addresses for increased executable memory and better memory utilization. MIDL can be used to link contiguous logical address to whatever physical map blocks are available.

The nonextended addressing option allows the CPU to access instructions or operands in the first 128K words of memory. The extended addressing option provides the access to any bit, byte, halfword, word, or doubleword operand residing anywhere up to 4M words.

SET EXTENDED ADDRESSING 000D



DEFINITION

The central processing unit (CPU) enters the extended addressing mode.

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

NOTE

1. This instruction sets bit 5 in the first word of the PSD.

2. This instruction is illegal in the base register mode.

EXAMPLE

Before	PSD1 20001000
After	PSD1 24001002

			0			Ι			0				0				F	:		\mathbb{R}	$\overline{/}$	\overline{l}	[]	[]	$\left(\right)$	X	[]	[]	[]	[]	[]	J	//	$\overline{)}$	//	\overline{D}	[]	$\underline{/}$	Į	\overline{l}	\overline{l}	[]	[]	//]/	3
	0	0		0	0	1	0	0	0	0	0	0	0	0	1		1	1	1	2	\Im	$\left \right $	X	//	0	X	//	\square	Ţ	[]	9	\mathbb{N}	//	X]]	\mathcal{A}	\mathbb{N}	$\overline{)}$	J	\overline{D}	X	\overline{l}	4	Ŋ	//	3
_	0	1		2	3	4	1	5	6	7	8	9	10	11	12	! 1	13	14	15	1	6	1	7	18	1	Э :	20	2	1	22	2	3	24	1	25	2	26	2	7	28	3	29	3	0	31	1

830184

DEFINITION

The central processing unit (CPU) enters the normal (nonextended) addressing mode.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

NOTE


- 1. This instruction clears bit 5 in the first word of the PSD.
- 2. This instruction is illegal in the base register mode.

EXAMPLE

)1
92200

After PSD1 10002202

Ģ



830185

DEFINITION

Loads the map image descriptor list (MIDL) from main memory into the central processing unit (CPU) map registers. R_D contains the real address of a program status doubleword (PSD) to be used in the map loading process.

SUMMARY EXPRESSION

(MIDL) → Map registers


CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

NOTES

- 1. LMAP is a privileged instruction.
- 2. This instruction is used primarily for diagnostic purposes.
- 3. The CPU must be unmapped.
- 4. Only map load functions are performed, with no context switching.

TRANSFER Map TO REGISTER 2C0A



DEFINITION

This instruction causes the map entry specified by R_S bits 21-31, to be transferred to the general purpose register (GPR) specified by R_D .

SUMMARY EXPRESSION

Map addressed by $R_S(21-31) \rightarrow R_D(16-31)$ Buffer HIT/MISS $\rightarrow R_D(0)$

CONDITION CODE RESULTS


- CC1: No change CC2: No change CC3: No change CC4: No change
 - 1. TMAPR is a privileged instruction.
 - 2. The format for R_S is as follows:

NOT USED			MUST BI	E ZERO		MAP ADDRESS 0
0 1 2 3 4 5	7 8	8 9 10 11	12 13 14 15	16 17 18 19	20 21 22 23	24 25 26 27 28 29 30 31

- 3. The CPU may be unmapped.
- 4. Bit 0 of RD is defined as follows:

0=MISS
1=HIT

5. Format of RD



This page intentionally left blank


Instruction Repertoire

6.2.4 Branch Instructions

Branch instructions test for certain conditions and cause branching to another address if the conditions specified by the instruction are satisfied. Branch instructions permit referencing subroutines, repeating segments of programs, or returning to the next instruction within a sequence.

6.2.4.1 INSTRUCTION FORMAT

The branch instruction group uses the standard memory reference instruction format in the base register mode, except that Bits 12 and 31 are zero. However, in the nonbase register mode the branch instructions use the following variation to the memory reference instruction format:



830351

- Bits 0-5 Define the operation code
- Bits 6-8 Vary in usage as follows:

Instruction	Contents/Usage
BU,BFT	000
BCT,BCF	D field
BIB, BIH,	Register number
BIW, BID	-
BL	001

Bits 9-10 Designate one of three index registers

Bit 11 Indicates whether an indirect addressing operation is to be performed

- Bit 12 Is zero
- Bits 13-30 Specify the branch address when X and I fields are zero
- Bit 31 Do not care

In the base register mode the PC holds a 24 bit address and in the non-base register mode a 19 bit address.


6.2.4.2 CONDITION CODE

Condition codes are neither changed by branches in the base register mode nor in the non-base register mode if the instruction does not have the I bit set. Branches with the I bit set copy the condition codes to the PSD from the corresponding locations of the final location in the indirect chain.


Gould CONCEPT 32/67 Reference Manual Instructi

Instruction Repertoire

BRANCH UNCONDITIONALLY EC00



BASE REGISTER MODE



NONBASE REGISTER MODE

DEFINITION

In both, base register mode and nonbase register mode, the effective address (EA) is transferred to the Program Counter (PC) field in the Program Status Doubleword (PSD). However, in the nonbase register mode, if the indirect bit of the instruction word is set (I=1), the condition codes are set from the corresponding bits in the last memory word in the indirect chain. Bit 0 (the privileged state bit) of the PSD remains unchanged.

SUMMARY EXPRESSION

 $EA \rightarrow PSD_{13-30}$ Nonbase register format

If I=1,

 $(EWL)_{1-4} \rightarrow PSD_{1-4}$

 $EA \rightarrow PSD_{08-30}$ Base register format

CONDITION CODE RESULTS

When indirect addressing is not specified, the condition codes remain unchanged. With indirect addressing, the condition codes are transferred as shown in the definition and the summary expression.

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual

BASE REGISTER MODE EXAMPLE

The contents of BR6, GPR4 and the instruction offset are added and transferred to the PSD, bits 8-30.

Memory Location:			001000	
Hexadecimal Instruction:			EC461400 (X=4, BR=6)	
Assembly Language Coding:			BU X '1400' (6), 4	
Before	PSD1	GPR4	BR6	Effective Address
	22001000	00000004	00000010	001414
After	PSD1 22001414	GPR4 00000004	BR6 00000010	

NONBASE REGISTER MODE EXAMPLE


The contents of bits 13-30 of the instruction replace the corresponding portion of the PSD. The condition code remains unchanged.

Memory Location:	01000	
Hexadecimal Instruction:	EC 00 14 14 (X=0, I=0))
Assembly Language Coding:	BU X'1414'	


Before PSD1 20001000

After PSD1 20001414

BRANCH CONDITION FALSE F000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830188

DEFINITION

In both base register mode and nonbase register mode the effective address (EA) in the instruction is transferred to the program counter (PC) field in the program status doubleword (PSD), if the condition specified by the D field (bits 6-8 of the instruction) is not present. The seven specifiable conditions are tabulated below. If the condition is as specified, the next instruction in sequence is executed. However, in the nonbase register mode, if the branch is taken and if the indirect bit of the instruction word is set (I=1) when the branch occurs, the condition codes are set from the corresponding bits in the last memory word in the indirect chain. Bits 0 and 5-12 of the PSD are unchanged.

D Field (Hex)	Branch Condition (Branch If)
1	CC1 = zero
2	CC2 = zero
3	CC3 = zero
4	CC4 = zero
3	CC2 and $CC4$ both = zero
6	CC3 and CC4 both = zero
/	CC1, CC2, CC3, and CC4 all = zero

SUMMARY EXPRESSION

When the branch is taken,

EA PSD₁₃₋₃₀ Nonbase register format

But if I=1,

 $(EWL)_{1-4} \rightarrow PSD_{1-4}$

 $EA \rightarrow PSD_{08-30}$ Base register format

When the branch is not taken,

 $PC + 1 \text{ word } \rightarrow PC$

CONDITION CODE RESULTS

When the branch is not taken or indirect addressing is not specified, the condition codes remain unchanged. With indirect addressing and the branch taken, the condition codes are transferred as shown in the definition and the summary expression.

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added and transferred to the PSD.


Memory Location:		02094	
Hexadecimal Instruction:		F1062100 (C ₁ C ₂ C ₃ = 2, X=0, BR=6)	
Assembly Language Coding:		BCF 2,X'2100'(6)	
Before	PSD1	BR6	Effective Address 00214C
	12002094	0000004C	38
After	PSD1	BR6	Effective Address 00214C
	1200214C	0000004C	38

NONBASE REGISTER MODE EXAMPLE


Condition code bit 2 is not set. The effective address (in this case bit 13-30 of the instruction) is transferred to the PSD.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		02094 F1 00 21 4C (C ₁ C ₂ C ₃ =2, X=0, I=0) BCF 2,X'214C'
Before	PSD1 10002094	Effective Address 0214C 38
After	PSD1 1000214C	Effective Address 0214C 38

BRANCH CONDITION TRUE EC00



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

In both base register mode and nonbase register mode the effective address (EA) in the instruction is transferred to the program counter (PC) field in the program status doubleword (PSD), if the condition specified by the D field (bits 6-8 of the instruction) is present. The seven specifiable conditions are tabulated below. However, in the nonbase register mode, if the branch is taken and if the indirect bit of the instruction word is set (I=1) when the branch occurs, the condition codes are set from the corresponding bits in the last memory word in the indirect chain. Bits 0 and 5-12 of the PSD remain unchanged.

D Field (Hex)	Branch Condition (Branch If)
1	CC1 = one
2	CC2 = one CC3 = one
4	CC4 = one
5	CC2 v CC4 = one
6	CC3 v CC4 = one
7	CC1 v CC2 v CC3 v CC4 = one

SUMMARY EXPRESSION

When the branch is taken,

 $EA \rightarrow PSD_{13-30}$ Nonbase register format But if I=1,

$$(EWL)_{1-4} \rightarrow PSD_{1-4}$$

EA $\rightarrow PSD_{08-30}$ Base register format

Gould CONCEPT 32/67 Reference Manual

6-124

Instruction Repertoire

When the branch is not taken,

 $PC + 1 \text{ word } \rightarrow PC$

CONDITION CODE RESULTS

When the branch is not taken or indirect addressing is not specified, the condition codes remain unchanged. With indirect addressing and the branch taken, the condition codes are transferred as shown in the definition and the summary expression.

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added and transferred to the PSD.


Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 EC861400 (D=1, BCT 1,X'1400'(6)	X=0, BR=6)
Before	PSD1	BR6	Effective Address 001414
	52001000	00000014	56
After	PSD1	BR6	Effective Address 001414
	52001414	00000014	56

NONBASE REGISTER MODE EXAMPLE


The contents of bits 13-30 of the instruction are transferred to bits 13-30 of the PSD.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 EC 80 14 14 (D=1, X=0, I=0) BCT 1,X'1414'
Before	PSD1 50001000	Effective Address 01414 56
After	PSD1 50001414	Effective Address 01414 56

BRANCH FUNCTION TRUE F000



BASE REGISTER FORMAT



DEFINITION

The value in the condition code register $(0-F_{16})$ designates a corresponding bit in the mask register to be tested (refer to the table below). If the appropriate mask register bit is set, the branch is taken. If the bit is not set when tested, the next instruction in sequence is executed. R4 is used as the mask register.

CC Register Value	Mask Register Bit No.
0	16
1	17
2	18
2 3	19
	20
4 5	21
6	22
7	23
8	24
9	25
A	26
B	27
Č	28
D	29
E	30
F	31

If the instruction (nonbase register mode) invokes indirect addressing (I=1) and the branch is taken, the contents of the condition codes are set from the corresponding bits in the last memory word in the indirect chain.

SUMMARY EXPRESSION

When the branch is taken,

 $EA \rightarrow PSD_{13-30}$ Nonbase register format

But if I=1,

 $(EWL)_{1-4} \rightarrow PSD_{1-4}$

 $EA \rightarrow PSD_{08-30}$ Base register format

When the branch is not taken,

 $PC + 1 \text{ word } \rightarrow PC$

CONDITION CODE RESULTS

When the branch is not taken and indirect addressing is not specified, the condition codes remain unchanged. With indirect addressing and the branch taken, the condition codes are transferred as shown in the definition and the summary expression.

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. Bit 30 of GPR4 defines a function for which CC1=CC2=CC3=1, CC4=0. This function is true, so a branch is effected.

Memory Location:		01000	
Hexadecimal Instruction:		F0062000 (X=0, BR=6)	
Assembly Language Coding:		BFT X'2000'(6)	
Before	PSD1	GPR4	BR6
	72001000	00000002	00000004
After	PSD1	GPR4	BR6
	72002004	00000002	00000004

NONBASE REGISTER MODE EXAMPLE

Bit 30 of GPR4 defines a function for which CC1=CC2=CC3=1,CC4=0. This function is true, so a branch is effected.


Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 F0 00 20 00 (X=0, I=0) BFT X'2000'	
Before	PSD1 70001000	GPR4 00000002	
After	PSD1 70002000	GPR4 00000002	
Could CON	CEDT 32/67		

Gould CONCEPT 32/67 Reference Manual


Instruction Repertoire

BRANCH AND LINK F880





BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents in the first word of the program status doubleword (PSD) are incremented by one word and transferred to general purpose register 0 (GPR0). If the indirect bit of the instruction word is reset (I=0), the effective address is transferred to the PC portion of the Program Status Doubleword (PSD). Bit positions 1-12 of the PSD remain unchanged.

If the indirect bit of the instruction word is set (I=1), the condition codes are set from the corresponding bits in the last memory word in the indirect chain. Bit 0 (privileged state bit) and bits 5-12 of the PSD1 remain unchanged.

SUMMARY EXPRESSION

 $PSD \rightarrow R0$

If I=zero

 $EA \rightarrow PSD_{13-30}$

Nonbase register format

If I=one

 EWL_{1-4} , EA \rightarrow PSD₁₋₄ and 13-30

 $EA \rightarrow PSD_{08-30}$

Base register format

CONDITION CODE RESULTS

If the indirect bit is reset to zero, the condition code remains unchanged.

CC1: Is set if (I) is equal to one and (EWL_1) is equal to one CC2: Is set if (I) is equal to one and (EWL_2) is equal to one CC3: Is set if (I) is equal to one and (EWL_3) is equal to one CC4: Is set if (I) is equal to one and (EWL_4) is equal to one

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of the incremented PSD are transferred to GPR0. The logical address is transferred to the PSD.


	cation: al Instruction: anguage Coding:	0894C F886A370 (X=0, BR=6) BL X'A370'(6)				
Before	PSD1	GPR0	BR6			
	1200894C	12345678	00000008			
After	PSD1	GPR0	BR6			
	1200A378	120089 <i>5</i> 0	00000008			

NONBASE REGISTER MODE EXAMPLE

The contents of the incremented PSD are transferred to GPR0. The contents of bits 13-30 of the instruction are transferred to bits 13-30 of the PSD.

	cation: al Instruction: anguage Coding:	0894C F8 80 A3 78 BL X'A378'	(X=0, I=0)
Before	PSD1 1000894C	GPR0 12345678	
After	PSD1 1000A378	GPR0 10008950	

PROCEDURE CALL 2808



DEFINITION

If the RD field is equal to zero, see the BSUB instruction format. The address of the current frame is determined by subtracting 16 words (hex 40) from the contents of Base Register 2 (BR2). This address is aligned to a doubleword boundary by resetting the three LSBs. This address is referred to as the current frame address. The program counter and arithmetic exception bit are stored at the current frame address in main memory (word 0 of the current frame). Word 1 of the current frame is set to '0000 0000'. Base registers 0-7, and general purpose registers 2-7 are stored in words 3-15 of the current frame. The contents of the GPR specified by RD is transferred to base register 3 (BR 3) which is called the argument pointer (AP). Base registers 0 and 2 are set to the current frame address. The contents of the base register specified by RS is transferred to base 1 (BR 1) and the PC portion of the PSD causing control to be transferred to that location in the program.

CONDITION CODE RESULTS

The condition codes remain unchanged.

NOTES

- 1. Modifications of BR0 will cause unpredictable behavior of the hardware in the call/return sequence.
- 2. The current frame stack should be bounded on the low end by a write protected or nonexistent page. In this case, a stack overflow will occur on the save of the return PC before the context has been destroyed by the instruction. This will permit error diagnosis to show the cause.

.

BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codi		4214 28980002 Call B1,R1 RS=1; RD=1				
Before	PSD1 8B004214	GPR1 GPR2 GPR3 GPR4 GPR5 GPR6	00000000 00005100 AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFFF		BR1 (BR2 (BR3 (BR4 / BR5 (BR6 (000041F 0000508 000041F 0000500 444444 5555555 666666 7777777	80 FC 00 44 55 56
	Memory Loc	ation:	41B8 41BC 41C0	Don't Don't			
After	PSD1 8A0041B4	GPR1 GPR2 GPR3 GPR4 GPR5 GPR6	00000000 00005100 AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFF	BR1 BR2 BR3 BR4 BR5 BR6	0000411 0000510 444444	30 38 00 44 55 66	CFA RS CFA RD Unchanged Unchanged Unchanged
	Memory Loc	ation:	41B8 41BC 41C0 41C4 41C8 41CC 41D0 41D4 41D8 41DC 41E0 41E0 41E4 41E8 41EC 41F0 41F4	0000 0000 5000 4444 5555 6666 7777 AAA BBBE CCC DDD EEEE	0000 41B2 5080 41FC 5000 4444 5555 6666	GPR3 GPR4	

6-131


PROCEDURE CALL EXAMPLE EXPLANATION

If the instruction RD field is equal to zero, this is a BSUB instruction. If the instruction RD field is not zero, the processor computes the current frame address (CFA) by: 1. reading the contents of BR2 (41FC-hex); 2. subtracting 40 (hex) resulting in 41BC (hex); 3. doubleword bounding the resulting address to generate 41B8 as the effective current frame address (CFA). Next, the processor computes the address (PC value) of the instruction following the call, and determines the state of the enable/disable arithmetic exception bit (PSD bit 7). The resulting 32 bit word contains zeros in bits 00-06, PSD bit 7 in bit 7, and the PC value in bits 08-31. Bit 31 is not used and is set to zero. The resulting word represents the subroutine return address and is stored in memory addressed by the CFA (Word 0). Next, the processor sets memory location CFA plus one word equal to zero which indicates the call frame was generated by a CALL instruction. Base registers 0 through 7 are stored in the current frame words 2 through 9 and general purpose registers 2 through 7 are stored in the current frame words 10 through 15. The instruction procedure call address, addressed by the instruction RS field (base register 1 in the example) is transferred to base register 1 and to PSD1 PC field (5080-hex). The instruction argument pointer, addressed by the instruction RD field (GPR 1 in the example) is transferred from the GPR (designated in RD) to base register 3 (5100-hex).

This page intentionally left blank

.

PROCEDURE CALL MEMORY 5C08



DEFINITION

If the RD field is equal to zero, refer to the BSUBM instruction format. The address of the current frame is determined by subtracting 16 (hex 40) words from the contents of base register 2 (BR2). This address is aligned on a doubleword boundary in main memory by resetting the three LSBs. This address is known as the current frame address. The program counter and arithmetic exception bit are stored at the current frame address (word 0 of the current frame). Word 1 of the current frame is set to '0000 0000'. Base registers 0-7 and general purpose registers 2-7 are stored in words 3-15 of the current frame. The contents of the GPR specified by RD is transferred to BR3, which is know as the argument pointer (AP). BR0 and BR2 are set to the current frame address. The effective word location (EWL) specified by the effective word address is accessed and it's contents transferred to BR1 and the PC portion of the PSD causing control to be transferred to that location in the program.

CONDITION CODE RESULTS

The condition codes remain unchanged.

NOTES


- 1. Modifications of BR0 will cause unpredictable behavior of the hardware in the call/return sequence.
- 2. The current frame stack should be bounded on the low end by a write protected or nonexistent page. In this case, a stack overflow will occur on the save of the return PC before the context has been destroyed by the instruction. This will permit error diagnosis to show the cause.
- 3. An address specification trap will occur if the instruction effective address is not word aligned.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			4214 5C885000 CALLM R1	, '5000' RD=1
Before	PSD1 8B004214	GPR1 GPR2 GPR3 GRP4 GPR5 GPR6	00000000 00005100 AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFFF	BRO 000041B2 BR1 00005000 BR2 000041FC BR3 00005080 BR4 44444444 BR5 5555555 BR6 66666666 BR7 7777777
	Memory Loc	ation:	41B8 41BC 41C0	Don't Care Don't Care Don't Care Don't Care 00005080 Procedure Add.
After	PSD1 8B005080	GPR1 GPR2 GPR3 GPR4 GPR5 GPR6	00000000 00005100 AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFFF	BR0 000041B8 CFA BR1 00005080 Procedure Add BR2 000041B8 CFA BR3 00005100 GPR RD BR4 44444444 Unchanged BR5 5555555 Unchanged BR6 66666666 Unchanged BR7 7777777 Unchanged
	Memory Loc	ation:	41B8 41BC 41C0 41C4 41C8 41CC 41D0 41D4 41D0 41D4 41D0 41D0 41E0 41E0 41E0 41E4 41E8 41EC 41F0 41F4 5000	01004218 Next PC 0000000 Flag Word 000041B2 BR0 00005000 BR1 000041FC BR2 00005080 BR3 44444444 BR4 5555555 BR5 66666666 BR6 77777777 BR7 AAAAAAAA GPR2 BBBBBBBB GPR3 CCCCCCCC GPR4 DDDDDDDD GPR5 EEEEEEE GPR6 FFFFFFF GPR7 00005080

Gould CONCEPT 32/67 Reference Manual Instruction Repertoire

If the instruction RD field is equal to zero, this is a BSUBM instruction. If the instruction RD field is not zero, the processor computes the current frame address (CFA) by: 1. reading the contents of base register 2 (41FC-hex); 2. subtracting 40 (hex) resulting in 41BC (hex); 3. doubleword bounding the resulting address to generate 41B8 as the effective CFA. Next, the processor computes the address (PC value) of the instruction following CALLM, and determines the state of the enable/disable arithmetic exception bit (PSD bit 7). The resulting 32 bit word contains zeros in bits 00-06, PSD bit 7 in bit 7, and the PC value in bits 08-30. Bit 31 is not used and is set to zero. The resulting word represents the subroutine return address and is stored in memory addressed by the CFA (Word 0). Next, the processor sets memory location CFA plus one word equal to zero which indicates the call frame was generated by a CALLM instruction. Base registers 0 through 7 are stored in current frame words 2 through 9 and general purpose registers 2 through 7 are stored current frame words 10 through 15. The processor computes the instruction effective address (5000 in the example) and reads the procedure call address from the effective address location in memory. The procedure call address is loaded into base register 1 and the processor's program counter. The instruction argument pointer, addressed by the instruction RD field (GPR 1 in the example) is transferred from the GPRs to BR3 (5100-hex). The current frame address (41B8-hex) is loaded into BRO and BR2.

This page intentionally left blank



DEFINITION

If the RD field is not equal to zero, refer to the CALL instruction format. Base register 2 (BR2) contains a doubleword address that is referred to as the current frame address. The program counter and arithmetic exception bit are stored at the current frame address in main memory (word 0 of the current frame). Word 1 of the current frame is set to '8000 0000'. General purpose register 0 (GPR0) is transferred to BR3 which is called the argument pointer (AP). BRO is set to the current frame address. The contents of the BR specified by RS is transferred to BR1 and the PC portion of the PSD which causes control to be transferred to that location in the program

CONDITION CODE RESULTS

The condition codes remain unchanged.

NOTES

- 1. Modifications of BR0 will cause unpredictable behavior of the hardware in the sequence.
- 2. The stack should be bounded on the low end by a write protected or nonexistent page. In this case, a stack overflow will occur on the save of the return PC before the context has been destroyed by the instruction. This will permit error diagnosis to show the cause.
- 3. Any BR that is to be preserved through the BSUB/RETURN instructions should be stored in the frame at the appropriate location prior to executing the BSUB instruction.
- 4. An address specification trap will occur if BR2 is not equal to a doubleword address.

Hexadecin	Memory Location Hexadecimal Instruction: Assembly Language Coding:			RS=1	
Before	PSD1 8B004214	GPR0 0000 GPR1 FFF GPR2 AAA GPR3 BBB GPR4 CCC GPR5 DDE GPR6 EEE GPR7 FFF	FFFFF AAAAAA BBBBB CCCCCC DDDDDD EEEEE	BR0 000041E BR1 0000500 BR2 000041E BR3 3333333 BR4 4444444 BR5 5555555 BR6 6666666 BR7 777777	00 38 33 55 56
	Memory Loc	ation:	41B8 41BC 41C0 41C4 41C8 41CC 41D0 41D4 41D0 41D4 41D0 41E0 41E0 41E4 41E8 41EC 41F0 41F4	Don't Care Don't Care FFFFFFF 00000000 00000001 00000002 00000003 00000004 00000005 00000005 00000006 00000007 00000008 00000008 00000008 00000008 000000	
After	PSD1 8B005000	GPR0 0000 GPR1 FFF GPR2 AAA GPR3 BBB GPR4 CCC GPR5 DDE GPR6 EEE GPR7 FFF	FFFFF AAAAA BBBBB CCCCCC DDDDDD EEEEE	BR0 000041E BR1 0000500 BR2 000041E BR3 0000510 BR4 4444444 BR5 5555555 BR6 6666666 BR7 7777777	0 RS 88 Current Frame 90 GPR0 85 86
	Memory Loc	ation:	41B8 41BC 41C0 41C4 41C8 41CC 41C0 41D0 41D4 41D0 41D4 41D0 41E0 41E0 41E0 41E4 41E8 41EC 41F0 41F4	01004216 8000000 FFFFFFF 00000000 00000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008 00000008 00000008 00000008 000000	Next PC Flag Word Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged

Instruction Repertoire

BSUB EXAMPLE EXPLANATION

If the instruction RD field is not zero, this is a CALL instruction. If the instruction RD field is equal to zero, the processor reads the current frame address (CFA) which must be on a doubleword boundary from BR2. The CFA is copied from BR2 to BR0. Next, the processor computes the address (PC value) of the instruction following the BSUB and the state of the enable/disable arithmetic exception bit (PSD bit 7). The resulting 32 bit word contains zeros in bits 00-06, PSD bit 7 in bit 7, and the PC value in bits 08-30. Bit 31 is not used and is set to zero. The resulting word represents the subroutine return address and is stored in memory which is addressed by the CFA (current frame word 0). Word 1 of the current frame is set to '8000 0000' indicating the call frame was generated by a BSUB instruction. The argument pointer (AP) in GPR0 is transferred to BR3. The instruction procedure call address, addressed by the instruction RS field (BR1 in the example) is transferred to BR1 and the processor's PC counter (5000-hex in the example).

This page intentionally left blank

		5				С				()			8																		
								RD			x				BR								(OFF	SET							
0	1	0	1	1	Τ	1							1																		0	0
0	1	2	3	4		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
																														;	830	476

DEFINITION

If the RD field is not equal to zero refer to the CALLM instruction format. Base register 2 (BR2) contains a doubleword address that is referred to as the current frame address (CFA). The program counter (PC) and the enable/disable arithmetic exception bit (PSD bit 7) are stored at the current CFA in main memory (word 0 of the current frame). Word 1 of the current frame is set to '8000 0000'. GPR0 is transferred to BR3 and is called the argument pointer (AP). BR0 is set to the current frame address. The effective word location (EWL) specified by the instruction's effective word address is accessed and its contents transferred to BR1 and the PC portion of the PSD causing control to be transferred to that location in the program.

CONDITION CODE RESULTS

The condition codes remain unchanged.

NOTES

- 1. Modifications of BR0 will cause unpredictable behavior of the hardware in the sequence.
- 2. The stack should be bounded on the low end by a write protected or nonexistant page. In this case, a stack overflow will occur on the save of the return PC before the context has been destroyed by the instruction. This will permit error diagnosis to show the cause.
- 3. Any base register that is to be preserved through the BSUBM/RETURN instructions should be stored in the frame at the appropriate location prior to executing the BSUBM instruction.
- 4. An address specification trap will occur if BR2 is not equal to a doubleword address.
- 5. An address specification trap will occur if the instruction effective address is not word aligned.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			4214 5C885000 BSUBM X'50	00'
Before	PSD1 8B004214	GPR1 GPR2 GPR3 GPR4 GPR5 GPR6	00005100 FFFFFFF AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFFF	BR0 000041B2 BR1 00005000 BR2 000041B8 BR3 3333333 BR4 44444444 BR5 55555555 BR6 66666666 BR7 77777777
	Memory Loc	ation:	41B8 41BC 41C0	Don't Care Don't Care Don't Care Don't Care 00005080 Proc. Address
After	PSD1 8B005080	GPR1 GPR2 GPR3 GPR4 GPR5 GPR6	00005100 FFFFFFF AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFFF	BR0 010041B8 CFA BR1 00005080 Proc. Address BR2 000041B8 CFA BR3 00005100 GPR0 BR4 44444444 BR5 5555555 BR6 66666666 BR7 77777777
	Memory Loc	ation:	41B8 41BC 41C0	01004218 80000000 Unchanged Unchanged Unchanged Unchanged Unchanged


BSUBM EXAMPLE EXPLANATION

If the instruction RD field is not zero, this is a CALLM instruction. If the instruction RD field is equal to zero, the processor reads the current frame address (CFA) which must be on a doubleword boundary from base register 2 (BR2). The CFA is copied from BR2 to BR0. Next, the processor computes the address (PC value) of the instruction following the BSUBM and the state of the enable/disable arithmetic exception bit (PSD bit 7). The resulting 32 bit word contains zeros in bits 00-06, PSD bit 7 in bit 7, and the PC value in bits 08-30. Bit 31 is not used and is set to zero. The resulting word represents the subroutine return address and is stored in memory address by the CFA (current frame word 0). The second word of the current frame is set to '8000 0000' indicating the call frame was generated by a BSUBM instruction. The instruction argument pointer in GPR0 is transferred to BR3. The processor computes the instruction effective address (5000 hex in the example) and reads the procedure call address from the effective address PC (5080 hex).

Gould CONCEPT 32/67

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual This page intentionally left blank



830311

This instruction is used to exit the current procedure and return control to the Caller. The contents of base register 0 (B0) is used as the pointer to the frame. All base registers and general purpose registers 2 to 7 are reloaded from the call frame if bit 0 in the second word of the call frame is zero. If bit 0 is set only the base registers are returned. The return PC, as saved in the call frame, is loaded into the PC portion of the PSD. This includes setting the arithmetic exception bit as it was at the time of the call. The restoring of the registers has the effect of resetting the stack to the point of call. The contents of general purpose register 0 and 1 (R0, R1) and the condition codes are not changed by this instruction. That is, they are the same as at the point of exit from the procedure.

CONDITION CODE RESULTS

The condition codes are not affected by this instruction.

NOTES


- 1. If a return is issued with base register 0 containing the address of anything other than a valid call frame, the behavior of this instruction is unpredictable.
- 2. If the call frame word 1, flag word, is equal to hex 8000 0000, then software must insure the call frame contains valid base registers since the BSUB or BSUBM instructions do not store the base registers.

Memory Lo Hexadecim Assembly I	al Instru			280E0002 RETURN			
Before PSD1 8A005080	GPR0 GPR1 GPR2 GPR3 GPR4 GPR5 GPR6 GPR7	13579BDF FDB97531 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXX	BR3 BR4 BR5 BR6	000041B8 00005080 000041A0 00005100 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXX	41B8 41BC 41C0 41C4 41C8 41C8 41CC	000041B2 00005000 000041FC	Return Address Flag word BR0 BR1 BR2 BR3 BR4 BR5
After PSD1 8B004216	GPR0 GPR1 GPR2 GPR3 GPR4 GPR5 GPR6 GPR7	13579BDF FDB97531 AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEE FFFFFFF	BR3 BR4	000041B2 00005000 000041FC 00005080 44444444 55555555 66666666 77777777	41D8 41DC 41E0 41E4 41E8 41EC 41F0 41F4 (These	66666666 77777777 AAAAAAAA BBBBBBBB CCCCCCCC DDDDDDDD EEEEEEEE FFFFFFF memory loca nged by the Re	BR6 BR7 GPR2 GPR3 GPR4 GPR5 GPR6 GPR7 tions are
BASE REG Memory Lo Hexadecim	cation:	ODE EXAMPL	.E. 2	5080 280E0002			
Assembly I				RETURN			
Before PSD1 8A005080	GPR0 GPR1 GPR2 GPR3 GPR4 GPR5 GPR6 GPR7	XXXXXXXX	BR1 BR2 BR3 BR4 BR5 BR6	000041B8 00005080 000041B8 00005100 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXX	41B8 41BC 41C0 41C4 41C8 41CC 41CC 41D0	ry Location 01004216 80000000 000041B2 00005000 000041FC 33333333 44444444 555555555	Return Address Flag word BR0 BR1 BR2 BR3 BR4 BR5
After PSD1 8B004216	GPR0 GRP1 GPR2 GPR3 GPR4 GPR5 GPR6 GRP7	XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXX	BR1 BR2 BR3 BR4 BR5 BR6	00005000 000041FC 3333333 44444444 55555555 66666666	41D8 41DC (These	66666666 77777777 e memory loca nged by the Ro	BR6 BR7 tions are


Gould CONCEPT 32/67 Reference Manual

Instruction Repertoire

BRANCH AFTER INCREMENTING BY A BYTE F400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the general purpose register (GPR) specified by R are incremented in bit position 31. If the result is nonzero, the effective address (EA) is transferred to the PC field of the program status doubleword (PSD). If the result is equal to zero after incrementing, the next instruction is executed. In either case, the condition codes are unchanged.

SUMMARY EXPRESSION

(R) + 1 R

If result $\neq 0$

$EA \rightarrow PSD_{13,30}$	Nonbase register format	(Assume
$\begin{array}{rcl} EA & \rightarrow & PSD_{13-30} \\ EA & \rightarrow & PSD_{08-30} \end{array}$	Base register format	indexing

(Assumes no preindexing. Indirect addressing changes condition codes).

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of the GPR0 are incremented by one at bit position 31. Since the result is zero, no branch occurs.

	cation: al Instruction: anguage Coding:	1B204 F406B100 (R=0, BR=6) BIB 0,X'B100'(6)				
Before	PSD1	GPR0	BR6			
	2201B204	FFFFFFFF	000000A8			
After	PSD1	GPR0	BR6			
	2201B208	00000000	000000A8			


NONBASE REGISTER MODE EXAMPLE

The contents of the GPR0 are incremented by one at bit position 31. Since the result is zero, no branch occurs. Indexing is not allowed.


If the indirect bit of the instruction word is set (I=1) when the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSD. Bits 0 and 5-12 are unchanged.

	cation: al Instruction: anguage Coding:	1B204 F4 01 B1 A8 (R=0, I=0) BIB 0,X'1B1A8'
Before	PSD1 2001B204	GPR0 FFFFFFFF
After	PSD1 2001B208	GPR0 00000000

BRANCH AFTER INCREMENTING BY A HALFWORD F420



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the general purpose register (GPR) specified by R are incremented in bit position 30. If the result is nonzero, the effective address (EA) is transferred to the PC field of the program status doubleword (PSD), and the condition codes remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION

(R) + 2 R

If result $\neq 0$

EA	PSD13-30	Nonbase register format	(Assumes no pre-
EA	PSD ₁₃₋₃₀ PSD ₀₈₋₃₀	Base register format	indexing. Indirect
	00-90		addressing changes

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

condition codes).

830194

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR2 are incremented by one in bit position 30. The result is replaced in GPR2 and a branch occurs to address 003948.

	cation: al Instruction: anguage Coding:	039A0 F5263900 (R=2, BR=6) BIH 2, X'3900'(6)	
Before	PSD1	GPR2	BR6
	120039A0	FFFFD72A	00000048
After	PSD1	GPR2	BR6
	12003948	FFFFD72C	00000048

NONBASE REGISTER MODE EXAMPLE


The contents of GPR2 are incremented by one in bit position 30. The result is replaced in GPR2 and a branch occurs to address 03948. Indexing is not allowed.

If the indirect bit of the instruction word is equal to one, and the branch occurs, bit positions 1-4 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSD. Bits 0 and 5-12 are unchanged.


	cation: Il Instruction: anguage Coding:	039A0 F5 20 39 48 (R=2, I=0) BIH 2,X'3948'
Before	PSD1 100039A0	GPR2 FFFFD72A
After	PSD1 10003948	GPR2 FFFFD72C

BRANCH AFTER INCREMENTING BY A WORD F440





BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the general purpose register (GPR) specified by R are incremented in bit position 29. If the result is nonzero, the effective address (EA) is transferred to the PC field of the program status doubleword (PSD), and the condition codes remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION

(R) + 4 → R

If result $\neq 0$

$EA \rightarrow PSD_{13-30}$	Nonbase register format	(Assumes no pre-
$\begin{array}{rcl} EA & \rightarrow & PSD_{13-30} \\ EA & \rightarrow & PSD_{08-30} \end{array}$	Base register format	indexing. Indirect
08-90		addressing changes

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

condition codes).

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR6 are incremented by one at bit position 29, and the result is transferred to GPR6. The effective address of the BIW instruction (004B2C), replaces the previous contents of the PSD, bits 08-30.

	ocation: nal Instruction: Language Coding:	04A38 F7464B00 (R=6, E BIW 6,X'4B00' (6)	9R=6)
Before	PSD1	GPR6	BR6
	62004A38	FFFFDC18	0000002C
After	PSD1	GPR6	BR6
	62004B2C	FFFFDC1C	0000002C


NONBASE REGISTER MODE EXAMPLE

The contents of GPR6 are incremented by one at bit position 29, and the result is transferred to GPR6. The effective address of the BIW instruction (04B2C), replaces the previous contents of the PSD, bits 12-30. Indexing is not allowed.


If the indirect bit of the instruction word is set (I=1) when branch occurs, bit positions 1-4 of the last memory word in the direct chain are transferred to the corresponding bit positions of the PSD. Bits 0 and 5-12 are unchanged.

	cation: al Instruction: anguage Coding:	04A38 F7 40 4B 2C (R=6, I=0) BIW 6,X'4B2C'
Before	PSD1 6000A438	GPR6 FFFFDC18
After	PSD1 60004B2C	GPR6 FFFFDC1C

BRANCH AFTER INCREMENTING BY A DOUBLEWORD F460



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the general purpose register (GPR) specified by R are incremented in bit position 28. If the result is nonzero, the effective address (EA) is transferred to the PC field of the program status doubleword (PSD), and the condition codes remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION

(R) + 8 → R

If the result $\neq 0$

$EA \rightarrow PSD_{13-30}$	Nonbase Register Format	(Assumes no pre-
$\begin{array}{rcl} EA & \rightarrow & PSD_{13-30} \\ EA & \rightarrow & PSD_{08-30} \end{array}$	Base Register Format	indexing. Indirect
08-90		addressing change

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

condition codes).

BID d,*m

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR3 are incremented by one at bit position 28 and replaced. Since the result is zero, no branch occurs.

Memory Location:		0930C	
Hexadecimal Instruction:		F5E69106 (R=3, BR=6)	
Assembly Language Coding:		BID 3,'9106'(6)	
Before	PSD1	GPR3	BR6
	0A00930C	FFFFFF8	000000A0
After	PSD1	GPR3	BR6
	0A009310	00000000	000000A0

NONBASE REGISTER MODE EXAMPLE

The contents of GPR3 are incremented by one at bit position 28 and replaced. Since the result is zero, no branch occurs. Indexing is not allowed.

If the indirect bit of the instruction word is set (I=1) when the branch occurs, bit positions 1-4 of the last memory word in the direct chain are transferred to the corresponding bit positions of the PSD. Bits 0 and 5-12 are unchanged.

Memory Location:	0930C
Hexadecimal Instruction:	F5 E0 91 A6 (R=3, I=0)
Assembly Language Coding:	BID 3,X'91A6'

Before	PSD1
	0800930C

PSD1

After

08009310

GPR3 00000000

GPR3 FFFFFF8

This page intentionally left blank

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual

6-156

6.2.5 Compare Instructions

Compare instructions provide the capability of comparing the data in memory and in the general purpose registers. These compare operations can be performed on bytes, halfwords, words, or doublewords. Provisions have been made to allow the result of compare operations to be masked with the contents of the mask register before final testing.

6.2.5.1 INSTRUCTION FORMAT


The compare instruction group uses the standard memory reference, immediate, and interregister formats.

6.2.5.2 CONDITION CODE


A condition code is set during most compare instructions to indicate whether the operation produced a result greater than, less than, or equal to zero.

COMPARE ARITHMETIC WITH MEMORY BYTE 9008





BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed, right justified, and subtracted algebraically from the word in the general purpose register (GPR) specified by R. The result of the subtraction causes one of the condition code bits (2-4) to be set. The contents of the GPR specified by R and the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

(R) - (EBL) \rightarrow SCC₂₋₄

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R) is greater than (EBL)

- CC3: Is set if (R) is less than (EBL) CC4: Is set if (R) is equal to (EBL)

The contents of BR6 and the instruction offset are added to obtain the logical address. CC3 is set indicating that the contents of GPR1 are less than the contents of memory byte 0010B5.


Memory Location:			01000		
Hexadecimal Instruction:			908E1000 (R=1, X=0, BR=6)		
Assembly Language Coding:			CAMB 1,X'1000'(6)		
Before	PSD1	GPR1	BR6	Memory Byte 0010B5	
	0A001000	000000B6	000000B5	C7	
After	PSD1	GPR1	BR6	Memory Byte 0010B5	
	12001004	000000B6	000000B5	C7	

NONBASE REGISTER MODE EXAMPLE


CC3 is set indicating that the contents of GPR1 are less than the contents of memory byte 010B5.

Memory Location:			01000	
Hexadecimal Instruction:			90 88 10 B5 (R=1, X=0, I=0)	
Assembly Language Coding:			CAMB 1,X'10B5'	
Before	PSD1	GPR1	Memory Byte 010B5	
	08001000	000000B6	C7	
After	PSD1	GPR1	Memory Byte 010B5	
	10010004	000000B6	C7	

COMPARE ARITHMETIC WITH MEMORY HALFWORD 9000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed, and the sign bit is extended 16 bits to the left to form a word. The resulting word is subtracted algebraically from the word in the general purpose register (GPR) specified by R. The result of the subtraction causes one of the condition code bits (2-4) to be set. The word in the GPR specified by R and the halfword specified by the EHA remain unchanged.

SUMMARY EXPRESSION

(R) - (EHL)_{SE} \rightarrow SCC₂₋₄

CONDITION CODE RESULTS

CC1: Always zero

CC2: Is set if (R) is greater than (EHL)_{SE}

- CC3: Is set if (R) is less than (EHL)_{SE}
- CC4: Is set if (R) is equal to (EHL)

The contents of BR6 and the instruction offset are added to obtain the logical address. CC2 is set indicating that the contents of GPR4 are greater than the contents of memory halfword 003976 (a negative value).


Memory Location:		0379C		
Hexadecimal Instruction:		92063901 (R=4, X=0, BR=6)		
Assembly Language Coding:		CAMH 4,X'3900'(6)		
Before	PSD1	GPR4	BR6	Memory Halfword 003976
	0A00379C	00008540	00000076	8640
After	PSD1	GPR4	BR6	Memory Halfword 003976
	220037A0	00008540	00000076	8640

NONBASE REGISTER MODE EXAMPLE


CC2 is set indicating that the contents of GPR4 are greater than the contents of memory halfword 03976 (a negative value).

Memory Location:			0379C
Hexadecimal Instruction:			92 00 39 77 (R=4, X=0, I=0)
Assembly Language Coding:			CAMH 4,X'3976'
Before	PSD1	GPR4	Memory Halfword 03976
	0800379C	00008540	8640
After	PSD1	GPR4	Memory Halfword 03976
	200037A0	00008 <i>5</i> 40	8640

COMPARE ARITHMETIC WITH MEMORY WORD 9000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and subtracted algebraically from the word in the general purpose register (GPR) specified by R. The result of the subtraction causes one of the condition code bits (2-4) to be set. The word in the GPR specified by R and the word specified by the EWA remain unchanged.

SUMMARY EXPRESSION

(R) - (EWL) \rightarrow SCC₂₋₄

CONDITION CODE RESULTS

CC1: Always zeroCC2: Is set if (R) is greater than (EWL)CC3: Is set if (R) is less than (EWL)CC4: Is set if (R) is equal to (EWL)

The contents of GPR4, BR6 and the instruction offset are added to obtain the logical address. CC3 is set to indicate that the contents of GPR6 are less than the contents of memory word 005C78.


Memory Location:		05820			
Hexadecimal Instruction:		93465C00 (R=6, BR=6, X=4)			
Assembly Language Coding:		CAMW 6, X '5C00' (6), 4			
Before	PSD1	GPR6	GPR4	BR6	Memory Word 005C78
	42005B20	9E03B651	00000008	00000070	A184F207
After	PSD1	GPR6	GPR4	BR6	Memory Word 005C78
	12005B24	9E03B651	00000008	00000070	A184F207

NONBASE REGISTER MODE EXAMPLE


CC3 is set indicating that the contents of the GPR6 are less than the contents of memory word 05C78.

Memory Location:		05B20		
Hexadecimal Instruction:		93 00 5C 78 (R=6, X=0, I=0)		
Assembly Language Coding:		CAMW 6,X'5C78'		
Before	PSD1	GPR6	Memory Word 05C78	
	40005B20	9E03B651	A184F207	
After	PSD1	GPR6	Memory Word 05C78	
	10005B24	9E03B651	A184F207	

COMPARE ARITHMETIC WITH MEMORY DOUBLEWORD 9000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective doubleword location (EDL) specified by the effective doubleword address (EDA) is accessed and subtracted algebraically from the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The result of the subtraction causes one of the condition code bits (2-4) to be set. The doubleword in the GPR specified by R and R+1, and the doubleword specified by the EDA, remain unchanged.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R, R+1) - (EDL) \rightarrow SCC_{2-4}$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R, R+1) is greater than (EDL) CC3: Is set if (R, R+1) is less than (EDL)

CC4: Is set if (R, R+1) is equal to (EDL)

The contents of BR6 and the instruction offset are added to obtain the logical address. CC4 is set indicating that the doubleword obtained from GPR4 and GPR5 is equal to that obtained from the memory words 007F50 and 007F54.


Memory Location: Hexadecimal Instruction: Assembly Language Coding:			27C14 92067F02 (R=4, X=0, BR=6) CAMD 4,X'7F00'(6)		
		GPR5 BR6 47B39208 00000050			
	Memory Word 7AE0156D	d 007F50		Memory Word 007F54 47B39208	
After	PSD1 0A027C18	GPR4 7AE0156D	GPR 5 47B 39208	BR6 00000050	
	Memory Word 7AE0156D	d 007F <i>5</i> 0		Memory Word 007F54 47B39208	

NONBASE REGISTER MODE EXAMPLE

CC4 is set indicating that the doubleword obtained from GPR4 and GPR5 is equal to that obtained from the memory words 27F50 and 27F54.

Memory Location:			27C14
Hexadecimal Instruction:			92 02 7F 52 (R=4, X=0, I=0)
Assembly Language Coding:			CAMD 4,X'27F50'
Before	PSD1	GPR4	GPR <i>5</i>
	20027C14	7AE0156D	47B39208
	Memory Word 27F50 7AE0156D		Memory Word 27F54 47B39208
After	PSD1	GPR4	GPR <i>5</i>
	08027C18	7AE0156D	47B39208
	Memory Word 7AE0156D	d 27F <i>5</i> 0	Memory Word 27F54 47B39208

COMPARE ARITHMETIC WITH REGISTER 1000



830201

CAR

s,d

DEFINITION

The word in the general purpose register (GPR) specified by R_S is subtracted algebraically from the word in the GPR specified by R_D . The result of the subtraction causes one of the condition code bits (2-4) to be set. The words specified by R_S and R_D remain unchanged.

SUMMARY EXPRESSION

 $(R_D) - (R_S) \rightarrow SCC_{2-4}$


CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_D) is greater than (R_S) CC3: Is set if (R_D) is less than (R_S) CC4: Is set if (R_D) is equal to (R_S)

NONBASE AND BASE REGISTER MODE EXAMPLE

CC3 is set indicating that the contents of GPR0 are less than the contents of GPR1.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			0B3C2 10 10 (R _D =0,R _S =1) CAR 1,0		
Before	PSD1 0800B3C2 0A00B3C2	(Nonbase) (Base)	GPR0 58DF620A	GPR1 6A92B730	
After	PSD1 1000B3C4 1200B3C4	(Nonbase) (Base)	GPR0 58DF620A	GPR 1 6A92B730	



DEFINITION

The sign bit (bit 16) of the immediate operand is extended 16 bit positions to the left to form a word. This word is subtracted from the word in the general purpose register (GPR) specified by R. The result of the subtraction causes one of the condition code bits (2-4) to be set. The word in the GPR specified by R and the immediate operand (bit 16-31) remain unchanged.

SUMMARY EXPRESSION

 $(R) - (IW_{16-31})_{SE} \rightarrow SCC_{2-4}$

CONDITION CODE RESULTS

CC1: Always zero

CC2: Is set if (R) is greater than $(IW_{16-31})_{SE}$

CC3: Is set if (R) is less than $(IW_{16-31})_{SE}$

CC4: Is set if (R) is equal to $(IW_{16-31})_{SE}$


Gould CONCEPT 32/67 Reference Manual

NONBASE AND BASE REGISTER MODE EXAMPLE


CC3 is set indicating that the contents of GPR1 are less than the immediate operand.

	cation: al Instruction: anguage Codin	0A794 C8 85 71 A2 (R=1) CI 1,X'71A2'	
Before	PSD1 4000A794 4200A794	(Nonbase) (Base)	GPR1 00005719
After	PSD1 1000A798 1200A798	(Nonbase) (Base)	GPR1 00005719

COMPARE MASKED WITH MEMORY BYTE 9408



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed, and 24 zeros are appended to the most-significant end to form a word. This word is logically compared (exclusive OR function) with the word in the general purpose register (GPR) specified by R. The resulting word is then masked (logical AND function) with the contents of the mask register (R4). The masked result is tested and condition code bit 4 is set if all 32 bits equal zero. The word in the GPR specified by R and the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

(R) \oplus Zeros ₀₋₂₃, (EBL) & (R4) \rightarrow SCC₄

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if the result is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR0 and memory byte 000917 are identical in those bit positions specified by the contents of GPR4. CC4 is set.


Memory Location:			00800		
Hexadecimal Instruction:			940E0900 (R=0, X=0, BR=6)		
Assembly Language Coding:			CMMB 0,X'0900'(6)		
Before	PSD1	GPR0	GPR4	BR6	Memory Byte 000917
	12000800	000000A1	000000F0	00000017	A9
After	PSD1	GPR0	GPR4	BR6	Memory Byte 000917
	0A000804	000000A1	000000F0	00000017	A9

NONBASE REGISTER MODE EXAMPLE


The contents of GPR0 and memory byte 00917 are identical in those bit positions specified by the contents of GPR4. CC4 is set.

Memory Location:			00800	
Hexadecimal Instruction:			94 08 09 17 (R=0, X=0, I=0)	
Assembly Language Coding:			CMMB 0,X'917'	
Before	PSD1	GPR0	GPR4	Memory Byte 00917
	10000800	000000A1	000000F0	A9
After	PSD1	GPR0	GPR4	Memory Byte 00917
	08000804	000000A1	000000F0	A9

COMPARE MASKED WITH MEMORY HALFWORD 9400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed, and the sign (bit 16) is extended 16 bits to the left to form a word. The resulting word is logically compared (exclusive OR function) with the word in the general purpose register (GPR) specified by R. The resulting word is then masked (logical AND function) with the contents of the mask register (R4). The masked result is tested and condition code bit 4 is set if all 32 bits equal zero. The word in the GPR specified by R and the halfword specified by the EHA remain unchanged.

SUMMARY EXPRESSION

 $(R) \oplus (EHL)_{SF} \& (R4) \rightarrow SCC_{\mu}$

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if the result is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR2 and memory halfword 006292 are identical in those bit positions specified by the contents of GPR4. CC4 is set.


Memory Location:		061B8			
Hexadecimal Instruction:		95066201 (R=2, X=0, BR=6)			
Assembly Language Coding:		CMMH 2,X'6200'(6)			
Before	PSD1	GPR2	GPR4	BR6	Memory Halfword 006292
	120061B8	09A043B6	00004284	00000092	46FC
After	PSD1	GPR2	GPR4	BR6	Memory Halfword 006292
	0A0061BC	09A043B6	00004284	00000092	46FC

NONBASE REGISTER MODE EXAMPLE

The contents of GPR2 and memory halfword 06292 are identical in those bit positions specified by the contents of GPR4. CC4 is set.

Memory Location:			061B8		
Hexadecimal Instruction:			95 00 62 93 (R=2, X=0, I=0)		
Assembly Language Coding:			CMMH 2,X'6292'		
Before	PSD1	GPR2	GPR4	Memory Halfword 06292	
	100061B8	09A043B6	00004284	46FC	
After	PSD1	GPR2	GPR4	Memory Halfword 06292	
	080061BC	09A043B6	00004284	46FC	

COMPARE MASKED WITH MEMORY WORD 9400



in the general purpose register (GPR) specified by R. The result of the comparison is then masked (logical AND function) with the contents of the mask register (R4). The masked result is tested and condition code bit 4 is set if all 32 bits equal zero. The word in the GPR specified by R and the word specified by the EWA remain unchanged.

Instruction Repertoire

SUMMARY EXPRESSION

BASE REGISTER FORMAT

4

NONBASE REGISTER FORMAT

R

0

х

9

0 0 1 0 1

DEFINITION


1 0 1 2 3 4 5

 $(R) \oplus (EWL) \& (R4) \rightarrow SCC_{\mu}$

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if the result is equal to zero

6-174



0

F

٥

Т

WORD OPERAND ADDRESS

830205

0 0

6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR6 and memory word 003C94 are not equal within the bits specified by the contents of GPR4.


Memory Location:			13A74		
Hexadecimal Instruction:			97063C00 (R=6, X=0, BR=6)		
Assembly Language Coding:			CMMW 6,X'3C00'(6)		
Before	PSD1	GPR4	GPR6	BR6	Memory Word 003C94
	0A013A74	00FFFF00	132A1C04	00000094	472A3D04
After	PSD1	GPR4	GPR6	BR6	Memory Word 003C94
	02013A78	00FFFF00	132A1C04	00000094	472A3D04

NONBASE REGISTER MODE EXAMPLE


The contents of GPR6 and memory word 13C94 are not equal within the bits specified by the contents of GPR4.

Memory Location:			13A74		
Hexadecimal Instruction:			97 01 3C 94 (R=6, X=0, I=0)		
Assembly Language Coding:			CMMW 6,X'3C94'		
Before	PSD1	GPR4	GPR6	Memory Word 13C94	
	08013A74	00FFFF00	132A1C04	472A3D04	
After	PSD1	GPR4	GPR6	Memory Word 13C94	
	00013A78	00FFFF00	132A1C04	472A3D04	

COMPARE MASKED WITH MEMORY DOUBLEWORD 9400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830206

DEFINITION

The contents of the effective doubleword locations (EWL, EWL+1) specified by the effective doubleword address (EDA) is accessed and compared (exclusive OR function) with the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. Each result from the comparison is then masked (logical AND function) with the contents of the mask register (R4). The doubleword masked result is tested and condition code bit 4 is set if all 64 bits equal zero. The doubleword in the GPR specified by R and R+1 and the doubleword specified by the EDA remain unchanged.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R) \oplus (EWL) \& (R4), (R+1) \oplus (EWL+1) \& (R4) \rightarrow SCC_{\mu}$

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if the result is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR7 and memory word 0031BC differ within the bit positions specified by the contents of GPR4.


Memory Location:			03000		
Hexadecimal Instruction:			9706300A (R=6, X=0, BR=6)		
Assembly Language Coding:			CMMD 6,X'3008'(6)		
Before	PSD1	GPR4	GPR6	GPR7	BR6
	12003000	000FFFFF	FFF3791B	890A45D6	000001B0
	Memory Word 0031B8 0003791B		Memory Word 0031BC 890A45C2		
After	PSD1	GPR4	GPR6	GPR7	BR6
	02003004	000FFFFF	FFF3791B	890A4 <i>5</i> D6	000001B0
	Memory Word 0031B8 0003791B		Memory Word 0031BC 890A45C2		

NONBASE REGISTER MODE EXAMPLE

The contents of GPR7 and memory word 031BC differ within the bit positions specified by the contents of GPR4.

Memory Location:			03000		
Hexadecimal Instruction:			97 00 31 BA (R=6, X=0, I=0)		
Assembly Language Coding:			CMMD 6,X'31B8'		
Before	PSD1	GPR4	GPR6	GPR7	
	10003000	000FFFFF	FFF3791B	890A45D6	
	Memory Word 031B8 0003791B		Memory Word 031BC 890A45C2		
After	PSD1	GPR4	GPR6	GPR7	
	00003004	000FFFFF	FFF3791B	890A45D6	
	Memory Word 031B8 0003791B		Memory Word 031BC 890A45C2		

COMPARE MASKED WITH REGISTER 1400



DEFINITION

The word in the general purpose register (GPR) specified by R_D is logically compared (exclusive OR function) with the word in the GPR specified by R_S . The result of the comparison is then masked (logical AND function) with the contents of the mask register (R4). The result is tested and condition code bit 4 is set if all 32 bits equal zero. The words specified by R_S and R_D remain unchanged.

SUMMARY EXPRESSION

 $(R_{D}) \oplus (R_{S}) \& (R4) \rightarrow SCC_{\mu}$

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if the result is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR1 and GPR2 are identical within the bit positions specified by the contents of GPR4. CC4 is set.

	cation: al Instruction: anguage Codi		050D2 14 A0 (R _D =1, R _S =2) CMR 2,1						
Before	PSD1 100050D2 120050D2	(Nonbase) (Base)	GPR1 583C94A2	GPR2 0C68C5F6	GPR4 AAAAAAAA				
After	PSD1 080050D5 0A0050D5	(Nonbase) (Base)	GPR1 583C94A2	GPR2 0C68C5F6	GPR4 AAAAAAAA				

This page intentionally left blank

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual

6-180

6.2.6 Logical Instructions


The logical instruction group provides the capability of performing AND, OR, and exclusive OR operations on bytes, halfwords, words, and doublewords in memory and general purpose registers. Provisions have been made to allow the result of register-to-register OR and exclusive OR operations to be masked with the contents of the mask register (R4) before final storage.

6.2.6.1 INSTRUCTION FORMAT


The logical instruction group uses the standard memory reference and interregister formats.

6.2.6.2 CONDITION CODE

A condition code is set during execution of most logical instructions to indicate whether the result of that operation was greater than, less than, or equal to zero.



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed and logically ANDed with the least-significant byte (bits 24-31) of the general purpose register (GPR) specified by R. The result is transferred to bit positions 24-31 of the GPR specified by R. Bit positions 0-23 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

 $(EBL)\&(R_{24-31}) \rightarrow R_{24-31}$

R₀₋₂₃ unchanged

- CC1: Always zero CC2: Is set if (R_{24-31}) is greater than zero CC3: Always zero
- CC4: Is set if (R_{24-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 000373 are ANDed with the least-significant byte of GPR1; the result replaces the byte in GPR1. CC2 is set.

	cation: al Instruction: anguage Codir		00200 848E0300 (R=1, X=0, BR=6) ANMB 1,X'0300'(6)					
Before:	PSD1	GPR1	BR6	Memory Byte 000373				
	02000200	36AC718F	00000073	C7				
After	PSD1	GPR1	BR6	Memory Byte 000373				
	22000204	36AC7187	00000073	C7				


NONBASE REGISTER MODE EXAMPLE

The contents of memory byte 00373 are ANDed with the least-significant byte of GPR1; the result replaces the byte in GPR1. CC2 is set.


.

	cation: al Instruction: anguage Codin	00200 84 88 03 73 (R=1, X=0, I=0) ANMB 1,X'373'				
Before	PSD1	GPR1	Memory Byte 00373			
	00000200	36AC718F	C7			
After	PSD1	GPR1	Memory Byte 00373			
	20000204	36AC7187	C7			

AND MEMORY HALFWORD 8400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and logically ANDed with the least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R. The result is transferred to bit positions 16-31 of the GPR specified by R. Bit positions 0-15 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

 $(EHL)\&(R_{16-31}) \rightarrow R_{16-31}$

R₀₋₁₅ unchanged

- CC1: Always zero
- CC2: Is set if (R_{16-31}) is greater than zero CC3: Always zero
- CC4: Is set if (R_{16-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 0012A2 are ANDed with the right halfword of GPR6; the result replaces the halfword in GPR6. CC4 is set.

	cation: al Instruction: anguage Codi		01000 87061203 (R=6, X=0, BR=6) ANMH 6,X'1202'(6)					
Before	PSD1	GPR6	BR6	Memory Halfword 0012A2				
	42001000	4F638301	000000A0	70F6				
After	PSD1	GPR6	BR6	Memory Halfword 0012A2				
	0A001004	4F630000	000000A0	70F6				

NONBASE REGISTER MODE EXAMPLE

The contents of memory halfword 012A2 are ANDed with the right halfword of GPR6; the result replaces the halfword in GPR6. CC4 is set.

	Location: mal Instruct Language C		01000 87 00 12 A3 (R=6, X=0, I=0) ANMH 6,X'12A2'
Before	PSD1	GPR6	Memory Halfword 012A2


4F638301

Memory Halfword 012A2 70F6


After PSD1 GPR6 08001004 4F630000

40001000

Memory Halfword 012A2 70F6



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and logically ANDed with the word located in the GPR specified by R.

SUMMARY EXPRESSION

 $(EWL)\&(R) \rightarrow R$

- CC1: Always zero
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of GPR4, BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 000FD0 are ANDed with the contents of GPR6, and the result replaces the contents of that register. CC3 is set.

	cation: al Instruction: anguage Codi		00 F1C 87460E00 (R=6, BR=6, X=4) ANMW 6, X'0E00' (6), 4						
Before	PSD1	GPR6	BR6	GPR4	Memory Word 000FD0				
	0A000F1C	F0F0F0F0	00000100	000000D0	9ED13854				
After	PSD1	GPR6	BR6	GPR4	Memory Word 000FD0				
	12000F20	90D030 <i>5</i> 0	00000100	000000D0	9ED13854				


NONBASE REGISTER MODE EXAMPLE

The contents of memory word 00FD0 are ANDed with the contents of GPR7, and the result replaces the contents of that register. CC3 is set.


Memory Location: Hexadecimal Instruction: Assembly Language Coding: 00F1C 87 80 0F D0 (R=7, X=0, I=0) ANMW 7,X'FD0'

Before PSD1 08000F1C GPR7 F0F0F0F0 Memory Word 00FD0 9ED13854

After PSD1 10000F20 GPR7 90D03050 Memory Word 00FD0 9ED13854



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA) is accessed and logically ANDed with the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting doubleword is transferred to the GPR specified by R and R+1.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(EWL+1)\&(R+1) \rightarrow R+1$

 $(EWL)\&(R) \rightarrow R$

- CC1: Always zero
- CC2: Is set if (R,R+1) is greater than zero
- CC3: Is set if (R,R+1) is less than zero
- CC4: Is set if (R, R+1) is equal to zero


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 00081C are ANDed with the contents of GPR5; the result replaces the contents of GPR5. The contents of memory word 000818 are ANDed with the contents of GPR4; the result replaces the contents of GPR4. CC2 is set.

	cation : al Instructior anguage Cod	00674 8606080A (R=4, X=0, BR=6) ANMD 4,X'808'(6)					
Before	PSD1 02000674	GPR4 9045C64A	GPR5 32B08F00	BR6 00000010			
	Memory Wo 684A711C	rd 000818	Memory Word 00081C 8104A2BC				
After	PSD1 22000678	GPR4 00404008	GPR5 00008200	BR6 00000010			
	Memory Wo 684A711C	ord 000818	Memory Wo 8104A2BC	ord 00081C			

NONBASE REGISTER MODE EXAMPLE

The contents of memory word 0081C are ANDed with the contents of GPR5; the result replaces the contents of GPR5. The contents of memory word 00818 are ANDed with the contents of GPR4; the result replaces the contents of GPR4. CC2 is set

	cation: al Instruction: anguage Coding:	00674 86 00 08 1A (R=4, X=0, I=0) ANMD 4,X'818'					
Before	PSD1 00000674	GPR4 9045C64A	GPR5 32B08F00				
	Memory Word 00818 684A711C	Memory Word 0081C 8104A2BC					
After	PSD1 20000678	GPR4 00404008	GPR5 00008200				
	Memory Word 00818 684A711C	Memory Word 0081C 8104A2BC					



DEFINITION

830212

The word in the general purpose register (GPR) specified by R_D is logically ANDed with the word in the GPR specified by R_S . The resulting word is transferred to the GPR specified by R_D .

SUMMARY EXPRESSION

$(R_S)\&(R_D) \rightarrow R_D$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

> Gould CONCEPT 32/67 Reference Manual

6-190

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of GPR1 and GPR7 are ANDed and the result is transferred to GPR1. CC2 is set.

	cation: al Instructior anguage Cod		03812 04 F0 (R _D =1, R _S =7) ANR 7,1				
Before	PSD1 40003812 42003812	(Nonbase) (Base)	GPR1 AC881101	GPR7 000FFFFF			
After	PSD1 20003815 22003815	(Nonbase) (Base)	GPR1 00081101	GPR7 000FFFFF			

OR MEMORY BYTE 8808

		8				8			(0				8																	
							R			x		F		BR									OFF	SET	-						
1	0	0	0	1	0							1																		Ι	
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830213

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed and logically ORed with the least-significant byte (bits 24-31) of the general purpose register (GPR) specified by R. The resulting byte is transferred to bit positions 24-31 of the GPR specified by R. Bit positions 0-23 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

 $(EBL)v(R_{24-31}) \rightarrow R_{24-31}$

R₀₋₂₃ unchanged

- CC1: Always zero
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 0008A3 are logically ORed with the least-significant byte of GPR1; the result replaces that byte in GPR1. CC2 is set.

	ocation: al Instruction anguage Coo		00600 888E0800 (R=1, X=0, BR=6) ORMB 1,X'800'(6)					
Before	PSD1	GPR1	BR6	Memory Byte 0008A3				
	02000600	40404040	000000A3	3C				
After	PSD1	GPR1	BR6	Memory Byte 0008A2				
	22000604	4040407C	000000A3	3C				


NONBASE REGISTER MODE EXAMPLE

The contents of memory byte 8A3 are logically ORed with the least-significant byte of GPR1; the result replaces that byte in GPR1. CC2 is set.

	cation: al Instruction anguage Coc		00600 88 88 08 A3 (R=1, X=0, I=0) ORMB 1,X'8A3'				
Before	PSD1	GPR1	Memory Byte 8A3				
	00000600	40404040	3C				
After	PSD1	GPR1	Memory Byte 8A3				
	20000604	4040407C	3C				



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830214

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and logically ORed with the least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R. The resulting halfword is transferred to bit positions 16-31 of the GPR specified by R. Bit positions 0-15 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

 $(EHL)v(R_{16-31}) \rightarrow R_{16-31}$ R₀₋₁₅ unchanged

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 001942 are ORed with the right halfword of GPR6; the result replaces the halfword in GPR6. CC3 is set.

Memory Location:			018AC		
Hexadecimal Instruction:			8B061903 (R=6, X=0, BR=6)		
Assembly Language Coding:			ORMH 6,X'1902'(6)		
Before	PSD1	GPR6	BR6	Memory Halfword 001942	
	020018AC	BD71A4C6	00000040	45F3	
After	PSD1	GPR6	BR6	Memory Halfword 001942	
	120018B0	BD71E5F7	00000040	45F3	


NONBASE REGISTER MODE EXAMPLE

The contents of memory halfword 01946 are ORed with the right halfword of GPR6; the result replaces that halfword in GPR6. CC3 is set

Memory Location:			018AC
Hexadecimal Instruction:			8B 00 19 47 (R=6, X=0, I=0)
Assembly Language Coding:			ORMH 6,X'1946'
Before	PSD1	GPR6	Memory Halfword 01946
	000018AC	BD71A4C6	45F3
After	PSD1	GPR6	Memory Halfword 01946
	100018B0	BD71E5F7	45F3



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and logically ORed with the word in the general purpose register (GPR) specified by R. The result is transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(EWL)v(R) \rightarrow R$

- CC1: Always zero
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set of (R_{0-31}) is equal to zero


The contents of GPR4, BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 00520C are ORed with the contents of GPR2, and the result is transferred to GPR2. CC3 is set.

Memory Location:		05000			
Hexadecimal Instruction:		89465000 (R=2, BR=6, X=4)			
Assembly Language Coding:		ORMW 2, X '5000' (6), 4			
Before	PSD1	GPR2	BR6	GPR4	Memory Word 00520C
	4200 <i>5</i> 000	88888888	0000000C	00000200	0EDC4657
After	PSD1	GPR2	BR6	GPR4	Memory Word 005200
	12005004	8EDCCEDF	0000000C	00000200	0EDC4657


NONBASE REGISTER MODE EXAMPLE

The contents of memory word 0520C are ORed with the contents of GPR3, and the result is transferred to GPR3. CC3 is set.

Memory Location:			05000	
Hexadecimal Instruction:			89 80 52 0C (R=3, X=0, I=0)	
Assembly Language Coding:			ORMW 3,X'520C'	
Before	PSD1	GPR3	Memory Word 0520C	
	40005000	88888888	0EDC4657	
After	PSD1	GPR3	Memory Word 0520C	
	40005000	8EDCCEDF	0EDC4657	



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective doubleword locations (EWL, EWL+1) specified by the effective doubleword address (EDA) is accessed and logically ORed with the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The result is transferred to the GPR specified by R and R+1.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(EWL+1)v(R+1) \rightarrow R+1$

 $(EWL)v(R) \rightarrow R$

CONDITION CODE RESULTS

CC1: Always zero
CC2: Is set if (R,R+1) is greater than zero
CC3: Is set if (R,R+1) is less than zero
CC4: Is set if (R,R+1) is equal to zero


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 000C34 are ORed with the contents of GPR7; the result is transferred to GPR7. The contents of memory word 000C30 are ORed with the contents of GPR6; the result is transferred to GPR6. CC2 is set.

Memory Location:			00B68		
Hexadecimal Instruction:			8B060C02 (R=6, X=0, BR=6)		
Assembly Language Coding:			ORMD 6,X'C00'(6)		
Before	PSD1	GPR6	GPR7	BR6	
	12000B68	002A0031	001D0039	00000030	
	Memory Wo 18004C00	ord 000C30	Memory Wo 09002400	ord 000C34	
After	PSD1	GPR6	GPR7	BR6	
	22000B6C	182A4C31	091D2439	00000030	
	Memory Word 000C30 18004C00		Memory Word 000C34 09002400		

NONBASE REGISTER MODE EXAMPLE

The contents of memory word 00C34 are ORed with the contents of GPR7, and the result is transferred to GPR7. The contents of memory word 00C30 are ORed with the contents of GPR6, and the result is transferred to GPR6. CC2 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		00B68 8B 00 0C 32 (R=6, X=0, I=0) ORMD 6,X'C30'		
Before	PSD1 10000B68	GPR6 GPR7 002A0031 001D003		
	Memory Word 00C30 18004C00	Memory Word 00C34 09002400		
After	PSD1 20000B6C	GPR6 182A4C31	GPR7 091D2439	
	Memory Word 00C30 18004C00	Memory Word 00C34 09002400		



DEFINITION

The word in the general purpose register (GPR) specified by R_D is logically ORed with the word in the GPR specified by R_S . The result is transferred to the GPR specified by R_D .

SUMMARY EXPRESSION

$$(R_S)v(R_D) \rightarrow R_D$$


CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR1 and GPR2 are ORed, and the result is transferred to GPR1. CC3 is set.

	cation: al Instruction: anguage Coding:	00F8A 08 A0 (R _D =1, R _S =2) ORR 2,1					
Before	PSD1 40000F8A (Nonbase) 42000F8A (Base)	GPR1 0001D63F	GPR2 88880000				
After	PSD1 10000F8D (Nonbase) 12000F8D (Base)	GPR1 8889D63F	GPR2 88880000				



DEFINITION

The word in the general purpose register (GPR) specified by R_D is logically ORed with the word in the GPR specified by R_S . The resulting word is then masked (logical AND function) with the contents of the mask register (R4). The result is then transferred to the GPR specified by R_D .

SUMMARY EXPRESSION

 $(R_S)v(R_D) \& (R4) \rightarrow R_D$

CONDITION CODE RESULTS


CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of GPR5 and GPR6 are ORed; the result is ANDed with the contents of GPR4 and transferred to GPR6. CC2 is set.

	cation: al Instruction: anguage Coding:	03956 0B 58 (R _D =6, R _S =5) ORRM 5,6					
Before	PSD1 08003956 (Nonbase) 0A003956 (Base)	GPR4 EEEEEEE	GPR5 37735814	GPR6 2561CA95			
After	PSD1 10003959 (Nonbase) 12003959 (Base)	GPR4 EEEEEEE	GPR5 37735814	GPR6 2662CA84			

EXCLUSIVE OR MEMORY BYTE 8C08



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed and logically exclusive ORed with the least-significant byte (bits 24-31) of the GPR specified by R. The result is transferred to bit positions 24-31 of the GPR specified by R. Bits 0-23 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

 $(EBL) \oplus (R_{24-31}) \rightarrow R_{24-31}$

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 0013A3 are exclusive ORed with the least-significant byte of GPR0; the result replaces that byte in GPR0. CC3 is set.

	cation: al Instruction: anguage Codi		012F8 8C0E1300 (R=0, X=0, BR=6) EOMB 0,X'1300'(6)				
Before	PSD1	GPR0	BR6	Memory Byte 0013A3			
	020012F8	D396F458	000000A3	A9			
After	PSD1	GPR0	BR6	Memory Byte 0013A3			
	120012FC	D396F4F1	000000A3	A9			

NONBASE REGISTER MODE EXAMPLE


The contents of memory byte 013A3 are exlcusive ORed with the least-significant byte of GPR0; the result replaces that byte in GPR0. CC3 is set.

	cation: al Instruction: anguage Coding:	012F8 8C 08 13 A3 (R=0, X=0, I=0) EOMB 0,X'13A3'					
Before	PSD1	GPR0	Memory Byte 013A3				
	000012F8	D396F458	A9				
After	PSD1	GPR0	Memory Byte 013A3				
	100012FC	D396F4F1	A9				

EXCLUSIVE OR MEMORY HALFWORD 8C00

		8					(С			C)			C)																	
									R			x		F		BR								0	FFS	ΕT							
1	Γ	0	0	0	1	Τ	1							0																			1
0	1	1	2	3	4		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and logically exclusive ORed with the least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R. The result is transferred to bit positions 16-31 of the GPR specified by R. Bit positions 0-15 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

 $(EHL) \oplus (R_{16-31}) \rightarrow R_{16-31}$

R₀₋₁₅ unchanged

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 000A42 are exclusive ORed with the right halfword of GPR5. The result replaces the halfword in GPR5. CC3 is set.


	cation: al Instruction: anguage Codi		00958 8E860A03 (R=5, X=0, BR=6) EOMH 5,X'A02'(6)				
Before	PSD1	GPR 5	BR6	Memory Halfword 000A42			
	420009 <i>5</i> 8	96969696	00000040	5CAB			
After	PSD1	GPR <i>5</i>	BR6	Memory Halfword 000A42			
	1200095C	9696CA3D	00000040	5CAB			

NONBASE REGISTER MODE EXAMPLE


The contents of memory halfword 00A40 are exclusive ORed with the right halfword of GPR5; the result replaces that halfword in GPR5. CC3 is set.

	cation: al Instruction: anguage Coding:	00958 8E 80 0A 41 (R=5, X=0, I=0) EOMH 5,X'A40'					
Before	PSD1	GPR <i>5</i>	Memory Halfword 00A40				
	40000958	96969696	5CAB				
After	PSD1	GPR <i>5</i>	Memory Halfword 00A40				
	1000095C	9696CA3D	5CAB				

EXCLUSIVE OR MEMORY WORD 8C00



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and logically exclusive ORed with the word in the general purpose register (GPR) specified by R. The result is transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(EWL) \oplus (R) \rightarrow R$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of GPR4, BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 008694 are exclusive ORed with the contents of GPR6; the result replaces the contents of GPR6. CC2 is set.


	cation: al Instruction anguage Coo		185BC 8F468600 (R=6, BR=6, X=4) EOMW 6, X '8600' (6), 4					
Before	PSD1	GPR6	BR6	GPR4	Memory Word 008694			
	020185BC	13579BDF	00000090	00000004	22222222			
After	PSD1	GPR6	BR6	GPR4	Memory Word 008694			
	220185C0	3175B9FD	00000090	00000004	22222222			

NONBASE REGISTER MODE EXAMPLE


The contents of memory word 18694 are exclusive ORed with the contents of GPR7; the result replaces the contents of GPR7. CC2 is set.

	cation: al Instruction: anguage Coding:	185BC 8F 81 86 94 (R=7, X=0, I=0) EOMW 7,X'18694'					
Before	PSD1	GPR7	Memory Word 18694				
	010185BC	13579BDF	22222222				
After	PSD1	GPR7	Memory Word 18694				
	200185C0	3175B9FD	22222222				

EXCLUSIVE OR MEMORY DOUBLEWORD 8C00



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective doubleword locations (EWL, EWL+1) specified by the effective doubleword address (EDA) is accessed and logically exclusive ORed with the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The result is transferred to the GPR specified by R and R+1.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(EWL+1) \oplus (R+1) \rightarrow R+1$

 $(EWL) \oplus (R) \rightarrow R$

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R,R+1) is greater than zero
- CC3: Is set if (R,R+1) is less than zero
- CC4: Is set if (R,R+1) is equal to zero

EXCLUSIVE OR MEMORY DOUBLEWORD (Cont.)

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory word 00053C and GPR7 are exclusive ORed and the result is transferred to GPR7. The contents of memory word 000538 are GPR6 are exclusive ORed and the result is transferred to GPR6. CC2 is set.


	cation: al Instruction: anguage Codi	00448 8F06050A (R=6, X=0, BR=6) EOMD 6,X'508'(6)				
Before	PSD1 02000448	GPR6 00FFFF00	GPR7 00FFF000	BR6 00000030		
	Memory Wor 482144C0	d 000 <i>53</i> 8	Memory Wor 2881433A	d 00053C		
After	PSD1 2200044C	GPR6 48DEBBC0	GPR7 287EB33A	BR6 00000030		
	Memory Wor 482144C0	d 000 <i>5</i> 38	Memory Word 00053C 2881433A			

NONBASE REGISTER MODE EXAMPLE

The contents of memory word 0053C and GPR7 are exclusive ORed and the result is transferred to GPR7. The contents of memory word 00538 and GPR6 are exclusive ORed and the result is transferred to GPR6. CC2 is set.

	cation: al Instruction: anguage Codir	00448 8F 00 05 3A (R=6, X=0, I=0) EOMD 6,X'538'			
Before	re PSD1 GH 00000448 00		GPR7 00FFF000		
	Memory Word 482144C0	d 00 <i>5</i> 38	Memory Word 0053C 2881433A		
After	PSD1 2000044C	GPR6 48DEBBC0	GPR7 287EB33A		
	Memory Word 482144C0	d 00 <i>5</i> 38	Memory Word 0053C 2881433A		
		d 00 <i>5</i> 38	-		

EXCLUSIVE OR REGISTER AND REGISTER 0C00



830223

EOR

s,d

DEFINITION

The word in the general purpose register (GPR) specified by R_D is logically exclusive ORed with the word in the GPR specified by R_S . The result is transferred to the GPR specified by R_D.

SUMMARY EXPRESSION

 $(R_S) \oplus (R_D) \rightarrow R_D$


CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 and GPR7 are exclusive ORed, and the result is transferred to GPR7. CC2 is set.

	cation: al Instruction: anguage Coding:	0139E 0F E0 (R _D =7, R _S =6) EOR 6,7				
Before	PSD1 0100139E (Nonbase) 0300139E (Base)	GPR6 33333333	GPR7 55555555			
After	PSD1 200013A1 (Nonbase) 220013A1 (Base)	GPR6 33333333	GPR7 66666666			



830224

DEFINITION

The word in the general purpose register (GPR) specified by R_D is exclusive ORed with the word in the GPR specified by R_S . The resulting word is then masked (logical AND function) with the contents of the mask register (R4). The result is transferred to the GPR specified by RD.

SUMMARY EXPRESSION

 $(R_S) \oplus (R_D) \& (R_4) \rightarrow R_D$

CONDITION CODE RESULTS

- CC1: Always zero CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 and GPR7 are exclusive ORed. The result is ANDed with the contents of GPR4 and transferred to GPR7. CC4 is set.

	cation: al Instruction: anguage Coding:	25A32 0F E8 (R _D =7, R _S =6) EORM 6,7							
Before	PSD1 00025A32 (Nonbase) 02025A32 (Base)	GPR4 00FEDF00	GPR6 9725A2C8	GPR7 6C248237					
After	PSD1 08025A34 (Nonbase) 0A025A34 (Base)	GPR4 00FEDF00	GPR6 9725A2C8	GPR7 00000000					

This page intentionally left blank

Instruction Repertoire

6.2.7 Shift Operation Instructions

This group of instructions provide the capability to perform arithmetic, logical, and circular, left or right, shift operations on the contents of words or doublewords in general purpose registers. Provisions have been made to allow normalize operations to be performed on the contents of words or doublewords in general purpose registers.

6.2.7.1 INSTRUCTION FORMAT

Most of the shift operation instructions use the halfword format described below. The normalize, normalize double, and shift and count zeros instructions, which involve two registers specified by R_S and R_D , adapt to the standard interregister format but with the roles of source and destination interchanged.

						Ι				Ι									1	\overline{l}	\mathcal{I}	\overline{l}	$\overline{/}$	\overline{l}	\overline{D}	X	\overline{l}	\overline{l}	[]	\overline{D}	\overline{l}	$\underline{0}$		\square	$\overline{)}$	\overline{l}	$\overline{)}$	\overline{D}	\mathcal{G}	\overline{D}	\overline{l}	\overline{D}	\overline{D}	\overline{l}	\overline{D}	\overline{D}	3
		(OP	с	00	DE			R		D		зн	IIF	T	со	νUN	łТ																													
Γ	Τ		Γ			Ι				Τ		0							1	\overline{l}	7	Ŋ	$\langle \rangle$	Y	l	X	[]	\square	J	[[A	"	\int	X	\overline{U}	χ	$\overline{)}$	\langle	\mathcal{I}	0	Ŋ	\overline{l}	X	\overline{D}	X	$\overline{/}$	3

	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
--	---

- Bits 0-5 Define the operation code.
- Bits 6-8 Designate a general purpose register address (0-7)
- Bit 9 Designates direction.


D=1 Designates shift left D=0 Designates shift right

- Bit 10 Unassigned.
- Bits 11-15 Define the number of shifts to be made.

6.2.7.2 CONDITION CODE

Most shift instructions leave the condition code unchanged. Those exceptions which alter the condition code contain comments to explain the changes incurred.

830350



DEFINITION

The word in the general purpose register (GPR) specified by R_D is shifted left, four bits at a time, until the five leftmost bits (bits 0-4) in R_D are neither all zeros nor all ones. The number of four-bit shifts required to do this is subtracted from 40₁₆, and stored in R_S . If R_D is initially zero, then no shifts are performed but R_S is set to zero.

NOTE

- 1. The normalized result must be further converted to the floating-point operand format prior to use by the floating-point arithmetic unit or standard FORTRAN floating-point subroutines. In addition, a test must be made for minus full scale (1XXX XXXX 0000 0000 ---- 0000) and a conversion made to (1YYY YYYY 1111 0000 ---- 0000), where YYY YYYY is one less than XXX XXXX.
- 2. This instruction is used for the nonbase register mode only.

CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

NOR


d,s

The content of GPR6 (R_D) is normalized by shifting three hexadecimal digits to the left. The exponent is determined by subtracting 40₁₆ minus 3. The result is transferred to GPR1 (R_S).

	cation: al Instruction: anguage Codin		00D32 63 10 (R _D = 6, R _S = 1) NOR 6,1
Before	PSD1	GPR1	GPR6
	20000D32	12345678	0002E915
After	PSD1	GPR1	GPR6
	20000D35	0000003D	2E915000

•

NORMALIZE DOUBLE 6400



DEFINITION

The doubleword in the general purpose registers (GPRs) specified by R_D and R_D+1 is shifted left, four bits at a time, until the five leftmost bits (bits 0-4) in R_D are neither all zeros nor all ones. The number of four bits shifts required to do this is subtracted from 40₁₆, and stored in R_S . If R_D and R_D+1 are initially zero, then no shifts are performed, but R_S is set to zero.

NOTE

- 1. The normalized result must be further converted to the floating-point operand format prior to use by the floating-point arithmetic unit or standard FORTRAN floating-point subroutines. In addition, a test must be made for minus full scale (1XXX XXXX 0000 0000 --- 0000) and a conversion made to (1YYY YYYY 1111 0000 --- 0000), where YYY YYYY is one less than XXX XXXX.
- 2. The instruction is used for the nonbase register mode only


CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

The doubleword obtained from the contents of GPR6 and GPR7 is normalized by shifting nine hexadecimal digits to the left. The result is returned to GPR6 and GPR7, and the exponent $(40_{16}-9)$ is transferred to GPR1.

	cation: al Instruction: anguage Codir	0046E 67 10 (R _S =1, R _D =6) NORD 6,1					
Before	PSD1	GPR1	GPR6	GPR7			
	1000046E	9ABCDEF0	FFFFFFF	FF3AD915			
After	PSD1	GPR1	GPR6	GPR7			
	10000471	00000037	F3AD91 <i>5</i> 0	00000000			


SHIFT AND COUNT ZEROS



d,s

DEFINITION

The word in the general purpose register (GPR) specified by R_D is shifted left, one bit position at a time, until the sign (bit 0) changes from zero to one. The contents are then shifted left one more bit position, and the total number of shifts minus one is placed in bit positions 27-31 of the GPR specified by R_S . Bit positions 0-26 of the GPR specified by R_S are set to zeros. The shift count specifies the most-significant bit position (0-31) of R_D that was equal to one.



- 1. If the contents of the GPR specified by R_D are equal to zero, the shift count placed in bit positions 27-31 of the GPR specified by R_S is zero, and condition code bit 4 is set to one.
- 2. If the sign (bit 0) of the GPR specified by R_D is equal to one, the shift count placed in bit positions 27-31 of the GPR specified by R_S is zero, and condition code bit 4 is cleared to zero.

CONDITION CODE RESULTS

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if original R_D 0-31 is equal to zero (also refer to note 2)

Instruction Repertoire

The contents of GPR4 are left shifted 10 bits at which point bit 0 becomes equal to one. The contents are then shifted one more bit position, and the zero count of 10_{10} (A₁₆) is transferred to GPR2 bits 27-31, bits 0-26 reset to zero.

	cation: al Instruction: anguage Codir	ng:	0399E 1228 (R _S = 4, R _D = 2) SACZ 2,4
Before	PSD1	GPR2	GPR4
	2200399E	12345678	00300611
After	PSD1	GPR2	GPR4
	020039A0	0000000A	80308800

NONBASE REGISTER MODE EXAMPLE

SCZ d,s


SACZ


d,s

The contents of GPR4 are left shifted 10 bits at which point bit 0 becomes equal to one. The contents are then shifted one more bit position, and the zero count of 10_{10} (A₁₆) is transferred to GPR2 bits 27-31, bits 0-26 reset to zero.

	cation: al Instruction: anguage Codi		0399E 6A 20 (R _S =4, R _D =2) SCZ 2,4
Before	PSD1	GPR2	GPR4
	2000399E	12345678	00300611
After	PSD1	GPR2	GPR4
	000039A0	0000000A	80308800

SHIFT LEFT ARITHMETIC






NONBASE REGISTER FORMAT (6C40)

DEFINITION

Bit positions 1-31 of the general purpose register (GPR) specified by R are shifted left the number of bit positions specified by the shift field (bits 11-15) in the instruction word. As bits are shifted to the left, the word is zero-filled from the right. Bit position 0 (sign bit) of the GPR specified by R remains unchanged. Condition code bit 1 is set to one if any bit shifted out of position 1 differs from the sign bit.



CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception
- CC2: Always zero
- CC3: Always zero
- CC4: Always zero

SLA d,v

The contents of GPR6 are left shifted 12_{10} bit positions and then zero filled from the right. The result is transferred to GPR6.


Memory Location Hexadecimal Inst Assembly Langua	truction:	00106 1F4C (R=6, shift field = 12 ₁₀) SLA 6,12
Before	PSD1 12000106	GPR6 000013AD
After	PSD1 02000109	GPR6 013AD000

NONBASE REGISTER MODE EXAMPLE

The contents of GPR6 are left shifted 12_{10} bit positions and then zero filled from the right. The result is transferred to GPR6.

Memory Location: Hexadecimal Instr Assembly Languag	uction:	00106 6F 4C (R=6, shift field = 12 ₁₀) SLA 6,12
Before	PSD1 10000106	GPR6 000013AD
After	PSD1 00000109	GPR6 013AD000





DEFINITION

The word in the general purpose register (GPR) specified by R is left shifted the number of bit positions specified by the shift field (bits 11-15) in the instruction word. As bits are shifted to the left, the word is zero filled from the right.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

Instruction Repertoire

Gould CONCEPT 32/67 Reference Manual

The contents of GPR7 are shifted to the left 20_{10} bits and replaced.


Memory Loca Hexadecimal Assembly Lan	Instruction:	00812 1FF4 (R=7, shift field = 20 ₁₀) SLL 7,20
Before	PSD1 A2000812	GPR7 12345678
After	PSD1 A2000815	GPR7 67800000

NONBASE REGISTER MODE EXAMPLE


The contents of GPR7 are shifted to the left 20_{10} bits and replaced.

Memory Loca Hexadecimal 1 Assembly Lan	Instruction:	00812 73 D4 (R=7, shift field = 20 ₁₀) SLL 7,20
Before	PSD1 A0000812	GPR7 1234 <i>5</i> 678
After	PSD1 A0000815	GPR7 67800000

SHIFT LEFT CIRCULAR




BASE REGISTER FORMAT (2440)



NONBASE REGISTER FORMAT (7440)

DEFINITION

The word in the general purpose register (GPR) specified by R is shifted left the number of bit positions specified by the shift field (bits 11-15) in the instruction word. Bits shifted out of bit position 0 are shifted into bit position 31.



CONDITION CODE RESULTS

CC1: No change

- CC2: No change
- CC3: No change
- CC4: No change

830230

SLC d,v

The contents of GPR7 are shifted left circular for 16_{10} bit positions.


	ocation: al Instruction: .anguage Coding:	001FA 27D0 (R=7, shift field = 16 ₁₀) SLC 7,16
Before	PSD1 020001FA	GPR7 12345678
After	PSD1 020001FD	GPR7 56781234

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of GPR7 are shifted left circular for 16_{10} bit positions.

Memory Location:		001FA
Hexadecimal Instruction :		27D0 (R=7, shift field = 16 ₁₀)
Assembly Language Coding:		SLC 7,16
Before	PSD1 000001FA	GPR7 12345678

After PSD1 GPR7 000001FD 56781234



BASE REGISTER FORMAT (2040)




NONBASE REGISTER FORMAT (7840)

DEFINITION

The doubleword in the general purpose registers (GPR) specified by R and R+1 is shifted left the number of bit positions specified by the shift field (bits 11-15) in the instruction word. The doubleword is zero filled from the right as bits are shifted to the left. R+1 is the GPR one greater than specified by R. The sign (bit 0) of the GPR specified by R remains unchanged. Condition code bit 1 is set to one if any bit shifted out of position 1 differs from the sign bit, position 0.

NOTE



- CC1: Is set if arithmetic exception occurs
- CC2: Always zero
- CC3: Always zero
- CC4: Always zero

SHIFT LEFT ARITHMETIC DOUBLE (Cont.)

BASE REGISTER MODE EXAMPLE

The doubleword obtained from the contents of GPR4 and GPR5 is left shifted 24_{10} bit positions, then zero filled from the right. The result is returned to GPR4, and GPR5.


Memory Location:		002DF6	
Hexadecimal Instruction:		2258 (R=4, shift field =24 ₁₀)	
Assembly Language Coding:		SLAD 4,24	
Before	PSD1	GPR4	GPR5
	82002DF6	FFFFFFA3	9A178802
After	PSD1	GPR4	GPR5
	82002DF9	A39A1788	02000000

NONBASE REGISTER MODE EXAMPLE


The doubleword obtained from the contents of GPR4 and GPR5 is left-shifted 24_{10} bit positions, then zero filled from the right. The result is returned to GPR4 and GPR5.

Memory Location:		02DF6	
Hexadecimal Instruction:		7A 58 (R=4, shift field = 24 ₁₀)	
Assembly Language Coding:		SLAD 4,24	
Before	PSD1	GPR4	GPR5
	80002DF6	FFFFFFA3	9A178802
After	PSD1	GPR4	GPR <i>5</i>
	80002DF9	A39A1788	02000000

SHIFT LEFT LOGICAL DOUBLE



BASE REGISTER FORMAT (2060)




NONBASE REGISTER FORMAT (7C40)

DEFINITION

The doubleword in the general purpose register (GPR) specified by R and R+1 is shifted left the number of bit positions specified by the shift field (bits 11-15) in the instruction word. The doubleword is zero filled from the right as it is shifted to the left. R+1 is the GPR one greater than specified by R.

NOTE



The GPR specified by R must be an even-numbered register.

830232

SLLD

d,v

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change


The doubleword obtained from GPR6 and GPR7 is left shifted 24_{10} bit positions, then zero filled from the right. The result is returned to GPR6 and GPR7.

Memory Location:		001FE	
Hexadecimal Instruction:		2378 (R=6, shift field = 24 ₁₀)	
Assembly Language Coding:		SLLD 6,24	
Before	PSD1	GPR6	GPR7
	120001FE	01234567	89ABCDEF
After	PSD1	GPR6	GPR7
	12000201	6789ABCD	EF000000


NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from GPR6 and GPR7 is left-shifted 24_{10} bit positions, then zero filled from the right. The result is returned to GPR6 and GPR7.

Memory Location:		001FE	
Hexadecimal Instruction:		7F 58 (R=6, shift field=24 ₁₀)	
Assembly Language Coding:		SLLD 6,24	
Before	PSD1	GPR4	GPR7
	100001FE	01234567	89ABCDEF
After	PSD1	GPR6	GPR7
	10000201	6789ABCD	EF000000




BASE REGISTER FORMAT (1C00)



NONBASE REGISTER FORMAT (6C00)

DEFINITION

The word in the general purpose register (GPR) specified by R is shifted right the number of bit positions specified by the shift field (bits 11-15) in the instruction word. The contents of bit position 0 (sign bit) is shifted into bit position 1 on each shift. The sign bit remains unchanged.



CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

The contents of GPR4 are shifted right 10_{10} bit positions. Since that value is negative, a one is entered into bit position 1 with each shift.


Memory Loca Hexadecimal Assembly Lan		00372 1E0A (R=4, shift field = 10 ₁₀) SRA 4,10
Before	PSD1 12000372	GPR4 B69825F1
After	PSD1 1200037 <i>5</i>	GPR4 FFEDA609

NONBASE REGISTER MODE EXAMPLE


The contents of GPR4 are shifted right 10_{10} bit positions. Since that value is negative, a one is entered into bit position 1 with each shift.

Memory Locat Hexadecimal 1 Assembly Lan	Instruction:	00372 6D 0A (R=4, shift field=10 ₁₀) SRA 4,10
Before	PSD1 10000372	GPR4 B69825F1
After	PSD1 10000375	GPR4 FFEDA609

SHIFT RIGHT LOGICAL




BASE REGISTER FORMAT (1C20)



NONBASE REGISTER FORMAT (7000)

DEFINITION

The word in the general purpose register (GPR) specified by R is shifted right the number of bit positions specified by the shift field (bits 11-15) in the instruction word. The resultant word is zero filled from the left as bits are shifted to the right.



CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

SRL d,v

The contents of GPR4 are shifted right 10_{10} bit positions, then zero filled from the left.

Memory Locat Hexadecimal I Assembly Lan	Instruction:	00372 1E2A (R=4, shift field = 10 ₁₀) SRL 4,10
Before	PSD1 12000372	GPR4 B69825F1
After	PSD1 12000375	GPR4 002DA609


NONBASE REGISTER MODE EXAMPLE

The contents of GPR4 are shifted right 10_{10} bit positions, then zero filled from the left.

Memory Loca Hexadecimal 1 Assembly Lan	Instruction:	00372 72 0A (R=4, shift field=10 ₁₀) SRL 4,10
Before	PSD1 10000372	GPR4 B69825F1
After	PSD1 10000375	GPR4 002DA609

		2					4				0			0					$\left(\right)$	()	$\left(\right)$	$\left(\right)$	()	()	[]	[]	//	Ì	$\left(\right)$	$\left \right $	[]	[]	[]	J	\square	[]	//	[]	//	7]
								R				s	HIF	TFI	ELC)																									111111
0	0	1	1	0	0	1				0	0						\square	X	[]]	X	"	//	λ	Ŋ	//	\mathbb{N}	X	//	$\langle \rangle$	X	//	Ø	Ŋ	[]	X	\bigcirc		Ŋ	$\overline{2}$	
0	1	2	,	3	4	5	6	7	8	9	10	11	12	13	14	15	1(6	17	18	2.	19	20	2	1	22	2	3	24	2	5	26	2	7	28	2 1	29	3	0	3	1


BASE REGISTER FORMAT (2400)



NONBASE REGISTER FORMAT (7400)

DEFINITION

The word in the general purpose register (GPR) specified by R is shifted right the number of bit positions specified by the shift field (bits 11-15) in the instruction word. Bits shifted out of bit position 31 are shifted into bit position 0.



CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change

CC4: No change

830235

The contents of GPR4 are shifted right circular 12_{10} bit positions and the result transferred to GPR4.


	cation: al Instruction: anguage Coding:	00372 260C (R=4, shift field = 12 ₁₀) SRC 4,12
Before	PSD1 22000372	GPR4 01234567
After	PSD1 22000375	GPR4 56701234

NONBASE REGISTER MODE EXAMPLE


The contents of GPR4 are shifted right circular 12_{10} bit positions and the result transferred to GPR4.

Memory Loca Hexadecimal 1 Assembly Lan		00372 76 0C (R=4, shift field=12 ₁₀) SRC 4,12
Before	PSD1 20000372	GPR4 01234567
After	PSD1 20000375	GPR4 56701234

SHIFT RIGHT ARITHMETIC DOUBLE



BASE REGISTER FORMAT (2000)




NONBASE REGISTER FORMAT (7800)

DEFINITION

The doubleword in the general purpose register (GPR) specified by R and R+1 is shifted right the number of bit positions specified by the shift field (bits 11-15) in the instruction word. R+1 is the GPR one greater than specified by R. The contents of bit position 0 of the GPR specified by R (sign bit) is shifted into bit position 1 on each shift. The sign (bit 0) of the GPR specified by R remains unchanged.

NOTE

The GPR specified by R must be an even-numbered register.



CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

SRAD d,v

The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24_{10} bit positions, the sign extended 24_{10} bits from the left. The result is transferred to GPR6 and GPR7.


Memory Locat Hexadecimal I Assembly Lan	instruction:	02B46 2318 (R=6, shift field = SRAD 6,24	= 24 ₁₀)
Before	PSD1	GPR6	GPR7
	22002B46	8E2A379B	58C1964D
After	PSD1	GPR6	GPR7
	22002B49	FFFFF8E	2A379B58

NONBASE REGISTER MODE EXAMPLE


The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24_{10} bit positions, the sign extended 24_{10} bits from the left. The result is transferred to GPR6 and GPR7.

Memory Locat Hexadecimal I Assembly Lang	instruction:	02B46 7B 18 (R=6, shift field=24 ₁₀) SRAD 6,24						
Before	PSD1	GPR6	GPR7					
	20002B46	8E2A379B	58C1964D					
After	PSD1	GPR6	GPR7					
	20002B49	FFFFF8E	2A379B58					





BASE REGISTER FORMAT (2020)




NONBASE REGISTER FORMAT (7C00)

DEFINITION

The doubleword in the general purpose register (GPR) specified by R and R+1 is shifted right the number of bit positions specified by the shift field (bits 11-15) in the instruction word. R+1 is the GPR one greater than specified by R. The resultant word is zero filled from the left.

NOTE



The GPR specified by R must be an even-numbered register.

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

Instruction Repertoire

.

The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24_{10} bit positions, then zero filled from the left. The result is transferred to GPR6 and GPR7.

Memory Locat Hexadecimal I Assembly Lan	instruction:	02B46 2338 (R=6, shift field : SRLD 6,24	= 24 ₁₀)
Before	PSD1	GPR6	GPR7
	22002B46	8E2A379B	58C1964D
After	PSD1	GPR6	GPR7
	22002B49	0000008E	2A379B58

NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24_{10} bit positions, then zero filled from the left. The result is transferred to GPR6 and GPR7.

Memory Locat Hexadecimal I Assembly Lang	nstruction:	02B46 7F 18 (R=6, shift field=24 ₁₀) SRLD 6,24						
Before	PSD1	GPR6	GPR7					
	20002B46	8E2A379B	58C1964D					
After	PSD1	GPR6	GPR7					
	20002B49	0000008E	2A379B58					

6.2.8 Bit Manipulation Instructions

The bit manipulation instruction group provides the capability to set, reset, or add to a bit at a specified bit location within a specified byte of a memory location or general purpose register. Provision is made to test a bit in memory or in a general purpose register by shifting the contents of that bit position into the condition code field of the PSD.

6.2.8.1 INSTRUCTION FORMAT

The bit manipulation instruction group uses the standard memory reference and interregister formats.

6.2.8.2 CONDITION CODE

If the bit on which the operation is being performed is set to one before the execution of set bit, zero bit, and test bit operations, then a condition code is set. During add bit operations, a condition code is set to indicate whether the execution of the instruction caused a result greater than zero, less than zero, equal to zero, or an arithmetic exception.

6.2.8.3 SHARED MEMORY CONFIGURATIONS

The shared memory environment of the 32/67 processors include those features which allow the individual processors of a multiprocessor system to communicate through a common block of memory. Specifically, these are the Read and Lock feature and the shared memory boundary feature.

Two types of shared memory configurations are common with 32/67 multiprocessor systems. The first shared memory configuration is a CPU and IPU system where the multiprocessors and shared memory reside on the same bus. In this configuration each processor can monitor the SelBUS memory write activity and keep its cache up to date. The only shared memory feature that needs to be used for a CPU/IPU shared memory is the read and lock feature which is required to implement the interprocessor bit semaphores (flags) as described later. The second shared memory configuration consists of two or more SelBUSes with each bus having its own processor(s), where the multiple SelBUSes communicate to a remote multiport memory. In this configuration the processor(s) on one SelBUS operate independent of the memory activity on another SelBUS. Therefore, the processor(s) on one SelBUS cannot keep its cache(s) updated with respect to the memory write activity on another SelBUS and vice versa. To make this configuration work the processors cannot use their caches when making memory transactions within the shared memory region. To implement this function each processor is equipped with shared memory boundary registers which describe the upper and lower boundaries of the shared memory region. Any memory access within these boundaries forces a cache miss causing the processor to access the multiport shared memory device. In the remote shared memory configuration the read and lock feature must be used to implement interprocessor bit semaphores.

The shared memory features are invoked by software through the SMC instruction. The SMC instruction format provides notes and examples for implementing the shared memory features.

6.2.8.4 INTERPROCESSOR BIT SEMAPHORES

Interprocessor semaphores are software defined memory bit flags that may enable or disable a processor access to a defined region within shared memory. Frequently, a bit flag is defined to indicate when one processor is modifying a memory region, thus prohibiting access to that region by other processors until the memory modification is complete and the bit flag cleared.

Since the bit flags may be used to control processor access to memory, it is possible that multiple processors will attempt to modify a bit flag or a different flag bit within a flag word simultaneously. If a standard read operation (without lock) of the bit manipulation instructions were allowed, confusion may result between processors, their caches, and memory. The read and lock feature eliminates this confusion. The zero bit in memory (ZBM) and the set bit in memory (SBM) instructions generate the read and lock function in a shared memory configuration. The add bit in memory (ABM) is a standard read operation because ABM should never be used for semaphore manipulation.

In a multiprocessor environment, use of the read and lock feature with the SBM and ZBM instructions prevent inadvertant destruction of bit flags. The read and lock feature functions by replacing the normal SelBUS read transaction of the SMB and ZBM transaction with a read and lock SelBUS transaction, which causes the memory module to reject any subsequent transaction (except write and unlock). For SBM and ZBM instructions, the normal write transaction is replaced by a SelBUS write and unlock transaction which unlocks the memory module and allows subsequent memory transaction to proceed.


The read and lock transaction operates differently among the different memory modules. However, the end result of the read and lock is to prevent the inadvertant destruction of flag bits on concurrent SBM or ZBM sequences in a multiprocessor environment.

6.2.8.5 INTERPROCESSOR SEMAPHORE CONSIDERATIONS


For an interprocessor semaphore scheme to be effective, the following rules and recommendations should be observed:

- 1. All processors in a multiprocessor system must use the read and lock feature.
- 2. A memory word containing semaphores (bit variables) must not contain other types of variables (byte, halfword etc.). Semaphore words may contain constants as long as the constant is not modified.
- 3. Only the SBM and ZBM instructions should be used to modify memory words containing semaphores.
- 4. Software must avoid the use of tight read and lock loops. If a holding loop on a semaphore state is required, the test bit in memory (TBM) instruction should be used to detect the semaphore change of state.

For a more detailed description on read and lock and interprocessor semaphore operation refer to 303-000410-000 (32/67 Technical Manual).



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) containing the byte specified by the effective byte address (EBA) is fetched. The specified bit within the byte is set to one. All other bits within the byte remain unchanged. The resulting byte is replaced in the location specified by the EBA. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the previous status of the specified bit of the byte specified by the EBA is transferred to CC1.

NOTE

Since the contents of the condition code field of the PSD are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPRs can be loaded into the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $\begin{array}{l} (CC3) \rightarrow CC4 \\ (CC2) \rightarrow CC3 \\ (CC1) \rightarrow CC2 \\ (EBL_{SBL}) \rightarrow CC1 \\ 1 \rightarrow EBL_{SBL} \end{array}$

CONDITION CODE RESULTS

CC1: Is set if EBL_{SBL} is equal to one CC2: Is set if CC1 was one CC3: Is set if CC2 was one CC4: Is set if CC3 was one 830238


The contents of GPR4, BR6 and the instruction offset are added to obtain the logical address. Bit 1 of memory byte 001403 is set to one.

	cation: al Instruction: anguage Codir		01000 98CE1000 (bit field = 1, BR=6, X=4) SBM 1, X '1000' (6), 4					
Before	PSD1	GPR4	BR6	Memory Byte 001403				
	22001000	00000003	00000400	1A				
After	PSD1	GPR4	BR6	Memory Byte 001403				
	12001004	00000003	00000400	5A				

NONBASE REGISTER MODE EXAMPLE

Bit 1 of memory byte 01403 is set to one.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 98 88 14 03 (bit field = 1, X=0, I=0) SBM 1,X'1403'
Before	PSD1 20001000	Memory Byte 01403 1A
After	PSD1 10001004	Memory Byte 01403 5A



DEFINITION

The specified bit (bit field) of the specified byte (byte field) in the general purpose register (GPR) specified by R is set to one. All other bits within the GPR specified by R remain unchanged. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the previous status of the specified bit in register R is transferred to CC1.

NOTE

Since the contents of the condition code field of the PSD are shifted to the next highest position before the specified bit is loaded into CC1. any four bits in memory or the GPRs can be loaded into the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $(CC3) \rightarrow CC4$ $(CC2) \rightarrow CC3$ (CC1) → CC2 $(R_{SBL}) \rightarrow CC1$ $1 \rightarrow EBL_{SBL}$

CONDITON CODE RESULTS

- CC1: Is set if R_{SBL} is equal to one CC2: Is set if CC1 was one
- CC3: Is set if CC2 was one
- CC4: Is set if CC3 was one

NONBASE AND BASE REGISTER MODE EXAMPLE


Bit 7 of byte 2 of GPR0 is set to one.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01002 1B82 (bit field=7, R=0, byte field=2) SBR 0, 23
Before	PSD1 10001002 (Nonbase) 12001002 (Base)	GPR0 0374B891
After	PSD1 08001005 (Nonbase) 0A001005 (Base)	GPR0 0374B991


.

6-249

ZERO BIT IN MEMORY 9C08



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) containing the byte specified by the effective byte address (EBA) is fetched. The specified bit within the byte is reset to zero. All other bits within the byte remain unchanged. The resulting byte is transferred to the location specified by the EBA. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the previous status of the specified bit of the byte specified by the EBA is transferred to CC1.

NOTE

Since the contents of the condition code field of the PSD are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPRs can be loaded into the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $(CC3) \rightarrow CC4$ $(CC2) \rightarrow CC3$ $(CC1) \rightarrow CC2$ $(EBL_{SBL}) \rightarrow CC1$ $Zero \rightarrow EBL_{SBL}$

CONDITION CODE RESULTS


CC1: Is set if EBL_{SBL} is equal to one CC2: Is set if CC1 was one CC3: Is set if CC2 was one CC4: Is set if CC3 was one

The contents of BR6 and the instruction offset are added to obtain the logical address.


Memory Location:			1F684
Hexadecimal Instruction:			9E8E0123 (bit field = 5, X=0, BR=6)
Assembly Language Coding:			ZBM 5,X'0123'
Before	PSD1	BR6	Memory Byte 002123
	1201F684	00002000	34
After	PSD1	BR6	Memory Byte 002123
	4A01F688	00002000	30

NONBASE REGISTER MODE EXAMPLE

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		1F684 9E 8A 01 23 (bit field = 5, X=0, I=0) ZBM 5,X'20123'
Before	PSD1 1001F684	Memory Byte 20123 34
After	PSD1 4801F688	Memory Byte 20123 30



BASE REGISTER FORMAT (1804)



NONBASE REGISTER FORMAT (1C00)

DEFINITION

The specified bit (bit field) of the specified byte (byte field) in the general purpose register (GPR) specified by R is reset to zero. All other bits within the GPR specified by R remain unchanged. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the previous status of the specified bit in register R is transferred to CC1.

NOTE

Since the contents of the condition code field of the PSD are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPRs can be loaded into the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $\begin{array}{rcl} (CC3) & \rightarrow & CC4 \\ (CC2) & \rightarrow & CC3 \\ (CC1) & \rightarrow & CC2 \\ (R_{SBL}) & \rightarrow & CC1 \\ Zero & \rightarrow & EBL_{SBL} \end{array}$

CONDITION CODE RESULTS

- CC1: Is set if R_{SBL} is equal to one CC2: Is set if CC1 was one CC3: Is set if CC2 was one
- CC3: Is set If CC2 was one
- CC4: Is set if CC3 was one

ZBR d,b

Bit 0 of byte 1 of GPR5 is reset to zero. CC4 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		00C56 1855 (bit field=0, R=5, byte field=1) ZBR 5, 8
Before	PSD1 12000C <i>5</i> 6	GPR5 76A43B19
After	PSD1	GPR5


76243B19

NONBASE REGISTER MODE EXAMPLE


4A000C59

Bit 0 of byte 1 of GPR5 is reset to zero. CC4 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		00C56 1C51 (bit field=0, R=5, byte field=1) ZBR 5,8
Before	PSD1 10000C <i>5</i> 6	GPR <i>5</i> 76A43B19
After	PSD1 48000C <i>5</i> 9	GPR5 76243B19



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word location (EWL) containing the byte specified by the effective byte address (EBA) is fetched from memory. A one is added to the bit position within the word specified by the byte field (C bits) and the bit field. The addition is performed on the entire word. Therefore, a carry may be propagated left to the sign bit. The resulting word is transferred to the EWL specified by the EWA.

NOTE

This instruction does not have read and lock capability.

SUMMARY EXPRESSION

 $(EWL)+1_{SBL} \rightarrow EWL$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (EWL) is greater than zero
- CC3: Is set if (EWL) is less than zero
- CC4: Is set if (EWL) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. A one is added to bit position 20 of memory word 003190 (byte 2, bit 4) which propagates a carry left to bit position 13. The result is returned to memory word 003190. CC2 is set.

Memory Location:		03000	
Hexadecimal Instruction:		A20E3102 (bit field = 4, X=0, BR=6)	
Assembly Language Coding:		ABM 4,X'3102'(6)	
Before	PSD1	BR6	Memory Word 003190
	02003000	00000090	0003F8F9
After	PSD1	BR6	Memory Word 003190
	22003004	00000090	000400F9

NONBASE REGISTER MODE EXAMPLE

A one is added to bit position 20 of memory word 03190 (byte 2, bit 4) which propagates a carry left to bit position 13. The result is returned to memory word 03190. CC2 is set.


Memory Location: Hexadecimal Instruction: Assembly Language Coding:

Before PSD1 00003000 03000 A2 08 31 92 (bit field=4, X=0, I=0) ABM 4,X'3192'

Memory Word 03190 0003F8F9

After PSD1 20003004

Memory Word 03190 000400F9





NONBASE REGISTER FORMAT (2000)

DEFINITION

A one is added to the specified bit location (SBL) of the specified byte (byte field) in the general purpose register (GPR) specified by R. The addition is performed on the entire word of the GPR specified by R. Therefore, a carry may be propagated left to the sign bit. The result is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

$$(R)+1_{SBL} \rightarrow R$$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

ABR d,b


A one is added to bit position 2 of byte 1 of GPR6, and the result is replaced in GPR6. CC2 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		0184E 1969 (bit field =2, R=6, byte field =1) ABR 6,10
Before	PSD1 0A00184E	GPR6 3BE9AC48
After	PSD1 22001851	GPR6 3C09AC48


NONBASE REGISTER MODE EXAMPLE

A one is added to bit position 2 of byte 1 of GPR6, and the result is replaced in GPR6. CC2 is set.

	cation: al Instruction: anguage Coding:	0184E 21 61 (bit field=2, R=6, byte field=1) ABR 6,10
Before	PSD1 0800184E	GPR6 3BE9AC48
After	PSD1 20001851	GPR6 3C09AC48



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The specified bit location (SBL) of the effective byte location (EBL) is shifted into the condition code field of the PSD. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the specified bit (bit field) of the byte specified by the effective byte address (EBA) is transferred to CC1.

NOTE

Since the contents of the condition code field are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the general purpose registers (GPR) can be loaded into the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $\begin{array}{rcl} (CC3) & \rightarrow & CC4 \\ (CC2) & \rightarrow & CC3 \\ (CC1) & \rightarrow & CC2 \\ (EBL_{SBL}) & & CC1 \end{array}$

CONDITION CODE RESULTS

CC1: Is set if (R_{SBL}) is equal to one CC2: Is set if (CC1) was equal to one CC3: Is set if (CC2) was equal to one CC4: Is set if (CC3) was equal to one

The contents of BR6 and the instruction offset are added to obtain the logical address. Bit 4 of memory byte 065B23 is transferred to CC1. CC3 is transferred to CC4.

Memory Location:		05A38	
Hexadecimal Instruction:		A60E5B23 (bit field = 4, X=0, BR=6)	
Assembly Language Coding:		TBM 4,X'5B23' (6)	
Before	PSD1	BR6	Memory Byte 065B23
	12005A38	00060000	29
After	PSD1	BR6	Memory Byte 065B23
	4A005A3C	00060000	29

NONBASE REGISTER MODE EXAMPLE

Bit 4 of memory byte 05B23 is transferred to CC1. CC3 is transferred to CC4.


Memory Location: Hexadecimal Instruction: Assembly Language Coding:

Before PSD1 10005A38

After PSD1 48005A3C 05A38 A6 08 5B 23 (bit field=4, X=0, I=0) TBM 4,X'5B23'

Memory Byte 05B23 29

Memory Byte 05B23 29



DEFINITION

The specified bit in the general purpose register (GPR) specified by R is shifted into the condition code field of the PSD. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2, and the specified bit (bit field) of the specified byte (byte field) in the GPR specified by R is transferred to CC1.

NOTE

Since the contents of the condition code field are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the GPRs can be loaded into the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $(CC3) \rightarrow CC4$ (CC2) → CC3 (CC1) → CC2 $(R_{SBL}) \rightarrow CC1$

CONDITION CODE RESULTS

- CC1: Is set if (R_{SBL}) was equal to one CC2: Is set if (CC1) was equal to one
- CC3: Is set if (CC2) was equal to one
- CC4: Is set if (CC3) was equal to one

TBR d,b

CC2 through CC4 are right shifted one bit position. CC1 is reset to zero since bit 27 of GPR5 is zero.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01982 19DF (bit field=3, R=5, byte field=3) TBR 5, 27
Before	PSD1 1A001982	GPR <i>5</i> 81A2C64D
After	PSD1 0A001985	GPR <i>5</i> 81A2C64D

NONBASE REGISTER MODE EXAMPLE

CC2 through CC4 are right shifted one bit position. CC1 is reset to zero since bit 27 of GPR5 is zero.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01982 25 D3 (bit field=3, R=5, byte field=3) TBR 5,27
Before	PSD1 18001982	GPR <i>5</i> 81A2C64D
After	PSD1 08001985	GPR5 81A2C64D


6.2.9 Fixed-Point Arithmetic Instructions

The fixed-point arithmetic instructions perform addition, subtraction, multiplication, division, and sign control functions on bytes, halfwords, words, and doublewords in memory and general purpose registers. Provisions have been made to allow the result of a register-to-register addition or subtraction to be masked before final transfer into the destination register.


6.2.9.1 INSTRUCTION FORMAT

The fixed-point arithmetic instructions use the memory reference, immediate, or interregister format, as applicable.


6.2.9.2 DATA FORMATS




Halfword (Sign Extended)



Word



Doubleword



6.2.9.3 HANDLING LOGICAL AND ARITHMETIC OPERATIONS


In executing logical instructions, the 32/67 CPU interprets operands as unsigned 32-bit words or unsigned 64-bit doublewords. However, for fixed-point arithmetic operations, the 32/67 CPU recognizes arithmetic operands as signed numbers with a negative number represented by the twos complement of the absolute magnitude (except for the values of X'80000000' and X'8000000000000000' which do not have positive complements).

The addition of two numbers of like signs, or the subtraction of two numbers of different signs, where the carry propagates into the sign bit, will cause an arithmetic exception condition. The arithmetic exception condition results at the most-significant end of the arithmetic result, when the twos complement operation has overflowed into the sign bit. This exception condition is logically the exclusive OR of the carry-in or carry-out of the most-significant bit of the arithmetic logical unit.


6.2.9.4 CONDITION CODE

Execution of most fixed-point arithmetic instructions causes a condition code bit to be set to indicate whether the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by an arithmetic operation cause condition code bit 1 (CC1) to be set.

ADD MEMORY BYTE **B808**



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective byte location (EBL) specified by the effective byte address (EBA) is accessed and 24 zeros are appended to the most-significant end to form a word. This word is algebraically added to the contents of the general purpose register (GPR) specified by R. The resulting word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $Zeros_{0-23}$, (EBL)+(R) \rightarrow R

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 001913, with zeros prefixed, are added to the contents of GPR4; the result is transferred to GPR4. CC2 is set.

Memory Location:			00800	
Hexadecimal Instruction:			BA0E0913 (R=4, X=0, BR=6)	
Assembly Language Coding:			ADMB 4,X'0913'(6)	
Before	PSD1	GPR4	BR6	Memory Byte 001913
	12000800	00000099	00001000	8A
After	PSD1	GPR4	BR6	Memory Byte 001913
	22000804	00000123	00001000	8A


NONBASE REGISTER MODE EXAMPLE

The contents of memory byte 00915, with zeros prefixed, are added to the contents of GPR4; the result is transferred to GPR4. CC2 is set.


Memory Location:			00800
Hexadecimal Instruction:			BA 08 09 15 (R=4, X=0, I=0)
Assembly Language Coding:			ADMB 4,X'915'
Before	PSD1	GRP4	Memory Byte 00915
	10000800	00000099	8A
After	PSD1	GPR4	Memory Byte 00915
	20000804	00000123	8A

ADD MEMORY HALFWORD **B800**

830247



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and the sign bit (bit 16) is extended 16 bits to the left to form a word. This word is algebraically added to the contents of the general purpose register (GPR) specified by R. The resulting word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(EHL)_{SE}^{+}(R) \rightarrow R$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero


The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 001096 with sign extension are added to the contents of GPR7. The result replaces the contents of GPR7. CC3 is set.

Memory Location: 40D Hexadecimal Instruction: Assembly Language Coding:			BB861007 (R=7, X=0, BR=6)	
Before	PSD1	GPR7	BR6	Memory Halfword 001096
	22040D68	000006C4	00000090	8C42
After	PSD1	GPR7	BR6	Memory Halfword 001096
	12040D6C	FFFF9306	00000090	8C42


NONBASE REGISTER MODE EXAMPLE

The contents of memory halfword 41096 with sign extension are added to the contents of GPR7, and the result replaces the contents of GPR7. CC3 is set.

Memory Location:			40D68
Hexadecimal Instruction:			BB 84 10 97 (R=7, X=0, I=0)
Assembly Language Coding:			ADMH 7,X'41096'
Before	PSD1	GPR7	Memory Halfword 41096
	20040D68	000006C4	8C42
After	PSD1	GPR7	Memory Halfword 41096
	10040D6C	FFFF9306	8C42



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

The effective word location (EWL) specified by the effective word address (EWA) is accessed and algebraically added to the contents of the general purpose register (GPR) specified by R. The resulting word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

DEFINITION

 $(EWL)+(R) \rightarrow R$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero


The contents of BR6, GPR4 and the instruction offset are added to obtain the logical address. The contents of memory word 0011AC are added to the contents of GPR6, the result is transferred to GPR6. CC2 is set.

Memory Location:		00D50			
Hexadecimal Instruction:		BB461100 (R=6, BR=6, X=4)			
Assembly Language Coding:		ADMW 6, X '1100' (6), 4			
Before	PSD1	GPR6	BR6	GPR4	Memory Word 0011AC
	42000D <i>5</i> 0	0037C1F3	000000A0	0000000C	004FC276
After	PSD1	GPR6	BR6	GPR4	Memory Word 0011AC
	22000D <i>5</i> 4	00878469	000000A0	0000000C	004FC276


NONBASE REGISTER MODE EXAMPLE

The contents of memory word 011AC are added to the contents of GPR6. The result is transferred to GPR6. CC2 is set.

Memory Location:			00D50
Hexadecimal Instruction:			BB 00 11 AC (R=6, X=0,I=0)
Assembly Language Coding:			ADMW 6,X'11AC'
Before	PSD1	GPR6	Memory Word 011AC
	40000D <i>5</i> 0	0037C1F3	004FC276
After	PSD1	GPR6	Memory Word 011AC
	20000D <i>5</i> 4	00878469	004FC276



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA) is accessed and algebraically added to the contents of the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The contents of the GPR specified by R+1 are added to the contents of the least-significant word of the doubleword first. The contents of the GPR specified by R are added to the contents of the most-significant word of the doubleword last. The resulting doubleword is transferred to the GPR specified by R and R+1.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(EWL + 1) + (R+1) \rightarrow R+1 + Carry$ $(EWL) + (R) + Carry \rightarrow R$

CONDITION CODE RESULTS

CC1: Is set if arithmetic exception occurs
CC2: Is set if (R, R+1) is greater than zero
CC3: Is set if (R, R+1) is less than zero
CC4: Is set if (R, R+1) is equal to zero


The contents of BR6 and the instruction offset are added to obtain the logical address. The doubleword obtained from the contents of memory words 009250 and 009254 is added to the doubleword obtained from the contents of GPR4 and GPR5. The contents are transferred to GPR4 and GPR5. CC2 is set.

Memory Location:			08E3C	
Hexadecimal Instruction:			BA069002 (R=4, X=0, BR=6)	
Assembly Language Coding:			ADMD 4,X'9000'(6)	
Before	PSD1	GPR4	GPR5	BR6
	0A008E3C	000298A1	815BC63E	000002 <i>5</i> 0
	Memory Word 009250 3B69A07E		Memory Word 009254 7F3549A4	
After	PSD1	GPR4	GPR5	BR6
	22008E40	3B6C3920	00910FE2	00000250
Memory Word 009250		Memory Word 009254		
3B69A07E		7F3549A4		

NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from the contents of memory words 09250 and 09254 is added to the doubleword obtained from the contents of GPR4 and GPR5. The result is transferred to GPR4 and GPR5. CC2 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			08E3C BA 00 92 52 (R=4, X=0, I=0) ADMD 4,X'9250'
Before	efore PSD1 GPR4 08008E3C 000298A1		GPR <i>5</i> 815BC63E
	Memory Word 3B69A07E	d 09250	Memory Word 09254 7F3549A4
After	PSD1 20008E40	GPR4 3B6C3920	GPR5 00910FE2
	Memory Word 09250 3B69A07E		Memory Word 09254 7F3549A4



DEFINITION

830250

ADR

s,d

The word in the general purpose register (GPR) specified by R_D is algebraically added to the word in the GPR specified by R_S . The resulting word is then transferred to the GPR specified by R_D.

SUMMARY EXPRESSION

 $(R_{S}+R_{D}) \rightarrow R_{D}$


CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 and GPR7 are added and the result is transferred to GPR6. CC2 is set.

	ocation: al Instruction: .anguage Codi		03FA2 3B70 (R _D =6, R _S =7) ADR 7,6
Before	PSD1	GPR6	GPR7
	0A003FA2	FF03C67D	045C6E3F
After	PSD1	GPR6	GPR7
	22003FA <i>5</i>	036034BC	045C6E3F



830251

DEFINITION

The word in the general purpose register (GPR) specified by R_D is algebraically added to the word in the GPR specified by R_S . The result of this addition is masked (logical AND function) with the contents of the mask register (R4). The resulting word is then transferred to the GPR specified by RD.

SUMMARY EXPRESSION

 $(R_{S})+(R_{D}) \& (R4) \rightarrow R_{D}$


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of GPR6 and GPR7 are added; the result is ANDed with the contents of GPR4 and transferred to GPR6. CC2 is set.

	ocation: al Instruction: .anguage Coding:	16A9A 3B 78 (R _D =6, R _S =7) ADRM 7,6								
Before	PSD1 40016A9A (Nonbase) 42016A9A (Base)	GPR4 007FFFFC	GPR6 004FC276	GPR7 0037C1F3						
After	PSD1 20016A9D (Nonbase) 22016A9D (Base)	GPR4 0007FFFC	GPR6 00078468	GPR7 0037C1F3						

ADD REGISTER TO MEMORY BYTE E808



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective byte location (EBL) specified by the effective byte address (EBA) is accessed and algebraically added to the least-significant byte (bits 24-31) of the general purpose register (GPR) specified by R. The result is then transferred to the memory byte location specified by the EBA. The other three bytes in the word which contain the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

 $(R_{24-31})+(EBL) \rightarrow EBL$

 (EBA_{0-23}) unchanged

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if (EBL) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of bits 24-31 of GPR6 and memory byte 001A97 are added and the result is transferred to memory byte 001A97.


	cation: al Instruction: .anguage Codi		01A64 EB0E1A90 (R=6, X=0, BR=6) ARMB 6,X'1A90'(6)									
Before	PSD1	GPR6	BR6	Memory Byte 001A97								
	02001A64	0000004A	00000007	39								
After	PSD1	GPR6	BR6	Memory Byte 001A97								
	02001A68	0000004A	00000007	83								

NONBASE REGISTER MODE EXAMPLE


The contents of bits 24-31 of GPR6 and memory byte 01A97 are added and the result is transferred to memory byte 01A97.

	cation: al Instruction anguage Codi		01A64 EB 08 1A 97 (R=6, X=0, I=0) ARMB 6,X'1A97'
Before	PSD1	GPR6	Memory Byte 01A97
	00001A64	0000004A	39
After	PSD1	GPR6	Memory Byte 01A97
	00001A68	0000004A	83

ADD REGISTER TO MEMORY HALFWORD E800



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and algebraically added to the least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R. The result is then transferred to the memory halfword location specified by the EHA. The most-significant halfword of the specified EHA remains unchanged.

SUMMARY EXPRESSION

 $(R_{16-31})+(EHA) \rightarrow EHL$

- CC1: Always zero
- CC2: Always zero
- CC3: Always zero
- CC4: Is set if EHL is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of bits 16-31 of GPR5 and memory halfword 001416 are added and the result is transferred to memory halfword 001416.

	cation: al Instruction: anguage Codin		200B4 EA861017 (R ARMH 5,X'1	=5, X=0, BR=6) 016'(6)
Before	PSD1	GPR <i>5</i>	BR6	Memory Halfword 001416
	020200B4	FFFF8C42	00000400	06C4
After	PSD1	GPR5	BR6	Memory Halfword 001416
	020200B8	FFFF8C42	00000400	9306

NONBASE REGISTER MODE EXAMPLE


The contents of bits 16-31 of GPR5 and memory halfword 20918 are added and the result is transferred to memory halfword 20918.

	cation: al Instruction: anguage Codir	ng:	200B4 EA 82 09 19 (R=5, X=0, I=0) ARMH 5,X'20918'
Before	PSD1	GPR5	Memory Halfword 20918
	000200B4	FFFF8C42	06C4
After	PSD1	GPR5	Memory Halfword 20918
	000200B8	FFFF8C42	9306

ADD REGISTER TO MEMORY WORD E800

		E						8			()			(0																	-
									R			x		F		BR								OFF	SET	Г							
1	Γ	1	1	0	Ι	1	0							0																		0	0
0	1		2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and algebraically added to the word in the general purpose register (GPR) specified by R. The resulting word is then transferred to the memory word location specified by the EWA.

SUMMARY EXPRESSION

 $(R)+(EWL) \rightarrow EWL$

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (EWL) is greater than zero
- CC3: Is set if (EWL) is less than zero
- CC4: Is set if (EWL) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR7 and the memory word 0031A0 are added and the result is transferred to memory word 0031A0. CC2 is set.


	cation: al Instruction: anguage Codin		03000 EB863100 (R ARMW 7,X'3	=7, X=0, BR=6) 100'(6)
Before	PSD1	GPR7	BR6	Memory Word 0031A0
	0A003000	245C6E3F	000000A0	FF03C67D
After	PSD1	GPR7	BR6	Memory Word 0031A0
	22003004	245C6E3F	000000A0	236034BC

NONBASE REGISTER MODE EXAMPLE


The contents of GPR7 and memory word 03100 are added and the result is transferred to memory word 03100. CC2 is set.

	ocation: nal Instruction Language Coc		03000 EB 80 31 00 (R=7, X=0, I=0) ARMW 7,X'3100'
Before	PSD1	GPR7	Memory Word 03100
	08003000	245C6E3F	FF03C67D
After	PSD1	GPR7	Memory Word 03100
	20003004	245C6E3F	236034BC

ADD REGISTER TO MEMORY DOUBLEWORD E800



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA) are accessed and algebraically added to the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The contents of the GPR specified by R+1 are added to the contents of the least-signifcant word of the doubleword first. The resulting doubleword is transferred to the memory doubleword location specified by the EDA.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R+1)+(EWL+1) \rightarrow EWL+1+Carry$ $(R)+(EWL)+Carry \rightarrow EWL$

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (EDL) is greater than zero
- CC3: Is set if (EDL) is less than zero
- CC4: Is set if (EDL) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The doubleword obtained from GPR6 and GPR7 is added to the doubleword from memory words 0083A8 and 0083AC. The result is transferred to memory words 0083A8 and 0083AC. CC2 is set.

	cation: al Instruction: anguage Codir	ng:		000A (R=6, X=0, BR=6) 0 6,X'8008'(6)						
Before	PSD1 4200819C	GPR6 01A298A1	GPR7 F15BC63E	BR6 000003A0						
	Memory Word 3B69A07E	d 0083A8	Memory Word 7F3579A4	d 0083AC						
After	PSD1 220081A0	GPR6 01A298A1	GPR7 F15BC63E	BR6 000003A0						
	Memory Word 3D0C3920	d 0083A8	Memory Word 70913FE2	d 0083AC						

NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from GPR6 and GPR7 is added to the doubleword from memory words 083A8 and 083AC. The result is transferred to memory words 083A8 and 083AC. CC2 is set.

	cation: al Instruction: anguage Codi		0819C EB 00 83 AA (R=6, X=0, I=0) ARMD 6,X'83A8'
Before	PSD1 4000819C	GPR6 01A298A1	GPR7 F15BC63E
	Memory Wor 3B69A07E	d 083A8	Memory Word 083AC 7F3579A4
After	PSD1 200081A0	GPR6 01A298A1	GPR7 F15BC63E
	Memory Wor 3D0C3920	d 083A8	Memory Word 083AC 70913FE2

		С			8	3				0				1																	
							R														IMP	MED	ΙΑΤ	E O	PER	ANI	D				
1	1	0	0	1	0				0	0	0	0	0	0	1														Γ		
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The sign of the least-significant halfword (bits 16-31) of the instruction word (IW) is extended 16 bits to the left to form a word. This word is algebraically added to the word in the general purpose register (GPR) specified by R. The resulting word is transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(IW_{16-31})_{SE} + (R) \rightarrow R$

CONDITION CODE RESULTS


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if R_{0-31} is greater than zero CC3: Is set if R_{0-31} is less than zero CC4: Is set if R_{0-31} is equal to zero

830256


NONBASE AND BASE REGISTER MODE EXAMPLE

The immediate operand, sign extended, is added to the contents of the GPR0 and the result replaces the previous contents of GPR0. CC4 is set.

	cation: al Instruction: anguage Coding:	00D88 C8 01 86 B2 (R=0) ADI 0,X'86B2'
Before	PSD1 20000D88 (Nonbase) 22000D88 (Base)	GPR0 0000794E
After	PSD1 08000D8C (Nonbase) 0A000D8C (Base)	GPR0 00010000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed and 24 zeros are appended to the most-significant end to form a word. This word is algebraically subtracted from the word in the general purpose register (GPR) specified by R. The resulting word is transferred to the GPR specified by R.

SUMMARY EXPRESSION

(R)- $Zeros_{0-23}$ (EBL) \rightarrow R

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 001203, with 24 zeros prefixed, are subtracted from the contents of GPR1; the result is transferred to GPR1. CC2 is set.

	cation: al Instruction: anguage Codin		01000 BC8E1200 (R=1, X=0, BR=6) SUMB 1,X'1200'(6)			
Before	PSD1	GPR1	BR6	Memory Byte 001203		
	42001000	0194A7F2	00000003	9A		
After	PSD1	GPR1	BR6	Memory Byte 001203		
	22001004	0194A758	00000003	9A		

NONBASE REGISTER MODE EXAMPLE


The contents of memory byte 01203, with 24 zeros prefixed, are subtracted from the contents of GPR1; the result is transferred to GPR1. CC2 is set.

	cation: al Instruction: anguage Codir	ng:	01000 BC 88 12 03 (R=1, X=0, I=0) SUMB 1,X'1203'		
Before	PSD1	GPR1	Memory Byte 01203		
	40001000	0194A7F2	9A		
After	PSD1	GPR1	Memory Byte 01203		
	20001004	0194A758	9A		

SUBTRACT MEMORY HALFWORD **BC00**

В				С			0				0	1																	
					R			x		F		BR								OF	FSE	T							
1 0 1	1	1	1							0																			1
0 1 2	2 3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address is accessed and the sign bit (bit 16) is extended 16 bits to the left to form a word. This word is algebraically subtracted from the word in the general purpose register (GPR) specified by R. The resulting word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(R)-(EHL)_{SE} \rightarrow R$

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory halfword 001876, sign extended, are subtracted from the contents of GPR6. The result is transferred to GPR6. CC2 is set.


	cation: al Instruction: anguage Codi		01604 BF061007 (R=6, X=0, BR=6) SUMH 6,X'1006'(6)				
Before	PSD1	GPR6	BR6	Memory Halfword 001876			
	12001604	00024CB3	00000870	34C6			
After	PSD1	GPR6	BR6	Memory Halfword 001876			
	22001608	000217ED	00000870	34C6			

NONBASE REGISTER MODE EXAMPLE


The contents of memory halfword 01876, sign extended, are subtracted from the contents of GPR6; the result is transferred to GPR6. CC2 is set.

	cation: al Instruction: anguage Codir	ng:	01604 BF 00 18 77 (R=6, X=0, I=0) SUMH 6,X'1876'
Before	PSD1	GPR6	Memory Halfword 01876
	10001604	00024CB3	34C6
After	PSD1	GPR6	Memory Halfword 01876
	20001608	000217ED	34C6

SUBTRACT MEMORY WORD **BC00**



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and algebraically subtracted from the word in the general purpose register (GPR) specified by R. The resulting word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(R)-(EWL) \rightarrow R$

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

The contents of BR6, GPR4 and the instruction offset are added to obtain the logical address. The contents of memory word 00F914 are subtracted from the contents of GPR1 and the result is transferred to GPR1. CC2 is set.


	cation: al Instruction: anguage Codin		6C208 BCC6F900 (R=1, BR=6, X=4) SUMW 1, X 'F900' (6), 4				
Before	PSD1	GPR1	BR6	GPR4	Memory Word 00F914		
	0206C208	00A6264D	00000010	00000004	00074BC3		
After	PSD1	GPR1	BR6	GPR4	Memory Word 00F914		
	2206C20C	009EDA8A	00000010	00000004	00074BC3		

NONBASE REGISTER MODE EXAMPLE


The contents of memory word 6F914 are subtracted from the contents of GPR1 and the result is transferred to GPR1. CC2 is set.

	cation: al Instruction: anguage Codi	6C208 BC 86 F9 14 (R=1, X=0, I=0) SUMW 1,X'6F914'	
Before	PSD1	GPR1	Memory Word 6F914
	0406C208	00A6264D	00074BC3
After	PSD1	GPR1	Memory Word 6F914
	2006C20C	009EDA8A	00074BC3

SUBTRACT MEMORY DOUBLEWORD BC00



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA) is accessed and algebraically subtracted from the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The word located in the GPR specified by R+1 is subtracted from the least-significant word of the doubleword first. The resulting doubleword is transferred to the GPR specified by R and R+1.

NOTE

The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R+1)-(EWL+1) \rightarrow R+1$ -Borrow (R)-(EWL)-Borrow $\rightarrow R$

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R, R+1) is greater than zero
- CC3: Is set if (R, R+1) is less than zero
- CC4: Is set if (R, R+1) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The doubleword obtained from memory words 003100 and 003104 is subtracted from the doubleword in GPR6 and GPR7; the result is transferred to GPR6 and GPR7. CC2 is set.


	cation: al Instruction: anguage Codir	03000 BF063002 (R=6, X=0, BR=6) SUMD 6,X'3000'(6)			
Before	PSD1 12003000	GPR6 5AD983B7	GPR7 C833D509	BR6 00000100	
	Memory Word 153B0492	1 003100	Memory Word 5BE87A16	d 003104	
After	PSD1 22003004	GPR6 459E7F25	GPR7 6C4B5AF3	BR6 00000100	
	Memory Word 153B0492	903100	Memory Word 5BE87A16	d 003104	

NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from memory words 03100 and 03104 is subtracted from the doubleword in GPR6 and GPR7; the result is transferred to GPR6 and GPR7. CC2 is set.

	cation: al Instruction: anguage Codir	03000 BF 00 31 02 (R=6, X=0, I=0) SUMD 6,X'3100'		
Before	PSD1 10003000	GPR6 5AD983B7	GPR7 C833D509	
	Memory Word 153B0492	d 03100	Memory Word 03104 5BE87A16	
After	PSD1 20003004	GPR6 459E7F25	GPR7 6C4B5AF3	
	Memory Word 153B0492	d 03100	Memory Word 03104 5BE87A16	

SUBTRACT REGISTER FROM REGISTER 3C00



DEFINITION

830261

The word in the general purpose register (GPR) specified by R_S is algebraically subtracted from the word in the GPR specified by R_D . The resulting word is then transferred to the GPR specified by R_{D} .

SUMMARY EXPRESSION

$(R_D)-(R_S) \rightarrow R_D$


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR2 are subtracted from the contents of GPR1. The result is replaced in GPR1. CC4 is set.

	cation: al Instruction: anguage Coding:	106AE 3C A0 (R _D =1, R _S =2) SUR 2,1				
Before	PSD1 100106AE (Nonbase) 120106AE (Base)	GPR1 12345678	GPR2 12345678			
After	PSD1 080106B1 (Nonbase) 0A0106B1 (Base)	GPR1 00000000	GPR2 12345678			

SUBTRACT REGISTER FROM REGISTER MASKED **3C08**



DEFINITION

The word in the general purpose register (GPR) specified by R_S is algebraically subtracted from the word in the GPR specified by R_D . The result of this subtraction is then masked (logical AND function) with the contents of the mask register (R4). The resulting word is transferred to the GPR specified by R_D.

SUMMARY EXPRESSION

 $(R_D)-(R_S) \& (R4) \rightarrow R_D$


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR5 are subtracted from the contents of GPR6. The result is ANDed with the contents of GPR4 and transferred to GPR6. CC2 is set.

	cation: al Instruction: anguage Coding:	00496 3F 58 (R _D =6, R _S =5) SURM 5,6						
Before	PSD1 10000496 (Nonbase) 12000496 (Base)	GPR4 00FFFF00	GPR5 00074BC3	GPR6 00A6264D				
After	PSD1 20000499 (Nonbase) 22000499 (Base)	GPR4 00FFFF00	GPR5 00074BC3	GPR6 009EDA00				

SUBTRACT IMMEDIATE C802



DEFINITION

The sign of the least-significant halfword (bits 16-31) of the instruction word is extended 16 bits to the left to form a word. This word is algebraically subtracted from the word in the general purpose register (GPR) specified by R. The resulting word is transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(R)-(IW_{16-31})_{SE} \rightarrow R$


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if R_{0-31} is greater than zero CC3: Is set if R_{0-31} is less than zero CC4: Is set if R_{0-31} is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


The immediate operand with sign extension is subtracted from the contents of GPR7. The result is transferred to GPR7. CC4 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		019B8 CB 82 83 9A (R=7) SUI 7,'X'839A'
Before	PSD1 100019B8 (Nonbase) 120019B8 (Base)	GPR7 FFFF839A
After	PSD1 080019BD (Nonbase) 0A0019BD (Base)	GPR7 00000000

MULTIPLY BY MEMORY BYTE C008



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed and 24 zeros are appended to the most-significant end to form a word. This word is algebraically multiplied by the word in the general purpose register (GPR) specified by R+1. R+1 is the GPR one greater than specified by R. The doubleword result is transferred to the GPR specified by R and R+1.

NOTES

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.
- 3. The previous content of R is not used and is destroyed.
- 4. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION

 $Zeros_{0-23}$, (EBL)x(R+1) \rightarrow R,R+1

- CC1: Always zero
- CC2: Is set if (R, R+1) is greater than zero
- CC3: Is set if (R, R+1) is less than zero
- CC4: Is set if (R, R+1) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of memory byte 00C3D3, with zeros prefixed, are multiplied by the contents of GPR1; the result is transferred to GPR0 and GPR1. CC2 is set.


Memory Location:		2BA28			
Hexadecimal Instruction:		C00EC300 (R=0, X=0, BR=6)			
Assembly Language Coding:		MPMB 0,X'C300'(6)			
Before	PSD1	GPR0	GPR1	BR6	Memory Byte 00C3D3
	0202BA28	12345678	6F90C8 <i>5</i> 9	000000D3	40
After	PSD1	GPR0	GPR1	BR6	Memory Byte 00C3D3
	2202BA2C	0000001B	E4321640	000000D3	40

NONBASE REGISTER MODE EXAMPLE


The contents of memory byte 2C3D3, with zeros prefixed, are multiplied by the contents of GPR1; the result is transferred to GPR0 and GPR1. CC2 is set.

Memory Location:		2BA28		
Hexadecimal Instruction:		C0 0A C3 D3 (R=0, X=0, I=0)		
Assembly Language Coding:		MPMB 0,X'2C3D3'		
Before	PSD1	GPR0	GPR1	Memory Byte 2C3D3
	0002BA28	12345678	6F90C859	40
After	PSD1	GPR0	GPR1	Memory Byte 2C3D3
	2002BA2C	0000001B	E4321640	40

MULTIPLY BY MEMORY HALFWORD C000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed and the sign bit (bit 16) is extended 16 bits to the left to form a word. This word is algebraically multiplied by the word in the general purpose register (GPR) specified by R+1. R+1 is the GPR one greater than specified by R. The doubleword result is transferred to the GPR specified by R and R+1.

NOTES

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.
- 3. The previous content of R is not used and is destroyed.
- 4. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION

 $(EHL)_{SF} x(R+1) \rightarrow R, R+1$

- CC1: Always zero
- CC2: Is set if (R, R+1) is greater than zero
- CC3: Is set if (R, R+1) is less than zero
- CC4: Is set if (R, R+1) is equal to zero

The contents of BR6 and the instruction offset are added to obtain the logical address. The contents of GPR3 are multiplied by the contents of memory halfword 009B56. The doubleword result is transferred to GPR2 and GPR3. CC3 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			096A4 C1069B07 (R=2, X=0, BR=6) MPMH 2,X'9B06'(6)		
Before	PSD1 0A0096A4 Memory Half	GPR2 12345678 word 009B56	GPR3 00000003	BR6 000000 <i>5</i> 0	
After	FFFD PSD1 120096A8	GPR2 FFFFFFFF	GPR3 FFFFFFF7	BR6 000000 <i>5</i> 0	


Memory Halfword 009B56 FFFD

NONBASE REGISTER MODE EXAMPLE


The contents of GPR3 are multiplied by the contents of memory halfword 09B56; the doubleword result is transferred to GPR2 and GPR3. CC3 is set.

Memory Location:		096A4		
Hexadecimal Instruction:		C1 00 9B 57 (R=2, X=0, I=0)		
Assembly Language Coding:		MPMH 2,X'9B56'		
Before	PSD1	GPR2	GPR3	Memory Halfword 09B56
	080096A4	12345678	00000003	FFFD
After	PSD1	GPR2	GPR3	Memory Halfword 09B56
	100096A8	FFFFFFFF	FFFFFFF7	FFFD

MULTIPLY BY MEMORY WORD C000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and algebraically multiplied by the word in the general purpose register (GPR) specified by R+1. R+1 is the GPR one greater than specified by R. The doubleword result is transferred to the GPR specified by R and R+1.

NOTES

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.
- 3. The previous content of R is not used and is destroyed.
- 4. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION

 $(EWL)x(R+1) \rightarrow (R,R+1)$

- CC1: Always zero
- CC2: Is set if (R, R+1) is greater than zero
- CC3: Is set if (R, R+1) is less than zero
- CC4: Is set if (R, R+1) is equal to zero

The contents of GPR4, BR6 and the instruction offset are added to obtain the logical address. The contents of GPR7 and memory word 004B1C are multiplied; the result is transferred to GPR6 and GPR7. CC2 is set.


Memory Location:		04AC8			
Hexadecimal Instruction:		C3464B00 (R=6, BR=6, X=4)			
Assembly Language Coding:		MPMW 6, X '4B00' (B6), R4			
Before	PSD1	GPR6	GPR7	BR6	GPR4
	12004AC8	00000000	80000000	00000010	0000000C
	Memory Wor 80000000	d 004B1C			
After	PSD1	GPR6	GPR7	BR6	GPR4
	22004ACC	40000000	00000000	00000010	0000000C
	Memory Word 004B1C 80000000				

NONBASE REGISTER MODE EXAMPLE


The contents of GPR7 and memory word 04B1C are multiplied; the result is transferred to GPR6 and GPR7. CC2 is set.

Memory Location:			04AC8		
Hexadecimal Instruction:			C3 00 4B 1C (R=6, X=0, I=0)		
Assembly Language Coding:			MPMW 6,X'4B1C'		
Before	PSD1	GPR6	GPR7	Memory Word 04B1C	
	10004AC8	00000000	80000000	80000000	
After	PSD1	GPR6	GPR7	Memory Word 04B1C	
	20004ACC	40000000	00000000	80000000	





BASE REGISTER FORMAT (3802)



NONBASE REGISTER FORMAT (4000)

DEFINITION

The word in the general purpose register (GPR) specified by R_S is algebraically multiplied by the word in the GPR specified by $R_{D}+1$. $R_{D}+1$ is the GPR one greater than specified by R_D. The doubleword result is transferred to the GPR specified by R_D and $R_{D}+1$.

NOTES

- 1. The multiplicand register R_S can be any register, including either register R_D or register R_D+1 ; however, R_D must be an even-numbered register.
- 2. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 3. The previous content of R_D is destroyed.
- 4. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION

 $(R_S)x(R_D+1) \rightarrow R_D, R_D+1$

```
CC1: Always zero
```

- CC2: Is set if (R_D, R_D+1) is greater than zero CC3: Is set if (R_D, R_D+1) is less than zero CC4: Is set if (R_D, R_D+1) is equal to zero

MULTIPLY REGISTER BY REGISTER (Cont.)

BASE REGISTER MODE EXAMPLE


The word of GPR1 is multiplied by itself; the doubleword product is transferred to GPR0 and GPR1. CC2 is set.

Memory Location:			0098E
Hexadecimal Instruction:			3812 (R _D =0, R _S =1)
Assembly Language Coding:			MPR 1,0
Before	PSD1	GPR0	GPR 1
	1200098E	00000000	0000000F
After	PSD1	GPR0	GPR1
	22000991	00000000	000000E1

NONBASE REGISTER MODE EXAMPLE

The word of GPR1 is multiplied by itself; the doubleword product is transferred to GPR0 and GPR1. CC2 is set.

	cation: al Instruction: anguage Codir	0098E 40 10 (R _D =0, R _S =1) MPR 1,0	
Before	PSD1	GPR0	GPR1
	1000098E	00000000	0000000F
After	PSD1	GPR0	GPR1
	20000991	00000000	000000E1



DEFINITION

The sign of the least-significant halfword (bits 16-31) of the instruction word (IW) is extended 16 bits to the left to form a word. This word is algebraically multiplied by the word in the general purpose register (GPR) specified by R+1. R+1 is the GPR one greater than specified by R. The result is transferred to the GPR specified by R and R+1.

NOTES

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. The GPR specified by R must have an even address.
- 3. The previous content of R is not used and is destroyed.
- 4. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION


 $(IW_{16-31})_{SF} x(R+1) \rightarrow R, R+1$

- CC1: Always zero
- CC2: Is set if (R, R+1) is greater than zero
- CC3: Is set if (R, R+1) is less than zero
- CC4: Is set if (R, R+1) is equal to zero


NONBASE AND BASE REGISTER MODE EXAMPLE

The immediate operand, sign extended, is multiplied by the contents of GPR7; the result is transferred to GPR6 and GPR7. CC3 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		00634 CB 03 01 00 (R=6) MPI 6,X'0100'		
Before	PSD1 20000634 (Nonbase) 22000634 (Base)	GPR6 1234 <i>5</i> 678	GPR7 F37A9B15	
After	PSD1 10000638 (Nonbase) 12000638 (Base)	GPR6 FFFFFFF3	GPR7 7A9B1500	



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The contents of the effective byte location (EBL) specified by the effective byte address (EBA) is accessed and 24 zeros are prefixed to form a word. This word is algebraically divided into the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1, and the remainder is transferred to the GPR specified by R (remainder) is the same as to the sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the original of the dividend and the divisor except when the absolute value of the dividend is less than the absolute value of the divisor. In the latter case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES

- 1. An arithmetic exception occurs if the divisor is equal to zero, or the value of the quotient exceeds 31 bits. If an arithmetic exception occurs, the unchanged dividend will be retained in the GPR specified by R and R+1.
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $(R, R+1)/ Zeros_{0-23}, (EBL) \rightarrow R+1$ Remainder $\rightarrow R$

Instruction Repertoire

CONDITION CODE RESULTS

If an arithmetic exception (overflow or underflow) does not occur, the result is valid, and the condition codes are set as follows:

CC1: 0 (valid results) CC2: Is set if $(R+1_{0-31})$ is greater than zero CC3: Is set if $(R+1_{0-31})$ is less than zero CC4: Is set if $(R+1_{0-31})$ is equal to zero

If an arithmetic exception does occur, the condition codes are set as follows:

CC1: 1 (arithmetic exception)
CC2: Is set if (R and R+1) is greater than zero
CC3: Is set if (R and R+1) is less than zero
CC4: Is set if (R and R+1) is equal to zero

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. The doubleword contents of GPR0 and GPR1 are divided by the contents of memory byte 0030BF with 24_{10} zeros prefixed. The quotient is transferred to GPR1 and the remainder is transferred to GPR0. CC2 is set.


Memory Location:		03000			
Hexadecimal Instruction:		C40E30B0 (R=0, X=0, BR=6)			
Assembly Language Coding:		DVMB 0,X'30B0'(6)			
Before	PSD1	GPR0	GPR1	BR6	Memory Byte 0030BF
	12003000	00000000	00000139	0000000F	04
After	PSD1	GPR0	GPR1	BR6	Memory Byte 0030BF
	22003004	00000001	0000004E	0000000F	04

NONBASE REGISTER MODE EXAMPLE


The doubleword contents of GPR0 and GPR1 are divided by the contents of memory byte 030BF with 24_{10} zeros prefixed. The quotient is transferred to GPR1 and the remainder is transferred to GPR0. CC2 is set.

Memory Location:			03000		
Hexadecimal Instruction:			C4 08 30 BF (R=0, X=0, I=0)		
Assembly Language Coding:			DVMB 0,X'30BF'		
Before	PSD1	GPR0	GPR1	Memory Byte 030BF	
	10003000	00000000	00000139	04	
After	PSD1	GPR0	GPR1	Memory Byte 030BF	
	20003004	00000001	0000004E	04	

DIVIDE BY MEMORY HALFWORD C400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830270

DEFINITION

The contents of the effective halfword location (EHL) specified by the effective halfword address (EHA) is accessed, and the sign is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1 and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is the same as the sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In the latter case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES

- 1. An arithmetic exception occurs if the divisor is equal to zero, or the value of the quotient exceeds 31 bits. If an arithmetic exception occurs, the unchanged dividend will be retained in the GPR specified by R and R+1.
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $(R, R+1)/(EHL)_{SE} \rightarrow R+1$ Remainder $\rightarrow R$ If an arithmetic exception (overflow or underflow) does not occur, the result is valid, the condition codes should be set as follows:

CC1: 0 (valid results) CC2: Is set if $(R+1_{0-31})$ is greater than zero CC3: Is set if $(R+1_{0-31})$ is less than zero CC4: Is set if $(R+1_{0-31})$ is equal to zero

If an arithmetic exception does occur, the condition codes should be set as follows:

CC1: 1 (arithmetic exception)
CC2: Is set if (R and R+1) is greater than zero
CC3: Is set if (R and R+1) is less than zero
CC4: Is set if (R and R+1) is equal to zero

BASE REGISTER MODE EXAMPLE

The contents of BR6 and the instruction offset are added to obtain the logical address. The doubleword contents of GPR6 and GPR7 are divided by the contents of memory halfword 005D6A with sign extension. The quotient is transferred to GPR7 and the remainder is transferred to GPR6. CC3 is set.

Memory Location:			05A94		
Hexadecimal Instruction:			C706500B (R=6, X=0, BR=6)		
Assembly Language Coding:			DVMH 6,X'500A'(6)		
Before	PSD1	GPR6	GPR7	BR6	
	0A005A94	00000000	0000003B	00000D60	
	Memory Halfword 005D6A FFF8				
After	PSD1	GPR6	GPR7	BR6	
	12005A98	00000005	FFFFFF9	00000D60	


Memory Halfword 005D6A FFF8

NONBASE REGISTER MODE EXAMPLE


The doubleword contents of GPR6 and GPR7 are divided by the contents of memory halfword 05D6A with sign extension. The quotient is transferred to GPR7 and the remainder is transferred to GPR6. CC3 is set.

Memory Location:		05A94		
Hexadecimal Instruction:		C7 00 5D 6B (R=6, X=0, I=0)		
Assembly Language Coding:		DVMH 6,X'5D6A'		
Before	PSD1	GPR6	GPR7	Memory Halfword 05D6A
	08005A94	00000000	0000003B	FFF8
After	PSD1	GPR6	GPR7	Memory Halfword 05D6A
	10005A98	00000005	FFFFFF9	FFF8

Instruction Repertoire



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830271

DEFINITION

The contents of the effective word location (EWL) specified by the effective word address (EWA) is accessed and algebraically divided into the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is the same as the sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In the latter case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES

- 1. An arithmetic exception occurs if the divisor is equal to zero, or the value of the quotient exceeds 31 bits. If an arithmetic exception occurs, the unchanged dividend will be retained in the GPR specified by R_D and R_D+1 .
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $(R,R+1)/(EWL) \rightarrow R+1$ Remainder $\rightarrow R$

CONDITION CODE RESULTS

If an arithmetic exception (overflow or underflow) does not occur, the result is valid, the conditon codes will be as follows:

CC1: 0 (valid results) CC2: Is set if (R_D+1_{0-31}) is greater than zero CC3: Is set if (R_D+1_{0-31}) is less than zero CC4: Is set if (R_D+1_{0-31}) is equal to zero

If an arithmetic exception occurs, the condition codes will be as follows:

CC1: 1 (arithmetic exception) CC2: Is set if $(R_D \text{ and } R_D+1)$ is greater than zero CC3: Is set if $(R_D \text{ and } R_D+1)$ is less than zero CC4: Is set if $(R_D \text{ and } R_D+1)$ is equal to zero

BASE REGISTER MODE EXAMPLE

The contents of GPR3, BR6 and the instruction offset are added to obtain the logical address. The doubleword obtained from GPR4 and GPR5 is divided by the contents of memory word 007B5C. The quotient is transferred to GPR5, and the remainder is transferred to GPR4. CC4 is set.

Memory Location:		078C0			
Hexadecimal Instruction:		C6367B00 (R=4, BR=6, X=3)			
Assembly Language Coding:		DVMW 4, X '7B00' (6), 3			
Before	PSD1	GPR4	GPR <i>5</i>	BR6	GPR3
	420078C0	00000000	039A20CF	000000 <i>5</i> 0	0000000C
	Memory Word FC000000	007B <i>5</i> C			
After	PSD1	GPR4	GPR5	BR6	GPR3


00000000 00000050 000000C A0078C4 039A20CF

Memory Word 007B5C FC000000

NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from GPR4 and GPR5 is divided by the contents of memory word 07B5C. The quotient is transferred to GPR5, and the remainder is transferred to GPR4. CC4 is set.

Memory Location:		078C0		
Hexadecimal Instruction:		C6 00 7B 5C (R=4, X=0, I=0)		
Assembly Language Coding:		DVMW 4,X'7B5C'		
Before	PSD1	GPR4	GPR5	Memory Word 07B5C
	400078C0	00000000	039A20CF	FC000000
After	PSD1	GPR4	GPR5	Memory Word 07B5C
	080078C4	039A20CF	00000000	FC000000



NONBASE REGISTER FORMAT (4400)

DEFINITION

The word in the general purpose register (GPR) specified by R_S is algebraically divided into the doubleword in the GPR specified by R_D and R_D+1 . R_D+1 is the GPR one greater than specified by R_D . The resulting quotient is then transferred to the GPR specified by R_D+1 , and the remainder is transferred to the GPR specified by R_D . The sign of the GPR specified by R_D (remainder) is the same as the sign of the dividend. The sign of the GPR specified by R_D+1 (quotient) will be the algebraic product of the signs of the dividend and the divisor except when the absolute value of the dividend is less than the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In the latter case, the resulting quotient (GPR specified by $R_{D}+1$) will be set to zero.

NOTES

- 1. An arithmetic exception occurs if the divisor is equal to zero, or the value of the quotient exceeds 31 bits. If an arithmetic exception occurs, the unchanged dividend will be retained in the GPR specified by R_D and R_{D+1} .
- 2. The GPR specified by R_D must have an even address.
- R_S must not equal R_D or R_D+1 . 3.

SUMMARY EXPRESSION

 $(R_D, R_D+1)/R_S \rightarrow R_D+1$ Remainder $\rightarrow R_{D}$

DVR

s,d

CONDITION CODE RESULTS

If an arithmetic exception (overflow or underflow) does not occur, the result is valid, the condition codes will be as follows:

CC1: 0 (valid results) CC2: Is set if (R_D+1_{0-31}) is greater than zero CC3: Is set if (R_D+1_{0-31}) is less than zero CC4: Is set if (R_D+1_{0-31}) is equal to zero

If an arithmetic exception does occur, the condition codes will be as follows:

CC1: 1 (arithmetic exception) CC2: Is set if $(R_D \text{ and } R_D+1)$ is greater than zero CC3: Is set if $(R_D \text{ and } R_D+1)$ is less than zero CC4: Is set if $(R_D \text{ and } R_D+1)$ is equal to zero

BASE REGISTER MODE EXAMPLE


The doubleword obtained from GPR6 and GPR7 is divided by the contents of GPR2. The quotient is transferred to GPR7, and the remainder is transferred to GPR6. CC2 is set.

Memory Location:			04136		
Hexadecimal Instruction:			3B2A0000 (R _D = 6, R _S = 2)		
Assembly Language Coding:			DVR 2,6		
Before	PSD1	GPR2	GPR6	GPR7	
	12004136	0000000A	00000000	000000FF	
After	PSD1	GPR2	GPR6	GPR7	
	22004139	0000000A	00000005	00000019	

NONBASE REGISTER MODE EXAMPLE

The doubleword obtained from GPR6 and GPR7 is divided by the contents of GPR2. The quotient is transferred to GPR7, and the remainder is transferred to GPR6. CC2 is set.

Memory Location:			04136		
Hexadecimal Instruction:			47 20 (R _D =6, R _S =2)		
Assembly Language Coding:			DVR 2,6		
Before	PSD1	GPR2	GPR6	GPR7	
	10004136	0000000A	00000000	000000FF	
After	PSD1	GPR2	GPR6	GPR7	
	20004139	0000000A	00000005	00000019	



DEFINITION

The sign of the least-significant halfword (bits 16-31) of the instruction word (IW) is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword in the general purpose register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1, and the remainder is transferred to the GPR specified by R. The sign of the GPR specified by R (remainder) is the same as the sign of the dividend. The sign of the GPR specified by R+1 (quotient) will be the algebraic product of the signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor. In the latter case, the resulting quotient (GPR specified by R+1) will be set to zero.

NOTES

- 1. An arithmetic exception occurs if the divisor is equal to zero, or the value of the quotient exceeds 31 bits. If an arithmetic exception occurs, the unchanged dividend will be retained in the GPR specified by R and R+1.
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $(R,R+1)/(IW_{16-31})_{SE} \rightarrow R+1$

Remainder \rightarrow R

CONDITION CODE RESULTS

If an arithmetic exception (overflow or underflow) does not occur, the result is valid, the condition codes will be as follows:

CC1: 0 (valid results) CC2: Is set if $(R+1_{0-31})$ is greater than zero CC3: Is set if $(R+1_{0-31})$ is less than zero CC4: Is set if $(R+1_{0-31})$ is equal to zero DVI

d,v

If an arithmetic exception does occur, the condition codes will be as follows:

CC1: 1 (arithmetic exception)

CC2: Is set if (R and R+1) is greater than zero

CC3: Is set if (R and R+1) is less than zero


CC4: Is set if (R and R+1) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The doubleword obtained from GPR2 and GPR3 is divided by the immediate operand, sign extended. The quotient is transferred to GPR3, and the remainder is transferred to GPR2. CC3 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		08000 C9 04 FF FD (R=2) DVI 2 ,- 3		
Before	PSD1 04008000 (Nonbase) 02008000 (Base)	GPR2 00000000	GPR3 000001B7	
After	PSD1 10008004 (Nonbase) 12008004 (Base)	GPR2 00000001	GPR3 FFFFFF6F	

EXTEND SIGN 0004



830274

ES

d

DEFINITION

The sign (bit 0) of the contents of the general purpose register (GPR) specified by R+1 is extended through all 32 bit positions of the GPR specified by R.

SUMMARY EXPRESSION

 $(R+1_0) \rightarrow R_{0-31}$

CONDITION CODE RESULTS

CC1: Always zero CC2: Always zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero


NOTE

- 1. The register specified by R must be an even register.
- 2. This instruction is commonly used in preparation for the division of single word dividend occupying an odd register.

NONBASE AND BASE REGISTER MODE EXAMPLE

Bits 0-31 of general purpose register 2 are set to ones. CC3 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		0083A 0104 (R=2) ES 2	
Before	PSD1 0800083A (Nonbase) 0A00083A (Base)	GPR2 0000B074	GPR3 8000C361
After	PSD1 1000083D (Nonbase) 1200083D (Base)	GPR2 FFFFFFFF	GPR3 8000C361



DEFINITION

The contents of the general purpose register (GPR) specified by R are incremented by one if bit position 0 of the GPR specified by R+1 is equal to one. R+1 is the GPR one greater than specified by R.


SUMMARY EXPRESSION

$(R)+1, if(R+1_0)=1$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

830275



Gould CONCEPT 32/67 Reference Manual

NONBASE AND BASE REGISTER MODE EXAMPLE

The contents of GPR6 are incremented by one, and the result is returned to GPR6. CC2 is set.

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		00FFE 03 75 (R=6) RND 6	
Before	PSD1 40000FFE (Nonbase) 42000FFE (Base)	GPR6 783A05B2	GPR7 92CD061F
After	PSD1 20001001 (Nonbase) 22001001 (Base)	GPR6 783A05B3	GPR7 92CD061F

6.2.10 Floating-Point Arithmetic Instructions

The floating-point arithmetic instructions provide the capability to add, subtract, multiply, or divide operands of large magnitude with precise results. A floating-point number is made up of three parts: a sign, a fraction, and an exponent. The sign applies to the fraction and denotes a positive or negative value. The fraction is a binary number with an assumed radix point between the sign bit and the most-significant bit. The exponent is a 7-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents is obtained by multiplying the fraction by the number 16 raised to the power represented by the exponent.

6.2.10.1 INSTRUCTION FORMAT

The floating-point arithmetic instructions use the standard memory reference and interregister formats.

6.2.10.2 CONDITION CODE

Execution of all floating-point arithmetic instructions changes the appropriate condition code bits to indicate the result of the operation. Arithmetic exceptions are produced by overflow or underflow of the exponent value and are reflected in the state of CC1 (condition code 1).

When CC1 is a zero, an arithmetic exception has not occurred, and the result of the arithmetic operation is valid. The condition codes, therefore, indicate whether the result of the operation was greater than, less than, or equal to zero, as shown in the upper portion of the table below.

Conversely, when CC1 is a one, it indicates that an arithmetic exception has occurred, and the condition codes should be interpreted as indicated in the lower portion of the table. CC4 is also set when the overflow condition occurs. However, for overflow and underflow, either the CC2 or CC3 is used to indicate the state of what would have been the sign of the resultant fraction had the arithmetic exception not occurred.

C	Condition Code			Definition
CC1	CC2	CC3	CC4	
0	1	0	0	Positive fraction
0	0	1	0	Negative
0	0	0	1	Zero fraction
1	1	0	0	Exponent underflow, positive fraction
1	0	1	0	Exponent underflow, negative fraction
1	1	0	1	Exponent overflow, positive fraction
1	0	1	1	Exponent overflow, negative fraction

NOTE

When the AE trap is enabled and an arithmetic exception condition occurs, GPR R (and R+1 in doubleword operations) retains its original operand value and the CPU is trapped into the AE handler.


When the AE trap is disabled and the execution of any floating point results in an overflow or underflow condition the CPU modifies the destination register to the following values:


1. For positive overflow the destination register is set to 7FFFFFF (single precision) or 7FFFFFFF FFFFFFFF (double precision).

- 2. For negative overflow the destination register is set to 80000001 (single precision) or 80000000 00000001 (double precision).
- 3. For positive or negative underflow the destination register is set to 00000000 (single precision) or 00000000 00000000 (double precision).

6.2.10.3 FLOATING-POINT ARITHMETIC OPERANDS

A floating-point number can be represented in two different formats: word and doubleword. These two formats are similar, except that the doubleword contains eight additional hexadecimal digits of significance in the fraction. These two formats are shown below.





The floating-point number, in either format, is made up of three parts: a sign, a fraction, and an exponent. The sign bit (bit 0) applies to the fraction and denotes a positive or negative value. The fraction is a hexadecimal normalized number with a radix point to the left of the highest order fraction bit (bit 8). The exponent (bits 1 through 7) is a 7-bit binary number to which the base 16 is raised.

Negative exponents are carried in the twos complement format. To remove the sign, and therefore enable exponents to be compared directly, both positive and negative exponents are biased up by 40 (hexadecimal, excess 64 (decimal) notation).

The quantity that a floating-point number represents is obtained by multiplying the fraction by the number 16 (decimal) raised to the power of the exponent minus 40 (hexadecimal).

A positive floating-point number is converted to a negative floating-point number by taking the twos complement of the positive fraction and the ones complement of the biased exponent. If the minus zero case is ruled illegitimate, all floating-point numbers can be converted from positive to negative and from negative to positive by taking the twos complement of the number in floating-point format. Signed numbers in the floating-point format can thus be compared directly, one with another, by using the compare arithmetic instructions.

Gould CONCEPT 32/67 Reference Manual All floating-point operands must be normalized before being operated on by a floatingpoint instruction. A positive floating-point number is normalized when the value of the fraction (F) is less than one and greater than or equal to one-sixteenth $(1 \le F \ge 1/16)$. A negative floating-point number is normalized when its two complement, as a positive floating point number is normalized. All floating-point results are normalized by the CPU. If a floating-point operation results in an intermediate value of the form

1 XXX XXXX 0000...0000

the CPU will convert that result to a legitimate normalized floating-point number of the form

1 YYY YYYY 1111 0000...0000


where YYY YYYY is one less than XXX XXXX.

In single precision operations, a hexadecimal guard digit is appended to the leastsignificant hexadecimal digit of the floating-point word operands by the CPU. The mostsignificant bit of the guard digit is used as the basis for rounding by the CPU at the end of every floating-point word computation. If Guard + 1 is equal to one then rounding occurs. If Guard + 1 is equal to zero the truncating occurs.


NOTES

- 1. In conversion of a doubleword floating-point value to a word floating-point value by truncation of the least significant word, an unnormalized negative floating-point number can result. Example: BF0000000000001 is normalized as a doubleword floating-point value, but BF000000 is not a normalized word floating-point value since its two complement is 41000000 (fraction part is zero). In such a case, a floating-point add of a word of all zeros will result in a properly normalized value. (In the example BF000000 will be transformed to BEF00000 by use of ADFW R,=0). This is a permissable exception to the general rule that all floating-point instruction operands must be normalized.
- 2. For divide operations only, floating point arithmetic performed by the hardware floating point accelerator (FPA) may have slightly different results in the LSB of single precision results or the four LSBs of double precision results or the four LSBs of double precision results than the arithmetic performed by the firmware.
- 3. FPA hardware is used if present and enabled by the software via the set CPU instruction (CPU status word bit 22) otherwise floating point is performed by the CPU's firmware.

This page intentionally left blank



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830276

DEFINITION

The addend is the floating-point word operand found in the effective word location (EWL) specified by the effective word address (EWA). The augend of the operation is contained in the general purpose register (GPR) specified by R in the instruction word. Both of these operands are accessed, and if either one or both are negative, the ones complement of the base 16 exponent (bits 1-7) of the negative number is taken. Both exponents of the word operands are stripped of their 40_{16} bias and algebraically compared.

If the two exponents are equal, the 24-bit signed fractions of the addend and augend are added algebraically. If the exponents differ, and the absolute value of the difference is greater than zero, but equal to or less than six (0 > exponent difference ≤ 6), the operand containing the smaller exponent needs adjustment. The fraction of this operand is shifted right and the exponent is incremented once for each shift until the two exponents are equal. After the exponents are equalized, the fractions are added algebraically. The normalized and rounded sum of the two fractions is assembled with the incremented exponent that has been biased up by 40_{16} .

If the resultant fraction is negative, the ones complement of the exponent is used. When the exponent difference is greater than six, the operand that contains the larger exponent is normalized and considered to be the answer.

NOTES

- 1. If the result fraction equals zero, the exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.

SUMMARY EXPRESSION

 $(R)+(EWL) \rightarrow R$

CONDITION CODE RESULTS

CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31})$ is greater than zero CC3: Is set if $(R_{0,8-31})$ is less than zero CC4: Is set if $(R_{0,8-31})$ is equal to zero


BASE REGISTER MODE EXAMPLE

Memory Location:			008DC		
Hexadecimal Instruction:			E34E0500 (R=6, BR=6, X=4)		
Assembly Language Coding:			ADFW 6, X '0500' (6), 4		
Before	PSD1	GPR6	BR6	GPR4	Memory Word 0570
	020008DC	41100000	00000070	00000000	41200000
After	PSD1	GPR6	BR6	GPR4	Memory Word 0570
	220008EO	41300000	00000070	00000000	41200000
NONBASE DECISTED MODE EXAMDI			I F		

NONBASE REGISTER MODE EXAMPLE

	cation: Il Instruction: anguage Codin	008DC E3 08 05 70 (R=6, X=0, I=0) ADFW 6,X'00570'	
Before	PSD1	GPR6	Memory Word 0570
	000008DC	41100000	41200000
After	PSD1	GPR6	Memory Word 0570
	20000860	41300000	41200000

ADD FLOATING-POINT WORD REGISTER-TO-REGISTER 3801



DEFINITION

The floating-point numbers contained in the general purpose registers specified by RS (addend) and R_D (augend) are accessed. If either of the floating-point numbers is negative, the one's complement of the base 16 exponent (bits 1-7) is taken for the negative number. Both exponents are then stripped of their 40_{16} bias and algebraically compared. If the two exponents are equal, the signed fractions of the two numbers are algebraically added. If the exponents differ, and the absolute value of the difference is greater than zero, or less than or equal to six (0 > exponent difference \leq 6), the fraction of the operand containing the smaller exponent is shifted right by a number of hexadecimal digits corresponding to the value of the exponent absolute difference. After exponent equalization, the fractions are added algebraically. The normalized and rounded sum of the two fractions is placed in bit positions 0 and 8-31 of GPR R_D . The result exponent is biased up by 40_{16}^{1} and, if the result fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 of GPR R_{D} .

NOTES

- 1. If the result fraction equals zero, the exponent and fraction are set to zero in GPR specified by R_D.
- 2. Operands are expected to be normalized.

SUMMARY EXPRESSION

 $(R_D) + (R_S) \rightarrow R_D$

CONDITION CODE RESULTS


CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_0, 8-31)$ is greater than zero CC3: Is set if $(R_0, 8-31)$ is less than zero CC4: Is set if $(R_0, 8-31)$ is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of R6 (R_D) and R2 (R_S) are added and the result is transferred to R6 (R_D).

	cation: al Instruction: anguage Coding:	1000 3B210000 (R _D = 6, R _S = 2) ADRFW 2,6		
Before	PSD1 00001000 (Nonbase) 02001000 (Base	GPR6 41100000	GPR2 41200000	
After	PSD1 20001002 (Nonbase) 22001002 (Base)	GPR6 41300000	GPR2 41200000	

ADD FLOATING-POINT DOUBLEWORD E008



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830278

DEFINITION

The addend is the floating-point doubleword operand found in the memory location specified by the effective doubleword address (EDA). The augend of the operation is contained in two general purpose registers (GPR) referred to as R and R+1. Both of these operands are accessed, and if either one or both are negative, the ones complement of the base 16 exponent (bits 1-7) of the negative doubleword is taken. Both exponents of the word operands are then stripped of their 40_{16} bias and algebraically compared.

If the two exponents are equal, the 56-bit signed fractions of the addend and augend are added algebraically. If the exponents differ, and the absolute value of the difference is greater than zero, but equal to or less than 13 (0>exponent difference \leq 13), the operand containing the smaller exponent needs to be adjusted. The fraction of this operand is shifted right and the exponent is incremented once for each shift until the two exponents are equal. After the exponents are equalized, the fractions are added algebraically. The normalized sum of the two fractions is assembled with the incremented exponent that has been biased up by 40_{16} .

If the resultant fraction is negative, the ones complement of the exponent is used. When the exponent difference is greater than 13, the operand that contains the larger exponent is normalized and considered to be the answer. The assembled sign, exponent, and fraction are transferred to the GPR locations R and R+1.

NOTES

- 1. If the result fraction equals zero, the exponent and fraction are set to zero in GPRs R and R+1.
- 2. Operands are expected to be normalized.
- 3. The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R),(R+1)+(EWL),(EWL+1) \rightarrow R,R+1$

CONDITION CODE RESULTS

CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31}, R+1_{0-31})$ is greater than zero CC3: Is set if $(R_{0,8-31}, R+1_{0-31})$ is less than zero CC4: Is set if $(R_{0,8-31}, R+1_{0-31})$ is equal to zero

BASE REGISTER MODE EXAMPLE


Memory Location:00FE8Hexadecimal Instruction:E30E0502 (R=6, X=0, BR=6)Assembly Language Coding:ADFD 6,X'500'(6)

Before	PSD1 02000FE8	GPR6,7 42200000 20000000	BR6 00000070	Memory Doubleword 0570, 0574 41100000 10000000
After	PSD1 22000FEC	GPR6,7 42210000 21000000	BR6 00000070	Memory Doubleword 0570, 0574 41100000 10000000

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Coding	;:	00FE8 E3 08 05 72 (R=6, X=0, I=0) ADFD 6,X'572'
Before	PSD1 00000FE8	GPR6,7 42200000 20000000	Memory Doubleword 0570, 0574 41100000 10000000
After	PSD1 20000FEC	GPR6,7 42210000 21000000	Memory Doubleword 0570, 0574 41100000 10000000

ADD FLOATING-POINT DOUBLEWORD REGISTER-TO-REGISTER 3809



DEFINITION

The floating-point doublewords contained in the general purpose registers specified by Rs and R_{S+1} (addend) and R_{D} and R_{D+1} (augend) are accessed. If either of the floating-point numbers is negative, the one's complement of the base 16 exponent (bit 1-7) is taken of the negative number. Both exponents are then stripped of their 4016 bias and algebraically compared. If the two exponents are equal, the signed fractions of the two numbers are algebraically added. If the exponents differ, and the absolute value of the difference is greater than zero, or less than or equal to 13 (0 > exponent difference ≤ 13) the operand containing the smaller exponent needs to be adjusted. The fraction of this exponent is shifted right and the exponent is incremented once for each shift until the two exponents are equal. If the exponent difference is greater than 13, the operand that contains the larger exponent is normalized and considered to be the answer. After exponent equalization, the fractions are added algebraically. The normalized sum of the two fractions is placed in bit positions 0 and 8-31 of GPR R_D and bit positions 0-31 of the GPR R_{D+1} . The result exponent is biased up to 40₁₆ and, if the result fraction is negative, the one's complement of the exponent is placed in bit positions 1-7 in GPR R_D.

NOTES

- 1. If the result fraction equals zero, the exponent and fraction are set to zero in GPRs R_D , R_D +1.
- 2. Operands are expected to be normalized.
- 3. The GPRs specified by R_D and R_S must be even-numbered registers.

SUMMARY EXPRESSION

 $(R_{D}, R_{D}+1) + (R_{S}, R_{S}+1) \rightarrow R_{D}, R_{D}+1$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception
- CC2: Is set if $(R_{0, 8-31})$ is greater than zero CC3: Is set if $(R_{0, 8-31})$ is less than zero CC4: Is set if $(R_{0, 8-31})$ is equal to zero

ADRFD


s,d

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of GPR6 and GPR7 are added with the contents of GPR2 and GPR3; the result is transferred to GPR6 and GPR7.

	cation: al Instruction: anguage Coding:	01000 3B290000 (R ADRFD 2,6	_D = 6, R _S = 2)
Before	PSD1	GPR6,7	GPR2,3
	00001000 (Nonbase)	42200000	41100000
	02001000 (Base)	20000000	10000000
After	PSD1	GPR6,7	GPR2,3
	20001002 (Nonbase)	42210000	41100000
	22001002 (Base)	20000000	10000000

SUBTRACT FLOATING-POINT WORD E000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830280

DEFINITION

The subtrahend is the floating-point word operand found in the effective word location (EWL) specified by the effective word address (EWA). The minuend of the operation is contained in the general purpose register (GPR) specified by R in the instruction word. Both of these operands are accessed, and if either one or both of the floating-point words are negative, the ones complement of the base 16 exponent (bits 1-7) of the negative number is taken. Both exponents of the operands are then stripped of their 40_{16} bias and algebraically compared.

If the two exponents are equal, the 24-bit signed fractions of the subtrahend and minuend are subtracted algebraically. If the exponents differ, and the absolute value of the difference is greater than zero, but equal to or less than six (0 > exponent difference ≤ 6), the operand containing the smaller exponent needs to be adjusted. The fraction of this operand is shifted right and the exponent is incremented once for each shift until the two exponents are equal. After the exponents are equalized, the fractions are subtracted algebraically. The normalized, and rounded difference between the two fractions is assembled with the incremented exponent that has been biased up by 40_{16} .

If the resultant fraction is negative, the ones complement of the exponent is used. When the exponent difference is greater than six, the operand that contains the larger exponent is normalized and considered to be the answer. The assembled sign, exponent, and fraction portions are transferred to the GPR specified by R.

NOTE

- 1. If the result fraction is equal to zero, the exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.

SUMMARY EXPRESSION

 $(R)-(EWL) \rightarrow R$

CONDITION CODE RESULTS


- CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31})$ is greater than zero CC3: Is set if $(R_{0,8-31})$ is less than zero CC4: Is set if $(R_{0,8-31})$ is equal to zero

BASE REGISTER MODE EXAMPLE

Memory Location:			00A9C		
Hexadecimal Instruction:			E3460500 (R=6, BR=6, X=4)		
Assembly Language Coding:			SUFW 6, X '0500' (6), 4		
Before	PSD1	GPR6	BR6	GPR4	Memory Word 000570
	02000A9C	41100000	00000070	00000000	41200000
After	PSD1	GPR6	BR6	GPR4	Memory Word 000570
	12000AA0	BEF00000	00000070	00000000	41200000

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codin	00A9C E3 00 05 70 (R=6, X=0, I=0) SUFW 6,X'570'	
Before	PSD1	GPR6	Memory Word 570
	00000A9C	41100000	41200000
After	PSD1	GPR6	Memory Word 570
	10000AA0	BEF00000	41200000



DEFINITION

The floating-point numbers contained in the general purpose registers specified by R_{s} (subtrahend) and R_D (minuend) are accessed. If either the floating-point number in the GPR or memory is negative, the ones complement of the base 16 exponent (bits 1-7) is taken. Both exponents are then stripped of their 4016 bias and algebraically compared.

If the two exponents are equal, the 24-bit signed fractions are algebraically subtracted. If the exponents differ, and the absolute value of the difference is greater than zero, or equal to or less than six (0 > exponent difference \leq 6), the fraction of the operand containing the smaller exponent must be equalized. The exponent of this operand is effectively incremented by one each time the fraction is shifted right one hexadecimal digit until the exponents of both operands are equal. After exponent equalization, the fractions are subtracted algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 0 and 8-31 of GPR R_D . The result exponent is biased up by 40₁₆, and, if the result fraction is negative, the ones complement of the exponent is placed in bit positions 1-7 of GPR R_D.

NOTES

- 1. If the result fraction is equal to zero, the exponent and fraction are set to zero in the GPR R_D.
- 2. Operands are expected to be normalized.

SUMMARY EXPRESSION

 $(R_D) - (R_S) \rightarrow R_D$

CONDITION CODES


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if $(R_0, 8-31)$ is greater than zero CC3: Is set if $(R_0, 8-31)$ is less than zero CC4: Is set if $(R_0, 8-31)$ is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of R6 (R_D) are subtracted from the contents of R2 (R_S) and, the result is transferred to R6 (R_D).

	cation: al Instruction: anguage Coding:	01000 3B230000 (R _] SURFW 2,6	_D = 6, R _S = 2)
Before	PSD1 00001000 (Nonbase) 02001000 (Base)	GPR6 41100000	GPR2 41200000
After	PSD1 10001002 (Nonbase) 12001002 (Base)	GPR6 BEF00000	GPR2 41200000

SUBTRACT FLOATING-POINT DOUBLEWORD E000



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The subtrahend is the floating-point doubleword operand found in the effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA). The minuend of the operation is contained in the two general purpose registers (GPR) referred to as R and R+1. Both of these operands are accessed and, if either one or both are negative, the ones complement of the base 16 exponent (bits 1-7) of the negative doubleword is taken. Both exponents of the operands are then stripped of their 40₁₆ bias and algebraically compared.

If the two exponents are equal, the 56-bit signed fractions of the subtrahend and minuend are subtracted algebraically. If the exponents differ, and the absolute value of the difference is greater than zero, but equal to or less than 13 (0 > exponent difference \leq 13), the operand containing the smaller exponent needs to be adjusted. The fraction of this operand is shifted right and the exponent is incremented once for each shift until the two exponents are equal. After the exponents are equalized, the fractions are subtracted algebraically. The normalized difference between the two fractions is assembled with the incremented exponent that has been biased up by 40_{16} .

If the resultant fraction is negative, the ones complement of the exponent is used. When the exponent difference is greater than 13, the operand that contains the larger exponent is normalized and considered to be the answer. The assembled sign, exponent, and fraction are transferred to the GPR locations R and R+1.

NOTES

- 1. If the result fraction is equal to zero, the exponent and fraction are set to zero in the GPRs specified by R and R+1.
- 2. Operands are expected to be normalized.
- 3. The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

 $(R),(R+1)-(EWL),(EWL+1) \rightarrow R,R+1$

CONDITION CODE RESULTS


CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31}, R+1_{0-31})$ is greater than zero CC3: Is set if $(R_{0,8-31}, R+1_{0-31})$ is less than zero CC4: Is set if $(R_{0,8-31}, R+1_{0-31})$ is equal to zero

BASE REGISTER MODE EXAMPLE

Memory Location: Hexadecimal Instruction: Assembly Language Coding:			0125C E3060502 (R=6, X=0, BR=6) SUFD 6,X'500'(6)		
Before	PSD1 0200125C	GPR6,7 41333333 33333333	BR6 00000070	Memory Doubleword 000570, 000574 41222222 22222222	
After	PSD1 22001260	GPR6,7 41111111 11111111	BR6 00000070	Memory Doubleword 000570, 000574 41222222 22222222	

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codin	0125C E3 00 05 72 (R=6, X=0, I=0) SUFD 6,X'572'	
Before	PSD1 0000125C	GPR6,7 41333333 33333333	Memory Doubleword 570,574 41222222 22222222
After	PSD1 20001260	GPR6,7 41111111 11111111	Memory Doubleword 570,574 41222222 22222222



DEFINITION

The floating-point numbers contained in the general purpose registers specified by Rs and R_{S+1} (subtrahend) and R_{D} and R_{D+1} (minuend) are accessed. If either or both of the floating-point numbers are negative, the ones complement of the base 16 exponent (bits 1-7) of the negative doubleword(s) is taken. Both exponents are then stripped of their 40_{16} bias and algebraically subtracted. If the exponents differ, and the absolute value of the difference is greater than zero or less than or equal to thirteen (0 > exponent difference \leq 13), the fraction of the operand containing the smaller exponent is shifted right one hexadecimal digit at a time, while its exponent is incremented by one, until the After exponent equalization, the fractions are subtracted exponents are equalized. algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 0 and 8-31 of GPR R_D and 0-31 of GPR R_D+1 . The result exponent is biased up by 40₁₆, and, if the result fraction is negative, the ones complement of the exponent is placed in bit positions 1-7 of GPR R_D .

NOTES

- If the result fraction is equal to zero, the exponent and 1. fraction are set to zero in GPRs R_D , R_D +1.
- 2. Operands are expected to be normalized.
- The GPR's specified by R_D and R_S must be even-numbered 3. registers.

SUMMARY EXPRESSION

 $(R_{D}, R_{D}+1) - (R_{S}, R_{S}+1) \rightarrow R_{D}, R_{D}+1$

CONDITION CODES

- CC1: Is set if arithmetic exception occurs
- CC2: Is set if $(R_0, 8-31)$ is greater than zero CC3: Is set if $(R_0, 8-31)$ is less than zero CC4: Is set if $(R_0, 8-31)$ is equal to zero

SURFD

s,d


SUBTRACT FLOATING-POINT DOUBLEWORD REGISTER TO REGISTER (Cont.)

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of GPR6 and GPR7 are subtracted from the contents of GPR2 and GPR3; the result is transferred to GPR6 and GPR7.

Memory Location:		01000	
Hexadecimal Instruction:		3B2B0000 (R _D = 6, R _S = 2)	
Assembly Language Coding:		SURFD 2,6	
Before	PSD1	GPR6,7	GPR2,3
	00001000 (Nonbase)	42200000	41100000
	02001000 (Base)	20000000	10000000
After	PSD1	GPR6,7	GPR2,3
	20001002 (Nonbase)	421F0000	41100000
	22001002 (Base)	1F000000	10000000

MULTIPLY FLOATING-POINT WORD E408



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The multiplicand is the floating-point word operand found in the effective word location (EWL) specified by the effective word address (EWA). The multiplier of the operation is contained in the general purpose register (GPR) specified by R in the instruction word. Both of these operands are accessed, and the 24-bit signed fraction (bit 0 and bits 8-31) of the multiplicand is multiplied by the signed fraction of the multiplier. If either one or both of the word operands are negative, the exponent (bits 1-7) of the negative number is changed to its ones complement. Both exponents are then stripped of their 40_{16} bias and algebraically added to obtain the initial value of the result exponent; this value may be decremented by one during the ensuing normalization.

The normalized, rounded, result of the multiplication operation is assembled with the (possibly adjusted) exponent sum that has been biased up by 40_{16} .

However, if the final fraction is negative, the ones complement of the exponent is used. The assembled sign, exponent, and fraction are transferred to the GPR specified by R.

NOTES

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.

SUMMARY EXPRESSION

$$(EWL_{0,8-31})x(R_{0,8-31}) \rightarrow R_{0,8-31}$$

 $(EWL_{1-7})+(R_{1-7}) \rightarrow R_{1-7}$

CONDITION CODE RESULTS


CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31})$ is greater than zero CC3: Is set if $(R_{0,8-31})$ is less than zero CC4: Is set if $(R_{0,8-31})$ is equal to zero

BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codir		00C68 E74E0500 (R: MPFW 6, X '(=6, BR=6, X=4)500' (6), 4)
Before	PSD1	GPR6	BR6	GPR4	Memory Word 000570
	02000C68	41200000	00000070	00000000	41300000
After	PSD1	GPR6	BR6	GPR4	Memory Word 000570
	22000C6C	41600000	00000070	00000000	41300000

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codir		00C68 E7 08 05 70 (R=6, X=0, I=0) MPFW 6,X'570'
Before	PSD1	GPR6	Memory Word 570
	00000C68	41200000	41300000
After	PSD1	GPR6	Memory Word 570
	20000C6C	41600000	41300000



The 24-bit signed fraction (bits 0, 8-31) contained in the general purpose register specified by R_S (multiplicand) is multiplied by the fraction contained in the GPR specified by R_D (multiplier). If either one or both of the floating-point numbers are negative, the exponent of the negative number is changed to its ones complement. Both exponents are then stripped of their 4016 bias and algebraically added to obtain the initial value of the result exponent; this value may be decremented by one during the ensuing normalization. The normalized and rounded result of the multiplication is placed in bits 0 and 8-31 of GPR R_D . The result exponent is biased up by 40₁₆ and, if the result fraction is negative, the one's complement of the result exponent is placed in bits 1-7 of GPR RD.

NOTES

- If result fraction is zero, both exponent and fraction are set to 1. zero in the GPR specified by R.
- 2. Operands are expected to be normalized.

SUMMARY EXPRESSION

 $(R_{S} 0, 8-31) \times (R_{D} 0, 8-31) \rightarrow R_{D} 0, 8-31$

 $(R_{S} 1-7) + (R_{D} 1-7) \rightarrow R_{D} 1-7$


CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_0, 8-31)$ is greater than zero CC3: Is set if $(R_0, 8-31)$ is less than zero CC4: Is set if $(R_0, 8-31)$ is equal to zero


NONBASE AND BASE REGISTER MODE EXAMPLE

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 3B260000 (R _D = 6, R _S = 2) MPRFW 2,6	
Before	PSD1 00010000 (Nonbase) 02010000 (Base)	GPR6 41200000	GPR2 41300000
After	PSD1 20010002 (Nonbase) 22010002 (Base)	GPR6 41600000	GPR2 41300000

MULTIPLY FLOATING-POINT DOUBLEWORD E408



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

The multiplicand is the floating-point doubleword operand found in the effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA). The multiplier of the operation is contained in the two general purpose registers (GPR) referred to as R and R+1. Both of these operands are accessed, and the 56-bit signed fraction (bits 0 and 8-31 of the first memory word and bits 0-31 of the second memory word) is multiplied by the signed fraction of the multiplier. The 56-bit signed fraction of the multiplier is made up of bits 0 and 8-31 of the GPR specified by R, and bits 0-31 of the GPR specified by R+1. If either one or both of the doubleword operands is negative, the ones complement of the base 16 exponent (bits 1-7) of the negative doubleword is taken. Both exponents are then stripped of their 40_{16} bias and algebraically added to obtain the initial value of the result exponent; this value may be decremented by one during the ensuing normalization.

The normalized result of the multiplication operation is assembled with the exponent sum that has been biased up by 40_{16} . However, if the final fraction is negative, the ones complement of the exponent is used. The assembled sign, exponent, and fraction are transferred to the GPR locations R and R+1.

NOTES

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.
- 3. The GPR specified by R must be an even-numbered register.

SUMMARY EXPRESSION

$$(EWL_{0,8-31}), (EWL+1_{0-31}) \times (R_{0,8-31}, R+1_{0-31}) \rightarrow R_{0,8-31}, R+1_{0-31}$$
$$(EWL_{1-7}) + (R_{1-7}) \rightarrow R_{1-7}$$

Instruction Repertoire

CONDITION CODE RESULTS

CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31}, R+1_{0-31})$ is greater than zero CC3: Is set if $(R_{0,8-31}, R+1_{0-31})$ is less than zero CC4: Is set if $(R_{0,8-31}, R+1_{0-31})$ is equal to zero


BASE REGISTER MODE EXAMPLE

Memory Location:014D0Hexadecimal Instruction:E70E0502 (R=6, X=0, BR=6)Assembly Language Coding:MPFD 6,X'500'(6)

Before	PSD1 020014D0	GPR6,7 BEF00000 00000000	BR6 00000070	Memory Doubleword 000570, 000574 41200000 00000000
After	PSD1 120014D4	GPR6,7 BEE00000 00000000	BR6 00000070	Memory Doubleword 000570, 000574 41200000 00000000

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codir	ng:	014D0 E7 08 05 72 (R=6, X=0, I=0) MPFD 6,X'572'
Before	PSD1 000014D0	GPR6,7 BEF00000 00000000	Memory Doubleword 570,574 41200000 00000000
After	PSD1 100014D4	GPR6,7 BEE00000 00000000	Memory Doubleword 570,574 41200000 00000000



830287

MPRFD

s,d

The 56-bit signed fraction (multiplicand) contained in the general purpose registers specified by R_S (bits 0, 8-31) and R_{S+1} (bits 0-31) is multiplied by the fraction (multiplier) contained in the GPRs specified by R_D and R_D+1 . If either one or both of the floating-point numbers are negative, the exponent of the negative number is changed to its ones complement. Both exponents are then stripped of their 4016 bias and algebraically added to obtain the initial value of the result exponent; this value may be decremented by one during the ensuing normalization. The normalized result of the multiplication is transferred to bits 0 and 8-31 of GPR R_D and 0-31 of GPR R_D +1. The result exponent is biased up by 40₁₆, and if the result fraction is negative, the ones complement of the result exponent is placed in bits 1-7 of the GPR R_D.

NOTES

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.
- The GPRs specified by R_D and R_S must be even-numbered 3. registers.

SUMMARY EXPRESSION

 $(R_{S0,8-31}), (R_{S+1}, 0-31) \times (R_{D}, 0, 8-31), (R_{D+1}, 0-31) \rightarrow R_{D0,8-31}, R_{D+1}, 0-31$ $(R_{S1-7}) + (R_{D1-7}) \rightarrow R_{D1-7}$

CONDITION CODE RESULTS


- CC1: Is set if the arithmetic exception occurs

- CC2: Is set if $(R_{0,8-31})$ is greater than zero CC3: Is set if $(R_{0,8-31})$ is less than zero CC4: Is set if $(R_{0,8-31})$ is equal to zero


NONBASE AND BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Coding:	01000 3B2E0000 (R _D = 6, H MPRFD 2,6	R _S = 2)
Before	PSD1	GPR6,7	GPR2,3
	00001000 (Nonbase)	BEF00000	41200000
	02001000 (Base)	00000000	00000000
After	PSD1	GPR6,7	GPR2,3
	10001002 (Nonbase)	BEE00000	41200000
	12001002 (Base)	00000000	00000000

DIVIDE FLOATING-POINT WORD E400



BASE REGISTER FORMAT



DEFINITION

The divisor is the floating-point word operand found in the effective word location (EWL) specified by the effective word address (EWA). The dividend of the operation is contained in the GPR specified by R in the instruction word. Both of the operands are accessed and the 24-bit signed fraction (bit 0 and bits 8-31) of the divisor is divided into the signed fraction of the dividend. If either one or both of the word operands is negative, the exponent (bits 1-7) of the negative number is changed to its ones complement. Both exponents are then stripped of their 40_{16} bias and the exponent of the divisor is subtracted algebraically from the exponent of the dividend to obtain the initial value of the result exponent; this value may be incremented by one in the ensuing normalization.

The normalized, rounded, quotient is assembled with the exponent (possibly adjusted) difference that has been biased up to 40_{16} . However, if the final fraction is negative, the ones complement of the exponent is used. The assembled sign, exponent, and fraction are transferred to the GPR specified by R.

NOTES

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.
- 3. An arithmetic exception occurs if the divisor is equal to zero. For an arithmetic exception occurrence, GPR R (and R+1 in doubleword operations) retain their original operand value.

SUMMARY EXPRESSION

$$(R_{0,8-31})/(EWL_{0,8-31}) \rightarrow R_{0,8-31}$$

 $(R_{1-7})-(EWL_{1-7}) \rightarrow R_{1-7}$

Instruction Repertoire

CONDITION CODE RESULTS

CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31})$ is greater than zero CC3: Is set if $(R_{0,8-31})$ is less than zero CC4: Is set if $(R_{0,8-31})$ is equal to zero


BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codir	ng:	00E34 E7460500 (R= DVFW 6, X '0	=6, BR=6, X=4) 0500' (6), 4)
Before	PSD1	GPR6	BR6	GPR4	Memory Word 000570
	02000E34	41600000	00000070	00000000	41200000
After	PSD1	GPR6	BR6	GPR4	Memory Word 000570
	22000E38	41300000	00000070	00000000	41200000

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codir	ng:	00E34 E7 00 05 70 (R=6, X=0, I=0) DVFW 6,X'570'
Before	PSD1	GPR6	Memory Word 570
	00000E34	41600000	41200000
After	PSD1	GPR6	Memory Word 570
	20000E38	41300000	41200000

DIVIDE FLOATING-POINT WORD REGISTER TO REGISTER 3804



DEFINITION

The 24-bit signed fraction (divisor) contained in the general purpose register specified by R_S (bits 0, 8-31) is divided into the fraction (dividend) contained in the GPR specified by R_D . If either one or both of the floating-point numbers are negative, the ones complement of the exponent is taken. Both exponents are then stripped of their 40₁₆ bias, and the exponent of the divisor is subtracted algebraically from the exponent of the dividend. The normalized and rounded quotient is placed in bit 0 and bit positions 8-31 of GPR R_D . The result exponent is biased up by 40₁₆ and, if the result fraction is negative, the ones complement of the result exponent is placed in bits 1-7 of GPR R_D .

NOTES

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2 Operands are expected to be normalized.

SUMMARY EXPRESSION

 $R_{D}(0,8-31) / R_{S}(0,8-31) \rightarrow R_{D}(0,8-31)$

 $R_{D}(1-7) - R_{S}(1-7) \rightarrow R_{D}(1-7)$


CONDITION CODE RESULTS

CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_0, 8-31)$ is greater than zero CC3: Is set if $(R_0, 8-31)$ is less than zero CC4: Is set if $(R_0, 8-31)$ is equal to zero


NONBASE AND BASE REGISTER MODE EXAMPLE

Memory Location: Hexadecimal Instruction: Assembly Language Coding:		01000 3B240000 (R _D = 6, R _S = 2) DVRFW 2,6	
Before	PSD1 00001000 (Nonbase) 02001000 (Base)	GPR6 41600000	GPR2 41200000
After	PSD1 20001002 (Nonbase) 22001002 (Base)	GPR6 41300000	GPR2 41200000

DIVIDE FLOATING-POINT DOUBLEWORD E400



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830290

DEFINITION

The divisor is the floating-point doubleword operand found in the effective word locations (EWL, EWL+1) specified by the effective doubleword address (EDA). The dividend of the operation is contained in two GPRs referred to as R and R+1. Both of these operands are accessed, and the 56-bit signed fraction (bits 0 and 8-31 of the first memory word and bits 0-31 of the second memory word) is divided into the signed fraction of the dividend. The 56-bit signed fraction of the dividend is made up of bits 0 and 8-31 of the GPR specified by R and bits 0-31 of the GPR specified by R+1. If either one or both of the doubleword operands are negative, the ones complement of the base 16 exponent (bits 1-7) of the negative doubleword is taken. Both exponents are then stripped of their 40_{16} bias and the exponent of the divisor is subtracted algebraically from the exponent of the dividend to obtain the initial value of the result exponent; this value may be incremented by one in the ensuing normalization.

The normalized quotient is assembled with (possibly adjusted) the exponent difference that has been biased up by 40_{16} .

However, if the final fraction is negative, the ones complement of the exponent is used. The assembled sign, exponent, and fraction are transferred to the GPR locations R and R+1.

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.
- 3. The GPR specified by R must be an even-numbered register.
- 4. An arithmetic exception occurs if the divisor is equal to zero. For an arithmetic exception occurrence, GPR R (and R+1 in doubleword operations) retains its original operand value.

SUMMARY EXPRESSION

 $(R_{0,8-31},R+1_{0-31})/(EWL_{0,8-31},EWL+1_{0-31}) \rightarrow R_{0,8-31},R+1_{0-31}$ $(R_{1-7})-(EWL_{1-7}) \rightarrow R_{1-7}$

CONDITION CODE RESULTS


CC1: Is set if arithmetic exception occurs CC2: Is set if $(R_{0,8-31}, R+1_{0-31})$ is greater than zero CC3: Is set if $(R_{0,8-31}, R+1_{0-31})$ is less than zero CC4: Is set if $(R_{0,8-31}, R+1_{0-31})$ is equal to zero

BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codin		0175C E7060502 (I DVFD 6,X'5	R=6, X=0, BR=6) 500' (6)
Before	PSD1 0200175C	GPR6,7 40606060 60606060	BR6 00000070	Memory Doubleword 000570, 000574 40303030 30303030
After	PSD1 22001760	GPR6,7 41200000 00000000	BR6 00000070	Memory Doubleword 000570, 000574 40303030 30303030

NONBASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Codir	ng:	0175C E7 00 05 72 (R=6, X=0, I=0) DVFD 6,X'572'
Before	PSD1 0000175C	GPR6,7 40606060 60606060	Memory Doubleword 570,574 40303030 30303030
After	PSD1 20001760	GPR6,7 41200000 00000000	Memory Doubleword 570,574 40303030 30303030



The 56-bit signed fraction (divisor) contained in the general purpose registers specified by R_S (bits 0, 8-31) and R_{S+1} (bits 0-31) is divided into the 56 bit signed fraction (dividend) contained in the GPRs specified by R_D and R_{D+1} . If either one or both of the floating-point numbers are negative, the ones complement of the exponent is taken. Both exponents are then stripped of their 40₁₆ bias, and the exponent of the divisor is subtracted algebraically from the exponent of the dividend to obtain the initial value of the result exponent; this value may be incremented by one in the ensuing normalization. The normalized quotient is placed in bit 0 and bit positions 8-31 of GPR R_D and 0-31 of GPR R_D+1 . The result exponent is biased up by 40₁₆ and, if the result fraction is negative, the ones complement is placed in bits 1-7 of GPR R_D .

NOTES

- 1. If result fraction is zero, both exponent and fraction are set to zero in the GPR specified by R.
- 2. Operands are expected to be normalized.
- 3. The GPRs specified by ${\rm R}_{\rm D}$ and ${\rm R}_{\rm S}$ must be even-numbered registers.

SUMMARY EXPRESSION

$$(R_{D 0,8-31}),(R_{D+1 0-31}) / (R_{S0,8-31})(R_{S+1 0-31}) \rightarrow R_{D 0,8-31},R_{D+1 0-31}$$

 $(R_{D1-7}) - (R_{S 1-7}) \rightarrow R_{D 1-7}$

CONDITION CODE RESULTS

CC1:	Is set if arithmetic exception occurs
CC2:	Is set if (R_0, R_{-31}) is greater than zero
CC3:	Is set if $(R_0^{0}, \frac{8-31}{8-31})$ is less than zero
CC4:	Is set if $(R_{0, 8-31})$ is greater than zero Is set if $(R_{0, 8-31})$ is less than zero Is set if $(R_{0, 8-31})$ is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Coding:	01000 3B2C0000 (1 DVRFD 2,6	R _D = 6, R _S = 2)
Before	PSD1	GPR6,7	GPR2,3
	00001000 (Nonbase)	40606060	40303030
	02001000 (Base)	60606060	30303030
After	PSD1	GPR6,7	GPR2,3
	20001002 (Nonbase)	41200000	40303030
	22001002 (Base)	00000000	30303030

DVRFD

s,d

830291

6.2.11 Floating-Point Conversion Instructions

The floating-point conversion instructions provide the capability to convert floatingpoint form to fixed-point form and vice-versa.

6.2.11.1 INSTRUCTIONS FORMAT


The floating-point conversion instructions use the interregister formats.

6.2.11.2 CONDITION CODE

When a floating-point conversion instruction causes an arithmetic exception condition (FIXW and FIXD only), CC1 is set to indicate that an arithmetic exception has occurred.

The condition codes CC2, CC3, and CC4 are set to indicate whether the result of the operation was greater than, less than or equal to zero.

Refer to page 6-262 for a description of fixed-point (integer) operand formats, and 6-324 for a description of proper floating-point operand formats.



The signed integer word contained in the general purpose register (GPR) specified by Rs is converted to floating-point format by creating a signed fraction normalized for an assumed radix point between bit positions 7 and 8. A 7-bit base 16 exponent is calculated by assigning it an initial value of 6_{16} and subtracting from it a value equal to the number of hexadecimal left shifts required to correctly normalize the operand. If the operand requires right shifting to create a correctly normalized fraction (non-sign bits to the left of bit 8), a value equal to the number of the hexadecimal right shifts will be added to the initial exponent value of 6_{16} . The normalized fraction is then truncated to 24 bits of significance and the signed fraction is placed in bit positions 0 and 8 through 31 of the GPR specified by R_D . The result exponent is biased up by 40₁₆ and, if the result fraction is negative, is replaced by its ones complement then placed in bit positions 1 through 7 of the GPR specified by R_D.

NOTES

1. If the result fraction equals zero, the exponent and fraction are set to zero in the GPR specified by R_{D} .

2. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION

 $FLT(R_{S}) \rightarrow R_{D}$

CONDITION CODE RESULTS

- CC2: $(R_D 0, 8-31)$ is greater than zero
- CC3: $(R_D^D 0, 8-31)$ is less than zero CC4: $(R_D^D 0, 8-31)$ is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

	cation: al Instruction: anguage Coding:	1000 3BB70002 (1 FLTW 3,7	R _D =7,R _S =3)
Before	PSD1 00001000 (Nonbase) 02001000 (Basé)	GPR3 04000000	GPR7 06300000
After	PSD1 20001002 (Nonbase) 22001002 (Base)	GPR3 04000000	GPR7 47400000

FLOAT INTEGER DOUBLEWORD TO FLOATING-POINT DOUBLEWORD 380F

			3						8				()				l	F]	\int	\sum	\bigcirc	\int	$\frac{1}{2}$	$\overline{)}$	\bigcirc	\int		\bigcirc		$\overline{)}$	\int	$\overline{)}$	\bigcirc	\bigcirc	$\overline{\mathcal{U}}$	\bigcirc	$\overline{)}$	$\overline{)}$	\int	\int	
ſ										R	D			Rs																															1111111
0	Ι	0	1		1	ŀ	1	0		Ι						Ι	1	1	1	1				Ŧ			Ŧ	3	Ŋ	È	I	\square		Ţ	Ĺ	\sim	X			X	\Box	Ø	J	\sum	
0		1		2	3		4	5	6		7	8	9	10	11		12	13	14	1	5	16	17	,	18	19) 2	0	21	2	22	23	2	4	25	2	6	27	28	3	29	3	0	3	i
DE			11	TT	\sim																																					83	302	29	3

DEFINITION

The signed integer doubleword contained in the general purpose register (GPRs) specified by R_S and R_S +1 is converted to floating-point format by creating a signed fraction normalized for an assumed radix point between bit positions 7 and 8. A 7-bit base 16 exponent is calculated by assigning it an initial value of $0E_{16}$ and subtracting from it a value equal to the number of hexadecimal left shifts required to correctly normalize the operand. If the integer requires right-shifting to create a correctly normalized fraction (non-sign bits to the left of bit position 8), a value equal to the number of hexadecimal right shifts will be added to the initial exponent value of $0E_{16}$. The normalized fraction is then truncated to 56 bits of significance and the signed fraction is placed in bit positions 0 and 8 through 31 of the GPR specified by R_D and bit positions 0 through 31 of the GPR specified by R_D +1. The result exponent is biased up by 40_{16} and, if the resultant fraction is a negative, is replaced by its ones complement then placed in bit positions 1 through 7 of the GPR specified by R_D .

NOTES

- 1. If the result fraction equals zero, the exponent and fraction are set to zero in the GPR specified by R_D and R_D +1.
- 2. The GPRs specified by R_S and R_D must both be even-numbered registers.
- 3. Operation will be performed in the FPA if present and enabled.

SUMMARY EXPRESSION

FLT R_S, R_S +1 \rightarrow R_D, R_D + 1

CONDITION CODE RESULTS

	Always zero
CC2:	$(R_{D,0}, R_{2,31}, R_{D,+1}, 0, 31)$ is greater than zero
CC3:	$(R_{D} 0, 8_{-31}, R_{D} + 1, 0_{-31})$ is less than zero
CC4:	$(R_D 0, 8-31, R_D + 1 0-31)$ is greater than zero $(R_D 0, 8-31, R_D + 1 0-31)$ is less than zero $(R_D 0, 8-31, R_D + 1 0-31)$ is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


	cation: al Instruction: anguage Coding:	1000 3B2F0002 (R _D = 6, 1 FLTD 2,6	R _S = 2)
Before	PSD1	GPR2,3	GPR6,7
	00001000 (Nonbase)	04000000	06300000
	02001002 (Base)	20000000	10000000
After	PSD1	GPR2,3	GPR6,7
	20001002 (Nonbase)	04000000	4F400000
	22001002 (Base)	20000000	02000000

Instruction Repertoire

FLTD

s,d

FIX FLOATING-POINT WORD TO INTEGER WORD 3805



DEFINITION

The exponent (bits 1-7) of the floating-point word in the GPR specified by R_S is stripped of it's 40_{16} bias and replaced by its ones complement if the fraction sign (bit 0) is negative. If the resultant exponent is greater than 8, or else is equal to 8 and the most significant fraction bit (bit 8) is not a sign bit, an arithmetic exception condition is generated. If the resultant exponent is less than or equal to zero, or the contents of R_S equals zero, a result of zero is placed in bit positions 0 to 31 of the GPR specified by R_D. Otherwise, the floating-point fraction is sign extended in bit positions 0-7, and converted to integer format by right shifting the assumed radix point a number of hexadecimal positions equal to the value of the exponent. This integer number is then arithmetically right or left shifted, as necessary, to place the new radix position to the right of bit 31 (truncating any bits to the right of the radix point). The resultant 32 bit signed integer is placed in bit positions 0 through 31 of the GPR specified by R_D.

NOTE

- 1. The operand is expected to be normalized.
- 2. If an arithmetic exception occurs, the contents of the GPR specified by R_D are unchanged.

SUMMARY OF EXPRESSIONS

 $FIX(R_S) \rightarrow R_D$

CONDITION CODE RESULTS


- CC1: Is set if arithmetic exception occurs
- CC2: Is set if (R_D) is greater than zero CC3: Is set if (R_D) is less than zero CC4: Is set if (R_D) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE

The floating point value in GPR3 is converted to an integer by shifting it one hexadecimal position to the left. The result is placed in GPR7. CC2 is set.

	cation: al Instruction: anguage Coding:	1000 3BB50002 (1 FIXW 3,7	R _D = 7, R _S = 3)
Before	PSD1 00001000 (Nonbase) 02001000 (Base)	GPR3 47400000	GPR7 F3803000
After	PSD1 2001002 (Nonbase) 2201002 (Base)	GPR3 47400000	GPR7 04000000

FIX FLOATING-POINT DOUBLEWORD TO INTEGER DOUBLEWORD 380D



DEFINITION

The exponent (bits 1-7) of the floating-point doubleword in the GPR-pair specified by R_{s} and R_{S+1} is stripped of it's 40₁₆ bias and replaced by its ones complement if the fraction sign (bit 0) is negative. If the resultant exponent is greater than 10₁₆, or else is equal to 1016 and the most significant fraction bit (bit 8) is not a sign bit, an arithmetic exception condition is generated. If the resultant exponent is less than or equal to zero, or the contents of the register-pair R_S and R_{S+1} equals zero, a result of zero is placed in the register-pair R_D and R_D +1. Otherwise, the floating-point fraction is sign-extended in bit positions 0-7, and converted to integer format by right shifting the assumed radix point a number of hexadecimal positions equal to the value of the exponent. This integer number is then shifted right or left arithmetically as necessary, to place the new radix position to the right of bit position 31 of $R_{S}+1$ (truncating any bits to the right of the radix point). The resultant 64 bit signed integer is placed in bit positions 0 through 31 of the GPR specified by R_D and in bit positions 0 through 31 of the GPR specified by $R_{D}+1$.

NOTES

- The GPRs specified by R_{S} and R_{D} must both be even-numbered 1. registers
- 2. The operand is expected to be normalized.
- 3. If an arithmetic exception occurs, the contents of the GPR pair specified by R_D are unchanged.

SUMMARY EXPRESSION

 $FIX(R_S, R_S + 1) \rightarrow R_D, R_D + 1$

CONDITION CODE RESULTS

- CC1: Is set if arithmetic exception occurs CC2: Is set if (R_D, R_D+1) is greater than zero CC3: Is set if (R_D, R_D+1) is less than zero CC4: Is set if (R_D, R_D+1) is equal to zero

FIXD

s,d

NONBASE AND BASE REGISTER MODE EXAMPLE

	cation: al Instruction: .anguage Coding:	1000 3B2D0002 (FIXD 2,6	(R _D = 6, R _S = 2)
Before	PSD1	GPR6,7	GPR2,3
	00001000 (Nonbase)	F3803000	41100000
	02001000 (Base)	20000000	00000000
After	PSD1	GPR6,7	GPR2,3
	20001002 (Nonbase)	00000000	41100000
	22001002 (Base)	00000001	00000000

This page intentionally left blank

Gould CONCEPT 32/67 Reference Manual

6.2.12 Control Instructions

This group of instructions allows the mainframe to perform execute, no operation, halt, and wait operations.

6.2.12.1 INSTRUCTION FORMAT


Control instructions use the memory reference and interregister instruction formats. Several of the control instructions vary the basic interregister format in that certain portions are not used and are left zero.

6.2.12.2 CONDITION CODE


Condition code results for execute operations will be dependent on the instruction that was performed. All other control operations leave the current condition code unchanged.

LOAD PROGRAM STATUS DOUBLEWORD F980

830296



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

Causes the contents of two successive memory words addressed by the instruction to be loaded into bits 0-31 and 32-49 of the program status doubleword.

SUMMARY EXPRESSION

 $(EWL) \rightarrow PSD1_{0-31}$ $(EWL+1) \rightarrow PSD2_{32-49}$

CONDITION CODE RESULTS

CC1:	Changed by the PSD being loaded
CC2:	Changed by the PSD being loaded
	Changed by the PSD being loaded
CC4:	Changed by the PSD being loaded


- 1. LPSD is a privileged instruction.
- 2. The LPSD instruction causes the system to enter the mapped or unmapped mode in accordance with bit 32 in the new PSD that is being loaded.
- 3. This instruction does not modify the contents of the CPIX field or the contents of the map registers.
- The block external interrupts will be changed in accordance 4. with bits 48 and 49 of the PSD.
- This instruction will enable the power fail trap or console 5. attention trap if it is disabled.
- The operand (PSD) of this instruction must be on a word 6. boundary.

LOAD PROGRAM STATUS DOUBLEWORD AND CHANGE MAP FA80

LPSDCM d,*m,x

		F			_	Α				8				0																	
										x		F		BR								OFF	SET	-							
1	1	1	1	1	0	1	0	1				0																		0	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

830297

DEFINITION

Causes the contents of two successive memory words, addressed by the instruction, to be loaded into the PSD words, and the map to be loaded in accordance with note 3.

SUMMARY EXPRESSION

 $(EWL) \rightarrow PSD1_{0-31}$ $(EWL+1) \rightarrow PDS2_{32-49}$ $(MIDL) \rightarrow Map Registers$

CONDITION CODE RESULTS

CC1:	Changed	by the	PSD	being loaded	
				haing laadad	

- CC2: Changed by the PSD being loaded
- CC3: Changed by the PSD being loaded
- CC4: Changed by the PSD being loaded

NOTES

- 1. LPSDCM is a privileged instruction.
- 2. The LPSDCM instruction causes the system to enter the mapped or unmapped mode as defined by the contents of bit 32 in the new PSD that is being loaded.
- 3. The CPIX field (PSD_{50-61}) and the map registers are loaded only if map is enabled $(EWL+1_0=1)$ and the retain current map bit is reset $(EWL+1_{15}=0)$.
- 4. The block external interrupts mode is established by bits 48 and 49 of the new PSD.
- 5. This instruction will enable the power fail trap or console attention if it is disabled.
- 6. The operand (PSD) of this instruction must be on a word boundary.

Instruction Repertoire

LOAD CONTROL SWITCHES 0003

	0)		Ι		0)				0				3	•		\square	\square	\square		\mathbb{X}	$\overline{)}$	\square	\square	\square	Ĭ	\square		[]	\square			\square	$\overline{)}$	\square	$\overline{)}$	///
								R																														1111111
0	0	0	0	[0	0				0	0	0	0	0	1	1	\mathbb{Z}	Ŧ	\square		\mathbb{P}	\mathbb{X}	J			\mathbb{Z}	J	\overline{D}		Ł	\mathbb{Z}		\square	\mathbb{Z}	\exists	\square	4	[]
0	1	2	3	4	4	5	6	7	8	9	10	11	12	13	14	15	16	5 ·	17	18	19	20)	21	22	2	3	24	25	5 2	26	27	28	2	9	30	3	1

DEFINITION

830298

LCS

d

The contents of control switches memory location 780 0-31 are transferred to bit positions 0-31 of the general purpose register (GPR) specified by R.

SUMMARY EXPRESSION

 $(CS_{0-31}) \rightarrow R_{0-31}$

CONDITION CODE RESULTS

CC1: Always zero CC2: Is set if (R_{0-31}) is greater than zero CC3: Is set if (R_{0-31}) is less than zero CC4: Is set if (R_{0-31}) is equal to zero

NONBASE AND BASE REGISTER MODE EXAMPLE


The contents of the control switches, memory location 780, is transferred to GPR7. CC3 is set.

Memory Location:	06002
Hexadecimal Instruction:	0383 (R=7)
Assembly Language Coding:	LCS 7

Before	PSD1	GPR7
	00006002 (Non Base)	FFFFFFFF
	02006002 (Base)	

Control Switches (Memory location 780) 82000000

After	PSD1	GPR7
~	10006005 (Non Base)	82000000
	12006005 (Base)	



The word in the general purpose register (GPR) specified by R is transferred to the instruction register to be executed as the next instruction. If this instruction is not a branch, the next instruction executed (following execution of the instruction in register R) is in the sequential memory location following the EXR instruction. If the GPR specified by R does contain a branch instruction, the program status doubleword (PSD) is changed accordingly.

NOTES

- 1. If two halfword instructions are in the GPR specified by R, only the left halfword instruction is executed.
- 2. An undefined instruction trap is generated if an EXR instruction attempts to execute an undefined instruction.

SUMMARY EXPRESSION

(R) \rightarrow Instruction register

CONDITION CODE RESULTS

Defined by the executed instruction.

EXR s

EXECUTE REGISTER RIGHT C807

830300

		С					8				0				7																	
								R														ι	JNA	SSI	GNE	D						
1	1	1	0	0	1	0				0	0	0	0	1	1	1															1	
0	1	:	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The contents of the least-significant halfword (bits 16-31) of the general purpose register (GPR) specified by R are transferred to the most-significant halfword position (bits 0-15) of the instruction register to be executed as the next instruction. The next instruction executed (following execution of the halfword instruction transferred to the instruction register) is in the sequential memory location following the EXRR instruction.

NOTE


An undefined instruction trap is generated if an EXRR instruction attempts to execute an undefined instruction.

SUMMARY EXPRESSION


 $(R_{16-31}) \rightarrow \text{Instruction Register}_{0-15}$

CONDITION CODE RESULTS

Defined by the executed instruction.



BASE REGISTER FORMAT



DEFINITION

The contents of the effective word location (EWL) specified by the effective address (EWA) is accessed and executed as the next instruction. If this instruction is not a branch, the next instruction executed (following execution of the instruction specified by the EWA) is in the next sequential memory location following the EXM instruction. If the instruction in memory specified by the EWA is a branch instruction, the program status doubleword (PSD) is changed accordingly.

NOTES

- 1. If two halfword instructions are in the memory location specified by the EWA, bit 30 of the EWA determines which halfword instruction is executed. When bit 30 equals zero, the left halfword is executed. When bit 30 equals one, the right halfword is executed.
- 2. An undefined instruction trap is generated if an EXM instruction attempts to execute an undefined instruction or another Execute instruction.

SUMMARY EXPRESSION

If $EA_{30}=0$

$$(EWL_{0-15}) \rightarrow IW$$

If $EA_{30}=1$


 $(EWL_{16-31}) \rightarrow IW$

CONDITION CODE RESULTS

Defined by the executed instruction.

Gould CONCEPT 32/67 Reference Manual

6-373




830302

The execution of this instruction causes computer operation to stop and lights the halt indicator on the system control panel. This instruction terminates input/output transfers and the servicing of priority interrupts. I/O in progress will be completed, but no interrupts will be serviced. Leaving a HALT condition requires depressing the RUN/HALT switch on the system control panel or execute a RUN command at the IOP console.

CONDITION CODE RESULTS

- CC1: No change CC2: No change CC3: No change
- CC4: No change

- 1. HALT is a privileged instruction.
- 2. If the CPU halt trap is enabled, and the privileged bit is set, the execution of the halt instruction will cause a halt trap.
- 3. In the IPU the halted state may be terminated when the IPU receives a signal IPU (SIPU) trap from the CPU.
- 4. In the CPU and IPU, the receipt of a power down trap or IOP run command will cause the halt state to be terminated.



830303


WAIT

The execution of this instruction causes the central processing unit (CPU) to enter the idle mode and lights the wait indicator on the system control panel. Input/output or trap transfers and priority interrupt servicing continue. If an interrupt occurs during a wait condition, a return to the wait may occur after the interrupt is serviced.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

- 1. If there is an attempt to execute a WAIT with interrupts blocked, the system check trap will be generated.
- 2. If the WAIT instruction is the first instruction of a trap or interrupt software handler or the first instruction following a DAI or DACI a system check trap will occur. These sequences are defined as uninterruptable and therefore the WAIT state cannot be terminated.
- 3. If a trap or interrupt occurs while the CPU is in a WAIT state the old PSD of the TCB or ICB points to the starting address of the WAIT instruction.



830304

The assembler generates the no operation instruction following a halfword instruction in order to force the next instruction to start on a word boundary, if the next instruction is a word instruction. The NOP instruction is also used whenever there is a need for an executable instruction that does not alter the machine status.

CONDITION CODE RESULTS


CC1: No change CC2: No change CC3: No change CC4: No change

- 1. In the 32/67 CPU/IPU, if the NOP instructions are encountered in the right halfword, during sequential instruction execution the right halfword NOP is skipped and the halfword pair is treated as a single fullword. The execution time of this type of halfword pair is the execution time of the left halfword.
- 2. Since right halfword NOPs are skipped, if the left halfword instruction causes a trap or an interrupt occurs following the execution of the left halfword, the old PSD stored in the trap or interrupt TCB/ICB points to the next full word instruction unless the left halfword was a WAIT instruction.

		С		Ι			8				0				6																	
							1			1								INC	DEX						CAL	.L N	UM	BER	ł			
1	1	0	0		1	0	0	0	0	0	0	0	0	1	1	0																
0	1	2	3	;	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

The execution of the SVC instruction causes a trap to the trap vector location for relative priority level 6. Bits 16-19 are used to index the initial interrupt vector into one of up to 16 locations. The secondary vector address contained in the indexed location points to a SVC vector block the content of which should point to a trap subroutine (new PSD in words 2 and 3 of the vector block).

The contents of bits 20-31 are referred to as the call number. This call number serves as an identifier parameter for software use.



830305

CONDITION CODE RESULTS

CC1:	Zero
CC2:	Zero
CC3:	Zero
CC4:	Zero


As specified by the new PSD of the SVC TCB.

Condition code settings upon return to the next succeeding instruction depend upon action taken within the trap routine.

Gould CONCEPT 32/67 Reference Manual


Instruction Repertoire

6-377



The execution of this instruction causes certain operating characteristics of the central processing unit (CPU) to change as specified by the contents of R.

The contents of R are defined as follows:



CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change

CC4: No change

- 1. SETCPU is a privileged instruction.
- 2. The SETCUP should always be preceded by a RDSTS instruction and then either a ZBR or SBR to enable/disable the desired function.

	1	0				(0				0			9	9			$\overline{)}$	\square	[]	\square	Ĭ.]		\int	[]	\square		$\left \right $]	[]	\int	3	\square	$\left(\right)$	$\overline{)}$)	$\overline{)}$	
Γ								R)																														
0	0	0	[5	0	0				0	0	0	1	0	0	1		I	$\overline{)}$	\mathbb{R}	X	A	\square		$\overline{1}$	Ŧ	\square		Ŧ	\mathbb{Z}	\square	\mathbb{P}	3	[4	I	\square		3
0	1	2	;	3	4	5	6	7	8	9	10	11	12	13	14	15	1	6	17	18	3 1	9 2	20	21	2	22	23	24	1 :	25	26	2	:7	28	2	9	30	3	1

830307

This instruction places the current operational status of the central processing unit (CPU) into register R_D . The CPU status in register R_D is defined as follows:

Bit 0	=0	Unprivileged mode
	=1	Privileged mode
Bits 1-4		(Always zeros)
Bit 5	=0	Extended addressing disabled
	=1	Extended addressing enabled
Bit 6	=0	Base register mode disabled
	=1	Base register mode enabled
Bit 7	=0	Arithmetic exception trap disabled
	=1	Arithmetic exception trap enabled
Bit 8	=0	Map disabled
	=1	Map enabled
Bits 9-19		(Always zeros)
Bit 20	=1	Write control store write to enabled
	=0	Write control store write to disabled
Bit 21	=0	PROM mode enabled
	=1	Alterable Control Store mode enabled
Bit 22	=0	Floating Point Accelerator present and enabled
	=1	Floating Point Accelerator not present or disabled
Bit 23	=0	Privileged mode halt trap disabled
	=1	Privileged mode halt trap enabled
Bit 24	=0	Interrupts are unblocked
	=1	Interrupts are blocked
Bit 25	=0	Software traps are disabled
		(automatic trap halt is enabled)
	=1	Software traps are enabled
Bit 26	,	(Always zero)
Bit 27	=0	Processor = CPU
	=1	Processor = IPU
Bits 28-31	=	CPU/IPU Model
	=0	Gould CONCEPT 32/55
	=1	Gould CONCEPT 32/75
	=2	Gould CONCEPT 32/27
	=3	Gould CONCEPT 32/67
	=4	Gould CONCEPT 32/87
	=5-F	Not defined

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

ENABLE ARITHMETIC EXCEPTION TRAP 0008

0	0	0	8				
0 0 0	0 0 0 0	0 0 0 0	1 0 0 0				
0 1 2 3	4 5 6 7	8 9 10 11	12 13 14 15	16 17 18	19 20 21	22 23 24 25 2	6 27 28 29 30 31

830308


DEFINITION

This instruction sets bit 7 of the program status doubleword (PSD) to enable the arithmetic exception trap.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

DISABLE ARITHMETIC EXCEPTION TRAP 000E



DEFINITION

This instruction resets bit 7 of the program status doubleword (PSD) to disable the arithmetic exception trap.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

TRANSFER PROGRAM COUNTER TO BASE REGISTER 280C

Γ				2						8	3				Ι			0						(С					$\overline{)}$	$\overline{)}$	$\overline{)}$	[7	l	\mathcal{D}]	$\overline{)}$]	7	$\overline{)}$	[$\overline{)}$	/	/]	\overline{l}	$\overline{)}$]	[l]	7		[$\overline{)}$	7	2	[$\overline{)}$]	2	11
														R	в																																																	111111
E	0		0	I	1	0	Ι	1	(0			I				0		0		0	1	Ι	1		0	6	D		\mathcal{D}		\mathbb{S}		Ĺ]]	$\overline{2}$	4	$\overline{)}$	J	7	J	$\overline{)}$	7		/	X	[1	\overline{D}	3]	[2	X	[J	$\overline{)}$	7		7	110
(0	1	1		2	3		4	Ę	5		6		7		8	9		10)	11	12		13	1	4	1	5	1	6	1	7	1	8	1	9	2	20	2	21		2	2	2	3	2	24	:	25		26	3	2	7	2	8		29)	3	0	3	11	

DEFINITION

830310

TPCBR

d

This instruction transfers the contents of the program counter (PC) (bits 8-30 of program status doubleword) to bit position 8-30 of the base register specified by R_B . Bit positions 0-7 of specified register are set to zero.

SUMMARY OF EXPRESSION

 $(PSD_{8-30}) \rightarrow R_B 8-30$

 $Zeros \rightarrow R_B^{0-7}$

CONDITION CODE RESULTS

Condition codes remain unchanged.


NOTE

This instruction is used for the base register mode only.

BASE REGISTER MODE EXAMPLE

	cation: Il Instruction: anguage Coding:	1000 2A0C0000 (R _B =4) TPCBR 4
Before	PSD1 02001000	R _B 4 2468ABC1
After	PSD1 02001002	R _B 4 00001000

TRANSFER CONDITION CODES TO GPR 2804



DEFINTION

Transfer the contents of Condition Code bits CC1, CC2, CC3, and CC4 into bit positions 28-31 of the GPR specified by R.

SUMMARY OF EXPRESSIONS

 $(PSW_{1-4}) \rightarrow R_{28-31}$

Zeros \rightarrow R₀₋₂₇

CONDITION CODES

CC1: Unchanged CC2: Unchanged CC3: Unchanged CC4: Unchanged

NOTE

This instruction is valid in the base register mode only.

BASE REGISTER MODE EXAMPLE

Memory Location:	1000
Hexadecimal Instruction:	2A040000 (R=4)
Assembly Language Coding:	TCCR 4

Before	PSD1 22001000	GPR4 00003456
After	PSD1 22001002	GPR4 00000004

TRANSFER GPR TO CONDITION CODES 2805

			2							8					0				5					$\overline{)}$	$\sum_{i=1}^{n}$]	\int	$\overline{)}$	$\frac{1}{2}$	$\overline{)}$	\bigcirc	\int	\mathcal{D}	$\left \right $	Ì	$\overline{)}$	\mathcal{C}	$\overline{)}$)	$\overline{2}$	\sum	£	$\overline{)}$	$\overline{)}$	\sum	$\overline{)}$		$\sum_{i=1}^{n}$	11
												R																																					1111111
0	Ι	0)		1	0	1		0				Ι		0	0	0	0	1	0	Ι	1		Ł	$\overline{)}$	\mathbb{Z}	Ľ	$\overline{)}$	\mathbb{Z}	7		4	$\underline{\prime}$		Ĭ	$\overline{)}$	Ł	$\overline{)}$	1	\overline{N}		3	$\overline{2}$	X	$\overline{2}$	Ł	Ŋ		\mathbb{Z}
0		1		:	2	3	4	ł	5		6	7		8	9	10	11	12	13	14	4	15	16	6	17	1	в	19	20	0	21	2	22	2	3	24	1:	25	2	:6	27	7	28	2	29	3	0	3	1

DEFINITION

830313

TRCC

Transfers the contents of bit positions 28-31 of the GPR specified by R to the Condition Code field (bits 1-4) of the Program Status Doubleword (PSD).

SUMMARY OF EXPRESSIONS

 $(R_{28-31}) \rightarrow PSW_{1-4}$

CONDITION CODE RESULTS


CC1:	Bit 28 of R
CC2:	Bit 28 of R
CC3:	Bit 28 of R
CC4:	Bit 28 of R

NOTE

This instruction is used for the base register mode only.

BASE REGISTER MODE EXAMPLE

Memory Location: Hexadecimal Instr Assembly Languag	uction:	1000 2A050000 (R=4) TRCC 4
Before	PSD1 02001000	GPR4 00000004
After	PSD1 22001002	GPR4 00000004



CMC


đ

DEFINITION

Bits labeled 'Enable' of the word in the general purpose register (GPR) specified by R are loaded into the Cache Memory Control Register (CMCR) of the CPU. Bits labeled 'Init' are used to control selective initialization of the corresponding cache memory bank using the patterns shown in note 4. A 'I' in a bit position enables the operation. The control of the operation is independent of whether the units are on or off line as specified by the enable bits.


Bit 31 disables (0) or enables (1) the use of cache on instruction fetches. When bit 31 is off (0) instruction fetches bypass cache but memory return transfers (MRT) update cache.

GPR SPECIFIED BY R



NOTES

- 1. CMC is a privileged instruction.
- 2. This instruction is for use by diagnostics and not for dynamic switching on/off line of cache units.
- 3. System reset initializes, enables and sets online both banks 0 and 1.
- 4. When cleared the cache RAMs contain undetermined data patterns.
- 5. If a bank is off, it must be initialized before it is enabled.



DEFINITION

This instruction causes the contents of the general purpose register (GPR) specified by R_{D} to be transferred to the shared memory control logic of the CPU.

SUMMARY EXPRESSION

 $R_{D}(1-12) \rightarrow SMCL$

CONDITION CODE RESULTS

No change.

NOTES

- 1. SMC is a privileged instruction.
- 2. The format of R_D is as follows:


															$\left(\right)$	[]	X	[]	()	[$\left(\right)$	()	\mathcal{X}	$\left(\right)$	[]	$\left(\right)$	$\left(\right)$	Y	//	$\left(\right)$	$\left(\right)$	[]	[[]	$\langle \rangle$		$\left(\right)$	$\ $	[]	\mathbb{Z}
	S			IPPE OUN			R & L			OWE																													
													\square	X	[]	\Box	X	$\left(\right)$	\square	I	[]	\square	\mathcal{X}	X	[]	\square	\mathcal{X}	X	\square	\square	X	$\left(\right)$	()	λ	Y	()	\square	X	\square
0	1	2	3	4	5	6	7	8	9	10	11	12	1:	3	14	1!	5	16	17	, ,	18	19	20) :	21	22	2 2	3	24	25	5 2	26	27	28	8	29	30) 3	31

- 3. Bit 1 enables Shared Memory and Read and Lock within shared boundaries:
 - Bit 1 = 0 Disable Memory Sharing (Bits 2-6, 8-12 disregard)
 - = 1 Enable Memory Sharing (Bit 2-6, 8-12 provide upper and lower boundaries of Shared Memory)
- 4. Bits 8-12 specify the MSB's of the 24 bit Real Memory Address at which memory sharing is to begin. Bits 2-6 specify the MSB's of the 24 bit Real Memory Address at which memory sharing ends.

- 5. Bit 7 enables Memory Read & Lock to all memory
 - Bit 7 = 0 Disable Read & Lock for non-shared memory
 - = 1 Enable Read & Lock for all memory
- 6. Bit 7 must be set (Rd and Lk) for all CPU/IPU configurations.
- 7. Read and Lock causes SBM and ZBM to operate using memory (not cache) and prevents a second processor from accessing the target memory location for the duration of the SBM or ZBM instruction.
- 8. Shared memory boundaries cause the processor to turn-off cache and use memory for all memory accesses within the shared memory boundaries.
- 9. Shared memory boundaries must include all shared memory that can not echo memory writes from external ports to the processor cache.

Lower Bound	Upper Bound	Lower Bound	Upper Bound
Bits 8-12	Bits 2-6	Address (Hex)	Address (Hex)
00000	00000	000000	07FFFC
00001	00001	080000	0FFFFC
00010	00010	100000	17FFFC
00011	00011	180000	1FFFFC
11110	11110	F00000	F7FFFC
11111	11111	F80000	FFFFFC
11111	00000	000000	FFFFFC

LOWER AND UPPER BOUND SELECTION EXAMPLE



DEFINITION

When the SIPU instruction is executed in the CPU the IPU trap is set in the IPU; when it is executed in the IPU the IPU trap is set in the CPU. The trap to the CPU is deferred if interrupts are blocked.

CONDITION CODE RESULTS

No change

ASSEMBLY LANGUAGE CODING

SIPU

NOTE

SIPU is an unprivileged instruction.

Instruction Repertoire

This page intentionally left blank

6.2.13 Interrupt Control Instructions

The interrupt control instructions are privileged instructions that control the interrupt functions of the CPU. The interrupt control instructions for nonextended I/O and RTOM interrupts (class 3 and class E protocols) will enable, disable, request, activate, or deactivate the interrupt operations to be performed on the priority level addressed. However, the interrupt control instructions for extended I/O channels (class F protocol) will enable, disable, activate, or deactivate operations from the CPU to an addressed channel. The other instructions in this group block or unblock external interrupts to the CPU. Interrupt control requests to the IPU are trapped as an undefined IPU instruction trap.

6.2.13.1 INSTRUCTION FORMAT

Three special formats are used by the interrupt control instructions to accommodate the performance of these variations. The non-extended I/O instructions in this class have the same primary operation code of all ones, but each must designate the applicable interrupt priority level and contain an augmenting op code that corresponds to the specific instruction. The format used is as follows:

	PRIORITY LEVEL	AUG		
1 1 1 1 1 1			0 0 0 0 0 0	0000000000
0 1 2 3 4 5	6 7 8 9 10 11 12	13 14 15	16 17 18 19 20 21 22	23 24 25 26 27 28 29 30 31
				830361
Bits 6-12	Binary priority	level nu	mber of the relevan	t interrupt

- Bits 13-15 Augmenting operation code
- Bits 16-31 Unassigned

The channel-related interrupt control instructions (class F protocol), likewise, have the same primary operation code of all ones. However, the format used contains a channel address, a subaddress, an augment code, and a GPR designator, in addition to a subordinate op code in bits 9 through 12. The format is as follows:

	R	SUB OP CODE	AUG			СН	ANN	IEL				SU	BAD	DR	ESS		
1 1 1 1 1 1	TT			0													
0 1 2 3 4 5 6	678	9 10 11 12	13 14 15	16	17 1	8 19	20	21	22 23	24	25	26	27	28	29	30	31
																830	353

- Bits 6-8 The R field, if nonzeoro, specifies a general purpose register the contents of which will be added to the channel and subaddress field (bits 16-31) to form the logical channel and subaddress.
- Bits 9-12 The subordinate operation code (SUB OP)
- Bits 13-15 The augment code
- Bits 16-31 A constant representing the logical channel and subaddress field. If the R field is zero, only the channel and subchannel fields will be used
- Bits 16 Always zero

The block/unblock instructions for external interrupts use a halfword format that is all zeros in bits 0 through 11, and actually differ only in bit 15 of the four-bit designator contained in bits 12 through 15 (either hexadecimal 6 or hexadecimal 7).


														$\ $				$\ $			\mathbb{S}
0 0 0 0	0 0 0	0 0	0 0 0	0 1 1				\mathcal{N}	\square					\parallel	\square		\square	$\overline{\mathcal{N}}$	\mathcal{A}	X	\mathbb{Z}
0 1 2 3	456	78	9 10 11	12 13 14	15	16 1	7 18	19	20	21	22	23	24	25	26	27	28	29	30	3	1
																			830)35(8

6.2.13.2 CONDITION CODE

Most interrupt control instructions leave the condition codes unchanged. Descriptions of the channel-related interrupt control instructions each contain specific comments on condition code disposition.

NOTE

Class F inerrupt instructions are not included in this section, but are shown in the Extended I/O (class F) section.



The priority interrupt level specified by the priority level field (bits 6-12) in the instruction word (IW) is conditioned to respond to an interrupt signal. If bit position 0 of the PSD is reset to zero (unprivileged state), execution of this instruction will generate the privilege violation trap.

NOTES

- 1. Any stored requests for the specified level are eligible to become active.
- 2. Traps are always enabled.
- 3. This instruction has no affect on levels assigned to class F I/O and is treated as NOP for such levels.
- 4. EI is a privileged instruction.
- 5. In the IPU, EI may be used with class 6 or B interrupts otherwise an undefined IPU trap occurs.

CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

ASSEMBLY LANGUAGE CODING

EI level

F			С				0				2																	
				PR	IOR	ITY	LE	VEL 1									-											
1 1 1 1	1	1			1		Ĭ			0	1	0	0	0	0	0	0	0	0	0	0	0	. 0	0	0	0	0	0
0 1 2 3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

An interrupt request signal is applied to the interrupt level specified by the priority level field (bits 6-12) in the instruction word (IW). This signal simulates the signal generated by the internal or external condition connected to the specified level. If bit position 0 of the PSD is reset to zero (unprivileged state), execution of this instruction will generate the privilege violation trap. The interrupt request signal is stored in the specified level whether or not it is enabled and/or active.

NOTES

- 1. For RIs on levels 0 or 1, the RTOM jumpers select either that levels 0 and 1 are enabled, or that software enables are required.
- 2. This instruction has no affect on levels assigned to class F I/O and is treated as NOP for such levels.
- 3. RI is a privileged instruction.
- 4. In the IPU, RI may be used with class 6 or B interrupts otherwise an undefined IPU trap occurs.

CONDITION CODE RESULTS

- CC1: No change CC2: No change CC3: No change
- CC4: No change

ASSEMBLY LANGUAGE CODING

RI level

ACTIVATE INTERRUPT FC03

		F				С			(0			1 3	3																	
						F	PRIC	RIT	YL	EVE	ËL		An of the contraction of	AL CO	JG DE																
1	1	1	1	1	1								0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

830319

A signal is applied to set the active condition in the priority interrupt level specified by the priority level field (bits 6-12) in the instruction word (IW). The active level is set in the specified level whether or not that level is enabled. This condition prohibits this level and any lower levels not already in service from being serviced until this level is deactivated. However, request signals occurring at this or lower levels are stored for subsequent servicing. If bit position 0 of the PSD is reset to zero (unprivileged state), execution of this instruction will generate the privilege violation trap.

NOTES

- 1. This instruction has no affect on levels assigned to class F I/O and is treated as NOP for such levels.
- 2. AI is a privileged instruction.
- 3. In the IPU, AI may be used with class 6 of B interrupts otherwise an undefined IPU trap occurs.

CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

ASSEMBLY LANGUAGE CODING

AI level

		۴	:		Τ		(с				0			1																		
									PRIORITY LEVEL						AUC OD						-												
1	Ι	1	1	1		1	1	J:	\mathbb{O}	N	÷.	}	٢	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0		1	2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The priority interrupt level specified by the priority level field (bits 6-12) in the instruction word (IW) is disabled and will not respond to an interrupt signal. If bit position 0 of the PSD is reset to zero (unprivileged state), execution of this instruction will generate the privilege violation trap. The active state of the interrupt is not affected.

NOTES


- 1. Any unserviced request signal at this level is cleared by execution of this instruction.
- 2. Traps are always enabled.
- 3. This instruction has no affect on levels assigned to class F I/O and is treated as NOP for such levels.
- 4. DI is a privileged instruction.
- 5. In the IPU, DI may be used with class 6 or B interrupts otherwise an undefined IPU trap occurs.

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change

ASSEMBLY LANGUAGE CODING

DI level



DEFINITION

A signal is applied to reset the active condition in the priority interrupt level specified by the priority level field (bits 6-12) in the instruction word (IW). The specified level is set inactive whether the level is enabled or disabled. Execution of the deactivate interrupt instruction does not clear any request signals on the specified level or any other level. If bit position 0 of the PSD is reset to zero (unprivileged state), execution of this instruction will generate the privilege violation trap.

NOTES

- 1. This instruction has no affect on levels assigned to class F I/O and is treated as a NOP for such levels.
- 2. DAI and the following instruction are executed as an uninterruptible pair.
- 3. DAI is a privileged instruction.
- 4. In the IPU, DAI may be used with class 6 of B interrupts otherwise an undefined IPU trap occurs.

CONDITION CODE RESULTS

- CC1: No change
- CC2: No change
- CC3: No change
- CC4: No change

ASSEMBLY LANGUAGE CODING

DAI level

BLOCK EXTERNAL INTERRUPTS 0006

Γ			0					(0				0			(6		6]	$\left(\right)$	\square	$\overline{)}$]	\mathbb{Z}	$\overline{)}$	\bigcirc	$\overline{)}$]]		$\overline{)}$]	//	$\underline{)}$	$\overline{)}$	4	$\overline{)}$	$\overline{)}$	\int	$\overline{)}$	\mathcal{C}]
																																											1111111
L	0	0	Ι	0	0	C)	0	0	0	0	0	0	0	0	1	1	0	E	\exists	Ŋ	\overline{k}	I	Ĵ	\mathbb{Z}	Ŧ	Ĵ	9	Ŧ	\Box		Ŧ	\Box		Ł	$\overline{\mathcal{D}}$	2	3	\overline{D}	\mathbb{Z}	\mathbb{Z}	\sum]
(0	1		2	3	4		5	6	7	8	9	10	11	12	13	14	15	1	6	17	1	3	19	20) 2	21	2:	2 2	23	24	1 :	25	26	5 :	27	28	8 :	29	30	0	31	

DEFINITION

The execution of this instruction prevents the CPU from sensing all interrupt requests generated by the I/O channel and RTOM or IOP. Also the IPU and console attention traps are inhibited.

CONDITION CODE RESULTS

CC1:	No change
CC2:	No change
CC3:	No change
CC4:	No change


ASSEMBLY LANGUAGE CODING

BEI

NOTES

- 1. BEI is a privileged instruction.
- 2. Causes an undefined IPU trap if executed in the IPU.

UNBLOCK EXTERNAL INTERRUPTS 0007



DEFINITION

830323

Gould CONCEPT 32/67 Reference Manual

The execution of this instruction allows the central processing unit to sense all interrupt requests generated by the I/O channel and RTOM or IOP.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

ASSEMBLY LANGUAGE CODING

UEI

NOTES

- 1. UEI is a privileged instruction.
- 2. This instruction may be executed in the IPU.

6.2.14 Input/Output Instructions

The input/output (I/O) instructions consist of two distinct groups. In the first group, the command device (CD) and test device (TD) instructions provide the capability to conduct command and test operations to peripheral devices. These two instructions cause a 16-bit "function code" to be sent to the peripheral device specified by the device number. In the second group, I/O instructions provide various other capabilities as designated by each subordinate operation code.


6.2.14.1 COMMAND DEVICE AND TEST DEVICE

The following instruction format is used for the command device and test device instructions only:

OP CODI	E			DEV				-						F	UN	стю	ON (COD	E								
0 1 2 3	45	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Bits 0	Bits 0-5 Operati																									830	352
Bits 6	-12	Per	iph	nera	al c	lev	ice	id	ent	tify	ving	g ni	um	ber	•												
Bits 1	Bits 13-15 Augmenting of										on	cod	le														
Bits 1	6-31			16-	bit	"fı	JUC	tic	n"	со	de																

During execution of a test device instruction, the condition code is set to indicate the result of the test being performed. The command device instruction leaves the current condition code unchanged.

COMMAND DEVICE FC06



DEFINITION

The contents of the command code field (bits 16-31) are transferred to the device controller channel (DCC) specified by the device address contained in bit positions 6-12 of the instruction word.

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

ASSEMBLY EXAMPLE

	Addr <u>Code</u>	Command
CD	X'7A', X'8000'	Output data to device 7A
CD	X'78', X'9000'	Input data from device 78

NOTES

- 1. This instruction is for class 3 and class E I/O processors only.
- 2. If a CD instruction to a class F channel is attempted, a system check trap will occur.
- 3. CD is a privileged instruction.
- 4. This instruction in IPU is only for class B (interval timer), otherwise the IPU interprets it as an undefined IPU instruction.

CD

n,b

		F				(0				0			Ę	5																	
								DE	VICE		DR	ESS					TE	ST	COL	DE												
1	1	1		1	1	1								1	0	1																
0	1	2	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The contents of the test code field (bits 16-19) are transferred to the device controller channel (DCC) specified by the device address contained in bit positions 6-12 of the instruction word. The device test defined by the test code is performed in the DCC, and the test results are loaded into condition code bits 1-4 ($CC_{1-\mu}$).

A TD having a unique test code is available with most peripheral devices. Execution of a TD with this code causes a snapshot of all device and DCC status to be stored in memory. The individual peripheral device reference manuals define the operation of this instruction with each device.

CONDITION CODE RESULTS

Test results defined for specific peripheral device (refer to Figure 5-7).

ASSEMBLY EXAMPLE

	Dev Comm <u>Addr</u> <u>Code</u>	Command
TD	X'10', X'8000'	Request the controller status for unit 10
TD	X'10', X'2000'	Request the device status for unit 10

NOTES

- 1. This instruction is for class 3 and class E I/O processors only.
- 2. If a TD instruction to a class F channel is attempted, a system check trap will occur.
- 3. TD is a privileged instruction.
- 4. This instruction in IPU is only for class B (interval timer), otherwise the IPU interprets it as an undefined IPU instruction.

6.2.15 Class F I/O Instructions

											Ι																								
		c)P	СС	DDE	E				R			SUE	3 0	P			AUG ODI					сн	ANI	NEL					s	UBA		RES	SS	
1		1	ľ	1	1	1	Τ	1									1	1	1	0															
0)	1	:	2	3	4		5	6	7	8	9	10) 1	1	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

All class F I/O instructions will be in the following format:

OP CODE, bits 0-5, and AUG CODE, bits 13-15, must contain ones. The R field (bits 6-8), if nonzero, specifies a general purpose register the contents of which will be added to the channel and subaddress field (bits 16-31) to form the logical channel and subaddress. If R is specified as zero, only the channel and subaddress fields will be used. The format of the computed logical channel and subaddress is:

																	LO	GIC	CAL	сни	ANN	EL				S	UBA	ADD	RES	S	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
																														830	362

The subaddress will be ignored by the channel if the operation does not apply to a controller or device.

The sub op field (bits 9-12) specifies the type of operation that is to be performed as described below:

Bits 9-12	Sub op
0 0 0 0 - X'0'	Unassigned
0 0 0 1 - X'1'	Unassigned
0 0 1 0 - X'2'	Start I/O (SIO)
0 0 1 1 - X'3'	Test I/O (TIO)
0 1 0 0 - X'4'	Stop I/O (STPIO)
0 1 0 1 - X'5'	Reset channel (RSCHNL)
0 1 1 0 - X'6'	Halt I/O (HIO)
0 1 1 1 - X'7'	Grab controller (GRIO)
1 0 0 0 - X'8'	Reset controller (RSCTL)
1 0 0 1 - X'9'	Enable write channel WCS (ECWCS)
1 0 1 0 - X'A'	Unassigned
1 0 1 1 – X'B''	Write channel WCS (WCWCS)
1 1 0 0 - X'C'	Enable channel interrupt (ECI)
1 1 0 1 - X'D'	Disable channel interrupt (DCI)
1 1 1 0 - X'E'	Activate channel interrupt (ACI)
1 1 1 1 - X'F'	Deactivate channel interrupt (DACI)

NOTES

- 1. In CPU, the channel must be ICL'd as Class F.
- 2. Condition Codes must be tested after each instruction.
- 3. CD, TD, EI, DI, AI, DAI, and RI cannot be executed to a class F channel.
- 4. Class F I/O instructions are all privileged instructions.
- 5. If these instructions are executed for other than Class F I/O devices/channels, a system check trap will occur.
- 6. In IPU, the channel must be ICL'd as class 7.

		F				с				1				7																	
	0	P CC	DDE				R			SI	0			AUG ODI					СН	ANN	IEL					รบ	BAC	DDR	ESS		
1	1	1	1	1	1				0	0	1	0	1	1	1	0															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

SIO

S,V

DEFINITION

Start I/O (SIO) will be used to begin I/O execution or to return appropriate condition codes and status if I/O execution could not be accomplished.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as SIO.
- Bits 13-15 Specifies the augment code.
- Bits 16-31 Specifies the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

CC1 CC2 CC3 CC4

			<u> </u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored (SIO rejected)
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

SIO R, '(Constant)

NOTE

- 1. Condition codes, after execution of a SIO, will be set and can be tested by a subsequent conditional branch instruction to ascertain if the I/O was accepted.
- 2. Start I/O is a privileged instruction.

Instruction Repertoire

		F	:		Ι		(;		Ι		1	1				F																	
		OF	, C	OD	E				R				т	10			AU(COD					СІ	HAN	INEL	-				รบ	BAC	DR	ESS		
1	1	Τ	1	1	Ι	1	1			Ι		0	0	1	1	1	1	1	0															
0	1		2	3		4	5	6	7		8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Test I/O (TIO) will be used to test the controller state and to return appropriate condition codes and status reflecting the state of the addressed controller and/or device. Channel implementation will dictate the depth to which the channel must test to determine current state.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as TIO.
- Bits 3-15 Specifies the augment code.
- Bits 16-31 Specifies a constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

TIO R '(Constant)

NOTE

- 1. Condition codes, after execution of the TIO, will be set and can be tested by a subsequent conditional branch instruction to ascertain channel/controller/device state.
- 2. Test I/O is a privileged instruction.

Instruction Repertoire

		F			(с			2	2			-	7																	
	C	OP (COD	E			R		s	TPI	0								сни	ANN	EL					SU	BAD	DR	ESS		
1	1	1	1	1	1				0	1	0	0	1	1	1	0															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Stop I/O (STPIO) terminates the current I/O operation after the completion of the action specified by the current IOCD. The STPIO applies only to the addressed subchannel, its only function is to suppress command and data chain flags in the current IOCD.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then the contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as STPIO.
- Bits 13-15 Specifies the augment code.
- Bits 16-31 Specifies a constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

STPIO R, '(Constant)'

- 1. Condition codes, after execution of a STPIO, will be set and can be tested by a subsequent conditional branch instruction to ascertain channel/controller/device state.
- 2. Stop I/O is a privileged instruction.

			F	=				C)				2			-	7																	
			0	PC	ODI	E				R		1	RSCI	HNL			AUC OD					С⊦	IAN	NEL	-				SU	BAD	DRI	ESS		
I	1	1	Ι	1	1	1	ŀ	1				0	1	0	1	1	1	1	0															
	0	1		2	3	4	1	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Reset channel (RSCHNL) causes the addressed channel to cease and reset all activity and to return to the idle state. The channel will also reset the subchannels. No controller or device will be affected. Any requesting or active interrupt level will be reset.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as RSCHNL.
- Bits 13-15 Specifies the augment code.
- Bits 16-31 Specifies the constant that will be added to the contents of R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	1	0	Channel inoperable or undefined
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

RSCHNL R, '(Constant)'

NOTE

- 1. Condition codes, after execution of a RSCHNL, will be set and can be tested by a subsequent conditional branch instruction to ascertain channel/controller/device state.
- 2. Reset channel is a privileged instruction.
- 3. The channel remains busy for an extended period of time following RSCHNL.

6-409

F		(С				3				7																	
OP CODE				R			н	0			AUG OD	-				сн	AN	NEL					SUE	BAD	DRI	ESS	,	
1 1 1 1	1	1				0	1	1	0	1	1	1	0															
0 1 2 3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Halt I/O (HIO) causes an immediate but orderly termination in the controller. The device end condition will notify the software of the actual termination in the controller, thus indicating its availability for new requests. If the Halt I/O caused the generation of status relating to the terminated I/O operation, then the device end condition for the termination of the I/O operation will be the only device end condition generated.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as HIO.
- Bits 13-15 Specifies the augment code.
- Bits 16-31 Specifies the constant that will be added to the contents of R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

HIO R, '(Constant)'

- 1. Condition codes, after execution of the HIO, will be set and can be tested by a subsequent conditional branch instruction to determine if the HIO was successfully executed.
- 2. Halt I/O is a privileged instruction.

F	(>		3				F																
OP CODE	:	R			GRI	0	1		-				сн	AN	NEL				SL	JBAI	DDR	ESS		
1 1 1 1	1 1			0	1	1 1	1	1	1	0														
0 1 2 3	4 5	67	8	9	10 1	1 12	13	14	15	16	17	18	19	20	21	22 23	24	25	26	27	28	29 3	30 3	1

DEFINITION

Grab controller (GRIO) will cause the addressed controller to release itself from the currently assigned channel and to reserve itself for the grabbing channel.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as GRIO.
- Bits 13-15 Specifies the augment code.
- Bits 16-31 Specifies the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

GRIO R, '(Constant)'

- 1. Condition codes, after execution of a GRIO, will be set and can be tested by a subsequent conditional branch instruction to determine if the GRIO was successfuly executed.
- 2. Grab controller is a privileged instruction.

		F	:				С			4				7	,																	
								R			RSC	TL			AUC OD					СН	ANN	IEL				1	SUB	ADI	ORE	SS		
1	ŀ	1	1	1	1	1				1	0	0	0	1	1	1	0															
0	1		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Reset controller (RSCTL) causes the addressed controller to be completely reset. In addition, the subchannel and all pending and generated status conditions are cleared.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress fields to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as RSCTL.
- Bits 13-15 Specifies the augment code.
- Bits 16-31 Specifies the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status Channel busy
õ	Ö	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

RSCTL R, '(Constant)'

- 1. Condition Codes, after execution of a RSCTL, will be set and can be tested by a subsequent conditional branch instruction to determine if the RSCTL was successfully executed.
- 2. Reset controller is a privileged instruction.

This page intentionally left blank

Gould CONCEPT 32/67 Reference Manual

F		С				4			F	:																	
OP CODE	E		R			EC	vcs			AUG ODI				c	на	NNE	L				:	SUB	ADI	DRE	SS		
1 1 1 1	1 1				1	0	0	1	1	1	1	0															
0 1 2 3	45	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Enable channel WCS load (ECWCS) sets an interlock within the central processing unit (CPU) to enable the loading of WCS. The ECWCS must be the first instruction of a twoinstruction sequence the second instruction being WCWCS.

Bits 0-5	Specifies the operation code.
Bits 6-8	Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
Bits 9-12	Specifies the operation as ECWCS.
Bits 13-15	Specifies the augment code.
Bits 16-31	Specifies the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0 0 0 0 0 0	0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	Request activated, will echo status Channel busy Channel inoperable or undefined Subchannel busy Status stored Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

NOTES

- 1. Condition codes after the execution of the ECWCS instruction will be set and can be tested by a subsequent conditional branch instruction to ascertain whether the ECWCS instruction was successfully executed.
- 2. ECWCS is a privileged instruction.

		F	=				(2				5				F																	
		C)P C	:01	DE				R		1	wcw	ICS			AUC COD				(СНА	NN	EL					SUE	AD	DRE	SS		
1	Ι	1	1	ŀ	1	1	1				1	0	1	1	1	1	1	0															
0		1	2	:	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

Write channel WCS (WCWCS) causes the loading of the channel WCS. The WCWCS must be the second of an instruction pair executed to the class F I/O controller, the first being ECWCS; no other I/O instructions to the class F I/O controller to be loaded can intervene.

- Bits 0-5 Specifies the operation code.
- Bits 6-8 Specifies a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specifies the operation as WCWCS.
- Bit 13-15 Specifies the augment code.
- Bits 16-31 Specifies a constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, bits 16-31 alone will be used to specify the logical channel and subaddress.

CONDITION CODE RESULTS


<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status


NOTES

- 1. The information that is required by the WCS load will be passed to the class F I/O controller by a parameter list. The IOCD address location specified for this controller will be initialized by software prior to the execution of this instruction. The subaddress field will be ignored. The IOCD format is shown overleaf.
- 2. If the WCWCS instruction is not preceded by an ECWCS instruction, a system check trap will occur.
- 3. WCWCS is a privileged instruction.

WCWCS

IOCD FORMAT FOR CLASS F I/O WCS





Γ			F	:				С				6					7																	
		(DР	, C(DD	Ξ			R			EC	21				AUG OD					СН	ANN	IEL					s	UBA	٩DD	RES	ss	
1		1	ľ	1	1	1	1				1	1	0	C	7	1	1	1	0								0							
(D	1		2	3	4	5	6	7	8	9	10	1.	1	2	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

830336

The enable channel interrupt enables the addressed channel to request interrupts from the CPU.

- Bits 0-5 Specify the operation code (all ones).
- Bits 6-8 Specify a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the logical channel and subaddress.
- Bits 9-12 Specify the operation as ECI.
- Bits 13-15 Specify the augment code (all ones).
- Bits 16-31 Specify the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, the constant alone will be used to specify the logical channel and subaddress.

NOTES

- 1. Condition codes after execution of the ECI will be set and can be tested by a subsequent conditional branch instruction to determine if the ECI was accepted by the channel.
- 2. In CPU, if this instruction is executed for other than a Class F I/O device channel, an undefined instruction trap will occur.
- 3. ECI is a privileged instruction.
- 4. The subaddress is not relevant for this instruction.
- 5. In the IPU, if this instruction is executed for other than class 7 an undefined IPU trap occurs.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

ECI R, '(Constant)'

DCI	
s,v	

ľ			F	:					с				6				F																	
			OF	P C(וסכ	E				R			D	CI			AUG ODI					Сŀ	IAN	NEL					SUE	BAD	DRE	ESS		
	1	1		1	1	Ι	1	1			Γ	1	1	0	1	1	1	1	0															
	0	1		2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

830337

The disable channel interrupt causes the addressed channel to be disabled from requesting interrupts from the CPU.

- Bits 0-5 Specify the operation code (all ones).
- Bits 6-8 Specify a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specify the operation as DCI.
- Bits 13-15 Specify the augment code (all ones).
- Bits 16-31 Specify the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, the constant alone will be used to specify the logical channel and subaddress.

NOTES

- 1. Condition codes after execution of the DCI will be set and can be tested by a subsequent conditional branch instruction to determine if the DCI was accepted.
- 2. In CPU, if this instruction is executed for other than a Class F I/O device channel, an undefined instruction trap will occur.
- 3. DCI is a privileged instruction.
- 4. This instruction does not clear pending requests.
- 5. The subaddress is not relevant for this instruction.
- 6. In IPU, if this instruction is executed for other than class 7 and undefined IPU trap occurs.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

DCI R, '(Constant)'

ACTIVATE CHANNEL INTERRUPT FC77

F				С				7				7																	
OP CC	DDE	E			R			۵	CI								сн	ANI	NEL					su	BA	DDR	ESS	5	
1 1 1	1	1	1				1	1	1	0	1	1	1	0															
0 1 2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The activate channel interrupt will cause the addressed channel to begin actively contending with other interrupt levels, causing a blocking of its level, and all lower priority levels, from requesting an interrupt. If a request is currently pending in the channel, the request interrupt is removed but the interrupt level remains in contention.

- Bits 0-5 Specify the operation code (all ones).
- Bits 6-8 Specify a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specify the operation as an ACI.

Bits 13-15 Specify the augment code (all ones).

Bits 16-31 Specify a constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, the constant alone will be used to specify the logical channel subaddress.

NOTES

- 1. Condition codes, after execution of the ACI, will be set and can be tested by a subsequent conditional branch instruction to determine if the ACI was accepted by the channel.
- 2. In CPU, if this instruction is executed for other than a Class F I/O device channel, an undefined instruction trap will occur.
- 3. ACI is a privileged instruction.
- 4. The subaddress is not relevant for this instruction.
- 5. In IPU, if this instruction is executed for other than class 7 an undefined IPU trap occurs.

CONDITION CODE RESULTS

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	
0	0	0	0	Request activated, will echo status
0	0	0	1	Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status
				-

ASSEMBLY LANGUAGE CODING

ACI R, '(Constant)'

ACI

830335

DEACTIVATE CHANNEL INTERRUPT FC7F

830338

		f	=					С				7				F																	
		(ЭP	СС	DDE	E			R			DA	CI			AUG ODI					СН	ANN	IEL					รเ	JBA	DDF	RES	5	
1	Τ	1	1		1	1	1				1	1	1	1	1	1	1	0															
0		1	2		3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

DEFINITION

The deactivate channel interrupt will cause the addressed channel to remove its interrupt level from contention. If a request interrupt is currently queued, the deactivate will cause the queued request to actively request if the channel is enabled.

- Bits 0-5 Specify the operation code (all ones).
- Bits 6-8 Specify a general purpose register; if this GPR is not R0, then its contents will be added to the channel and subaddress field to form the effective logical channel and subaddress.
- Bits 9-12 Specify the operation as DACI.
- Bits 13-15 Specify the augment code (all ones).
- Bits 16-31 Specify the constant that will be added to the contents of the GPR specified by R to form the effective logical channel and subaddress. If R is zero, the constant alone will be used to specify the logical channel and subaddress.

NOTES

- 1. Condition codes after execution of the DACI will be set and can be tested by a subsequent conditional branch instruction to determine if the DACI was successfully executed.
- 2. In CPU, if this instruction is executed for other than a Class F I/O device channel, an undefined instruction trap will occur.
- 3. The DACI and following instruction are executed as an uninterruptible pair.
- 4. DACI is a privileged instruction.
- 5. The subaddress is not relevant for this instruction.
- 6. In IPU, if this instruction is executed for other than class 7 an undefined IPU trap occurs.

CONDITION CODE RESULTS

<u>CC1</u> <u>CC2</u> <u>CC3</u> <u>CC4</u>

0 0	0	0	0	Request activated, will echo status Channel busy
0	0	1	0	Channel inoperable or undefined
0	0	1	1	Subchannel busy
0	1	0	0	Status stored
0	1	0	1	Unsupported transaction
0	1	1	0	Unassigned
0	1	1	1	Unassigned
1	0	0	0	Request accepted and queued, no echo status

ASSEMBLY LANGUAGE CODING

DACI R, '(Constant)'

6.2.16 Alterable Control Storage/Writable Control Storage Instructions

Alterable control storage (ACS) comprises a $4K \ge 64$ bit RAM bank which may be utilized to dynamically modify or 'patch' CPU microcode. Writable control storage (WCS) is used with the CPU. WCS consists of two banks of $4K \ge 64$ bit RAMs and is used to supplement firmware in the CPU.

6.2.16.1 INSTRUCTION FORMAT

The CPU associated WCS format is as follows:

OP CODE	R _D R _S AUG	G CODE
0 1 2 3 4 5 6	7 8 9 10 11 12 1	3 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Bits 0-5	Define the opera	ation code. 830585
Bits 6-8	Varies in usage a	as follows:
	Instruction	Usage
	WWCS	Specifies the register containing the ACS/WCS address.
	RWCS	Specifies the register containing the logical address in main memory that is to receive ACS/WCS contents.
Bit 9-11	Varies in usage a	as follows:
	Instruction	Usage
	WWCS	Specifies the register containing the logical address in main memory containing the information to be loaded into ACS/WCS.
	RWCS	Specifies the register containing the ACS/WCS address.
Bits 12-15	Define the augm	nenting operation code.
Bits 16-31	Not used. This i	is a halfword instruction.

6.2.16.2 CONDITION CODE


See the individual WCS instructions for specific code results.

6.2.16.3 WCS PROGRAMMING

Programming the CPU associated WCS is accomplished by the use of the Write WCS (WWCS) instruction. The contents of the WCS are in the form of microinstructions, which are used to augment the firmware in the CPU. It is beyond the scope of this publication to provide the microinstruction techniques used in the implementation of WCS.


The WCS is organized in 64 bits by 4K modules, allowing up to two modules to be used (8K x 64 bits). Reading or writing WCS is accomplished by alternately placing the first 32-bit word in the first 32 bits and then the second 32-bit word in the second 32 bits. A graphic representation of the Read/Write sequence is shown in Figure 6-5.

Accessing the CPU associated WCS is accomplished through the use of the Jump to WCS (JWCS) instruction. More complete information of the programming of the WCS is contained in the Writable Control Storage Users Manual 310-000980-000.






JUMP TO WRITABLE CONTROL STORAGE FA08



BASE REGISTER FORMAT



NONBASE REGISTER FORMAT

DEFINITION

This instruction causes an unconditional branch into WCS at the location specified by the effective WCS address.

The WCS effective address is detremined after indirection or indexing has been resolved. The effective WCS address must be in the range of:


 $1000_{\rm H} \le {\rm WCS}_{\rm EA} \le 2{\rm FFF}_{\rm H}$

If the effective WCS address is not within the above limits or if the WCS option is not present an address specification trap will occur. JWCS is an unprivileged instruction.

CONDITION CODE RESULTS

Condition codes may or may not be changed by the WCS microcode.

READ WRITABLE CONTROL STORAGE 000B



DEFINITION

The "Microword" in the PROM/ACS/WCS location specified by the address contained in Rs is accessed and transferred to the main memory location specified by the logical address contained in the GPR specified by R_D . The contents of R_D must be a logical word address that specifies the first word of a double word in main memory. F and C bits are ignored. The contents of R_S must be a valid PROM/ACS/WCS address in bits 16-31. If the PROM/ACS/WCS address specified by R_S bit 0=0, then the microword will be read from the PROM. If the PROM/ACS/WCS address is $< 1000_{\rm H}$ and R_S bit 0=1, then the microword will be read from ACS. If the PROM/ACS/WCS address is $< 1000_{\rm H}$ then the microword will be read from WCS. Reads from PROM/ACS/WCS can be made while in PROM or ACS modes.

CONDITION CODE RESULTS

The condition codes are unchanged by this instruction.

NOTES


The WCS address specified in $R_{S_{16-31}}$ must be in the range of: 1.

 $1000_{H} \le R_{S_{16-31}} \le 1FFF_{H}$

- 2. If the WCS option is not present an address specification trap will occur. If the memory address is not doubleword bound an address specification trap will occur.
- 3. RWCS is an unprivileged instruction.
- 4. If $0 \le R_{S16-31} \le FFF_H$ and $R_{S0} = 0$ then read PROM at R_{S16-31} .
- If $0 \le R_{S16-31} \le FFF_H$ and $R_{S0} = 1$ then read ACS at R_{S16-31} . 5.

This page intentionally left blank

Instruction Repertoire



DEFINITION

The double word in memory specified by the logical address contained in the GPR specified by R_S is accessed and transferred to the ACS/WCS location specified by R_D. The contents of R_S must be a logical word address that specifies the first word of a double word. F and C bits are ignored. The contents of R_D must be a valid ACS/WCS location in bits 16-31. CPU Status Register bit 20 must be set (=1) in order to enable Writes to ACS or WCS. CPU Status Register bit 21 must be zero (=0), PROM mode, in order to write to ACS.

If the ACS/WCS location specified by R_D is < 1000_H. The Double word in Memory is transferred to ACS. If the ACS/WCS location specified by R_D is $\geq 1000_H$ the Double word in Memory is transferred to WCS.

CONDITION CODE RESULTS

The condition codes are unchanged by this instruction.

NOTES

- 1. Writes to ACS while in ACS or ROM Simulator Mode will generate a System Check Trap.
- The WCS address specified in $R_{D_{16-31}}$ must be in the range of: 2. $1000_{H} \le R_{D_{16-31}} \le 2FFF_{H}$
- 3. If the WCS option is not present or the memory address is not doubleword bound an address specification trap will occur.
- 4. If $0 \le R_{D16-31} \le FFF_H$ then write to ACS.
- If bit 20 of the CPU Status Register =0, an undefined 5. instruction trap will occur.
- 6. WWCS is a privileged instruction.

This page intentionally left blank

APPENDIX A

32/67 CPU INSTRUCTION SET FUNCTIONALLY GROUPED BY SEQUENTIAL PAGE NUMBER

LOAD/STORE INSTRUCTIONS

Op Code	Mnemonic	Instruction	Page
AC08	LB	Load Byte	6-12
AC00	LH	Load Halfword	6-14
AC00	LW	Load Word	6-16
AC00	LD	Load Doubleword	6-18
B008	LMB	Load Masked Byte	6-20
B000	LMH	Load Masked Halfword	6-22
B000	LMW	Load Masked Word	6-24
B000	LMD	Load Masked Doubleword	6-26
B408	LNB	Load Negative Byte	6-28
B400	LNH	Load Negative Halfword	6-30
B400	LNW	Load Negative Word	6-32
B400	LND	Load Negative Doubleword	6-34
C800	LI	Load Immediate	6-36
D000 (NBR)	LEA	Load Effective Address	6-38
8000	LEAR	Load Effective Address Real	6-40
5000 (BR)		Tread Address	(1.0
3400 (NBR)	LA	Load Address	6-42
5808 (BR)	LABR	Load Address Base Register	6-44
5800 (BR)	SUABR	Subtract Address Base Register	6-45
CC00	LF	Load File	6-46
CC08	LFBR	Load Base File	6-48
5C00 (BR)	LWBR	Load Base Register	6-50
D408	STB	Store Byte	6-52
D400	STH	Store Halfword	6-54
D400	STW	Store Word	6-56
D400	STD	Store Doubleword	6-58
D808	STMB	Store Masked Byte	6-60
D800	STMH	Store Masked Halfword	6-62
D800	STMW	Store Masked Word	6-64
D800	STMD	Store Masked Doubleword	6-66
DC00	STF	Store File	6-68
DC08	STFBR	Store Base File	6-70
5400 (BR)	STWBR	Store Base Register	6-72
F808	ZMB	Zero Memory Byte	6-74
F800	ZMH	Zero Memory Halfword	6-76
F800	ZMW	Zero Memory Word	6-78
F800	ZMD	Zero Memory Doubleword	6-80
0C00	ZR #	Zero Register	6-82

Indicates halfword instructionBR Base registerNBR Non base register

Gould CONCEPT 32/67 Reference Manual

Appendix

REGISTER TRANSFER INSTRUCTIONS

Op Code	Mnemonic	Instruction	Page
2C0F	TSCR #*	Transfer Scratchpad to Register	6-86
2C0E	TRSC #*	Transfer Register to Scratchpad	6-88
2C00	TRR #	Transfer Register to Register	6-90
2C08	TRRM #	Transfer Register to Register Masked	6-92
2C04	TRN #	Transfer Register Negative	6-94
2C0C	TRNM #	Transfer Register Negative Masked	6-96
2C03	TRC #	Transfer Register Complement	6-98
2C0B	TRCM #	Transfer Register Complement Masked	6-100
2C05	XCR #	Exchange Registers	6-102
2C0D	XCRM #	Exchange Registers Masked	6-104
2800	TRSW #	Transfer Register to PSD	6-106
2C02 (BR)	TBRR #	Transfer BR to GPR	6-108
2C01 (BR)	TRBR #	Transfer GPR to BR	6-109
2802 (BR)	XCBR #	Exchange Base Register	6-110
040B	RPSWT #	Read Processor Status Word Two	6-111

MEMORY MANAGEMENT INSTRUCTIONS

000D	(NBR)	SEA	#	Set Extended Addressing	6-114
000F	(NBR)	CEA	#	Clear Extended Addressing	6-115
2C07		LMAP	# *	Load Map	6-116
2C0A		TMAPR	₹#*	Transfer Map to Register	6-117

BRANCH INSTRUCTIONS

EC00		BU	Branch Unconditionally	6-120
F000		BCF	Branch Condition False	6-122
EC00		BCT	Branch Condition True	6-124
F000		BFT	Branch Function True	6-126
F880		BL	Branch and Link	6-128
2808	(BR)	CALL #	Procedure Call	6-130
5C08	(BR)	CALLM	Procedure Call Memory	6-134
5C08	(BR)	BSUB	Branch Subroutine	6-138
2808	(BR)	BSUBM	Branch Subroutine Memory	6-142
280E	(BR)	RETURN	Procedure Return	6-146
F400		BIB	Branch After Incrementing by a Byte	6-148
F420		BIH	Branch After Incrementing by a Halfword	6-150
F440		BIW	Branch After Incrementing by a Word	6-152
F460		BID	Branch After Incrementing by a	
			Doubleword	6-154

COMPARE INSTRUCTIONS

9008	CAMB	Compare Arithmetic with Memory Byte	6-158
9000	CAMH	Compare Arithmetic with Memory Halfword	6-160
9000	CAMW	Compare Arithmetic with Memory Word	6-162
9000	CAMD	Compare Arithmetic with Memory	
		Doubleword	6-164

Appendix

* Indicates privileged instruction
Indicates halfword instruction

COMPARE INSTRUCTIONS (Continued)

Op Code	Mnemonic	Instruction	Page
1000 C805 9408 9400 9400 9400 1400	CAR # CI CMMB CMMH CMMW CMMD CMR #	Compare Arithmetic with Register Compare Immediate Compare Masked with Memory Byte Compare Masked with Memory Halfword Compare Masked with Memory Word Compare Masked with Memory Doubleword Compare Masked with Register	6-166 6-168 6-170 6-172 6-174 6-176 6-178
		LOGICAL INSTR	UCTIONS
8408 8400 8400 8400 0400 8808 8800 8800	ANMB ANMH ANMW ANMD ANR # ORMB ORMH ORMW ORMD ORR # EOMB EOMH EOMH EOMH EOMU EOMD	AND Memory Byte AND Memory Halfword AND Memory Word AND Memory Doubleword AND Register and Register OR Memory Byte OR Memory Halfword OR Memory Word OR Memory Doubleword OR Register and Register OR Register and Register OR Register and Register Masked Exclusive OR Memory Byte Exclusive OR Memory Halfword Exclusive OR Memory Word Exclusive OR Memory Doubleword Exclusive OR Register and Register Exclusive OR Register and Register	6-182 6-184 6-186 6-190 6-192 6-194 6-196 6-200 6-202 6-204 6-204 6-206 6-208 6-210 6-212 6-214
		SHIFT OPERATION INSTR	UCTIONS
6000 (NBR) 6400 (NBR) 1008 (BR) 6800 (NBR)	NOR	Normalize Normalize Double Shift and Count Zeros	6-218 6-220 6-222
1C40 (BR) 6C40 (NBR)	SLA #	Shift Left Arithmetic	6-224
1C60 (BR) 7040 (NRB)	SLL #	Shift Left Logical	6-226
2440 (BR) 7440 (NBR)	SLC #	Shift Left Circular	6-228
2040 (BR) 7840 (NBR)	SLAD #	Shift Left Arithmetic Double	6-230
2060 (BR) 7C40 (NBR)	SLLD #	Shift Left Logical Double	6-232
1C00 (BR) 6C00 (NBR)	SRA #	Shift Right Arithmetic	6-234

Indicates halfword instructionBR Base registerNBR Non base register

Gould CONCEPT 32/67 Reference Manual

Appendix

SHIFT OPERATION INSTRUCTIONS (Continued)

Op Code		Mnemonic		Instruction	Page
1C20 7000	(BR) (NBR)	SRL	#	Shift Right Logical	6-236
2400 7400	(BR) (NBR)	SRC	#	Shift Right Circular	6-238
2000 7800	(BR) (NBR)	SRAD	#	Shift Right Arithmetic Double	6-240
2020 7C00	(BR) (NBR)	SRLD	#	Shift Right Logical Double	6-242
				BIT MANIPULATION INSTRUC	CTIONS
9808 1800 9C08		SBM SBR ZBM	#	Set Bit in Memory Set Bit in Register Zero Bit in Memory	6-246 6-248 6-250
1804 1C00	(BR) (NBR)	ZBR	#	Zero Bit in Register	6-252
A008 1808 2000		ABM		Add Bit in Memory	6-254
	(BR) (NBR)	ABR	#	Add Bit in Register	6-256
A408		твм		Test Bit in Memory	6-258
180C 2400	(BR) (NBR)	TBR	#	Test Bit in Register	6-260

FIXED-POINT ARITHMETIC INSTRUCTIONS

Indicates halfword instruction BR Base register NBR Non base register

Appendix

FIXED-POINT ARITHMETIC INSTRUCTIONS (Continued)

Op Code	Mnemonic	Instruction	Page
3802 (BR) 4000 (NBR)	MPR #	Multiply Register by Register	6-306
C803 C408 C400 C400	MPI DVMB DVMH DVMW	Multiply Immediate Divide by Memory Byte Divide by Memory Halfword Divide by Memory Word	6-308 6-310 6-312 6-314
380A (BR) 4400 (NBR)	DVR #	Divide Register by Register	6-316
C804 0004 0005	DVI ES # RND #	Divide Immediate Extend Sign Round Register	6-318 6-320 6-322
		FLOATING-POINT ARITHMETIC INSTR	UCTIONS
E008 3801	ADFW ADRFW#	Add Floating-Point Word Add Floating-Point Word Register to	6-328
E008	ADFD	Register Add Floating-Point Doubleword	6-330 6-332
3809	ADRFD #	Add Floating-Point Doubleword Register to Register	6-334
E000 3803	SUFW SURFW #	Subtract Floating-Point Word Subtract Floating-Point Word Register	6-336
E000 380B	SUFD SURFD #	to Register Subtract Floating-Point Doubleword Subtract Floating-Point Doubleword Register	6-338 6-340
E408	MPFW	to Register Multiply Floating-Point Word	6-342 6-344
3806	MPRFW#	Multiply Floating-Point Word Register to Register	6-346
E408 380E	MPFD MPRFD #	Multiply Floating-Point Doubleword Multiply Floating-Point Doubleword Register	6-348
E400 3804	DVFW DVRFW #	to Register Divide Floating-Point Word Divide Floating Point Word Pogister	6-350 6-352
		Divide Floating-Point Word Register to Register	6-354
E400 380C	DVFD DVRFD #	Divide Floating-Point Doubleword Divide Floating-Point Doubleword Register to Register	6-356 6-358
		FLOATING-POINT CONVERSION INSTR	
2007			
3807 380F	FLTW # FLTD #	Float Integer Word to Floating-Point Word Float Integer Doubleword to Floating-Point	6-360
3805 380D	FIXW # FIXD #	Doubleword Fix Floating-Point Word to Integer Word Fix Floating-Point Doubleword to Integer	6-361 6-362
		Doubleword	6-364

Indicates halfword instructionBR Base registerNBR Non base register

Gould CONCEPT 32/67 Reference Manual

Appendix

CONTROL INSTRUCTIONS

Op Code	Mnemonic	Instruction	Page
F980	LPSD *	Load Program Status Doubleword	6-368
FA80	LPSDCM *		(2(0
		& Change Map	6-369
0003	LCS #	Load Control Switches	6-370
C807	EXR	Execute Register	6-371
C807	EXRR	Execute Register Right	6-372
A800	EXM	Execute Memory	6-373
0000	HALT # *	Halt	6-374
0001	WAIT #	Wait	6-375
0002	NOP #	No Operation	6-376
C806	SVC	Supervisor Call	6-377
2C09	SETCPU # *	•	6-378
0009	RDSTS #	Read CPU Status	6-379
0008	EAE #	Enable Arithmetic Exception Trap	6-381
000E	DAE #	Disable Arithmetic Exception Trap	6-382
280C (BR)	TPCBR #	Transfer Program Counter to Base Register	6-383
2804 (BR)	TCCR #	Transfer Condition Codes to GPR	6-384
2805 (BR)	TRCC #	Transfer GPR to Condition Codes	6-385
040A		Cache Memory Control	6-386
0407	SMC #	Shared Memory Control	6-388
000A	SIPU #	Signal IPU	6-390
UUUA	511-0 #	Signal Ir O	0-570
		INTERRUPT CONTROL INST	RUCTIONS

INTERRUPT CONTROL INSTRUCTIONS

FC00	EI	*	Enable Interrupt	6-394
FC02	RI	*	Request Interrupt	6-395
FC03	AI	*	Activate Interrupt	6-396
FC01	DI	*	Disable Interrupt	6-397
FC04	DAI	*	Deactivate Interrupt	6-398
0006	BEI	<i>⋕</i> *	Block External Interrupts	6-399
0007	UEI	# *	Unblock External Interrupts	6-400

INPUT/OUTPUT INSTRUCTIONS

FC06	CD	*	Command Device	6-402
FC05	TD	*	Test Device	6-403

CLASS F I/O INSTRUCTIONS

FC17	SIO	*	Start I/O	6-406
FC1F	TIO	*	Test I/O	6-407
FC27	STPIO	*	Stop I/O	6-408

* Indicates privileged instruction # Indicates halfword instruction

CLASS F I/O INSTRUCTIONS (Continued)

Op Code	Mnemonic		Instruction	Page
FC2F	RSCHNL	×	Reset Channel	6-409
FC37	HIO	×	Halt I/O	6-410
FC3F	GRIO	*	Grab Controller	6-411
FC47	RSCTL	×	Reset Controller	6-412
FC4F	ECWCS	*	Enable Channel WCS Load	6-414
FC5F	WCWCS	*	Write Channel WCS	6-415
FC67	ECI	*	Enable Channel Interrupt	6-417
FC6F	DCI	*	Disable Channel Interrupt	6-418
FC77	ACI	*	Activate Channel Interrupt	6-419
FC7F	DACI	*	Deactivate Channel Interrupt	6-420
			WRITABLE CONTROL STOR	AGE INSTRUCTIONS
FA00	JWCS	*	Jump To Writable Control Storage	6-424
000B	RWCS i	# *	Read Writable Control Storage	6-425

RWCS# * Read Writable Control Storage6-425WWCS# * Write Writable control Storage6-427

Indicates halfword instruction
* Indicates privileged instruction

Gould CONCEPT 32/67 Reference Manual

000C

A-7/A-8

-

APPENDIX B

32/67 CPU INSTRUCTION SET GROUPED BY MNEMONIC IN ALPHABETICAL ORDER

<u> Dp Code</u>		Instruction	Execution Time* (Microsecond)	With FPA	Page	Mnemonic
A008	(0.0.)	Add Bit in Memory	.450+I ₁		6-254	ABM
1808 2000	(BR) (NBR)	Add Bit in Register	.300		6-256	ABR
FC77 E008		Activate Channel Interrupt Add Floating-Point	29.250		6-419	ACI
		Doubleword	3.600-15.900	1.500	6-332	ADFD
E008		Add Floating-Point Word	4.200-7.950	.950	6-328	ADFW
C801		Add Immediate	.150		6-284	ADI
B808		Add Memory Byte	.150+I ₁		6-264	ADMB
B800		Add Memory Doubleword	.300+I1		6-270	ADMD
B800		Add Memory Halfword	.150+I1		6-266	ADMH
B800		Add Memory Word	.150+I1		6-268	ADMW
3800		Add Register to Register	.150		6-272	ADR
3809		Add Floating-Point Doubleword	3.600-15.900	1.800	6-334	ADDED
2001		Register to Register	3.800-13.900	1.800	0-224	ADRFD
3801		Add Floating-Point Word	1 200 7 050	1 050	(220	
3808		Register to Register Add Register to Register	4.200-7.950	1.050	6-330	ADRFW
2000		Masked	.300		6-274	ADRM
FC03		Activate Interrupt	19.500		6-274	ADRM
8408		AND Memory Byte	.450+I ₁		6-182	ANMB
8408 8400		AND Memory Doubleword	.300+I1		6-182	ANMD
8400		AND Memory Halfword	.450+I1		6-184	ANMH
8400		AND Memory Word	.150+I		6-186	ANMW
0400		AND Register and Register	.150		6-190	ANR
E808		Add Register to Memory Byte	.450+I1		6-276	ARMB
E800		Add Register to Memory			0 2. 0	
		Doubleword	1.050+I1		6-282	ARMD
E800		Add Register to Memory	1			
		Halfword	.450+I		6-278	ARMH
E800		Add Register to Memory Word	.300+I		6-280	ARMW
F000		Branch Condition False	$.150 + I_2$		6-122	BCF
EC00		Branch Condition True	.150+I2		6-124	BCT
0006		Block External Interrupts	.300		6-399	BEI
F000		Branch Function True	3.000+I ₂		6-126	BFT

* Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6).

BR Base Register NBR Non-Base Register FPA Floating Point Accelerator

Gould CONCEPT 32/67 Reference Manual

Appendix

B-1

Op Code	Instruction	Execution Time* (Microsecond)	With FPA	Page	Mnemonic
F400	Branch After Incrementing	200.1		< 140	DID
F460	by a Byte Branch After Incrementing	.300+I ₂		6-148	BIB
F420	by a Doubleword Branch After Incrementing	.300+I ₂		6-154	BID
F440	by a Halfword Branch After Incrementing	.300+I2		6-150	BIH
	by a Word	.300+I2		6-152	BIW
F880	Branch and Link	.750 -		6-128	BL
EC00	Branch Unconditionally	.450		6-120	BU
2808	Branch Subroutine			6-138	BSUB
5C08	Branch Subroutine Memory			6-142	BSUBM
2808 (BR)	Procedure Call			6-130	CALL
5C08	Procedure Call Memory			6-134	CALLM
9008	Compare Arithmetic with				
	Memory Byte	.150+I ₁		6-158	CAMB
9000	Compare Arithmetic with				
	Memory Doubleword	.300+I ₁		6-164	CAMD
9000	Compare Arithmetic with				
	Memory Halfword	.150+I ₁		6-160	CAMH
9000	Compare Arithmetic with				
1000	Memory Word	.150+I ₁		6-162	CAMW
1000	Compare Arithmetic with	1.50		<i></i>	~ • • •
2004	Register	.150		6-166	CAR
FC06	Command Device			6-402	CD
000F (NBR)	Clear Extended	1 500		C 115	
0005	Addressing	1.500		6-115	CEA
C805	Compare Immediate	.150		6-168	CI
040A 9408	Cache Memory Control			6-386	CMC
7408	Compare Masked with	.300		6-170	СММВ
9400	Memory Byte Compare Masked with	•300		6-170	CIMIND
7400	Memory Doubleword	.600		6-176	CMMD
9400	Compare Masked with	.000		0-170	CIMIND
7400	Memory Halfword	.300		6-172	СММН
9400	Compare Masked with	.900		0-172	Clution
2100	Memory Word	.300		6-174	CMMW
1400	Compare Masked with	.900		0-174	CIVILVI W
1100	Register	.300		6-178	CMR
FC7F	Deactivate Channel	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		0 1/0	Can
	Interrupt	32.100		6-420	DACI
000E	Disable Arithmetic	20100		0 120	2
	Exception Trap	.450		6-382	DAE
FC04	Deactivate Interrupt	21.150		6-398	DAI
FC6F	Disable Channel				
	Interrupt	25.650		6-418	DCI
FC01	Disable Interrupt	15.450		6-397	DI
	•				

* Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6).

BR Base Register

NBR Non-Base Register

FPA Floating Point Accelerator

Dr. Codo	Instruction	Execution Time*	With	Dago	Maamanic
<u> Op Code</u>	Instruction	(Microsecond)	<u>FPA</u>	Page	Mnemonic
E400	Divide Floating-Point				
-	Doubleword	36.150-37.800	8.100	6-356	DVFD
E400	Divide Floating-Point	11 400 10 150	1.050	(252	DUDW
~~~	Word	11.400-12.150	4.950	6-352	DVFW
C804	Divide Immediate	12.300-13.500		6-318	DVI
C408	Divide by Memory Byte	12.300-13.500		6-310	DVMB
C400	Divide by Memory Halfword	12 200 12 500		6-312	DVMH
C400		12.300-13.500 12.300-13.500		6-312	
380A (BR)	Divide by Memory Word	12.300-13.300		0-214	DVIVIW
JON (DK)	, Divide Register by Register	3.000		6-316	DVR
4400 (NB		2.000		0-910	DVK
3806	Divide Floating-Point Double-				
2000	word Register to Register	36.300-40.500	8.400	6-358	DVRFD
3804	Divide Floating-Point Word		00,00	0 220	21112
	Register to Register	11.400-12.150	4.500	6-354	DVRFW
0008	Enable Arithmetic Exception				
	Trap	.450		6-381	EAE
FC67	Enable Channel Interrupt	24.600		6-417	ECI
FC4F	Enable Channel WCS Load	#		6-414	ECWCS
FC00	Enable Interrupt	14.850		6-394	EI
8C08	Exclusive OR Memory Byte	.150+I1		6-204	EOMB
8C00	Exclusive OR Memory	±			
	Doubleword	.300+I		6-210	EOMD
8C00	Exclusive OR Memory Halfword	.150+I		6-206	ЕОМН
8C00	Exclusive OR Memory Word	.150+I		6-208	EOMW
0C00	Exclusive OR Register and	-			
	Register	.150		6-212	EOR
0C08	Exclusive OR Register and			< - 1 · ·	FORM
	Register Masked	.300		6-214	EORM
0004	Extend Sign	.600		6-320	ES
A800	Execute Memory	1.500		6-373	EXM
C807	Execute Register	1.650		6-371	EXR
C807	Execute Register Right	1.650		6-372	EXRR
380D	Fix Floating-Point Doubleword to Integer Doubleword	1.650-5.700		6-364	FIXD
3805	Fix Floating-Point Word to	1.630-3.700		6-264	FIXD
J80J	Integer Word	1.500-2.400		6-362	FIXW
380F	Float Integer Doubleword to	1.000-2.400		0-002	1 IA W
9801	Floating-Point Doubleword	1.950-9.450		6-361	FLTD
3807	Float Integer Word to Floating-	1.770-7.470		0 201	1210
2007	Poing Word	1.350-3.450		6-360	FLTW
FC3F	Grab Controller	#		6-411	GRIO
0000	Halt	<i>"</i> #		6-374	HALT
FC37	Halt I/O	#		6-410	HIO
FA08	Jump to Writable Control	••			
	Store	#		6-424	JWCS
				• • • •	

* Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6).

# I/O dependent

BR Base Register

NBR Non-Base Register FPA Floating Pont Accelerator

Gould CONCEPT 32/67 **Reference Manual** 

Op Co	vde	Instruction	Execution Time* (Microsecond)	With FPA	Page	Mnemonic
		Instruction	(microsecond)	<u></u>	<u>1 usc</u>	
5000 3400	(BR) (NBR)	Load Address	.150		6-42	LA
5808	(BR)	Load Address Base Register	.300+I1		6-44	LABR
AC08		Load Byte	.150+I		6-12	LB
0003		Load Control Switches	.900		6-370	LCS
AC00		Load Doubleword	.300+I1		6-18	LD
D000	(NBR)	Load Effective Address	$.150+I_{1}^{-}$		6-38	LEA
8000		Load Effective Address Real	.300+I		6-40	LEAR
CC00		Load File	(.600)N+.150		6-46	LF
CC08		Load Base File			6-48	LFBR
AC00		Load Halfword	.150+I ₁		6-14	LH
C800		Load Immediate	.150		6-36	LI
2C07		Load Map	218.550		6-116	LMAP
B008		Load Masked Byte	.150+I ₁		6-20	LMB
B000		Load Masked Doubleword	.300+I		6-26	LMD
B000		Load Masked Halfword	.150+I		6-22	LMH
B000		Load Masked Word	.150+I1		6-24	LMW
B408		Load Negative Byte	.150+I		6-28	LNB
B400		Load Negative Doubleword	.300+I1		6-34	LND
B400		Load Negative Halfword	.150+I1		6-30	LNH
B400		Load Negative Word	$.150 + I_1^{\perp}$		6-32	LNW
F980		Load Program Status	L			
		Doubleword	4.350		6-368	LPSD
FA80		Load Program Status Doubleword				
		and Change Map	4.200-69.00		6-369	LPSDCM
AC00		Load Word	.150+I1		6-16	LW
5C00		Load Base Register	.150+I		6-50	LWBR
E408		Multiply Floating-Point	1			
		Doubleword	15.000-25.200	2.550	6-348	MPFD
E408		Multiply Floating-Point				
		Word	6.300-7.200	1.350	6-344	MPFW
C803		Multiply Immediate	6.450	1.800	6-308	MPI
C008		Multiply by Memory Byte	6.750	1.800	6-300	MPMB
C000		Multiply by Memory Halfword	7.350	1.800	6-302	МРМН
C000		Multiply by Memory Word	7.950	1.800	6-304	MPMW
3802	(BR)	Multiply Register by				
			7.950	1.950	6-306	MPR
4000	(NBR)	Register	7.750	1.750	0-000	
380E		Multiply Floating-Point Double- word-Register to Register	15.000-25.200	2.850	6-350	MPRFD
3806		Multiply Floating-Point Word				
~		Register to Register	6.300-7.200	1.500	6-346	MPRFW
0002		No Operation	.150		6-376	NOP
6000	(NBR)	Normalize	1.200-6.450		6-218	NOR
6400	(NBR)	Normalize Double	1.500-15.000		6-220	NORD
8808		OR Memory Byte	.150+I		6-192	ORMB
8800		OR Memory Doubleword	.300+I		6-198	ORMD
8800		OR Memory Halfword	.150+I		6-194	ORMH
			-			

* Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6).

BR Base Register

NBR Non-Base Register FPA Floating Point Accelerator

'p Co	de	Instruction	Execution Time* (Microsecond)	With FPA	Page	Mnemonic
pco	ue	Instruction	(MICLOSECOND)	$\frac{\Gamma \Gamma \Lambda}{\Lambda}$	Tage	memorie
800		OR Memory Word	.150+I		6-196	ORMW
800		OR Register and Register	.150		6-200	ORR
808		OR Register and Register	200		6 202	00014
009		Masked Read CPU Status	.300 1.950		6-202 6-379	ORRM RDSTS
280E	(BR)	Procedure Return	1.770		6-146	RETURN
°C02		Request Interrupt	15.600		6-395	RI
)005		Round Register	.900		6-322	RND
)40B		Read Processor Status				
1007		Word Two			6-111	RPSWT
FC2F FC47		Reset Channel Reset Controller			6-409 6-412	RSCHNL RSCTL
20047 200B		Read Writable Control Storage			6-412	RWCS
1008	(BR)	Shift and Count Zeros	1.050+(.300)n		6-222	SACZ
9808	()	Set Bit in Memory	.450+I ₁		6-246	SBM
1800		Set Bit in Register	.450		6-248	SBR
6800	(NBR)	Shift and Count Zeros	1.050+(.300)n		6-222	SCZ
000D	(NBR)	Set Extended Addressing	1.500		6-114	SEA
2C09 FC17		Set CPU Mode Start I/O			6-378 6-406	SETCPU SIO
000A		Signal IPU			6-390	SIPU
1C40	(BR)	5	(150) (00			
6C40	(NBR)	Shift Left Arithmetic	(.150)n+.600		6-224	SLA
2040 7840	(BR)	Shift Left Arithmetic Double	(.150)n+.900		6-230	SLAD
2440	(NBR) (BR)					
7440	(NBR)	Shift Left Circular	(.150)n+.450		6-228	SLC
1C40	(BR)	Shift Loft Logion	$(150)_{2}$ , $(150)_{2}$		( ))(	1 12
7040	(NBR)	Shift Left Logical	(.150)n+.450		6-226	SLL
2060	(BR)	Shift Left Logical Double	(.150)n+.600		6-232	SLLD
7C40 0407	(NBR)	Shared Memory Control			6-388	SMC
1C00	(BR)	-				
6C00	(NBR)	Shift Right Arithmetic	(.150)n+.450		6-234	SRA
2000	(BR)	Shift Right Arithmetic				
	(	Double	(.150)n+.600		6-240	SRAD
7800	(NBR)				0 210	SIGNE
2400 7400	(BR) (NBR)	Shift Right Circular	(.150)n+.450		6-238	SRC
1C20	(BR)	-				
7000	(NBR)	Shift Right Logical	(.150)n+.450		6-236	SRL
2000	(BR)	Shift Right Logical Double	(.150)n+.600		6-242	SRLD
7C00	(NBR)					
D408		Store Byte	$.300+I_{1}$		6-52	STB
DC08 D400		Store Base File Store Doubleword	(.300)n+.450 .900+I₁		6-70 6-58	STFBR STD
D400 DC00		Store File	(.600)N+.750		6- <u>5</u> 8 6-68	STF
			(1000)11111/20			<b>U</b> 11

Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6). *

BR Base Register

NBR Non-Base Register FPA Floating Point Accelerator

Gould CONCEPT 32/67 Reference Manual

B-5

		Execution Time*	With		
Op Code	Instruction	(Microsecond)	FPA	Page	Mnemonic
D400	Store Halfword	.300+I		6-54	STH
D808	Store Masked Byte	.300+I		6-60	STMB
D800	Store Masked Doubleword	.900+I		6-66	STMD
D800	Store Masked Halfword	.300+I1		6-62	STMH
D800	Store Masked Word	.300+I		6-64	STMW
FC27	Stop I/O			6-408	STPIO
D400	Store Word	.300+I ₁		6-56	STW
5400 (BR)	Store Base Register	.150+1		6-72	STWBR
5800 (BR)	Subtract Address Base	•••••••		0-72	51 . DI
<b>J800</b> (DIC)	Register	150.1		6-45	SUABR
E000	Subtract Floating-Point	.150+I ₁		0-47	JOUR
E000	Doubleword	3.750-17.400	1.500	6-340	SUFD
E000		3.730-17.400	1.000	6-240	301.0
E000	Subtract Floating-Point	1. 250 7 500	000	( 22)	ST IT-W/
~~~~	Word	4.350-7.500	.900		SUFW
C802	Subtract Immediate	.150+I ₁		6-298	SUI
BC08	Subtract Memory Byte	.150+I1		6-286	SUMB
BC00	Subtract Memory Doubleword	.300+I1		6-292	SUMD
BC00	Subtract Memory Halfword	$.150 + I_1$		6-288	SUMH
BC00	Subtract Memory Word	.150+I1		6-290	SUMW
3C00	Subtract Register from				
	Register	.150		6-294	SUR
380B	Subtract Floating-Point Doublewor				
	Register to Register	3.750-17.400	1.800	6-342	SURFD
3803	Subtract Floating-Point Word				
	Register to Register	4.350-7.500	1.050	6-338	SURFW
3C08	Subtract Register from Register	200		< 0 07	CUD M
	Masked	.300		6-296	SURM
C806	Supervisor Call	9.750-74.550		6-377	SVC
A408	Test Bit in Memory	.300		6-258	ТВМ
180C (BR) 2400 (NBR)	Test Bit in Register	.300		6-260	TBR
2C02 (BR)	Transfer BR to GPR	.150		6-108	TBRR
2804 (BR)	Transfer Condition Codes				
	to GPR	1.500		6-384	TCCR
FC05	Test Device			6-403	TD
FC1F	Test I/O			6-407	TIO
2C0A	Transfer Map to Register	25.500		6-117	TMAPR
280C (BR)	Transfer Program Counter to				
	Base Register	5.400		6-383	TPCBR
2C01 (BR)	Transfer GPR to BR	.150+I ₁		6-109	TRBR
2C03	Transfer Register Complement	.150		6-98	TRC
2805 (BR)	Transfer GPR to Condition				
	Codes	1.150		6-385	TRCC
2C0B	Transfer Register Complement				
	Masked	.300		6-100	TRCM
2C04	Transfer Register Negative	.150		6-94	TRN

* Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6).

BR Base Register

NBR Non-Base Register

FPA Floating Point Accelerator

<u> Dp Code</u>	Instruction	Execution Time* (Microsecond)	With FPA	Page	Mnemonic
2C0C	Transfer Register Negative Masked	.300		6-96	TRNM
2C00	Transfer Register to			0 70	
2008	Register Transfor Desistor to Desistor	.150		6-90	TRR
2C08	Transfer Register to Register Masked	.300		6-92	TRRM
2C0E	Transfer Register to			0 72	
	Scratchpad	.300		6-88	TRSC
2800	Transfer Register to PSD	.900		6-106	TRSW
2C0F	Transfer Scratchpad to				
	Register	.450		6-86	TSCR
000E	Unblock External Interrupts	.300		6-400	UEI
0001	Wait			6 - 375	WAIT
FC5F	Write Channel WCS			6-415	WCWCS
000C	Write Writable Control Store			6-427	WWCS
2C05	Exchange Registers	.450		6-102	XCR
2802 (BR)	Exchange Base Registers	.450+I1		6-110	XCBR
2C0D	Exchange Registers Masked	.600		6-104	XCRM
9C08	Zero Bit in Memory	.600+I ₁		6-250	ZBM
1804 (BR) 1C00 (NBI		.450		6-252	ZBR
F808	Zero Memory Byte	.300+I ₁		6-74	ZMB
F800	Zero Memory Doubleword	.900+I1		6-80	ZMD
F800	Zero Memory Halfword	.300+I		6-76	ZMH
F800	Zero Memory Word	.300+I1		6-78	ZMW
0C00	Zero Register	.150		6-82	ZR

* Most of the instruction times given are single case instruction times. They should not be considered best case, worst case, or typical (see notes on page B-6).

BR Base Register NBR Non-Base Register FPA Floating Point Accelerator

Gould CONCEPT 32/67 Reference Manual

Appendix

- 1. I_1 (.150 microsec) is the additional time required when the preceding instruction is a memory write.
- 2. I₂ (.300 microsec) is the additional time required by the I unit to refill its instruction pipeline when the branch instruction is taken.
- 3. N indicates the number of registers loaded/stored.
- 4. M indicates the number of map registers loaded.
- 5. n indicates the number of bit shifts required.

APPENDIX C

32/67 CPU INSTRUCTION SET GROUPED BY OP CODE IN HEXADECIMAL ORDER

Mnemonic	Instruction	Page	Op Code
HALT WAIT NOP LCS	Halt Wait No Operation Load Control Switches	6-374 6-375 6-376 6-370	0000 0001 0002 0003
ES	Extend Sign	6-320	0004
RND BEI	Round Register Block External Interrupts	6-322 6-399	000 <i>5</i> 0006
UEI	Unblock External Interrupts	6-400	0007
EAE	Enable Arithmetic Exception Trap	6-381	0008
RDSTS SIPU	Read CPU Status	6-379	0009
RWCS	Signal IPU Read Writable Control Store	6-390 6-425	000A 000B
WWCS	Write Writable Control Store	6-415 4	
SEA (NBR)		6-114	000D
DAE	Disable Arithmetic Exception Trap	6-382	000E
CEA (NBR)	6	6-115	000F
ANR SMC	AND Register and Register Shared Memory Control	6-190 6-388	0400 0407
CMC	Cache Memory Control	6-386	040A
RPSWT	Read Processor Status Word Two	6-111	040B
ORR	OR Register and Register	6-200	0800
ORRM	OR Register and Register Masked	6-202	0808
EOR ZR	Exclusive OR Register and Register Zero Register	6-212 6-82	0C00 0C00
EORM	Exclusive OR Register and Register		0000
	Masked	6-214	0C08
CAR	Compare Arithmetic with Register	6-166	1000
SACZ (BR) CMR	Shift and Count Zeros Compare Masked with Register	6-222 6-178	1008 1400
SBR	Set Bit in Register	6-248	1800
ZBR (BR)	Zero Bit in Register	6-252	1804
ABR (BR)	Add Bit in Register	6-256	1808
TBR (BR)	Test Bit in Register	6-260	180C
SRA (BR) ZBR (NBR)	Shift Right Arithmetic Zero Bit in Register	6-234 6-252	1C00 1C00
SRL (BR)	Shift Right Logical	6-236	1C00 1C20
SLA (BR)	Shift Left Arithmetic	6-224	1C40
SLL (BR)	Shift Left Logical	6-226	1C60
ABR (NBR)	Add Bit in Register	6-256	2000
SRAD (BR) SRLD (BR)	Shift Right Arithmetic Double Shift Right Logical Double	6-240 6-242	2000 2020
SLAD (BR)	Shift Left Arithmetic Double	6-242	2020
SLLD (BR)	Shift Left Logical Double	6-232	2060
	-		

BR Base Register NBR Non-Base Register

Gould CONCEPT 32/67 Reference Manual

Appendix

C-1

Mnemon	ic	Instruction	Page	Op Code
SRC	(BR)	Shift Right Circular	6-238	2400
TBR	(NBR)	Test Bit in Register	6-260	2400
SLC	(BR)	Shift Left Circular	6-228	2440
TRSW	,	Transfer Register to PSD	6-106	2800
XCBR	(BR)	Exchange Base Registers	6-110	2802
TCCR	(BR)	Transfer Condition Codes to GPR	6-384	2804
TRCC	(BR)	Transfer GPR to Condition Codes	6-385	2805
BSUB	(BR)	Branch Subroutine		2808
CALL	(BR)	Procedure Call	6-130	2808
TPCBR	(BR)	Transfer Program Counter to Base Register	6-383	280C
RETURN	J (BR)	Procedure Return	6-146	280E
TRR		Transfer Register to Register	6-90	2002
TRDR	(BR)	Transfer GPR to BR	6-109	2C01
TBRR	(BR)	Transfer BR to GPR	6-108	2C02
TRC	(21)	Transfer Register Complement	6-98	2C03
TRN		Transfer Register Negative	6-94	2C04
XCR		Exchange Registers	6-102	2C05
LMAP		Load Map	6-116	2C07
TRRM		Transfer Register to Register Masked	6-92	2C08
SETCPU		Set CPU Mode	6-378	2C09
TMAPR		Transfer Map to Register	6-117	2C0A
TRCM		Transfer Register Complement Masked	6-100	2C0B
TRNM		Transfer Register Negative Masked	6-96	2C0C
XCRM		Exchange Registers Masked	6-104	2C0D
TRSC		Transfer Register to Scratchpad	6-88	2C0E
TSCR		Transfer Scratchpad to Register	6-86	2C0F
LA	(NBR)	Load Address	6-42	3400
ADR		Add Register to Register	6-272	3800
ADRFW		Add Floating-Point Word Register to	(220	2901
	(n n)	Register	6-330	3801
MPR SURFW	(BR)	Multiply Register by Register Subtract Floating-Point Word Register	6-306	3802
		to Register	6-338	3803
DVRFW		Divide Floating-Point Word Register		
		to Register	6-354	3804
FIXW		Fix Floating-Point Word Integer to		
		Integer Word	6-362	3805
MPRFD		Multiply Floating-Point Word Register to Register	6-350	3806
FLTW		Float Integer Word to Floating-Point	0 33 0	2000
		Word	6-360	3807
ADRM		Add Register to Register Masked	6-274	3808
ADRFD		Add Floating-Point Doubleword Register		
		to Register	6-334	3809
DVR (E	BR)	Divide Register by Register	6-316	380A
SURFD		Subtract Floating-Point Doubleword		
		Register to Register	6-342	380B
DVRFD		Divide Floating-Point Doubleword	. –	
		Register to Register	6-358	380C
FIXD		Fix Floating-Point Doubleword to		
		Integer Doubleword	6-364	380D

BR Base Register NBR Non-Base Register

C-2

Gould CONCEPT 32/67 Reference Manual

Mnemonic		Instruction	Page	Op Code
MPRFD		Multiply Floating-Point Doubleword		
		Register to Register	6-350	380E
FLTD		Float Integer Doubleword to Floating-	6 261	2905
SUR		Point Doubleword Subtract Register from Register	6-361 6-294	380F 3C00
SURM		Subtract Register from Register Masked	6-296	3C08
	(NBR)	Multiply Register by Register	6-306	4000
	(NBR)	Divide Register by Register	6-316	4400 🕽
LA ((BR)	Load Address	6-42	5000
	(BR)	Store Base Register	6-72	5400
	(BR)	Subtract Address Base Register	6-45	5800
	(BR)	Load Address Base Register	6-44	5808
LWBR BSUBM ((BR)	Load Base Register	6-50	5C00 5C08
	(BR)	Branch Subroutine Memory Procedure Call Memory		5C08
	(NBR)	Normalize	6-218	6000
	(NBR)	Normalize Double	6-220	6400
	(NBR)	Shift and Count Zeros	6-222	6800
	(NBR)	Shift Right Arithmetic	6-234	6C00
	(NBR)	Shift Left Arithmetic	6-224	6C40
	(NBR)	Shift Right Logical	6-236	7000
	(NBR)	Shift Left Logical	6-226	7040
	(NBR) (NBR)	Shift Right Circular Shift Left Circular	6-238 6-228	7400 7440
	(NBR)	Shift Right Arithmetic Double	6-228 6-240	7800
	(NBR)	Shift Left Arithmetic Double	6-230	7840
	(NBR)	Shift Right Logical Double	6-242	7C00
SLLD ((NBR)	Shift Left Logical Double	6-232	7C40
LEAR		Load Effective Address Real	6-40	8000
ANMH		AND Memory Halfword	6-184	8400
ANMW		AND Memory Word	6-186	8400
ANMD ANMB		AND Memory Doubleword	6-188 6-182	8400 8408
ORMH		AND Memory Byte OR Memory Halfword	6-182	8408
ORMW		OR Memory Word	6-196	8800
ORMD		OR Memory Doubleword	6-198	8800
ORMB		OR Memory Byte	6-192	8808
EOMH		Exclusive OR Memory Halfword	6-206	8C00
EOMW		Exclusive OR Memory Word	6-208	8C00
EOMD		Exclusive OR Memory Doubleword	6-210	8C00
EOMB		Exclusive OR Memory Byte	6-204	8C08 9000
САМН		Compare Arithmetic with Memory Halfword	6-160	9000
CAMW		Compare Arithmetic with Memory Word	6-162	9000
CAMD		Compare Arithmetic with Memory	C 1 Ch	0000
CAMP		Doubleword	6-164	9000 9008
CAMB CMMH		Compare Arithmetic with Memory Byte Compare Masked with Memory Halfword	6-158 6-172	9008
CMMW		Compare Masked with Memory Word	6-172	9400
CMMD		Compare Masked with Memory Doubleword	6-176	9400
CMMB		Compare Masked with Memory Byte	6-170	9408

BR Base Register NBR Non-Base Register

C-3

SBMSet Bit in Memory6-2469808ZBMZero Bit in Memory6-2509C08ABMAdd Bit in Memory6-254A008TBMTest Bit in Memory6-373A408LHLoad Halfword6-14AC00LWLoad Word6-16AC00LDLoad Doubleword6-18AC00LBLoad Byte6-12B000LMWLoad Masked Halfword6-24B000LMWLoad Masked Word6-26B000LMWLoad Masked Word6-30B400LNDLoad Masked Byte6-20B008LNHLoad Negative Halfword6-31B400LNDLoad Negative Word6-32B400LNDLoad Negative Byte6-26B300LNDLoad Negative Byte6-268B800ADMHAdd Memory Halfword6-268B800ADMHAdd Memory Byte6-268B800ADMBAdd Memory Byte6-288BC00SUMBSubtract Memory Word6-304C000SUMBSubtract Memory Byte6-304C000MPMBMultiply by Memory Byte6-304C000MPMBMultiply by Memory Byte6-310C408LILoad Immediate6-312C400DVMBDivide by Memory Byte6-316C800ADIAdd Immediate6-312C400DVMBDivide by Memory Byte6-310C408LILoad Immediate	Mnemonic	Instruction	Page	Op Code
ZBMZero Bit in Memory6-254A008ABMAdd Bit in Memory6-254A008TBMTest Bit in Memory6-373A800EXMExecute Memory6-373A800LHLoad Halfword6-14AC00LWLoad Word6-14AC00LBLoad Boubleword6-18AC00LBLoad Byte6-12AC08LMHLoad Masked Word6-24B000LMDLoad Masked Word6-24B000LNDLoad Masked Byte6-20B008LNHLoad Negative Halfword6-30B400LNWLoad Negative Byte6-32B400LNBLoad Negative Doubleword6-34B400LNBLoad Negative Byte6-266B800ADMHAdd Memory Byte6-270B800ADMBAdd Memory Byte6-268B800ADMBAdd Memory Byte6-288BC00SUMWSubtract Memory Byte6-302C000SUMDSubtract Memory Byte6-304C000MPMWMultiply by Memory Word6-314C400SUMBSubtract Memory Byte6-314C400SUMDSubtract Memory Byte6-316C000MPMWMultiply by Memory Word6-314C400DVMHDivide by Memory Byte6-316C000MPMWMultiply by Memory Word6-314C400DVMHDivide by Memory Byte6-316C803DVMHD	SBM	Set Bit in Memory	6-246	9808
ABMAdd Bit in Memory6-258A008TBMTest Bit in Memory6-258A408EXMExecute Memory6-373A400LHLoad Haffword6-14AC00LWLoad Word6-16AC00LBLoad Doubleword6-18AC00LMLoad Masked Halfword6-22B000LMWLoad Masked Word6-24B000LMWLoad Masked Doubleword6-26B000LMBLoad Masked Doubleword6-30B400LNHLoad Negative Word6-30B400LNWLoad Negative Word6-32B400LNDLoad Negative Byte6-28B400LNDLoad Negative Byte6-266B800ADMHAdd Memory Byte6-268B800ADMBAdd Memory Byte6-268B800ADMBAdd Memory Byte6-288BC00SUMHSubtract Memory Byte6-230BC00SUMBSubtract Memory Byte6-230BC00SUMBSubtract Memory Byte6-300C000MPMHMultiply by Memory Byte6-300C000SUMBSubtract Memory Byte6-3114C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-314C400		-		
TBMTest Bit in Memory6-373A408EXMExecute Memory6-373A800LHLoad Halfword6-14AC00LWLoad Word6-16AC00LDLoad Doubleword6-12AC08LMLoad Masked Word6-22B000LMULoad Masked Word6-24B000LMULoad Masked Word6-26B000LMDLoad Masked Byte6-30B400LNHLoad Negative Halfword6-30B400LNWLoad Negative Doubleword6-34B400LNWLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-266B800ADMHAdd Memory Halfword6-266B800ADMDAdd Memory Byte6-268B800ADMDAdd Memory Byte6-264B800SUMHSubtract Memory Byte6-264B800SUMHSubtract Memory Byte6-302C000SUMBSubtract Memory Byte6-302C000MPMHMultiply by Memory Byte6-310C408LILoad Immediate6-312C400DYMHDivide by Memory Byte6-310C408LILoad Immediate6-36C800DVMBDivide by Memory Byte6-310C408LILoad Immediate6-372C807SVCSupervisor Call6-377C807LILoad Immediate6-372C807SVCSupervisor Call </td <td></td> <td>-</td> <td></td> <td></td>		-		
EXMExecute Memory6-373A800LHLoad Halfword6-14AC00LWLoad Word6-16AC00LDLoad Dobleword6-18AC00LBLoad Dobleword6-12AC08LMHLoad Masked Halfword6-22B000LMWLoad Masked Doubleword6-26B000LMBLoad Masked Doubleword6-26B000LMBLoad Masked Doubleword6-30B400LNHLoad Negative Word6-32B400LNWLoad Negative Byte6-28B400LNBLoad Negative Byte6-28B400ADMHAdd Memory Word6-268B800ADMHAdd Memory Byte6-264B800ADMBAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-264B800SUMHSubtract Memory Halfword6-290BC00SUMWSubtract Memory Byte6-286BC03SUMWSubtract Memory Byte6-302C000SUMBSubtract Memory Byte6-312C400DYMHDivide by Memory Byte6-312C400DYMHDivide by Memory Byte6-312C400DYMHDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-312C807 <td></td> <td></td> <td></td> <td></td>				
LHLoad Halfword6-14AC00LWLoad Word6-16AC00LDLoad Doubleword6-18AC00LBLoad Doubleword6-12AC08LMHLoad Masked Halfword6-22B000LMWLoad Masked Byte6-26B000LMDLoad Masked Byte6-26B000LNDLoad Masked Byte6-26B000LNHLoad Negative Halfword6-31B400LNWLoad Negative Doubleword6-32B400LNBLoad Negative Doubleword6-34B400LNBLoad Negative Byte6-28B408ADMHAdd Memory Word6-266B800ADMDAdd Memory Byte6-264B800ADMBAdd Memory Byte6-264B800SUMWSubtract Memory Joubleword6-288BC00SUMHSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Byte6-304C000MPMWMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Byte6-314C400DVMHDivide by Memory Halfword6-314C400DVMHDivide by Memory Halfword6-314C400DVMWDivide by Memory Byte6-310C008DVMWDivide by Memory Byte6-310C008DVMWDivide by Memory Byte6-318C303DVIDivide by Memory Byte6-318C304CICompare Immediate6-318		•		
LWLoad Word6-16AC00LDLoad Doubleword6-18AC00LBLoad Byte6-12AC08LMHLoad Masked Halfword6-22B000LMWLoad Masked Doubleword6-26B000LMBLoad Masked Doubleword6-26B000LNHLoad Negative Halfword6-30B400LNWLoad Negative Word6-32B400LNBLoad Negative Byte6-26B300LNBLoad Negative Byte6-26B300ADMHAdd Memory Halfword6-268B300ADMHAdd Memory Byte6-268B300ADMBAdd Memory Byte6-284B300ADMBAdd Memory Byte6-284B300SUMHSubtract Memory Halfword6-290BC00SUMDSubtract Memory Byte6-266B208SUMBSubtract Memory Byte6-266B200SUMDSubtract Memory Byte6-286B200SUMBSubtract Memory Word6-304C000MPMHMultiply by Memory Halfword6-304C000MPMHMultiply by Memory Word6-314C400DVMHDivide by Memory Word6-314C400DVMHDivide by Memory Word6-314C400DVMHDivide by Memory Byte6-310C408CICompare Immediate6-38C803SVCSuper visor Call6-377C806LXRExecute Register Right6-371C807<				
LDLoad Doubleword6-18AC00LBLoad Byte6-12AC08LMHLoad Masked Word6-22B000LMWLoad Masked Doubleword6-26B000LMBLoad Masked Byte6-20B008LNHLoad Negative Halfword6-30B400LNWLoad Negative Word6-32B400LNDLoad Negative Word6-32B400LNBLoad Negative Doubleword6-36B400LNBLoad Negative Doubleword6-266B800ADMHAdd Memory Halfword6-266B800ADMWAdd Memory Doubleword6-276B800ADMBAdd Memory Doubleword6-276B800ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Byte6-288BC00SUMDSubtract Memory Byte6-304C000SUMBSubtract Memory Byte6-304C000MPMWMultiply by Memory Halfword6-312C400DVMHDivide by Memory Byte6-314C400DVMHDivide by Memory Byte6-316C803ADIAdd Immediate6-384C801LILoad Immediate6-386C803ADIAdd Immediate6-312C400DVMWDivide by Memory Byte6-316C803ADIAdd Immediate6-387C803SUISubtract Immediate6-386C803ADIAdd Immediate6-314C400 <t< td=""><td></td><td></td><td></td><td></td></t<>				
LBLoad Byte6-12AC08LMHLoad Masked Halfword6-24B000LMWLoad Masked Word6-26B000LMDLoad Masked Doubleword6-26B008LNHLoad Negative Halfword6-30B400LNWLoad Negative Word6-31B400LNWLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-266B800ADMHAdd Memory Halfword6-268B800ADMDAdd Memory Doubleword6-268B800ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMDSubtract Memory Byte6-286BC00SUMDSubtract Memory Byte6-286BC00SUMBSubtract Memory Byte6-302C000MPMHMultiply by Memory Byte6-300C008DYMHDivide by Memory Halfword6-311C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-328C803DVIDivide by Memory Byte6-310C408LILoad Immediate6-318C804GICompare Immediate6-318C804GICompare Immediate6-312C400DVMBDivide Immediate6-312C807SVCSupervisor Call6-377		Load Doubleword		
LMHLoad Masked Halfword6-22B000LMWLoad Masked Doubleword6-26B000LMBLoad Masked Doubleword6-26B008LNHLoad Negative Word6-32B400LNWLoad Negative Word6-32B400LNDLoad Negative Word6-32B400LNDLoad Negative Byte6-266B800ADMHAdd Memory Halfword6-266B800ADMWAdd Memory Word6-266B800ADMMAdd Memory Byte6-264B800ADMBAdd Memory Byte6-264B800SUMWSubtract Memory Balfword6-290BC00SUMHSubtract Memory Word6-292BC00SUMHSubtract Memory Word6-292BC00SUMBSubtract Memory Byte6-266B203SUMBSubtract Memory Byte6-304C000MPMHMultiply by Memory Byte6-302C000DVMBDivide by Memory Byte6-310C408DVMWDivide by Memory Byte6-310C408DVMBDivide by Memory Byte6-310C408CICompare Immediate6-38C803DVIDivide Immediate6-318C804CICompare Inmediate6-372C807EXRExecute Register Right6-372C807EXRExecute Register Right6-371C807EXRExecute Register Right6-371C807CICompare Inmediate6				
LMWLoad Masked Word6-24B000LMDLoad Masked Doubleword6-26B000LMBLoad Masked Byte6-20B008LNHLoad Negative Halfword6-30B400LNWLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-34B400LNBLoad Negative Byte6-268B800ADMHAdd Memory Halfword6-266B800ADMMAdd Memory Word6-268B800ADMDAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Byte6-264B808SUMHSubtract Memory Byte6-229BC000SUMBSubtract Memory Byte6-226BC08SUMBSubtract Memory Byte6-302C000MPMHMultiply by Memory Halfword6-314C400DVMHDivide by Memory Halfword6-314C400DVMBDivide by Memory Byte6-314C400DVMBDivide by Memory Byte6-314C400DVMBDivide by Memory Byte6-318C803LILoad Immediate6-318C803LILoad Immediate6-318C804CICompare Immediate6-318C804CICompare Immediate6-318C807EXRExecute Register Right6-371C806EXRRExecute Register Right6-371C806LFBRLoad Base File <td></td> <td></td> <td></td> <td></td>				
LMDLoad Masked Doubleword6-26B000LMBLoad Masked Byte6-20B003LNHLoad Negative Halfword6-30B400LNWLoad Negative Doubleword6-32B400LNDLoad Negative Doubleword6-34B400LNDLoad Negative Byte6-28B403ADMHAdd Memory Halfword6-266B800ADMMAdd Memory Doubleword6-270B800ADMBAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-288BC000SUMHSubtract Memory Halfword6-290BC00SUMDSubtract Memory Byte6-286BC00SUMDSubtract Memory Byte6-302C000MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Word6-312C400DVMBDivide by Memory Word6-312C400DVMWDivide by Memory Byte6-310C408L1Load Immediate6-36C800ADIAdd Immediate6-36C800ADIAdd Immediate6-310C408C1Compare Immediate6-377C807SVCSupervisor Call6-377C807EXRExecute Register6-371C807LFLoad File6-446CC00LFBRLoad Effective Address6-38D000STMHStore Masked Mord6-52D400STMHStore Masked Mord6-52D				
LMBLoad Masked Byte6-20B008LNHLoad Negative Halfword6-30B400LNWLoad Negative Doubleword6-34B400LNDLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-268B800ADMHAdd Memory Word6-268B800ADMDAdd Memory Doubleword6-268B800ADMBAdd Memory Doubleword6-268B800ADMBAdd Memory Dyte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Byte6-286BC03SUMWSubtract Memory Byte6-286BC03SUMBSubtract Memory Byte6-286BC03SUMBSubtract Memory Byte6-304C000MPMHMultiply by Memory Halfword6-312C400DVMHDivide by Memory Byte6-310C403DVMHDivide by Memory Byte6-310C403LILoad Immediate6-36C800ADIAdd Immediate6-368C803DVIDivide by Memory Byte6-310C408LILoad Immediate6-371C807LILoad Immediate6-371C807SVCSupervisor Call6-377C806EXRExecute Register6-371C807LFLoad File6-46CC00LFRLoad Base File6-48CC08LFALoad Base File6-58D400		Load Masked Doubleword	6-26	B000
LNHLoad Negative Halfword6-30B400LNWLoad Negative Word6-34B400LNDLoad Negative Doubleword6-34B400LNBLoad Negative Byte6-28B400ADMHAdd Memory Halfword6-266B800ADMDAdd Memory Word6-268B800ADMBAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-288BC00SUMHSubtract Memory Halfword6-288BC00SUMDSubtract Memory Doubleword6-290BC00SUMDSubtract Memory Doubleword6-290BC00SUMDSubtract Memory Doubleword6-302C000MPMHMultiply by Memory Halfword6-302C000MPMHMultiply by Memory Word6-304C000DVMHDivide by Memory Byte6-300C008DVMHDivide by Memory Byte6-310C408L1Load Immediate6-284C801L1Load Immediate6-308C803DVIDivide by Memory Byte6-310C408L1Load Immediate6-312C400DVMBDivide by Memory Byte6-310C408L1Load Immediate6-372C807MPIMultiply Immediate6-308C803DVIDivide Immediate6-372C807SVCSupervisor Call6-371C807EXRExecute Register6-371C807LFLoad File6-46<			6-20	B008
LNWLoad Negative Word6-32B400LNDLoad Negative Doubleword6-34B400LNBLoad Negative Doubleword6-266B800ADMHAdd Memory Halfword6-266B800ADMWAdd Memory Word6-268B800ADMDAdd Memory Doubleword6-270B800ADMBAdd Memory Doubleword6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Doubleword6-290BC00SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Halfword6-302C000MPMHMultiply by Memory Byte6-300C008DVMHDivide by Memory Word6-312C400DVMHDivide by Memory Byte6-310C408L1Load Immediate6-364C800ADIAdd Immediate6-364C800ADIAdd Immediate6-364C800SUISubtract Immediate6-310C408L1Load Immediate6-368C803DVIDivide Immediate6-318C804C1Compare Immediate6-377C806EXRRExecute Register Right6-372C807LFLoad File6-46CC008LFRLoad File6-48C008STMStore Marked Mord6-52D400STMStore Marked Mord6-52D400STMStore Marked Doubleword6-56D400<	LNH		6-30	B400
LNDLoad Negative Doubleword6-34B400LNBLoad Negative Byte6-28B408ADMHAdd Memory Halfword6-266B800ADMDAdd Memory Doubleword6-270B800ADMBAdd Memory Dyte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Halfword6-288BC00SUMWSubtract Memory Poubleword6-290BC00SUMBSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Byte6-302C000MPMBMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Byte6-310C408LILoad Immediate6-310C408LILoad Immediate6-310C408SUISubtract Immediate6-318C801SUISubtract Immediate6-318C803DVIDivide Immediate6-318C803DVIDivide Immediate6-377C806EXRRExecute Register Right6-371C807EXRExecute Register Right6-38D000STHStore Masked Halfword6-54D400STWStore Masked Halfword6-52D408STMDStore Masked Doubleword6-66D800			6-32	B400
ADMHAdd Memory Halfword6-266B800ADMWAdd Memory Word6-268B800ADMDAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Doubleword6-290BC00SUMWSubtract Memory Doubleword6-226BC00SUMBSubtract Memory Doubleword6-226BC00SUMBSubtract Memory Doubleword6-226BC00SUMBSubtract Memory Doubleword6-302C000MPMHMultiply by Memory Byte6-300C0008DVMHDivide by Memory Byte6-300C0008DVMHDivide by Memory Byte6-310C4000DVMWDivide by Memory Byte6-310C4003DUIAdd Immediate6-288C802MPIMultiply Immediate6-308C802SUISubtract Immediate6-318C804CICompare Immediate6-377C806EXRExecute Register6-371C807EXRExecute Register Right6-372C807LFFLoad Base File6-46CC008LEALoad Effective Address6-38D000 <td>LND</td> <td></td> <td>6-34</td> <td>B400</td>	LND		6-34	B400
ADMHAdd Memory Halfword6-266B800ADMWAdd Memory Word6-268B800ADMDAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Doubleword6-286BC08MPMHMultiply by Memory Byte6-302C000MPMWMultiply by Memory Byte6-300C000DVMHDivide by Memory Byte6-300C000DVMHDivide by Memory Byte6-310C400DVMHDivide by Memory Byte6-310C400DVMWDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-308C803DVIDivide Immediate6-308C803DVIDivide Immediate6-318C804CICompare Immediate6-377C807EXRExecute Register Right6-371C807LFRLoad File6-46CC00LFRLoad File6-44CC08LEALoad File6-38D000STHStore Masked Malfword6-58D400STBStore Byte6-52D408STMHStore Masked Doubleword6-66D800STMDStore Masked Doubleword6-66D80	LNB	Load Negative Byte	6-28	B408
ADMWAdd Memory Word6-268B800ADMDAdd Memory Doubleword6-270B800ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Doubleword6-290BC00SUMDSubtract Memory Doubleword6-292BC00SUMDSubtract Memory Doubleword6-286BC08MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Halfword6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Byte6-311C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-36C801SUISubtract Immediate6-318C803DVIDivide Immediate6-318C803DVIDivide Immediate6-318C803DVIDivide Immediate6-377C806EXRRExecute Register Right6-371C807EXRExecute Register Right6-371C807LFLoad Base File6-48CC08LFBRLoad Effective Address6-38D000STHStore Masked Halfword6-55D400STDStore Masked Mord6-66D800STMDStore Masked Doubleword6-66D800	ADMH		6-266	B800
ADMBAdd Memory Byte6-264B808SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Word6-304C000DVMHDivide by Memory Byte6-310C008DVMHDivide by Memory Byte6-312C400DVMBDivide by Memory Byte6-314C400DVMBDivide by Memory Byte6-310C408L1Load Immediate6-284C801SUISubtract Immediate6-284C801SUISubtract Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-377C807EXRExecute Register Right6-371C807LFLoad Base File6-48CC08LEALoad Effective Address6-38D000STMStore Byte6-52D400STDStore Byte6-52D400STMHStore Masked Halfword6-64B800STMDStore Masked Doubleword6-66D800	ADMW		6-268	B800
SUMHSubtract Memory Halfword6-288BC00SUMWSubtract Memory Word6-290BC00SUMDSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Byte6-3112C400DVMWDivide by Memory Byte6-310C408L1Load Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-308C803DV1Divide by Memory Byte6-318C802MPIMultiply Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-318C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-371C807EXRExecute Register Right6-33D000STHStore Mord6-56D400STDStore Word6-56D400STDStore Byte6-52D408STMHStore Masked Halfword6-66D800STMDStore Masked Doubleword6-66D800	ADMD	Add Memory Doubleword	6-270	B800
SUMWSubtract Memory Word6-290BC00SUMDSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Byte6-302C000MPMWMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Byte6-3112C400DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-368C803SUISubtract Immediate6-318C803DVIDivide Immediate6-318C803DVIDivide Immediate6-318C803SVCSupervisor Call6-377C806EXRRExecute Register Right6-377C807EXRExecute Register Right6-371C807LFLoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Byte6-52D408STMHStore Masked Halfword6-66D800STMDStore Masked Doubleword6-66D800	ADMB	Add Memory Byte	6-264	B808
SUMDSubtract Memory Doubleword6-292BC00SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Byte6-312C400DVMWDivide by Memory Byte6-311C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-318C803DVIDivide Immediate6-318C803DVIDivide Immediate6-318C803DVIDivide Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-371C807EXRExecute Register Right6-371C807LFLoad Base File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STMStore Mord6-56D400STDStore Byte6-52D408STMHStore Masked Halfword6-66D800STMDStore Masked Doubleword6-66D800	SUMH	Subtract Memory Halfword	6-288	
SUMBSubtract Memory Byte6-286BC08MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Halfword6-312C400DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-284C801ADIAdd Immediate6-284C802MPIMultiply Immediate6-318C803DVIDivide Immediate6-318C804CICompare Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-371C807LFLoad Effective Address6-38D000STMStore Halfword6-56D400STDStore Doubleword6-58D400STMHStore Masked Halfword6-66D800STMDStore Masked Doubleword6-66D800	SUMW	Subtract Memory Word	6-290	BC00
MPMHMultiply by Memory Halfword6-302C000MPMWMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Halfword6-312C400DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-298C802MPIMultiply Immediate6-318C804CICompare Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-371C807LFRLoad Base File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Word6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-66D800STMDStore Masked Doubleword6-66D800	SUMD	Subtract Memory Doubleword	6-292	BC00
MPMWMultiply by Memory Word6-304C000MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Halfword6-312C400DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-318C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-371C807EXRExecute Register Right6-371C807LFLoad File6-46CC00LFBRLoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Mord6-52D408STMHStore Masked Halfword6-66D800STMDStore Masked Doubleword6-66D800	SUMB	Subtract Memory Byte	6-286	BC08
MPMBMultiply by Memory Byte6-300C008DVMHDivide by Memory Halfword6-312C400DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-298C802MPIMultiply Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-372C807EXRExecute Register Right6-371C807LFLoad Base File6-46CC00LFBRLoad Effective Address6-38D000STHStore Mard6-56D400STDStore Mord6-52D408STMHStore Masked Halfword6-66D800STMDStore Masked Doubleword6-66D800	МРМН	Multiply by Memory Halfword	6-302	C000
DVMHDivide by Memory Halfword6-312C400DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-298C802MPIMultiply Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-371C807EXRExecute Register Right6-371C807LFLoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Byte6-52D408STMHStore Masked Halfword6-64D800STMDStore Masked Doubleword6-66D800	MPMW	Multiply by Memory Word	6-304	C000
DVMWDivide by Memory Word6-314C400DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-298C802MPIMultiply Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-377C806EXRRExecute Register Right6-377C807EXRExecute Register Right6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Word6-56D400STDStore Byte6-52D408STMHStore Masked Halfword6-62D800STMDStore Masked Doubleword6-66D800	МРМВ	Multiply by Memory Byte	6-300	C008
DVMBDivide by Memory Byte6-310C408LILoad Immediate6-36C800ADIAdd Immediate6-284C801SUISubtract Immediate6-298C802MPIMultiply Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-168C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Doubleword6-58D400STBStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800	DVMH	Divide by Memory Halfword	6-312	C400
LILoad Immediate6-36C 800ADIAdd Immediate6-284C 801SUISubtract Immediate6-298C 802MPIMultiply Immediate6-308C 803DVIDivide Immediate6-318C 804CICompare Immediate6-168C 805SVCSupervisor Call6-377C 806EXRRExecute Register Right6-372C 807EXRExecute Register6-371C 807LFLoad File6-46C C00LFBRLoad Base File6-48C C08LEALoad Effective Address6-38D 000STHStore Halfword6-56D 400STDStore Doubleword6-58D 400STBStore Masked Halfword6-62D 800STMWStore Masked Word6-66D 800STMDStore Masked Doubleword6-66D 800	DVMW	Divide by Memory Word	6-314	C400
ADIAdd Immediate6-284C801SUISubtract Immediate6-298C802MPIMultiply Immediate6-308C803DVIDivide Immediate6-318C804CICompare Immediate6-168C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register Right6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Doubleword6-58D400STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800	DVMB	Divide by Memory Byte		
SUISubtract Immediate6-298C802MPIMultiply Immediate6-308C803DVIDivide Immediate6-318C804CICompare Immediate6-168C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register Right6-371C807LFLoad File6-46CC00LFBRLoad Base File6-46CC08LEALoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-66D800STMDStore Masked Doubleword6-66D800	LI		6-36	
MPIMultiply Immediate6-308C803DV1Divide Immediate6-318C804CICompare Immediate6-168C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register Right6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMDStore Masked Doubleword6-66D800		Add Immediate		
DVIDivide Immediate6-318C804CICompare Immediate6-168C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMDStore Masked Doubleword6-66D800	SUI	Subtract Immediate	6-298	
CICompare Immediate6-168C805SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register Right6-371C807LFLoad File6-46CC00LFBRLoad Base File6-46CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMDStore Masked Word6-66D800STMDStore Masked Doubleword6-66D800	MPI	Multiply Immediate	6-308	
SVCSupervisor Call6-377C806EXRRExecute Register Right6-372C807EXRExecute Register6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMDStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800	DVI	Divide Immediate	6-318	
EXRRExecute Register Right6-372C807EXRExecute Register6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMDStore Masked Doubleword6-66D800		Compare Immediate		
EXRExecute Register6-371C807LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800	SVC	Supervisor Call	6-377	
LFLoad File6-46CC00LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800		Execute Register Right	6-372	
LFBRLoad Base File6-48CC08LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
LEALoad Effective Address6-38D000STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMVStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STHStore Halfword6-54D400STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STWStore Word6-56D400STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STDStore Doubleword6-58D400STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STBStore Byte6-52D408STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STMHStore Masked Halfword6-62D800STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STMWStore Masked Word6-64D800STMDStore Masked Doubleword6-66D800				
STMD Store Masked Doubleword 6-66 D800				
STMB Store Masked Byte 6-60 D808				
	STMB	Store Masked Byte	6-60	D808

BR Base Register NBR Non-Base Register

Appendix

Mnemonic	Instruction	Page	Op Code
STF	Store File	6-68	DC00
STFBR	Store Base File	6-70	DC08
SUFW	Subtract Floating-Point Word	6-336	E000
SUFD	Subtract Floating-Point Doubleword	6-340	E000
ADFW	Add Floating-Point Word	6-328	E008
ADFD	Add Floating-Point Doubleword	6-332	E008
DVFW	Divide Floating-Point Word	6-352	E400
DVFD	Divide Floating-Point Doubleword	6-356	E400
MPFW	Multiply Floating-Point Word	6-344	E408
MPFD	Multiply Floating-Point Doubleword	6-348	E408
ARMH	Add Register to Memory Halfword	6-278	E800
ARMW	Add Register to Memory Word	6-280	E800
ARMD	Add Register to Memory Doubleword	6-282	E800
ARMB	Add Register to Memory Byte	6-276	E808
BU	Branch Unconditionally	6-120	EC00
BCT	Branch Condition True	6-124	EC00
BCF	Branch Condition False	6-122	F000
BFT	Branch Function True	6-126	F000
BIB	Branch After Incrementing Byte	6-148	F400
BIH	Branch After Incrementing Halfword	6-150	F420
BIW	Branch After Incrementing Word	6-152	F440
BID	Branch After Incrementing Doubleword	6-154	F460
ZMH	Zero Memory Halfword	6-76	F800
ZMW	Zero Memory Word	6-78	F800
ZMD	Zero Memory Doubleword	6-80	F800
ZMB	Zero Memory Byte	6-74	F808
BL.	Branch and Link	6-128	F880
LPSD	Load Program Status Doubleword	6-368	F980
JWCS	Jump to Writable Control Store	6-424	FA08
LPSDCM	Load Program Status Doubleword and		
	Change Map	6-369	FA80
EI	Enable Interrupt	6-394	FC00
DI	Disable Interrupt	6-397	FC01
RI	Request Interrupt	6-395	FC02
AI	Activate Interrupt	6-396	FC03
DAI	Deactivate Interrupt	6-398	FC04
TD	Test Device	6-403	FC05
CD	Command Device	6-402	FC06
SIO TIO	Start I/O	6-406 6-407	FC17 FC1F
STPIO	Test I/O	6-408	FC1F FC27
RSCHNL	Stop I/O Reset Channel	6-408 6-409	FC27 FC2F
HIO	Halt I/O	6-409	FC2F FC37
GRIO	Grab Controller	6-411	FC3F
RSCTL	Reset Controller	6-412	FC47
ECWCS	Enable Channel WCS Load	6-414	FC4F
WCWCS	Write Channel WCS	6-415	FC5F
ECI	Enable Channel Interrupt	6-417	FC67
DCI	Disable Channel Interrupt	6-418	FC6F
ACI	Activate Channel Interrupt	6-419	FC77
DACI	Deactivate Channel Interrupt	6-420	FC7F
DAGI	Deactivate Channel Intellapt	0-420	1 0/1

C-5/C-6

APPENDIX D

32/67 CPU INSTRUCTION SET AS COMPARED TO THE 32 SERIES

DELETED INSTRUCTION

The SYSTEMS 32 SERIES instructions listed below are not recognized by the 32/67 CPU.

BRI	Branch and Reset Interrupt
CALM	Call Monitor
СЕМА	Convert (thru) External MAP Address
LEM	Load (thru) External MAP Address
SEM	Store (thru) External MAP Address
TPR	Transfer Protect Register to Register
TRP	Transfer Register to Protect Register

INSTRUCTIONS NOT DEFINED IN BASE REGISTER MODE

The following instructions are available in the Non-Base Register Mode but are undefined in the Base Register Mode.

CEA	Clear Extended Addressing
LEA	Load Effective Address
NOR	Normalize
NORD	Normalize Double
SEA	Set Extended Addressing

INSTRUCTIONS DEFINED ONLY IN THE BASE REGISTER MODE

The following instructions are available only in the Base Register Mode.

CALLM	Procedure Call Memory
CALL	Procedure Call
BSUB	Branch Subroutine
BSUBM	Branch Subroutine Memory
LABR	Load Address Base Register
LWBR	Load Base Register
RETURN	Procedure Return
STWBR	Store Base Register
SUABR	Subtract Address Base Register
TBRR	Transfer Base Register to GPR
TCCR	Transfer Condition Codes to GPR
TPCBR	Transfer Program Counter to BR
TRBR	Transfer GPR to BR
TRCC	Transfer GPR to Condition Codes
XCBR	Exchange Base Registers

Gould CONCEPT 32/67 Reference Manual

D-1

NEW INSTRUCTIONS DEFINED IN BOTH MODES

The new 32/67 instructions are listed below:

SMC	Shared Memory Control
CALLM	Procedure Call Memory
BSUB	Branch Subroutine
BSUBM	Branch Subroutine Memory

Gould CONCEPT 32/67 Reference Manual

Appendix