

## LIST OF Effective Pages

Total number of pages is 860 , as follows:

| Page No. | Issue | Page No. | Issue |
| :---: | :---: | :---: | :---: |
| Title | Original |  |  |
| A. | Original |  |  |
| i thru xiv | Original |  |  |
| 1-1 thru 1-12 | Original |  |  |
| 2-1 thru 2-20 | Original |  |  |
| 3-1 thru 3-758 | Original |  |  |
| 4-1 thru 4-54. | Original |  |  |

## TAbLE OF CONTENTS

Section Title ..... Page
I GENERAL DESCRIPTION ..... 1-1
1-1 Introduction ..... 1-1
1-2 Physical Description ..... 1-1
1-3 Basic Computer ..... 1-1
1-4 Equipment Breakdown ..... 1-2
1-5 Computer Configuration ..... 1-2
Optional Features ..... 1-2
1-7 Functional Description ..... 1-2
1-8 Dasie Computer Description ..... 1-2
1-9 Computer Optional ..... 1-8
1-10 Two Additional Real-Time Clocks ..... 1-8
1-11 Power Fail-Safe Feature ..... 1-8
1-12 Memory Protection. ..... 1-8
1-13 Private Memory Register Extension. ..... 1-8
1-14 Floating Point. ..... 1-8
1-15 External Interrupts ..... 1-9
1-16 Memory Expansion ..... 1-9
1-17 Port Expansion ..... 1-9
1-18 Multiplexing Input/Output Processor ..... 1-9
1-19 Additional Eight Subchannels (IOP). ..... 1-9
1-20 Selector Input/Output Processor ..... 1-9
1-21 Six Internal Interrupt Levels. ..... 1-9
1-22 Maximum Computer System ..... 1-9
1-23 Specifications and Leading Particulars ..... 1-9
OPERATION AND PROGRAMMING ..... 2-1
2-1 General ..... 2-1
2-2 Operation ..... 2-1
Controls and Indicators ..... 2-1
Operating Procedures ..... 2-1
Applying Power. ..... 2-1
Displaying Contents of Memory Location. ..... 2-1
Storing Into Memory. ..... 2-1
Clearing the Program Status Words. ..... 2-9
Altering the Current Program Status Doubleword ..... 2-9
Branching From the PCP. ..... 2-10
Stepping Through a Program ..... 2-10
Single Clocking an Instruction ..... 2-10

Single Instruction Repetition

Single Instruction Repetition .....  ..... 2-10 .....  ..... 2-10
Loading a Program
Loading a Program ..... 2-10 ..... 2-10
2-13
2-13 ..... 2-14 ..... 2-14Programming2-11
2-16 Word Formats ..... 2-11
2-17 Data Word Formats. ..... 2-11
2-18 Instruction Formats. ..... 2-13
2-19Memory Addressing2-14
2-20Reference Address2-14
2-21 Effective Address. ..... 2-14
2-22 Indirect Address ..... 2-14
2-23 Indexed Addressing ..... 2-14

## TABLE OF CONTENTS (Cont.)

Section Title Page
2-24 Indirect Indexed Addressing ..... 2-14
2-25 Doubleword Addressing. ..... 2-15
2-26 Indexed Doubleword Instructions ..... 2-15
2-27 Halfword Addressing ..... 2-15
2-28 Byte Addressing ..... 2-16
2-29 Basic Instructions ..... 2-17
III PRINCIPLES OF OPERATION ..... 3-1
3-1 Introduction. ..... 3-1
3-2 General Principles of Operation ..... 3-1
3-3 Central Processor Unit ..... 3-1
Arithmetic, Control, and Address Functions ..... 3-1
CPU Timing ..... 3-5Interrupt/Trap Functions3-7
3-7 Private Memory Organization ..... 3-8
Processor Control Panel ..... 3-8
Floating Point Unit ..... 3-8
3-93-10
3-113-12
3-133-14
3-153-163-17
Memory Protection ..... 3-8
Core Memory ..... 3-9
Port Expansion ..... 3-10
Three-Wire Core Selection ..... 3-10
Memory Input-Output ..... 3-11
Input-Output Channel ..... 3-11
Multiplexing IOP ..... 3-13
Selector IOP ..... 3-14
Integral IOP ..... 3-16
Chaining ..... 3-16
IOP Priority ..... 3-16
3-22
Central Processing Unit ..... 3-21Detailed Principles of Operation3-16
Arithmetic and Control Circuits ..... 3-21
Clock Logic ..... 3-50
CPU Phases and Timing ..... 3-61
Real-Time Clock ..... 3-61
Watchdog Timer ..... 3-62
Memory Protection ..... 3-65
Traps ..... 3-71
Interrupts ..... 3-79
Memory. ..... 3-95
Introduction. ..... 3-95
Memory Bank ..... 3-95
Interleaving. ..... 3-99
Memory Elements. ..... 3-99
Memory Switches. ..... 3-101
Memory Configuration ..... 3-101
Interleave Transformation ..... 3-101
Memory Access Request ..... 3-109
Port Priority ..... 3-109
Address Release. ..... 3-109
Memory Cycles ..... 3-109
Memory Delay Lines. ..... 3-113
Abort ..... 3-118
Memory Reset ..... 3-119Memory Fault3-119
3-47 ..... 3-121

## TABLE OF CONTENTS (Cont.)

Section Title Page
3-48

Read Timing and Data Flow
3-1213-493-50
3-513-523-533-54
3-553-56
3-573-58
3-593-60
3-613-62
3-633-64Full Write Timing and Data Flow3-121
Partial Write Timing and Data Flow ..... 3-121
Parity Checking and Parity Generation ..... 3-125
Sigma 5 Core Selection. ..... 3-127
Core Characteristics. ..... 3-127
Basic Core Switching ..... 3-127
Reading From Memory ..... 3-127
Writing Into Memory ..... 3-130
Core Diode Module ..... 3-130
Operation Code Implementation ..... 3-174
Preparation Phases ..... 3-174
Family of Load Instructions (FALOAD). ..... 3-204
Family of Load Absolute Instructions (FAIOAD/A), ..... 3-224
Family of Store Instructions (FASTORE) ..... 3-235
Family of Selective Instructions (FASEL) LOAD SELECTIVE (LS; 4A, CA) ..... 3-249
Family of Analyze Instructions ..... 3-261
Interpret (INT; 6B, EB). ..... 3-270
Family of Arithmetic Instructions (FAARITH) ..... 3-274
Family of Multiply Instructions (FAMUL) ..... 3-286
Family of Divide Instructions (FADIV). ..... 3-301
Family of Modify and Test Instructions ..... 3-317
Family of Compare Instructions ..... 3-330
Family of Compare With Limits Instructions (FACOMP/L). ..... 3-340
Family of Logical Instructions (FALOGIC) ..... 3-349
Family of Shift Instructions (FASH) ..... 3-353
Family of Floating Point Instructions ..... 3-378
Family of Stack and Multiple Instructions (FAST) ..... 3-438
Family of Branch Instructions (FABRANCH) ..... 3-508
Family of Call Instructions (FACAL) ..... 3-522
Family of Program Status Doubleword Instructions (FAPSD) ..... 3-524
Move to Memory Control (MMC; 6F, EF) ..... 3-538
Wait (WAIT; 2E, AE) ..... 3-551
Family of Direct Instructions (FARWD) ..... 3-553
Family of Input/Output Instructions (FAIO) ..... 3-564
Glossary of Terms ..... 3-600
Power Fail-Safe ..... 3-624
General ..... 3-624
Interrupts ..... 3-624
Power Monitor Assembly ..... 3-624
Floating Point Unit ..... 3-638
A-Register ..... 3-638
B-Register ..... 3-638
D-Register ..... 3-638
F-Register ..... 3-644
E-Register ..... 3-644
Adder ..... 3-644
Floating Point Display ..... 3-644
Processor Control Panel (PCP) ..... 3-648
Control Switches ..... 3-648
Indicators ..... 3-648
PCP Phase Sequencing ..... 3-648
CLOCK MODE Switch ..... 3-648
CONTROL MODE Switch. ..... 3-648
WATCHDOG TIMER Switch ..... 3-655

## TABLE OF CONTENTS (Cont.)

Section Title Page
3-103 INTERLEAVE SELECT Switch. ..... 3-655
3-104 AUDIO Switch. ..... 3-655
3-105 SENSE Switches ..... 3-655
3-106 REGISTER DISPLAY Switch ..... 3-655
3-107 REGISTER SELECT Switch. ..... 3-655
3-108 I/O RESET Switch ..... 3-656
3-109 UNIT ADDRESS Switches ..... 3-656
3-110 INTERRUPT Switch ..... 3-656
3-111 SELECT ADDRESS Switches ..... 3-656
3-112 DATA Switches ..... 3-656
3-113 Entering PCP Phases. ..... 3-656
3-114 Reset Function ..... 3-658
3-115 Clear PSWI, PSW2 Function ..... 3-658
3-116 STEP or RUN from Idle Operation ..... 3-658
3-117 INSERT Function. ..... 3-662
3-118 DATA ENTER/CLEAR Function ..... 3-662
3-119 STORE INSTR ADDR/SELECT ADDR Function ..... 3-666
3-120 DISPLAY INSTR ADDR/SELECT ADDR Function ..... 3-666
3-121 INSTR ADDR HOLD/INCREMENT Function ..... 3-666
3-122 Clear Memory Function ..... 3-666
3-123 LOAD Function ..... 3-672
3-124 PARITY ERROR MODE Function ..... 3-672
3-125 Indicator Lamp Drive Operation ..... 3-672
3-126 Integral Input/Output Processor ..... 3-680
3-127 General ..... 3-680
3-128 Address and Priority Assignment ..... 3-680
3-129 Capabilities ..... 3-680
3-130 I/O Fast Memory IOFM ..... 3-680
3-131 I/O Address Register IOFR ..... 3-685
3-132 I/O Data Register IODA. ..... 3-685
3-133 Address Conversion Circuits ..... 3-686
3-134 Instructions, Commands, Orders ..... 3-686
3-135 Integral IOP/Device Controller Interface ..... 3-686
3-136 Service Cycles. ..... 3-686
3-13 I/O Phase Sequencing ..... 3-686
3-138 Power Distribution ..... 3-748
3-139 Main Power Distribution Box ..... 3-748
3-140 Power Junction Box ..... 3-749
3-141 Power Supplies ..... 3-749
IV MAINTENA NCE AND PARTS LIST ..... 4-1
4-1 Maintenance ..... 4-1
4-2 ..... 4-3 ..... 4-1
Special Tools and Test Equipment ..... 4-1
4-44-5
4-6
4-7
4-84-9Parts Lists
Diagnostic Testing ..... 4-1
Electronic Testing ..... 4-1
Switch Settings ..... 4-2
Corrective Maintenance ..... 4-8
Wirewrap Techniques ..... 4-8
Power Supplies ..... 4-8
4-11Tabular Listings4-8
4-84-12
Tlustar Listin
Illustrations ..... 4-8

## TABLE OF CONTENTS (Cont.)

Section

Title

Page

4-13 Parts List Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8
4-14 Manufacturer Code Index . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8

## LIST OF ILLUSTRATIONS

Figure Title ..... Page
1-1 Sigma 5 Computer (Typical Configuration) ..... 1-1
1-2 Equipment Breakdown ..... 1-3
1-3 CPU Cabinet ..... -
1-4 Memory Cabinet (Typical) ..... 1-5
1-5 Accessory Cabinet No. I (Typical) ..... 1-6
1-6 Sigma 5 Minimum System With Integral IOP ..... 1-8
1-7 Sigma 5 Minimum System Without Integral IOP ..... 1-8
1-8 Sigma 5 Maximum System (Typical) ..... 1-10
2-1 Sigma 5 Processor Control Panel (PCP) ..... 2-2
3-1 Sigma 5 Major Elements ..... 3-1
3-2 Central Processing Unit, Functional Block Diagram ..... 3-2
3-3 Arithmetic, Control, and Address Functions, Block Diagram ..... 3-3
3-4 CPU Clock Generator, Simplified Block Diagram ..... 3-6
3-5 Oscillator Clock Generator, Simplified Block Diagram ..... 3-7
3-6 Core Memory Organization ..... 3-9
3-7 Memory Connections and Port Expansion. ..... 3-10
3-8 Typical $X$ and $Y$ Core Wiring ..... 3-11
3-9 Example of Interleaving in Read-Restore Mode ..... 3-12
3-10 Multiplexing IOP, Simplified Block Diagram ..... 3-13
3-11 Selector IOP, Simplified Block Diagram. ..... 3-15
3-12 Typical IOP Priority Arrangement ..... 3-17
3-13 Basic Logic Symbols Chart. ..... 3-18
3-14 Arithmetic and Control Circuits ..... 3-23
3-15 C-Register Inputs and Enabling Signals ..... 3-25
3-16 C-Register Bit 1 Logic Diagram ..... 3-25
3-17 A-Register Inputs and Enabling Signals ..... 3-26
3-18 $\quad$ O-Register Inputs and Enabling Signals ..... 3-28
3-19 RP-Register and R-Register Inputs and Enabling Signals ..... 3-28
3-20 D-Register Inputs and Enabling Signals, ..... 3-29
3-21 B-Register Inputs and Enabling Signals ..... 3-30
3-22 $\quad$ P-Register Inputs and Enabling Signals ..... 3-31
3-23 DIO-Register Inputs and Enabling Signals ..... 3-32
3-24 Macro-Counter Inputs and Enabling Signals ..... 3-33
3-25 Condition Code Flip-Flop Register Inputs and Enabling Signals ..... 3-33
3-26 A Plus D Adder Logic ..... 3-34
3-27 Sum Bus Inputs and Enabling Signals ..... 3-38
3-28 Private Memory Register Block ..... 3-43
3-29 Word Distribution in Private Memory Block ..... 3-44
3-30
SDS 304 Memory Element, Simplified Diagram ..... 3-44
3-31 FT25 Module, Page 0, Byte 0, Simplified Program ..... 3-45
3-32 Private Memory Data Organization ..... 3-47
3-33 Bit Addressing on FT25 Module. ..... 3-48
3-34 Register Extension Chassis, Simplified Logic Diagram ..... 3-49

## LIST OF ILLUSTRATIONS (Cont.)

Figure Title Page
3-35 Register Extension FT25 Module, Page 0, Byte 0, Simplified Diagram ..... 3-51
3-36 Clock Generator, Simplified Block Diagram ..... 3-54
3-37 Delay Line 1, Logic Diagram ..... 3-55
3-38 Delay Line 2, Logic Diagram ..... 3-56
3-39 Delay Line 3, Logic Diagram ..... 3-58
3-40 Clock Enabling Gates. ..... 3-59
3-41 Store Operation Timing Diagram ..... 3-59
3-42 Data Release Latch, Logic Diagram ..... 3-60
3-43 Single Clock Generation. ..... 3-61
3-44 Oscillator Clock Generator, Block Diagram ..... 3-62
3-45 Real-Time Clock, Simplified Diagram ..... 3-63
3-46 Watchdog Timer Control Circuits, Logic Diagram ..... 3-64
3-47 Watchdog Timer Runout, Timing Diagram ..... 3-65
3-48 Write Lock Registers ..... 3-66
3-49 Organization of Write Lock Bits on SDS 304 Integrated Circuit ..... 3-67
3-50 Write Lock Addressing ..... 3-70
3-51 Trap Sequence, Flow Diagram ..... 3-74
3-52 Operation Codes Resulting in Trap ..... 3-76
3-53 Interrupt Phases. ..... 3-83
3-54 Interrupt Sequence, Flow Diagram ..... 3-84
3-55 Power-On and Power-Off Interrupt Circuits, Cycle of Operation ..... 3-85
3-56 Service Routine, Timing Diagram ..... 3-90
3-57 Write Direct Sequence, Timing Diagram ..... 3-93
3-58 Memory System Interconnection for Eight Memory Modules, One CPU, and Three IOP's ..... 3-96
3-59 Sigma 5 Memory Bank, Functional Diagram ..... 3-97
3-60 Port Expanders F and S (First and Second) ..... 3-100
3-61 Toggle Switch Modules (ST14) ..... 3-102
3-62 32K Interleaved Memory, Example 1 ..... 3-103
3-63 32K Interleaved Memory, Example 2 ..... 3-103
3-64 32K Interleaved Memory, Example 3 ..... 3-104
3-65 Bank Size, Interleave Size, and Bank Number Switches ..... 3-105
3-66 Address Transformation for Interleaving (Port C), Simplified Diagram ..... 3-106
3-67 Memory Address Register and Interleave Transformation Logic ..... 3-107
3-68 Address Here Logic, Ports A, B, and C. ..... 3-110
3-69 Memory Request and Port Override Logic ..... 3-111


Port Priority and Address Release Logic. ..... 3-112
3-71 Read, Full Write, and Partial Write Logic Diagram ..... 3-114
3-72 Read and Write Delay Lines ..... 3-115
3-73 Read-Restore and Full Write Delay Line Timing for Port C. ..... 3-116
3-74 Partial Write Delay Line Timing for Port $C$ ..... 3-117


Read-Restore Delay Line Timing for Ports $A$ or $B$ ..... 3-117
3-76 Ports A and B Delay Line. ..... 3-118
3-77 Memory Busy (MB), Logic Diagram ..... 3-119
3-78 Power Fail-Safe, Reset, and Memory Fault, Logic Diagram. ..... 3-120
3-79 M-Register (M00, Typical of M00-M31) ..... 3-122
3-80 Read Timing Diagram ..... 3-123
3-81 Full Write Timing Diagram ..... 3-124
3-82 Partial Write Timing Diagram ..... 3-125
3-83 Parity Determination Logic Scheme ..... 3-126
3-84 Basic Core Switching ..... 3-128
3-85 Simplified Memory, Read-Restore Operation ..... 3-129


Simplified Memory, Clear Write Operation ..... 3-131
3-87 Bit Plane Layout in a Core Diode Module ..... 3-132
3-88 Core Diode Module, Open to Expose Bit Planes ..... 3-133
3-89 Core Diode Module, Closed, as Inserted. ..... 3-134

## LIST OF ILLUSTRATIONS (Cont.)

Figure Title Page
3-90 Core Diode Module, Bit Planes, X Wire Crossover ..... 3-135
3-91 Core Diode Module, Jack Pins and Signals ..... 3-136
3-92 Core Diode Module, Left Half Wiring Details ..... 3-137
3-93 Core Diode Module, Right Half Wiring Details ..... 3-138
3-94 Sense Line Wiring in a 4K Core Diode Module ..... 3-139
3-95 Memory Core Drive System, Simplified Schematic ..... 3-142
3-96 $X$ Current and Voltage Switch Matrix for 16K Memory. ..... 3-145
3-97 $\quad$ X Current and Voltage Switch Matrix, Byte 0, 4K Stack ..... 3-147
3-98 Y Current and Voltage Switch Matrix for 16K Memory. ..... 3-148
3-99 Y Current and Voltage Switch Matrix for Bit 0. ..... 3-149
3-100 Y Positive Current Predrive/Drive Coupling, Simplified Schematic ..... 3-150
3-101 X Positive Current Predrive Matrix, Simplified Schematic ..... 3-151
3-102 $X$ and $Y$ Predrive Selection Relative to Memory Address. ..... 3-152
3-103 $X$ Positive Current Predrive Matrix ..... 3-154
3-104 $\quad X$ Negative Current Predrive Matrix ..... 3-155
3-105 $\quad \times$ Positive Voltage Predrive Matrix ..... 3-156
3-106 $\quad X$ Negative Voltage Predrive Matrix ..... 3-156
3-107 Y Positive Current Predrive/Drive Coupling System. ..... 3-157
3-108 Y Negative Current Predrive/Drive Coupling System, ..... 3-158
3-109 Y Positive/Negative Predrive/Drive Coupling System ..... 3-159
3-110 Magnetics Timing Diagram ..... 3-160
3-111 Sense Preamplifier (HT26) Simplified Schematic, Bit 0, Stack 0 ..... 3-161
3-112 Sensing System for Bit 0 (Typical) ..... 3-162
3-113 Sense Line/Preamp/Sense Amplifier System (Bytes 0 and 1) ..... 3-163
3-114 Basic Sense Amplifier, Logic Diagram ..... 3-166
3-115 Sense Waveforms. ..... 3-167
3-116 Sense Amplifier, Simplified Schematic ..... 3-167
3-117 Y Current Inhibit Circuits, Simplified Diagram ..... 3-168
3-118 Positive and Negative Y Current Inhibit, Bit 0 ..... 3-169
3-119 Read-Restore, Timing Diagram ..... 3-170
3-120 Full Clear Write, Timing Diagram ..... 3-171
3-121 Partia! Write, Timing Diagram ..... 3-172
3-122 Memory Module Location Chart ..... 3-173
3-123 Preparation Phases General Functions, Block Diagram ..... 3-177
3-124 Immediate Instruction Preparation Phases, Flow Diagram ..... 3-194
3-125 Preparation Phase PRE1, Flow Diagram. ..... 3-195
3-126 Preparation Phase PRE2 (Not PRE/12), Flow Diagram. ..... 3-196
3-127 Preparation Phase PRE2 (PRE/12 Time), Flow Diagram ..... 3-197
3-128 Preparation Phase PRE3, Flow Diagram. ..... 3-198
3-129 Preparation Phase PRE4, Flow Diagram ..... 3-199
3-130 Index Register Contents for Byte, Halfword, Word, Doubleword, and Shift Operations ..... 3-201
3-131 Index Register Alignment for Effective Address Computation ..... 3-202
3-132 Load Absolute Halfword Phases ..... 3-224
3-133 Load Absolute Word Phases ..... 3-227
3-134 Load Absolute Doubleword Phases ..... 3-230
3-135 Store Doubleword Phases. ..... 3-240
3-136 Load Selective Phases ..... 3-250
3-137 Store Selective Phases ..... 3-254
3-138 Compare Selective Phases ..... 3-258
3-139 Analyze Instruction, Phase Sequence Diagram ..... 3-262
3-140 Analyze Instruction, Preparation Phases Flow Diagram ..... 3-263
3-141 Interpret Examples ..... 3-270
3-142 Interpret Phases ..... 3-271
3-143 Add Doubleword and Subtract Doubleword Instruction, Phase Diagram. ..... 3-280
3-144 Bit-Pair Multiplication. ..... 3-287

## LIST OF ILLUSTRATIONS (Cont.)

Figure Title Page
3-145 Multiply Immediate and Multiply Word Instructions, Phase Sequence Diagram ..... 3-289
3-146 Multiply Halfword Instruction, Phase Sequence Diagram ..... 3-295
3-147 Nonrestoring Division ..... 3-301
3-148 Nonrestoring Division, Graphic Representation ..... 3-302
3-149 Nonrestoring Division With Two's Complement Addition ..... 3-303
3-150 Divide Halfword Instruction, Phase Sequence Diagram ..... 3-304
3-151 Divide Word Instruction, Phase Sequence Diagram ..... 3-310
3-152 Modify and Test Byte and Modify and Test Halfword Instructions, Phase Sequence Diagram ..... 3-317
3-153 Modify and Test Word Instruction, Phase Sequence Diagram ..... 3-326
3-154 Compare Immediate, Compare Byte, Compare Halfword, and Compare Word Instructions, Phase Diagram ..... 3-335
3-155 Compare Doubleword Instruction, Phase Diagram ..... 3-336
3-156 Compare With Limits in Register, Phase Diagram ..... 3-341
3-157 Compare With Limits in Memory, Phase Diagram ..... 3-345
3-158 AND Instruction Phase Sequence ..... 3-350
3-159 Shift Examples ..... 3-354
3-160 Implementation of Left Shift ..... 3-355
3-161 Implementation of Right Shift ..... 3-356
3-162 Shift Floating Examples ..... 3-365
3-163 Implementation of Left Shift Floating ..... 3-366
3-164 Implementation of Right Shift Floating ..... 3-367
3-165 Floating Point Number Formats. ..... 3-378
3-166 Floating Point Number Example ..... 3-379
3-167 Normalization of Floating Point Numbers ..... 3-380
3-168 Floating Add and Subtract Implementation ..... 3-382
3-169 Floating Multiply Implementation ..... 3-401
3-170 Floating Divide Implementation ..... 3-420
3-171 Push Word Instruction, Phase Sequence Diagram ..... 3-440
3-172 Pull Word Instruction, Phase Sequence Diagram ..... 3-452
3-173 Push Multiple Instruction, Phase Sequence Diagram ..... 3-464
3-174 Pull Multiple Instruction, Phase Sequence Diagram ..... 3-478
3-175 Modify Stack Pointer Instruction, Phase Sequence Diagram ..... 3-492
3-176 Load Multiple Instruction, Phase Sequence Diagram ..... 3-501
3-177 Store Multiple Instruction, Phase Sequence Diagram ..... 3-505
3-178 BCS Instruction, Phase Sequence Diagram ..... 3-508
3-179 BCR Instruction, Phase Sequence Diagram ..... 3-511
3-180 BAL Instruction, Phase Sequence Diagram ..... 3-513
3-181 BDR Instruction, Phase Sequence Diagram ..... 3-515
3-182 BIR Instruction, Phase Sequence Diagram ..... 3-518
3-183 EXU Instruction, Phase Sequence Diagram ..... 3-520
3-184 Load Program Status Doubleword Instruction, Phase Sequence Diagram ..... 3-525
3-185 Exchange Program Status Doubleword İnstruction, Flow Diagram. ..... 3-530
3-186 Exchange Program Status Doubleword Instruction, Phase Sequence Diagram ..... 3-531
3-187 Write-Lock Configuration ..... 3-538
3-188 Contents of Private Memory Registers R and Rul ..... 3-539
3-189 Move to Memory Control Example ..... 3-540
3-190 Move to Memory Control, Flow Diagram ..... 3-541
3-191 Read Direct Instruction, Phase Sequence Diagram ..... 3-554
3-192 DIO Timing Flip-Flops, Simplified Logic Diagram ..... 3-557
3-193 Write Direct Instruction, Phase Sequence Diagram ..... 3-5593-194
3-195 ..... 3-565Start Input/Output Instruction Format.
3-196
Acknowledge Input/Output Interrupt Instruction Format ..... 3-566
SIO, HIO, TIO, TDV, Flow Diagram for MIOP ..... 3-567
3-197 SIO, HIO, TIO, TDV Flow Diagram for Integral IOP ..... 3-575
3-198 AIO Instruction Flow Diagram for MIOP ..... 3-588

## LIST OF ILLUSTRATIONS (Cont.)

Figure Title ..... Page
3-199 AIO Instruction Flow Diagram for Integral IOP. ..... 3-592
3-200 Power Monitor Assembly, Simplified Block Diagram ..... 3-625
3-201 Power Monitor, Functional Schematic Diagram ..... 3-626
3-202 WT21 Regulator, Schematic Diagram ..... 3-627
3-203 WT22 Line Detector, Block Diagram ..... 3-629
3-204 WT22 Line Detector, Schematic Diagram ..... 3-631
3-205 Power Fail-Safe Waveforms ..... 3-633
3-206 Single-Phase Detection. ..... 3-634
3-207 Three-Phase Detection ..... 3-635
3-208 ION One-Shot Operation ..... 3-636
3-209 Real-Time Clock Operation ..... 3-637
3-210 Floating Point Unit, Block Diagram ..... 3-639
3-211 Floating Point A-Register Inputs and Enabling Signals ..... 3-640
3-212 Floating Point $B$-Register Inputs and Enabling Signals ..... 3-642
3-213 Floaing Foint $\bar{D}$-Register Inputs and Enabiing Signais ..... 3-643
3-214 Floating Point F-Register Inputs and Enabling Signals. ..... 3-644
3-215 Floating Point E-Register Inputs and Enabling Signals. ..... 3-644
3-216 Data on Floating Point Lines and Gating Terms. ..... 3-645
3-217 Floating Point Display Switches, Logic Diagram ..... 3-646
3-218 Floating Point Bit 12, Logic Diagram ..... 3-647
3-219 Entering PCP Phases ..... 3-657
3-220 PCP Sequencing Beyond Wait State ..... 3-661
3-221 CPU RESET/CLEAR and SYSTEM RESET/CLEAR, Flow Diagram ..... 3-662
3-222 Insert PSW1/Insert PSW2, Flow Diagram ..... 3-662
3-223 DATA ENTER/DATA CLEAR, Flow Diagram ..... 3-666
3-224 STORE INSTR ADDR/STORE SELECT ADDR, Flow Diagram ..... 3-668
3-225 DISPLAY SELECT ADDR/DISPLAY INSTR ADDR, Flow Diagram ..... 3-668
3-226 INSTR ADDR INCREMENT, Flow Diagram. ..... 3-671
3-227 Clear Memory, Flow Diagram ..... 3-679
3-228 Load, Flow Diagram. ..... 3-679
3-229 Integral IOP, Functional Block Diagram ..... 3-681
3-230 Integral IOP, Device Controller/Device Configuration ..... 3-682
3-231 I/O Fast Memory, Group Organization ..... 3-683
3-232 Fast Memory Module FT25, Logic Diagram ..... 3-684
3-233 Service Call Connect Phases, Typical Timing Sequence ..... 3-688
3-234 Main Power Distribution Box, Schematic Diagram ..... 3-748
3-235 Physical Details of Sigma 5 PT16 and PT17 Power Supplies ..... 3-751
3-236Physical Details of
Power Junction Box3-753
3-237 Voltage Terminals on Backwiring Boards and PT16 and PT17 Power Supplies ..... 3-755
3-238 Typical Power Distribution Diagram ..... 3-757
4-1 Address Selector Module ST14 ..... 4-3
4-2 Switch Comparator LT26 ..... 4-4
4-3 Sigma 5 Computer Group ..... 4-9
4-4 Frame Assembly With Fan Arrangement ..... 4-13
4-5 Power Distribution Assembly ..... 4-16
4-6 Power Monitor Assembly ..... 4-18
4-7 Power Distribution Box Assembly ..... 4-19
4-8 Module Assembly, CPU Cabinet No. I, Frame 1 ..... 4-23
4-9 Processor Control Panel Assembly ..... 4-29
4-10 Module Assembly, Memory Cabinet, Frames 1 and 2 ..... 4-35
4-11 Module Assembly, Register Extension Unit, Register Interface, High-Speed Register Page ..... 4-39
4-12 Module Assemblies, Accessory Cabinet No. 1, Frame 1, Floating Point. ..... 4-42
4-13 Module Assembly, Interrupt Control Chassis. ..... 4-43
4-14 Assemblies, Memory Port Expanders, Frame 3 ..... 4-51

## LIST OF TABLES

Table Title Page
1-1 Main Units ..... 1-7
1-2 Optional Features ..... 1-7
1-3 Maximum Computer System IOP Combinations ..... 1-9
1-4 General Specifications. ..... 1-11
1-5 Power Supply Input Power Specifications ..... 1-11
1-6 Computer Power Requirements ..... 1-11
2-1 Controls and Indicators, PCP Programmer's Section ..... 2-3
2-2 Controls and Indicators, PCP Maintenance Section ..... 2-7
2-3 Basic Instructions ..... 2-17
3-1 Adder Operations ..... 3-34
3-2 A Plus D Truth Table ..... 3-35
3-3 A Minus D Truth Table ..... 3-35
3-4 D Minus A Truth Table ..... 3-36
3-5 A Minus 1 Truth Table ..... 3-36
3-6 D Minus 1 Truth Table ..... 3-37
3-7 REU Interface Signals. ..... 3-50
3-8 Memory Protection Functions. ..... 3-65
3-9 Trap Sequence ..... 3-71
3-10 Trap Codes and Address Digits ..... 3-73
3-11 Interrupt Sequence ..... 3-80
3-12 Significant States of Interrupt Circuit ..... 3-86
3-13 Function of Codes for WD Interrupt Control Mode ..... 3-93
3-14 Signals Enabled by Codes for WD Interrupt Control Mode, and Resulting Changes of State ..... 3-94
3-15 Sigma 5 Memory Models and Options. ..... 3-95
3-16 Interleaving Address Bit Exchange. ..... 3-101
3-17 Core Characteristics ..... 3-127
3-18 Phase 10 (ENDE) Sequence ..... 3-174
3-19 Preparation Phases Sequence ..... 3-178
3-20 Load Immediate Sequence ..... 3-204
3-21 Load Byte Sequence ..... 3-206
3-22 Load Word and Load Halfword Sequence ..... 3-208
3-23 Load Doubleword Sequence ..... 3-210
3-24 Load Complement Halfword Sequence ..... 3-213
3-25 Load Complement Word Sequence ..... 3-215
3-26 Load Complement Doubleword Sequence ..... 3-217
3-27 Load Conditions and Floating Control Sequence ..... 3-220
3-28 Load Conditions and Floating Control Immediate Sequence ..... 3-221
3-29 Load Register Pointer Sequence ..... 3-223
3-30 Load Absolute Halfword Sequence ..... 3-225
3-31 Load Absolute Word Sequence ..... 3-227
3-32 Load Absolute Doubleword Sequence ..... 3-230
3-33 Store Byte Sequence ..... 3-235
3-34 Store Halfword Sequence ..... 3-237
3-35 Store Word Sequence ..... 3-239
3-36 Store Doubleword Sequence ..... 3-241
3-37 Store Conditions and Floating Control ..... 3-243
3-38 Add Word to Memory Sequence ..... 3-244
3-39 Exchange Word Sequence ..... 3-247
3-40 Load Selective Sequence ..... 3-250
3-41 Store Selective Sequence ..... 3-254
3-42 Compare Selective Sequence ..... 3-258
3-43 Analyze Sequence ..... 3-264
3-44 Interpret Sequence ..... 3-271
3-45 Add Immediate Sequence ..... 3-274
3-46 AH and SH Sequence ..... 3-276

## LIST OF TABLES (Cont.)

Table Title Page
3-47 AW and SW Sequence ..... 3-278
3-48 Add Doubleword and Subtract Doubleword Sequence ..... 3-281
3-49 Bit Weights and Operations for Bit-Pair Multiplication ..... 3-288
3-50 Multiply Immediate and Multiply Word Sequence ..... 3-290
3-51 Multiply Halfword Sequence ..... 3-296
3-52 Divide Halfword and Divide Word With Odd R Field Sequence ..... 3-305
3-53 Divide Word Sequence (Even R Field) ..... 3-311
3-54 Modify and Test Byte Sequence ..... 3-318
3-55 Modify and Test Halfword Sequence ..... 3-322
3-56 Modify and Test Word Sequence ..... 3-327
3-57 Compare Sequence (CI, CB, CH, CW) ..... 3-332
3-58 Compare Doubleword Sequence ..... 3-337
3-59 Compare With Limits in Register Sequence ..... 3-341
3-60 Compare With Limits in Memory Sequence ..... 3-345
3-ól OR, EOR, AivD Sequence ..... 3-350
3-62 Shift Sequence ..... 3-357
3-63 Shift Floating Sequence ..... 3-368
3-64 Floating Point Condition Code Setting ..... 3-381
3-65 FAS, FSS, FAL, FSL Sequence ..... 3-383
3-66 FMS, FML Sequence ..... 3-402
3-67 FDS, FDL Sequence ..... 3-421
3-68 Push Word Sequence ..... 3-442
3-69 Pull Word Sequence ..... 3-454
3-70 Push Multiple Sequence ..... 3-467
3-71 Pull Multiple Sequence ..... 3-480
3-72 Modify Stack Pointer Sequence ..... 3-494
3-73 Load Multiple Sequence ..... 3-502
3-74 Store Multiple Sequence ..... 3-505
3-75 Branch on Conditions Set Sequence ..... 3-509
3-76 Branch on Conditions Reset Sequence ..... 3-511
3-77 Branch and Link Sequence ..... 3-514
3-78 Branch on Decrementing Register Sequence ..... 3-516
3-79 Branch on Incrementing Register Sequence ..... 3-5 18
3-80 Execute Sequence ..... 3-521
3-81 CALI Through CAL4 Sequence ..... 3-522
3-82 Program Status Doubleword Storage ..... 3-524
3-83 Load Program Status Doubleword Sequence ..... 3-526
3-84 Exchange Program Status Doubleword Sequence ..... 3-532
3-85 Move to Memory Control Sequence ..... 3-544
3-86 Wait Sequence ..... 3-551
3-87 Read Direct Sequence ..... 3-554
3-88 Write Direct Sequence ..... 3-559
3-89 SIO, TIO, TDV, HIO Sequence for MIOP ..... 3-568
3-90 SIO, TIO, TDV, HIO Sequence for Integral IOP ..... 3-577
3-91 AIO Sequence, MIOP ..... 3-589
3-92 AIO Sequence for Integral IOP ..... 3-593
3-93 Glossary of CPU and Integral IOP Signals ..... 3-600
3-94 Glossary of Floating Point Signals ..... 3-612
3-95 Glossary of Memory Signals ..... 3-616
3-96 Switch Positions for Floating Point Information Display ..... 3-645
3-97 PCP Control Switches ..... 3-649
3-98 PCP Indicators ..... 3-653
3-99 Control Mode Lock Switch Status ..... 3-655
3-100 Reset Sequence Chart ..... 3-658
3-101 Insert PSW1/Insert PSW2 Sequence ..... 3-663
Table Title Page
3-102 DATA ENTER/CLEAR Sequence ..... 3-667
3-103 Store INSTR ADDR/STORE SELECT ADDR Sequence ..... 3-669
3-104 DISPLAY INSTR ADDR/DISPLAY SELECT ADDR Sequence ..... 3-670
3-105 INSTR ADDR INCREMENT Sequence ..... 3-671
3-106 Clear Memory Sequence ..... 3-673
3-107 Load Sequence ..... 3-675
3-108 Service Call Connect Phase Sequence ..... 3-689
3-109 1/O Setup Phase Sequence ..... 3-691
3-110 Order-Out Phase Sequence ..... 3-699
3-111 Data Chaining Phase Sequence. ..... 3-709
3-112 Data-Out Phase Sequence ..... 3-711
3-113 Data-In Phase Sequence ..... 3-719
3-114 Order-In Phase Sequence ..... 3-728
3-115 I/O Restoration Phase Sequence ..... 3-732
3-116 I/O Abort Phase Sequence ..... 3-738
3-117 Summary of I/O Phase Sequences ..... 3-739
3-118 Voltages on Pins and Jacks in Backwiring ..... 3-758
4-1 Special Tools and Test Equipment ..... 4-1
4-2 Diagnostic Programming Manuals ..... 4-2
4-3 Diagnostic Programming Schedule ..... 4-3
Switch Setting Data. ..... 4-4
4-4
Memory Setup Switches in ST14 Modules ..... 4-4
Address Selector Module ST14 Switch Settings for Counters (Location 3K) ..... 4-5
4-6
Switch Settings for ST14 Modules in Port Expansion (Location 20C). ..... 4-5
4-7
Switch Settings for ST14 Modules in Memory Interleave (Location 21C)
Switch Settings for ST14 Modules in Memory Interleave (Location 21C) ..... 4-5 ..... 4-5
4-9 Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C) ..... 4-5
4-10 Switch Settings for ST14 Modules Which Indicate Memory Size (Location 21C) ..... 4-5
4-11 Starting Address in ST14 Modules ..... 4-5
4-12 Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit) ..... 4-6
4-13 Switch Settings for LT26 Modules in Register Extension Units (Location 32A). ..... 4-6
4-14 Switch Settings for LT26 Module in Location 30J of Priority Interrupt (Most Significant Address Digit) ..... 4-7
4-15 Switch Settings for LT26 Module in SIOP Unit (Location 8F) ..... 4-7
4-16 Switch Settings for LT26 Module Using Optional Bus Share with SIOP (Location 8F). ..... 4-7
4-17 Switch Settings for LT26 Module in MIOP Unit (Location 13C) ..... 4-7
4-18 Switch Settings for Display of Floating Point Register Information* (Location 6A) ..... 4-8
4-19 Reference Documents for Sigma 5 Power Supplies ..... 4-8
4-20 Sigma 5 Computer Group, Replaceable Parts ..... 4-10
4-21 Central Processing Unit With Integral IOP, Replaceable Parts ..... 4-12
4-22 Frame Assembly, Replaceable Parts ..... 4-13
4-23 Fan, Top, Assembly, Replaceable Parts ..... 4-14
4-24 Fan, Bottom, Assembly, Replaceable Parts ..... 4-14
4-25 Power Distribution Assembly, Replaceable Parts ..... 4-15
4-26 Power Monitor Assembly, Replaceable Parts ..... 4-17
4-27 Power Distribution Box Assembly, Replaceable Parts ..... 4-19
4-28 Module Assembly, Replaceable Parts ..... 4-20
4-29 Processor Control Panel Assembly, Replaceable Parts ..... 4-27
4-30 Memory Module, Basic 4K, Replaceable Parts ..... 4-31
4-31 Module Assembly, Replaceable Parts ..... 4-32
4-32 Real-Time Clock, Replaceable Parts ..... 4-37
4-33 Power Fail-Safe, Replaceable Parts. ..... 4-37
4-34 Memory Protection Feature, Replaceable Parts ..... 4-37
4-35 Additional Register Block, Replaceable Parts. ..... 4-38
4-36 High-Speed Register Page, Replaceable Parts ..... 4-38
4-37 Register Extension Unit, Replaceable Parts ..... 4-39

| Table | Title | Page |
| :---: | :---: | :---: |
| 4-38 | Register Extension Unit Interface, Replaceable Parts | 4-40 |
| 4-39 | Floating Point Arithmetic, Replaceable Parts. | 4-41 |
| 4-40 | Interrupt, 2 Level Assembly, Replaceable Parts | 4-43 |
| 4-41 | Interrupt Control Chassis, Replaceable Parts | 4-44 |
| 4-42 | Additional Groups of Eight Multiplexer Channels for Integral IOP, Replaceable Parts | 4-45 |
| 4-43 | Memory Expansion Kit, 4K to 8K, Replaceable Parts. | 4-45 |
| 4-44 | Memory Expansion Kit, 8 K to 12K, Replaceable Parts. | 4-46 |
| 4-45 | Memory Expansion Kit, 12 K to 16K, Replaceable Parts | 4-46 |
| 4-46 | Two-Way Access, Replaceable Parts | 4-47 |
| 4-47 | Three-Way Access, Replaceable Parts | 4-47 |
| 4-48 | Port Expander F Assembly, Replaceable Parts. | 4-48 |
| 4-49 | Port Expander S Assembly, Replaceable Parts. | 4-49 |
| 4-50 | External Interface Feature, Replaceable Parts | 4-50 |
| 4-51 | External IOP Interface Feature, Replaceable Parts | 4-51 |
| 4-52 | Manufacturer Code index . . . . . | 4-52 |

## RELATED PUBLICATIONS

The following publications contain information not included in this manual, but necessary for a complete understanding of the Sigma 5 computer.

| Publication Title | Publication No. |
| :--- | :--- |
| Sigma 5/7 Memory ( $\geq 8 \mathrm{~K}$ ) Test (Medic 75) Diagnostic Program Manual | 900825 |
| Sigma Fortran IV Reference Manual for Sigma 5/7 Computers | 900956 |
| Fortran IV-H Reference Manual for SDS Sigma 5/7 Computers | 900966 |
| Sigma 5/7 Relocatable Diagnostic Program Loader Diagnostic Program |  |
| Manual | 900972 |
| Sigma Computer Systems Interface Design Manual | 900973 |
| Sigma 5/7 Memory Interleaving Test (MIT) Diagnostic Program Manual | 901071 |
| Sigma 5/7 Systems Test Monitor Diagnostic Program Manual | 901076 |
| Sigma 5/7 Interrupt Test Diagnostic Program Manual | 901134 |
| Sigma 5/7 Power Fail-Safe Test Diagnostic Program Manual | 901135 |
| Sigma 5/7 Real-Time Clock Test Diagnostic Program Manual | 901136 |
| Fortran IV-H Library/Run Time Technical Manual | 901138 |
| Fortran IV-H Operations Manual for Sigma 5/7 Computers | 901144 |
| Sigma 5/7 Selector IOP Channel Test Diagnostic Program Manual | 901158 |
| Sigma 5 Integral IOP Channel Test Diagnostic Program Manual | 901161 |
| Sigma 5/7 Computer Numerical Subroutine Package Technical Manual | 901505 |
| Sigma 5/7 CPU Diagnostic Program (Memory Protect) Diagnostic | 901516 |
| Program Manual | 901523 |
| Sigma 5 CPU (Suffix) Diagnostic Program Manual | 900959 |
| Sigma 5 CPU Program Test (AUTO) Diagnostic Program Manual | 9019 |
| Sigma 5 Computer Reference Manual | 9 |

## SECTION I

GENERAL DESCRIPTION

## 1-1 INTRODUCTION

This manual contains information necessary to operate and maintain the Sigma 5 computer, manufactured by Scientific Data Systems, Santa Monica, California. Following the general physical and functional description in this section, the material presented includes a section on operation and programming, basic and detailed principles of operation, maintenance instructions, performance testing, and a tabular list of replaceable parts.

Technical manuals describing equipment associated with the Sigma 5 computer and programming manuals are referred to in the List of Related Publications in the front matter of this manual.

The Sigma 5 computer is a high-speed, multipurpose, digital computer for use in business, scientific, process control, hybrid, and systems applications. The computer, which is organized around one or more high-speed central processing units with an integral input/output processor and fast magnetic core memory, functions efficiently in real-time,
time-sharing, and multiusage computing environments.
Figure 1-1 shows a typical Sigma 5 computer configuration.

## 1-2 PHYSICAL DESCRIPTION

1-3 BASIC COMPUTER

The basic Sigma 5 computer contains a central processing unit (CPU) and integral input/output processor contained in a single cabinet, an expandable memory contained in one to four cabinets, and at least one I/O device controller and a processor control panel, contained in an accessory cabinet. The CPU and memory are composed of printed circuit modules inserted into slots in chassis. Each chassis may contain up to 32 modules. Pins at the rear of the modules are plugged into sockets mounted on a rear wiring board that contains all wire connections. Module sizes are all identical except for the core diode modules in the memory units. These modules occupy the vertical space normally filled by two standard modules, and therefore require a double-sized chassis.


Figure 1-1. Sigma 5 Computer (Typical Configuration)

## 1-4 EQUIPMENT BREAKDOWN

Within each Sigma 5 system cabinet are two or three racks, either hinged or stationary, identified as frames. One frame may contain a maximum of nine module chassis. A module is a printed circuit board that fits into a slot in a chassis. Figure 1-2 shows the location of a module, chassis, and frame in a computer cabinet.

Table 1-1 lists the models in a basic Sigma 5 system, but does not include any of the several available input/output controllers which are normally housed in accessory cabinets.

## 1-5 COMPUTER CONFIGURATION

The Sigma 5 computer consists of one CPU cabinet, one to four memory cabinets, and at least one accessory cabinet.

The CPU cabinet contains two swinging frames that hold the active circuit boards and logic wiring and one stationary frame that mounts the PT14 and PT15 ac/dc and dc/ac power converters and the power distribution box. The logic power supply, PT16, is mounted on the sides of the swinging frames. See figure 1-3.

Each memory cabinet contains one or two swinging frames that hold from 4 K to 16 K of memory each. One stationary frame holds one or two memory port expanders if this option is present. For example, a memory cabinet containing only 8 K of memory and no port expander will contain only a single frame. The PT17 memory power supplies are mounted on the sides of the memory frame. See figure 1-4.

The first accessory cabinet (accessory cabinet No. 1) contains the processor control panel (PCP) and at least one I/O device controller. This cabinet may also contain the optional floating point feature and an external multiplexing I/O processor. See figure 1-5. The frame-mounted PT18 power supply is required for input/output device controllers in the accessory cabinets. Power supplies PT14 and PT15 may be mounted in frame 3 of the accessory cabinets to meet power-loading requirements.

Additional accessory cabinets may be required to house additional priority interrupts and I/O equipment such as magnetic tape and disc file controllers, $A / D$ and $D / A$ converters, and so forth.

## 1-6 OPTIONAL FEATURES

Optional features that may be added to the basic computer are listed in table 1-2. Many of these features are made up of additional modules to be plugged into the CPU; others are added to accessory cabinets or to memory cabinets.

The following optional equipment is added by plugging additional modules into the chassis in the C.PU cabinet: power fail-safe, floating point arithmetic, two additional real-time clocks (two real-time clocks are part of the basic computer), and memory protection. Three private memory
register blocks, in addition to the one block contained in the basic computer, may be included in the CPU logic modules in the CPU cabinet. The remaining additional register blocks are obtained by adding separate chassis to accessory cabinets. Each register extension chassis may contain four private memory register blocks. The first three external interrupt chassis have a specific location in the CPU cabinet; others are added to the accessory cabinets. Each external interrupt chassis provides control and mounting space for up to eight interrupt modules, with two interrupt levels per module. In the memory cabinets, the first memory is always in frame 2, and the second is always in frame 1. Port expansion logic for both memories is located in frame 3. The first multiplexing IOP is always placed in accessory cabinet No. 1, frame 1; additional external IOP's are located in other accessory cabinets.

## 1-7 FUNCTIONAL DESCRIPTION

## 1-8 BASIC COMPUTER DESCRIPTION

For purposes of description, a minimum system is defined as one comprising a CPU, a 4 K memory, a device controller, and a device, as shown in figures 1-6 and 1-7. The computer may comprise a CPU with an integral IOP (Model 8201) or a CPU without an integral IOP (Model 8202) and a 4 K memory.

Although the CPU consists, physically, of rows of modules, certain basic functional elements can be identified. These are two real-time clocks, a watchdog timer, seven internal interrupt levels, arithmetic and control logic and associated register, a clock generator, a $1.024-\mathrm{mhz}$ clock oscillator, and a 16-register block of private memory. The functions of the CPU are to address core memory, fetch and store information, perform arithmetic and logical operations, sequence and control instruction execution, and control the exchange of information between core memory and other elements of the system.

The memory contains magnetic core storage, addressing logic, port priority logic, control logic, a timing signal generator; also drive, predrive, inhibit, and sensing circuits. All memory is directly addressable by both the CPU and the IOP. Partial words may be stored in the form of 8-bit bytes and 16-bit halfwords.

The integral IOP contains input and output data storage registers and buffers, fast-access memory register for command manipulation, a timing signal generator, and control logic. The function of the integral IOP is to control and sequence input and output operations for eight (expandable to 32) peripheral devices simultaneously, allowing the CPU to concentrate on program execution. The active devices time-share the hardware in the integral IOP. For each device connected to the integral IOP, a storage unit called a subchannel is included in the IOP. All input/output events that require CPU intervention are brought to the attention of the CPU by means of the interrupt system. The device controllers and devices are described in other technical manuals.


Figure 1-2. Equipment Breakdown


Figure 1-3. CPU Cabinet


Figure 1-4. Memory Cabinet (Typical)


NOTES: 1. FRAME I IS USED ONLY WHEN REQUIRED FOR ADDITIONAL CHASSIS.
2. PCP IS LOCATED ON ACCESSORY CABINET NO.1.

Figure 1-5. Accessory Cabinet No. 1 (Typical)

Table 1-1. Main Units

| Model No. | Nameplate Nomenclature or Assembly Drawing Title | Common Name | Assembly Drawing No. | Location |
| :---: | :---: | :---: | :---: | :---: |
| 8201 | SDS Sigma 5 | Central processing unit (CPU) with integral IOP | 117282 | CPU cabinet and accessory cabinet No. 1 |
| 8202 | SDS Sigma 5 | Central processing unit (CPU) without integral IOP |  | CPU cabinet and accessory cabinet No. 1 |
| 8203 | Integral IOP | Integral IOP | 137086 | CPU cabinet |
| 8251 | Basic 4K $\times 33 \mathrm{bit}$ | 4K memory | 132546 | Memory cabinet |

Table 1-2. Optional Features

| Model No. | Nameplate Nomenclature or Assembly Drawing Title | Common Name | Assembly Drawing No. | Locarion |
| :---: | :---: | :---: | :---: | :---: |
| 8211 | Real-time clock | Two additional real-time clocks | 117616 | CPU cabinet |
| 8213 | Power fail-safe | Power fail-safe | 117612 | CPU cabinet |
| 8214 | Memory protection feature | Memory protection | 117617 | CPU cabinet |
| 8216 | Additional register block | Private memory |  |  |
| 8218 | High speed register page |  | 117621 | CPU or Accessory cabinet |
| 8221 | Register extension unit |  | 130071 | Accessory cabinet |
| 8222 | REU Interface |  | 132208 | Accessory cabinet |
| 8218 | Floating point feature | Floating point | 134099 | Accessory cabinet |
| 8221 | Priority interrupt | External interrupt chassis | 117330 | CPU cabinet or accessory cabinet |
| 8222 | Interrupt 2 level | Interrupt, two levels | 132206 | CPU cabinet or accessory cabinet |
| 8252 | Memory expansion kit 4K to 8 K | Memory expansion to 8 K | 117638 | Memory cabinets 1, 2, 3, or 4 |
|  | Memory expansion kit 8 K to 12 K | Memory expansion to 12 K | 117639 | Memory cabinets 1, 2, 3, or 4 |
|  | Memory expansion kit 12 K to 16 K | Memory expansion to 16 K | 117640 | Memory cabinets 1, 2, 3, or 4 |
| 8255 | Two-way access | One- to two-port expander | 129463 | Memory cabinets 1, 2, 3, or 4 |
| 8256 | Three-way access | Two- to three-port expander | 128125 | Memory cabinets 1, 2, 3, or 4 |
| 8257 | Memory port expander F | Three- to six-port expander (first) | $\begin{gathered} 130625 \\ \text { (one memory) } \end{gathered}$ | Memory cabinets 1, 2, 3, or 4 |
|  | Memory port expander S | Three- to six-port expander (second) | $\begin{aligned} & 130626 \\ & \text { (two } \\ & \text { memories) } \end{aligned}$ |  |
| 8270 | External interface feature | External interface | 137086 | Accessory cabinet |
| 8271 | Input/output processor | Multiplexing input/output | 117610 | Accessory cabinet |
| 8272 | IOP/DC expansion | Additional eight subchannels | 117618 | Accessory cabinet |
| 8281 | Selector I/O processor $A$ | Selector IOP | 117620 | Accessory cabinet |
| 8284 | Selector I/O processor B | Selector IOP chassis mod kit | 117620 | Accessory cabinet |



Figure 1-6. Sigma 5 Minimum System With Integral IOP


901172 A .1007

Figure 1-7. Sigma 5 Minimum System Without Integral IOP

## 1-9 COMPUTER OPTIONAL FEATURES

## 1-10 Two Additional Real-Time Clocks

This feature adds interrupt capability for two additional real-time clocks in addition to the two already in the CPU. With this feature installed, the CPU has four independent real-time clocks, each separately controlled by programming. The clocks can be used either as elapsed time counters or as real-pulse accumulators.

## 1-11 Power Fail-Safe Feature

The power fail-safe feature detects an imminent failure of primary power and, with the help of programming, brings the system to an orderly halt while power is still at a sufficient level to permit reliable operation. After shutdown, this feature automatically senses that power has returned to a normal level, and causes the machine to resume computation under program control at the point of prior interruption. The contents of all volatile registers are saved in nonvolatile magnetic core memory before
shutdown occurs. The register contents are restored as part of the startup routine.

## 1-12 Memory Protection

The memory protection feature allows both real-time (foreground) programs and background programs to be run concurrently. A foreground program is protected against destruction by an unchecked background program. The memory protection feature allows protected areas of memory to be written into only under specified conditions.

## 1-13 Private Memory Register Extension

The private memory register extension provides additional private memory registers in blocks of 16 registers each. Up to 15 additional private memory register blocks may be added, making a total of 16 blocks in the computer.

## 1-14 Floating Point

The floating point feature enables floating point arithmetic to be performed, using both 32 - and 64 -bit precision.

Normalized or unnormalized modes of addition and subtraction may be selected by the program.

## 1-15 External Interrupts

The maximum external interrupt system provides 224 interrupt levels in addition to those already existing internally in the CPU. Each level can be individually armed or enabled under program control. External interrupts are added to the computer in groups of 16, and priorities are established at the time of installation.

## 1-16 Memory Expansion

Memory size can be expanded in increments of 4096 words up to a maximum of 131,072 words.

## 1-17 Port Expansion

Each memory block may have from one to six entry ports, each of which may be connected to a memory bus containing data and address lines and control signal lines. Each memory bus provides access to memory for one CPU or IOP. The basic computer includes one port for each memory block; an optional second or third port may be added for two- or three-way access. An optional expander to four ports may be added to either the second or third ports to provide six-way memory access. Since each CPU or IOP has its own bus to any memory block, a computer with more than one memory block can have more than one memory access occurring simultaneously.

## 1-18 Multiplexing Input/Output Processor

The multiplexing input/output processor controls and sequences input/output operations for eight to thirty-two peripheral devices simultaneously to provide input/output capabilities in addition to those provided by the optional Sigma 5 integral IOP. The MIOP incorporates up to 32 input/output channels in eight channel increments. The device controllers attached to the first eight channels of the MIOP can handle up to 16 devices each; the remaining channels can handle one device each.

## 1-19 Additional Eight Subchannels (IOP)

To increase the number of devices connected to one IOP, additional subchannels may be added in increments of eight up to a maximum of 32 subchannels for 32 devices.

## 1-20 Selector Input/Output Processor

The selector IOP provides control, sequencing, and data transmission for up to 32 high-speed peripheral devices operating one at a time. These devices may have data rates that would exceed the bandwidth of the multiplexing IOP or would use up so large a percentage of that bandwidth as to make it impractical to run any other device concurrently. In case a second high-speed data path is required, an optional additional selector channel may be
added, identical to the first selector IOP. This optional additional selector channel may share the same memory bus as the first.

## 1-21 Six Internal Interrupt Levels

In addition to the seven internal interrupt levels included in the standard computer, six more internal interrupts are optional.

## 1-22 MAXIMUM COMPUTER SYSTEM

A maximum Sigma 5 computer system may consist of up to eight 16 K memories, eight three- to six-port expansion units, three register extension units, and 14 external interrupt chassis, in addition to the standard features in the CPU. For maximum I/O capabilities, input/output processors may be connected in any of the combinations listed in table 1-3.

Table 1-3. Maximum Computer System IOP Combinations

| Multiplexing <br> IOP's* | Selector <br> IOP's | Additional Selector <br> Channels | Total <br> IOP's |
| :---: | :---: | :---: | :---: |
| 5 | 0 | 0 | 5 |
| 4 | 2 | 2 | 8 |
| 3 | 3 | 2 | 8 |
| 2 | 3 | 3 | 8 |
| 1 | 4 | 3 | 8 |
| 0 | 4 | 4 | 8 |
| Includes integral IOP |  |  |  |

A block diagram of a typical maximum computer system is shown in figure 1-8.

## 1-23 SPECIFICATIONS AND LEADING PARTICULARS

The general specifications for the Sigma 5 are given in table 1-4.

The input power specifications for the power supplies used in the computer are given in table 1-5. Power supply PT14 receives $60-\mathrm{hz}$ power from the main power source and supplies 60 vdc to the PT15 power supply. The 120 -vac, 2000-hz output of the PTI5 power supply is used as an input to the PT16, PT17, and PTI8 power supplies. Since the PT14 and PT15 power supplies are always in series, the input and output power specifications are given as if the two were one power supply. The power output from the PT16, PT17, and PT18 power supplies, in watts, is determined by the power requirements of the computer as indicated in table 1-6. This table represents an arbitrary computer containing all possible optional features in the CPU. The total power requirements from table 1-6 may be used to calculate the necessary power supply input in table 1-5. Power requirements for peripheral devices are given in the technical manuals for those devices.

SEVICE CONTROLLERS (IYPICAL FOR I MIOP)

Table 1-4. General Specifications

| Characteristic | Specification |
| :---: | :---: |
| Temperature (electronics) |  |
| Nonoperating | $-40^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}\left(-40^{\circ} \mathrm{F}\right.$ to $\left.+140^{\circ} \mathrm{F}\right)$ |
| Operating | $5^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}\left(41^{\circ} \mathrm{F}\right.$ to $\left.122^{\circ} \mathrm{F}\right)$ |
| Relative Humidity (operating) | 10\% to 95\% |
| Altitude |  |
| Nonoperating | 20,000 feet maximum |
| Operating | 10,000 feet maximum |
| Memory cycle |  |
| Without interleaving | 800 nanoseconds |
| With interleaving | 635 nanoseconds, effective |
| Logic signal levels | ONE: +4v; ZERO: $0 v$ |
| Word length | 32-bits plus parity bit |
| Data format | 8-bit byte, 16-bit halfword, fixed point and floating point word, fixed point and floating point doubleword |
| Coding | Binary, Hexadecimal, EBCDIC |

Table 1-5. Power Supply Input Power Specifications

| Power Supply | Power Input (volt-amperes) |
| :---: | :---: |
| PT14, PT15 | 1.66 times volt-amperes output (2000 Hz ) |
| PT16 (2400-Hz input) | $150+1.36$ times dc output in watts (table 1-6) |
| PT17 (2400-Hz input) | $150+1.36$ times dc output in watts (table 1-6) |
| PT18 (2400-Hz input) | $150+1.36$ times dc output in watts (table 1-6) |

Table 1-6. Computer Power Requirements

| UNIT | POWER REQUIREMENTS <br> OF PT16 (AMPS) |  | POWER REQUIREMENTS <br> OF PT17 (AMPS) | TOTAL DC POWER <br> (WATTS) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $+8 v$ | $-8 v$ | +4 v | +24 v | Drive Voltage <br> $(25 \mathrm{v}$ max) |  |
| CPU, frame 1 | 18.5 | 2.6 | 19.0 |  |  |  |
| CPU, frame 2 | 20.0 | 1.3 | 35.0 |  |  | 245 |
| l6K memory | 11.0 | 5.1 | 14.0 | 2.0 | 20.0 | 310 |
|  |  |  |  | 484 |  |  |

Table 1-6. Computer Power Requirements (Cont.)

| UNIT | POWER REQUIREMENTS OF PTI6 (AMPS) |  |  | POWER REQUIREMENTS OF PTl7 (AMPS) |  | TOTAL DC POWER (WATTS) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | +8v | -8v | $+4 v$ | +24v | Drive Voltage (25v max) |  |
| Port expander (1) | 1.0 | 0.4 | 4.0 |  |  | 27 |
| Multiplexing IOP | 9.0 | 2.4 | 20.0 |  |  | 171 |
| Register extension unit, including 4 register blocks | 4.0 | 0.4 | 13.0 |  |  | 87 |
| Processor control panel | 3.5 | 2.5 | 0 |  |  | 48 |

## SECTION II

OPERATION AND PROGRAMMING

## 2-1 GENERAL

This section is divided into two main categories: operating instructions and programming description. Sigma 5 operating instructions describe the purpose and function of the processor control panel (PCP), its control switches and displays. The paragraphs describing programming include instruction and data formats, memory addressing, indexing, and indirect addressing. Descriptions of individual instructions can be found in the Sigma 5 Computer Reference Manual (SDS 900959), or in the operation code descriptions in section III of this manua!.

## 2-2 OPERATION

The following paragraphs describe the operating procedures required during maintenance of the computer. All operations are carried out from the PCP.

## 2-3 CONTROLS AND INDICATORS

The PCP is divided into two parts: a maintenance section on the upper half of the panel, and an operator's or programmer's section on the lower half. The various control switches, indicators, and displays on the PCP are shown in figure 2-1. Table 2-1 lists the switches and indicators found on the programmer's section of the PCP with their reference designators and a brief description of their functions. A similar list for the switches and indicators on the maintenance section of the PCP is given in table 2-2.

## 2-4 OPERATING PROCEDURES

The following paragraphs describe step by step manual procedures for the various operations from the processor control panel.

## 2-5 Applying Power

When the POWER switch is pressed both ac and dc power are applied to the CPU and to all units connected to it. When ac power is applied to the system, the POWER switch is lit. Application of power sets the CPU to initial conditions as described in table 2-1.

## 2-6 Displaying Contents of Memory Location

To display the contents of any memory location or the contents of any current private memory register perform the following steps:
a. Set the COMPUTE switch to IDLE. The PHASE display will indicate that the CPU is in phase PCP2.
b. Place the address of the memory location (or of the register of the current register block) into the SELECT ADDRESS switches by moving the DISPLAY switch to the SELECT ADDR position.
c. Move the DISPLAY switch to the momentary SELECT ADDR position and return to center.
d. Observe the binary contents of the selected address in the DISPLAY indicators. Memory protection, if included, is inhibited in this PCP operation.
To observe the contents of a private memory register in a register block other than the one currently displayed by the POINTER field of PSW2, the contents of the POINTER field must first be changed to point to the desired register block. This operation is described in paragraph 2-9.

The contents of the memory location pointed to by the instruction address indicators (address currently in the P -register) may be displayed by performing the following steps:
a. Move the DISPLAY switch to the momentary INSTR ADDR position and return to center.
b. The display indicators will now contain the contents of the location pointed to by the instruction address indicators.

If successive memory locations are to be displayed, move the INSTR ADDR switch to INCREMENT position momentarily and repeat steps $a$ and $b$.

## 2-7 Storing Into Memory

Storing data or instructions into memory locations, either in core memory or in private memory, is accomplished by the following steps:
a. Set the COMPUTE switch to IDLE. The PHASE display will indicate that the CPU is in phase PCP2.
b. Place the address of the memory location into which the data is to be stored into the SELECT ADDRESS switches.
c. Set the single DATA switch to CLEAR. This resets the DISPLAY indicators (D-register).
d. Place the binary information to be stored into the DATA switches. In the DATA switches binary ones are indicated when a switch is in the upper position. The center position of a DATA switch cannot change the current state of the corresponding bit in the D-register.
e. Set the single DATA switch to ENTER and then release. The DISPLAY indicators (contents of D-register) will now assume the same information as the DATA switches.
f. Set the STORE switch to the SELECT ADDR position momentarily and release. The data will be stored in the selected memory location.

## SCIENTIFIC DRTR SYSTEMS

CONTROL MODE

Table 2-1. Controls and Indicators, PCP Programmer's Section

| Control or Indicator | Reference Designator | Function |
| :---: | :---: | :---: |
| POWER | Switch S19 <br> Indicator DS28 | Push-on, push-off switch that supplies ac power to CPU and all units under its control. When power is first applied, indicator DS28 lights, and a signal is generated in memory power supply to initialize system. All reset functions normally performed by CPU RESET and SYSTEM RESET switches are performed by the POWER switch. When power is applied to the system (indicator DS28 lit), pressing the POWER switch will remove power from the system. |
| CPU RESET/CLEAR | Switch 518 <br> Indicator DS100 | Pressing switch establishes following initial conditions within CPU: <br> a. All interrupts are disarmed and disabled <br> b. WRITE KEY, INTRPT INHIBIT, POINTER, CONDITION CODE, FLOAT MODE, MODE and TRAP indicators are reset <br> c. INSTRUCTION ADDRESS indicators are set to $X^{\prime} 25^{\prime}$ <br> d. DISPLAY indicators are set to $X^{\prime} 02000000^{\prime}$, which is load conditions and floating control immediate instruction with $\mathbf{R}$ field of zero, to produce "no operation" instruction <br> e. Resets MEMORY FAULT indicators <br> Setting the CPU to initial conditions by pressing CPU RESET switch does not affect any current input-output operation that may be in progress |
| I/O RESET | Switch 517 <br> Indicator DS99 | This switch is used to initialize the standard input-output system by halting all peripheral devices under control of the CPU and resetting all status and control indicators in the input-output system. The I/O RESET switch does not affect any current CPU operation |
| LOAD | Switch S16 <br> Indicator DS27 | Pressing the LOAD switch sets memory io initial conditions to accept an input operation using peripheral input device selected by UNIT ADDRESS switch |
| UNIT ADDRESS | Switches S15A, S15B, SI5C | The three UNIT ADDRESS switches select the peripheral unit to be used in loading process. Unit addresses are hexadecimally notated and provide for up to 2048 different addressing combinations. Addresses of peripheral devices may vary from system to system |
| SYSTEM RESET/ CLEAR | Switch S18 <br> Indicator DS100 | Pressing SYSTEM RESET/CLEAR causes all controls and indicators in the Sigma 5 system to reset. Pressing this switch initializes the memory control logic, resets the MEMORY FAULT indicators, and causes the CPU to perform all the operations described for both the CPU RESET/CLEAR and I/O RESET/CLEAR switches. The SYSTEM RESET/CLEAR and the CPU RESET/CLEAR switches are interlocked so that pressing both switches simultaneously clears core memory to zeros |
| NORMAL MODE | Indicator DS25 | Indicator lights when all the following conditions are satisfied: <br> a. WATCHDOG TIMER switch is set to NORMAL <br> b. INTERLEAVE SELECT switch is set to NORMAL <br> c. PARITY ERROR MODE switch is set to CONT (continue) <br> d. CLOCK MODE switch is set to CONT (continuous) <br> e. All voltage margins are normal |

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

| Control or Indicator | Reference Designator | Function |
| :---: | :---: | :---: |
| RUN | Indicator DS24 | Indicator lights when COMPUTE switch is set to RUN, and no halt condition exists |
| WAIT | Indicator DS23 | Indicator lights when any of following conditions exist: <br> a. CPU is executing wait instruction <br> b. Program is stopped because of ADDR STOP switch <br> c. CPU has attempted to execute instruction in interrupt location other than load or exchange program status doubleword or modify and test instruction |
| INTERRUPT | Switch S13 <br> Indicator DS22 | Switch is used by operator to activate control panel interrupt. If PCP interrupt level is armed, a single pulse is transmitted to interrupt level, advancing it to waiting state. INTERRUPT switch lights when this interrupt level is in waiting state and remains lit until interrupt level advances to active state |
| WRITE KEY | Indicators DS37-DS38 | Two indicators, part of program status word 2 (PSW2), used to control write access in areas of memory when memory protection option is used |
| INTRPT INHIBIT | Indicators DS34, DS35, DS36 | Three indicators, part of PSW2, used to designate which groups of interrupts are allowed or inhibited |
| POINTER | Indicators DS29-DS32 | Four indicators, part of PSW2, used to represent current status of register pointer in CPU |
| CONDITION CODE | Indicators DS63-DS66 | Four condition code indicators, part of program status word 1 (PSW1), used to indicate nature of results of instruction after instruction has been executed |
| $\begin{aligned} & \text { FLOAT MODE } \\ & \text { SIG } \\ & \text { ZERO } \\ & \text { NRMZ } \end{aligned}$ | Indicators DS60, DS61, DS62 | These three indicators, part of PSW1, represent current control modes for floating point operations: significance, zero, and normalize |
| MODE SLAVE | Indicator DS59 | This indicator, part of PSW1, represents current mode of operation of CPU. Indicator lights when CPU is in slave mode |
| TRAP ARITH | Indicator DS56 | Indicator ARITH, when lit, designates that trap conditions can occur with certain fixed point arithmetic operations. This indicator is part of PSWI |
| INSTRUCTION ADDRESS | Indicators DS39-DS55 | These indicators normally represent the current contents of the P register in the CPU and are part of PSW1. Address displayed in this field is address of next instruction when REGISTER SELECT switch is at EXT, the indicators normally displaying bits 16 through 25 of the P-register display the I/O address and the indicator normally displaying bit 26 of the P -register displays an internal I/O fast memory signal |
| CLEAR PSW1 | Switch S77 | This switch is used to clear the contents of the first program status word to zeros. Resets the condition code bits, the floating arithmetic code bits, the master mode flip-flop, and resets the contents of the P -register to zeros |

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

| Control or Indicator | Reference Designator | Function |
| :---: | :---: | :---: |
| PSW2 | Switch S76 | This switch is used to clear the contents of the second program status word to zeros. Resets the write key code bits, the interrupt inhibit flip-flops, and resets the register pointer to zeros |
| ADDR STOP | Switch S41 | ADDR STOP (address stop) switch causes CPU to halt whenever value of INSTRUCTION ADDRESS indicators and value set in SELECT ADDRESS switches or the value of the operand address are equal. When halt occurs, WAIT indicator lights, and instruction in location displayed by INSTRUCTION ADDRESS indicators appears in DISPLAY indicators. Instruction displayed is one that would have been executed next had halt not occurred. Address stop halt is reset when COMPUTE switch is moved from RUN to IDLE. If COMPUTE switch is then moved back to RUN (or to STEP), instruction shown in DISPLAY indicators is next instruction executed. ADDR STOP switch is not effective when selected address is that of private memory registers 00 through $0 F$ |
| SELECT ADDRESS | Switches S24-S40 | Used with ADDR STOP switch to select virtual address at which program is to be halted. They are used to select virtual address of location to be altered when used with STORE switch, and are used to select virtual address of word to be displayed when used with DISPLAY switch |
| DISPLAY | Indicators DS67-DS98 | Indicators display contents of memory word when used with INSTR ADDR, STORE, DISPLAY, and DATA switches. DISPLAY indicators show current contents of internal CPU sum bus and represent the next instruction to be executed when the CPU is placed in the RUN mode |
| DATA | Switches S44-S75 | Thirty-two DATA switches are used to change contents of program status doubleword when used with INSERT switch and to alter value of DISPLAY indicators when used with single DATA CLEAR/ENTER switch. Each DATA switch is inactive in center position and is latching in center and upper (1) positions. In center position, DATA switch represents no change. In upper position each switch represents 1 |
| INSERT | Switch S21 | Used to make changes in program status doubleword by manual manipulation. Switch is inactive in center position and is momentary in upper (PSW2) and lower (PSWI) positions. When switch is moved to either PSW1 or PSW2, corresponding portion of program status doubleword is altered according to current state of DATA switches |
| STORE | Switch S23 | Used to change contents of either general register or memory location. Switch is inactive in center position and is momentary in INSTR ADDR and SELECT ADDR positions. When switch is moved to INSTR ADDR, current value of DISPLAY indicators is stored in location shown by INSTRUCTION ADDRESS indicators. When switch is moved to SELECT ADDR, current value of DISPLAY indicators is stored in location shown by SELECT ADDRESS switches |
| DATA | Switch S43 | Single DATA switch is used to change state of DISPLAY indicators. Switch is not active in center position and is momentary in CLEAR and ENTER positions. When switch is moved to CLEAR, all DISPLAY indicators are reset (turned off). When switch is moved to ENTER, display indicators are altered according to state of 32 DATA switches |

(Continued)

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

| Control or Indicator | Reference Designator | Function |
| :--- | :--- | :--- |
| INSTR ADDR | Switch S20 | INSTR ADDR (instruction address) switch is inactive in center position. <br> Upper position (HOLD) is latching, and lower position (INCREMENT) <br> is momentary. When switch is placed in HOLD, the normal process of <br> modifying instruction address portion of program doubleword with each <br> instruction is inhibited. If COMPUTE switch is placed in RUN while <br> INSTR ADDR switch is at HOLD, instruction in location displayed by <br> INSTRUCTION ADDRESS indicators remaining unchanged unless the <br> instruction contains a branch or is a load or exchange doubleword in- <br> struction. If COMPUTE switch is moved to STEP while INSTR ADDR <br> switch is at HOLD, instruction is executed once each time COMPUTE <br> switch is moved to STEP, and INSTRUCTION ADDRESS indicators re- <br> main unchanged. Each time INSTR ADDR switch is moved from center <br> position to INCREMENT, the following operations are performed: <br> a. Current value of INSTRUCTION ADDRESS indicators is <br> counted up by one |
| D. Contents of virtual address displayed by INSTRUCTION |  |  |
| ADDRESS indicators are shown in DISPLAY indicators |  |  |

a. Current setting of DISPLAY indicators is taken as next instruction to be executed regardless of contents of location shown by current value of INSTRUCTION ADDRESS indicators
b. Value in INSTRUCTION ADDRESS indicators is counted up by one
c. Instruction execution continues with instruction in location shown by new value of INSTRUCTION ADDRESS indicators
d. Steps $b$ and $c$ are repeated unless program branches out of sequence

When COMPUTE switch is in RUN, the only switches operative are POWER, INTERRUPT, ADDR STOP, INSTR ADDR (in HOLD position), and switches in the maintenance section of control panel. Each time COMPUTE is moved from IDLE to STEP, the following operations occur:
a. Current setting of DISPLAY indicators is taken as an instruction, and instruction is executed.

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

| Control or Indicator | Reference Designator | Function |
| :---: | :---: | :---: |
| COMPUTE (Cont.) |  | b. Current value of INSTRUCTION ADDRESS indicators is <br> counted up by one. If stepped instruction was a branch instruc- <br> tion and branch should occur, INSTRUCTION ADDRESS <br> indicators are set to the value of the effective address of branch <br> instruction |
| c. Instruction in location shown by new value of INSTRUCTION <br> ADDRESS indicators is displayed in DISPLAY indicators |  |  |
| If instruction is being stepped (executed by moving COMPUTE switch |  |  |
| from IDLE to STEP), all controllable interrupt levels are temporarily |  |  |
| inhibited while instruction is being executed; however, traps can |  |  |
| occur. In this case, the XPSD instruction in the appropriate trap |  |  |
| location is executed as if the COMPUTE switch were in RUN. Thus, |  |  |
| if trap occurs during stepped instruction, program status doubleword |  |  |
| display (PSWI and PSW2) automatically reflects effects of XPSD |  |  |
| instruction, and DISPLAY indicators then contain first instruction of |  |  |
| trap routine |  |  |

Table 2-2. Controls and Indicators, PCP Maintenance Section

| Control or Indicator | Reference Designator | Function |
| :---: | :---: | :---: |
| CONTROL MODE | Switch S3 | CONTROL MODE switch is a two-position key lock. When switch is in LOCAL, all controls and indicators on the PCP are operative. In LOCK, the following switches on the PCP are operative: POWER, INTERRUPT, all SENSE switches, and AUDIO. When the CONTROL MODE switch is in LOCK the following switches are interlocked to the following states regardless of their actual settings <br> a. COMPUTE switch to RUN <br> b. WATCHDOG TIMER switch to NORMAL <br> c. INTERLEAVE SELECT switch to NORMAL <br> d. PARITY ERROR MODE switch to CONT <br> e. CLOCK MODE switch to CONT |
| MEMORY FAULT | Indicators DS14-DS21 | Since the system is limited to no more than eight memory blocks, each MEMORY FAULT indicator corresponds to a specific memory block. Whenever a memory parity error occurs or an overtemperature condition exists in a memory block, the appropriate indicator lights and remains lit until indicator is reset. The MEMORY FAULT indicators can be reset by pressing CPU RESET or SYSTEM RESET switch or by read direct instruction coded to read MEMORY FAULT indicators. If MEMORY FAULT indicator is lit because corresponding memory block is beyond its maximum temperature range, and condition still exists when indicator is reset, it will immediately be turned on again |
| ALARM AUDIO | Indicator DS13 Switch S2 | Indicator is used to attract operator's attention to some urgent operating condition, and is turned on and off under program control by execution of properly coded write direct instruction. When ALARM |

Table 2-2. Controls and Indicators, PCP Maintenance Section (Cont.)


Table 2-2. Controls and Indicators, PCP Maintenance Section (Cont.)

| Control or Indicator | Reference Designator | Function |
| :---: | :---: | :---: |
| INTERLEAVE SELECT | Switch S11 | With this switch in NORMAL, interleaving between memory blocks is in effect. When switch is at DIAGNOSTIC, memory addresses are not interleaved between memory blocks |
| PARITY ERROR MODE | Switch S10 | Controls action of CPU when a memory error occurs. If switch is at CONT (continue) when parity error occurs, appropriate MEMORY FAULT indicator lights, and an interrupt signal is transmitted to memory parity interrupt level. If switch is at HALT when a parity error occurs, appropriate MEMORY FAULT indicator lights, and CPU halts operation. Memory block in which error has occurred will not be available until its MEMORY FAULT indicator is reset |
| SENSE | Switches S6-S9 | Switches are used under program control to set condition code portion of program status doubleword. When write direct instruction is executed in internai controi mode, condition code is set according to state of the four SENSE switches, which are always operative. Normally, SENSE switches are used in this manner during diagnostic or other test routiñes |
| CLOCK MODE | Switch S5 | Controls internal CPU clock. When switch is at CONT (continuous), clock operates at normal speed. When switch is in inactive (center) position, however, CPU clock pulses are inhibited. Under these circumstances a single clock will be generated each time CLOCK MODE switch is moved to SINGLE STEP position. As clock is stepped manually in this manner, PHASE indicators reflect CPU phase during each pulse of the clock |
| REGISTER DISPLAY | Switch S4 | When switch is at ON, contents of register selected by REGISTER SELECT switch will be displayed in DISPLAY indicators. Switch is active only when CLOCK MODE switch is in center position |

Memory protection, if included, is inhibited in this PCP operation. To store data into a private memory register block other than the one currently displayed by the POINTER field of PSW2, the contents of the POINTER field must be changed to point to the desired register block. This operation is described in the next paragraph.

Storing data into the memory location pointed to by the instruction address register (current address in the P register) can also be accomplished by performing steps $a$, $c$, and $d$, and substituting step fl , following, for step $f$.
fl. Set the STORE switch to the INSTR ADDR position momentarily and release. The data will be stored in the memory location addressed by the instruction address indicators (current address in the P -register).

## 2-8 Clearing the Program Status Words

The contents of PSWI may be reset to zeros by moving the CLEAR PSWI switch to the momentary PSWl position. The contents of PSW2 may be reset to zeros by moving the CLEAR PSW2 switch to the momentary PSW2 position.

## 2-9 Altering the Current Program Status Doubleword

Changing any of the data in the current PSD requires that PSW1 and PSW2 be treated separately. Changing any field of the PSD is accomplished by the following steps:
a. Set the COMPUTE switch to idle.
b. Enter the desired information into the 32 DATA switches only in those bit positions of PSW1 or PSW2 to be changed. In those bit positions in the fields where no change is to be made, the corresponding DATA switches must be in the center (no change) position. If any bit positions are to be changed from ONES to ZEROS, the PSWI or PSW2 must be cleared with the CLEAR PSW1 or PSW2 switch.
c. Set the INSERT switch to PSW1 if the change is to be made in that portion of the PSD, or to PSW2 if the change is to be made in that portion of the PSD.
d. Release the INSERT switch. The new information will be entered into the program status doubleword.

## 2-10 Branching From the PCP

To cause the CPU to branch to any instruction in memory, regardless of what instruction is currently being executed, the following steps should be carried out:
a. Set the COMPUTE switch to IDLE.
b. Enter the address of the instruction to which it is desired to branch in the 17 least significant bits of the INSTRUCTION ADDRESS field of PSW1. (See paragraph 2-9.)
c. Move the DISPLAY switch momentarily to INSTR ADDR.
d. The instruction has been read from memory and will be the next instruction performed by the CPU.
e. Set the COMPUTE switch to either RUN or STEP.

## 2-11 Stepping Through a Program

It is often necessary when debugging programs or when maintaining the equipment to sequence slowly through the program one instruction at a time, observing the results of each instruction after it has been executed. This is accomplished by performing the following steps:
a. Set the COMPUTE switch to IDLE, and branch to that part of the program from where it is desired to step. See paragraph 2-10.
b. Set the COMPUTE switch to STEP. In the DISPLAY indicators the contents of the next instruction will be displayed.
c. The results of the instruction just executed can be seen by displaying the contents of the memory location or private memory register affected by the instruction. See paragraph 2-6, steps $b, c, d$, and $e$.
d. Repeat steps $b, c$, and d above to continue the program sequence step by step.

## 2-12 Single Clocking an Instruction

During maintenance operations it is often necessary to sequence through individual instructions from one clock period to the next, observing the results of the CPU internal registers after each clock pulse. To single clock instructions in this manner, the following steps are performed:
a. Branch to the malfunctioning instruction (see paragraph 2-10), or enter an identical instruction into the display (see paragraph 2-7).
b. Set the CLOCK MODE switch to its center position. This inhibits all clock pulses. The COMPUTE switch may be set to RUN at this point.
c. Set the CLOCK MODE switch to SINGLE STEP. This causes the instruction to sequence to its next phase.
d. Observe the contents of the affected internal registers by setting the REGISTER SELECT switch to the proper register position and by setting the REGISTER DISPLAY switch to ON.
e. After all affected internal registers have been observed and if no malfunction is seen, repeat steps $c, d$, and e .

In most single clock operations as just described, the INSTR ADDR switch can be placed in the HOLD position if it is desired to repeat the single clock operation through the instruction more than once.

## 2-13 Single Instruction Repetition

Single clocking a malfunctioning instruction as described in paragraph 2-12 may pinpoint the area of the malfunction without actually allowing the observer to determine what is causing the faulty condition. In some cases, an error may consistently occur while the CLOCK MODE switch is in the CONT (continuous) position, but may never occur when the switch is in the SINGLE STEP position. This could be caused by a slow gate or active circuit element. In such case, the operator should run the single malfunctioning instruction repeatedly using the oscilloscope to observe all signals that could be the cause of the error condition.

To run a single instruction repeatedly, the following steps should be followed:
a. Branch to the malfunctioning instruction. (See paragraph 2-10.)
b. Set the INSTR ADDR switch to HOLD. This prevents the instruction address field of PSWI from changing after each execution of the instruction.
c. Set the COMPUTE switch to RUN, and observe all pertinent signals on the oscilloscope as the instruction is executed repeatedly.

Certain instructions (those, for example, in which an operand is changed each time the instruction is executed) cannot be repeated in this manner without destroying data meaningful to the observer. The multiply and divide instructions are examples of this. For this type of instruction it may be necessary to enter a small four- or five-word instruction program loop to establish initial conditions each time the instruction is observed.

## 2-14 Loading a Program

After the input device has been loaded with the program tape or cards and has been properly prepared to read,
the following steps should be followed to load the program into memory:
a. Set the COMPUTE switch to IDLE.
b. Press the SYSTEM RESET switch.
c. Set the UNIT ADDRESS switches to the address of the desired input peripheral device.
d. Press the LOAD switch.
e. Set the COMPUTE switch to RUN. The CPU will now read the program from the input device and store it in memory.

## 2-15 PROGRAMMING

The following discussion of programming is intended to clarify some of the functions and requirements of the Sigma 5 computer. It includes data and instruction formats, addressing requirements, modes of operation, and the instruction repertoire in tabular form. For more detailed operation of individual instructions, see the Sigma 5 Reference Manual (SDS 900959), or refer to section III of this manual.

## 2-16 WORD FORMATS

## 2-17 Data Word Formats

Data words consist of 32 binary digits or bits. The CPU is capable of addressing words, doublewords, halfwords, or bytes (quarterwords) for many of its operations.

Word. A single word contains 32 bits numbered 0 through 31, from the most significant bit to the least significant bit.


If the binary configuration of ones and zeros in the 32 bit positions of a word represent a numeric value, the binary content of bit 0 is the sign of the value, and the binary configuration in bits 1 through 31 represents the magnitude of the value. Negative numbers in the computer are always held in two's complement form. If the sign bit is a zero, the magnitude of the number is positive; if the sign bit is a one, the magnitude of the number is negative and is represented as the two's complement of its positive form. For example, the decimal number +29 would appear in its hexadecimal form in a word as 0000001 D , and the decimal number - 29 would appear in its hexadecimal form in a word as FFFFFFE3.

Doubleword. A doubleword in the computer consists of two consecutive 32 -bit words, and contains 64 bits numbered 0 through 63.


In doublewords which represent a numeric value, bit 0 represents the sign of the magnitude, and bits 1 through 63 represent the magnitude of the value. A doubleword always consists of two consecutive single words whose addresses are $n$ and $n+1$, where $n$ is an even-numbered address.

Halfword. Sigma 5 is capable of addressing halfwords. Two halfwords are contained in one single word where halfword HWO consists of bits 0 through 15, and halfword HWI consists of bits 16 through 31 .


Each halfword is treated by the CPU as though it contains a signed value. Bit 0 of halfword HWO is the sign of the magnitude contained in bits 1 through 15; bit 16 of halfword HW1 is the sign of the magnitude contained in bits 17 through 31. During halfword operations the integrity of the number contained within the addressed halfword is maintained by extending the sign of the halfword magnitude 16 bit positions to the left. For example, if a halfword is loaded into one of the private memory registers, it will consist of 32 bits with its sign bit extended from bit 16 of the register to bit 0. Halfwords used in all arithmetic operations have their signs extended in the CPU internal registers in this same manner.

Byte. Four bytes of eight bits each can be contained in one single word where byte 0 consists of bits 0 through 7, byte 1 consists of bits 8 through 15, byte 2 consists of bits 16 through 23 , and byte 3 consists of bits 24 through $3 \mathbf{i}$.


901060A. 204

Bytes are addressable singly. Bytes normally contain absolute magnitudes in binary-coded decimal ( $B C D$ ) form, extended binary-coded decimal interchange code (EBCDIC) characters, or similar types of data.

Floating Point Formats. The computer provides two formats for representing floating point numbers: a short format of 32 bits, and for extra precision, a longer format of 64 bits. The short floating point format consists of a 24-bit fractional magnitude, a 1-bitsign that establishes whether the fraction is positive or negative, and a 7-bit biased exponent. The short format for floating point numbers is shown below.


901060A. 207
The long floating point format is similar to the short format except that the fraction field is increased from 24 to 56 bits.


901060A. 206

Each incremental value of the exponent multiplies the binary value of the fraction by a power of 16 ; thus, floating point numbers are hexadecimally oriented. For example:
 901060A. 205

In this illustration the magnitude of the floating point number is the magnitude of the fraction $(3 / 4)$ multiplied by $16^{5}$, or $0.75 \times 64,536=46,402$.

The floating point fraction is determined by the placement of its binary point, which is fixed at the left of the fraction between bit positions 7 and 8 .

The fractional values of any floating point number, $n$, can be either positive or negative and its exponent can be either positive or negative. Thus, the four different combinations can be groubed in the following manner: $+\left(16^{e}\right)$ $n ;+\left(16^{-\mathrm{e}}\right) n ;-\left(16^{\mathrm{e}}\right) \mathrm{n}$; and $-\left(16^{-\mathrm{e}}\right) \mathrm{n}$. Since the most significant bit of the exponent is the complement of its state, the exponent is always biased by a value
of 64. For positive fractional values the positive exponents are not two's complemented; for positive fractional values the negative exponents are two's complemented. The following two positive fractions, one with a positive exponent of 164 and the other with a negative exponent of $16^{-4}$, illustrate this rule.

$$
\begin{aligned}
& +\left(16^{4}\right) n=01000100 \ldots \text { fraction } n \ldots \\
& +\left(16^{-4}\right) n=00111100 \ldots \text { fraction } n \ldots
\end{aligned}
$$

For negative fractional values, positive and negative exponents are the one's complements of the corresponding exponents of the positive fractional values.

$$
\begin{aligned}
& -\left(16^{4}\right)=10111011 \ldots \text { fraction } n \ldots . \\
& -\left(16^{-4}\right)=11000011 \ldots \text { fraction } n \ldots
\end{aligned}
$$

A simple method of determining the actual value of any floating point number, whether an integer, a fraction, or a mixed number, is to move the fixed binary point to the right or to the left the number of bit positions equal to four times the value in the exponent field. For example, to determine the value of the following floating point number, move the fixed point from its position between bit positions 7 and 8 to the right a number of bit positions determined by multiplying the exponent value by 4 .


The value of this mixed number (integer and fraction) is the decimal equivalent 152.375. This method of determining the actual value of a floating point number may be simpler than the method of determining the fractional value and then multiplying this value by the third power of 16 ; for example, $1219 / 32,768 \times 4096=152.375$.

The following examples of floating point numbers are shown in hexadecimal notation with their corresponding decimal values.

| Hexadecimal | Decimai |
| :--- | :--- |
| 435 F5000 | +1525 |
| 425 F5000 | +95.625 |
| 415 F5000 | +5.95703125 |
| $4105 F 500$ | +0.372314453 |
| 405F5000 | +0.372314453 |
| BDAOB000 | -1525 |
| BEAOB000 | -95.625 |
| BFAOBO00 | -5.95703125 |

A normalized floating point number is one in which the fractional value is equal to or greater than $1 / 16$. For example, the floating point number $X^{\prime} 43100000^{\prime}$ is normalized, but the floating point number $X^{\prime} 4401000^{\prime}$ is not, although both numbers are equal.

## 2-18 Instruction Formats

Instructions in the CPU fall into two general classes: those that require a reference address field and those that contain an operand within the instruction word.

Reference Address Instructions. The normal reference address instruction has the following format:

| OPERATION <br> CODE | R | X | REFERENCE ADDRESS |
| :---: | :---: | :---: | :---: |

901060 A .21 !
The basic operation code of the instruction is contained in bits 1 through 7 of the instruction word.

The R-field, bits 8 through 11, addresses one of 16 private memory registers ( $R 0$ through $R F$ ). The reference address field, bits 15 through 31, represents the address of a location in memory from which the operand is to be taken or into which data is to be stored.

The $X$-field, bits 12 through 14, addresses one of seven private memory registers ( $R 1$ through $R 7$ ), which indexes the address contained in the reference address field. If the $X$-field contains all zeros, the instruction is not indexed; if the $X$-field does not contain all zeros, then the address contained within the reference address field will be modified by the addition of the contents of the register specified in the $X$-field.

Bit 0 of the instruction (IA) is an indirect addressing bit. If this bit is a zero, the reference address is the address of the operand. If bit 0 is a one, the reference address is the virtual address of a word in memory which, in turn, contains the virtual address of the operand. Indirect addressing is limited to a single level.

Operation codes are described by two hexadecimal characters and include bits 0 through 7 . The most significant of the two hexadecimal digits of a normally addressed instruction will always be a number less than $X^{\prime} 8^{\prime}$. Any operation code with its most significant hexadecimal digit 8 or greater means that the instruction is indirectly addressed. For example, a normal add word instruction has the normal operation code $X^{\prime} 30^{\prime}$. If the add word instruction is indirectly addressed, the operation code would be $X^{\prime} B^{\prime} \mathbf{'}^{\prime}$.

Some instructions with reference address fields do not address memory. In these instructions the contents of the reference address field contain types of information other than memory addresses - usually control or conditional
information relating to the operation of the instruction. Instructions that fall into this category are shifts, inputoutput, read direct, and write direct.

Immediate Operand Instructions. The format for immediate operand instructions follows.

| OPERATION CODE | R | OPERAND |
| :---: | :---: | :---: |

901060A. 212

The operation code of an immediate operand instruction specifies that the operand is contained within the instruction itself, that no access to memory is necessary, and that indexing is not possible. Immediate operand instructions cannot be indirectly addressed. If bit 0 of any immediate operand instruction contains a one, the instruction is aborted, and the CPU traps to location $X^{\prime} 40^{\prime}$.

In an immediate operand instruction the contents of the R-field specify one of the private memory registers in the CPU. The number contained with in the operand field is made up of a sign (bit 12) and a magnitude (bits 13 through 31). During the execution of an immediate operand instruction, the integrity of the value in the operand field is maintained by extending the sign bit 12 places to the left. Thus, the 20-bit immediate operand in bits 12 through 31 may be X'FFF2E' ( -210 decimal), but in the course of executing the instruction the value becomes X'FFFFFF2E' (-210 decimal).

Throughout the following paragraphs, several examples of instructions are given. The instructions in these examples use the format indicated in example 1 which, in this case, is an indexed load word (LW) instruction.

Example 1. Instruction Format for Instruction Examples

| I/A | Opcode | R | $x=3$ | Reference Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0110010 | 1011 | 011 | 00000 | 0000 | 1010 | 0011 |
| 0 | - LW | B - | 3 |  | A3 |  |  |
|  | 2 | B | 6 | 0 | 0 | A | 3 |

In all examples wherever the instruction format is shown, its hexadecimal equivalent will also be indicated; for example:

$$
\text { Instruction } \quad 0-L W-B-3-A 3 \quad X^{\prime} 32 B 600 A 3^{\prime}
$$

Leading hexadecimal zeros of the reference address are omitted.

## 2-19 MEMORY ADDRESSING

Reference address instructions that require access to memory contain an address location in the reference address field. This reference address is subject to modification by indirect addressing or by indexing, and is referred to as the virtual address.

## 2-20 Reference Address

The address contained in the reference address field is the reference address. A reference address may or may not be the address of the memory location from which the operand is finally taken since this address is subject to change. If the reference address is not modified in any way during the execution of the instruction, the reference address is also the effective address.

## 2-21 Effective Address

The effective address is the final address seen by memory and is the address location from which the effective word (or actual operand) is taken or into which it is stored. A reference address may undergo one or two transformations before the address of the effective word is finally defined.

## 2-22 Indirect Addressing

The address in the reference address field of an indirectly addressed instruction (bit $0=1$ ) does not refer to the location of the effective word or actual operand. Rather, it points to a location in memory where the effective operand is to be found. The memory access operation of an indirectly addressed load word (LW) instruction is shown in example 2.

## Example 2. Indirect Addressing

Instruction $\quad 1-L W-B-0-103 A \quad X^{\prime}$ B2B0103A'

The instruction addresses the operand indirectly through the contents of location X'103A'.

## 103A <br> 00000B42

00000113

The address in $X^{\prime} 103 A^{\prime}$ is the effective address of the operand.

The effective operand in $X^{\prime} B 42$ ' is $X^{\prime} 113^{\prime}$. This number is loaded into private memory register B.

The reference address ( $\mathrm{X}^{\prime} 103 \mathrm{~A}^{\prime}$ ) of the instruction is indirectly addressed (bit $0=1$ ); therefore, the contents of this location ( $\mathrm{X}^{\prime} 103 A^{\prime}$ ) contain the actual address ( $\mathrm{X}^{\prime}$ B42') of the operand or effective word. The operand finally loaded into register $B$ is $X^{\prime} 113^{\prime}$.

## 2-23 Indexed Addressing

If the X-field (bits 12 through 14) of an instruction does not contain all zeros, the instruction is indexed. The contents of the $X$-field determine which index register ( $R 1$ through $R 7$ ) is to be used in the indexing operation.

When an indexed instruction is executed, the contents of the register specified by the X-field are added to the virtual address of the instruction and the resultant sum becomes the effective address of the operand or storage location. The following example of an indexed subtract word instruction illustrates the operation of an indexed instruction.

Example 3. Indexed Addressing
Instruction 0-SW-C-5-407 X'38CA0407'

| $R 5000044 \mathrm{EC}$ |  |
| :--- | :--- |
| $R C 0000 \mathrm{ABCD}$ | (before execution) |
| $R C 00009 \mathrm{ABC}$ | (after execution) |
| $4070 X X X X X X X$ | (contents undefined) |
| 48 ED 00001111 |  |

In this example memory location $X^{\prime} 407$ ' is not actually addressed and its contents are not affected in any way. The contents of register R5 added to the virtual address of the instruction result in an effective address of $\mathrm{X}^{\prime} 48 E D^{\prime}$. The contents of memory location $X^{\prime} 48 E D^{\prime}$ are subtracted from the contents of register RC and the difference is stored in register RC.

## 2-24 Indirect Indexed Addressing

An instruction may be both indexed and indirectly addressed. When this is the case, indexing occurs after indirect addressing takes place rather than before. This is called post-indexing. The following example of a store word (STW) instruction that is both indexed and indirectly addressed shows the addressing relationships. The operand in this instance is located in register R9. The location into which the operand is to be stored is the location resulting from the indirect and indexed addressing.

Example 4. Indirect and Indexed Addressing

| Instruction | $1-S T W-9-3-5 B 6$ |  |  |
| ---: | :--- | ---: | :--- |
|  | 'B59605B6' |  |  |
| R3 | 00000213 |  |  |
| R9 | $005 B 0000$ |  |  |
| 5B6 | 00000 AAB |  |  |
| CBE | $X X X X X X X X$ |  | (before execution) |
| CBE | $0005 B 000$ | (after execution) |  |

The virtual address $X^{\prime} 5 B^{\prime}$ ' in the instruction word is translated into a second virtual address $X^{\prime} A A B^{\prime}$. The contents of register R3 are added to this second virtual address and the sum (CBE) becomes the effective address of the memory location into which the operand in register R9 is stored.

## 2-25 Doubleword Addressing

A doubleword consists of one even-numbered word and the next consecutive odd-numbered word. This convention applies to doublewords that exist either in core memory or in private memory. An attempt to address an odd-even doubleword combination will result in the CPU forcing an even-odd doubleword address where the first even numbered word is the addressed odd word minus one. For example, the load doubleword instruction 0-LD-2-0-537 will address the memory doubleword located in addresses X'536' and $X^{\prime} 537$ ', and not $X^{\prime} 537$ ' and $X^{\prime} 538^{\prime}$.

The dounleword location in the privare memory registers is addressed by the $R$-field of the instruction. To address the register doubleword, the address in the R-field must be an even-numbered address. Unlike the doubleword address for memory, however, an odd address in the R-field addresses only the odd word of the register doubleword.

The following examples of a load doubleword instruction (LD) illustrate the effect of the instruction when both evenand odd-numbered doubleword addresses are used.

Example 5. Even Doubleword Addresses

$$
\text { Instruction } \quad 0-L D-A-0-400 \quad \text { (or } 0-L D-A-0-401 \text { ) }
$$

## REGISTERS

MEMORY

RA


RB


901060A. 213
Where even doubleword addresses are specified, the data transfer is from memory even word to register even word, and memory odd word to register odd word.

Example 6. Odd Doubleword Addresses

$$
\text { Instruction } \quad 0-\text { LD-9-0-600 (or 0-LD-9-0-601) }
$$

REGISTERS MEMORY


901060A. 214

When an odd-numbered register address is placed in the R-field, both words of the effective doubleword are loaded into the same private memory register. As the most significant word of the doubleword is the last to be loaded, private memory register $R$ contains the most significant word at the end of the instruction.

Using an odd-numbered register address in a doubleword instruction is a legitimate programming strategem and is not forbidden.

## 2-26 Indexed Doubleword Instructions

The least significant binary digit of a memory doubleword address in an instruction is always considered by the CPU to be a zero even though it may actually be a one. Thus, doubleword address boundaries start with even-numbered word locations. For example, a doubleword could consist of word $X^{\prime} 406^{\prime}$ and $X^{\prime} 407$ ', but not of words $X^{\prime} 407^{\prime}$ and $X^{\prime} 408$ '. If the programmer were to address a memory doubleword as $X^{\prime} 407^{\prime}$, the CPU would address the doubleword contained in memory locations $X^{\prime} 406$ ' and $X^{\prime} 407$ '.

When a doubleword address instruction is indexed, the index register is shifted to the left one bit position before the addition takes place, and therefore, any number in the index register is, in effect, twice its normal value when used for indexing. For example, an instruction addressing the doubleword $X^{\prime} 713^{\prime}$ will address words $X^{\prime} 712^{\prime}$ and $X^{\prime} 713^{\prime}$. If the contents of the index register are equal to 5 , the actual doubleword addressed in memory will be the doubleword located in $X^{\prime} 71 C^{\prime}$ and $X^{\prime} 71 D^{\prime}$.


## 2-27 Halfword Addressing

Two halfwords, HWO and HW1, can be placed within one 32-bit register or memory location. Halfword HWO consists of bits 0 through 15, and halfword HWI consists of bits 16 through 31. (See paragraph 2-17.)

A halfword instruction addressing the left-hand halfword HWO uses the same address as though it were addressing the full word. The halfword instruction addressing the righthand halfword HWI also uses the full word address, but the instruction $X$-field must refer to one of the index registers in private memory, and this index register must contain a one in its low order bit. The next two examples show the operation and addressing scheme for loading halfwords HWO and HWI into register RF.

Example 7. Load Halfword HWO


Example 8. Load Halfword HWI
Instruction $\quad 0-L H-F-5-63 B \quad X^{\prime} 52 F A 063 B^{\prime}$
REGISTER
MEMORY


R5

$$
000000001
$$

901060A. 216
In each of the load halfword instructions shown in examples 7 and 8 , the sign of the halfword is extended 16 places to the left before it is loaded into register RF. Thus, if the contents of instruction HWO in example 7 were X'FFOA', register RF would be loaded with X'FFFFFFOA'; if the contents of instruction HWI in example 8 were $\mathrm{X}^{\prime} 0004{ }^{\prime}$, register RF would be loaded with $X^{\prime} 00000004$ '.

Use of the index register in example 8 to designate that HW1 was addressed does not imply that the instruction was an indexed instruction or that the contents of the reference address was modified in any manner. Neither should it be inferred that halfword instructions cannot be indexed.
Example 9 shows how the halfword instruction in example 8 could have been indexed.

Example 9. Indexing Halfword Instructions
Instruction $0-$ LH-F-5-33A $\quad X^{\prime} 52 F A 033 A^{\prime}$


901060A. 217

In halfword instructions that are indexed, the index register is shifted to the right by one bit position so that bit 30 of the index register is aligned with bit 31 of the reference address. Bit 31 of the index register does not modify the actual operand address, but is used by the internal logic of the CPU to distinguish which halfword is addressed. The binary addition of index register R5 to the reference address of the instruction in halfword operations is shown below.

| Reference address | 0 | 0000 | 0011 | 0011 | 1010 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| + | 0000 | 0011 | 0000 | 0001 | 1 |
|  | Index register | 0 | 0000 | 0110 | 0011 |
| Sum (actual address) | 1011 |  |  |  |  |

If no indexing is desired when addressing halfword HW1, the referenced index register must contain a one in bit position 31 and zeros in bit positions 14 through 30. (See example 8.)

## 2-28 Byte Addressing

Four 8-bit bytes can be contained within one 32-bit register or memory location. Byte 0 consists of bits 0 through 7, byte 1 consists of bits 8 through 15, byte 2 consists of bits 16 through 23, and byte 3 consists of bits 24 through 31 .

An instruction that addresses bytes operates in a manner similar to one addressing halfwords in that no indexing is required for the left-hand byte, but the index register must be specified and contain the proper information for the other bytes. The index register is displaced by two bits (instead of one as for halfword addressing) for byte operations affecting bytes 1,2 , and 3 . The two least significant bits of the index register (bits 30 and 31 ) determine which of the three right-hand bytes is addressed.

The following four examples show how each of the four bytes are addressed in a load byte (LB) instruction. In each of the examples of the LB instructions that follow, the addressed byte is loaded into bit positions 24 through 31 of the addressed register, and bits 0 through 23 are cleared to zeros.

Example 10. Load Byte 0
Instruction 0-LB-0-0-4037 X'72004037 $^{\prime}$

## REGISTER

MEMORY


900i060A. 218

Example 11. Load Byte 1

$$
\begin{array}{cr}
\text { Instruction } 0-L B-0-3-4037 & X ' 72064037 \\
\text { REGISTERS } & \text { MEMORY }
\end{array}
$$



Example 12. Load Byte 2

$$
\begin{array}{cc}
\text { Instruction } & 0-L B-0-4-4037 \\
\text { REGISTERS } & \text { X'72084037' } \\
\text { MiÉviORY' }
\end{array}
$$



R4 0000000002
901060A. 220

Example 13. Load Byte 3
Instruction $0-$ LB-A-5-0 $\quad X^{\prime} 72 \mathrm{~A} 40000^{\prime}$

REGISTERS
MEMORY


R5 00000000003
901060A. 221

Core memory is not involved during the execution of the instruction in example 13 since reference address 0 refers to a private memory register rather than to a core address.

None of the operand addresses in the load byte instructions in examples 11, 12, and 13 are indexed since all of the indexed registers contain zeros in bit positions 0 through 29. During the execution of these load byte instructions the index register is shifted right two places in respect to the reference address. Thus, only bits 13 through 29 can be added to the virtual address. If these index bits are all zeros, the virtual address remains unchanged.

The following example shows how the load byte instruction may be indexed.

Example 14. Indexing a Byte Address Instruction

$$
\text { Instruction } \quad 0-\mathrm{LB}-\mathrm{F}-4-100 \quad \mathrm{X}^{\prime} 72 \mathrm{~F} 80100^{\prime}
$$

REGISTERS
MEMORY


R4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

901060A. 222
The binary addition of the contents of index register R4 to the virtual operand address of the instruction is performed in the following manner:

$$
\begin{array}{cc}
\text { Virtual address } & 00000000100000000 \\
+ & \text { Index register } \\
\text { Sum (actual address) } & 00000000000010110 \\
\hline 0000000100000101
\end{array}
$$

The two least significant bits of the index register are used to designate which byte (byte 2 in this instance) is to be loaded. These bits are not added to the virtual address. Bits 13 and 14 of the index register are added to bits 15 and 16 of the virtual address.

## 2-29 BASIC INSTRUCTIONS

Table 2-3 lists all the basic operation codes, including those instructions that are optional or privileged. For detailed operation of each instruction see Sigma 5 Reference Manual (SDS 900959), or refer to the operation code descriptions in section III of this technical manual.

Table 2-3. Basic Instructions

| Mnemonic | Code | Instruction Name |
| :--- | :---: | :--- |
| Load-Store |  |  |
| LI | 22 | Load Immediate |
| LB | 72 | Load Byte |
| LH | 52 | Load Halfword |
| LW | 32 | Load Word |
| LD | 12 | Load Doubleword |
| LCH | $5 A$ | Load Complement |
| LAH | $5 B$ | Halfword <br> Laad Absolute <br> Halfword |

(Continued)

Table 2-3. Basic Instructions (Cont.)

| Mnemonic | Code | Instruction Name |
| :---: | :---: | :---: |
| Load-Store (Cont.) |  |  |
| LCW | 3 A | Load Complement Word |
| LAW | 3B | Load Absolute Word |
| LCD | 1 A | Load Complement Doubleword |
| LAD | 1B | Load Absolute Doubleword |
| LS | 4A | Load Selective |
| LM | 2 A | Load Multiple |
| LCFI | 02 | Load Conditions and Floating Control Immediate |
| LCF | 70 | Load Conditions and Floating Control |
| XW | 46 | Exchange Word |
| STB | 75 | Store Byte |
| STH | 55 | Store Halfword |
| STW | 35 | Store Word |
| STD | 15 | Store Doubleword |
| STS | 47 | Store Selective |
| STM | 2 B | Store Multiple |
| STCF | 74 | Store Conditions and Floating Control |
| Analyze-Interpret |  |  |
| ANLZ | 44 | Analyze |
| INT | 6 B | Interpret |
| Logical |  |  |
| OR | 49 | OR Word |
| EOR | 48 | Exclusive OR Word |
| AND | 4 B | AND Word |
| Floating Point Arithmetic (Optional Instructions) |  |  |
| FAS | 3D | Floating Add Short |
| FAL | 1D | Floating Add Long |
| FSS | 3C | Floating Subtract Short |
| FSL | 1 C | Floating Subtract Long |
| FMS | 3F | Floating Multiply Short |
| FML | 1 F | Floating Multiply Long |
| FDS | 3 E | Floating Divide Short |
| FDL | IE | Floating Divide Long |

(Continued)

Table 2-3. Basic Instructions (Cont.)

| Mnemonic | Code | Instruction Name |
| :---: | :---: | :---: |
| Fixed Point Arithmetic |  |  |
| AI | 20 | Add Immediate |
| AH | 50 | Add Halfword |
| AW | 30 | Add Word |
| AD | 10 | Add Doubleword |
| SH | 58 | Subtract Halfword |
| SW | 38 | Subtract Word |
| SD | 18 | Subtract Doubleword |
| MI | 23 | Multiply Immediate |
| MH | 57 | Multiply Halfword |
| MW | 37 | Multiply Word |
| DH | 56 | Divide Halfword |
| DW | 36 | Divide Word |
| AWM | 66 | Add Word to Memory |
| MTB | 73 | Modify and Test Byte |
| MTH | 53 | Modify and Test Halfword |
| MTW | 33 | Modify and Test Word |
| Comparison |  |  |
| CI | 21 | Compare Immediate |
| CB | 71 | Compare Byte |
| CH | 51 | Compare Halfword |
| CW | 31 | Compare Word |
| CD | 11 | Compare Doubleword |
| CS | 45 | Compare Selective |
| CLR | 39 | Compare With <br> Limits in Register |
| CLM | 19 | Compare With Limits in Memory |
| Shift |  |  |
| S | 25 | Shift |
| SF | 24 | Shift Floating |
| Push-Down |  |  |
| PSW | 09 | Push Word |
| PLW | 60 | Pull Word |
| PSM | OB | Push Multiple |
| PLM | OA | Pull Multiple |
| MSP | 13 | Modify Stack Pointer |

Table 2-3. Basic Instructions (Cont.)

| Mnemonic | Code | Instruction Name |
| :--- | :---: | :--- |
| Execute-Branch |  |  |
| EXU | 67 | Execute <br> BCS |
| BCR | 69 | Conditions Set <br> Branch on <br> Conditions Reset <br> Branch on Incre- |
| BIR | 65 | menting Register <br> Branch on Decre- <br> menting Register <br> Branch and Link |
| BDR | 64 |  |
| BAL | 04 | Call 1 <br> Caii |
| CALI | 05 | Call 2 |
| CAL2 | 06 | Call 3 |
| CAL3 | 07 | Call 4 |
| CAL4 |  |  |

(Continued)

Table 2-3. Basic Instructions (Cont.)

| Mnemonic | Code | Instruction Name |
| :---: | :---: | :---: |
| Control <br> (Privileged Instructions) |  |  |
| LPSD | OE | Load Program Status Doubleword |
| XPSD | OF | Exchange Program Status Doubleword |
| LRP | 2 F | Load Register Pointer |
| MMC | 6 F | Move to Memory Control |
| WAIT | 2 E | Wait |
| RD | 6C | Read Direct |
| WD | 6D | Write Direct |
| Input-Output <br> (Privileged Instructions) |  |  |
| SIO | 4C | Start Input-Output |
| HIO | 4F | Halt Input-Output |
| TIO | 4D | Test Input-Output |
| TDV | 4E | Test Device |
| AIO | 6 E | Acknowledge Input-Output |

## SECTION III

## PRINCIPLES OF OPERATION

## 3-1 INTRODUCTION

This section provides general and detailed principles of operation of the Sigma 5 computer. The general principles are presented on a block diagram level and stress the overall functions of the equipment. The detailed principles are presented on a logic and circuit diagram level and emphasize the operation of logical functions within the major elements of the equipment.

## 3-2 GENERAL PRINCIPLES OF OPERATION

The Sigma 5 is organized around one or more central processor units (CPU), magnetic core memories, inputoutput processors (IOP), device controllers, and peripheral devices. One of each major element is shown in figure 3-1. These elements operate asynchronously in relation to each other. The IOP shown in the figure may be a multiplexing type or a selector type. A multiplexing IOP allows up to 32 devices to operate simultaneously. A selector IOP allows only one device to operate at a time, but at a high transfer rate. The CPU may also be equipped internally with an integral IOP which allows the CPU to perform input-output operations with no external IOP. In that case, some CPU registers and control circuits are combined with IOP registers to perform input-output operations. The peripheral device in figure 3-1 is shown with a dashed block to indicate that it is not strictly a part of the basic computer, but nevertheless is a major element, its use being implied by the device controller.

## 3-3 CENTRAL PROCESSOR UNIT

The CPU sequences and controls program execution. In executing operations, the CPU performs arithmetic and logic functions, addresses private memory and core memory, fetches and stores instructions and data, controls information transfer between core memory and other elements connected to the CPU, and performs other subfunctions. The CPU also controls internal and external interrupts and provides manual program control through the processor control panel (PCP), A functiona! block diagram of the CPU is shown in figure 3-2.

## 3-4 Arithmetic, Control, and Address Functions

Arithmetic, control, and address functions are performed by the adder, sum bus, CPU registers, and associated control logic (see figure 3-3). In general, registers A and $D$ combined with the adder and sum bus perform the arithmetic operations and other control functions. Register $C$ is used for CPU input; register $O$ holds the opcodes; and registers $R, R p$, and $P$ are used for addressing. Register $B$ is used for temporary storage of the program address and as an extended accumulator with the A-register. Registers IOFR, IODA, and IOFM are components of the integral IOP, and the DIO registers are used for read direct and write direct operations. Register MC (macro-counter) is used for iteration counting.


901172A. 30

Figure 3-1. Sigma 5 Major Elements


Figure 3-2. Central Processing Unit, Functional Block Diagram

Instructions or data from core memory enter the CPU through the C -register. From the C -register, operation codes are transferred to the O -register, private memory addresses are transferred to the R-register, and the entire word, including reference and index addresses, is transferred to the Dregister. Operation codes in the O-register are decoded and activate the signal families peculiar to the operation. Instructions and data from private memory and from I/O fast memory enter the CPU through the C-register or the Aregister. The A-register is used during many operations, examples of which include arithmetic functions. left and right shifts, and indexing.

PRIVATE MEMORY ADDRESSING. The address in the Rregister is placed on the private memory address lines to address private memory. If private memory is extended to
more than one block (page) of 16 registers by a private memory extension unit, the block in which the addressed register is located (current register block) is specified by the contents of the Rp-register. This register is part of the program status doubleword and is loaded by program control. Registers 1 through 7 of the current register block in private memory may be used as index registers. The index registers are addressed by the $X$ field in the instruction at the time the instruction is in the D-register.

Private memory may also be addressed by the P -register. If an instruction produces an effective address in the range of ' X ' 0 through ' X ' F , the four low order bits of the reference address are used to address the register in the current register block of private memory which corresponds to the address. The private memory register may be used as the

source of an operand, the location of a direct address, or the destination of a result. In this case core memory is not affected.

CORE MEMORY ADDRESSING. Core memory is addressed by the effective address in the $P$-register. The effective address is the final address produced for an instruction. With direct addressing the reference address of the instruction is the effective address. With indirect addressing, the initial reference address in the instruction corresponds to a location in core memory or private memory which contains an address value. This address value is accessed and transferred to the P -register where it becomes the effective address. When this occurs, the initial reference address is not lost but is temporarily stored in the Bregister to be later updated and used in addressing the next instruction in the program sequence.

When an instruction specifies indexing with direct addressing, the effective address is produced by adding the contents of the index register to the reference address in the instruction. This function is performed by the adder, the A-register (containing the index value), and the D-register (containing the reference address). Index alignment is performed for byte, halfword, word, doubleword, and shift operations, and is a function which varies the effective length of the $P$-register to change the effective address displacement value. Index alignment is described in the Sigma 5 Reference Manual under Address Modification.

An instruction may specify both indexing and indirect addressing. In this case, the effective address is produced by adding the contents of the index register to the contents of the memory location corresponding to the initial reference address. Indexing occurs after the indirect location is accessed. Therefore, the initial reference address is not modified.

## 3-5 CPU Timing

Basic CPU timing for instruction execution is controlled by ac clock pulses having variable time intervals. The clock pulses are generated by the CPU clock generator. Phase control flip-flops toggled by the variable clock pulses determine the phase of the instruction being performed. Only one phase control flip-flop is set at any time. There are four preparation phases (PRE 1 through PRE4) and ten execution phases ( PHI through PH 10 ). In the preparation phases the functions common to most instructions are performed. In the execution phases the functions to complete the instruction are performed. In general, phases progress in numerical sequence, but a phase can be repeated or skipped depending on the instruction requirements. Most instructions require only a few phases. All instructions require at least two preparation phases (PRE1, and PRE3 or PRE4) and two execution phases (PHI and 'PH10).

In a typical instruction, conditions are set during phase PH 10 of the present instruction to read the next instruction into the C-register, and from there to transfer the instruction to the D-register, and the operation code and $R$ field to the $O$ - and $R$-registers, respectively, and to update the program address in the P -register. These functions are executed at the trailing edge of the next clock when phase PH10 ends and PRE 1 begins. The phase which follows PRE 1 may be any one of the other preparation phases depending on the instruction format. Typically, during preparation phase PRE 1 the operation code is decoded and conditions are set to transfer the reference address from the $D$-register to the P -register. Phase PRE2 is used to compute the effective address and may require two clock times. Phase PRE3 is used to fetch the operand from core memory or private memory, and PRE4 is used for halfword or byte alignment and sign extension. PRE4 may require four clock times. At the end of the last preparation phase (PRE3 or PRE4) on the trailing edge of the clock, execution phase PHI begins. When the instruction is nearly completed the phase sequence branches to PHI 0 to accomplish the final operations of the instruction and the normal end functions common to most instructions. The conditions are set to read the next instruction into the C -register. The process is then repeated for that instruction.

For operations other than those involved in preparation and execution of instructions, the CPU also has six phase control flip-flops (PCP1 through PCP6) for operating in the processor control panel mode, two flip-flops (INTRAPI and 2) for interrupt trap mode, and four flip-flops (IOPHI through IOPH4) for the input-output mode. The IOPH flip-flops operate in conjunction with sixteen generalpurpose switch phase flip-flops (SW0 through SW15).
Phases PCP, INTRAF, and IOPH operate in their respective modes in a way similar to the PRE and PH phases.

CPU CLOCK GENERATOR. Three tapped delay lines make up the CPU clock generator (see figure 3-4). The generator produces ac clocks for triggering ac flip= flops in the CPU and the floating-point option, ac clocks for triggering private memory, and dc clocks to trigger the C-register buffer flip-flops. A clock pulse is initiated each time delay line 1 is enabled. The pulse is tapped off at fixed intervals to form the required clock pulses. One of the tapped pulses is applied to the ac clock gates which generate an ac clock unless inhibited by a disabling function. The disable function shown in the simplified block diagram can be either a high disabling signal or the lack of a high enabling signal. In general, the ac clock gates provide a means of inhibiting a clock pulse until a certain time. An example is when a memory request has been generated but the data has not been released from core memory. Until the data is released, all clocks are inhibited. When data is released from memory, a data release function again enables the clock.


Figure 3-4. CPU Clock Generator, Simplified Block Diagram

Clock pulses $C L$ and $C K$ are outputs of the $A C$ clock drivers. These clocks are 40 nsec and 50 nsec pulses. respectively, and recur at variable time intervals. The time intervals, designated T5, T8, and T11, are established by enabling or disabling delay line sensors associated with delay line 2. Nominal intervals for T5, T8, and T11 are 280, 380, and 500 nsec , respectively. Another variable interval occurs with the clock that initiates delay line 2. This clock is selected from either the 180 nsec or the 210 nsec tap of delay line 1. The tap selected depends on the status of the data request flip-flop. The 180 nsec tap is selected if the flip-flop is reset and the 210 nsec tap is selected with the flip-flop set.
If not inhibited by the clock enable/disable logic, delay line 1 is reinitiated by clock ACCLG (AC Clock Gate) from delay line 3 each time the clock reaches that point in the cycle. One of the conditions which inhibits an ac clock to the CPU is crossover. Crossover exists when private memory is addressed by the P-register, that is, when the effective address is in the range of ' $X$ ' $O$ through ' $X$ ' $F$. When this occurs, the private memory clock is generated as usual but the CPU ac clock is inhibited. The other functions which affect the clock enable/disable logic shown in figure 3-4 are described in the detailed principles of operation. Also shown in figure 3-4 is the address-not-here clock (ADNH) taken from delay line 3. This clock ensures that delay line 1 is enabled again in case a nonexistent location is addressed in core memory. If such a location is addressed, the memory request inhibits delay line 1 and the lack of a data release keeps the delay line inhibited. In that case, the address-not-here clock enables delay line 1 and sets the trap condition.
OSCILLATOR CLOCK GENERATOR. The oscillator clock generator consists of a $2-\mathrm{MHz}$ sine wave oscillator followed by a frequency divider with seven flip-flops (see figure 3-5). Clocks of 1 MHz and 16 kHz are taken from the frequency divider. The 1 MHz clock steps the watchdog timer; is supplied to the input-output processors where it is routed to the device controllers; is fed to the CLOCK MODE switch on the PCP for single step operations; and is the source for the interrupt gate clocks which trigger the interrupt control flip-flops. The $16-\mathrm{kHz}$ clock from the frequency divider supplies the time base selector which produces clock pulses for the real-time counter interrupts.
WATCHDOG TIMER. The watchdog timer ensures that the program periodically reaches interruptible points during instruction execution. The timer is a 6 -bit counter triggered by the $1-\mathrm{MHz}$ clock from the oscillator clock generator (see figure 3-5). The counter starts at the end of every instruction and at interruptible points in long instructions. The watchdog timer initiates the trap circuits if the count reaches 42 ms before another interruptible point or the end of an instruction occurs in the program sequence.

REAL-TIME CLOCK. The real-time clock, of which there are two standard levels and two optional levels, consists of a fixed interrupt routine preset to trigger at a frequency determined by the time base selector. Frequencies of 8 $\mathrm{kHz}, 4 \mathrm{kHz}, 2 \mathrm{kHz}$, and 500 Hz are available from the time
base selector. External frequencies and a $60-\mathrm{Hz}$ line frequency may also be connected to control a real-time clock. In a typical application, when a real-time clock interrupt level is triggered, a fixed location in memory is accessed and the value contained in the location is decremented and restored to the fixed location. When the value becomes zero, the corresponding counter-equals-zero interrupt level is triggered. The counter-equals-zero interrupt level is associated with another interrupt routine at the discretion of the programmer.

## 3-6 Interrupt/Trap Functions

Interrupts and traps cause the normal program sequence to be interrupted. In general, interrupts allow the current instruction to be completed before entering the interrupt sequence and provide for returning to the interrupted point in the program to resume normal program operation after the interrupt is cleared. Traps cause the immediate execution of an instruction in a unique location in memory without necessarily allowing the current instruction to be completed. Traps are usually caused by program errors. A summary of the interrupts and traps is described in the SDS Sigma 5 Computer Reference Manual under Interrupt System and Trap System, respectively.


Figure 3-5. Oscillator Clock Generator, Simplified Block Diagram

INTERRUPTS. Each interrupt has an assigned priority determined by its position in a priority chain. In general, external interrupts have lower priority than internal levels. A level may be in one of six states depending on the condition of three control flip-flops assigned to each level. These states include armed, enabled, disarmed, disabled, waiting or active. When a level advances to the active state, the program branches to a memory address assigned to the interrupt and the instruction in that address is executed. The interrupt location may contain a single instruction (as in the real-time clocks) or the instruction may take the program to an interrupt subroutine. Interrupt operations are controlled by phase flip-flops INTRAPI and INTRAP2. The phase flip-flops are clocked by the CPU ac clocks.

TRAPS. A trap is indicated by such conditions as nonexistent instructions, addressing a nonexistent memory location, watchdog timer runout, or an instruction calling for operation of an option when the option is not included in the equipment. As in the interrupts, each trap is associated with an instruction stored in a location assigned to the trap. When a trap condition is detected, the trap state is set, causing phases INTRAP1 and INTRAP2 to be entered. The current instruction may or may not be carried to completion, but in either case the instruction is terminated by the trap sequence. During the trap sequence, the instruction address of the current program status doubleword (which had already been incremented) is decremented and the instruction in the location associated with the trap is executed. The instruction in the trap location is an exchange proaram status doubleword (XPSD).

POWER FAIL-SAFE. The power fail-safe option includes a power monitor and two levels of interrupts. The poweron level ( 00 ) and the power-off level (01) have the highest priority in the interrupt chain. They are always armed and enabled while power is operating in the normal range. If the power monitor detects a power loss below a preset threshold, the monitor generates a power-off request signal which activates the power-off interrupt. The interrupt waits until the current instruction is completed. If the power-off request occurs during a service call and the service call had interrupted an instruction, then both the service call and the interrupted instruction are completed before the CPU services the power-off routine. The CPU has approximately 5 milliseconds after the power-off request goes true to complete the current operations, to store all the volatile information into core memory, and to shut down the computer. When power is restored to a level above the threshold, the CPU is initiated and a recovery subroutine associated with the power-on interrupt is executed. The CPU is returned to the state it was in before power failure.

## 3-7 Private Memory Organization

The standard private memory (CPU fast memory) in the Sigma 5 contains one block of 16 general registers. Each
register has 32 bits. The term private implies that the registers may only be accessed by the CPU and by no other equipment. Optional register extension units may be added to the standard block to enlarge private memory. Each register extension unit contains a block of 16 registers. A total of 16 blocks, including the standard block, may be contained in a Sigma 5.

Registers in any block are addressed $X^{\prime} 0^{\prime}$ through $X^{\prime} F^{\prime}$. The block of registers currently available to a program is called the current register block. Register 0 in the current register block is used for special applications by the CPU. For example, during input-output operations the address of the first command doubleword in a sequence is obtained from register $X^{\prime} 0^{\prime}$. Registers $X^{\prime} 1^{\prime}$ through $X^{\prime} 7^{\prime}$ are used in indexing operations and all the registers in a block may be used as accumulators (fixed point and floating point) and to hold control information.

## 3-8 Processor Control Panel

The PCP displays the states of selected registers in the central processor and provides switch-controlled signals for manual computer operation. The upper section of the panel is reserved for maintenance personnel, the lower section for the computer operator.

Most switches on the PCP are inhibited while in the run mode. When any control switch is operated while in the idle mode a phase sequence ( $P C P$ phases) similar to the CPU phases is entered. The PCP phases are controlled by six flip-flops, PCP1 through PCP6. The phases have uniform length. Placing the COMPUTE switch to IDLE places the PCP logic in phase PCP2. Placing the COMPUTE switch to RUN or STEP takes the PCP from the idle phase to PCP3, from which the CPU branches to PH 10 of the current instruction. The preparation phases follow PHIO to execute the instruction.

## 3-9 Floating Point Unit

The floating point optional unit provides the CPU with floating point arithmetic capability. The unit is controlled by the floating point clocks generated by the CPU delay line clock generator. During floating point operations the unit is loaded from the CPU sum bus and the operation is performed by the registers and adder in the unit. The registers are expanded to accommodate both long and short number formats. After the operation is completed, the number is returned through the CPU B-register. The internal functions of the floating point unit are described in the detailed principles of operation.

## 3-10 Memory Protection

The memory protection option in the CPU consists of one 2-bit write-lock register for each 512-word block of core memory and one 2-bit write key. The write key is contained in bits 34 and 35 of the program status doubleword. The write locks and write keys allow access to core memory locations to be program controlled. The write lock codes
are first written into memory as a lock control image, 16 codes to a memory word. The lock control image is transferred to the write lock registers by a move-to-memorycontrol instruction. During memory access, the write lock codes are compared with the two write key bits in the program status doubleword to determine if the addressed block of memory can be accessed. Access control bit configurations are described in section II of this manual.

## 3-11 CORE MEMORY

The maximum core memory storage is 128 K , comprising eight memory blocks, each containing 16K. A memory
block may contain $4 \mathrm{~K}, 8 \mathrm{~K}, 12 \mathrm{~K}$, or 16 K by adding optional 4 K memory expansion kits. A minimum 4 K block is standard with each computer. Each memory block is organized in stacks, core diode modules, bytes, and bit planes (see figure 3-6).

A 4 K memory is called a stack; it comprises four core diode modules. Each stack has a capacity of 4096 words of 32 bits plus a parity bit. One byte in each of the 4096 words is held in a core diode module, hence, each word embraces all four modules in the stack. The cores on a module are arranged in matrices, 32 by 128 cores, called memory bit


Figure 3-6. Core Memory Organization
planes. Each core in a bit plane corresponds to one bit in each of the 4096 words in the stack. Modules for bytes 0 , 1 , and 2 contain eight bit planes. The module for byte 3 contains nine bit planes to include the parity bit.

## 3-12 Port Expansion

Memory blocks are connected in parallel to the CPU (see figure 3-7). Each memory block has a standard port designated as port $C$.

A port is a section of memory logic that controls entry priority during memory access. Port C is always connected to the controlling CPU and is sufficient in systems where the only input-output processor is an integral IOP in the CPU. For each external IOP or CPU connected to a memory block an optional port is added. The first additional port is port B. It is commonly called a one-to-two port expander and provides a second access path. The next port added is port $A$ and is commonly called a two-to-three port expander. Port A provides a third access path and has the highest priority. Port $C$ has the lowest priority. For maximum port expansion on any memory block, a three-to-six port expander may be added to either port A or port B . The three-to-six port expander has four additional ports providing a total of six access paths when connected. The additional ports are numbered 1 through 4. Port 1 of the expander has the highest priority and port 4 the lowest.

## 3-13 Three-Wire Core Selection

The Sigma 5 combines the three-dimensional coincident current core selection method with the two-dimensional linear core selection method. This combination is commonly known as the $2-1 / 2 \mathrm{D}$ system. The $2-1 / 2 \mathrm{D}$ system has a coincident current read cycle and a linear select write cycle. Three wires are threaded through each core: an $X$ wire (word wire), a $Y$ wire, and a sense wire. No inhibit winding is present.

On each bit plane there are 128 X wires. Each X wire also threads all other bit planes on a core module. A bit plane contains 16 Y wires which are separate for each bit plane. Each $Y$ wire doubles back through a second row of cores to provide 32 Y wires in all. Typical X and Y wiring for two cores in each of two bit planes on a memory module is shown in figure 3-8. A sense wire threads through all of the cores in one bit plane. Since each $Y$ wire passes through two rows of cores there are two core intersections for each combination of $X$ and $Y$ wires. For a given direction, currents add in the core at one intersection and cancel in the other. Hence, core selection is determined by current direction as well as wire location.

To write ones, half current is passed through one word wire; half current is also passed through the selected $Y$ wire to affect one core out of 4,096 . The two half currents add at


Figure 3-7. Memory Connections and Port Expansion


Figure 3-8. Typical $X$ and $Y$ Core Wiring
the intersection and force the cure to the one siaie. To write zeros, the Y current is inhibited on the bit planes where zero bits are to be written. This method is similar to the linear select method in that the digit current is added to, rather than subtracted from, the word current.

To read, half current is passed through the appropriate $X$ wire, half current is also passed through the same $Y$ wire on all bit planes. All cores in the selected location are forced to zero, and the sense wires detect current from the bit planes that contained ones in the selected location.

## 3-14 Memory Input-Output

Data is interchanged between core memory and the CPU or IOP on a 32 -bit bidirectional memory bus. Each memory block contains control logic, port priority logic, and core selection logic to control information flow within the block. Two latch registers are provided; one to hold location addresses (L-register) and the other to handle data entering and leaving memory ( $M$-register). Data entering memory is gated from the CPU sum bus or IOP memory bus onto the core memory bus and loaded into the $M$-register. Data leaving memory is loaded into the $M$-register from sense amplifiers and is transmitted on the memory bus to the CPU C -register or IOP M -register. Addresses entering a core memory block may be modified by interleave logic before loading the L-register to address the cores.

MEMORY TIMING. Two delay lines in each memory block control timing: one controls the read cycles, the other controls the write cycles. The delay lines provide pulses at 20 nsec intervals. Memory access occurs in three modes: readrestore, full clear write, and partial clear write. Regardless of the mode, a read and a write cycle are required for each memory access. Every read cycle must be followed by a write cycle to replace the information in the same memory location. A write operation must be preceded by a read cycle to clear the location for storage.

In the read-restore mode a memory request signal sends a pulse down the read delay line. Outputs from the delay line
taps provide timing signals to energize the $X$ and $Y$ drive lines, enable the register latches and strobe data into the $M$-register. Parity is checked in this mode. In the full clear write mode, a read cycle is executed to clear the location, but the read data is not gated into the $M$-register and is lost. During the partial clear write mode, the data from the read cycle is gated into the $M$-register and parity is checked. One, two, or three new bytes are inserted into the word and new parity is generated before the word is written into memory.

To execute a write cycle for the read-restore and full clear write modes, an output from the read delay line starts a pulse down the write delay line. Outputs from the write delay line energize the $X$ and $Y$ drive lines in the opposite direction from that in the read cycle, and inhibit the $Y$ lines in bit planes where zeros are to be stored. Zeros are present in all bit positions of a word following a destructive read operation and remain in bit positions where writing a one is inhibited. Odd parity is checked in the fuil clear write mode, setting the parity error flip-flop if the $M$-register contains an even amount of ones. Timing for the write cycle in the partial clear write mode is the same as that for the read-restore and full clear write modes except that energizing the drive lines is delayed long enough to set byte indicators and route the information into the addressed byte locations.

INTERLEAVING. Memory access speed can be increased by overlapping the second cycle of one access with the first cycle of the next access. An example of interleave timing in a read-restore mode is shown in figure 3-9. The interleave method requires that successive words be stored in different memory blocks because in addressing the same memory block successively both the read and write cycles must be completed before another access is started. As an example of interleaving, consider two 4 K memory blocks and a program that calls for storing data in sequential memory locations. The first word is stored in one of the blocks. the second word is stored in the other block in the same numbered location as the first, and the third word is again stored in the first block. In larger memories and different clock sizes, interleaving becomes more complex, but two successive words are never stored in the same block. Interleaving is performed by transforming certain bits in the address before entering the recognition logic of the port. Four switches on switch modules, and starting-address switches on the ports; are provided for interleave setup.

## 3-15 INPUT-OUTPUT CHANNEL

An input-output channel consists of an input-output processor (IOP) connected to one or more device controllers, each controlling one or more peripheral devices. The IOP controls data exchange between core memory and the device controllers. This discussion describes the three types of IOP's which a Sigma 5 system may contain: multiplexing (MIOP), selector (SIOP), and internal (integral) IOP. Device controllers and devices are not included in this discussion since their arrangements are unique to each system.

CYCLE 1 CYCLE 2 WITHOUT INTERLEAVING


Figure 3-9. Example of Interleaving in Read-Restore Mode

Multiplexing and selector IOP's are external to the CPU and each is connected to one port in core memory by a single memory bus. This allows the I/O channels to communicate with core memory simultaneously with the CPU. The integral IOP is internal to the CPU and shares the CPU memory bus. Therefore, either the CPU or the integral IOP, but not both, may communicate with core memory at any time.

Once started by the CPU, the external IOP's operate independently in transferring data between device controllers and core memory. Data is transferred in words (four bytes at a time) between the IOP and core memory. Between MIOP's and device controllers, transfers are made a byte at a time up to four bytes per service cycle. Then a new order is executed. Between SIOP's and the device controllers transfers are made in bytes, halfwords, and words continuously until the specified number of bytes has been transferred without disconnecting and reconnecting the device for each byte or word.

Command doublewords stored in memory by the CPU before an I/O operation are used as instructions by the IOP. The doublewords contain an IOP order, byte address, flags, and byte count. An IOP order designates the operation to be performed such as read, write, and read backward; the byte address is the address of the next byte location in core memory where data is to be read or stored; the flags designate how the operation is to be handled (e.g., data chaining, command chaining); and the byte count is the number of bytes remaining to be transferred. The IOP's have four operating states: order out, data out, data in, and order in. These are defined as follows:

Order Out. During order out, the IOP accesses a command doubleword from memory, stores the doubleword in fast access memory except for the order, sends the order to the device controller, and terminates the operation.

Data Out. During data out, the IOP accesses the memory location determined by the current byte address and transmits the data from that location to the device controller. The IOP decrements the byte count to reflect the number of bytes remaining to be transferred and adjusts the byte address to access the next byte location. When the byte count is reduced to zero the IOP accesses another command doubleword and, if data chaining or command chaining is specified by either chaining flag, continues to transfer data. Otherwise, the data transfer is terminated.

Data In. During data in, the IOP transmits data from the device controller to core memory by accessing the memory locations where the data is to be stored. The byte count and byte address are decremented with each byte. When the byte count is reduced to zero, the IOP accesses the next command doubleword only if data chaining or command chaining is specified by either of the chaining flags. Otherwise the data transfer is terminated.

Order In. During order in, the device controller transmits the operational status of the device to the IOP and then terminates the operation. An order in is always followed by a terminal order. Terminal orders are sent from the IOP to the device controller to transfer control information when any one of four conditions occur: count done, command chaining, IOP halt, and interrupt-on-channel-end.

## 3-16 Multiplexing IOP

The principal elements contained in the MIOP include a data register, address registers, fast access memory, adder, input and output registers, timing delay lines, and a function register (see figure 3-10). Timing and some control functions are not shown. The CPU communicates with the MIOP on three IOP address lines, three function code lines, and two condition code lines. The IOP address code designates one of eight possible MIOP's, the function code designates the operation to be performed (SIO, HIO, TIO, TDV, or AIO), and the condition code informs the CPU whether the IOP address or interrupt has been recognized. All other communication between the CPU and the MIOP is through locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21$ ' in core memory. For example, during an SIO instruction the CPU supplies
the IOP with the address of the first command doubleword, the address of the device controller, and the device number through locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$. These locations are also used to transmit response information and device status to the CPU.

The fast access memory in the MIOP contains 32 subchannels, one for each possible device controller. Stored in each subchannel is the device controller number to which the subchannel is assigned. Each subchannel has an 80 -bit capacity contained in six registers. Multiplexing occurs on a subchannel level and therefore on a device controller level. Devices connected to the same device controller are not multiplexed. A new start instruction is required to access two devices consecutively on the same device controller.


Figure 3-10. Multiplexing IOP, Simplified Block Diagram

The CPU starts an input-output operation by executing an SIO instruction. In a typical operation during an SIO, the address of the first command doubleword in core memory, the device controller address, and the device number are sent to locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 211^{\prime}$ where they are accessed by the addressed MIOP. At the same time, the MIOP is addressed by the CPU and the function code is sent to the device controller. The condition codes respond to the CPU and indicate whether the device controller address is recognized, busy, or not recognized. If recognized, the device controller responds with device status on the function response lines. The status is stored in either location $X^{\prime} 20^{\prime}$ or $X^{\prime} 21^{\prime}$ or both so that it is available to the CPU. If ready, the device controller directs a service call to the MIOP and if no higher priority service call is pending, an order out service cycle is entered.

During an order out, the MIOP accesses the first command doubleword which is loaded into the $M$-register. The order is sent to the device controller while the remaining portion, containing the byte address, byte count, and flags, is loaded into the assigned subchannel in fast access memory. The order out is followed by either a data out or data in service cycle as specified by the order. From one to four bytes are transferred during each succeeding service cycle depending on the capabilities of the device and the conditions specified by the command. The byte count and byte address are decremented by the adder for each byte transferred. A service call is generated for each service cycle (after a maximum of four bytes are transferred). This allows a higher priority device controller to interrupt for service. Logically, the device controller is disconnected at the end of each service cycle and is reconnected after the MIOP acknowledges the new service call.

When the byte count has reached zero, the operation is terminated by an order in service cycle and a terminal order if neither command chaining nor data chaining flags specify chaining. If chaining is specified, the MIOP accesses the next command doubleword in sequence and continues the operation. When all data has been transferred, the I/O operation is ended with the order in and terminal order.

## 3-17 Selector IOP

The principal elements contained in the SIOP include a data register, memory address register ( $S$ ), data buffer, register for counters and flags, input-output register, function register, and timing delay lines (see figure 3-11). The timing delay lines and some control functions are not shown. Since the SIOP is designed for high speed input-output devices such as RAD files and high speed tape stations, it only services one channel at a time and continues the data transfer without connecting and disconnecting the device controller as in multiplexing operations. The equivalent of one fast access memory subchannel is provided to store the byte count, byte address, and flags. The data buffer allows for memory port interference, provides delays in the IOP data path, assembles and disassembles data, decrements the
byte count and byte address counter, and receives function response and status from the device controller.

CPU interface and core memory interface to the SIOP are the same as those for the MIOP. The SIOP is similarly addressed by the CPU, and communication between the CPU, core memory locations $X^{\prime} 20^{\prime}$ and $X^{\prime} 21^{\prime}$, and the SIOP are also similar. The SIOP may be equipped with an optional bus-sharing feature which allows the SIOP to time-share a core memory bus with another SIOP equipped with a similar bus-sharing feature.

Interface between the device controller and the SIOP may consist of 8,16 , or 32 bit data paths to transfer bytes, halfwords, or words, respectively. The SIOP responds to device controller service calls and performs order out, data out, data in, and order in functions. Once started, a data exchange continues until the entire record is transmitted, as indicated by a zero byte count or until the exchange is terminated by the device controller.

During the order out operation, the IOP accesses the command doubleword from core memory, sends the order to the device controller, stores the byte address, byte count and flags, and then terminates the order out. During the data out operation, the SIOP accesses core memory as determined by the byte address and loads the data into the data buffer. In response to device controller request strobes, the SIOP accesses the data buffer, aligns the data as required by the state of the byte address and byte count registers, generates odd parity for a one byte data path, and transmits the data to the device controller. When the byte count is reduced to zero, data chaining is performed if specified by the data chaining flag; otherwise the order out is terminated.

During a data in operation the SIOP responds to device controller requests and loads the data buffer. One byte odd parity checks are made if specified. The data buffer aligns the data according to the state of the byte count and byte address registers, accesses the core memory location designated by the current byte address, and controls partial or full write operations to core memory. The byte address is incremented if it is a forward operation and decremented if a backward operation. The byte count is decremented each time core memory is accessed. When the byte count is reduced to zero, the SIOP performs data chaining if specified by the data chaining flag; otherwise the order is terminated.

During order in, the SIOP accepts the operational status byte from the device controller in which any of the following conditions are reported: transmission error, incorrect length, chaining modifier, channel end, or unusual end. The SIOP responds to the conditions reported and then terminates the operation. The service sequence is terminated with a terminal order sent to the device controller. The terminal order may report any of the following: interrupt, count done, command chain, or IOP halt.


Figure 3-11. Selector IOP, Simplified Block Diagram

## 3-18 Integral IOP

The integral IOP is a multiplexing IOP which uses most of the CPU registers to perform I/O operations. A CPU equipped with an optional integral IOP contains additional registers IODA, IOFR, and IOFM, and a 32 -channel fast access memory. The registers and their functions are shown on the CPU arithmetic, control, and address functions block diagram, figure 3-3. The fast access memory is not shown. The integral IOP responds to service calls from the device controllers and performs order out, data out, data in and order in operations in a manner similar to the MIOP. Timing is accomplished by the CPU clocks which control four input-output phase flip-flops and sixteen switch phase flip-flops. Data chaining and command chaining may also be performed.

## 3-19 Chaining

Chaining permits an IOP to execute two or more commands from memory for a single start instruction executed by the CPU. Command chaining is specified by setting the command chain flag in the command doubleword. Instead of terminating service when a command has been executed, the next command doubleword in sequence is read by the IOP. If the command chaining flag is also set in the new command doubleword, another command doubleword is read after the present one has been executed. Finally, when a command doubleword is accessed in which the command chaining flag is not set, the operation is terminated at the end of the current command doubleword.

Data chaining is specified by a data chaining flag in the command doubleword. Data chaining permits scatter reading and gather writing. Scatter reading is placing
information from one physical record in a device into one or more noncontiguous memory locations. Gather writing takes information from one or more noncontiguous memory locations and writes it into one physical record in a device. When a data chain flag is detected, the IOP needs a command doubleword from the next successive memory location as in command chaining. but the order bits in the doubleword are not transmitted to the device controller. Thus, the operation called for in the previous order is continued without starting a new record. Data chaining stops when a zero is detected in the data chaining flag bit of the current command doubleword.

## 3-20 IOP Priority

IOP priority for external IOP's is established in relation to the CPU and in relation to core memory (see figure 3-12). In relation to the CPU, IOP's are connected in trunktail fashion. The IOP closest to the CPU has the highest priority; the one farthest from the CPU has the lowest. All of the IOP's share a single interrupt request line to the CPU. In relation to core memory, priority is determined by the memory port to which the IOP is connected. Port $A$ has a higher priority than port $B$, and of the four port expander outputs, port 1 has the highest and port 4 the lowest priority.

## 3-21 DETAILED PRINCIPLES OF OPERATION

The detailed principles of operation describe the logical and nonlogical functions performed by each major equipment element. Detailed logical and circuit diagrams are used to develop the explanations of the logical functions. When a detail needs further clarification, a simplified diagram is included. Basic logic symbols used in the equipment documentation are defined in figure 3-13.


Figure 3-12. Typical IOP Priority Arrangement


Figure 3-13. Basic Logic Symbols Chart (Sheet 1 of 3)

| LOGIC FUNCIION | SYMBOL | DESCRIPIION |
| :---: | :---: | :---: |
| BINARY REGISTER |  | THE BINARY REGISTER SYMBOL REPRESENTS A GROUP OF FLIP-FLOPS USED AS A SINGLE REGISTER. THE LETTER N INDICATES THE NUMBER OF FIIP-FIOPS OR BITS IN THE REGISTER. IN SOME APPLICATIONS THE SYMBOL MAY BE SHOVVN as in the lower Configuration but is usually indicated as in the UPPER DRAWING. |
| SHIFT REGISTER |  | THE SHIFT REGISTER SYMBOL REPRESENTS A BINARY REGISTER WITH PROVISIONS FOR DISPLACING OR SHIFTING THF CONTFNTS OF THE REGISTER OME STACE AT A TIME TO THE RIGHT OR LEFT BY THE SHIFT INPUT. THE LETTER N INDICATES THE NUMBER OF FLIP-FLOPS OR BITS IN THE REGISTER. IN THE LOWER SYMBOL at the left, the number of inputs and outputs agree with the number of BITS (N). UNUSED INPUTS AND OUTPUTS ARE NOT SHOWN. |
| SINGLE SHOT |  | THE UNACTUATED STATE OF THE SINGle SHOT IS EITHER ZERO OR ONE. WHEN aCTUATED, IT CHANGES TO THE OPPOSITE STATE AND REMAINS IN THAT STATE FOR THE DURATION OF THE ACTIVE TIME OF THE DEVICE. THE DURATION, AMPLITUDE, POLARITY AND SHAPE OF THE OUTPUT SIGNAL ARE DETERMINED BY THE CHARACTERISTICS OF THE SS AND NOT BY THE INPUT SIGNAL. A STYLIZED WAVEFORA MAY BE SHOWN INSIDE OR OUTSIDE OF THE SYMB̈OL TO INDICATE OUTPUT CHARACTERISTICS. |
| time delay |  | THE TIME DELAY DURATION IS SHOWN INSIDE OR OUTSIDE THE SYMBOL ADJACENT TO THE OUTPUT. TWO VERTICAL LINES IN THE SYMBOL INDICATE the input side. If the delay device is tapped, the delay time relative TO THE INPUT IS SHOWN ADJACENT TO THE TAP OUTPUT. |
| GENERAL LOGIC FUNCTION |  | THE SYMBOL APPLIES TO FUNCTIONS NOT SPECIFIED ELSEWHERE. IT IS ADEQUATELY LABELED TO IDENTIFY THE FUNCTION PERFORMED |
| EXTENDED INPUTS |  | WHERE A CIRCUIT IS USED TO ADD INPUTS TO ANOTHER AND OR ANOTHER OR CIRCUIT, AND THE CONNECTION FROM THE SECOND CIRCUIT TO THE FIRST IS MADE AT OTHER THAN A NORMAL INPUT OR OUTPUT OF THE FIRST CIRCUIT, THE CONNECTION IS INDICATED AS SHOWN IN THE SYMBOL. THE LETTER E INDICATES EXTENSION AND THE LETTER R, WHEN SHOWN ADJACENT TO THE SYMBOL, INDICATES THAT THE OUTPUT REGISTER IS ADJACENT TO, OR IN the vicinity of, the hardware physical location as described by THE INTERNAL LABEL OF THE SYMBOL. LETTER N INDICATES PIN NUMBER OF EXTENSION POINT. |

901172A. 34/2
Figure 3-13. Basic Logic Symbols Chart (Sheet 2 of 3)

| LOGIC FUNCTION | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| SCHMITT TRIGGER |  | the schmitt trigger actuates when the input signal exceeds a threshold voltage. the unactuated state of st is either zero or one. when actuated, it changes to the opposite state and remains in that state until the input signal no longer exceeds the threshold value. the OUTPUT SIGNAL AMPLITUDE AND POLARITY ARE DETERMINED BY THE DEVICE Characteristics and not by the input signal. a stylized waveform may be SHOWN INSIDE OR OUTSIDE THE SYMBOL TO INDICATE AMPLITUDE, POLARITY, THRESHOLD VOLTAGE AND DURATION. |
| AMPLIFIER |  | IHE SYMBOL REPRESENTS A LINEAR OR NONLINEAR CURRENT OR VOLTAGE AMPLIFIER. THE AMPLIFIER MAY HAVE ONE OR MORE STAGES AND MAY OR MAY NOT PRODUCE GAIN OR INVERSION. LEVEL CHANGERS AND INVERTERS, CABLE DRIVERS AND RECEIVERS, EMITTER FOLLOWERS, RELAY DRIVERS, LAMP DRIVERS AND SENSE AMPLIFIERS ARE EXAMPLES OF DEVICES FOR WHICH THIS SYMBOL APPLIES. THE AMPLIFIER FUNCIION IS IDENTIFIED BY A letter designation inside the symbol. letter designations for the logic symbols are listed at the end of this chart. |
| DOT AND <br> DOT OR |  | Where functions have the capability of being comgined according to the and or the or function simply by connecting the outputs that CAPABILITY IS SHOWN BY ENVELOPING THE BRANCHED CONNECTION WITH AN AND OR AN OR SYMBOL OF SMALLER SIZE |
| SIGNAL PATHS |  | Single Channel <br> SIGNAL FLOW <br> $\left.\begin{array}{l}2 \text { CHANNEL } \\ 3 \text { CHANNEL } \\ N=\text { NUMBER OF CHANNELS }\end{array}\right]$ MULTIPLE CHANNEL <br> MULTIPLE CHANNEL WITH TAKEOFF <br> SIGNAL PATHS CROSSING WITH NO CONNECTION (NOT NECESSARILY PERPENDICULAR) |
| SYMBOL DESIGNATIONS | B <br> C <br> CD <br> CR <br> E <br> EF <br> FF <br> LD <br> LS <br> M <br> ( N ) <br> R <br> RD <br> RG(N) <br> S <br> SA <br> SR <br> 55 <br> ST | BUFFER AMPLIFIER <br> CLOCK <br> CABLE DRIVER <br> CABLE RECEIVER <br> ERASE (DIRECT RESET INPUT) <br> emitter follower <br> fLIP-FLOP <br> LAMP DRIVER <br> level setter <br> MARK (DIRECT SET INPUT) <br> Number of stages <br> RESET <br> RELAY DRIVER <br> REGISTER, N STAGES <br> SET <br> SENSE AMPLIFIER <br> SHIFT REGISTER <br> SINGLE SHOT <br> SCHMITT TRIGGER |

901172A. 34/3
Figure 3-13. Basic Logic Symbols Chart (Sheet 3 of 3)

## 3-22 CENTRAL PROCESSING UNIT

The following is the detailed theory of the logic circuits contained in the central processing unit. The arithmetic and control circuits are discussed in terms of registers and control signals. The generation of clock pulses and the use of these clock pulses to establish variable time intervals, or phases, during instruction execution are also described. The operation of the real-time clock, the watchdog timer, and the power fail-safe option are discussed individually, and the interrupts or traps caused by outputs from these circuits are described under interrupt and trap operation. The logic theory of the processor control panel is included.

## 3-23 Arithmetic and Control Circuits

The arithmetic and control circuits in the CPU consist of registers, an adder, control flip-flops, and 32 multifunction lines called the sum bus. The registers are designated $A$, $B, C, C C, D, D I O, M C, O, P, R, R P, I O D A$, and IOFR. The last two registers are part of the integral IOP, and are described in that section of the manual. A block diagram of the arithmetic and control circuits is shown in figure 3-14.

C-REGISTER (CO-C31). The C-register serves as an instruction register and is used in arithmetic calculations with the A- and D-registers. All core memory information enters the CPU by means of the C-register, and this register is one of two entrance paths for private memory information. During some calculation processes, the C-register receives sum bus outputs for shifting operands and is also used as a temporary storage register for numerical values to be later transferred to the D-register. Data may be transferred to other registers or stored in private memory from the C -register by means of the sum bus. A diagram of C-register inputs and their respective enabling signals is shown in figure 3-15.

The C-register is unique among the CPU registers in that its storage circuits are made up of buffered latches instead of flip-flops. In the logic equations, these buffered latches are referred to as buffer flip-flops, identified by the symbol FB.

The operation of a buffered latch is shown in figure 3-16, using bit 1 of the C -register as an example. When the C-register is to be loaded from private memory, core memory, or the sum bus, one of the three lower inputs to the OR gate goes true, and buffer output Cl is driven true. The Cl output is fed back to the input of an AND gate containing holding term HOLDC. As long as HOLDC is true, Cl will contain a logical one, even after the qualifying signal has dropped. A zero is placed in Cl when either early data release signal EDR from memory, $D C C L / 1$, or $\mathrm{DCCL} / 2$ goes true, causing HOLDC to drop. Signals $\mathrm{DCCL} / 1$ and $\mathrm{DCCL} / 2$ are timing outputs from the CPU delay lines.

When an instruction is in the C-register, outputs are taken to control flip-flops for indexing and indirect addressing,
to the R-register for private memory addressing, and to the O-register for opcode decoding.

A-REGISTER (A0-A31). The A-register is one of two inputs to the adder and is one of two entrance paths to the CPU from private memory. This register is used for arithmetic calculations, alignment, shifting, checking arithmetic results, masking certain bits during comparison operations, and as an intermediate register for transfer of information through the adder to other registers and to core and private memory.

The arithmetic function of the A-register is used for indexing, incrementing and decrementing count figures, modifying numerical values, and for addition, subtraction, multiplication, and division. The alignment function (left and right shifting from the A-register or the sum bus) is used for aligning such information as bytes, halfwords, count values, I/O addresses, and I/O status. When comparison operations are taking place, the A-register contains one of the numbers to be compared in the adder.

When arithmetic results are to be checked, the information is gated into the adder from the A-register, and the adder output on the sum bus is tested.

The inputs to the A-register and their enabling signals are shown in figure 3-17.

O-REGISTER (O1-O7). The O-register, or opcode register, receives the 7 -bit operation code from the C -register. The O-register outputs are decoded to provide logic signals appropriate to the instruction being executed.

The inputs to the $O$-register and their enabling signals are shown in figure 3-18.

RP-REGISTER (RP24-RP27). The RP-register, or register block pointer, provides the address of one 16-register block out of 16 blocks in private memory. The private memory block selected by the register block pointer is referred to as the current register block. This register is part of the program status doubleword, occupying bits 56 through 59 of PSW2. The register block number is placed in the RPregister by way of the sum bus during a load register pointer, load program status doubleword, or exchange program status doubleword instruction. The RP-register outputs are used to set the four most significant bits of the private memory address lines, LR24 through LR27.

The inputs to the RP -register and their enabling signals are shown in figure 3-19.

R-REGISTER (R28-R31). The R-register holds the four-bit private memory address which specifies one of a block of 16 fast memory registers. The number is taken from the instruction word in the C-register, and the outputs of the R-register are used to set the four least significant bits of the private memory address lines, LR28 through LR31.


Figure 3-14. Arithmetic and Control Circuits


Figure 3-15. C-Register Inputs and Enabling Signals


Figure 3-16. C-Register Bit 1 Logic Diagram


Figure 3-17. A-Register Inputs and Enabling Signals (Sheet 1 of 2)

```
|
PROGRAM STATUS DOUBLEWORD 2
AXPSW2
NR28-NR31 (COMPLEMENT OF PRIVATE MEMORY ADDRESS)
```



```
TR28-TR31 (TRAP ADDRESS MODIFIER)
``` \(\qquad\)
```

$\sqrt{\text { AXTR }}$

```

\section*{A-REGISTER}


Figure 3-17. A-Register Inputs and Enabling Signals (Sheet 2 of 2)


Figure 3-18. O-Register Inputs and Enabling Signals


Figure 3-19. RP-Register and R-Register Inputs and Enabling Signals

The R-register contents may be increased or decreased by one to obtain the most or least significant half of a doubleword.

The inputs to the \(R\)-register and their enabling signals are shown in fiaure 3-19.

D-REGISTER (D0-D31). The D-register is one of two inputs to the adder. This register is used for arithmetic calculations and logic operations, sign extension, alignment, comparison, storing in core and private memory, and holding flags and status information for \(1 / \mathrm{O}\) operation.

The arithmetic functions of the D-register are used for indexing, incrementing and decrementing count figures, modifying, and for addition, subtraction, multiplication, and division.

The shift logic into the D-register from its own outputs and from the sum bus is used for alignment of bytes and halfwords before arithmetic operations and of addresses for I/O operation.

A portion of the D-register output is used to develop a private memory index register address from the index field of an instruction received from the C -register.

The inputs to the \(D\)-register and their enabling signals are shown in figure 3-20.

B-REGISTER (BO-B31). The B-register is used for temporary storage of the program address while the \(P\)-register is being used for other functions. An address in the B-register may be loaded into private memory by means of the sum bus.

During arithmetic calculations, the B-register is used to hold the multiplier, the partial product, the numerator, or the quotient. This register is also used for shifting these values when required. During direct input and output, the B -register holds the DIO effective address. During floating point operation, the \(B\)-register is used to transfer information from the floating point unit to private memory. The B -register also holds status information during I/O operation.

The \(B\)-register inputs and their enabling signals are shown in figure 3-21.

P-REGISTER (P15-P33). The P-register is primarily an address register and is used to develop core memory, private memory, and memory protection write lock addresses. The register may be incremented or decremented to obtain the next instruction in sequence, to refurn to an instruction after an interrupt, or to obtain the upper or lower address of a doubleword. Processor control panel addresses are transferred directly to the P-register from the PCP switches, and PCP address indicators are connected to the P -register outputs. Bits 15 through 31 of the \(P\)-register are used for addressing, and bits 32 and 33 are used for control during byte and halfword operation and for some I/O control functions.

The \(P\)-register inputs and their enabling signals are shown in figure 3-22.


Figure 3-20. D-Register Inputs and Enabling Signals


S30/1, S31/1, B0-B29 (B-REGISTER) RIGHT SHIFT 2


S31/I, B0-B30 (B-REGISTER) RIGHT SHIFT 1

\((S / B 0)-(S / B 3)\) I/O LOGIC \((S / B 8)-(S / B 14)\) I/O LOGIC


Figure 3-21. B-Register Inputs and Enabling Signals

S15-S31 (SUM BUS), P32HOLD, P33HOLD


INTO-INT8 (INTERRUPT ADDRESS)


TR28-TR31 (TRAP ADDRESS MODIFIER)


RESET BY CLEAR
 DOWNCOUNT RESET INPUTS


Figure 3-22. P-Register Inputs and Enabling Signals

DIO-REGISTER (DIO0/1-DIO47/1). The DIO-register holds direct input or output data and addresses during read direct and write direct instruction execution. Flip-flops DIOO/1 through DIO31/1 contain the data, and are loaded from the direct input/output lines during read direct operation and from the sum bus during write direct operation. Flip-flops DIO32/1 through DIO47/1 contain the address and are loaded from the B-register. The data outputs of the DIO-register are gated onto the sum bus during read direct operation and onto the direct input/output lines during write direct operation.

The inputs to the DIO-register and their enabling signals are shown in figure 3-23.

MC-REGISTER (MC0-MC7): The MC-register, or macrocounter, is used to keep track of the number of words for multiple-word instructions, the number of shifts for shift instructions, and the number of iterations for multiplication and division instructions. The counter is decremented by one each time the count is to be changed.

The macro-counter is loaded from the P -register during shift instructions, from the condition code register during stack and multiple instructions, and from the sum bus during the
move to memory control instruction. The outputs of the counter are transferred to the A-register or are applied directiy in control equations.

The inputs to the macro-counter and their enabling signals are shown in figure 3-24.

CONDITION CODE FLIP-FLOPS (CC1-CC4). The condition code flip-flops are part of the program status doubleword, occupying bit positions 0 through 3 of PSW1. These flip-flops are used as a 4-bit register in some operations. In other operations the flip-flops store bits representing the results of certain calculations. Only the register function will be discussed in this section.

During read and write direct internal mode operation, the condition code flip-flops are used to store the states of the four processor control panel sense switches, KSSI through KSS4. When a trap occurs during program status doubleword operation, the CC flip-flops store the contents of the trap accumulator register, TRACCi through TRACC4. During interpret and program status doubleword operation, bits 0 through 3 of the sum bus are loaded into the condition code flip-flops, and during the load conditions and floating control instruction, S24 through S27 are loaded into CC1 through CC4.


Figure 3-23. DIO-Register Inputs and Enabling Signals


901172A. 70

Figure 3-24. Macro-Counter Inputs and Enabling Signals
The inputs to the condition code flip-flops when used as a register are shown with their enabling signals in figure 3-25.

ADDER. The adder performs the basic arithmetic and logic operations of the computer. All adder inputs are taken from the A- and D-registers, and the sum bus, SO through S31, is the common output for all of the results obtained in the adder.

The operations performed in the adder are listed in table \(3-1\). The gating terms at the top of the table are used to develop the generate and propagate signals used for parallel addition and subtraction. The enabling signals are the results of instruction decoding and are used to form the gating terms.

In parallel addition, all the bits of both arguments enter the adder at once, and all the bits of the sum or difference are formed at once. Typical addition logic is shown in figure 3-26', using bits 27 through 31 as an example. The generate terms, \(G_{n^{\prime}}\) the propagate terms, \(\mathrm{PR}_{n^{\prime}}\) and the sum bits, \(S_{n}\), are formed as follows:
\[
\begin{aligned}
G_{n} & =A_{n} D_{n} \\
P R_{n} & =A_{n} \oplus D_{n} \\
S_{n} & =K_{n} \oplus P R_{n}
\end{aligned}
\]

The outputs to the sum bus are gated by enabling term SXADD. The carry terms, \(\mathrm{K}_{n^{\prime}}\) are generated as shown in the figure.

The arrowheads pointing to each \(K\) term block represent an OR gate whose output is the appropriate carry term. Each continuous line, rouching the \(\bar{K}\) and \(\overline{P R}\) term blocks, represents an AND gate containing the terms touched by the line and with its output at the arrowhead. From each group of four adder stages a higher order carry, represented in the figure by K27, is developed, and this term is used as the carry into the next group of four stages. The truth table for the A plus D operation is shown in table 3-2.

In the A minus D operation, the generate and propagate terms are developed as follows:
\begin{tabular}{rl}
\(G_{n}\) & \(=A N D\) \\
\(P R_{n}\) & \(=A D+N A N D\)
\end{tabular}


901172 A .71

Figure 3-25. Condition Code Flip-Flop Register Inputs and Enabling Signals


Figure 3-26. A Plus D Adder Logic

Table 3-1. Adder Operations
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{OPERATION} & \multirow[b]{2}{*}{ENABLING SIGNAL} & \multicolumn{8}{|c|}{GATING TERM} \\
\hline & & \[
\begin{gathered}
\text { PRXAD } \\
\text { AD }
\end{gathered}
\] & \begin{tabular}{l}
PRXAND \\
A ND
\end{tabular} & \[
\begin{array}{|c}
\hline \text { PRXNAD } \\
\text { NA D }
\end{array}
\] & PRXNAND NA ND & \[
\begin{gathered}
\text { GXAD } \\
\text { AD }
\end{gathered}
\] & \[
\begin{aligned}
& \text { GXAND } \\
& \text { A ND }
\end{aligned}
\] & \[
\begin{aligned}
& \text { GXNAD } \\
& \text { NA D }
\end{aligned}
\] & K31 \\
\hline A+D & S/SXAPD & & X & \(x\) & & X & & & \\
\hline A+D+1 & * & & \(x\) & \(x\) & & \(x\) & & & \(x\) \\
\hline A-D & S/SXAMD & \(x\) & & & X & & \(x\) & & X \\
\hline A-D-1 & \(\dagger\) & \(x\) & & & \(x\) & & \(x\) & & \\
\hline D-A & S/SXDMA & \(x\) & & & \(x\) & & & \(x\) & \(x\) \\
\hline D-A-1 & S/SXDMAMI & \(x\) & & & \(x\) & & & \(x\) & \\
\hline \(A \cap D\) & S/PRXAD & \(x\) & & & & & & & \\
\hline \(N A \cap D\) & S/PRXNAD & & & \(x\) & & & & & \\
\hline \(A \cap N D\) & S/PRXAND & & \(x\) & & & & & & \\
\hline \(A \cap D\) & S/SXAORD & \(x\) & \(x\) & \(x\) & & & & & \\
\hline \(\mathrm{A} \oplus \mathrm{D}\) & S/SXAEORD & & \(x\) & \(x\) & & & & & \\
\hline A & S/SXA & \(x\) & \(x\) & & & & & & \\
\hline D & S/SXD & \(x\) & & \(x\) & & & & & \\
\hline NA & S/SXNA & & & \(x\) & \(x\) & & & & \\
\hline
\end{tabular}
(Continued)

Table 3-1. Adder Operations (Cont.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{OPERATION} & \multirow[b]{2}{*}{ENABLING SIGNAL} & \multicolumn{8}{|c|}{GATING TERMS} \\
\hline & & \[
\begin{aligned}
& \text { PRXAD } \\
& A D
\end{aligned}
\] & \[
\begin{aligned}
& \text { PRXAND } \\
& \text { A ND }
\end{aligned}
\] & PRXNAD NA D & PRXNAND NA ND & \[
\begin{gathered}
\text { GXAD } \\
\text { AD }
\end{gathered}
\] & GXAND A ND & \[
\begin{aligned}
& \text { GXNAD } \\
& \text { NA D }
\end{aligned}
\] & K31 \\
\hline ND & S/SXND & & X & & X & & & & \\
\hline -A & S/SXMA & & & \(x\) & X & & & & \(x\) \\
\hline -D & S/SXMD & & X & & \(x\) & & & & \(x\) \\
\hline A+1 & S/SXAP1 & X & X & & & & & & x \\
\hline D+1 & S/SXDPI & X & & X & & & & & \(x\) \\
\hline A-1 & S/SXAMI & & & \(x\) & \(x\) & \(x\) & \(x\) & & \\
\hline D-1 & S/SXDMI & & X & & X & X & & X & \\
\hline \multicolumn{10}{|l|}{\begin{tabular}{l}
*Uses S/SXAPD with K31 set \\
\({ }^{\dagger}\) Uses S/SXAMD with \(\mathrm{S} / \mathrm{K} 31\) inhibited by raising \(N(S / K 31)\)
\end{tabular}} \\
\hline
\end{tabular}

Table 3-2. A Plus D Truth Table
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A_{n}\) & \(D_{n}\) & \(G_{n}\) & \(P R_{n}\) & \(K_{n}\) & \(S_{n}\) \\
\hline \multicolumn{7}{|c|}{ No Carry } \\
\hline 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 0 & 1 \\
1 & 0 & 0 & 1 & 0 & 1 \\
1 & 1 & 1 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 0 & 1 & 1 \\
\hline 0 & 1 & 0 & 1 & 1 & 0 \\
\hline 1 & 0 & 0 & 1 & 0 & 1 \\
\hline 1
\end{tabular}

The carry and sum bits are generated in the same manner as in the \(A\) plus \(D\) operation. The truth table for \(A\) minus \(D\) is shown in table 3-16.

Table 3-3. A Minus D Truth Table
\begin{tabular}{|l|l|l|l|l|l|l|}
\hline\(A_{n}\) & \(D_{n}\) & \(G_{n}\) & \(P R_{n}\) & \(K_{n}\) & \(S_{n}\) \\
\hline \multicolumn{7}{|c|}{ No Carry } \\
\hline 0 & 0 & 0 & 1 & 0 & 1 \\
0 & 1 & 0 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 0 & 1 \\
\hline 0 & 0 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 0 & 1 & 1 \\
1 & 1 & 0 & 0 & 1 & 1 \\
1 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}

In the \(D\) minus \(A\) operation, the generate and propagate terms are develoned as follows:
\(G_{n}=N A D\)
\(P R_{n}=A D+N A N D\)

The carry and sum bits are generated in the same manner as in the A plus D operation, with flip-flop K31 initially set. The truth table for the \(D\) minus \(A\) operation is shown in table 3-17.

Table 3-4. D Minus A Truth Table
\begin{tabular}{|l|l|l|l|l|l|}
\hline\(A_{n}\) & \(D_{n}\) & \(G_{n}\) & \(P_{n}\) & \(K_{n}\) & \(S_{n}\) \\
\hline \multicolumn{7}{|c|}{\(N o\) Carry } \\
\hline 0 & 0 & 0 & 1 & 0 & 1 \\
0 & 1 & 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 1 & 0 & 1 & 0 & 1 \\
\hline & \\
\hline 0 & 0 & 0 & 1 & 1 & 0 \\
0 & 1 & 1 & 0 & 1 & 1 \\
1 & 0 & 0 & 0 & 1 & 1 \\
1 & 1 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}

The logic for the \(D\) minus \(A\) minus 1 operation is the same as for D minus A except that flip-flop K31 is not set.

In the AND, OR, and exclusive OR logic operations, no generates or carries are formed, and the logic is developed in the PR term. This PR term becomes the result, since the sum is the exclusive OR of the PR term and a nonexistent carry. The following equation for the A AND D operation is typical of the logic operation in the adder:
\[
P R_{n}=A_{n} D_{n} P R X A D
\]
where PRXAD is the gating term for A AND D

The adder is used to gate the outputs of the A- or Dregister, or the one's complement of these outputs, onto the sum bus. The enabling signals are \(S / S X A, S / S X D, S / S X N A\), and \(S / S X N D\). In these cases, no generates or carries are formed, and the logic is developed in the PR term as in the logic operations. The following equation for \(A \longrightarrow S\), enabled by signal \(S / S X A\), is typical of this operation:
\[
\begin{aligned}
P R_{n}= & A_{n} D_{n} P R \times A D \\
& +A_{n} N D_{n} P R \times A N D
\end{aligned}
\]
where \(P R X A D\) and \(P R X A N D\) are the gating terms for \(A \longrightarrow S\)

The two's complement of the A- or D-register output is placed on the sum bus by enabling signal S/SXMA or \(S / S X M D\). The gating signals used for \(S / S X N A\) and \(S / S X N D\) are used in these cases, and flip-flop K31 is set. This is equivalent to adding one to the one's complement of the number in the register. Carries are generated in the same manner as in the \(A\) plus \(D\) operation. The same propagates are generated as in S/SXNA and S/SXND.

The A plus 1 and D plus 1 operations, enabled by S/SXAP1 and \(S / S X D P 1\), are performed by using the same gating terms as S/SXA and S/SXD and setting K31. This is equivalent to adding one to the number in the register. Carries are generated in the same manner as in the A plus \(D\) operation. The same propagates are generated as in \(S / S X A\) and \(S / S X D\).

The A minus 1 and \(D\) minus 1 operations are performed by using the same gating terms as S/SXNA and S/SXND and developing generate terms. In the A minus 1 operation, the generate and propagate terms are as follows:
\[
\begin{aligned}
G_{n} & =A D_{n}+A N D_{n} \\
P R_{n} & =N A_{n} D_{n}+N A_{n} N D_{n}
\end{aligned}
\]

Since the D-register is not used in this operation, the terms containing \(D\) are insignificant; therefore, a generate term is developed \({ }^{n}\) when the A-register bit is true, and a PR term is developed when the A-register bit is false.

Carries are generated as in the \(A\) plus \(D\) operation. The truth table for A minus 1 is shown in table 3-18.

Table 3-5. A Minus 1 Truth Table
\begin{tabular}{|l|l|l|l|l|}
\hline\(A_{n}\) & \(G_{n}\) & \(P R_{n}\) & \(K_{n}\) & \(S_{n}\) \\
\hline \multicolumn{6}{|c|}{ No Carry } \\
\hline 0 & 0 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 0 \\
\hline \multicolumn{1}{|c|}{ Carry } \\
\hline 1 & 1 & 1 & 1 & 0 \\
1
\end{tabular}

In the D minus 1 operation, the generate and propagate terms are as follows:
\[
\begin{aligned}
G_{n} & =A D_{n}+N A_{n} D_{n} \\
P R_{n} & =A_{n} N D_{n}+N A_{n} N D_{n}
\end{aligned}
\]

Since the A-register is not used in this operation, the terms containing \(A_{n}\) are insignificant; therefore, a generate term is developed when the \(D\)-register bit is true, and a PR term is developed when the \(D\)-register is false. Carries are generated as in the \(A\) plus \(D\) operation. The truth table for \(D\) minus 1 is shown in table 3-6.

SUM BUS. The sum bus is made up of 32 lines, SO through S31. These lines receive inputs from several sources and have several destinations. The use of the sum bus in the arithmetic and control circuits is shown in the block diagram in figure 3-14.

All the adder outputs are carried by the sum bus. Other sources that feed the sum bus are the B -register, the P register, the C -register, and the I/O data lines. Certain individual bits of the sum bus are set by single setting terms. All of the sum bus inputs and their enabling signals are shown in figure 3-27.

CONTROL SIGNALS. Control signals used in the CPU fall into three categories: timing signals, enabling or gating terms, and control flip-flop outputs.

Timing signals are generated by oscillators of various frequencies and from three CPU delay lines. The timing signals are discussed in the section on CPU timing.

Enabling signals are generated from instruction decoding and phase flip-flop outputs and are used to control the basic adder operation. The enabling signals are described in the adder discussion. Gating terms are derived from enabling signals, instruction decoding, and phase logic, and are used to transfer groups of information bits in parallel from one register or set of lines to another. The primary gating terms in the CPU are shown in the diagrams of the registers, the adder, and the sum bus.

\section*{Table 3-6. D Minus 1 Truth Table}
\begin{tabular}{|c|c|c|c|c|}
\hline\(D_{n}\) & \(G_{n}\) & \(P R_{n}\) & \(K_{n}\) & \(S_{n}\) \\
\hline \multicolumn{6}{|c|}{ No Carry } \\
\hline 0 & 0 & 1 & 0 & 1 \\
1 & 1 & 0 & 0 & 0 \\
\hline \multicolumn{7}{|c|}{ Carry } \\
\hline 0 & 0 & 1 & 1 & 0 \\
1 & 1 & 0 & 1 & 1 \\
\hline
\end{tabular}

Control flip-flops are used extensively in the CPU control circuits. Phase flip-flops and interrupt and trap flip-flops are discussed elsewhere in the detailed theory. Other important control flip-flops are described below. The detailed logic of the control functions of these flip-flops is described in the sequence charts for the instructions in which they are used.

Flip-Flop AM. Flip-flop AM is the arithmetic mask flipflop in the program status doubleword. The fixed point arithmetic overflow trap is in effect when this flip-flop is set (bit 11 of the current PSWI is a one). The trap is not in effect when the flip-flop is reset (bit 11 of the current PSW1 is a zero). Flip-flop AM is set by bit 11 of PSWI during a load or exchange program status doubleword instruction (XPSD) or by inserting a one into bit 11 of PSWI from the PCP with the equation:
\[
\begin{aligned}
S / A M & =\text { S11 PSW1XS } \\
R / \Delta M A & =\text { PSW } 1 \times S \\
\text { PSW } 1 X S & =\text { FAPSD PH4 }+ \text { PCP5 KPSWI } / B
\end{aligned}
\]

Flip-Fiops BCO, \(\overline{B C I}\). Filp-fiops \(\overline{B C O}\) and \(B C I\) are the byte counter. The four states of the counter, \(00,01,10\), and 11 , are used in the alignment of bytes or halfwords in the Aregister or \(D\)-register before loading or storing takes place. The counter states represent byte numbers as follows:
\begin{tabular}{lcccc} 
& \(\frac{B C O}{}\) & & \(\frac{B C l}{}\) & \\
Byte 0 & 1 & 1 & \((I / O, 0-0)\) \\
Byte 1 & 1 & 0 & \((I / O, 0-1)\) \\
Byte 2 & 0 & 1 & \((I / O, 1-0)\) \\
Byte 3 & 0 & 0 & \((I / O, 1-1)\) \\
Halfword 0 & 1 & 0 & \\
Halfword 1 & 0 & 0 &
\end{tabular}

During input/output operation, the counter is set in the reverse order from the CPU setting.

The byte counter contents are decreased by increments of one to control shifting of the appropriate register right or left eight bits at a time until the addressed byte or halfword is aligned in the right or left end of the register.

The byte counter is set during halfword addressing instructions according to the state of flip-flop P32, which contains the halfword number after index alignment has taken place. The counter is set during byte addressing instructions according to the states of P32 and P33, which contain the byte number in binary form after index alignment. In I/O operation, P32 and P33 also reflect the byte count, but receive the count from the byte count field in a private memory register rather than from the effective address.

The counter is set in IOPH2 during I/O instruction and during PH2 during modify and test instructions. The byte
count is decreased by one with control signals \(B C D C 1\) and BCDCO. The equations for the byte counter are as follows:
```

S/BCO = PRE3 NP32 Ol NPRE/34
+ FAMT PH2 NRZ Ol NP32
; IOPH2 SW13 P32 NPRE/34
+ NBCO NBCl BCDCl
R/BCO = N(NBCX NCLEAR NBCDC0)
NBCDC0 = N(BCDCl NBCl BCO)
BCDCI = FUMMC PH6
+ IOPH2 SW15
+ NBCZ PRE4
+ IOPH2 SW14

```
```

S/BCl = PRE3 OU7 NPRE/34 NP33
+ FAMAT PH2 NR7 OU7 NP33
+ IOPH2 SW13 P33 NPRE/34
+ NBCl BCDCl
R/BCl = N(NBCX NCLEAR NBCDCl)

```

Flip-Flops CCl through CC4. Flip-flops CCl through CC4 are condition code flip-flops which occupy bits 0 through 3 of the program status doubleword. They are set during load or exchange program status doubleword instructions or during load conditions and floating control instructions, or from the PCP. During certain other instructions they are set to indicate the nature of the results of the instruction. Loading the condition code flip-flops in parallel as a register is described in the paragraphs on registers.


Figure 3-27. Sum Bus Inputs and Enabling Signals

Flip-Flop DM. Flip-flop DM is the decimal mask flip-flop, which occupies bit position 10 in the program status doubleword. The flip-flop is set by bit 10 of the sum bus during a program status doubleword instruction or from the PCP as follows:
\[
\begin{aligned}
& \text { S/DM }=\text { PSWIXS S10 } \\
& \text { R/DM }=\text { PSWIXS }
\end{aligned}
\]

The decimal mask bit does not affect the operation of the Sigma 5 computer. The bit position is used only to preserve the status of the Sigma 7 decimal arithmetic fault trap mask when a Sigma 7 program is being executed.

Flag Flip-Flops FL1 Through FL3. These flip-flops are used to store conditions during multiply, floating shift, divide, and modify and test instructions.

Flip-flop FLl stores the sign in floating shift and divide instructions and serves with FL2 as part of a 2-bit extension of the A-register during multiply instructions in case of I/O intervention. The equations for FLI are as follows:
\[
\begin{aligned}
& S / F L 1=\text { RRO PRE3 }+ \text { S30 MIT } \\
& R / F L I=\text { MIT }+ \text { CLEAR }
\end{aligned}
\]

Flip-flop FL2 serves, with FL1, as part of a 2-bit extension of the A-register during multiply instructions in case of \(1 / \mathrm{O}\) intervention. This flip-flop also stores the sign of the shift count in a shift instruction. If FL2 is set, a right shift is indicated. The equations for FL2 are as follows:
```

S/FL2 = P25 PRE3 + S31 MIT
R/FL2 = MIT + CLEAR

```

Flag flip-flop FL 3 has four functions and is set and reset according to the following equations:
\[
\begin{aligned}
S / F L 3= & \text { P31 PRE3 }+ \text { FUSF } / 1 \text { S0815Z S1631Z } \\
& \text { B0031Z }+ \text { K00 K00HOLD }+ \text { CC1XK23 } \\
R / F L 3= & N[(F U S F \text { PH8 })+(\text { FUS PH5 })]
\end{aligned}
\]

The four functions are:
a. Stores the state of P31, which contains the shift count in a shift instruction. If FL3 is set, indicating an odd shift count, a fixed point shift instruction starts out with a 1-bit right shift, then shifts right by twos.
b. Indicates that the mantissa equals zero in a floating shift instruction (FUSF/1). Setting FL3 in this instruction causes CCl to be set (fraction normalized) and CC2 to be reset (no characteristic underflow). Flip-flop FL3 also generates FSHEX in a floating shift instruction so that the instruction will exit from the shift operation when the mantissa equals zero.
c. During doubleword arithmetic instructions and load absolute instructions, stores a carry bit until the next phase of the instruction. Flip-flop K00 contains the carry, and K00HOLD is driven true by FADW/1 PHI or FALOAD/A PH2.
d. Indicates a byte instruction in the family of modify and test instructions. The equation for \(\mathrm{CClXK23}\), the setting term in this case, is as follows:
\[
\text { CC1 XK23 }=\text { FAMT PH2 NINTRAP OU7 }
\]
where OU7 defines byte addressing in modify and test instructions.

Floating Mode Control Flip-Flops FS, FZ, and FNF. Flipflops FS, FZ, and FNF are floating significance, floating zero, and floating normalize flip-flops and occupy bits 5 through 7, respectively, in the program status doubleword. Tine outputs of these filip-fiops are transmitted to the floating point unit to be used for control purposes. The flip-flops are set and reset by program status doublew ord or from the PCP (PSWIXS) and load conditions and floating control instructions (FCXS).

Flip-flop FS controls the floating point unit with respect to floating point significance checking. The flip-flop is set and reset as follows:
```

S/FS = S5 PSWIXS + S29 FCXS
R/FS = FCXS + PSWIXS

```

Flip-flop FZ controls the floating point unit with respect to the generation of zero results. The flip-flop is set and reset as follows:
\[
\begin{aligned}
& S / F Z=S 6 \text { PSWIXS }+ \text { S30 FCXS } \\
& R / F Z=F C X S+\text { PSWIXS }
\end{aligned}
\]

Flip-flop FNF controls the floating point unit with respect to the normalization of the results of floating point additions and subtractions. The flip-flop is set and reset as follows:
\[
\begin{aligned}
& \text { S/FNF }=\text { S7 PSWIXS }+ \text { S31 FCXS } \\
& \text { R/FNF }=\text { FCXS }+ \text { PSWIXS }
\end{aligned}
\]

Flip-Flop IA. Flip-flop IA is the indirect address flip-flop, used to control indirect addressing during instruction preparation phases. The flip-flop is set during phase PREI if bit position zero of the instruction word contains \(a\) one as follows:
\[
\begin{aligned}
& S / I A=C O \text { PREI } \\
& R / I A=\ldots
\end{aligned}
\]

If flip-flop IA is set during an immediate instruction, signal FAILL is generated from IA and FAIM (immediate family) to start a trap sequence for the nonexistent instruction category. In this case, the trap routine is entered because an immediate instruction may not be indirectly addressed.

The IA outputs are used to control memory access during the preparation phases to read the indirect address from core memory. Signal BRPRE2, which causes preparation phase PRE2 to repeat, is qualified by a one in IA. Signal IA also helps to control the timing of the adder during addition of the contents of the A-and D-registers for indexing if the instruction is indirectly addressed. During an analyze instruction, signal IA is used to set condition code flip-flop CC3 to indicate indirect addressing.

Interrupt Group Inhibit Flip-Flops CI, II, and EI. Flip-flops CI, II, and EI are interrupt inhibit flip-flops and occupy bit positions 37 through 39 in the program status doubleword. If any of these flip-flops contain a one, the associated interrupt is inhibited. Zeros in these flip-flops permit the associated interrupts to occur.

The flip-flops are set with the PCP switches or a load or exchange program status doubleword instruction (PSW2XS) or a write direct instruction (INHXWD). A write direct instruction sets the interrupt inhibits in the internal mode when bit positions 26,27 , and 29 through 31 contain ones. A one in bit 29 sets flip-flop CIF; a one in bit 30 sets flipflop II, anda one in bit 31 sets flip-flop EI. A write direct internal mode instruction resets the interrupt inhibit flipflops with a zero in bit 27, a one in bit 26 , and ones in the desired interrupt bit positions (29 through 31).

Flip-flop CIF, bit position 37 in the program status doubleword, is the counter interrupt group inhibit flip-flop and allows or prevents the four counter-equals-zero groups of interrupts. The equations are as follows:
```

S/CIF = S5 PSW2XS + INHXWD B27 B29
INHXWD = CCXRWD B26 + OLD
CCXRWD = FARWD B1619Z PH1
R/CIF = INHXWD B29 + PSW2XS

```
where FARWD is the read/write direct family and B1619Z indicates that bit positions 16 through 19 of the instruction word contain zeros (internal mode).

The false output of the CIF flip-flop is used to keep signal ENCNTR from enabling the counter-equals-zero interrupt levels as follows:
\[
\text { ENCNTR }=\text { NCIF NHRQBZC }(\text { R89 }+ \text { R1011 })
\]

Flip-flop II, bit position 38 in the program status doubleword, is the input/output group inhibit flip-flop and allows or prevents the input/output and the control panel interrupts. The equations are as follows:
```

S/II = S6 PSW2XS + INHXWD B27 B30
R/II - B3O INHXND: PSW2NS

```

The false output of flip-flop II is used to keep signal ENIO from enabling the input/output and control panel interrupts as follows:
\[
\mathrm{ENIO}=\text { NII NHRQBZI }(\text { R1213 }+ \text { R1415 })
\]

Flip-flop EI, bit position 29 of the program status doubleword, is the external interrupt group inhibit flip-flop and allows or prevents the 14 groups of external interrupts. The equations are as follows:
\[
\begin{aligned}
& S / E I=S 7 \text { PSW2XS + INHXWD B27 B31 } \\
& R / E I=B 31 \text { INHXWD }+ \text { PSW2XS }
\end{aligned}
\]

The faise output of flip-flop EI is used to keep signal DAT29 from enabling the external interrupt levels as follows:
```

DAT29 = NEI NEWDM + ...

```

Flip-Flop IX. Index flip-flop IX is used to control indexing in the instruction preparation phases. The flip-flop is set in phase PRE1 if the index field of the instruction word is nonzero. The equations are as follows:
\[
\begin{aligned}
& \mathrm{S} / \mathrm{IX}=\mathrm{INDX} \text { PREI } \\
& \mathrm{INDX}=(\mathrm{C} 12+\mathrm{C} 13+\mathrm{C} 14)(\mathrm{C} 3+\mathrm{C} 4+\mathrm{C} 5) \\
& \mathrm{R} / \mathrm{IX}=\mathrm{PRE} / 12+\mathrm{CLEAR}
\end{aligned}
\]

The second AND gate on the INDX term is used to prevent indexing in instructions that may not be indexed.

The IX outputs are used to control the adder logic during the preparation phases when the contents of the \(A\) - and D-registers are being added.

Flip-Flop IXAL. Index alignment flip-flop IXAL is used to control register alignment according to byte, halfword, and doubleword addressing during indexing operation. The flipflop is always set in PREI when the instruction is indexed unless word addressing is being used. The equations are as follows:
\[
\begin{aligned}
\mathrm{S} / \mathrm{IXAL}= & \text { PRE } 1 \text { INDX }(\text { FAHW }+ \text { FABYTE }+ \text { FADW }) \\
& \text { NCLEAR } \\
\mathrm{R} / \mathrm{IXAL}= & \cdots
\end{aligned}
\]

The IXAL outputs are used to control the right or left shifting of the A-register in preparation phase PRE2 so that the index displacement value is correctly lined up with the word in the instruction register. (See the indexing discussion in the section on preparation phases.) Signal IXAL is also used to enable setting P32 in PRE2 during halfword operation.

Flip-Flop NMASTER. Master/slave mode control flip-flop NMASTER occupies bit position 8 in the program status
doubleword. The computer is in the master mode when this bit contains a zero and in the slave mode when the bit contains a one.

The flip-flop is set either from the PCP or with a load or exchange program status doubleword instruction as follows:
\[
\begin{aligned}
\text { S/NMASTER } & =S 8 \text { PSWIXS } \\
\text { R/NMASTER } & =\text { PSWIXS }
\end{aligned}
\]

The outputs of the NMASTER flip-flop are used with signal FAPRIV (family of privileged instructions) to set trap flipflop TRAP and trap accumulator flip-flop TRACC3. Setting TRAP causes the program to trap to location \(X^{\prime} 40^{\prime}\) because of a nonallowed operation. Signal TRACC3 causes condition code flip-flop CC3 to be set when an exchange program status doubleword instruction is executed as the result of the nonallowed operation trap.

Switch Fiip-Fiops SWO Through SWI5. Switch flip-flops SW0 through SW15 are used to define certain states in the CPU and to define subphases during CPU instruction execution and integral IOP service. The functions of switches SWO through SW7 are listed below:
a. SWO
1. Indicates that \(S\) is not equal to zero in floating point, load absolute, and some doubleword instructions.
2. Indicates that proceed signal PR was not received in \(1 / O\) instruction execution.
3. Indicates zero byte count in the integral IOP service operation.
b. SWI
1. Indicates space count overflow or underflow in stack instructions.
2. Indicates order in or order out during integral IOP service operation.
c. SW 2
1. Indicates nonzero value in the R -register during modify and test instructions.
2. Indicates space count equals zero in stack instructions.
3. Sustains PH4 until control strobe signal is received during \(\mathrm{I} / \mathrm{O}\) instruction execution.
4. Indicates order out or data out during integral IOP service operation.

\section*{d. SW3}
1. Indicates word count overflow or underflow in stack instructions.
2. Stores the state of P23 for IOP address purposes in I/O instruction execution.
3. Stores terminal order condition during integral IOP service operation.
e. SW4
1. Indicates word count equals zero in stack instructions.
2. Indicates data chaining during integral IOP service operation.
f. 5W5
1. Stores the trap-on-space inhibit bit in stack pointer doubleword during stack instructions.
2. Indicates indirect addressing in analyze instruction.
3. Stores the state of P21 for IOP address purposes in \(1 / \mathrm{O}\) instruction execution.
4. Indicates transfer in channel condition during integral IOP service operation.
g. SW6
1. Stores the trap-on-word inhibit bit in the stack pointer doubleword during stack instructions.
2. Stores the state of P22 for IOP address purposes in I/O instruction execution.
3. Controls interface end data signal ED during integral IOP service operation.
h. SW7
1. Distinguishes between modify stack pointer and other instructions in stack family.
2. Indicates positive sign in load absolute word or doubleword instructions.
3. Stores function strobe leading acknowledge signal FSL or available output priority signal AVO during I/O instruction execution.
4. Controls end service signal ES during integral IOP service operation.

Switch flip-flops SW8 through SW 15 define subphases in instruction execution and integral IOP service operation. The flip-flops are set sequentially by step signai STEPBi5. They may also be set as specified in the individual instructions or I/O operations by branch signals such as BRSW8. The following is a typical equation for these flip-flops:
```

S/SW11 = NRESET BRSW11 + SW10 STEP815

```

Flip-Flops WKO, WKI. Write key flip-flops WKO and WKI occupy bit positions 34 and 35 in the program status doubleword. These flip-flops contain the 2 -bit write key used with the 2-bit write locks stored in the memory protection registers for each page of memory addresses. In order to read from the addressed memory location, the write key in the program status doubleword must match the write lock stored for the page containing the addressed memory location. The write key flip-flops are set from the PCP or by a program status doubleword instruction as follows:
\[
\begin{aligned}
& \text { S/WK0 }=\text { S2 PSW2XS } \\
& \text { R/WK0 }=\text { PSW2XS } \\
& \text { S/WK1 }=S 3 \text { PSW2XS } \\
& \text { R/WK1 }=\text { PSW2XS }
\end{aligned}
\]

The write key outputs are compared with the memory protection register outputs LCKO and LCKI, and if a mismatch is detected where both are non-zero, a trap sequence is entered. The detailed logic of the write keys and write locks is given in the paragraphs on memory protection.
PRIVATE MEMORY REGISTERS. The private memory registers are located on a set of FT25 fast access memory modules. The registers are installed in blocks of 16, numbered register 0 through \(F\) in hexadecimal notation, as shown in figure 3-28. Each register contains a 32 -bit word.
A maximum of 16 private memory blocks may be installed in the computer. Each block is assigned a page number, 0 through 16, and is addressed by the RP-register with codes from 0000 to 1111 . Page 0 is included in the standard computer; pages 1 through 15 are optional.
Each private memory block consists of four FT25 fast access memory modules. The distribution of the words among the four modules is shown in block diagram form in figure 3-29. Each module contains one byte of any given word.

One FT25 module contains 16 SDS 304 8-bit integrated circuit memory elements. A simplified diagram of a single memory element is shown in figure 3-30. Although not shown in the diagram, the control, address, and \({ }{ }^{C C}\) inputs are applied to all flip-flops in the element.
Each bit of the element is addressed individually by the address lines on pins 2, 3, and 4. The 3-bit address code selects one of the eight flip-flops. The control line, also, contains address information. When the control line is false, the states of all bits in the memory element remain unchanged, regardless of the state of the read-write clock. When the control line is true, bits of the element may change state if the read-write clock is true. When a control line is false, the data output lines from all flip-flops
under the control of that line are high. All the data output lines in one memory element are connected in parallel. The output iines flum ihe iwu merliviy elements iopresonting ono bit on a module are also connected in parallel. Using this arrangement, it is possible to combine address and control lines to select the memory element and the flip-flop within the memory element that controls any one data output line.
The arrangement of bits in the memory elements on one FT25 fast access memory module is shown in figure 3-31. The module shown contains byte 0 of the standard private memory block, designated page 0 . Each of the 16 memory elements contains eight corresponding bits in eight registers. The data, address, and write clock signals are interpreted as follows:


ADDRESS PAGE 0 BYTE \(0 / 1\) through \(/ 5\)
(bit selection)


Input and output data signals for the four modules in a memory block are shown in figure 3-32. Address lines in the four modules are identical.

Individual bits in each memory element on the FT25 modules are selected by address lines LR28 through LR31. As indicated in figure 3-31, a memory element contains a corresponding bit for each of eight registers. Dividing the memory elements into two sets of eight, as shown in figure 3-31, the three least significant bits (LR29, LR30, and LR31) select one of eight registers in each set (see figure \(3-33\) ). Address line NLR28 gates information into the memory elements containing registers 0 through 7 , and LR28 gates information into the elements containing registers 8 through F. Signal NIOFM, indicating that I/O fast memory is not being addressed, is connected to both control line gates. The gating signal is connected to the control line input of every memory element. The total effect of the LR28 through LR31 address lines is to select one of 16 registers for input or output of data. Gating signals RP24 through RP27, which designate the private memory page, are taken from the RP-register. Since each memory block is equivalent to one page, all four FT25 modules in one block receive the same code from the RPregister and are enabled at one time. The RP lines for the module in figure 3-31 contain NRP24 through NRP27, which select page 0000.
00 ..... 31
10 ..... 31
20 ..... 31
30 ..... 31
40 ..... 31
50 ..... 31
60 ..... 31
70 ..... 31REGISTERNUMBER
A \(0 \quad 3!\)
B 0 ..... 31
\(C 0\) ..... 31
D 0 ..... 31
E 0 ..... 31
F 0 ..... 31

Figure 3-28. Private Memory Register Block


Figure 3-29. Word Distribution in Private Memory Block


Figure 3-30. SDS 304 Memory Element, Simplified Diagram



Figure 3-32. Private Memory Data Organization


Figure 3-33. Bit Addressing on FT25 Module

Address signals LR28 through LR31 are generated, in general, from either the R-register or the D-register. The R-register contains the number of the private memory register to be addressed and is used whenever no crossover occurs. The equation is as follows:
\[
\text { LR28-LR31 }=\text { R28-R31 (LRXR) }+\ldots
\]

Crossover takes place when a core memory location with an address of less than \(16_{10}\) is addressed. During crossover, LR28 through LR30 are taken from the P-register with the equation
\[
\text { LR28-LR31 }=(\text { P28-P31) CROSSEN }+\ldots
\]

In cases of doubleword or multiple word operation, LR31 is generated from other sources either to select an oddnumbered register or to implement the function Rul, as explained in the discussions on individual instructions. During the indexing operation, the private memory address is taken from bits 12 through 14 (the index field) of the D-register:
\[
\text { LR29-LR31 = D12-D14 LRXD }+\ldots
\]

The equation for the register-write byte signal is as follows:
\[
\text { RWBO-RWB3 }=\text { RW }+(\text { MBOCRO-MB3CRO })
\]
where RW is a register-write enabling signal and MBOCROMB3CRO are signals indicating crossover from core memory. The CK clock signal, gated with the write byte signals, is
the private memory clock which comes true later than the ac clock signal.

Data signals are gated from the sum bus into the private memory as follows:
\[
\text { RW0-RW31 }=S 0-S 31 \text { RWXS }
\]

Register Extension Chassis (REU). A register extension chassis may contain up to 16 FT 25 fast access memory modules and adds from one to four blocks of additional private memory to the central processor. Since one block of private memory requires four FT 25 's, these modules in the register extension chassis must be added in multiples of four. Up to three register extension chassis may be added to the computer, making a maximum of 16 private memory blocks, including the four blocks in the CPU.

Additional modules in the REU provide cable drivers and receivers, terminators, chassis-selection switches and switch comparators, and logic circuits for selection and conversion of addresses and data signals. A simplified logic diagram is shown in figure 3-34.

Address, data, and control signals are transmitted from the CPU on cables and applied to cable receivers in the register extension unit. The data cables, being bidirectional, also have cable driver inputs from the REU. Clock signals are taken from the private memory clock circuit, \(C K / 6\), in the CPU. The nomenclature, functions, and decoding of the interface signals between the CPU and the REU are given in table 3-7.

Each register extension chassis is assigned an address from 01 through 11 by manually setting switches S3-1 and S2-2 on the LT26 switch comparator module in the desired configuration, with \(\mathrm{S} 2-2\) as the least significant bit. The outputs of the switches are designated SWII for S3-1 and SWI2 for S2-2. A MATCH signal is generated in the selected REU by comparing the switch signals with the chassis-selection bits in the address as follows:
\[
\begin{aligned}
\mathrm{MATCH}= & \mathrm{N}(\text { SWII NREU1 }+ \text { NSWII REU1 } \\
& + \text { SWI2 NREU2 + NSWI2 REU2 })
\end{aligned}
\]

This MATCH signal is applied to an AND gate containing another input, NREUZ, indicating that page 0 is not being addressed, and the AND gate output, REUSEL (register extension unit select) is connected to all of the FT25 modules in the selected register extension unit.


Figure 3-34. Register Extension Chassis, Simplified Logic Diagram

Table 3-7. REU Interface Signals
\begin{tabular}{|c|c|c|c|}
\hline Input Cable & Function & Cable Receiver Output & Address Decoding \\
\hline \[
\begin{aligned}
& \text { /LR24/ } \\
& \text { /LR25/ }
\end{aligned}
\] & \begin{tabular}{l}
Address \\
Address
\end{tabular} & \begin{tabular}{l}
REUI \\
REU2
\end{tabular} & Three chassis (in addition to one 4module set in CPU) \\
\hline \[
\begin{aligned}
& \text { /LR26/ } \\
& \text { /LR27/ }
\end{aligned}
\] & \begin{tabular}{l}
Address \\
Address
\end{tabular} & \[
\begin{aligned}
& \text { PAGO } \\
& \text { PAGI }
\end{aligned}
\] & Four 16-register blocks in a chassis \\
\hline /LR28/ & Address & WDAO or WDBO & Two sets of 8 memory elements on an FT25 \\
\hline \[
\begin{aligned}
& \text { /LR29/ } \\
& \text { /LR30/ } \\
& \text { /LR31/ }
\end{aligned}
\] & \begin{tabular}{l}
Address \\
Address \\
Address
\end{tabular} & WDAI or WDBI WDA2 or WDB2 WDA3 or WDB3 & Eight flip-flops in a memory element \\
\hline /RRWORRW31/ & Data & \begin{tabular}{l}
Cable receiver output: WRO-WR3I \\
Cable driver input:
\[
\begin{aligned}
& \text { FD0-FD31 } \\
& \text { RDB0-RDB3 }
\end{aligned}
\]
\end{tabular} & \\
\hline /RWBORWB3/ & Write byte & WRBO-WRB3 & \\
\hline
\end{tabular}

Address lines LR26 and LR27, designated PAG0 and PAG1 in the REU, are decoded to select one of four blocks in the selected REU. A simplified logic diagram of page 0 of the selected REU, a typical connection, is shown in figure 3-35. The data, address, and clock signals are interpreted as follows:


Within each register extension unit, the blocks are individually numbered 0 through 3.

Read byte signals RDBO through RDB3 are generated when the switch settings match the chassis-selecting address lines and when the write byte signals are low, as shown in
figure 3-35. The SWOI term is added to save power by turning off circuits in the unselected REU's.

Data is gated from the sum bus into the private memories in the CPU and in the REU as follows:
\[
\text { RW0-RW31 = S0-S31 RWXS/0 through RWXS } / 3
\]
(CPU private memory)
\[
\begin{aligned}
/ R R W 0 /-/ R R W 31 /= & \\
& \text { S0-S31 RRWXS/0 through } \\
& \text { RRWXS } / 3
\end{aligned}
\]
(cables to REU)

\section*{3-24 Clock Logic}

CLOCK GENERATOR. The clock generator in the CPU consists of three delay lines with associated gates and sense amplifiers to tap off pulses at the desired time intervals. Four basic types of clock signals are produced: a 40 nsec ac clock signal for trailing edge triggering of flip-flops throughout the CPU, a 40 nsec ac clock signal for use in the floating point unit, a 50 nsec private memory clock signal to gate information into the private memory registers, and a 50 nsec de holding signal to clock data into the Cregister buffer flip-flops. The C-register flip-flops are latching circuits and do not use an ac clock signal.


A simplified block diagram of the clock generator is shown in figure 3-36. Only the basic timing functions are shown. Gating, latching, pulse shaping, enabling, and other timing control functions are shown in detail later in this section. All clock signals except the first one originate with a recirculated clock input to delay line 1. A 40 nsec clock pulse is tapped off at the zero point on the delay line and is gated to clock drivers, from which the clock signals are distributed to the CPU and floating point unit flip-flops. At the 160 nsec tap, a signal is sensed and applied to the gate that produces a dc holding clock for the C -register during transfer of the sum outputs to the C -register.

From delay line 1, outputs are taken from the 180 nsec or the 210 nsec tap, depending on the state of data request flip-flop DRQ, to the input of delay line 2. Taps are taken from this delay line according to the time interval needed between one clock pulse and the next. These taps are indirectly controlled by flip-flops T8L, TIIL, and signal T5EN, which is true when T8L and TIIL are false. The control signal used is selected according to the number of logic operations to be performed before another clock signal is needed.
The T5, T8, and T11 outputs from delay line 2 are fed to delay line 3 , from which the private memory clock signals are tapped at the zero point. A pulse tapped at 40 nsec is fed back to the input to delay line 1, and the clock cycle is started again if an enable signal is true. If the enable signal is false, the pulse is held in a latching circuit until the clock enable signal rises.
The ultimate clock intervals are affected by circuit and cable delays following the delay line taps. Each clock signal is transmitted through an 18-foot, 14-conductor coaxial cable and a 3 -foot single-conductor cable. These cables introduce delays in addition to those encountered in the clock logic circuits.
Timing signals other than clock signals taken from the delay lines are applied to gates in the CPU and are discussed in the following detailed descriptions of each delay line.
Delay Line 1. A detailed logic diagram of the circuits associated with delay line 1 is shown in figure 3-37.

The first pulse is started down the delay line by force clock signal FORCL if force clock enable signal FORCLEN is true. Signal FORCL goes true as a result of pressing the CPU RESET button on the processor control panel. Enable signal FORCLEN is true until the pulse reaches the 60 nsec point. The equation for buffer flip-flop FORCLEN is as follows:
\[
\begin{aligned}
\text { NFORCLEN }= & \text { FORCL NFORCLEN } \\
& + \text { DLI/060S FORCL }
\end{aligned}
\]

Subsequent inputs to delay line 1 are provided by recirculation feedback signal ACCLG/1, from delay line 3, or by ACCLG, the output of a latching circuit set by ACCLG/l.

Clock enable signal CLEN must be true for either input to start the delay line. Since clock pulse ACCLG/1 is lost when CLEN is false, ACCLG reserves the signal for use when CLEN goes true.

The CPU and floating point clock tap is ACCL/1, which rises as the delay line is triggered and is cut off by an inverting delay line sensor at 40 nsec. This shapes the ac clock pulse to a 40 nsec width. The CPU clock signals, \(\mathrm{CL} / 1\) through \(\mathrm{CL} / 12\), and floating point clock signals, CLFP/1 through CLFP/12, are gated by NCROSCL, which indicates that crossover from core to private memory is not taking place. The floating point clock signals are also gated by floating point clock enable signals FPCLEN/1 and FPCLEN/2, whose equations are:
\[
\begin{aligned}
& \text { FPCLEN/1 }=\text { NIOEN NIOIN }+ \text { NFPRR } \\
& \text { FPCLEN } / 2=\text { NT5EN }
\end{aligned}
\]

At the 50 nsec point on delay line 1 , a signal is tapped and inverted to form R/ACCLG, which when low resets clock-storing latch ACCLG. Signal DLI/060S, taken from the 60 nsec tap, is used to set the force clock buffer latch. The inverted tap at 80 nsec shapes the delay line pulse to an 80 nsec width. The 160 nsec tap provides dc holding signal DCCL/2, an input to the HOLDC gate which controls the latching of information into the C-register buffer flipflops. Signal DCCL/2 is true only when CXS is true, indicating that sum bus information is being transferred to the C-register. This signal is shaped to a 50 nsec width by the inverted 210 nsec tap. Signal R/DPL, at the 170 nsec tap, is used to reset dead pulse latches T5DP, NT5DP/1, and T8DP, explained later under delay line 2. Signal CROSSDCL, also from the 170 nsec tap, is part of the setting logic for the CROSSD latching circuit, which disables the ac clock during memory crossover operation.

A signal from the 180 nsec point and one from the 210 nsec point are applied to the input of delay line 2 to provide a 30 nsec variation in clock time, depending on whether data request flip-flop DRQ is set. Signal MRCL, at the 240 nsec point, is used to gate the memory request signal to core memory.

Delay Line 2. A detailed logic diagram of delay line 2 is shown in figure 3-38. As explained above, DL2 is set at 180 or 210 nsec according to the state of flip-flop DRQ. Timing signal \(T 5\) is tapped off at the zero point if \(T 5\) enable signal T5EN is true and crossover is not taking place as the result of a memory request. Signal T5 is fed to delay line 3 so that the clock interval during an instruction phase when T5EN is true is nominally 280 nsec . The T5 enable signal is true when flip-flops T8L and T11L are reset and instruction logic indicates that this clock interval is needed. Dead pulse latch T5DP prevents the T8, T11, and DCCL/l outputs from the delay line from going true after a T5 pulse has been tapped.


Figure 3-36. Clock Generator, Simplified Block Diagram


Figure 3-37. Delay Line 1, Logic Diagram


Figure 3-38. Delay Line 2, Logic Diagram

A T8 timing signal is tapped from delay line 2 at 70 nsec and fed to delay line 3 to provide a nominal 380 nsec interval between ac clock signals when crossover is not taking place. When flip-flop T8L is set at the end of an instruction phase, T5EN is driven false, and this drives T8EN true if TIIL is reset and other instruction logic requests this particular clock interval. Dead pulse latch T8DP prevents the Tll and DCCL/1 outputs from the delay line from going true after a T8 pulse has been tapped. An ABOT signal from the 110 nsec tap clocks buffer flip-flop \(A B O / 1\), used when a memory access has been aborted.
At 180 nsec , dc hold signal DCCL/1 goes true and is shaped to 50 nsec by the inverting delay line sensor at the 230 nsec tap. This clock signal gates information into the Cregister during crossover operation, when crossover read signal CROSSENR is true.

A Tll timing pulse is tapped from delay line 2 at 200 nsec and fed to delay line 3 to provide a nominal 500 nsec interunl between ac clock signols. This pulsc is allowed if no T 5 or T8 pulse has been enabled. Flip-flop TIIL, set during instruction phases when the following phase should be nominally 500 nsec long, is used to disable the T5 and T8 enable signals.

Delay Line 3. A detailed logic diagram of delay line 3 is shown in figure 3-39. A T5, T8, or Tll timing pulse starts a pulse down delay line 3. This pulse is shaped to 80 nsec by an inverting delay line sensor at 80 nsec . At the zero point on the delay line, \(\mathrm{FMCL} / 1\) is tapped off and is shaped to 50 nsec by an inverting delay line sensor at 50 nsec . Signal \(\mathrm{FMCL} / 1\) is applied to clock drivers to produce private memory clock signals \(C K / 1\) through \(C K / 12\), used to clock information into the private memory registers. At 40 nsec, clock generation signal ACCLG/1 is tapped off and fed back to the input of delay line 1 to start another clock pulse cycle if clock enable signal CLEN is true. The puise from delay line 3 is shaped to 40 nsec by an inverting delay line sensor at the 80 nsec tap. Signal ACCLG/1 is applied to a buffer latch, where the pulse is stored as ACCLG in case CLEN is false. Signal ACCLG is gated into delay line 1 by signal CLEN. The ACCLG latch is reset by signal ( \(\mathrm{R} / \mathrm{ACCLG}\) ) from delay line 1. A signal identified as (NAH AHCL) is tapped at 150 nsec if there is no address here signal from core memory. Memory address not here clock ADNHC is tapped at 300 nsec from delay line 3.

Clock Enable Signal. As explained above, recirculated clock pulse ACCLG/1 sets delay line 1 only if clock enable signal CLEN is true. This signal is the output of a six-input AND gate, and all of the inputs must be true in order to generate signal CLEN.

To illustrate the functions of the clock-enabling gates, the equation for CLEN is divided into sections in figure 3-40. The function of each section is described separately.

Gate 1 disables the ac clock signal if none of the following conditions exist:
a. Data request flip-flop \(D R Q\) reset
b. \(D R Q\) set and data release signal \(D R\) received
c. \(D R Q\) set and data release latch \(D R / 1\) set
d. DRQ set, no memory request sent to memory, and CPU RESET switch not pressed

An example of the ac clock inhibiting logic during a memory cycle is shown in figure 3-4 l, using a full write store operation as an example. On the trailing edge of the clock signal, flip-flops MBXS, MRQ, MRC, and DRQ are set. As soon as \(D R Q\) is set, clock enable signal CLEN is driven low by gate 1. Memory request clock signal MRCL is tapped from delay line 1240 nsec later, and/MQC/ is sent to memory. The ac clock generate latch, ACCLG, is set at 50 nsec on delay line 3 to store the clock pulse while CLEN is low. Data release signal \(D R\) is received from memory after / \(\mathrm{AVQC} /\) is sent. This re-enabies CLEN at gate 1, and CLEN plus ACCLG at the input to delay line 1 starts another pulse down the delay line.

A logic diagram of data release latch \(D R / 1\) is shown in figure 3-42. The latch is set by one of the following conditions:
a. Address here signal not received from core memory at 150 nsec on delay line 3
b. Effective address less than 16 (crossover), memory request and data request made, and T11 clock signal
c. Memory request made and data release signal received from memory

The latch is held by feedback to the AND gate containing DRQAC and NRESET/F. Signal NRESET/F is dropped by pressing the CPU RESET switch, thereby resetting the data release latch. The latch is also reset at the first clock signal following the setting of data request flip-flop DRQ.

Outputs from the DR/I latch are also used in the circuits that enable or disable the ac clock and floating point clock outputs from delay line 1 during crossover operation.

Gates 2 and 3 disable the CPU clock signal during parts of the I/O operation. If no input or output is taking place, request service clock enable signal RSCLEN is false, holding the output of gate 2 true. During an I/O instruction, RSCLEN goes true, disabling the NRSCLEN gate. In this case, since request strobe acknowledge signal RSA has not been generated, (RSCLEN NRSA) is true and the ac clock signal is disabled until request strobe signal RS is received from the device controller. When RS is received, clock enable signal CLEN is again generated, and the resulting clock signal resets flip-flop RSCLEN.

At the end of an I/O operation, when the last byte is being transferred, flip-flop RSACLEN is set as the result of a


Figure 3-39. Delay Line 3, Logic Diagram


Figure 3-40. Clock Enabling Gates


Figure 3-41. Store Operation Timing Diagram


Figure 3-42. Data Release Latch, Logic Diagram
terminal order. This disables the NRSACLEN gate, and the clock signal is inhibited. Since RSA is set at this time, the clock signal is inhibited until the fall of signal RS dc resets flip-flop RSACLEN. At this time, CLEN is developed, and a clock is generated.

Gate 4 inhibits the clock signal during interrupts and watchdog timer runout. During watchdog timer runout, CEINT ensures that a clock has not just been sent down the delay line. During interrupt processing, CEINT inhibits the clock signal until action response signal ARE is received from the interrupt logic.

Gates 5 and 6 are used to disable the clock signal when the CPU CLOCK MODE switch goes into the center position. They also provide a temporary clock enabling signal when the CLOCK MODE switch is set to SINGLE STEP. A timing diagram of this single clock type of operation is shown in figure 3-43.

When the CLOCK MODE switch is set to the center position, signal KSC goes true and the output of gate 5 drops, driving clock enable signal CLEN low. Setting the CLOCK MODE switch to SINGLE STEP drives KC true and KSC remains true. Because flip-flop SCl is clocked by the \(1-\mathrm{MHz}\) clock signal rather than by the continuous delay line clock signal enabled by CLEN, SCl is set on the trailing edge of the following clock signal from the \(1-\mathrm{MHz}\) oscillator. The equations for flip-flop SCl are as follows:
```

S/SCl = KSC KC
R/SCl = NKC/B SCL + NKSC

```
where NKC/B is true when the CLOCK MODE switch is in the CONT or center position and false in the single step mode. Signal SCL is the output of a buffer latch used to disable CLEN after a single step clock signal has occurred.

Flip-flop SC2 sets on the trailing edge of the next \(1-\mathrm{MHz}\) clock signal, and the output of gate 5 goes true, generating an ac clock signal. The equations for SC2 are as follows:
\[
\begin{aligned}
& \mathrm{S} / \mathrm{SC} 2=\mathrm{SCl} \\
& \mathrm{R} / \mathrm{SC} 2=\mathrm{NSC1}
\end{aligned}
\]

Setting SC2 sets single clock buffer latch SCL when the clock enabled by CLEN is generated, according to the equation:
\[
\mathrm{SCL}=\mathrm{SCL} \mathrm{SC} 2+(\mathrm{SC} 2 \mathrm{NCEINT}) \mathrm{CL} 32 \mathrm{P} 14
\]
where CL32P14 is the result of a clock output from the delay lines. Signal SCL is latched by feedback as long as the switch is kept in the SINGLE STEP position, and signa! CLEN is disabled by gate 6. Releasing the switch resets SC1 with NKC/B and SCL, and SC2 is reset on the following \(1-\mathrm{MHz}\) clock signal. Signal CLEN is now disabled by gate 5 until the switch is set in SINGLE STEP again. Resetting SC2 drops the latch holding SCL true.

Crossover Clocks. When an effective address less than 16 generates a CROSSADD signal, the ac clock signal from delay line 1 is disabled by gating ac clock output ACCL/1 with a crossover signal, NCROSCL. When NCROSCL is low, ACCL/1 does not produce any clock signals, and the
fast memory clock signals from delay line 3 are used to clock the private memory registers. The equation for NCROSCL is as follows:
```

NCROSCL = N(DR/1 CROSSEN)
CROSSEN = CROSSADD MRC DRQ NCROSSD
CROSSD = CROSSD (R/ACCLG)
+ CROSS CROSSDCL DR/1

```

OSCILLATOR CLOCK GENERATOR. A \(1-\mathrm{MHz}\) signal used to clock flip-flops in certain CPU circuits such as the interrupt circuits, the watchdog timer, and the single clock generator, is taken from a CT16 medium frequency oscillator module as shown in figure 3-44. A sine wave from a \(2-\mathrm{MHz}\) oscillator goes through a frequency divider consisting of seven flip-flops, each of which divides the frequency by two. Outputs from the \(1-\mathrm{MHz}\) flip-flop are distributed to the points where this frequency is needed, and the output of the \(16-\mathrm{KHz}\) flip-flop is connected to the ST29 time base selector to be used in the generation of real-time clock signals.

\section*{3-25 CPU Phases and Timing}

PHASES. The CPU phases are variable time intervals separated by ac clock pulses from the CPU delay lines. The phases are identified as preparation phases 1 through 4 and execution phases 1 through 10. Each phase is entered by setting one of the phase flip-flops; PRE1 through PRE4 and

PHI through PH10. The setting logic for the phase flip-flops is determined by the type of instruction being executed, the previous phase in the phase sequence, and certain conditions peculiar to the individual instruction.

The length of a phase is determined by the time that a clock signal is sensed and gated from one of the CPU delay lines. During each phase, the length of the following phase is established by resetting flip-flops NT8L or NTIIL, or by allowing both of these flip-flops to remain set. If neither NT8L nor NTIIL is reset, the clock interval is set by T5EN, an enable signal that can be true only when NT8L and NTIIL are true. Another time element is introduced by the presence of a memory request with data request flip-flop DRQ set. In this case, the clock signal is delayed until a data release signal is received from core memory.
Ac clock signal generation is described in the section on clock logic. The phase flip-flop setting logic for each phase is explained in the phase sequence charts included with the instruction descripions.

\section*{3-26 Real-Time Clock}

The real-time clock signals are generated in a frequency divider circuit on an ST29 time base selector module. Outputs from the frequency divider are switched on a ST14 toggle switch module to four clock pulse flip-flops on the time base selector. Outputs from these flip-flops are applied to the interrupt circuits on the appropriate LT16


Figure 3-43. Single Clock Generation


Figure 3-44. Oscillator Clock Generator, Block Diagram
priority interrupt modules. A simplified diagram of the real-time clock circuits is shown in figure 3-45.
A \(16-\mathrm{kHz}\) signal from the CT16 medium frequency oscillator described under Oscillator Clock Generator is applied to the input of the first of five frequency divider flip-flops on the time base selector. The frequency is divided by two each time it goes through a frequency divider flip-flop, so that the five frequencies are \(8 \mathrm{kHz}, 4 \mathrm{kHz}, 2 \mathrm{kHz}, 1 \mathrm{kHz}\), and 500 Hz . The outputs of the \(8 \mathrm{kHz}, 2 \mathrm{kHz}\), and 500 Hz flip-flops are connected through switches to flip-flops CPULI, CPUL2, and CPUL3, respectively, as shown in the figure. Flip-flop CPUL4 is clocked by the 500 Hz signal, unswitched.
Each clock pulse flip-flop is connected to a group of four switches in series. These switch groups are switches 15-14-13-12 for flip-flop CPULI, switches 10-9-8-7 for flip-flop CPUL2, and switches 5-4-3-2 for flip-flop CPUL3. When one switch in a group is in the up position and the other three switches are in the down position, the frequency connected to the up switch clocks its corresponding clock pulse flip-flop. The inputs designated RTC are optional frequencies from sources external to the CPU. The line frequency of 50 or 60 Hz may be used at any of these inputs.

The outputs of flip-flops CPUL3 and CPUL4 are taken to the priority interrupt modules used to process the standard counter 3 count pulse and counter 4 count pulse interrupts. The outputs of flip-flops CPULI and CPUL2 are used only if the optional counter 1 count pulse and counter 2 count pulse interrupt levels are included in the CPU. The events that occur after a count pulse signal enters the interrupt circuits are described in the section on interrupts.

\section*{3-27 Watchdog Timer}

The watchdog timer is a 6-bit flip-flop binary counter clocked by the \(1-\mathrm{MHz}\) clock signal. The counter is set at interruptible points in the program and counts up by ones to 42 , thereby allowing \(42 \mu \mathrm{sec}\) before runout. If the timer runs out before another interruptible point is reached, a trap sequence is entered.

A logic diagram of the watchdog timer control circuits is shown in figure 3-46. The counter is started by loading it with ones at one of the following interruptible points:
a. At the first ac clock pulse after interrupt enable signal IEN goes true.
b. When flip-flop PH 10 is set to start the final execution phase of an instruction.
c. At the start of phase \(8(\mathrm{PH} 8)\) of a move to memory control instruction if the last control image word has not been loaded.
d. During \(\mathrm{I} / \mathrm{O}\) phase \(\mathrm{I}(\mathrm{PHI})\) of an \(\mathrm{I} / \mathrm{O}\) operation if switch 13 is set.
Any one of these conditions sets flip-flop WDTRAC, and WDTRAC sets all of the watchdog timer flip-flops, WCTI through WCT6.
When the counter has counted from 111111 to 000000 and then to 42 without being restarted, timer runout has occurred, indicating that 42 microseconds have elapsed since the last interruptible point was reached. A timing diagram of watchdog timer runout is shown in figure 3-47. Flip-flop WDTA is set by WCT1, NWCT2, WCT3, and WCT5. A one at the set output of WDTA causes flip-flop WDTRAC to be set, restarting the counter. At the same time, clock inhibit flip-flop CEINT is de set, and signal STRAP is generated from CEINT, WDTA, and WDTRAC. Signal (S/TRAP) sets flip-flop INTRAP to start a trap sequence, which takes the CPU to location \(X^{\prime} 46\) '.

When flip-flop CEINT is set, clock enable signal CLEN is driven low and the CPU clock is disabled. Since CEINT must be reset by a clock signal, the CPU clock must be started by another signal. In this case the signal is force clock signal FORCL:

FORCL \(=\) STRAP \(1 M C 2 M C\)
Signal FORCL is one of the setting inputs to delay line 1 ; therefore, an ac clock signal is immediately generated. Flip-flop CEINT is reset by this clock.


Figure 3-45. Real-Time Clock, Simplified Diagram



Figure 3-47. Watchdog Timer Runout, Timing Diagram

The watchdog timer is inhibited under the following conditions: (See figure 3-47.)
a. The continuous clock is disabled by placing the CLOCK MODE switch in the center position (KSC true).
b. The COMPUTE switch is set to IDLE (NKRUN true).
c. The WATCHDOG TIMER switch is placed in the OVERRIDE position (KWDTR true).
d. The CPU is in PCP phase PCPi, PCP3, PCP4, PCP5, or PCP6 (PCPACT true).
e. The COMPUTE switch is placed in RUN in PCP2 (KRUN and PCP2 true).

\section*{3-28 Memory Protection}

The memory protection feature prevents alteration of specified areas of address in memory. The program is subjected to memory protection in both master and slave modes. Memory locations are protected in groups of addresses referred to as pages. Each page contains 512 memory locations.

A 2-bit write lock code for each page of core memory is stored on a set of four FT25 fast access memory modules. There are 256 of these write locks. The association of the write locks with the pages of memory addresses may be represented as shown in figure 3-48. During memory access, two flip-flops designated the write key, bits 3 and 4 of program status doubleword 2, are compared with the write lock bits for the memory page being addressed. The write locks and write key are interpreted as shown in table 3-8.

Table 3-8. Memory Protection Functions
\begin{tabular}{|c|c|c|}
\hline Write Lock & Write Key & Protection \\
\hline 00 & X X & Write access permitted independent of key value \\
\hline X X & 00 & Write access permitted independent of lock value \\
\hline 01 through 11 & \begin{tabular}{l}
\[
01
\] \\
through 11
\end{tabular} & Write access permitted only if lock value matches key value \\
\hline
\end{tabular}


901060A. 31303

Figure 3-48. Write Lock Registers

If an instruction attempts to write into a protected memory page, the trap flip-flop is set and a trap sequence is entered.

The actual organization of the write lock bits in the SDS 304 integrated circuit memory elements on an FT25 module is shown in figure 3-49, using the first FT25 as an example. The memory elements on the left half of the diagram contain the write locks for pages 0 through 1F; those on the right half contain the write locks for pages 20 through 3 F , for a total of 128 bits, or 64 write locks, on one module. Only the first, second, and last bits in each memory element are shown in the diagram.

LOADING THE WRITE LOCKS. A move to memory control instruction with a one in bit 14 transfers the write locks in core memory, referred to in the reference manual as the memory lock control image, from core memory to the memory protection registers. The instruction sequence is described in the move to memory control opcode description. The data is first placed in the C -register, then transferred to the A-register. From the A-register the memory lock control image is transferred a byte at a time by means of the sum bus onto the write lock data lines. The equations are:
```

W/LK0/I-W/LK0/7 = S0-S7
W/LK3/1-W/LK3/7 = S0-S7

```

The data is shifted left in the A-register eight bits at a time to align it with sum bus bits 0 through 7 .

The individual bits in the memory elements are selected by address signals generated from the P-register with the equations
\[
\begin{aligned}
& \text { L/LKO/3 }=P 18 \\
& \text { L/LKO/4 }=P 19 \\
& \text { L/LKO/5 }=P 20
\end{aligned}
\]
for the first FT25 module. The modules are selected by decoding P-register bits P 15 and P16, inputs to the AND gates in figure 3-49. The two halves of the module are selected by P -register bit 17 as shown in the figure.

The write lock clock signal is generated from a write lock signal LOCKW and a private memory clock signal with the equation
\[
\begin{aligned}
\text { K/LKO-K/LK3 } & =\text { LOCKW CK } \\
S / \text { LOCKW } & =\text { FUMMC }[P H 3+\text { PH6 } N(B C=1)]
\end{aligned}
\]
where FUMMC is the move to memory control function.


USING THE WRITE LOCKS. To read the memory protection register outputs, a module of write lock registers, a control line for half the module, and one bit in each of the eight memory elements are addressed by P-register outputs P15 through P20, as shown in figure 3-49. A one on the control line allows outputs LOCK0 through LOCK7 to be sensed. P-register bits P21 and P22 are decoded to select one of four 2-bit codes in the half module of write locks, as shown in figure 3-50. The outputs of the decoding circuit, LCKO and LCKI, contain the write lock stored with the selected page address.

A mismatch of a write lock and the write key generates an \(A B O\) signal, as shown below:
\begin{tabular}{cc} 
Write Lock & Write Key \\
\hline 01 & 1 X \\
10 & \(\times 1\) \\
\(1 \times\) & \(0 \times\) \\
XI & X0
\end{tabular}

The logic equation for the \(A B O\) signal is as follows:
```

ABO = ABO/1 ABO/2
ABO/2 = (LCKOWKI + LCKI WKO)
N(LCKO LCKI WKO WKI)
ABO/1 = [ABO/1 (R/DPL)+ABOT MBXS
NPCPACT NIOACT NINTRAP
N(FAIO PH3) ] NCROSSADD

```

Signal \(A B O\) sets flip-flop TRAP, and a trap sequence is entered to take the program to trap location \(X^{\prime} 40^{\prime}\). An \(/ A B O C /\) signal is sent to core memory to prevent writing into the addressed location.

INHIBITING MEMORY PROTECTION. Memory protection is inhibited by disabling the signal \(A B O\) under the following conditions:
a. The CPU is in phase PCP1, PCP3, PCP4, PCP5, or PCP6 (PCPACT true).
b. Integral I/O operation in process (IOACT true).
c. Trap or interrupt in effect (INTRAP true).
d. Writing into memory location 20 during I/O operation (FAIO PH3 true).
e. Crossover in effect (CROSSADD true).


Figure 3-50. Write Lock Addressing

\section*{3-29 Traps}

GENERAL. The primary use of the trap system is detection of program errors. A trap indication results from a condition such as nonexistent instruction, addressing a nonexistent memory location, watchdog timer runout, or an instruction calling for floating point operation when the option is not included in the system. Unless a power-on or power-off interrupt has been detected, a trap operation has priority over any interrupt. The detection of a trap condition causes the execution of a trap instruction in a specified location in memory. The trap instruction is executed in place of the next instruction in normal sequence.

Trap operations are also used to simulate instructions not included in the system logic. In such cases, a call instruction (CAL1, CAL2, CAL3, or CAL4) causes the program to
trap to a specified location, from which a branch is made to a subroutine to carry out the desired operation.

Trap operations are controlled by interrupt/trap flip-flops INTRAP, INTRAP1, and INTRAP2, and are distingui shed from interrupt operations by flip-flop TRAP, which is set during trap operations. A trap sequence may be entered in the first clock cycle following the end phase of the instruction in process, but most frequently takes place before the instruction is completed. During the trap sequence, the address of the next instruction in sequence is stored, and the trap address associated with the trap signal received is presented to memory for access. The program then branches to the memory address stored in the trap location. The conditions that result in trap operations are listed in the Sigma 5 Computer Reference Manual, along with the corresponding assigned trap locations in core memory, the time of occurrence, and special actions. An outline of the trap sequence is presented in table 3-9.

Table 3-9. Trap Sequence
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline \multirow[t]{5}{*}{Pre-liminary} & Set four flip-flops (TRAP, INTRAP, INTRAP1, and INTRAP2) to establish trap condition & \begin{tabular}{l}
S/TRAP \\
(S/TRAP) \\
R/TRAP \\
(R/TRAP) \\
S/INTRAP \\
(S/INTRAP) \\
R/INTRAP \\
S/INTRAPI \\
R/INTRAPI \\
(R/INTRAPI) \\
S/INTRAP2 \\
(S/INTRAP2) \\
R/INTRAP2
\end{tabular} & \[
\begin{aligned}
& =(S / \text { TRAP }) \text { NRESET } \\
& =\text { Indication of trap condition } \\
& =(R / \text { TRAP }) \\
& =\text { RESET + FAPSD PH5 } \\
& =(S / \text { INTRAP }) \text { NRESET } \\
& =(S / \text { TRAP }) \text { NINTRAP } \ldots+\ldots \\
& =(R / \text { INTRAP })=(R / T R A P)+\ldots \\
& =(S / \text { INTRAP }) \text { NRESET } \\
& =(R / \text { INTRAPI }) \\
& = \\
& =\text { RESET }+ \text { NINTRAP2 } \\
& =(S / I N T R A P 2) \text { NRESET } \\
& =(S / I N T R A P)+\text { INTRAPI } \\
& = \\
& \text { NINTRAP2 }
\end{aligned}
\] & True (S/TRAP) signal distinguishes trap condition from interrupt condition and is generated during preparation phases or execution phases of instructions \\
\hline & Inhibit reset of flip-flop NPREI & \begin{tabular}{l}
S/NPREI \\
(S/PRE1) \\
NPREIEN \\
R/NPREI
\end{tabular} & \[
\begin{aligned}
& =\quad \text { N(SPREI }) \\
& =\quad \text { PREIEN PHIO }+\ldots \\
& =(S / T R A P)+\ldots \\
& =\cdots
\end{aligned}
\] & Entry into PREP phase of subsequent instruction inhibited by true (S/TRAP) signal \\
\hline & \multirow[t]{3}{*}{\begin{tabular}{l}
Enable CLEAR signal \\
If watchdog timer runout trap, direct set CEINT
\end{tabular}} & CLEAR & \(=(S / I N T R A P)+\ldots\) & \multirow[t]{3}{*}{\begin{tabular}{l}
Clear selected flip-flops \\
CPU clock inhibited while CEINT set
\end{tabular}} \\
\hline & & F/CEINT & \[
\begin{aligned}
= & (F / C E I N T)=\text { WDTA } \\
& N(1 M C 2 M C) \text { NTRAP }
\end{aligned}
\] & \\
\hline & & R/CEINT & \(=\quad .\). & \\
\hline
\end{tabular}
(Continued)

Table 3-9. Trap Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{R} \\
& \mathrm{~A} \\
& \mathrm{P} \\
& 1 \\
& \\
& \mathrm{I} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{R} \\
& \mathrm{~A} \\
& \mathrm{P} \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
Clock enable for reset of CEINT (required only for watchdog timer runout trap) \\
\((\mathrm{P} 15-\mathrm{P} 31) \longrightarrow(\mathrm{B} 15-\mathrm{B} 31)\) \\
Reset flip-flop BRP \\
Reset flip-flop INTRAP2 \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Clock pulse to delay line generated by STRAP signal and timing signals \\
Address of next instruction in normal sequence of program \\
Indicates that address of next instruction in sequence is in the Bregister \\
Enable complete cycle of data release if \(M R Q\) set before trap
\end{tabular} \\
\hline \[
\begin{aligned}
& I \\
& N \\
& T \\
& R \\
& A \\
& P \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Enable clock if NMRC \\
Sustain B15 \\
Set P25 \\
Transfer (TR28-TR31) \(\longrightarrow\) (P28-P31) \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Reset flip-flop INTRAPI \\
Set flip-flop INTRAP2
\end{tabular} & \begin{tabular}{rl} 
CLEN & \(=\) DRQ NMRC NRESET/F \(+\ldots\) \\
S/B15 & \(=(S / B 15)+\ldots\) \\
\((S / B 15)\) & \(=B 15\) NBRP INTRAP1 \(+\ldots\) \\
R/B15 & \(=\) INTRAP1 \(+\ldots\) \\
S/P25 & \(=\) PXTR \(+\ldots\) \\
PXTR & \(=\) INTRAP1 NINTRAP2 TRAP \\
R/P25 & \(=\) PX \(+\ldots=\) INTRAP1 \\
& \(=\) NINTRAP2 \(+\ldots\) \\
S/MRQ & \(=(S / M R Q / 2)+\ldots\) \\
\((S / M R Q / 2)\) & \(=\) INTRAP1 NINTRAP2 \(+\ldots\) \\
R/MRQ & \(=\cdots\) \\
S/DRQ & \(=(S / D R Q)\) NCLEAR \\
\((S / D R Q)\) & \(=(S / M R Q / 2)+\ldots\) \\
\(R / D R Q\) & \(=\cdots\) \\
R/INTRAP1 & \(=\) NINTRAP2 \\
S/INTRAP2 & \(=I N T R A P 1\) NINTRAP2 \(+\ldots\)
\end{tabular} & \begin{tabular}{l}
\(M R C\) set if \(M R Q\) set \\
Prevent reset of B15 if set \\
Store address of trap instruction (40 through 44, 46, 48 through 4B) \\
Request for core memory cycle \\
Inhibit transmission of CPU clock until data release from core memory
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-9. Trap Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{R} \\
& \mathrm{~A} \\
& \mathrm{P} \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
\((\) MBO-MB31) \(\longrightarrow(C O-C 31)\) \\
\((C 0-C 31) \longrightarrow(D 0-D 31)\) \\
\((\mathrm{CO}-\mathrm{C} 31) \longrightarrow(\mathrm{O} 0-\mathrm{O} 7)\) \\
\((\mathrm{C} 8-\mathrm{Cl} 1) \longrightarrow(\mathrm{R} 28-\mathrm{R} 31)\) \\
Reset flip-flop NPREI \\
Reset flip-flop INTRAP2 \\
Reset flip-flop inAr \\
Rese flip-flop INTRAP \\
Trap sequence ended
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =/ D G / \\
(S / \text { SXD }) & =\text { NINTRAP1 INTRAP2 }+\ldots \\
\text { OXC } & =\text { NINTRAP1 INTRAP2 }+\ldots \\
\text { RXC } & =\text { NINTRAP1 INTRAP2 }+\ldots \\
\text { S/NPRE1 } & =\text { N(S/PRE1 }+\ldots \\
(S / \text { PRE1 }) & =\text { NINTRAP1 INTRAP2 } \\
\text { R/NPRE1 } & =\cdots \\
\text { R/INTRAP2 } & =\cdots \\
& =(\mathbb{K} / \text { TRAP) } \\
\text { R/TRAF } & =\text { FAPSD PH5 }+\ldots \\
(R / \text { TRAP }) & =(R / \text { INTRAP }) \\
\text { R/INTRAP } & =(R / T R A P)+\ldots \\
(R / \text { INTRAP }) & =.
\end{aligned}
\] & \begin{tabular}{l}
Extract addressed word and store for execution of instruction (XPSD) \\
Enable entry into PREP phase \\
Exit from TRAP at PH5 of XPSD instruction
\end{tabular} \\
\hline
\end{tabular}

IRAP SEQUENCE. The trap sequence is illustrated in figure 3-51. When signal ( \(S /\) TRAP) is true, flip-flops TRAP, INTRAP, INTRAP1, and INTRAP2 are set. At the same time, one of the codes listed in table 3-10 is stored in the trap accumulator register (TRACC1 through TRACC4), and the least significant hexadecimal digit of the trap address is stored in the trap address register (TR28 through TR31). The controlling equations are listed in the paragraphs describing trap conditions.

After the address of the next instruction in normal sequence is transferred from the P -register to the B -register, and BRP is reset, the trap circuits enter the INTRAPI phase. The least significant hexadecimal digit of the trap address is transferred from the trap address register to the least significant flip-flops of the P-register.
```

S/P28 = TR28 PXTR + ...
PXTR = INTRAP1 NINTRAP2 TRAP + ...
(R/P28-R/P31) = PX + ... = INTRAP1 NINTRAP2
S/P29 = TR29 PXTR + ...
S/P30 = TR30 PXTR + ...
S/P31 = TR31 PXTR + ...

```

Table 3-10. Trap Codes and Address Digits
\begin{tabular}{|c|c|c|}
\hline Cause of Trap & \begin{tabular}{l}
Trap Accumulator Register \\
(TRACCI-TRACC4)
\end{tabular} & \[
\begin{aligned}
& \text { Trap Address* } \\
& \text { Register } \\
& \text { (TR28-TR31) }
\end{aligned}
\] \\
\hline Abort & 0001 & 0000 \\
\hline Watchdog timer runout & 0000 & 0110 \\
\hline Floating point fault & 0000 & 0100 \\
\hline Fixed point overflow & 0000 & 0011 \\
\hline Privileged instruction & 0010 & 0000 \\
\hline Nonexistent memory address & 0100 & 0000 \\
\hline Not implemented & 0000 & 0001 \\
\hline Illegal & 1000 & 0000 \\
\hline Stack fault & 0000 & 0010 \\
\hline \(\left.\begin{array}{l}\text { CAL1 instruction } \\ \text { CAL2 instruction } \\ \text { CAL3 instruction } \\ \text { CAL4 instruction }\end{array}\right\}\) & \((\mathrm{R} 28-\mathrm{R} 31)^{\dagger}\) & \(\left\{\begin{array}{l}1000 \\ 1001 \\ 1010 \\ 1011\end{array}\right.\) \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
*Stores least significant hexadecimal digit of trap location \\
\({ }^{\dagger}\) Contents of (R28-R31) transferred to (TRACC1-TRACC4)
\end{tabular}}} \\
\hline & & \\
\hline
\end{tabular}


Figure 3-51. Trap Sequence, Flow Diagram

The most significant hexadecimal digit (4) is established by setting P25. Flip-flops MRQ and DRQ are set to permit access to memory during the INTRAP2 phase. The XPSD instruction stored in memory is placed in the \(\mathrm{D}-, \mathrm{O}-\), and \(R\)-registers, and the trap address register is cleared.
\[
(R / T R 28-R / T R 31)=(R / T R)=\text { NINTRAP1 INTRAP2 }+\ldots
\]

During execution of the XPSD instruction, the 17-bit instruction address is decremented by one before storage in memory. This operation is required to reduce the address, which was previously incremented by one. The code stored in the trap accumulator register is transferred to the trap address register.
\begin{tabular}{rl} 
S/TR28 & \(=\) NSTRAP \((S /\) TR28 \()+\ldots\) \\
\((S / T R 28)\) & \(=\) TRACC1 FAPSD PH1 \\
S/TR29 & \(=\) NSTRAP (S/TR29) \(+\ldots\) \\
\((S / T R 29)\) & \(=\) TRACC2 FAPSD PH1 \\
S/TR30 & \(=\) NSTRAP \((S / T R 30)\) \\
\((S / T R 30)\) & \(=\) TRACC3 FAPSD PH1 \(+\ldots\) \\
S/TR31 & \(=\) NSTRAP (S/TR31) \\
\((S / T R 31)\) & \(=\) TRACC4 FAPSD PH1 \(+\ldots\)
\end{tabular}

Signal NSTRAP is true unless a watchdog timer runout has occurred.

If bit 9 of the XPSD instruction (now in R29) is a one, the code is transferred from the trap address register to the least significant bits of the A-register.
\begin{tabular}{rl} 
S/A28 & \(=\) TR28 AXTR \(+\ldots\) \\
AXTR & \(=\) FAPSD 07 PH3 TRAP R29 \\
S/A29 & \(=\) TR29 AXTR \(+\ldots\) \\
R/A30 & \(=\) TR30 AXTR \(+\ldots\) \\
S/A31 & \(=\) TR31 AXTR \(+\ldots\)
\end{tabular}

This number is added to the contents of the D-register and stored in the P -register during PH4. The number is also retained in the trap accumulator register so that during PH4 it is merged with the existing condition code (S0 through S3) to form a new condition code.
```

S/CCl = (S/CCl/3) + SO CCXS/0 + ...
(S/CCl/3)}=(S/CCl/I)+= CCXTRACC TRACCI
+ ...
CCXTRACC = FAPSD 07 PH4 TRAP
CCXS/O = PSWIXS + ... = FAPSD PH4 + ...
S/CC2 = CCXTRACC TRACC2 + SI CCXS/0
+...
S/CC3 = CCXTRACC TRACC3 + S1 CCXS/0
S/CC4 = CCXTRACC TRACC4 + S3 CCXS/0
+...
(R/CCl-R/CC4) = CCXS/0 +...

```

During phase 5 of the XPSD instruction, the trap accumulator register and the trap address register are cleared.
\[
\begin{aligned}
(R / T R A C C 1-R / T R A C C 4)= & (R / T R A C C)= \\
& \text { FAPSD } \\
& \text { PH5 }+\ldots \\
(R / T R 28-R / T R 31)=(R / T R)= & (R / T R A C C / 1)+\ldots \\
& =\text { FAPSD PH5 }
\end{aligned}
\]

The trap sequence is terminated at the same time.
IRAP CONDITIONS. The conditions for entering the trap sequence are represented by the inputs to signal ( \(S /\) TRAP).
```

(S/TRAP) = ABO (Abort)

+ STRAP (Watchdog timer runout)
+ FAFL NRW ENDE NINTRAP
(Floating point)
+ FACAL PHI (Call)
+ ENDE AM CC2 OVERIND
(Fixed point overflow)
+ FAPRIV NMASTER PRETR NINTRAP
(Privileged)
+ ADNH NIOACT (Address not here)
+ FANIMP PRETR (Not implemented)
+ FAILL PRETR (Illegal)
+ FAST PH2 SW1 NSW5 (Stack)
+ FAST PH2 SW3 NSW6 (Stack)

```

Figure 3-52 indicates all opcodes that might generate a true (S/TRAP) signal. Opcodes for which no operation is defined unconditionally generate a true ( \(S / T R A P\) ) signal. Some opcodes generate a true ( \(S / T R A P\) ) signal only for selected conditions. For example, an immediate instruction (FAIM) with an indirect address bit (IA) equal to one will cause a trap sequence. Conditions such as watchdog timer runout or addressing nonexistent locations are not associated with particular opcodes.

Call Instructions. The four call instructions (CALI, CAL2, CAL3, and CAL4) cause the computer to trap to location \(X^{\prime} 48^{\prime}, X^{\prime} 49^{\prime}, X^{\prime} 4 A^{\prime}\), and \(X^{\prime} 4 B^{\prime}\), respectively.

For the CALI instruction (opcode 04), only TR28 is set.
\[
\begin{aligned}
& S / T R 28=\text { FACAL PHI NTRAP NSTRAP }+\ldots \\
& (R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots
\end{aligned}
\]

For the CAL2 instruction (opcode 05), TR28 and TR31 are set.
```

S/TR31 = NSTRAP (S/TR31)
(S/TR3I) = FACAL PHI NTRAP NSTRAP O7 + ...

```

For the CAL3 instruction (opcode 06), TR28 and TR30 are set.
```

S/TR30 = NSTRAP (S/TR30) + ...
(S/TR30) = FACAL PHI NTRAP NSTRAP O6

```

For the CAL4 instruction (opcode 07), TR28, TR30, and TR31 are set, since inputs to all three flip-flops are true.


Figure 3-52. Operation Codes Resulting in Trap

The contents of R28 through R31 are stored in the trap accumulator register as the address code is stored in the trap address register.
\[
\begin{aligned}
\mathrm{S} / \text { TRACCI }= & \text { FACAL PHI NTRAP NSTRAP R28 } \\
& +\ldots
\end{aligned}
\]
\[
(R / T R A C C 1-R / T R A C C 4)=(R / T R A C C)=(S / T R A P)
\]

S/TRACC2 \(=\) FACAL PHI NTRAP NSTRAP R29
\(+\ldots\)
S/TRACC3 \(=\) FACAL PHI NTRAP NSTRAP R30 +...

S/TRACC4 \(=\) FACAL PHI NTRAP NSTRAP R31 \(+\ldots\)

This code is transferred to the trap address register during the XPSD instruction. If bit 9 of the XPSD instruction is a one, it is added to the contents of the D-register and merged with the contents of the trap accumulator register to set condition code flip-flops CC1 through CC4.

Push-Down Stack Limit Instructions. During the execution of any stack-manipulating instruction, words are either added to or removed from the stack. In either case, the space count fields of the stack pointer doubleword are tested before moving any words. If the execution of the instruction would cause the space count to become less than zero or greater than \(\left(2^{15}-1\right)\), the instruction is aborted with memory and register unchanged; then, if bit 32 (TS) of the stack pointer doubleword is zero, the CPU traps to location X'42'。
```

(S/TRAP) = FAST PH2 SW1 NSW5 + ...

```

If execution of the instruction would cause the word count to become less than zero or greater than (215-1), the instruction is aborted with memory and registers unchanged; then, if bit 48 (TW) of the stack pointer doubleword is a zero, the CPU traps to location \(X^{\prime} 42^{\prime}\).
\[
\begin{aligned}
(S / T R A P) & =\text { FAST PH2 SW3 NSW6 + ... } \\
\text { FAST } & =\text { FAST/A }+ \text { FUMSP } \\
\text { FAST/A } & =\text { OU0 O4 NO5 (PLW, PSW, PLM, PSM) } \\
\text { FUMSP } & =\text { OU1 OL3 (MSP) }
\end{aligned}
\]

When a trap is caused by a stack fault, the trap accumulator register is cleared.
\[
\begin{aligned}
(R / T R A C C I-R / T R A C C 4)= & (R / T R A C C)=(S / T R A P) \\
& +\ldots
\end{aligned}
\]

The least significant hexadecimal digit is set to 2 by setting TR30.
\[
\begin{aligned}
S / T R 30= & \text { NSTRAP }(S / T R 30)+\ldots \\
(S / T R 30)= & \text { FAST PH2 SW1 NSW5 } \\
& + \text { FAST PH2 SW3 NSW6 }+\ldots \\
(R / T R 28-R / T R 31)= & (R / T R)=(S / T R A P)+\ldots
\end{aligned}
\]

Therefore, a stack fault causes a trap to location \(X^{\prime} 42^{\prime}\) with a code of 0000 .

Floating Point Fault. A floating point fault is detected after the operation called for by the instruction code is performed, but before any results are actually loaded in to the general registers. If no error is detected, signal (S/RW/FP) from logic in the floating-point box sets flipflop RW.
\[
\begin{aligned}
\mathrm{S} / \mathrm{RW} & =(\mathrm{S} / \mathrm{RW} / 1) \\
(\mathrm{S} / \mathrm{RW} / 1) & =(\mathrm{S} / \mathrm{RW} / \mathrm{FP})+\ldots \\
\mathrm{R} / \mathrm{RW} & =\cdots
\end{aligned}
\]

This signal may be generated during floating point operations, as described elsewhere in this manual:

\section*{Opcodes Phase Reference}

FAS, FSS, FAL, FSL
CPU PH7, box PH9
Table 3-65
FAS, FSS, FAL, FSL CPU PH8, box PH 10 Table 3-65

FMS, FML CPU PH8, box PH 10 Table 3-66
FDS, FDI
FDS, FDL
CPU PH7, box PH: Table 3-67
CPU PH8, box PH 10 Table 3-67

If RW is not set during floating point operations, a trap occurs during the end phase of the CPU, and the trap accumulator register is cleared:
\[
\begin{aligned}
(S / \text { TRAP })= & \text { FAFL NRW ENDE NINTRAP }+\ldots \\
\text { FAFL }= & \text { NOI O3 O4 O5 } \\
(R / \text { TRACCI-R/TRACC4 })= & (R / \text { TRACC })=(S / \text { TRAP }) \\
& +\ldots
\end{aligned}
\]

The least significant hexadecimal digit is set to 4 by setting TR29 and resetting TR28, TR30, and TR31.
\[
\begin{aligned}
& S / T R 29=F A F L \text { NRW PH10 }+\ldots \\
& (R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots
\end{aligned}
\]

Therefore, a floating point fault causes a trap to location \(X^{\prime} 44\) ' with a code of 0000 .

When a trap is caused by a floating point fault, the trap accumulator register is cleared.
\[
(R / T R A C C 1-R / T R A C C 4)=(R / T R A C C)=(S / T R A P)+\ldots
\]

The least significant hexadecimal digit is set to 4 by setting P29.
\[
\text { S/TR29 }=\text { FAFL NRW PH } 10
\]

Therefore, a floating point fault causes a trap to location \(X^{\prime} 44\) ' with a code of 0000 .
\[
(R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots
\]

Nonexistent Memory Address. Any attempt to access a nonexistent memory address causes a trap to location \(X^{\prime} 40^{\prime}\) at the time of the request for memory service.
```

(S/TRAP) = ADNH NIOACT + ...
F/ADNH = ADNHL (Direct set)
ADNHL = ADNHL NACCL/1 + DRQ/1 (NAH AHCL)
R/ADNH = (R/ADNH)
(R/ADNH) = NIOACT + IOPHI SWII

```

Flip-flop ADNH is direct set after the memory has had sufficient time to recognize the address. If the internal I/O is not active, (NIOACT) the trap sequence is initiated.
When a trap is caused by addressing a nonexistent memory location, the trap accumulator register is set to 0100 by setting TRACC2.
```

S/TRACC2 = NTRAP NSTRAP ADNH TRACC2 INH + . .
TRACC2 INH= N(FAILL PRETR) N(FANIMP PRETR)
(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + ...

```

The least significant hexadecimal digit is set to 0 .
\[
(R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots
\]

Therefore, a nonexistent memory trap causes a trap to location \(X^{\prime} 40^{\prime}\) with a code of 0100 .

Nonexistent Instructions. Any instruction on Sigma 5 that is neither standard nor optional is defined as nonexistent. This classification includes immediate addressing instructions that are indirectly addressed. If the execution of a nonexistent instruction is attempted, the CPU traps to location \(X^{\prime} 40^{\prime}\) at the time the instruction is decoded.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{\((S /\) TRAP \()=\) FAILL PRETR \(+\ldots\)} \\
\hline S/PRETR = & \multicolumn{2}{|l|}{NANLZ PREI} \\
\hline R/PRETR = & \multicolumn{2}{|l|}{...} \\
\hline FAILL & \multicolumn{2}{|l|}{IA FAIM (Immediate instruction with indirect hit)} \\
\hline . & \multicolumn{2}{|l|}{+ FUMMC N(NDI2 ND13 D14) (Move to memory control with invalid X code)} \\
\hline & + OU2 O4 NO5 NO6 & \((28,29)\) \\
\hline & + OUl NO4 O5 O6 & \((16,17)\) \\
\hline & + OU7 NO4 O5 O6 & \((76,77)\) \\
\hline & + OU2 NO4 O5 O6 & \((26,27)\) \\
\hline & + OU7 O4 & (78 through 7F) \\
\hline & + O1 NO3 NO4 NO5 & (40 through 43, 60 through 63) \\
\hline & \[
\begin{aligned}
& + \text { OU0 NO4 NO5 } \\
& \text { NFALCF }
\end{aligned}
\] & (00, 01, 03) \\
\hline & + OU5 OL9 & (59) \\
\hline & + OL4 O3 NFABYTE & (14, 34, 54) \\
\hline & + FAILL/1 & \\
\hline \multirow[t]{2}{*}{FAILL/1 \(=\)} & O4 O5 O1 O3 & (5C through 5F, 7C through 7F) \\
\hline & \[
\begin{aligned}
& +\mathrm{O} 4 \mathrm{O} 5 \mathrm{NO} 3 \mathrm{NO} 6 \\
& \text { NO1 }
\end{aligned}
\] & \[
\begin{aligned}
& (0 C, 0 D, 2 C, \\
& 2 D)
\end{aligned}
\] \\
\hline
\end{tabular}

When a trap is caused by attempted execution of an illegal instivation, the trap accumulator register is set to 1000 b; setting TRACCI.
```

S/TRACCl = FAILL PRETR NTRAP NSTRAP + ...
(R/TRACCl-R/TRACC4) = (R/TR) = (S/TRAP) + ...

```

The least significant hexadecimal digit is set to 0.
```

(R/TR28-R/TR31) = (R/TRACC) = (S/TRAP) + ...

```

Therefore, attempted execution of an illegal instruction causes a trap to location \(X^{\prime} 40^{\prime}\) with a code of 1000.
Privileged Instructions. Privileged instructions can be implemented only by a CPU operating in the master mode, as indicated by flip-flop NMASTER. If this flip-flop, which is part of the program status doubleword (PSD), is set, privileged instructions cannot be implemented, but cause a trap to location \(X^{\prime} 40^{\prime}\) at the time of instruction decoding.
```

$(S / T R A P)=$ FAPRIV NMASTER PRETR NINTRAP $+\ldots$
FAPRIV $=04 \mathrm{O} 5 \mathrm{NO}$
S/PRETR = NANLZ PREI
R/PRETR $=\ldots$
S/NMASTER $=$ S8 PSWIXS (Load bit 8 of PSD)
R/NMASTER $=$ PSWIXS

```

The privileged instructions are LPSD, XPSD, WAIT, LRP, SIO, TIO, TDV, HIO, RD, WD, AIO, and MMC.

When a trap is caused by attempted execution of a privileged instruction by a CPU operating in the slave mode, the trap accumulator register is set to 0100 by setting TRACC3.
```

S/TRACC3 = FAPRIV NMASTER PRETR NTRAP
NSTRAP + ...
(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + ...

```

The least significant hexadecimal digit is set to 0.
\[
(R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots
\]

Therefore, a privileged instruction trap causes a trap to location \(X^{\prime} 40\) ' with a code of 0100.

Unimplemented Instructions. Unimplemented instructions consist of all floating point instructions. If the floating point option is not included in the CPU, any floating point opcode generates an (S/TRAP) signal and causes a trap to location \(X^{\prime} 4 l^{\prime}\) at the time of instruction decode.

\section*{\((S / T R A P)=\) FANIMP PRETR}

FANIMP \(=\) NO1 O3 O4 O5 NFPOPTION
NFPOPTION = Floating-point option not installed
The floating point opcodes are FSL, FAL, FDL, FML, FSS, FAS, FDS, and FMS.

When a trap is caused by an unimplemented instruction, the trap accumulator register is cleared.
\((R / T R A C C 1-R / T R A C C 4)=(R / T R A C C)=(S / T R A P)+\ldots\)

The least significant hexadecimal digit is set to 0001 by setting TR3!.
```

$\mathrm{S} /$ TR31 $=$ NSTRAP $(\mathrm{S} /$ TR31)
$(S / T R 31)=F A N I M P+\ldots$
$(R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots$

```

Therefore, an unimplemented instruction trap causes a trap to location \(X^{\prime} 41^{\prime}\) with a code of 0000 .

Fixed Point Overflow Instructions. Fixed point overflow can occur for the LCW, LAW, LCD, LAD, AI, AH, AW, AD, SH, SW, SD, DH, DW, AWM, MTH, and MTW instructions. Except for the DH and DW instructions, execution is allowed to proceed to completion. For DH and DW, the instruction execution is aborted without changing any register. If the trap mask (AM) is a one, the CPU traps to location \(X^{\prime} 43^{\prime}\) instead of executing the next instruction in sequence.
\[
\begin{aligned}
& (S / T R A P)=\text { ENDE AM CC2 OVERIND }+\ldots \\
& S / A M=\text { SII PSWIXS (Set when PSD stored) } \\
& \text { R/AM }=\text { PSWIXS } \\
& \mathrm{S} / \mathrm{CC} 2=(\mathrm{S} 15+\mathrm{S} 16) \mathrm{PROBOVER} / \mathrm{H} \\
& +(S 00+50) \text { PROBOVER } \\
& \text { + FADIV PH4 + ... } \\
& \text { R/CC2 }=\text { (After exit from trap) } \\
& \text { OVERIND = FADIV + OVERIND/1 } \\
& \text { FADIV = FUDW NR31 + FADIVH (DW, DH) } \\
& \text { S/OVERIND/1 = PROBOVER + PROBOVER/H } \\
& \text { R/OVERIND/1 = CLEAR } \\
& \text { PROBOVER/H }=\text { FAMT PH2 NINTRAP OU5 } \\
& \text { (MTW, MTH) } \\
& \text { PROBOVER = FUAWM (PHI + PH3) (AWM) } \\
& + \text { FALOAD/C (PHI + PH3) NOI } \\
& \text { (LCD, LCW) } \\
& \text { + FALOAD/A PH4 (LAD, LAW) } \\
& \text { + FALOAD/A PH2 NO1 } \\
& \text { + FAARITH (PHI + PH3) (AD, AI, AW, } \\
& \text { AH, SD, SW, SH) } \\
& \text { + FAMT PH2 NINTRAP (MTW, MTH, } \\
& \text { MTB) }
\end{aligned}
\]

An overflow resulting from a division instruction is detected before the instruction is executed; therefore, the divide instruction which would cause an overflow is aborted. An addition with the addend and augend having like signs, or a subtraction with a minuend and subtrahend having unlike signs, can cause an overflow.

When a trap is caused by a fixed point overflow fault, the trap accumulator register is cleared.
\[
(R / T R A C C 1-R / T R A C C 4)=(R / T R A C C)=(S / T R A P)+\ldots
\]

The least significant hexadecimal digit is set to 3 by setting TR30 and TR31.
```

S/TR30 $=$ NSTRAP (S/TR30) $+\ldots$
$(S / T R 30)=$ OVERIND PH10 AM CC2 $+\ldots$
S/TR31 $=$ NSTRAP $(S / T R 31)+\ldots$
$(S / T R 31)=$ OVERIND PHIO AM CC2 $+\ldots$
$(R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots$

```

Therefore, a fixed point overflow fault causes a trap to location X'43' with a code of 0000.

Memory Write-Protection Violation. A memory protection violation occurs when any instruction attempts to alter write-protected memory and the correct write key is nonzero and does not match the write lock for the memory page. When a memory protection violation occurs, the CPU aborts execution of the current instruction (without changing protected memory) and traps to location \(X^{\prime} 40^{\prime}\). The trap occurs before memory access.
```

$(S / T R A P)=A B O+\ldots$
$\mathrm{ABO}=\mathrm{ABO} / 1 \mathrm{ABO} / 2$
$A B O / 1=[(S / A B O / 1) A B O T+\ldots]$ NCROSSADD
$(S / A B O / 1)=M B X S$ NPCPACT NIOACT NINTRAP
N (FAIO PH3)
$\mathrm{ABOT}=\mathrm{DL} 2 / 110$
$\mathrm{ABO} / 2=(\mathrm{LCKO} W K I+\mathrm{LCKI} W K O)$
N(LCKO LCKI WKO WKI)

```

When a trap is caused by a memory write-protection violation, the trap accumulator register is set to 0001 by setting TRACC4.
```

S/TRACC4 = NTRAP NSTRAP ABO + ...
(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP)
+ ...

```

The least significant hexadecimal digit is set to 0 .
\[
(R / T R 28-R / T R 31)=(R / T R)=(S / T R A P)+\ldots
\]

Therefore, a memory write-protection violation causes a trap to location \(X^{\prime} 40^{\prime}\) with a code of 0001.

WATCHDOG TIMER. The watchdog timer (WDT) ensures that the CPU must periodically reach interruptible points of operation in the execution of instructions. An interruptible point is a time during the execution of a program when an interrupt request (if present) would be acknowledged. Interruptible points occur at the end of every instruction and during the execution of some instructions. The WDT measures elapsed time from the last interruptible point. If the maximum allowable time has been reached before the next time that an interrupt could be recognized, the current instruction is aborted and the WDT runout trap is activated. Except for a nonexistent address used with

RD or WD, programs trapped by the WDT cannot (in general) be continued. After a WDT runout, the CPU traps to location \(X^{\prime} 46\) '.

WDT signal STRAP is controlled by a binary counter and control flip-flops.
```

STRAP = WDTA WDTRAC CEINT + ...

```

In the 6-bit binary counter, WCTI represents the most significant bit, and WCT6 represents the least significant bit. The counter is advanced by the \(1-\mathrm{MHz}\) clock signal (1MC).

When a trap is caused by watchdog timer runout, all flipflops of the trap accumulator register are reset.
\[
\begin{aligned}
(R / T R A C C 1-R / T R A C C 4)= & (R / T R A C C)=(S / T R A P) \\
& +\ldots
\end{aligned}
\]

The least significant hexadecimal digit is set to 6 by setting TR29 and TR30.
\[
\begin{aligned}
& S / T R 29=S T R A P+\ldots \\
& S / T R 30=S T R A P+\ldots \\
& (R / T R 28-R / T R 31)=(S / T R A P)+\ldots
\end{aligned}
\]

Therefore, a watchdog timer runout trap causes a trap to location X'46' with a code of 0000 .

\section*{3-30 Interrupts}

GENERAL. The interrupt system provides for a maximum of 237 interrupt levels, of which 13 are internal and 224 are external. The 13 internal interrupt levels include seven standard features (two count-pulse interrupts, a memory parity interrupt, two counter-equals-zero interrupts, an input/output interrupt, and a control panel interrupt) and six optional features (the power-on interrupt, the power-off interrupt, two additional count-pulse interrupts, and two additional counter-equals-zero interrupts). The 224 external interrupts are divided into 14 groups of 16 interrupt levels each. Chassis writing in the CPU divides the internal interrupts into the override group, the counter-equals-zero group, and the input/output group. The override group has priority over all interrupt groups. The priority sequence of all other groups is optional, as described in the Sigma 5 Computer Reference Manual under the Interrupt System heading.
Interrupt Control. Interrupt operations are controlled by logic and by programming. Each of the 237 interrupt levels is assigned a unique memory location to which the CPU branches when the interrupt level is acknowledged. The contents of the memory location are transferred to the CPU. The interrupt location must contain one of the following instructions: modify and test byte (MTB), modify and test halfword (MTH), modify and test word (MTW), or exchange program status doubleword (XPSD). The MTB, MTH, and MTW instructions are single instruction interrupts. The

XPSD instruction transfers control of the CPU to a service iovine stored in memory. The sorvice routine must end with a load program status doubleword instruction (LPSD).

Operation of groups of interrupt levels is controlled by the program status doubleword. If bit 37 is a one, CIF is set, and the count-equals-zero interrupts are inhibited. If bit 38 is a one, II is set, and the input/output interrupts are inhibited. If bit 39 is a one, EI is set, and all external interrupt groups are inhibited. The power-on and power-off interrupts, if installed, are always enabled and armed, and cannot be inhibited. The override interrupts also cannot be inhibited.

The address of the memory location associated with each interrupt level is controlled by signals which indicate that an interrupt level is waiting, enabled, and has priority over other interrupt levels.

Interrupt Levels. Each of the 237 interrupt levels includes an interrupt circuit consisting of three flip-flops. The state of the interrupt circuit indicates the status of the interrupt level. A circuit which is disarmed is effectively removed from the interrupt system. A circuit which is armed is
transferred to the waiting state wher, an event or condition associated with the cirresit is detected. The event or condition may be a power failure, a programmed count sequence, or a control panel operation, as typical examples.) If a circuit in the waiting state is enabled, it causes an interrupt operation to begin when that interrupt level has priority. Priority is established by a combination of signals generated by interrupt circuits and by system cabling. Priority is also controlled by bits 37, 38, and 39 of a program status doubleword (PSD), which in turn are controlled by write direct instructions. An interrupt circuit may be enabled only by a write direct instruction, or by an XPSD or LPSD instruction. When an enabled circuit in the waiting state is acknowledged, it is transferred to the active state. Any number of interrupt circuits may be in the waiting and enabled state, but only one may be in the active state at any one time.

Interrupt Sequence. The interrupt system permits the interruption. Interrupt operations are controlled by interrupt/trap phase flip-flops INTRAP, INTRAP1, and INTRAP2, as sumoperation is usually later resumed from the point of interruption. Interrupt operations are controlled by interrupt/
trap phase flip-flops INTRAP, INTRAP1, and INTRAP2, as summarized in table 3-11 and illustrated in figure 3-53.

Table 3-11. Interrupt Sequence

(Continued)

Table 3-11. Interrupt Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
Pre- \\
limin- \\
ary (Cont)
\end{tabular} & Enable CLEAR signal & CLEAR & & (S/INTRAP) + . . & Clear selected flip-flops \\
\hline \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{R} \\
& \mathrm{~A} \\
& \mathrm{P} \\
& \mathrm{I} \\
& \mathrm{I} \\
& \mathrm{I} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{R} \\
& \mathrm{~A} \\
& \mathrm{P} \\
& 2
\end{aligned}
\] & \begin{tabular}{l}
Set flip-flop CEINT \\
\((\mathrm{P} 15-\mathrm{P} 31) \longrightarrow(\mathrm{B} 15-\mathrm{B} 31)\) \\
Reset flip-flop BRP \\
Reset flip-flop INTRAP2
\end{tabular} & \begin{tabular}{l}
S/CEINT \\
R/CEINT \\
Bn \\
BXP \\
\(B X P / 1\) \\
R/BRP \\
R/INTRAP2
\end{tabular} & & \begin{tabular}{l}
INTRAP1 INTRAP2 NTRAP +... \\
Pn BXP + ... \\
BXPI + ... \\
INTRAPI BRP + ... \\
INTRAPI + ...
\end{tabular} & \begin{tabular}{l}
Inhibits CPU clock during next phase, until action response from interrupt circuits \\
Next instruction in program sequence \\
Indicate next instruction in sequence is in \(B\) register
\end{tabular} \\
\hline \[
\begin{aligned}
& I \\
& N \\
& T \\
& R \\
& A \\
& P \\
& 1
\end{aligned}
\] & \begin{tabular}{l}
Sustain B15 \\
Inhibit CPU clock until ARE \\
(INTO-INT8) \(\longrightarrow\) (P23-P3I) \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Reset flip-flop CEINT \\
Reset flip-flop INTRAPI \\
Set flip-flop INTRAP2
\end{tabular} & \begin{tabular}{l}
S/B15 \\
(S/B15) \\
R/B15 \\
CLEN \\
ARE PXINT PX \\
\(S / M R Q\) \\
(S/MRQ/2) \\
R/MRQ \\
S/DRQ \\
(S/DRQ) \\
R/DRQ \\
R/CEINT \\
R/INTRAPI \\
S/INTRAP2
\end{tabular} & \(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\)
\(=\) & \begin{tabular}{l}
\[
(S / B 15)+\ldots
\] \\
B15 NBRP INTRAPI + ... \\
INTRAPI + ... \\
NCEINT + CEINT ARE +... \\
AIE1 \(1 M C+\ldots\) \\
INTRAP1 NINTRAP2 NTRAP + ... \\
INTRAP1 NINTRAP2 + ...
\[
(S / M R Q / 2)+\ldots
\] \\
INTRAP1 NINTRAP2 + ... \\
(S/DRQ) NCLEAR
\[
(S / M R Q / 2)+\ldots
\] \\
... \\
... \\
NINTRAP2 \\
INTRAPI NINTRAP2 + ...
\end{tabular} & \begin{tabular}{l}
Prevent reset of B15 if set \\
ARE controlled by interrupt sequence \\
Clear P-register and store interrupt address \\
Request for core memory cycle \\
Data request, inhibiting transmission of another clock until data release \\
Enable CPU clock
\end{tabular} \\
\hline \[
\begin{aligned}
& I \\
& N \\
& T \\
& R \\
& A \\
& P \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& (\text { MBO-MB31 }) \longrightarrow(C 0-C 31) \\
& \begin{aligned}
&(C 0-C 31) \longrightarrow(D 0-D 31) \\
&(C 0-C 7) \longrightarrow(O 0-O 7) \\
& C 10 \longrightarrow R 30 \\
& C 11 \longrightarrow R 31
\end{aligned}
\end{aligned}
\] & \begin{tabular}{l}
CXMB \\
(S/SXD) \\
DXC \\
OXC \\
RXC
\end{tabular} & & \begin{tabular}{l}
DG \\
NINTRAP1 INTRAP2 \\
INTRAP2 + ... \\
NINTRAP1 INTRAP2 + ... \\
NINTRAP1 INTRAP2 + ...
\end{tabular} & Extract addressed word and store for execution of instruction (MTB, MTH, MTW, or XPSD) \\
\hline
\end{tabular}

Table 3-11. Interrupt Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{I} \\
& \mathrm{~N} \\
& \mathrm{~T} \\
& \mathrm{R} \\
& \mathrm{~A} \\
& \mathrm{P} \\
& 2 \\
& (\text { Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
Reset flip-flop NPRE1 \\
Reset flip-flop INTRAP2
\end{tabular} & \[
\begin{aligned}
S / \text { NPRE1 } & =N(S / P R E 1)+\ldots \\
(S / \text { PREI }) & =\text { NINTRAP1 INTRAP2 }+\ldots \\
\text { R/NPREI } & =\cdots \\
\text { R/INTRAP2 } & =\cdots
\end{aligned}
\] & Enable entry into PREP phase \\
\hline & \begin{tabular}{l}
If instruction is modify and test, reset INTRAP during phase 9 \\
If count reduced to zero, CNTZREQ during phase 2 \\
If instruction is XPSD, execute service routine, terminate with LPSD unless service routine interrupted
\end{tabular} & \[
\begin{aligned}
\text { R/INTRAP } & =\text { FAMT PHS }+\ldots \\
\text { CNTZREQ } & =\text { SOO31Z FAMT PH2 INTRAP } \\
\text { R/INTRAP } & =\text { FAPSD PH } 5+\ldots
\end{aligned}
\] & Enable interrupt level \\
\hline & Trap sequence ended & & \\
\hline
\end{tabular}

The interrupt/trap phase flip-flops are clocked by CPU ac signals; however, actual control of the phases is in the interrupt circuits, which are clocked by a \(1-\mathrm{MHz}\) clock from the CPU. Synchronization of the clocks is done by disabling the CPU clock until a \(1-\mathrm{MHz}\) clock is received from the interrupt chassis. During the interrupt phases, the next instruction address is stored and the interrupt address associated with the interrupt in progress is received by the CPU for memory access. The general sequence of operations for an interrupt is illustrated in figure 3-54.

The program is executed in normal sequence until an interrupt is detected. A signal generated by the interrupt circuits is sampled at the end of each instruction, during iterated sequences, and during execution of a move to memory control instruction. If any interrupt circuit is
waiting and enabled, is not inhibited, and has priority an interrupt sequence begins.

The contents of the P -register, which contains the address of the next program instruction in normal sequence, are stored in the B-register. The code from interrupt signals INTO through INT8, which is the address of the memory location associated with the interrupt, are stored in the P-register. The CPU then accesses that location in memory, transfers the contents to the C-register, and stores the data in the \(\mathrm{D}-, \mathrm{O}\)-, and R -registers. If the contents of the memory location are not an XPSD, MTB, MTH, or MTW instruction, a program error has occurred, and subsequent operations are meaningless.


Figure 3-53. Interrupt Phases


Figure 3-54. Interrupt Sequence, Flow Diagram
\begin{tabular}{|llllll|}
\hline ISO & IPO & IN0 & ISI & IPI & INI \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ STATE } & NISNIPO & NISINO & NISNIPI & NISINI & REIPI & RO \\
\hline 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
0 & 1 & 1 & 1 & 0 & 1 & 1 & 1
\end{tabular}

Figure 3-55. Power-On and Power-Off Interrupt Circuits, Cycle of Operation

After the XPSD instruction in the interrupt location has been executed, the associated service routine is followed, and the interrupt circuit returns to the armed state.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/ISI & \(=\) & NISNIPO NIPI IBO & S/IPO & \(=\) & \multicolumn{3}{|l|}{ISO IBO + RESET} \\
\hline IBO & & AIB LEVACT & \multirow[t]{2}{*}{R/IPO} & \multirow[t]{2}{*}{\(=\)} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{RO IEO}} \\
\hline LEVA & \(=\) & FAPSD PH5 NO7 R30 & & & & & \\
\hline S/IP I & & ISI NISNIPO IBO & R0 & \(=\) & \multicolumn{3}{|l|}{INO IPO ISO} \\
\hline \multicolumn{3}{|l|}{gnal AIB is a timing signal generated during the interrupt quence. Signal LEVACT is generated by an LPSD signal} & S/ISO & \(=\) & \multicolumn{3}{|l|}{IPO PON} \\
\hline e servi & & & R/ISO & \(=\) & NIP & IBO & + RES \\
\hline
\end{tabular}

If a modify and test instruction is accessed, the instruction is execuied, and the modified contents of the addresed location are sampled. If the count is not zero, the CPU returns to the program. If the count is zero, an additional interrupt circuit may be placed in the waiting state (not the circuit which caused the interrupt sequence to start). If the circuit now placed in the waiting state is enabled and has priority, the CPU will begin a new interrupt cycle. If the interrupt circuit is not enabled or does not have priority, the CPU returns to the program.

If an XPSD instruction is accessed, the instruction is executed and the CPU is controlled by a service routine stored in memory. This service routine may itself be interrupted at the end of any instruction in the routine. If the service routine is not interrupted, it is terminated by an LPSD instruction. When the LPSD instruction is executed, the interrupt circuit which caused the interrupt sequence to start is transferred from the active state to either the armed or the disarmed state. If a new interrupt circuit is waiting and enabled and has priority, a new interrupt sequence is begun; otherwise, the CPU returns to the program.

INTERRUPT CIRCUITS. Each interrupt level is controlled by an interrupt circuit which establishes the state of interrupt level and generates signals which control priority of each level. Each interrupt circuit consists of three flipflops - ISn, IPn, INn ( \(n=0,1,2, \ldots 15\) ). The five significant states of an interrupt circuit and the conditions established for the level are summarized in table 3-12.

Power Fail-Safe Interrupts. Interrupt levels 0 and 1 are the power-on and power-off interrupts, which are controlled by optional equipment. These circuits have the highest priority level, and are always enabled. The cycle of operation for the power fail-safe interrupts is illustrated in figure 3-55.

These interrupt levels are always enabled because the inputs to INn flip-flops are hardwired.
\[
\begin{aligned}
\text { S/INO } & =\cdots \\
\text { R/INO } & =\text { GND } \\
\text { S/INI } & =\cdots \\
\text { R/INI } & =\text { GND }
\end{aligned}
\]

They are placed in the armed state by a reset signal, and are normally in the armed and enabled state.
```

S/IPO = RESET + ...
R/ISO = RESET + ...
S/IPI = RESET + ...
R/ISI = RESET +...

```

When power fails, signal IOFF is true, and interrupt level 1 is placed in the waiting and enabled state.
\[
S / I S 1=I P 1 \text { IOFF }
\]

Table 3-12. Significant States of Interrupt Circuit
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{FLIP-FLOPS} & \multirow[t]{2}{*}{STATE} \\
\hline \multicolumn{3}{|l|}{\[
\left\{\begin{array}{lll}
I S n & I P n & I N n^{*} \\
(n=0, & 1,2, & \ldots
\end{array}\right.
\]} & \\
\hline 0 & 0 & \(x\) & Disarmed. Circuit effectively removed from interrupt system. Interrupt signal neither accepted nor remembered. Change of state only by program intervention \\
\hline 0 & 1 & \(x\) & Armed. Can accept and remember interrupt signal. Advances to waiting state when interrupt signal is recognized \\
\hline 1 & 1 & 0 & Waiting and disabled. Cannot advance to active state. Requires program intervention to be enabled \\
\hline 1 & 1 & 1 & Waiting and enabled. Can advance to active state if interrupt circuit has highest priority \\
\hline 1 & 0 & 1 & Active orwaiting. The highest priority circuit in this state will become active when accepted as an interrupt by the CPU. Other circuits in this state wait for acceptance in priority sequence \\
\hline \multicolumn{4}{|l|}{*Power fail-safe interrupt circuits ( 0 and 1 ) are always enabled, so that state of flip-flops is XX1 at all times (INn set).} \\
\hline
\end{tabular}

An interrupt sequence takes place, during which the interrupt level is placed in the active state.
```

R/IP1 = REIP1 IEO
REIP1 = INI IPI ISI NISINO NISNIPO
NISINO = NISO + NINO
NISNIPO = N(ISO NIPO) = NISO + IPO
IEO = AIE1 ENOVRD
ENOVRD = RO1 + ...
RO1 = REIPI + ...

```

Signals NISINO and NISNIPO are priority signals that prevent a change of state if the higher priority 0 level is waiting and enabled, or active. Signal ENOVRD initiates the interrupt sequence. Signal AIEl is a timing signal generated during an interrupt sequence. All interrupt circuits are clocked by the \(1-\mathrm{MiHz}\) signal (IMCS).

Because interrupt level 0 has the highest priority of all interrupts, no priority signals such as NISNIPO or NISIN0 are required. Signal ENOVRD is enabled by signal RO.
\[
\begin{aligned}
\text { ENOVRD } & =R O 1+\ldots \\
\text { ROI } & =R O+\ldots
\end{aligned}
\]

Count-Pulse Interrupts. Interrupt levels 2 through 5 are count-pulse interrupts, two of which are standard and two of which are optional. The feature of an interrupt circuit that distinguishes its function is the input that enables the change of state from armed to waiting ( \(01 X\) to \(11 X\) ). For the count-pulse interrupts, the signals are CPULI through CPUL4.
\[
\begin{aligned}
S / I S 2 & =\text { IP2 CPUL1 }+\ldots \\
S / I S 3 & =\text { IP3 CPUL2 }+\ldots \\
S / I S 4 & =I P 4 \text { CPUL3 }+\ldots \\
S / I S 5 & =\text { IP5 CPUL4 }+\ldots
\end{aligned}
\]

These signals are generated by flip-flops of the real-time counters, which are direct reset after the transfer from the armed state ( 01 X ) to the waiting state (11X).
```

E/CPULI = IS2
E/CPUL2 = IS3
E/CPUL3 = IS4
E/CPUL4 = IS5

```

The inputs to interrupt circuit 2 are typical of interrupt circuits 2 through 15.
```

S/IN2 = DAT16 AEENLE
R/IN2 = DAT16 ADBDB + REN
S/IP2 = IS2 NISNIPI ARMOVD
+ DATl6 AEADB
NISNIP1 = NISI NISNIPO + IPI NISNIPO
ARMOVD = IBO LEVARM
LEVARM = LEVACT N(FAPSD PH5 NR31)
R/IP2 = R2 IEO + DATI6 DARM
R2 = IS2 IP2 IN2 NISIN1
NISINI = NISI NISINO NISNIPO
+ NINI NISINO NISNIPO
S/IS2 = IP2 CPUL1 + DAT16 IP2 TRIG
R/IS2 = NIP2 NISNIP1 IBO + DAT16 DARN1

```

Signals associated with DATl6 are controlled by a write direct instruction. Therefore, the circuit can be enabled (placed in state XXI) only during a WD instruction. The circuit is also initially placed in the armed state ( 010 or \(011)\) by a WD instruction.

Signals NISNIP1, NISNIPO, NISINO, and NISIN1 are priority signals that prevent changes of state when higher priority circuits are active, or waiting and enabled. Signals such as this are generated at all levels, making it possible for only one interrupt circuit to transfer to the active state (101) at any time. More than one interrupt circuit can be in the active state, if a higher priority interrupt circuit goes active during a subroutine for a lower priority interrupt circuit. Several interrupt circuits may be in the waiting and enabled state (111) at one time. However, only the circuit having the highest priority can be transferred to the active state (111 to 101).

Signals IEO, IBO, and ARMOVD are generated during the interrupt sequence for the override interrupts. Corresponding signals for the counter-equals-zero interrupts are IEC, IBC, and ARMCNTR. Corresponding signals for the input/ output interrupts are IEI, IBI, and ARMIO.

The normal sequence of operations for an interrupt circuit begins when the circuit is armed (placed in state O1X). When the triggering signal is true, the circuit is placed in the waiting state ( \(11 X\) ).
```

S/IS2 = IP2 CPULI + ...

```

When the circuit is enabled and waiting, and has highest priority, it initiates an interrupt sequence and is transferred to the active state (101).
\[
\text { R/IP2 }=\text { R2 IEO }+\ldots
\]

While the interrupt circuit is in the active state, the instruction stored in the associated memory location is executed. After all operations associated with the interrupt have been completed, the interrupt circuit leaves the active state ( 101 to 011 or 001). (The circuit cannot be disabled by an interrupt sequence.)
```

S/IP2 = IS2 NISNIP1 ARMOVD + ...
R/IS2 = NIP2 NISNIP1 IBO + ...
ARMOVD = IBO LEVARM

```

Signal IBO will always be true at the end of the interrupt sequence, causing a transfer from state 101 to state OX1. If signal LEVARM is also true at the end of the active state, the transfer is from state 101 to 011 ; if LEVARM is false, the transfer is from state 101 to 001.

Memory Parity Interrupt. Interrupt circuit 6 is transferred from the armed state to the waiting state ( 01 X to 11 X ) if flip-flop PEINT is set, indicating parity error.
```

S/IS6 = IP6 PEINT + ...

```

Flip-flop PEINT is reset after the interrupt circuit exits from the active state.
```

R/PEINT = (R/PEINT/2) + ..
(R/PEINT/2) = IN6 NIS6

```

Counter-Equals-Zero Interrupts. Interrupt circuits 8, 9, 10, and !! are eontrolled by interrupt circuits 2, 3, 4, and 5, respectively.
\begin{tabular}{rl} 
S/IS8 & \(=\) IP8 SR8 \\
SR8 & \(=\) CNTZREQ ISNIP2 \\
CNTZREQ & \(=\) FAMT PH2 INTRAP S0031Z \\
ISNIP2 & \(=\) IS2 NIP2 \\
S/IS9 & \(=\) IP9 SR9 \\
SR9 & \(=\) CNTZREQ IS3 NIP3 \\
S/IS10 & \(=\) IP10 SR10 \\
SR10 & \(=\) CNTZREQ ISNIP4 \\
ISNIP4 & \(=\) IS4 NIP4 \\
S/IS11 & \(=\) IP11 SR11 \\
SR11 & \(=\) CNTZREQ IS5 NIP5
\end{tabular}

Whenever one of the count-pulse interrupt circuits is in the active state (101) and the count has been reduced to zero (S0031Z) one of the counter-equals-zero interrupt circuits is placed in the waiting state ( 01 X to 11 X ).

Input-Output Interrupt. Interrupt circuit 12 is placed in the waiting state (11X) by an IOP interrupt request signal.
```

S/IS12 = IP12 IR

```

Control Panel Interrupt. Interrupt circuit 13 is placed in the waiting state (11X) by a control panel switch interlocked with a flip-flop.
```

S/IS13 = IP13 SR13
SR13 = KINTRP NCNLK
S/CNLK = ISI3
R/CNLK = NKINTRP/B
C/CNLK = NIMCS

```

PRIORITY SIGNALS. Signals generated by interrupt circuits are interconnected in order to control priority of interrupt levels. Interrupt levels 0 through 7 have the highest priority. Counter-equals-zero interrupts, input/output interrupts, and external interrupts in groups of 16 may be connected in any priority sequence at the option of the user. Signals external to the CPU control all priority assignments after interrupt level 7.

The priority signals permit only one interrupt circuit in the waiting and enabled state (111) to be transferred to the active or waiting state (101) on a particular interrupt clock. More than one interrupt circuit may be in the active or waiting state at a given time. For example, if a highpriority interrupt circuit is transferred to the active or waiting state while a low-priority interrupt circuit is active, the high-priority circuit will override the low-priority circuit. While the high-priority circuit is active, the lowpriority circuit previously active will be dormant until the high-priority circuit has completed its operation. The
low-priority circuit, having remained in the active or watting state (101), then resumes operation.
Interrupt Circuit Priority Signals. Associated with each interrupt circuit are priority signals. Typical signals for even-numbered circuits are:
\begin{tabular}{ll} 
R10 & \(=\) IN10 IP10 IS10 NISIN9 \\
NISIN10 & \(=\) N(IS10 IN10) \\
NISNIP10 & \(=\) N(IS10 NIP10)
\end{tabular}

Thus, R10 can be true only if interrupt circuit 10 is waiting and enabled and if no high priority interrupt in that group is waiting or active. Signal NISIN10 istrue only if circuit 10 is not active, and not waiting and enabled, and NISNIP10 is true only if circuit 10 is not active.
Typical signals for odd-numbered circuits are:
\begin{tabular}{rl} 
REIP11 \(=\) & IN11 IP11 IS11 NISIN10 NISNIP10 \\
& NISIN9 \\
NISIN11 \(=\) & NIS11 NISIN10 NISNIP10 NISIN9 \\
& + NIN11 NISIN10 NISNIP10 NISIN9 \\
NISNIP11 \(=\) & NIS11 NISNIP10 NISNIP9 \\
& + IP11 NISNIP10 NISNIP9
\end{tabular}

Thus, REIP 11 can be true only if interrupt circuit 11 is waiting and enabled and no higher priority interrupt in that group is waiting or active. Signal NISINIl can be true only if interrupt circuit 11 is not active, and not waiting and enabled and no higher priority interrupt in that group is waiting or active. In addition, signals NISIN10 NISNIP10 prevent REIPII or NISINII from being true unless interrupt circuit 10 is not active, and not waiting andenabled. Signal NISNIP11 can be true only if interrupt circuit 11 is not active and interrupt circuit 10 is not active.
Signals NISIN9 and NISNIP9 are controlled by all interrupt circuits from 0 through 9. Similar signals are generated at all levels of interrupts.
Signals generated by odd-numbered circuits and evennumbered circuits are combined into such signals as:
\[
\text { R1011 }=\text { R10 + REIPII }
\]

Signal R1011 will be true if either circuit 10 or circuit 11 is waiting and enabled, and no higher priority circuit is waiting and enabled.
Priority Chain Signals. An interrupt sequence is initiated after signal INT9 is true, enabling flip-flop INT to be set. Signal INT9 is controlled by inputs from all interrupt circuits, including external interrupts.
```

INT9 = ENOVRD + ENCNTR + ENIO + ...

```

Signal ENOVRD is true if any of the first eight interrupt circuits is waiting and enabled.
\[
\begin{aligned}
\text { ENOVRD } & =R 01+R 23+R 45+R 67 \\
\text { R01 } & =R 0+R E I P 1 \text { (typical) }
\end{aligned}
\]

More than one interrupt circuit may be waiting and enabled; however, only one can generate a true Rx signal or REIPy signal.

Signal ENCNTR is true if any of interrupt circuits 8 through 11 is waiting andenabled (R89 + R1011), provided the group is not inhibited by the program status doubleword (NCIF), and no higher priority group is waiting and enabled.
```

ENCNTR = NCIF NHRQBZC (R89 + R1011)
HRQBZC = /HRQBZC/ = RQBZO
NRQBZO = NENOVRD NISNIP7 NIEO

```

Signal HRQBZC goes outside the CPU to provide for the option of external interrupts with higher priority than the counter-equals-zero interrupt group or the input/output interrupt group. Signal NISNIP7 is generated by interrupt circuit 7. Signal NIEO is generated during an operation sequence.

Signal ENIIO is true if any of interrupt circuits 12 through 15 is waiting and enabled ( \(\mathrm{R} 1213+\) R1415), provided the group is not inhibited by the program status doubleword (NII), and nohigher priority group is waiting and enabled.
```

ENIO = NII NHRQBZI (R1213 + R1415)
HRQBZI = /HRQBZI/ = RQBZC
NRQBZC = NENCNTR NHRQBZC NISNIP11 NIEC

```

Signal LINREQ is generated in external equipment when an extemal interrupt is waiting and enabled, and starts an interrupt sequence if no write direct instruction in the interrupt mode (OOOI) is active. The NEWDM term is required because /DATm/ lines are shared between trigger arm, enable data on output during a write direct instruction, and memory address data on input during interrupt operations.
```

INT9 = LINREQ NEWDM + ...
LINREQ = /DAT25/
EWDM = NB16 NB17 NB18 B19 DIOWD

```

Group Control. Priority signals generated by the interrupt circuitsalso control signals which cause changes of state in the interrupt circuitsduring an interrupt sequence. These signals permit only one group of interrupts to be controlled at any time. The family of IEx signals cause a change of state from waiting and enabled (111) to active (101).
```

IEO = AIEI ENOVRD
IEC = AIEI ENCNTR
IEI = AIEI ENIO

```

The family of IBx signals remove an interrupt circuit from the active state.
```

IBO = AIB LEVACT
IBC = AIB LEVACT NHBZC
HBZC = /HBZC/ = BZO

```
```

BZO = ISNIP7
IBI = AIB LEVACT NHBZI
HBZI = /HBZI/ = BZC
BZC = N(NHBZC NISNIP11)
BZI = N(NHBZI NISNIPI5)

```

The family of ARMx signals cause a change of state from active to armed (011).
```

ARMOVD = IBO LEVARM
ARMCTR = IBC LEVARM
ARMIO = IBI LEVARM

```

Signals AIE1, AIB, LEVACT, and LEVARM are generated during an interrupt sequence. If the LEVARM signal is false, the interrupt circuit will be left in the disarmed state ( 001 ) after transfer from the active state. Signal BZI enables external interrupts to be controlled.

Memory Address Control. Signals INT0 through INT8 retain a code addressing the memory location associated with an interrupt level. This code, which is transferred to the P -register during the interrupt sequence, is established by priority signals generated in the interrupt circuits.

Signals INTO, INTI, and INT3 are false for any internal interrupt level. Signals INT2 and INT4 are true for any internal interrupt level.
```

INT2 = ENOVRD + ENCNTR + ENIO + ...
INT4 - ENOVRD + ENCNTR + ENIO + ...

```

Thus signals INTO through INT8 hold the code 00101 XXXXX for any internal interrupt level.

Signals INT5 through INT8 hold a code dependent upon the internal interrupt level enabled.
```

INT5 = ENCNTR + ENIO + ...
INT6 = OVLN6 ENOVRD + ENIO + ...
OVLN6 = R45 + R67

```
INT7 = OVLN7 ENOVRD + CNLN7 ENCNTR
    + IOLN7 ENIO + ...
    OVLN7 \(=\) R23 + R67
    CNLN7 \(=\) R1011
    IOLN7 \(=\) R1415
INT8 = OVLN8 ENOVRD + CNLN8 ENCNTR
    + IOLN8 ENIO + ...
OVLN8 = REIP1 + REIP3 + REIP5 + REIP7
CNLN8 \(=\) R911
IOLN8 \(=\) REIP \(13+\) REIP 15

Although more than one circuit may be waiting and enabled at a time, only one of the \(R x\) or REIPy signals associated with the internal interrupt circuits can be true at any time. The last four bits of the code held by signals INTO through INT8 will be any of 0000 through 1111, depending upon the interrupt circuit which controls the interrupt. Therefore, the address code for an internal interrupt will be any value between 001010000 and 001011111 (hexadecimal 050 through 05F).

SERVICE ROUTINE SEQUENCE. A timing diagram for an interrupt operation which transfers control to a stored service routine is illustrated in figure 3-56.

When an interrupt circuit is waiting and enabled, INT is set.
\[
\begin{aligned}
\mathrm{S} / \mathrm{INT}= & \mathrm{INT9}=\mathrm{ENOVRD}+\mathrm{ENCNTR}+\mathrm{ENIO} \\
& + \text { LINREQ NEWDM }
\end{aligned}
\]

The three interrupt flip-flops are then set at the end of phase 10 of a program instruction.
\begin{tabular}{rl} 
S/INTRAP & \(=(\) S/INTRAP) NRESET \\
(S/INTRAP) & \(=\) INT IEN NINTRAP \\
IEN & \(=\) KRUN PHIO NIOSC NDCSTOP
\end{tabular}
\[
\begin{aligned}
\text { S/INTRAP1 } & =(S / \text { INTRAP }) \text { NRESET } \\
\text { S/INTKAF2 } & -(S / \text { INTRAF2 }) \text { iNRESLT } \\
(S / \text { INTRAP2 }) & =(S / \text { INTRAP })+\ldots
\end{aligned}
\]

At the following CPU clock, CEINT is set and INTRAP2 is reset.
\[
\begin{aligned}
& \text { S/CEINT }=\text { INTRAP1 INTRAP2 NTRAP }+\ldots \\
& \text { R/INTRAP2 }=\ldots
\end{aligned}
\]

The CPU clock is inhibited until signal ARE is true, and signal PXINT is true to enable transfer of address data to the P -register.
```

CLEN = NCEINT + CEINT ARE + ...
ARE = AIEI IMC
PXINT = INTRAPI NINTRAP2 NTRAP

```

Signal ARE is controlled by the \(1-\mathrm{MHz}\) clock and prevents changes of state in the interrupt circuit by inhibiting gated clock signal GCLK.


Figure 3-56. Service Routine, Timing Diagram
\begin{tabular}{rl} 
S/AIB & \(=(S /\) AIB \()\) NAIB \\
\((S / A I B)\) & \(=\) PXINT NAIE \(1+\ldots\) \\
R/AIB & \(=\ldots\) \\
C/AIB & \(=\) NIMCS \\
S/AIE & \(=\) AIB PXINT \\
R/AIE 1 & \(=\cdots\) \\
C/AIE & \(=\) NIMCS \\
GCLK & \(=1\) MC (NAIB + NPXINT)
\end{tabular}

While signal AIE1 is true, a true IEO, IEC, or IEI signal causes the interrupt circuit to transfer from waiting and enabled (111) to active (101).
```

R/IPn = Rn IEx + ... (typical)
IEO = AIEI ENOVRD
IEC = AIEI ENCNTR
IEI = AIEI ENIO

```

If the interrupt logic is servicing an external interrupt, signal DAT26 is generated to enable the change of state in the external circuit.
\[
\text { DAT26 }=\text { AIE1 }+\ldots
\]

After signal ARE is true, a CPU clock is generated, resetting INTRAPI, setting INTRAP2, and resetting CEINT.
```

R/INTRAP1 = NINTRAP2
S/INTRAP2 = INTRAP1 NINTRAP2 + ...
R/CEINT = ...

```

At this time, the XPSD instruction in the assigned memory location is extracted from memory and executed. The service routine addressed by the XPSD instruction may itself be interrupted. A service routine which is not interrupted is terminated by an LPSD instruction which sets CEINT at exit from phase 4 and causes LEVACT to be true during phase 5.
```

S/CEINT = FAPSD PH4 NO7 R30 + ...
LEVACT = FAPSD PH5 NO7 R30 + ...

```

The CPU clock is inhibited until signal ARE is true.
\begin{tabular}{rl} 
CLEN & \(=\) NCEINT + CEINT ARE \(+\ldots\) \\
ARE & \(=\) AIE2 1 MC \(+\ldots\) \\
S/AIB & \(=(S /\) AIB \()\) NAIB \\
(S/AIB \()\) & \(=\) LEVACT NAIE2 \(+\ldots\) \\
R/AIB & \(=\ldots\) \\
C/AIB & \(=\) NIMCS \\
S/AIE2 & \(=\) AIB LEVACT \\
R/AIE2 & \(=\ldots\) \\
C/AIE2 & \(=\) NIMCS
\end{tabular}

As the interrupt service routine ends, the interrupt circuit which initiated the operation is transferred from the active state (101) to either the disarmed state (001) or the armed state (011). For any change of state, bit position 10 of the LPSD instruction must contain a one, causing R30 to be set, and enabling LEVACT to be true.
\[
\begin{aligned}
\mathrm{R} / \mathrm{ISn} & =\text { NIPn NISNIPy IBO }+\ldots \text { (typical) } \\
\text { IBO } & =\text { AIB LEVACT }
\end{aligned}
\]

If bit position 11 of the LPSD instruction contains a one, R31 will be set, LEVARM will be true, and the change of state will be from active to armed ( 101 to 011).
\[
\begin{aligned}
S / L P n & = \\
A R M O V D & \text { NISNIPy ARMOVD }+\ldots \text { (typical) } \\
\text { LEVARM } & =\text { LEVACT N(FAPSD PH5 NR31) }
\end{aligned}
\]

If bit position 11 of the LPSD instruction contains a zero, R31 will not be set, and the change of state will be from active to disarmed ( 101 to 001 ).

If the interrupt logic is servicing an external interrupt, signals DAT27 and DAT28 are generated to enable changes of state in the external circuit.
```

DAT27 = AIB LEVACT
DAT28 = LEVARM

```

After signal ARE is true, CEINT is reset to return all signals to the state existing before start of the interrupt operation.
\[
\text { R/CEINT }=\ldots
\]

MODIFY AND TEST SEQUENCE. The sequence of operations for an interrupt that transfers control to a modify and test instruction is similar to the sequence that transfers control to an XPSD instruction and the associated service routine. When the interrupt circuit is waiting and enabled and has priority, INT is set, and the interrupt operations follow phase 10 of the program instruction. After INTRAP, INTRAP1, and INTRAP2 are set, the CPU clock is inhibited, the interrupt circuit is placed in the active state, and the contents of the memory location are extracted and executed, as described for the service routine sequence.

During a modify and test sequence of a counter interrupt, count-equals-zero signal SOO3IZ is sampled, and a count-equals-zero interrupt circuit may be placed in the waiting state (llX) if the register contains all zeros.
```

S/IS8 = IP8 SR8 (typical)
SR8 = CNTZREQ ISNIP2
CNTZREQ = FAMT PH2 INTRAP S003IZ
ISNIP2 = IS2 NIP2

```

The interrupt circuit is always transferred from the active state (101) to the armed state ( 011 ), because LEVARM is always true.
\begin{tabular}{rl} 
R/ISn & \(=\) NIPn NISNIPy IBO \(+\ldots\) (typical) \\
IBO & \(=\) AIB LEVACT \\
LEVACT & \(=\) FAMT PH2 INTRAP \(+\ldots\) \\
S/IPn & \(=\) ISn NISNIPy ARMOVD \(+\ldots\) \\
ARMOVD & \(=\) IBO LEVARM \\
LEVARM & \(=\) LEVACT N(FAPSD PH5 NR31)
\end{tabular}

After the modify and test instruction has been extracted from memory, it inhibits the CPU clock by setting CEINT,
```

S/CEINT = FAMT PHI INTRAP + ...

```
enables the CPU clock by controlling AIB and AIE2,
```

(S/AIB) = LEVACT NAIE2 + ...
S/AIE2 = AIB LEVACT
LEVACT = FAMT PH2 INTRAP

```
and terminates the sequence by resetting INTRAP.
```

R/INTRAP = FAMT PH9

```

The modify and test sequence is controlled by the modify and test word instruction described in paragraph 3-69. The address of the next instruction in sequence is stored during PREP phases. Therefore, a modify and test sequence is a singleinstruction interrupt.

EXTERNAL INTERRUPTS. External interruptsalso control an interrupt circuit containing three flip-flops. The priority of an external interrupt depends upon cable connections with the CPU and the position of the external interrupt in the set of 16 .

When an external interrupt is waiting and enabled and has priority, it will generate a true INT9 signal, and cause INT to be set, as for an internal interrupt. The true INT9 signal is generated by a DAT25 signal when no WD instruction in the interrupt mode is active.
```

INT9 = LINREQ NEWDM + ...
LINREQ = /DAT25/
EWDM = NB16 NB17 NB18 B19 DIOWD

```

The address of the interrupt is transmitted over lines DAT16 through DAT24.


Change of state of the external interrupt circuit from wating and enobled (111) to active (101) is controlled by line DAT26.
```

DAT26 = AIEI + ...

```

Change of state from active to armed (011) or disarmed (001) is controlled by lines DAT27 and DAT28.
```

DAT27 = AIB LEVACT + ...
DAT28 = LEVARM + ...

```

All external interrupts are inhibited if EI of the program status doubleword is set.
```

DAT29 = NEI NEWDM + ...

```

WRITE DIRECTION OPERATION. A write direction (WD) instruction can control the interrupt operation in two ways. When operating in the internal mode, it may control the states of flip-flops CIF, EI, and II, which may inhibit the priority chain signals. When operating in the interrupt mode, it enables signals DAT16 through DAT3I, which are inputs to interrupt circuits 2 through 15. These inputs have the following general form, in which \(y=x+14\) for \(x=2,3, \ldots 15\).
```

S/INx = DATy AEENLE
DATy $=$ Sy EWDM
R/INx = DATy ADBDB + REN
$\mathrm{S} / \mathrm{IPx}=\mathrm{DATy}$ AEADB $+\ldots$
R/IPx $=$ DATy DARM $+\ldots$
$\mathrm{S} / \mathrm{ISx}=\mathrm{DATy}$ IPx TRIG $+\ldots$
R/ISx $=$ DATy DARM $+\ldots$

```

These signals change the state of interrupt circuits when a WD instruction in the interrupt control mode (bits 16 through 19) presents a code (bits 21 through 23) addressed to any group (bits 28 through 31). The details of this operation are explained in the following paragraphs.

When a WD instruction in the interrupt control mode is executed, NDIOWD is reset and signal EWDM is true.
\[
\begin{aligned}
\text { R/NDIOWD }= & \text { FARWD PHI OLD (WD instruction) } \\
\text { EWDM }= & \text { NB16 NB17 NB18 B19 DIOWD } \\
& \text { (Interrupt control mode 0001) }
\end{aligned}
\]

These signals initiate the sequence of operations illustrated in the timing diagram of figure 3-57.

During phase 3 of the WD instruction, NDIOFS is reset and CNA is set.
```

R/NDIOFS = FARWD PH3
S/CNA = DIOFS EWDM NCNB

```


Figure 3-57. Write Direct Sequence, Timing Diagram

If the WD instruction is addressed to group 0 , signals DAT16 through DAT29 control the interrupt circuits while CNA remains in the set state.
```

GRPO =
AEENLE = NB23 GRPO (Code XX0)
ADBDB = B21 NB22 GRPO + NB21 B22 GRPO
(Code 10X + 01X)
AEADB = NB21 B22 GRPO (Code 01X)
DARM = NB2I GRPO (Code OXX)
REN = B21 B22 NB23 GRPO + RESET
(Code 110)
TRIG = B21 B22 B23 GRPO (Code 111)

```

The code stored in bits B21, B22, and B23 cause changes of state in the interrupt circuits as summarized in tables \(3-13\) and 3-14.

While signals DIOFS and EWDMare true, flip-flops CNA and CNB cycle through states \((00,10,11,01)\). at the \(1-\mathrm{MHz}\) clock
rate. Return to state 00 cannot occur until signal NDIOFS is true.
```

S/CNA = DIOFS EWDM NCNB
R/CNA $=\ldots$
C/CNA $=$ NIMCS
$S / C N B=C N A$
R/CNB $=$ NDIOFS
$\mathrm{C} / \mathrm{CNB}=\mathrm{NIMCS}$

```

Table 3-13. Function of Codes for WD Interrupt Control Mode
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ CODE } & \multicolumn{2}{c|}{ OPERATION } \\
\hline B21 & B22 & B23 & \\
\hline 0 & 0 & 0 & \begin{tabular}{l} 
Undefined \\
0
\end{tabular} \\
\hline & 1 & \begin{tabular}{l} 
Disarm all levels selected by a 1; all \\
levels selected by a 0 are not affected
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-13. Function of Codes for WD Interrupt Control Mode (Cont.)
\begin{tabular}{|c|c|c|l|}
\hline \multicolumn{2}{|c|}{ CODE } & \multicolumn{2}{c|}{ OPERATION } \\
\hline B21 & B22 & B23 & \\
\hline 0 & 1 & 0 & \begin{tabular}{l} 
Arm and enable all levels selected by \\
a 1; all levels selected by a 0 are not \\
affected
\end{tabular} \\
\hline 0 & 1 & 1 & \begin{tabular}{l} 
Arm and disable all levels selected by \\
a 1; all levels selected by a 0 are not \\
affected
\end{tabular} \\
\hline 1 & 0 & 0 & \begin{tabular}{l} 
Enable all levels selected by a 1; all \\
levels selected by a 0 are not affected
\end{tabular} \\
\hline 1 & 0 & 1 & \begin{tabular}{l} 
Disable all levels selected by a 1; all \\
levels selected by a 0 are not affected
\end{tabular} \\
\hline 1 & 1 & 0 & \begin{tabular}{l} 
Enable all levels selected by a 1 and \\
disable all levels selected by a 0
\end{tabular} \\
\hline 1 & 1 & 1 & \begin{tabular}{l} 
Trigger all levels selected by a 1. \\
All such levels that are currently \\
armed advance to the waiting state. \\
Those levels currently disarmed are \\
not altered, and all levels selected by \\
a 0 are not affected
\end{tabular} \\
\hline
\end{tabular}

Table 3-14. Signals Enabled by Codes for WD Interrupt Control Mode, and Resulting Changes of State
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{CODE} & \multirow[t]{2}{*}{TRUE CONTROL SIGNALS} & \multicolumn{2}{|l|}{CHANGE OF STATE ( \(\mathrm{ISn}, \mathrm{IPn}, \mathrm{INn}\) )} \\
\hline & & DATy \(=1\) & DATy \(=0\) \\
\hline 001 & DARM & \(X X X \longrightarrow 00 X\) & No change \\
\hline 010 & AEENLE,ADBDB, AEADB,DARM & XXX \(\longrightarrow 011\) & No change \\
\hline 011 & ADBDB, AEADB, DARM & \(X X X \longrightarrow 010\) & No change \\
\hline 100 & AEENLE, ADBDB & \(X X X \longrightarrow X X 1\) & No change \\
\hline 101 & ADBDB & \(X X X \longrightarrow X X 0\) & No change \\
\hline
\end{tabular}

Table 3-14. Signals Enabled by Codes for WD Interrupt Control Mode, and Rosulting Changes of State (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{CODE} & \multirow[t]{2}{*}{TRUE CONTROL SIGNALS} & \multicolumn{2}{|l|}{CHANGE OF STATE (ISn, IPn, INn)} \\
\hline & & DATy \(=1\) & DATy \(=0\) \\
\hline 110 & AEENLE, REN & \(X X X \longrightarrow X X 1\) & XXX \(\longrightarrow\) XXO \\
\hline 111 & TRIG (if IPn) & X1X \(\longrightarrow 11 \mathrm{x}\) & No change \\
\hline & (if NIPn) & \(\mathrm{XOX} \longrightarrow \mathrm{XOX}\) & \\
\hline
\end{tabular}

When CNA and CNB reach the 01 state, they generate a true FSA signal (function strobe acknowledge) which sets DIOT3.
\[
\begin{array}{ll}
\text { FSA } & =\text { NCNA CNB }+\ldots \\
\text { S/DIOT3 } & =\text { FSA }+\ldots
\end{array}
\]

Flip-flops DIOT1, DIOT2, and DIOT3 cycle through a sequence ( \(000,001,111,110,010\) ) and wait for a false IOACT (input/output active) signal.
\[
\begin{aligned}
\text { S/DIOT1 } & =\text { DIOIND } \\
\text { DIOIND }= & \text { NDIOT2 DIOT3 } \\
\text { S/NDIOFS }= & \text { DIOIND }+\ldots \\
\text { R/DIOT1 }= & \text { NDIOT3 } \\
\text { S/DIOT2 }= & \text { DIOT1 }+ \text { DIOIND } \\
\text { R/DIOT2 }= & \text { NIOACT } \\
\text { S/DIOT3 }= & \text { DIOIND }+\ldots \\
\text { R/DIOT3 }= & \cdots \\
\text { C/DIOT1 }= & C / D I O T 2=C / D I O T 3=C L \\
& \text { (CPU clock rate })
\end{aligned}
\]

When these flip-flops reach state 010, they generate a true DIOEXIT signal and set NDIOWD.
```

DIOEXIT = NDIOT1 DIOT2
S/NDIOWD = DIOEXIT + ...

```

\section*{3-31 MEMORY}

\section*{3-32 Introduction}

The Sigma 5 memory has a maximum storage capability of 131,072 33-bit words. Physically, a memory of this size occupies eight separate frames mounted in four memory cabinets. The total memory size of any Sigma 5 computer can range from 4 K to 128 K words in increments of 4 K . The abbreviations for memory sizes ( \(4 \mathrm{~K}, 8 \mathrm{~K}, 16 \mathrm{~K}, 32 \mathrm{~K}, 64 \mathrm{~K}\), etc.) are used for convenience throughout this manual. The factor K is equal to 1024; thus, for example, a 128 K memory contains 131,072 words.

The various standard and optional units that make up the total Sigma 5 memory are listed in table 3-15.

Figure 3-58 shows the interconnection for eight memory banks and three ports that make up the total Sigma 5 memory sysiem consisting of one CPU and two input/ output processors.

\section*{3-33 Memory Bank}

Figure 3-59 shows a functional block diagram of a memory bank. A sigma 5 computer system can have up to eight of these memory banks, each bank containing from 4 K to 16 K words in increments of 4 K . This diagram also shows the ports ( \(A, B\), and \(C\) ) through which data, address, and control signals flow.

The magnetics section contains the following:
a. Ferrite cores
b. Decoding logic
c. Current and voltage switches
d. Current and voltage predrivers
e. Sense amplifiers

Data is stored in the ferrite cores. The decoding logic, electronic switches, drivers, and sense amplifiers are used to put data into the cores and to read the data out of the cores.

MEMORY PORTS. The memory ports provide a means of accessing memory from different sources. The standard Sigma 5 computer is provided with one port (port C) through which the CPU (and the integral IOP) accesses memory. A second port (port B) and a third port (port A) may be added as options to provide memory access by input/output device controllers and input/output devices via multiplexing or selector IOP's.

The L-register holds address information fed through the port address paths. Addresses are fed through the ports as follows:
a. LA15 through LA31 are fed through the port A address path to the L-register.
b. LB15 through LB31 are fed through the port \(B\) address path to the L-register.
c. LC15 through LC31 are fed through the port C address path to the L-register.

Table 3-15. Sigma 5 Memory Models and Options
\begin{tabular}{|l|l|l|c|}
\hline Model & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{c} 
Maximum Number \\
Required
\end{tabular} \\
\hline 8251 & 4 K Memory, Single Access (Port C) & 8201 & 8 \\
8252 & 4 K-8K Memory Expansion & 8251 & 8252 \\
8252 & 8 K-12K Memory Expansion & 8252 & 8 \\
8252 & 12K-16K Memory Expansion & 8251 & 8255 \\
8255 & Two-Way Access (Port B) & 8256 & 8 \\
8256 & Three-Way Access (Port A) & 8257 (F) & 8 \\
8257 & Port Expander F (First) (Six-Way Access, One Memory) & 8 \\
8257 & Port Expander S (Second) (One Memory-Two Memory & & 4 \\
\hline
\end{tabular}


NOTES:
* SYMBOL T DENOTES CABLE TERMINATORS REQUIRED AT THE TWO ENDS OF TRUNK-TAIL CABLE BUSSES.

901172 A .3300

Figure 3-58. Memory System Interconnection for Eight Memory Modules, One CPU, and Three IOP's


Before data is processed and stored in the magnetics section, the data is transferred to the \(M\)-register. For example, for data to be stored, the sequence occurs as follows:
a. MA00 through MA31 are fed through the port A data path to the \(M\)-register. The data then goes from the \(M\)-register to the magnetics section.
b. MB00 through MB31 are fed through the port \(B\) data path to the \(M\)-register. The data then goes from the \(M\)-register to the magnetics section.
c. MC00 through MC31 are fed through the port \(C\) data path to the \(M\)-register. The data then goes from the \(M\)-register to the magnetics section.

Similarly, data read out of the magnetics section goes through the ports via the \(M\)-register. Parity is generated in the section labeled Parity.

Control logic is contained in the central control section and individual port controls (port A control, port B control, and port \(C\) control). The logic controls port priority. In case of memory access conflict, port A has the highest priority, port \(B\) second highest, and port \(C\) the lowest.

Signals fed into the memory via the ports are shown in the functional block diagram, figure 3-59. Note that the last letter of a signal in the block diagram usually indicates in which port the signal originates. For example, signal AHA comes from port A logic, AHB comes from port B logic, and AHC comes from port C logic. Exceptions are signals ORBC, ORAC, and ORAB, which are port override signals. Signal ORBC, for example, is fed to port \(A\) to override ports \(B\) and \(C\).

PORT EXPANDERS. A port expander unit accepts up to four input buses and connects to a memory port to expand that port from one to four inputs specified as \(0,1,2\), and 3. A port expander can be connected to either port A or port B, but not both, in a Sigma 5 memory. The port expander must provide address modification for each of its four inputs so that the memory may be assigned independent addresses for each input bus. The four inputs to the expander have a fixed priority relationship for the resolution of access request conflicts in decreasing numerical order.

Figure 3-60 shows a port expander connected to port A of memory banks 0 and 1. Port expander F is connected to bank 0 , and port expander \(S\) is connected to bank 1.

\section*{3-34 Interleaving}

Address interleaving between any two or more memory banks in a Sigma 5 system exists whenever the INTERLEAVE SELECT switch on the PCP is in NORMAL position and certain addressing constraints have been met. The objective of interleaving is to obtain a faster average access time for a sequence of addresses. With interleaving in effect, no two consecutive addresses will reside in the
same memory bank. Since each memory bank is independent of the others, memory access to two or more modules simultaneously is possible. This simultaneous access to memory is common between the CPU and the I/O channels. Whenever addressing conflict occurs, as when two separate sources attempt to access the same bank at the same time, access is granted on a port priority basis with port \(A\) having the highest priority, port \(B\) the next highest priority, and port \(C\) the lowest priority.

Each memory bank is assigned a set of addresses to which it responds. As viewed from any of the memory ports, each memory bank may have a different set of addresses. In general, however, each bank is assigned the same addresses for each port to which it is attached.

The basic interleaving constraints are:
a. The starting address of a memory bank must be a multiple of the bank size.
b. The total interleaved memory must be on its own boundary.
c. The starting addresses for each bank must be assigned so that no gaps or overlaps exist in the address field for the noninterleaved mode.
d. The total interleaved memory size must be 8 K , \(16 \mathrm{~K}, 32 \mathrm{~K}\), or 64 K . Interleaving cannot extend from the first 64 K memory into the second 64 K memory.
e. No more than four banks can be interleaved.
f. 12 K banks cannot be interleaved, and their starting addresses must begin on an integral boundary of 16K.

Any combination of memory banks that satisfies the above constraints can be interleaved. The interleaved address field will cover the same range as the noninterleaved field. All interleaving capabilities are nullified when the INTERLEAVE SELECT switch on the PCP is placed in the DIAGNOSTIC position.

\section*{3-35 Memory Elements}

The elements making up the total memory are defined as follows:

MEMORY. A memory consists of the total number of memory words in a Sigma 5 system. The minimum memory consists of 4 K words, the maximum memory consists of 128 K words.


Figure 3-60. Port Expanders F and S (First and Second)

BANK. A memory bank is a complete and independent memory unit and consists of from one to four memory stacks located in a single memory frame. The memory bank is made up of 4 to 16 core diode modules plus other control and timing electronics. A memory bank is mounted on four wired backboards together with a PT16 logic supply and a PTI7 memory supply side-mounted to the frame. All memory banks are wired in exactly the same way and differ only in the complement of core diode modules (or stacks) which are mounted on the frame.

STACK. A memory stack is the smallest memory increment. It consists of \(4096(4 \mathrm{~K})\) words of core memory mounted on four core diode modules.

\section*{3-36 Memory Switches}

Several toggle switches are associated with each memory bank. These switches, mounted on ST14 switch modules, are set to designate the bank number; the total interleave memory size, the memory bank size, and ports A, B, and C starting addresses for each memory bank. (See figure 3-61.)
BANK NUMBER SWITCHES. Thiee bank number switches, N0, N1, and N2, are provided on each frame. These switches are set to a binary configuration representing the number assigned to that bank and are associated with the number of the memory fault light appearing on the PCP. A maximum of eight memory banks can be incorporated in a Sigma system. These banks are assigned numbers 0 through 7, representing all the combinations of the three toggle switches. In general, memory banks in the left-most memory cabinet are assigned numbers 0 and 1 ; the next memory cabinet to the right contains banks 2 and 3 , and so on until all banks have been assigned numbers.
BANK SIZE SWITCHES. Bank sizes are available in 4K, \(8 \mathrm{~K}, 12 \mathrm{~K}\), and 16 K words. Two toggle switches, SO and SI , are provided on the switch module in each bank for identifying memory size. These switches must be set to the number corresponding to the bank size. The binary configuration 00 represents \(4 \mathrm{~K}, 01\) represents \(8 \mathrm{~K}, 10\) represents 12 K , and 11 represents 16 K .
STARTING ADDRESS SWITCHES. Five toggle switches, S15 through S19, are provided in each memory bank for each port that the bank contains. These five switches are set to represent the five most significant bits of the starting address contained in that bank. The five most significant bits of the bank address are address lines L15 through LI9.
INTERLEAVE SIZE SWITCHES. Each memory bank has four toggle switches to designate the total interleaved memory size. These switches, S64, S32, S16, S8, are used to indicate the total size of the memory to be interleaved. Only one of these switches can be true at the same time since only \(8 \mathrm{~K}, 16 \mathrm{~K}, 32 \mathrm{~K}\), or 64 K size memories can be interleaved.

PORT EXPANDER SWITCHES. Each bank has a port expander switch for port A and another port expander switch for port B. If a port expander is connected to either one of these ports, its port expander switch must be set to a one; otherwise, the port expander switches must be set to zero.

\section*{3-37 Memory Configuration}

Many Sigma memory configurations are possible. Figures 3-62 through 3-64 show these examples of several possible combinations of an interleaved memory, their physical placements in frames and cabinets, their interleaving capabilities, and their corresponding switch settings. Note that there is no fixed and arbitrary relationship between the memory addresses and their physical placement. However, it is general practice to designate the banks in the left-most cabinet (cabinet 1) as banks 0 and 1 ; the banks in the cabinet to the right (cabinet 2) has modules 2 and 3 , and so on until all memory banks have been assigned numbers. Note that the example shown in figure 3-54 does not follow this convention. It would be preferable to locate the two 8 K banks in cabinet 1 and the 12 K bank in cabinet 2. It is not possible, in this example, to assign the 12 K bank any number other than bank 2.

\section*{3-38 Interleave Transformation}

With interleaving of memory addresses in effect, the port address lines are transformed by exchanging two of address bits \(16,17,18\), and 19 with address bits 30 and 31 , depending upon the configurations of the bank size switches, the interleave size switches, and the bank number switches. (See figure 3-65.) The discussion of interleaving in the following paragraphs is limited to port \(C\), although all statements apply to ports \(A\) and \(B\) as well.

Interleaving occurs only when the INTERLEAVE SELECT switch on the PCP is in the NORMAL position. When this switch is in DIAGNOSTIC, interleaving is inhibited. The override interleave signal, ORIL, is derived from the INTERLEAVE SELECT switch, and is true with the switch in the DIAGNOSTIC position.
Figure 3-66 shows a simplified diagram of how the address lines of port C, LC15 through LC31, are transformed to the interieaved address that selects the memory bank and the \(X\) and \(Y\) predrive selection circuits of core memory. The address bit exchanges that perform the interleave address transformation are indicated in table 3-16. Detailed interleave transformation logic for port \(C\) is shown in figure 3-67.

Table 3-16. Interleaving Address Bit Exchange
\begin{tabular}{|c|c|c|}
\hline Memory Interleave Size & Bank Size & Address Bit Exchange \\
\hline 8K & 4K (NSO NS 1 ) & \(19 \rightarrow 31\) \\
\hline 16K & \begin{tabular}{l}
4K (NSO NSI) \\
8K (NSO SI)
\end{tabular} & \[
\begin{array}{r}
19 \leftrightarrow 30,18 \longrightarrow 31 \\
, 18 \leftrightarrow 31
\end{array}
\] \\
\hline 32K & \begin{tabular}{l}
4K (NSO NSI) \\
8K (NSO SI)
\end{tabular} & \[
\begin{aligned}
& 17 \leftrightarrow 31,18 \longrightarrow 30 \\
& 17 \longrightarrow 31,18 \longrightarrow 30
\end{aligned}
\] \\
\hline 64K & 16K (S0 S1) & \(17 \longrightarrow 31\) \\
\hline & 16K (SO S1) & \(17 \longleftrightarrow 30,16 \longleftrightarrow 31\) \\
\hline
\end{tabular}


Figure 3-61. Toggle Switch Modules (ST14)


\section*{BANK SWITCH SETTINGS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline BANK NO. & \[
\begin{aligned}
& \text { BANK } \\
& \text { SIZE }
\end{aligned}
\] & \multicolumn{5}{|c|}{STARTING ADDRESS} & \multicolumn{4}{|r|}{\[
\begin{aligned}
& \text { INTERLEAVE } \\
& \text { SIZE }
\end{aligned}
\]} & \\
\hline No N1 N2 & SO S1 & 515 & S16 & S17 & S18 & S19 & S8 & S16 & S32 & & \\
\hline 000 & 11 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & BANK 0 \\
\hline 001 & & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & BANK 1 \\
\hline
\end{tabular}

Figure 3-62. 32K Interleaved Memory, Example 1


Figure 3-63. 32K Interleaved Memory, Example 2


Figure 3-64. 32K Interleaved Memory, Example 3


Figure 3-65. Bank Size, Interleave Size, and Bank Number Switches


Figure 3-66. Address Transformation for Interleaving (Port C), Simplified Diagram


Figure 3-67. Memory Address Register and Interleave Transformation Logic (Sheet 1 of 2)


Figure 3-67. Memory Address Register and Interleave Transformation Logic (Sheet 2 of 2)

ADDRESS HERE. After address transformation takes place, the five most significant address bits are compared with the configuration set into the starting address switches for each port. These five address bits make a valid comparison with the starting address switches in only one bank. (See figure 3-68.)

Signal AHC is returned to the source requesting memory access to indicate that the address exists. Note that if address lines L18 and L19 are true in a 12 K memory bank, the address here signal will be inhibited.

\section*{3-39 Memory Access Request}

The memory request interface signals, /MQA/, /MQB/, and /MQC/, are initiated by the source through either ports \(A, B\), or \(C\). After these signals are received by the memory bank, they are subjected to port override logic gating. (See figure 3-69.) The port override signals are available for special system uses to allow any designated port access to memory at the exclusion of the other two ports.

The port override signal, \(O R A B\), when true, allows a request from port \(C\) to be initiated, but denies all access to ports \(A\) and \(B\). Signal ORAC, when true, allows a request from port \(B\) to be initiated, but denies all access to ports \(A\) and \(C\). Signal ORBC, when true, allows a request for port \(A\) to be initiated, but denies all access to ports \(B\) and \(C\).

\section*{3-40 Port Priority}

The three ports - \(A, B\), and \(C\)-are assigned priority in alphabetic sequence. Port \(A\) has the highest priority, port \(B\) has the next highest, and port \(C\) has the lowest. Ports \(A\) and \(B\) are called the slow ports because of delays involved in assigning priority before the memory cycle. Port C is called the fast port because the logic is designed to favor it. In the absence of requests from either port \(A\) or port \(B\), the logic is already set up to handle a request from port \(C\); that is, signal ADC is normally true when no requests are present from ports \(A\) or \(B\).

Ports \(A\) and \(B\) have two separate logic paths by which priority is assigned. One logic path is used when the memory is idle or not busy (NMB). The other logic path is used when requests arrive while the memory is busy processing a previous request (MB).

Port priority logic is shown in figure 3-70. Signals ADA, ADB, and ADC establish priority for ports \(A, B\), and \(C\), respectively. If neither port \(A\) nor port \(B\) is requesting access to memory, signals ADA and ADB are false, forcing signal ADC true. (See figure 3-70.)
\[
A D C=N A D A N A D B
\]

The two separate logic paths previously mentioned by which priority between ports \(A\) and \(B\) is established are shown in figure 3-70 A and B. The first path (logic for APA and APB)
is used when a request from port \(A\) or port \(B\) is made and the memory is not busy processing a previous request (NMB).
```

APA = AHAEXP MQAT NMB NCFA NCFB
APB = AHBEXP MQBT NMB NCFA NCFB NAPA

```

Note that if APA is true, APB is forced false, thus establishing port A priority over port B.

The second path (logic for CFA and CFB) is used when a request from port \(A\) or port \(B\) is made while the memory is busy processing a previous request (MB).
```

CFA = AHAEXP MQAT TW320 NTW360
CFB = AHBEXP MQBT TW320 NTW360 NCFA

```

Note that if CFA is true, CFB is forced false, thus establishing port A priority over port B.

\section*{3-41 Address Release}

After a memory request has been made and port priority established, the memory cycle is initiated.
\[
\begin{aligned}
M I= & \text { AHC MQC NMB NAB } \\
& + \text { TP200 (ADA + ADB) } \\
& + \text { NMB (CFA + CFB) }
\end{aligned}
\]

At this point, the source making a request has not been informed whether its request has been accepted or not. Sixty nanoseconds after the memory cycle has been initiated, the address release signal for the active port is raised. (See figure 3-70.)
\[
\begin{aligned}
& \text { /ARA/ }=\mathrm{AROA}=\text { ADACO TR060 } \\
& / \mathrm{ARB} /=\mathrm{AROB}=\mathrm{ADBCO} \operatorname{TR060} \\
& / \mathrm{ARC} /=\mathrm{AROC}=\mathrm{ADCCO} \operatorname{TR} 060
\end{aligned}
\]

It is this signal that informs the source requesting memory access that its request has been honored and that it may now release its address.

\section*{3-42 Memory Cycles}

Information is transmitted to or accepted from memory in the form of words accompanied by byte presence indicators. Parity checking and generation is provided for all memory operations on a word basis. Thus, the Sigma 5 has three modes of operation:
a. Read-restore
b. Full clear-write
c. Partial clear-write


Figure 3-68. Address Here Logic, Ports A, B, and C


Figure 3-69. Memory Request and Port Override Logic


Figure 3-70. Port Priority and Address Release Logic

READ-RESTORE. The read-restore operation consists of:
a. Reading a word from a specified address in memory.
b. Gating the word into the \(M\)-register.
c. Checking parity.
d. Writing (restoring) the word that has just been read and gated into the M-register back into memory. The word is written back into the same address from which it was extracted.

FULL CLEAR-WRITE. A full clear-write operation consists of:
a. Clearing the memory location. This is done by reading the word but not gating it into the \(M\)-register.
b. Placing a new word into the M-register.
c. Writing the new word into memory.

PARTIAL CLEAR-WRITE. A partial clear-write operation consists of:
a. Reading a word from a specified address in memory.
b. Gating the word into the \(M\)-register.
c. Checking parity.
d. Inserting the new byte or bytes into the \(M\)-register under control of the byte presence indicators without disturbing the remaining bytes.
e. Generating new parity.
f. Writing the contents of the \(M\)-register into memory.

The mode of memory operation is determined by either the CPU or the IOP by setting the byte presence indicators, MW0, MW1, MW2, and MW3 in the memory via ports A, B, or C. The basic logic for read-restore, full write, and partial write is:
\[
\begin{aligned}
& \text { RD }=\text { NMW0 NMW1 NMW2 NMW3 } \\
& W F=\text { MWO MW1 MW2 MW3 } \\
& W P=\text { NRD NWF }
\end{aligned}
\]

Figure 3-71 shows detailed logic for the memory mode determination.

\section*{3-43 Memory Delay Lines}

Memory timing is controlled by two 600 nsec delay lines. Each delay line has taps at every 20 nsec interval. Buffer
or inverter delay sensors pick off the delay line pulse at strategic intervals. The outputs of these buffers and inverters are distributed to the memory control logic to provide the basic memory timing.

One memory delay line is associated with the first halfcycle of a memory operation and is initiated by signal S/READDL. The other delay line is associated with the second half-cycle of a memory operation and is initiated by the signal S/WRITEDL. Two separate delay lines are required for the partial write mode in order to split the first and second half-cycles because of the time involved in checking parity after the read half-cycle, and regenerating a new parity before the write half-cycle is initiated. For this mode of operation the two half-cycles must be separated by more than the normal amount of time.

Figure 3-72 shows all the major input logic and output timing signals associated with these two delay lines.

Communication between the memory and units connected to memory through the ports is asynchronous. For this reason the timing of many signals is referenced to an interval time designated as to. Time to corresponds to the actual start of a cycle for any given port.

The time interval between the receipt of a memory request at the port and the occurrence of \(t 0\) is called the selection interval. The time interval between to and the end of the memory cycle (when the memory is no longer busy) is called the active interval and is dependent upon the mode of operation. The active interval satisfies the following requirements:
\begin{tabular}{lccc}
\multicolumn{1}{c}{ Mode } & \begin{tabular}{c} 
Minimum \\
Nanoseconds
\end{tabular} & & \begin{tabular}{c} 
Maximum \\
Nanoseconds
\end{tabular} \\
Read-restore & 755 & & 830 \\
Full clear-write & 755 & 830 \\
Partial clear-write & 1155 & 1230
\end{tabular}

The active interval and the basic cycle time are not the same. The basic cycle time is the inverse of the maximum cycle rate in nanoseconds and can vary as follows:

\section*{Mode}
\begin{tabular}{cc}
\begin{tabular}{c} 
Minimum \\
Nanoseconds
\end{tabular} & \begin{tabular}{c} 
Maximum \\
Nanoseconds
\end{tabular} \\
\hline 770 & 870 \\
770 & 870
\end{tabular}

Partial clear-write \(\quad 1170\)
1270


Figure 3-71. Read, Full Write, and Partial Write Logic Diagram


Figure 3-72. Read and Write Delay Lines

In contrast to the precision of the active interval, the selection interval is widely variable. The selection interval is dependent upon the following:
a. The port requesting service.
b. The current state of the memory.
c. The mode of operation.
d. Current and subsequent requests presented to other ports.

With respect to the start-up condition (that is, with memory not initially busy and no request on other ports), the following conditions exist:
\begin{tabular}{cccc} 
Port & & Minimum Nanoseconds & \\
& & 235 & \\
A & & & 330 \\
B & 235 & & 330 \\
C & 25 & & 80
\end{tabular}

The start-up condition corresponds to the minimum selection interval that would be observed for a given port of a given memory. The sum of an access interval and a selection interval is not necessarily related to the cycle time of the memory. This is so because the selection interval of a request may be overlapped with the active interval of the previous request.

An example of basic memory cycle timing for both a readrestore and a full-write operation for a memory request from port \(C\) is shown in figure \(3-73\). An example of a
memory cycle timing for a partial-write operation for a request from port \(C\) is shown in figure 3-74. In this latter case, the clear half-cycle and the write half-cycle are separated in time by 260 nsec to allow for parity checking and regeneration.

The selection interval time required when either port \(A\) or port \(B\) initiates a memory request is shown in figure 3-75.

With the memory not busy (NMB) the selection interval is provided by the port delay line. (See figure 3-76.) The port delay line is initiated only when a request is made from port \(A\) or port \(B\) and the memory is not busy.
\begin{tabular}{rl} 
S/PORTDL & \(=\) IPD \\
IPD \(=\) & NMB (APA + APB) \\
APA \(=\) & MQAT AHAEXP NMB NCFA \\
& NAPA NAPB + APA NMI \\
APB \(=\) & MQBT AHBEXP NMB NCFB \\
& NCFB NCFC NAPA + APB NMI
\end{tabular}

After 200 nanoseconds, the memory cycle is initiated by setting a timing pulse into the read delay line.
```

S/READL = MI
MI = TP200 (ADA + ADB)
ADA = APA TP060 NMI + ADA NTW340
+ ...
ADB = APB TP060 MI + ADB NTW340
+ ...

```


Figure 3-73. Read-Restore and Full Write Delay Line Timing for Port C


Figure 3-74. Partial Write Delay Line Timing for Port C


Figure 3-75. Read-Restore Delay Line Timing for Ports A or B


Figure 3-76. Ports \(A\) and \(B\) Delay Line

If a memory request is made from either port \(A\) or port \(B\) while the memory is busy with a previous request, but has not yet reached TW320 time of the current memory cycle, signals CFA or CFB anticipate the required selection interval delay by latching at TW320 time. Thus, at the end of the current memory cycle, the read delay line will be initiated. This condition is also shown in figure 3-75.
\begin{tabular}{rl} 
MI \(=\) & NMB (CFA + CFB \()\) \\
CFA \(=\) & MQAT AHAEXP TW320 NTW360 \\
& + CFA NMI \\
CFB \(=\) & MQBT AHBEXP TW320 NTW360 \\
& + CFB NMI \\
ADA \(=\) & CFA TW400 + ADA NTW340 \(+\ldots\) \\
ADB \(=\) & CFB TW400 + ADB NTW340 \\
S/READDL \(=\) & MI
\end{tabular}

The memory busy signal \(M B\), when true, indicates that the memory is engaged in a read or write operation. This signal is also held true during a memory halt condition to
prevent any new memory requests from being honored.
(See logic diagram 3-77.)
\[
\left.\begin{array}{rlrl}
\text { MB } & = & \text { MI + IPD }+ \text { HALT }+ \text { NTW560 } \\
& & \text { NMBDLD }
\end{array}\right)
\]

\section*{3-44 Abort}

If an instruction attempts to write into a protected area of memory, the CPU will raise the abort signal \(A B O C\). This signal must be seen in the memory within 100 nsec after the read delay line has been initiated. With \(A B O C\) true, the byte presence indicators, MWO through MW3, will unlatch and be set to zeros.
\[
\text { MW0/3 }=\text { NABO NTW460 }+\ldots \quad \text { Latch }
\]

With the byte presence indicators set to zeros, the memory cycle is changed from write mode to read mode, thus preserving the integrity of the protected memory location.

If a partial write operation is aborted, a special gate exists to initiate the write delay line earlier than it would have been if the instruction had not been aborted.
\begin{tabular}{rl} 
S/WRITEDL & \(=\) IWD \\
IWD & \(=\) ABO TR1 60
\end{tabular}

This timing is shown in figure 3-74.

\section*{3-45 Memory Reset}

Memory is reset when power is applied to the Sigma 5 computer (ST) or when the SYSTEM RESET button on the PCP is pushed (MR). When MR goes true, signal HALT goes high and inhibits any more memory cycles from starting. After a 1 to \(3 \mu\) s delay to allow the current cycle to be completed, MRD goes true. Signal PFSRDID, which is normally false during memory operation, goes true and sets signal NTSSTB to inhibit the memory strobe. Signal PFSRDLD also causes the memory fault indicators to drop.

Signals NPFSRDLDT1, NPFSDLDT2, NPFSRDLDM and NPFSRDLDC1 go false to drop other latches. In this way the system is returned to its initial state. The data latches are not reset.

\section*{3-46 Memory Fault}

Each memory module contains eight memory fault gates. (See figure 3-78.) Only one gate in each module can go true, however, when a parity error occurs, depending upon the setting of the module number switches N0, NI, and N 2 , which is different in each module.

When a parity error occurs, the memory fault lamp associated with the memory module in which the error occurred will light. Memory fault lights will be turned off when either the \(I / O\) RESET or the SYSTEAM RESET bution is pressed, when power is first applied to the system, or when the proper read direct instruction is executed in the internal control mode.


Figure 3-77. Memory Busy (MB), Logic Diagram


Figure 3-78. Power Fail-Safe, Reset, and Memory Fault, Logic Diagram

\section*{3-47 Data Register}

The M-register, which is made up of the 32 buffer latches, M00 through M31, accepts data from the memory core sense amplifiers (MD00-MD31) during read and partial write operations. During full write and partial write operations the \(M\)-register accepts the port data and holds this data until it is written into the core memory by means of \(Y\) inhibit circuits.

Figure 3-79 shows all input and output gating for the most significant bit of the M-register, MOO. Gating for MOO is typical of all \(M\)-register bits, \(M 00\) through \(M 31\). The parity bit, M32, is discussed separately in paragraph 3-51.

\section*{3-48 Read Timing and Data Flow}

Figure 3-80 describes the basic timing requirements of memory read operarions. During the read operation the M-register is cleared at TRO20 time, and the core data is gated into the register at TR220 time, latched by signal MXMO/3.
\begin{tabular}{|c|c|c|}
\hline M00 & \(=\) & MDOO MXDOB + MOO MXMO \\
\hline : & & : \\
\hline M3 & & MD31 MXD3B + M31 MXM3 \\
\hline M31 & \(=\) & MD31 MXD3B + M31 MXM3 \\
\hline MXDOB/3B & \(=\) & MWF TR220 + MXDOB/3B NTR420 \\
\hline MXM0/3 & \(=\) & \[
\begin{aligned}
& \text { NTR020 (NMW0/3 + NTR380 } \\
& + \text { NWP) }
\end{aligned}
\] \\
\hline
\end{tabular}

Actually, the core data MD00-MD31 is placed onto the data bus lines, MC00-MC31, before the M-register can latch, by the following speedup gates.


The core data is also gated to the inverse \(M\)-register bits, NMOO-NM31, by speedup gates.
\begin{tabular}{ll} 
NM00 & \(=N(M D 00\) MXDOI \()\) \\
\(\vdots\) & \(\vdots\) \\
NM31 & \(=N(M D 31\) MXD3I \\
MXD0I/3I & \(=\) TR220 NWF + MXDOI/3I NTR420
\end{tabular}

The data remains on the memory bus only as long as the data gate signal, DGC, is true - that is, from TR240 to TR420 time.
```

DGC0/3 $=D G$
DG $\quad=\quad$ RD TR240 + DG NTR420

```

The data in the M-register, however, remains latched until TRO20 time of the next memory operation.

\section*{3-49 Full Write Timing and Data Flow}

During a full write operation, the \(M\)-register is cleared at TR020 time. (See figure 3-81.) The data is read from the addressed core location as in the read operation; however, the core data is not gated to the \(M\)-register since the transfer terms MXDOB/3B cannot come true. At TR 160 time the data to be written into memory is gated into the \(M\) register by signals \(M X C O B / 3 B\).
\begin{tabular}{ll}
\(M 00\) & \(=M X C O B M C 00+M 00\) MXMO \\
\(\vdots\) & \(\vdots\) \\
\(M 31\) & \(M X C 3 B M C 31+M 31 M X M 3\) \\
\(M X M 0 / 3\) & \(=\) NTRO2O (NMWO + NTR480 + NWP)
\end{tabular}

\section*{3-50 Partial Write Timing and Data Flow}

A partial write operation is distinguished by the configuration of the byte presence indicators, MWO through MW3. (See figure 3-81.) If these indicators are neither all zeros (read) nor all ones (full write), the operation to be performed is a partial write.
\begin{tabular}{ll} 
RD & \(=\) (NMW0 NMW1 NMW2 NMW3) \\
\(W F\) & \(=(M W 0 ~ M W 1 ~ M W 2 ~ M W 3) ~\) \\
\(W P\) & \(=N(R D+W F)\)
\end{tabular}

A partial write operation reads a word from the addressed memory location, retains those bytes of the word for which the corresponding byte presence indicator is false, inserts into the word new data into those bytes for which the corresponding byte presence indicator is true, and writes the result back into the same memory location. Parity is checked on the contents of the original memory word, and new parity is generated before the modified word is written back into memory.

Timing and data flow for this operation is indicated in figure 3-82.

The M-register is cleared of its previous contents at TR020 time, and the memory word is read into the \(M\)-register at TR220, gated by the signals MXDOB-MXD3B.
\[
M X D O B / 3 B=N W F T R 220
\]

The contents of the \(M\)-register are then checked for parity. At TR480 time those bytes of the original memory word now in the \(M\)-register are cleared to zeros. This is accomplished by dropping the latches of those bytes for which the corresponding byte presence indicator is true.



Figure 3-79. M-Register (MOO, Typical of MOO-M31)


Figure 3-80. Read Timing Diagram


Figure 3-81. Full Write Timing Diagram


Figure 3-82. Partial Write Timing Diagram

At TR560 time the new data bytes on the port bus are inserted into the previously cleared byte positions of the \(M\)-register by signals \(M X C O B-M X C 3 B\).
\begin{tabular}{ccc} 
MXCOB & \(=\) & MWO WP TR560 \\
\(\vdots\) & \(\vdots\) \\
\(M X C 3 B\) & & MW3 WP TR560
\end{tabular}
and the write delay line is initiated.
\[
\begin{aligned}
\text { S/WRITEDL } & =\text { IWD } \\
\text { IWD } & =W P \text { TR560 }
\end{aligned}
\]

\section*{3-51 Parity Checking and Parity Generation}

The Sigma 5 memory employs odd parity; that is, if any memory word contains an even number of one-bits, its accompanying parity bit will contain a one, or if any memory word contains an odd number of one-bits, its accompanying parity bit will contain a zero. Thus, each word in memory is made up of 33 bits, 32 data bits plus one parity bit, and the total number of one-bits in each 33-bit word must always be an odd number.

Whenever a word is read from memory, its parity bit is also read into the buffer latch, M32.
\[
\begin{aligned}
\text { M32 } & =\text { MD32 MXD3B }+ \text { M32 MXM32 } \\
\text { MXM32 } & =\text { NTR020 (NWP + NTR560) Latch }
\end{aligned}
\]

Parity determination for both reading (parity checking) and for writing (parity generation) is similar and shares much of the same logic. Parity checking consists of checking bits M00 through M32 for an odd number of one-bits. If these 33 bits contain an odd number of ones, signal POK is raised. If these 33 bits contain an even number of ones, the parity error signal, PE , is raised. Parity generation consists of checking bits MOO through M31 for an odd number of one-bits. If these 32 bits contain an odd number of ones, M32 is allowed to remain in its reset state. If these 32 bits contain an even number of ones, M32 is set to a one.

Figure 3-83 shows the scheme for determining the odd/ even one-bit contents of the \(M\)-register. Four logic levels consisting of parity generator circuits are required for parity generation and parity checking. The first level
consisting of PFOO through PF27 determines odd/even configurations of the \(M\)-register in groups of three bits. PF30 performs the same function except on only the two bits, M30 and M31 and is true only if these two bits do not contain an odd number of ones. The following logic is typical of the first level.
\[
\begin{aligned}
= & \text { NMOO NMO1 NMO2 } \\
& + \text { NMOO MO1 NM02 } \\
& + \text { MOO NMO1 NMO2 } \\
& + \text { M00 MO1 M02 }
\end{aligned}
\]

Logic for PF30, however, is
\[
\text { PF30 } \begin{aligned}
= & \text { NM30 NM31 } \\
& + \text { M30 M31 }
\end{aligned}
\]

The second level parity determination gates, PS00, PS09, PS18, and PS27, use first level parity determination for their inputs. The logic for PSOO is typical of PSO9 and PS 18. PS27 compares first level terms PF27 and PF30 only.
\begin{tabular}{rl}
\(=\) & NPF00 NPF03 PF06 \\
& + NPF00 PF03 NPF06 \\
& + PF00 NPF03 NPF06 \\
& + PF00 PF03 PF06 \\
PS27 \(=\) & PF27 PF30 \\
& + NPF27 NPF30
\end{tabular}

Third level parity determination signal AP uses the second level signals PSOO, PSO9, and PS18 as inputs while the fourth level priority determination signal APE uses the
third level term AP together with PS27 and M32 as its inputs.
```

AP = NPS00 NPS09 PS18
+ NPS00 PS09 NPS18
+ PS00 NPS09 NPS18
+ PS00 PS09 PSI8
APE = NAP PS27 M32
+ AP NPS27 M32
+ AP PS27 NM32
+ NAP NPS27 NM32

```

PARITY CHEC KING. Checking for parity occurs as soon as a word has been read from the memory cores and is transferred to the \(M\)-register. If all 33 bits of the word (including the parity bit) contain an odd number of onebits, signal POK will go true at TR460 time.
```

POK = AP PS27 M32 PG
+ NAPE PG
+ POK TR460
PG = NWFS TR460 NTR500

```

If all 33 bits of the word (including the parity bit) contain an even number of ones, signal PE will go true at TR460 time.
\begin{tabular}{rl} 
PE \(=\) & NAP NPS27 NM32 PG + APE PG \\
& + PE TR460 \\
PG \(=\) & NWFS TR460 NTR500
\end{tabular}


NOTE : (ODD) OR (EVEN) IF TERM IS TRUE

Figure 3-83. Parity Determination Logic Scheme

PARITY GENERATION. Parity generation is required whenever new data in the \(M\)-register is to be stored into the memory cores. This is accomplished by setting the parity bit of the M-register, M32, to correspond to the 32 data bits of the \(M\)-register so that all 33 bits contain an odd number of ones.
\[
\begin{aligned}
\text { M32 }= & \text { AP PS27 M32XP } \\
& + \text { NAP NPS27 M32XP } \\
& + \text { M32 MXM32 } \\
\text { MX32P }= & \text { WFS TR300 + WP TW } 100
\end{aligned}
\]

\section*{3-52 Sigma 5 Core Selection}

Current technical literature explaining the basics of magnetic core operation is readily available; therefore, the following discussion on the operation of Sigma 5 memory omits these fundamentals. It is assumed that the reader is familiar with such subjects pertaining to core switching as magnetomotive force, hysteresis effect, flux density, permeability, retentivity, etc. Emphasis is placed on core selection, control, and timing as they apply to the Sigma 5 memory.

\section*{3-53 Core Characteristics}

Table 3-17 gives the characteristics of cores used in Sigma 5 memory.

\section*{3-54 Basic Core Switching}

Sigma 5 memory employs a three-wire memory system, sometimes referred to as the common \(Y\)-digit or 2-1/2 D system in which three wires are strung through each core. These wires are:
a. X wire
b. Y wire
c. Sense wire

Table 3-17. Core Characteristics
\begin{tabular}{|ll|}
\hline Outer diameter of core & 0.022 in. \\
Switching time & 240 nsec approx \\
Nominal full drive current at \(25^{\circ} \mathrm{C}\) & 700 ma \\
Current compensation for temperature & \(4 \mathrm{ma} /{ }^{\circ} \mathrm{C}\) \\
Core output & -25 mv approx \\
& \\
\hline
\end{tabular}

This system does not use an inhibit winding. The \(X\) and \(Y\) wires that are activated to address a specific memory core are selected by an \(X-Y\) matrix composed of positive and negative \(X\) current and voltage switches in one direction, and positive and negative \(Y\) current and voltage switches in the other direction. The current through both the \(X\) and Y windings is approximately 350 ma , or half the total current required to switch the core from one state to the other. When the two half-currents through the \(X\) and \(Y\) windings at the junction of any core are in such a direction as to be additive, the core senses sufficient current to cause it to switch its state. When the two half-currents through the \(X\) and Y windings at the junction of any core are in such a direction as to be subtractive, the two currents cancel, and the core senses no switching current. In this case, the state of the core is not affected.

Each core senses one of four different current conditions. These conditions are:
a. X and Y half-currents are additive in a direction to cause the core to switch from a one to a zero.
b. \(X\) and \(Y\) half-currents are additive in a direction to cause the core to switch from a zero to a one.
c. \(X\) and \(Y\) half-currents flow in a direction so as to be subtractive - each half-current canceling the effects of the other. In this case the core is not affected.
d. Current does not flow in one or the other, or neither, of the \(X\) and \(Y\) windings. In this case the core is not affected.

Figure 3-84 is a sequence of drawings that show the principles of core switching in Sigma 5 memory. Note that the \(Y\) winding is folded back in such a manmer as to form a junction with the \(X\) winding at two cores - core 1 and core 3. The \(X\) and \(Y\) half-currents flow either from the positive current switch to the negative voltage switch or from the positive voltage switch to the negative current switch. The direction of the \(X\) and \(Y\) current flow depends ultimately on the anticoincident bits of the core address in the Lregister - bits L22, L23, and L25.

\section*{3-55 Reading From Memory}

Figure 3-85 shows a memory of 16 three-bit words, including an address register (L-register), a data register ( \(M\)-register), \(X\) and \(Y\) address selection circuits, and bit plane sense amplifiers.

Assume that the data word stored in location \(X^{\prime} 7{ }^{\prime}\) is equal to \(\mathrm{NOI}_{2}\). Note that each bit plane has one sense wire. The sense wire in each bit plane is strung through each core in its plane and is returned to a sense amplifier. To read the data word from memory, the \(X\) address selection circuits feed a positive half-current on line \(X 3\). The \(Y\) selection circuits feed a positive half-current on line Y .


(A)

X AND Y CURRENTS ARE
ADDITIVE IN CORE 1 - CANCEL
IN CORE 3. CORE I SWITCHES
FROM ONE TO ZERO

(C)

X AND Y CURRENTS ARE
ADDITIVE IN CORE 3 - CANCEL IN CORE 1. CORE 3 SWITCHES FROM ZERO TO ONE

(D)
\(X\) AND Y CURRENTS ARE ADDITIVE IN CORE 1 - CANCEL IN CORE 3. CORE I SWITCHES FROM ZERO TO ONE

NOTE : IN ALL EXAMPLES HALF CURRENTS IN CORES 2, 4,AND 6, AND NO CURRENT IN CORE 5 HAVE NO SWITCHING EFFECT

Figure 3-84. Basic Core Switching


Figure 3-85. Simplified Memory, Read-Restore Operation

When additive coincident half-currents are simultaneously fed through a core, a core in the one state wil! be switehed to the zero state. This causes a pulse to be induced in the sense wire. At the output of the sense amplifier this pulse is interpreted as a one. If the addressed core is already in the zero state, it remains a zero, and no pulse is induced in the sense wire. The absence of a pulse is interpreted as a zero at the output of the sense amplifier. Thus, with respect to a word stored in a particular memory location, either ones or zeros are read out of each bit plane. The outputs of the sense amplifiers are gated into the \(M\)-register.

A memory read operation consists of two half-cycles -a read half-cycle and a write half-cycle. Because the cores that stored ones are switched to zeros during the read halfcycle, the readout is called destructive. For this reason, the information that was read out must be restored by writing the data word back into memory again in the second half-cycle. Therefore, during the restore phase of the read-restore cycle, the word that was read out is taken from the \(M\)-register and written back into memory.

\section*{3-56 Writing Into Memory}

Assume that a data word containing the number \(\mathrm{IO}_{2}\) is to be written into memory location (address) \(X^{\prime} 7^{\prime}\). (See figure 3-86.) First, the memory location is cleared by reading out the data in location \(X^{\prime} 7^{\prime}\). The data, however, is not gated to the \(M\)-register as it is during read operations. Because the cores must be cleared to zeros before a new word can be written into the cores, the write operation consists of a clear half-cycle followed by a write halfcycle. During the write half-cycle the new data to be written is in the M-register.

One of four \(X\) lines is selected by the \(X\) address selection circuits. In the example shown in figure 3-86, a negative pulse is fed through the \(X 3\) wire causing that half-current to travel through cores \(3,7,11\), and 15 in each bit plane.

During write half-cycles, an inhibit circuit controls each Y current. An inhibit circuit will either allow current to pass through or will block (inhibit) it. If the inhibit circuit receives a one from the \(M\)-register, the inhibit circuit allows current to pass through. If the inhibit circuit receives a zero from the \(M\)-register, the inhibit circuit blocks the flow of current through the \(Y\) wire.

In the example shown in figure 3-86, only the Y 1 line of bit plane 1 is inhibited. Current does not flow through Y 1 of bit plane 1. A negative half-current is fed through the noninhibited \(Y\) wires on which cores \(4,5,6\), and 7 are strung. This occurs in bit planes 0 and 2. The cores that receive coincident additive current switch to the one state. This occurs in bit planes 0 and 2. Therefore, the following occurs:
a. A one is written into bit plane 0.
b. A zero remains in bit plane 1 .
c. A one is written into bit plane 2.

\section*{3-57 Core Diode Module}

The core diode module contains 4096 bytes of either eight or nine bits. Figure 3-87 shows a nine-bit module with each bit place labeled. The ninth bit (used for parity) is designated bit 8 A , and is shared by both halves of the core diode module. Figure 3-88 shows a photograph of a core diode module lying open to expose the bit planes. Also shown in the open view is the printed circuit wiring for the diodes. The diodes are mounted on the reverse side of the board shown in the photographs. The individual cores, which form the bit planes, are too small to be seen in the photograph.

The core diode module consists of two halves that are hinged together. In the photograph, figure 3-89, the \(X\) wires can be seen jumpered across the hinge. When the core diode module is put into use by being inserted into its socket, both halves are folded together and look like the one shown in figure 3-89.

The core diode module is completely symmetrical, both physically and electrically. This means that the module will operate whichever way it is inserted into the chassis.

In addition to the diodes required in the decode system, two extra diodes used in a temperature sensing network are also included. This network controls the output of the memory power supply for drive current compensation to automatically raise or lower drive current to the core diode modules inversely as the temperature varies. Because less current is required to switch a core at higher temperatures, it is necessary that the drive current tracks inversely with temperature. The temperature compensation network reduces core current at higher temperatures by lowering the supply voltage. The reverse occurs if core diode module temperature is reduced.

Figures 3-90 through 3-94 are relatively detailed core diode module drawings. Certain symbols used in the drawings are defined as follows:
a. Symbol 8YC3-means bit 8, Y current bus number 3 , negative.
b. Symbol XV15 means \(X\) voltage bus number 15 .
c. 5S0+ means bit 5 , sense wire 0 , positive side.


Figure 3-86. Simplified Memory, Clear Write Operation


Figure 3-87. Bit Plane Layout in a Core Diode Module


Figure 3-88. Core Diode Module, Open to Expose Bit Planes


Figure 3-89. Core Diode Module, Closed, as Inserted


NOTE: THIS DRAWING WAS PREPARED FROM THE FOLLOWING ENGINEERING DRAWING: 111526-1C

Figure 3-90. Core Diode Module, Bit Planes, X Wire Crossover
\begin{tabular}{|c|c|c|c|}
\hline PIN NO. & SIGNAL & PIN NO. & SIGNAL \\
\hline \multicolumn{4}{|r|}{} \\
\hline
\end{tabular}




Figure 3-91. Core Diode Module, Jack Pins and Signals




Figure \(3-90\) shows a nine-bit core diode module, lying open, as seen from the core side. The presence of diodes on the reverse side of the core diode module is indicated by the dotted lines. The \(X\) lines, which are connected across the hinge, are indicated by the two \(X\) lines shown in the diagram. In an actual core diode module, there are a total of 128 X wires jumpered across the hinge connecting the left half of the core diode module with the right half.

The designations JIG, JIH, J2G, and J2H indicate the jacks that receive one core diode module. Jacks JIG, \(\mathrm{J} 1 \mathrm{H}, \mathrm{J} 2 \mathrm{G}\), and J2H are shown as typical. The signals to be found on the pins on the wiring side of the jacks are shown in figure 3-91.

Considerable detail concerning the wiring of one half of a nine-bit core diode module is shown in figure 3-87. Not all wires are shown, however. Instead, their presence is implied. For example, there are 128 X wires. Figure 3-92 shows \(X\) wires 0 through 15. The gap indicates that \(X\) wires continue from 16 to 127 . The diagram also contains the implication that the \(X\) wires continue through bit planes 0 , \(1,2,3,8 \mathrm{~A}\) and to the second half of the core diode module shown in figure 3-93. In the latter drawing, the bit planes are shown in reverse order if the core side of the module is being viewed. In both drawings (of both halves of a ninebit core diode module), a portion of the diode decode matrix is shown, with pin and signal numbers given. In studying both drawings, note the way the Y wire is folded back. The foldback is concerned with the anticoincidence principle discussed in the following paragraphs. The temperature sensing diode, explained in paragraph 3-57, is shown in both diagrams, with pin numbers included.

Figure 3-94 shows a nine-bit core diode module with emphasis placed on the sense windings. The bit pianes are shown as they appear on both halves of an open core diode module. Details are shown for bit plane 0 . The remaining bit planes are shown as blocks with pin and signal numbers shown at sense winding terminations. In figure 3-94, although considerable detail is shown for bit plane 0 , all detail is not shown because of the reperitive and greatly detailed nature of this type of unit. A complete bit plane has 4,096 cores. A lesser number of cores is shown in the diagram, with the remainder implied.

Each core, shown schematically in figure 3-94 as a straight line, represents a core standing on end, as the rim of the core is seen when viewed from above. The sense wire goes through the hole in the core. Sense wires terminate with the pin and signal number shown.

DRIVE SYSTEM MODULES ST10 AND STII. Figure 3-95 shows a simplified diagram of the Sigma 5 memory drive system. In this discussion of the drive system, references to letters refer to lettered points shown in the diagram. The term "switch" means "electronic switch."

In the Sigma 5 memory drive system diagram, only one drive wire is shown with its pair of decode diodes. The number of drive wires used varies with the size of the memory. For example, with a 16 K memory, the \(X\) drive system would have 32 additional diodes connected to point A and 32 additional diodes connected to point B. Each diode connects, through a drive line, to one of the 32 voltage switches in the \(X\) drive matrix. In the same 16 K memory ( \(X\) drive system), there would be a total of 16 drive wires connected to point \(C\). Each drive wire is connected to one of the 16 current switches in the \(X\) drive matrix.

The mode of operation is as follows: To pass a positive current through the drive wire, the positive current switch and negative voltage switch are turned on. The flow of current takes the following path: From the \(+V_{D}\) supply (point \(D\) in figure 3-95), through the 53-ohm resistor, through the positive current switch, through the drive wire (and cores), through the negative voltage switch, to grounal.

To pass a negative current, the positive voltage switch and negative current switch are turned on. The flow of current takes the following path: From the \(+V_{D}\) supply (point \(E\) in figure 3-95), through the positive voltage switch, through the drive wire (and cores), through the negative current switch, through the 53-ohm resistors, to ground.

The supply \(V \mathrm{~m}\) is not externally generated in the power supply system. Instead, Vm is the product of 37 ( 4 X and 33 Y ) 53 -ohm divider chains passing current continuously through the Vm clamp diodes. On each switch module there are decoupling capacitors for Vm , as shown in figure 3-95.

The 1 K resistors connected to the voltage switches bias all drive wires quiescently to Vm . The \(l \mathrm{~K}\) resistors connected to the current switches reverse-bias all the diodes, so that drive current is not lost into other lines as charging current. The Vm diodes prevent the voltage at the current switches (developed across the inductance of the drive line during the rise of the current) from exceeding Vm . Thus, forwardbiasing the decode diodes is prevented.

The current and voltage switches are all SDS 226 transistors. Their bases are driven by transformers whose primaries consist of one turn and secondaries consist of four turns. The magnetizing current built up in the transformer during the time the transistor is on serves to turn the transistor off when base drive is removed.

The drive circuit described is used for all four \(X\) drive matrices and all 33 Y drive matrices. The 53-ohm resistors are located in the uppermost chassis underneath the fans to provide heat dissipation. Connection is made to the resistors by means of twisted pairs to minimize the inductance of the drive loop.


Figure 3-95. Memory Core Drive System, Simplified Schematic
\(X\) Core Matrix. The \(X\) matrix for each 4 K core memory increment consists of 32 positive and negative current switches and 16 positive and negative voltage switches. As the size of the core memory is increased, current and voltage switches must be added. Current and voltage switches for each 4 K increment are shared in matrix formp as shown in figure 3-96, so that a 16 K memory requires 64 positive and negative \(X\) current switches and 32 positive and negative voltage switches. Note that the same number of \(X\) current and voltage switches is required for a 12 K memory as for a 16 K memory.

The relationship of positive and negative \(X\) current switches to positive and negative voltage switches is shown in figure 3-97. Each \(X\) current switch connects to 16 X buses. The corresponding \(X\) bus wires (first, second ... through sixteenth) of each current switch are connected and tied to a corresponding \(X\) voltage switch.

Y Cóte Máatrix. The Y matrices, which are bir orienied, consist of four positive and negative current switches and four positive and negative voltage switches for each bit. Current and voltage switches for each 4 K increment of core memory are shared in a matrix arrangement as indicated in figure 3-98. One set of current switches selects the 0 through 4 K and 8 K through 12 K memory stacks, and another set selects the 4 K through 8 K and 12 K through 16 K memory stacks. One set of voltage switches selects the 0 through 4 K and 4 K through 8 K stacks, and another set selects the 8 K through 12 K and 12 K through 16 K stacks.

The Y current and voltage switches for a single bit are shown in figure 3-99. This matrix arrangement is typical of all bits. Note that each of the 16 Y wires is folded back on itself through the cores and that in the bit plane the \(X\) and \(Y\) wires intersect at two cores. For given directions of current flow, the currents add in the core at one intersection and cancel at the other. A reversal of one of the currents enables the other core to be accessed. This technique is called anticoincidence. Current direction flow in the \(Y\) windings is dependent on the status of the address bits L22, L23, and L25.

Predrive System, Model ST22. In this discussion of the predrive system, the term "switch" means "electronic switch." As indicated in the previous discussion of the drive system, to read a word of memory it is necessary to do the following: Turn on, simultaneously, four \(X\) positive current switches, four \(X\) negative voltage switches, 33 Y positive current switches, and 33 Y negative voltage switches, or a similar combination. To restore the word on the second half-cycle, the complementary (interchange positive and negative) set of switches is operated.

To operate 33 Y positive current switches, the primaries of the transformers belonging to this group of switches are connected in series. Other groups of switches are operated similarly. Because the primaries consist of one turn, switches are arranged in groups of four on ST1O and STII
modules. One wire passes through each set of four transformers. In the case of the \(Y\) switches, nine of the transformer groups are in series. Therefore, 36 electronic switches (three of which are not used) are operated by one predrive current. Because of the \(4: 1\) step-down in current through the transformer, the predrive current is approximately 300 ma . Therefore, a power transistor is used in the predrive circuit.

Figure 3-100 shows a typical Y predrive circuit. The three address lines and a timing signal, TPYC (time for positive Y current), are ANDed into an integrated inverter. The output of the AND gate drives the primary of a \(6: 4\) transformer on the base of the power transistor (SDS 226). The output of the SDS 226 transistor drives approximately 300 ma into the string of 36 (of which 33 are used) voltage or current switch primaries.

The Y decode for each bit has the following:
a. Eight positive current switches
b. Eight negative current switches
c. Eight positive voltage switches
d. Eight negative voltage switches

Because of the number of electronic switches mentioned above, there are eight circuits like the one shown in figure 3-100. Therefore, there are a total of 32 such \(Y\) predrive circuits.

The \(X\) predrive system uses predrive circuits identical to the Y predrive circuits (S T22), but the outputs of the circuits are arranged in the form of a matrix. This is done because a larger number of electronic switches are used in the \(X\) drive switch matrices. For example, \(16 \times 32\) electronic switches are used in the \(X\) drive system. The number of electronic switches used in the Y drive system is \(8 \times 8\), as explained earlier.

The \(X\) positive current predrive matrix is shown in figure 3-101. Note that there are only four transformer primaries in series because there are only four \(X\) drive switch matrices. Matrices of the type shown in the diagram are used for the following:
a. Positive \(X\) current
b. Negative \(X\) current
c. Positive \(X\) voltage
d. Negative \(X\) voltage

The relationship of the \(X\) and \(Y\) matrix predrive circuits to the transformed address bits in the L-register is shown in figure 3-102.



901172A. 3339

Figure 3-97. X Current and Voltage Switch Matrix, Byte 0, 4K Stack

\section*{CURRENT GATES}

OC-BYTE O, OOYCOP-07YC3P, OOYCON-07YC3N
IC-BYTE I, 08YCOP-15YC3P, 08YC0N-15YC3N 2 - BYTE 2, \(16 \mathrm{YCOP}-23 Y C 3 P, 16 Y C O N-23 Y C 3 N\) \(3 C\)-BYTE \(3,24 Y C O P-32 Y C 3 P\), \(24 Y C O N-32 Y C 3 P\) 4C-BYTE \(0,00 Y C 4 P-07 Y C 7 P, 00 Y C 4 N-07 Y C 7 N\) 5C-BYTE 1, 08YC4P-15YC7P, 08YC4N-15YC7N 6C-BYTE 2, 16YC4P-23YC7P, 16YC4N-23YC7N
7C-BYTE \(3,24 \mathrm{YC} 4 \mathrm{P}-32 \mathrm{YC} 7 \mathrm{P}, 24 \mathrm{YC} 4 \mathrm{~N}-32 \mathrm{YC} 7 \mathrm{~N}]\)


Figure 3-98. Y Current and Voltage Switch Matrix for 16 K Memory


Figure 3-99. Y Current and Voltage Switch Matrix for Bit 0


Figure 3-100. Y Positive Current Predrive/Drive Coupling, Simplified Schematic


ADDRESS REGISTER (L)

Figure 3-102. \(X\) and \(Y\) Predrive Selection Relative to Memory Address

Figures 3-103 through 3-106 show the \(X\) predrive matrices for positive and negative \(X\) current and \(X\) voltage switches, module locations, and output pin numbers.

Figures 3-107 through 3-109 show the \(Y\) predrive matrices for positive and negative \(Y\) current and \(Y\) voltage switches, module locations, and output pin numbers.

Current Direction Control. The effects of \(X\) and \(Y\) halfcurrent direction through the memory cores was shown in figure 3-84. Current polarity is determined ultimately by the transformed address bits L22, L23, and L25. X current polarity is determined by the status of the address bits L 22 and L25. If these bits are equal to each other, signal \(X\) will be true. If these bits are not equal to each other, signal NX will be true.
\[
\begin{aligned}
& \mathrm{X}=\mathrm{NL} 22 \mathrm{NL} 25+\mathrm{L} 22 \mathrm{~L} 25 \\
& \mathrm{NX}=\mathrm{NL} 22 \mathrm{~L} 25+\mathrm{L} 22 \mathrm{iLL} 25
\end{aligned}
\]

Y current polarity is determined by the status of the address bits L22, L23, and L25. If these three bits contain an even number of ones (or all zeros), signal Y will be true. If these bits contain an odd number of ones, signal \(N X\) will be true.
```

Y = NL22 NL23 NL25 + L22 L23 NL25
+ L22 NL23 L25 + NL22 L23 L25
NY = L22 L23 L25 + NL22 NL23 L25
+ NL22 L23 NL25 + L22 NL23 NL25

```

The input logic to the positive or negative X and Y positive or negative current and voltage drivers includes not only the polarity determination logic ( X or NX and Y or NY ), but the proper timing signals as well. With the system of current reversals used in the Sigma 5 memory, a timing signal can occur either in the read or the write half-cycle. Timing signal TPXC (time for positive X current) is an example of a signal that can occur either in the read or the write half-cycle, depending upon the address selected.

The timing diagram, figure 3-110, shows the principal memory timing signals relating to the memory cores. Note that during the read half-cycle, the \(X\)-current lags the Y -current in time by 80 nsec. This is done purposely during the read half-cycle to minimize the effects of delta noise. Delta noise is the result of the nonsquareness of the BH curve, and causes a small flux change to be generated in the read winding when a half-current is passed through either the \(X\) or \(Y\) winding of a nonselected core.

The following buffer latch logic describes how the positive and negative current and voltage predrivers are controlled according to the read and write half-cycle timing and the status of the \(X, N X, Y\), and \(N Y\) signals.
\begin{tabular}{|c|c|c|}
\hline TPXC & & TPXC NTR320 NTW480 \(+X\) TR080 + NX TW240 \\
\hline TNXC & \(=\) & \[
\begin{aligned}
& \text { TNXC NTR320 NTW480 + NX TR080 } \\
& +X \text { TW240 }
\end{aligned}
\] \\
\hline TNXV & \(=\) & \[
\begin{aligned}
& \text { TNXV NTR320 NTW480 }+X \operatorname{RR} 000 \\
& + \text { NX TW240 }
\end{aligned}
\] \\
\hline TPXV & \(=\) & \[
\begin{aligned}
& \text { TPXV NTR320 NTW480 + NX TR000 } \\
& +\times \text { TW240 }
\end{aligned}
\] \\
\hline TPYC & \(=\) & TPYC NTR320 NTW480 + Y TR000 + NY TW240 \\
\hline TNYC & = & \[
\begin{aligned}
& \text { TNYC NTR320 NTW480 + NY TR000 } \\
& +Y \text { TW240 }
\end{aligned}
\] \\
\hline TPYV & \(=\) & \[
\begin{aligned}
& \text { TPYV NTR320 NTW480 + NY TR000 } \\
& + \text { Y TW240 }
\end{aligned}
\] \\
\hline TNYV & \(=\) & \[
\begin{aligned}
& \text { TNYV NTR320 NTW480 + Y TR000 } \\
& + \text { NY TW240 }
\end{aligned}
\] \\
\hline
\end{tabular}

Sense Preamplifier, Module HT26. The sense preamplifier is a differential pair transistor, Q1, shown in figure 3-111. Input to the sense preamplifier is buffered from severe common mode excursions by transformer Tl , called the common mode transformer or balun. The gain of the differential pair is controlled by the internal emitter resistance of each transistor. The emitter resistance serves as a feedback resistor. The emitter current is derived from a current source, Q2, and the precision 1,000 -ohm resistor. Voltage Ve controls the gain of the preamplifier by changing the emitter current and thus the emitter resistance of Q1. Module STI7 supplies the voltage Ve , which is temperature controlled. This is done to provide gain compensation of preamplifier with temperature.

Transistors Q1 and Q2 are physically located in one housing and are pairs with matched Vbe characteristics. Using matched pairs eliminates \(V\) be offset error. The preamplifier is made operative or inoperative by switching the emitter current of Q1 on or off. This is done by means of the selector circuit, module STI5, which ANDs address and timing signals and produces an output. The output voltage varies between ground and \(-8 v\) to activate the preamplifier. The outputs of two preamplifiers are connected on a module. Four module outputs - one for each 4 K stack are connected to a sense amplifier, making a total of eight preamplifiers feeding one sense amplifier. This arrangement is shown in figure 3-112 for bit 0 of four 4 K memory stacks, which is typical for all bits 0 through 32. Figure \(3-113\) lists the sense lines, preamplifiers, preamplifier select circuits, and sense amplifiers for a maximum of 16 K memory.
\begin{tabular}{|c|c|c|c|}
\hline NL26 NL27 & NL20 L2\% & L20 NL2\% & L26 L27 \\
\hline XPCKO & XPCK1 & XPCK2 & XPCK3 \\
\hline 09E50 & 09 E 46 & 09 E37 & 09 E 36 \\
\hline
\end{tabular}
NL19 NL25 \(\frac{\text { XPCDO }}{09 E 12}\)

\begin{tabular}{cccc}
0 & \(\underbrace{X}_{\text {BYTE }}\)\begin{tabular}{c} 
C \\
\(\times\)\begin{tabular}{c} 
CURRENT \\
SWITCH
\end{tabular}
\end{tabular} & 0 & BUS
\end{tabular}\(\quad\) POSITIVE
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{CURRENT DIRECTION} \\
\hline \multicolumn{2}{|c|}{READ} & \multicolumn{2}{|c|}{WRITE} \\
\hline L22 & L25 & L22 & L25 \\
\hline 0 & 0 & 0 & 1 \\
\hline 1 & 1 & 1 & 0 \\
\hline \[
\begin{gathered}
\mathrm{X} \\
\text { PCS }
\end{gathered}
\] & \[
\begin{gathered}
X \\
\text { NVS }
\end{gathered}
\] & \[
\begin{gathered}
X \\
\text { PVS }
\end{gathered}
\] & X
NCS \\
\hline
\end{tabular}

Figure 3-103. X Positive Current Predrive Matrix


Figure 3-104. X Negative Current Predrive Matrix


Figure 3-105. X Positive Voltage Predrive Matrix


Figure 3-106. X Negative Voltage Predrive Matrix


Figure 3-107. Y Positive Current Predrive/Drive Coupling System


Figure 3-108. Y Negative Current Predrive/Drive Coupling System


901172 A. 3351

Figure 3-109. Y Positive/Negative Predrive/Drive Coupling System


NOTE: ALL TIMES ARE IN NANOSECONDS AND are with reference to tap 0 ON the the read delay line

Figure 3-110. Magnetics Timing Diagram


Figure 3-111. Sense Preamplifier (HT26) Simplified Schematic, Bit 0, Stack 0


Figure 3-112. Sensing System for Bit 0 (Typical)

SENSE LINE/PREAMP/SENSE AMPLIFIER SYSTEM (BYTE 0)
MEMORY STROBE \(=\) SASTO


SENSE LINE/PREAMP/SENSE AMPLIFIER SYSTEM (BYTE 1)
MENORY STROBE \(=\) SASTI


901172A. 3355/1

Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 0 and 1) (Sheet 1 of 3)


Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 1 and 2) (Sheet 2 of 3)


Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 2 and 3) (Sheet 3 of 3)

The preamplifier select terms PASLO through PASL7 drop at iROUÔ time and remain faise for 00 mee duriag the critica! delta noise time. Timing for these select circuits is controlled by signal SDECEN. Two preamplifier select buffers are required for each 4 K memory stack. (See figure 3-129.)
```

PASLO = NL18 NL19 NL23 SDECEN
PASL1 = NL18 NL19 L23 SDECEN

```

Sense Amplifier, Module HT11. The sense amplifier can be understood by regarding it as a differential amplifier with feedback connections, as shown in figure 3-114. Idealized waveforms are shown in figure 3-115. Assuming that there is no differential input present, the circuit acts as a unity gain amplifier to the strobe signal. The strobe signal swings over a range of \(3 v\) to approximately \(0.7 v\).

In operation, the core output, of about 26 mV , causes the output to go negative by about iv from its quiescent 3 v level. The application of the strobe causes the output to swing down through 0 to about -0.5 v . The discriminator discriminates about ground, and therefore responds to such a signal. In the absence of either a strobe signal or a core output signal, the output of the sense amplifier does not fall to ground and therefore no discriminator output is produced.

Figure 3-116 shows a schematic diagram of the sense amplifier. Transistors Q1 and Q2 are grounded base buffer amplifiers and provide a low impedance into which the preamplifier outputs are fed. The outputs of Q1 and Q2 provide a high impedance to drive the sense amplifier in a differential fashion. Transistors Q3, Q4, and Q5 form the sense amplifier, while transistors Q6, Q7, and Q8 make up the discriminator. The strobe signal is generated on module ST34, which also has the \(V_{s}\) and \(V_{t}\) regulators which set the voltage levels between which the strobe output varies.

The application of the strobe signals to the memory amplifiers is byte-oriented, as indicated in figure 3-113.
SAST0 \(=\) NTSSTB
SAST1 \(=\) NTSSTB
SAST2 \(=\) NTSSTB
SAST3 \(=\) NTSSTB
NTSSTB \(=\) NTSSTB NTR140 + TR360 \(+\ldots\)

Inhibit System. The operation of addressing the cores during the read (or clear) half-cycle sets all the selected cores to the zero state. Therefore, during write or restore half-cycle operations, ones are written only into those cores that correspond to \(M\)-register bits containing ones. It is not necessary to write zeros into those cores that already contain zeros.

To avoid writing a one in a particular location, it is necessary to inhibit the Y current for that bit. It is not possible to inhibit \(Y\) current by turning on \(Y\) switches in bit planes where a zero is to be written because all 33 Y switches share the same primary wire. The method used for writing zeros (or rather, for not writing ones) is shown in figure 3-117. The drive switch matrix is short-circuited by the inhibit drivers. The circuit used, ST21, is internally identical to the predrive circuit, ST22. The data register signal output is inverted and this output is ANDed with a timing signal TPYI (time for positive Y inhibit) or TNYI (time for negative Y inhibit).
\begin{tabular}{rll} 
00YPIP & \(=\) & NMOO TPYI \\
00YNIN & \(=\) & NM00 TNYI \\
01YPIP & \(=\) & NM01 TPYI \\
01YNIN \(=\) & NM01 TNYI \\
\(\vdots\) & \(\vdots\) \\
31YPIP \(=\) & NM31 TPYI \\
31YNIN \(=\) & NM31 TNYI \\
32YPIP \(=\) & NM32 TPYI \\
32YNIN \(=\) & NM32 TNYI \\
TPYI \(=\) & TPYI NTW560 + NY TW200 \\
TNYI \(=\) & TNYI NTW560 \\
& \(+Y\) TW200
\end{tabular}


Figure 3-114. Basic Sense Amplifier, Logic Diagram


Figure 3-115. Sense Waveforms

Distribution of the Y inhibit circuit outputs for bit 0 to the positive and negative current switches of each 4 K memory stack is shown in figure 3-118. This drawing is typical of the distribution of \(Y\) inhibits for all bits, 0 through 32.

Timing for the three modes of memory operations - readrestore, clear-write, and partial-write - is shown in figures 3-119 through 3-121.

Figure \(3-122\) is a module location chart showing the location of all modules required for a \(4 \mathrm{~K}, 8 \mathrm{~K}, 12 \mathrm{~K}\), or 16 K memory.


Figure 3-116. Sense Amplifier, Simplified Schematic


Figure 3-117. Y Current Inhibit Circuits, Simplified Diagram


Figure 3-118. Positive and Negative \(Y\) Current Inhibit, Bit 0


Figure 3-119. Read-Restore, Timing Diagram


Figure 3-120. Full Clear Write, Timing Diagram


Figure 3-121. Partial Write, Timing Diagram



\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline XIT0 & \(\times 10\) & BT16 & IT16 & AT16 & ATI6 & BT22 & BT22 & BT22 & BT22 & BT22 & BT22 & XT10 & IT25 & BT25 & BT16 & 1716 & FT38 & IT14 & LT34 & FT38 & 1514 & XT10 & LT21 & ATII & BT22 & AT10 & LT19 & (7) & FT38 & (7) & XT10 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline E & ST21 & ST21 & ST21 & ST21 & ST21 & ST21 & (2) \({ }_{\text {(2) }}\) & (2)
5810 & [2) & (2) & [2) \({ }_{\text {(2) }}\) & [2) & (2) & (2) & 5110 & ST10 & St10 & 5510 & 5510 & ST10 & St10 & 5110 & 5722 & ST22 & ST22 & ST22 & (1) & [27 \({ }^{\text {(2) }}\) & St10 & St10 & (1) & (3) \\
\hline & & & & & (1) & (1) & (1) & (1) & & & & & (1) & (1) & (1) & (1) & & & & & (1) & (1) & (1) & (1) & & & & & (1) & (1) & (1) & (1) \\
\hline & StII & ST11 & STI & ST11 & STH & & & StIl & STII & III & ST1 & ST1 & & sm & St11 & St11 & SII & sil & ST11 & ST11 & st11 & stil & stil & SIII & Stı & ST11 & Stll & stı & & stil & St11 & sti \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & (2) & (1) & (3) & & (2) & (1) & (3) & & (2) & (1) & (3) & & (2) & (1) & (3) \\
\hline 111549 & 111549 & 111549 & 111549 & 11549 & 111549 & 111549 & 111549 & 111549 & 111549 & 11154, & 111549 & 111550 & 111550 & 111550 & 111550 \\
\hline - & & & & & & & & & & & & & & & \\
\hline
\end{tabular}




```

(1) $A D D$ FOR $4-8 \mathrm{BK}$

```




\section*{3-58 OPERATION CODE IMPLEMENTATION}

\section*{3-59 Preparation Phases}

Every instruction performs certain preliminary operations that are common to many other instructions. The clock phases during which these operations are performed are identified as preparation phases PRE1 through PRE4. Each instruction goes through two or more of these preparation phases before entering its individual execution phases.

Preparation for instruction execution is actually started during the last phase of the previous instruction. This phase is identified as PH10, and signal ENDE is true. In phase 10 the next instruction is read from core memory and placed in the C -register and the D-register. The operation code is stored in the O -register and the private memory address in the \(R\) field is transferred to the \(R\)-register. The contents of the P -register are increased by one to update the current instruction address. If indexing is specified, preset signals are generated to load the index displacement value into the A-register in preparation for phase PRE1. A sequence chart of the operations performed in phase 10 is shown in table 3-18.

Every instruction enters preparation phase PRE1. At the end of this phase the program moves to PRE2, PRE3, or PRE4, depending on whether the instruction is indexed, indirectly addressed, or is an immediate instruction.
```


# implics

MranfAg- H-

```
\(\rightarrow\) Cloci \(\downarrow\) Lemil \(\downarrow\) L-Table 3-18. Phase 10 (ENDE) Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PH10 & One clock long & & \\
\hline \multirow[t]{5}{*}{DR} & Enable signal ENDE & \[
\begin{aligned}
\text { ENDE } & =\text { PHIO EXC } \\
\text { S/EXC } & =\text { PREI NCLEAR }
\end{aligned}
\] & Signal ENDE signifies end of instruction execution. Flip-flop EXC was set at previous PRE 1 \\
\hline & \[
(M B O-M B 31) \longrightarrow(C O-C 31)
\] & \[
\text { CXMB } \quad=\mathrm{DG}=/ \mathrm{DG} /
\] & Next instruction \(\longrightarrow\) Cregister if MRQ set at previous clock. Pregister was incremented during previous ENDE \\
\hline & \((C 0-C 31) \rightarrow(D 0-D 31)\) & DXC \(\quad=\mathrm{PH} 10+\ldots\) & Next instruction \(\rightarrow\) D-register \\
\hline & \((\mathrm{Cl}-\mathrm{C7})+(\mathrm{Ol}-07)\) & OXC \(=\) PH10 + & Opcode of next instruction \(\rightarrow\) O-register \\
\hline & \((\mathrm{C} 8-\mathrm{Cll}) \rightarrow(\mathrm{R} 28-\mathrm{R} 31)\) & RXC \(\quad=\mathrm{PH} 10+\ldots\) & R field of next instruction \(\rightarrow\) R-register \\
\hline & & & Mnemonic: ENDE \\
\hline
\end{tabular}

Table 3-18. Phase 10 (ENDE) Sequence (Cont.)


Table 3-18. Phase 10 (ENDE) Sequence (Cont.)



Figure 3-123. Preparation Phases General Functions, Block Diagram

Table 3-19. Preparation Phases Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{11}{*}{T5L} & One clock long
\[
\begin{aligned}
& \text { NANLZ } \Longrightarrow(P 15-P 31) \rightarrow \longrightarrow \\
& (B 15-B 31)
\end{aligned}
\] & \(B X P / 1 \quad=\quad\) RRP PREI \(+\ldots\) & Move program address from \(P\)-to \(B\)-register. BRP set during previous instruction execution when \(B\)-register contents transferred to P -register \\
\hline & \[
(\text { D0-D31) } \longrightarrow(\text { S0-S31) }
\] & SXD preset during PH10 of previous instruction & D-register contains current instruction \\
\hline & \[
\begin{aligned}
& \text { NFAIM } \Longrightarrow(S 15-S 31) \longrightarrow \\
& (\text { P15-P31) }
\end{aligned}
\] & \[
\text { PXS } \quad=\text { NFAIM PREI }+\ldots
\] & Move operand reference address to \(P\)-register if not immediate instruction \\
\hline & Indexed instruction \(\Longrightarrow\) gating signal INDX & \[
\begin{aligned}
\text { INDX }= & (C 3+C 4+C 5) \\
& (C 12+C 13+C 14)
\end{aligned}
\] & C-register contains instruction word. Indexing specified by instruction bits 12 through 14 \\
\hline & \[
(\text { D12-D14) } \longrightarrow / \text { R29/-/LR31/ }
\] & \[
\begin{aligned}
(\text { LR29-LR31) } & =\text { D12-D14 LRXD }+\ldots \\
\text { S/LRXD } & =O X C \\
\text { R/LRXD } & =\ldots
\end{aligned}
\] & If indexing specified, place index register address on private memory address lines \\
\hline & \((R R 0-R R 31) \rightarrow(A 0-A 31)\) & NAXRR reset during PH10 of previous instruction & Move displacement value in index register to A-register \\
\hline & INDX \(\Longrightarrow\) set flip-flop IX & S/IX \(\quad=\) INDX PREI & \\
\hline & INDX NFAW \(\Longrightarrow\) set index alignment flip-flop IXAL & \[
\begin{array}{ll}
\mathrm{R} / \mathrm{IX} & =(\mathrm{R} / \mathrm{IX}) \\
(\mathrm{R} / \mathrm{IX}) & =\text { PRE/I2 }+ \text { CLEAR } \\
\mathrm{S} / \mathrm{IXAL} & =(\mathrm{S} / \mathrm{IXAL}) \text { NCLEAR } \\
(\mathrm{S} / \mathrm{IXAL}) & =\text { INDX PRE } 1 \text { NFAW }+\ldots
\end{array}
\] & Index value must be aligned if byte, halfword, or doubleword operation \\
\hline & \(\mathrm{CO} \Longrightarrow\) set flip-flop IA & \[
\begin{aligned}
\text { S/IA } & =\text { C0 PREI } \\
\text { R/IA } & =\ldots
\end{aligned}
\] & Bit 0 of instruction word specifies indirect addressing \\
\hline & \(\mathrm{CO} \Longrightarrow\) set flip-flops \(M R Q\) and DRQ & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =C 0 \text { PREI NFAIM }+\ldots \\
R / M R Q & =\ldots
\end{aligned}
\] & Request for core memory cycle \\
\hline & & \[
\begin{aligned}
\text { S/DRQ } & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & Inhibits transmission of another clock until data release is received from memory \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: PREP \\
\hline
\end{tabular}
(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline \multirow[t]{10}{*}{\begin{tabular}{l}
PRE2 \\
lst \\
Pass \\
DR \\
or \\
T5L \\
(Cont.)
\end{tabular}} & Byte alignment \(\Longrightarrow 1 / 4 \mathrm{~S} \rightarrow \mathrm{~A}\) & AXSR2 & \(=\) IXAL PRE2 FABYTE + & Move index displacement value two bit positions right if byte addressing \\
\hline & Halfword alignment \(\Longrightarrow\) \(1 / 2 S \rightarrow A\) & AXSR1 & \(=\) IXAL PRE2 FAHW + ... & Move index displacement value one bit position right if halfword addressing \\
\hline & Doubleword alignment \(\Rightarrow\)
\[
2 S \rightarrow A
\] & AXSL1 & = IXAL PPC2 FADW + ... & Move index displace \(=\) ment value one bit position left if doubleword addressing \\
\hline & Set flip-flop P32 according to byte count in two least significant bits or halfword count in least significant bit of index displacement value in A -register & S/P32 & \[
\begin{aligned}
= & \text { A30 AXSR2 } \\
& + \text { A31 IXAL AXSR1 } \\
& +\ldots
\end{aligned}
\] & A31 contains least significant bit of byte count; A30 contains most significant bit. A30 contains halfword count \\
\hline & Set flip-flop P33 according to byte count & S/P33 & = A31 AXSR2 & \\
\hline & \[
(M B O-M B 3 I) \longrightarrow(C O-C 31)
\] & CXMB & \(=D G\) & Read indirect address from memory into Cregister \\
\hline & \((C 0-C 31) \rightarrow(\) O-D31) & DXC & \(=\) IA PRE2 + .. & Move indirect address from C-register into D-register \\
\hline & IA and not IX \(\Longrightarrow\) enable signal (S/SXD) & (S/SXD) & \(=\mathrm{IA}\) NIX PRE2 & Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in second PRE2 \\
\hline & IA and IX or reference address and IX with alignment \(\Longrightarrow\) enable signal (S/SXAPD) & (S/SXAPD) & \(=\) IA IX PRE2 + IXAL PRE2 + \(\ldots\) & \begin{tabular}{l}
Preset adder for A plus \\
\(D \longrightarrow S\) in second PRE2
\end{tabular} \\
\hline & Sustain PRE2 if indirect addressing or index alignment & BRPRE2 & \(=\) IXAL PRE2 + IA PRE2 + ... & \\
\hline
\end{tabular}
(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PRE2 \\
2nd \\
Pass \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
I A \Rightarrow(D 0-D 31) \longrightarrow(S 0-S 31)
\] \\
IA and IX or index alignment \(\Rightarrow\)
\[
\begin{aligned}
& \begin{array}{l}
(A 0-A 31)+(D 0-D 31) \longrightarrow \\
(S 0-S 31)
\end{array} \\
& (S 15-S 31) \longrightarrow(P 15-P 31)
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Adder logic preset in first PRE2 \\
Adder logic preset in first PRE2
\[
\text { PXS } \quad=\text { PRE2 }+\ldots
\]
\end{tabular} & \begin{tabular}{l}
Place indirect address on sum bus \\
Place indirect address plus index displacement or reference address plus index displacement on sum bus \\
Transfer effective address from sum bus into \(P\) register
\end{tabular} \\
\hline \[
\begin{aligned}
& \hline \text { PRE/12 } \\
& \\
& \text { (PRE1 } \\
& \text { or } \\
& \text { PRE2) }
\end{aligned}
\] & \begin{tabular}{l}
PRE/12 is not a phase flip-flop; it is the output of a gate whose simplified equation is as follows: \\
PRE/12 = PRE1 NINDX NCO \\
+ PRE2 NIA NIXAL \\
The signal PRE/12 is therefore true during either PRE1 or PRE2 when the phase represents the end of address modification. Wheneither PREI or PRE2 is equivalent to PRE/12, the next phase entered is PRE3 \\
The following operations take place during either PRE1 or PRE2 if PRE/ 12 is true during the phase: \\
Reset flip-flop IX \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Reset index flip-flop \\
Request for core memory cycle. PREOPER is true for instructions that require reading contents of effective address \\
No data release requested by this memory request during a branch instruction \\
Inhibits transmission of another clock until data release is received from memory. Execute instruction is in FABRANCH and therefore requires special setting equation for data request. \(D R Q\) is set in PHI after ( \(\mathrm{S} / \mathrm{MRQ}\) (S/MRQ/1)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: PREP \\
\hline
\end{tabular}
(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)


Table 3-19. Preparation Phases Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l|}
\hline \text { PRE3 } \\
\text { T8L } \\
\text { or } \\
\text { DR } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
\[
P+1 \longrightarrow P
\] \\
Branch to execution phase if PRE/34 \\
Go to PRE4 if not PRE/34
\end{tabular} & \[
\begin{array}{ll}
\text { PUC3 } 1 & =\text { FULAD PRE3 }+\ldots \\
\text { See PRE/34 } & \\
\text { BRPRE4 } & =\text { PRE3 NPRE/34 NANLZ }
\end{array}
\] & Increment P -register to get address of least significant word \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PRE4 } \\
& \text { T5L }
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long \\
Set sign extension \\
Enable signal (S/SXD) \\
Set flip-flop SPW \\
Set flip-flop SPZ \\
(D0-D31) \(\longrightarrow\) (S0-S31) \\
\((S 0-S 31) \rightarrow(D 0-D 31)\) \\
\((\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)\) \\
FULAD \(\Longrightarrow(\) MBO-MB3I) \\
(C0-C31)
\end{tabular} & NCXS reset in PRE3
\[
C X M B \quad=D G
\] & \begin{tabular}{l}
Preset adder for \\
\(D \longrightarrow S\) in next PRE4 \\
Sign-pad ones if sign \\
is 1. Flip-flop D8 \\
contains sign when halfword 0 has been moved right eight positions ( \(B C=1\) ) \\
Sign-pad zeros if sign is 0 for halfword operation. Clears bits 0 through 23 for load byte instruction \\
Propagates are inhibited (SPZ) or enabled (SPZ) or enabled (SPW) upward from sign position. Sign extended value placed in Cregister as well as Dregister for multiply immediate and divide halfword, and for divide word with even R field \\
Read least significant word of doubleword from memory into C register
\end{tabular} \\
\hline
\end{tabular}

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & als Involved & Comments \\
\hline \multirow[t]{7}{*}{\[
\begin{array}{|l}
\hline \text { PRE/ } \\
34 \\
\text { (Cont) }
\end{array}
\]} & Enable signal ( \(S / S \times D\) ) & \[
(S / S \times D)
\]
\[
(S / S X D M I)
\] & ```
= FUINT PRE3
    + FALCFP PRE/34
    + FALOAD (PRE/34 +...)
    + FUXW PRE3
    + ...
= FUPLW (PRE3 + ...)
``` & \begin{tabular}{l}
Preset adder for \\
\(D \longrightarrow S\) in first \\
execution phase \\
Preset adder for D minus \(\mathrm{L} \longrightarrow \mathrm{S}\) to check for word count underflow in stack pointer doubleword during pul! word instruction
\end{tabular} \\
\hline & Enable signal (S/SXDP 1 ) & (S/SXDPI) & \(=\) FUPSW (PRE3 + . . ) & Preset adder for D plus \(1 \longrightarrow\) S to check for word count overflow during push word instruction \\
\hline & Enable signal (S/SXAPI) & (S/SXAP 1) & = FUBIR PRE3 + . . & Preset adder for \(A\) plus \(\longrightarrow\) S to increment contents of register during branch on incrementing register instruction \\
\hline & Enable signal (S/SXAMI) & (S/SXAMI) & \(=\) FUBDR PRE3 + \(\ldots\) & Preset adder for A minus \(1 \longrightarrow S\) to decrement register contents during branch on decrementing register instruction \\
\hline & Enable signal (S/SXMD) & (S/SXMD) & \(=\mathrm{FALOAD} / \mathrm{C}\) (PRE/34 + ...) & Preset adder for minus \(D \longrightarrow S\) to load two's complement of effective word into private memory during load complement instructions \\
\hline & Set flip-flop NPRXAD & \begin{tabular}{l}
S/NPRXAD \\
(S/PRXAD)
\end{tabular} & \[
\begin{aligned}
= & N(S / P R X A D) \\
& N(S / S X A M D / 1) \\
= & \text { FASEL PRE3 NOL7 } \\
& + \text { OU4 OLB PRE3 }+\ldots
\end{aligned}
\] & Preset for A AND D \(\longrightarrow S\) during AND word and compare and load selective instructions \\
\hline & & R/NPRXAD & & \\
\hline & & & & Mnemonic: PREP \\
\hline
\end{tabular}
(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)

(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)


Table 3-19. Preparation Phases Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & als Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PRE/ } \\
& 34 \\
& \text { (Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
Set flip-flop RW \\
FAST \(\Longrightarrow\) set flip-flop SW8 \\
FUMSP \(\Longrightarrow\) set flip-flop SW7 \\
STM \(\Longrightarrow P-1 \longrightarrow P\)
\[
L M \Longrightarrow R-1 \longrightarrow R
\] \\
Reset flip-flop NTIIL
\end{tabular} & \begin{tabular}{l}
S/RW \\
S/SW8 \\
BRSW8 \\
S/SW7 \\
(S/SW7) \\
PDC31 \\
RDC31 \\
S/NTIIL \\
(S/T11L)
\end{tabular} & ```
= FUXW PRE3 NANLZ
    + FASII NOLI
        (PRE/34 + ...)
    + FUBAL PRE3 NANLZ
    + FUBDR PRE3 NANLZ
    + FUBIR PRE3 NANLZ
    + ...
= BRSW8 NRESET/A + ...
= FAST PRE3 + ...
= (S/SW7)
= FAST PRE3 NO4
    + FULAWORDW NDO
    PRE/34 + FALOAD/A
    OU5 ND16 PRE/34
    +...
= (FAST/M PRE3 NOUO)
    NOLA + ...
= (FAST/M PRE3 NOUO)
    OLA + ...
= N(S/T|lL)
= FACOMP/1
    (PRE/34 + ...)
    + FAST PRE3
    + (ANLZ PRE3)
    + FACOMP/1
        (PRE/34 + ...)
``` & \begin{tabular}{l}
Prepare to write into private memory \\
SW8 identifies PH as PHI/A in stack and multiple instructions \\
SW7 indicates first pass through phases in stack and multiple instructions and sign in load absolute instruction \\
Obtain address of first core memory location in sequential set during store multiple instruction \\
Obtain address of first private memory register in sequential set for load multiple instruction \\
Set clock TIIL for PHI
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-19. Preparation Phases Sequence (Cont.)


INDIRECT ADDRESSING. When bit position 0 of the instruction word contains a one, indirect addressing is to be performed during the preparation phases. Indirect address flip-flop IA is set during PREI, the indirect address is read from the contents of the reference location in the first PRE2 and placed in the \(C\) - and D-registers. If no indexing is required, this address is the effective address and is transferred to the \(P\)-register in the second pass through PRE2. If indexing is specified, the index displacement value is added to the indirect address in the second PRE2, and the resulting effective address is transferred to the P -register. The effective address in the \(P\)-register is used to read the operand from memory in PRE3.

The logic used to implement the indirect addressing feature is shown in table 3-19.

INDEXING. Indexing is done in the Sigma 5 computer by adding a displacement value in one of seven index registers to the reference address in the instruction word, or to the indirect address from core memory if indirect addressing is specified. Registers 1 through 7 in the first private memory block are used as index registers. Register 0 is not used for indexing. A nonzero value in the \(X\) field causes the contents of the specified index register to be transferred to the Aregister for addition to the reference or indirect address in the \(D\)-register.


Figure 3-124. Immediate Instruction Preparation Phases, Flow Diagram


Figure 3-125. Preparation Phase PRE1, Flow Diagram


Figure 3-126. Preparation Phase PRE2 (Not PRE/12), Flow Diagram


Figure 3-127. Preparation Phase PRE2 (PRE/12 Time), Flow Diagram


Figure 3-128. Preparation Phase PRE3, Flow Diagram


Figure 3-129. Preparation Phase PRE4, Flow Diagram

The index registers are used for byte and halfword addressing as well as for memory address disolacement. Byte 0 or halfword 0 of any word may be selected simply by using a byte or halfword instruction. If byte 1, 2, or 3 or halfword 1 is desired, indexing must be performed. To address halfword 1 of any word, the \(X\) field of the instruction must designate a register that contains a one in its low-order bit position. To address bytes 1,2 , or 3 of a word, the \(X\) field of the instruction must designate a register that contains 01,10 , or 11, respectively, in its two low-order bit positions. The significance of the index register contents for various types of addressing is shown in figure 3-130.

Before the contents of the A-register and D-register are added to obtain the effective address, the A-register must be aligned so that the memory address displacement bits match the effective address bits in the D-register. This alignment operation is shown in figure 3-131. In the case of word operation, the index value is properly placed in the A-register as the value comes from private memory.

For byte operation, bit positions 30 and 31 of the index value contain the byte number and should not be added to the core memory address. In PRE2 the A-register contents are shifted right two bit positions so that the least significant bits of the reference address and the address displacement value are aligned. At the time the shift is made, the byte number is transferred to flip-flops P32 and P33. The outputs of these flip-flops are used to set byte counter BC0 and BCI in PRE3, and the outputs of the counter flip-flops are used in PRE4 to shift the operand in the D-register or the A-register until the specified byte is in the proper position for instruction execution. The logic used to perform byte indexing is describedin table 3-19.

For halfword operation, bit position 31 of the index value contains a one if halfword 1 is to be addressed. In PRE2, the A-register contents are shifted right one bit position to align the address displacement value with the reference address or indirect address. At the time the shift is made, if halfword 1 is designated the one in A31 is transferred to flip-flop P32. The output of this flip-flop is used to set the byte counter in PRE3, and the counter outputs are used in PRE4 to shift the operand right in the D-register for load operation, or left in the A-register for store operation, until the specified halfword is in the proper position for instruction execution. The logic used to perform halfword indexing is described in table 3-19.

In doubleword operation, the memory address displacement value is treated as an even number by shifting the A-register left one bit position and clearing A31. Bit 31 of the instruction reference address is ignored. The instruction plus the index value, therefore, always addresses the evennumbered location of the specified doubleword. The oddnumbered location is addressed when required by setting flip-flop P31 during PRE/12. Bit 31 of the effective address is inhibited by S31INH when the effective address is placed on the sum bus in PRE/12. At the same time flip-flop P31 is set for all doubleword instructions except floating-point and load absolute doubleword.

In shift operation, the index value alters the shift count and direction and has nothing to do with addressing.

The detailed logic used to implement the indexing feature is explained in table 3-19.

BYTE COUNTER. The byte counter, BCO and BCl , is used in preparation phase PRE4 to control the shifting of bytes and halfwords in the A- and D-registers before instruction execution.

For load operation, the effective byte is read into the Dregister and moved to the least significant end of the register in PRE4, Byte 0 is shifted eight bit positions to the right three times, byte 1 is shifted right twice, and byte 2 is shifted right once. If the effective byte is byte 0 , the counter is loaded with 11 ; if the effective byte is byte 1, the counter is loaded with 10; if the effective byte is byte 2, the counter is loaded with 01 . The counter contents are decreased by one with each pass through PRE4 so that shifting is complete. Byte 3 requires no shifting; therefore, the counter remains in the zero state when byte 3 is addressed.

For halfword load operation, the byte counter remains clear for halfword 1 and is set to 10 for halfword 0 . This causes the halfword to be shifted right twice in PRE4 to place it in the least significant half of the register.

For store operation or a modify and test instruction, the effective byte or halfword or the byte or halfword from private memory loaded into the A-register must be shifted left for computation or for storage in the effective memory byte or halfword location. The byte counter is set in the same manner as for load operation. If the effective byte is 0 , the byte in A24 through A31 must be shifted left three times; therefore, the byte counter is set to 11. The byte must be shifted twice to reach effective byte location 1 and once to reach byte location 2; therefore, the counter is set to 10 and 01, respectively. Similarly, the byte counter is set to 10 for halfword 0 store or modify and test operation, because two 8 -bit shifts are required to move the halfword from the least significant end of the register to the halfword 0 location. During a modify and test instruction, the phase sequence returns to PRE4 for register shifting after some of the execution phases have taken place.

SIGN EXTENSION. Sign extension is required for most immediate and halfword instructions, and the load byte instruction requires clearing the most significant bits of the effective memory location. Preparation for sign extension is done in PRE3 or PRE4 by setting flip-flop SPW for sign-padding ones and flip-flop SPZ for sign-padding zeros. The equations for setting these flip-flops are given in table 3-19 under phases PRE3 and PRE4. The outputs of flip-flops SPW and SPZ are used in the adder propagate logic to generate ones or zeros where needed.

DOUBLEWORD ADDRESSING


BYTE ADDRESSING


SHIFT OPERATION


Figure 3-130. Index Register Contents for Byte, Halfword, Word, Doubleword, and Shift Operations


Figure 3-131. Index Register Alignment for Effective Address Computation

The following equations illustrate the generation of propagate terms in the adder and their use in sign extension. Bits 0 through 7 of the sum bus are used as an example.
```

S0-S7 = PR0-PR7
PRO-PR7 = (A0 D0)-(A7 D7) PRXAD/0
+ (A0 ND0)-(A7 ND7)
PRXAND/0
+ (NA0 D0)-(NA7 D7)
PRXNAD/O
+ (NA0 NDO)-(NA7 ND7)
PRXNAND/0
PRXAD/0 = PRXAD/1B N(SPZ NDIS)
PRXAD/1B = N(NFAIM (PZ NDIS)
PRXAND/0 = PRXAND/1A
PRXAND/IA = N(NPRXAND NDIS NSPW)

```
```

PRXNAD/0 = PRXNAD/1B N(SPZ NDIS)
PRXNAD/1B $=N($ NFAIM SPZ NDIS $)$
PRXNAND $/ 0=($ PRXNAND + SPW $)$ NDIS

```

Therefore:
```

SPZ \# NPRXAD/O NPRXAND/0
NPRXNAD/O NPRXNAND/0
SPW \#PPRXAD/O PRXAND/O
PRXNAD/0 PRXNAND/0

```

If SPZ is true, the propagates for bits 0 through 7 of the sum bus are disabled regardless of the states of \(A\) - and D-register flip-flops 0 through 7, and the propagates are unconditionally enabled if SPW is true. This causes zeros to be placed on sum bus bits 0 through 7 if SPZ is true and ones to be placed in the same bits if SPW is true. This type of logic operates for bits 8 through 15, except that the logic differs for immediate instructions, since only bits 8 through 11 are affected.

\section*{3-60 Family of Load Instructions (FALOAD)}

LOAD IMMEDIATE (LI; 22). The LI instruction extends the sign (bit 12) of the value field of the instruction word (bits 12 through 31) 12 bit positions to the left and loads the 32-bit result into private memory register \(R\).

General. This instruction is of the immediate addressing type. Therefore, the value field in the instruction word contains an operand which is used as part of the instruction execution. Sign extension is executed in the preparation phases to produce a 32 -bit effective word.

Condition Codes. If the effective word is positive and not zero, condition code flip-flop CC3 is set. If the effective word is negative, condition code flip-flop CC4 is set. Both flip-flops CC3 and CC4 are reset if the effective word is zero.

Load Immediate Phase Sequences. Preparation phases for the LI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Table 3-20 lists the detailed logic sequence during the LI execution phases.

Table 3-20. Load Immediate Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : Value field \({ }_{S E}\) \\
(D) : Value field \({ }_{\text {SE }}\) \\
(P) : Program address \\
Enable signal (S/SXD) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Sign-extended value field of instruction word \\
Address of next instruction in sequence \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PHI \\
Core memory request for next instruction in sequence \\
Preset to write value field into private memory register R in PHI
\end{tabular} \\
\hline \begin{tabular}{l}
PHI \\
T8EN \\
(OR \\
T11L)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\xrightarrow{(D 0-D 31) \longrightarrow}(\text { RRO-RR31) }(S 0-S 31)
\] \\
Set flip-flop CC3 if (S0-S3I) is positive and nonzero; otherwise reset CC3
\end{tabular} & Adder logic set at last PREP clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at last PREP clock } \\
\text { S/CC3 } & =S G T Z \text { TESTS }+\ldots \\
\text { SGTZ } & =(S O+S 1+\ldots+\text { S31 }) \text { NSO } \\
\text { TESTS } & =\text { FAS11 }(P H 1+\text { PH3 })+\ldots \\
\text { R/CC3 } & =\text { TESTS }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer value field into private memory register \(R\) \\
Set condition codes if applicable
\end{tabular} \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: LI (22) \\
\hline
\end{tabular}
(Continued)

Table 3-20. Load Immediate Sequence (Cont.)


LOAD BYTE (LB; 72, F2). The LB instruction loads the effective byte into bit positions 24 through 31 of private memory register \(R\) and clears bit positions 0 through 23 of the register.

General. The effective byte is transferred to the Dregister during the load byte PREP phases. If the effective byte is not located in bits 24 through 31 (byte position 3) of the word, the byte is shifted one, two, or three bytes to the right to place the byte in byte position 3. Zeros are then placed in bit positions 0 through 23 . The 32 -bit
result is transferred to private memory register \(R\) during execution phase PHI.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XXOO. If the result is nonzero, the condition codes are set to XX10.

Load Byte Phase Sequences. Preparation phases for the LB instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-21 lists the detailed logic sequence during the LB execution phases.

Table 3-21. Load Byte Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EB \\
(D) : EB \\
(P) : Program address \\
Enable signal (S/SXD) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Effective byte \\
Address of next instruction in sequence \\
Preset to place EB on sum bus \\
Core memory request for next instruction in sequence \\
Prepare to write EB into private memory register \(R\)
\end{tabular} \\
\hline \begin{tabular}{l}
PHI \\
T8EN \\
(OR \\
TIIL)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& \longrightarrow(R R O-R R 31)
\end{aligned}
\] \\
Set flip-flop CC3 if at least one bit in \(E B\) is a one; otherwise reset CC3
\end{tabular} & Adder logic set at last PREP clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at last PREP clock } \\
\text { S/CC3 } & =-S G T Z \text { TESTS }+\ldots \\
\text { SGTZ } & =(S 0+S 1+\ldots+\text { S31 }) \text { NSO } \\
\text { TESTS } & =\text { FAS11 (PH1 }+ \text { PH3 })+\ldots \\
\text { R/CC3 } & =\text { TESTS }+\ldots
\end{aligned}
\] & Transfer effective word to private memory register \(R\) \\
\hline & & & Mnemonic: LB (72, F2) \\
\hline
\end{tabular}
(Continued)

Table 3-21. Load Byte Sequence (Cont.)


LOAD HALFWORD (LH; 52, D2). The LH instruction loads the sign-extended effective halfword into private memory register \(R\).

General. The effective halfword is transferred to bit positions 16 through 31 of the D-register during the LH PREP phases. The sign of the effective halfword is extended to occupy bit positions 0 through 15 of the D-register. The 32-bit result is transferred to private memory register R during execution phase PHI .

Condition Codes. If the result in the R -register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of \(X X 01\).

Load Halfword Phase Sequences. Preparation phases for the LH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-22 lists the detailed logic sequence during all LH execurion phases.

LOAD WORD (LW; 32, B2). The LW instruction loads the effective word into private memory register R. Condition codes are set as in the LH instruction.

Load Word Phase Sequences. Preparation phases for the LW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-22 lists the detailed logic sequence during all LW execution phases.

Table 3-22. Load Word and Load Halfword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EW \\
(D) : EW \\
(P) : Program address \\
Enable signal ( \(S / S \times D\) ) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Effective word (in halfword instructions, D contains sign-extended effective halfword) \\
Address of next instruction in sequence \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PH I \\
Core memory request for next instruction in sequence \\
Prepare to write EW into private memory register R
\end{tabular} \\
\hline \begin{tabular}{l}
PHI \\
T8EN (OR T1IL)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& \longrightarrow(R R 0-R R 31)
\end{aligned}
\] \\
Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3
\end{tabular} & Adder logic set at last PREP clock
\[
\begin{aligned}
& \text { RWXS } / 0-\text { RWXS } / 3=\text { RW }+\ldots \\
& \text { RW }=\text { Set at last PREP clock } \\
&= \text { SGTZ TESTS }+\ldots \\
& \text { S/CC3 }=(S 0+\text { S1 }+\ldots+\text { S31 }) \\
& \text { SGTZ } \text { NSO } \\
&=\text { FAS11 PHI }+\ldots \\
& \text { TESTS }= \text { TESTS }+\ldots \\
& \text { R/CC3 }=
\end{aligned}
\] & \begin{tabular}{l}
Transfer effective word to private memory register \(R\) \\
Set condition codes if applicable
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { LW (32, B2) } \\
& \text { LH (52, D2) }
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-22. Load Word and Load Halfword Sequence (Cont.)


LOAD DOUBLEWORD (LD; 12, 92). The LD instruction loads the least significant word (bits 32 through 63) of the effective doubleword into private memory register Rul and the most significant word (bits 0 through 31) of the effective doubleword is loaded into private memory register \(R\).

If the \(R\) field is odd, both words of the effective doubleword are loaded into the same private memory register. At the end of the instruction, private memory register \(R\) contains the most significant word of the doubleword (since it is the last to be loaded).

Condition Codes. If the effective doubleword is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XXOI.

Load Doubleword Phase Sequences. Preparation phases for the LD instruction are the same as the general PREP phases for doubleword instructions, described in paragraph 3-59. Table 3-23 lists the detailed logic sequence during all LD execution phases.

Table 3-23. Load Doubleword Sequence

(Continued)

Table 3-23. Load Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI \\
T8EN (OR T11L) (Cont.)
\end{tabular} & \begin{tabular}{l}
Set condition codes \\
Reset flip-flop NSXBF \\
Reset filip-fiop NAXRR \\
Enable clock \(T 8\) if \(R\) and Rul are in register blocks 0-3; disable clock T8, allowing TIIL, if R and Rul are in register extension unit, blocks 8-15 \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Condition codes set at this time but have no significance. They are set again during PH3 \\
Preset logic for \(B \longrightarrow S\) in PH2 \\
No significance during LD \\
T5EN is disabled by signal RW. TIIL is enabled by REU and RW \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{DR}
\end{aligned}\right.
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \begin{array}{l}
\text { One clock long } \\
(\mathrm{MBO}-\mathrm{MB31}) \longrightarrow(\mathrm{DO}-\mathrm{D} 31)
\end{array} \\
& \longrightarrow(\mathrm{CO}-\mathrm{C} 31) \\
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{S} 0-\mathrm{S} 31) \\
& \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
Enable signal (S/SXD) \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =\mathrm{DG}=/ \mathrm{DG} / \\
\text { DXC } & =\text { FADW } / 1 \mathrm{PH} 2+\ldots \\
\text { SXB } & =\text { NDIS SXBF }+\ldots \\
\text { SXBF } & =\text { Set at PH1 clock } \\
\text { PXS } & =\text { FADW/1 PH2 }+\ldots \\
(S / S X D) & =\text { FALOAD PH2 }+\ldots \\
& \\
\text { S/RW } & =(S / R W / 1)+\ldots \\
(S / R W / 1) & =F A S 11 \mathrm{PH} 2 \mathrm{NOLI} \\
R / R W & =\ldots \\
S / M R Q & =(S / M R Q / 3)+\ldots \\
(S / M R Q / 3) & =F A D W / 1 \mathrm{PH} 2 \\
R / M R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Read most significant word of doubleword into C-register and transfer to D-register \\
Transfer program address to P -register \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PH 3 \\
Prepare to write most significant word of effective doubleword into register \(R\) \\
Core memory request for next instruction
\end{tabular} \\
\hline & & & Mnemonic: LD (12, 92) \\
\hline
\end{tabular}

Table 3-23. Load Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left(\begin{array}{l}
\text { PH2 } \\
\text { DR } \\
(\text { Cont. })
\end{array}\right.
\] & Reset flip-flop NMRQPI & \[
\begin{aligned}
& S / \text { NMRQPI }=N(S / M R Q / 3) \\
& R / N M R Q P 1=\ldots
\end{aligned}
\] & Prepare to set DRQ at end of PH3 \\
\hline \begin{tabular}{l}
PH3 \\
T8EN \\
(OR \\
Till)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(D 0-D 31) \longrightarrow(S 0-S 31)
\]
\[
\rightarrow(\text { RW0-RW31) }
\] \\
Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3 \\
Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 \\
Enable clock T8 if \(R\) and Rul are in register blocks 0-3; disable clock T8, allowing TIIL, if \(R\) and Rul are in register extension unit, blocks 4-15 \\
Branch to PHIO
\end{tabular} &  & \begin{tabular}{l}
Write most significant word of effective doubleword into private memory register R \\
Set condition codes if applicable \\
T5EN is disabled by signal RW. T1IL is enabled if T8EN is disabled by REU and RW \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & ENDE functions & \multicolumn{2}{|l|}{See table 3-18} \\
\hline & & & Mnemonic: LD (12, 92) \\
\hline
\end{tabular}

LOAD COMPLEMENT HALFWORD (LCH; 5A, DA). The \(\overline{\text { LCH }}\) instruction loads the sign-extended effective halfword into private memory register \(R\).

General. The effective halfword is transferred to bit positions 16 through 31 of the D-register during the LCH PREP phases. The sign of the effective halfword is extended to occupy bit positions 0 through 15 of the D-register. The two's complement of the 32 -bit result is transferred to private memory register R during execution phase PHI .

Condition Codes. If the result in the R-register is zero, the condition codes are set to \(\mathrm{XX00}\). If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Load Complement Halfword Phase Sequences. Preparation phases for the LCH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-24 lists the detailed logic sequence during all LCH execution phases.

Table 3-24. Load Complement Halfword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : \(\mathrm{EH}_{\mathrm{SE}}\) \\
(D) : \(E H_{S E}\) \\
(P) : Program address \\
Enable signal (S/SXMD) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Sign-extended effective halfword \\
Address of next instruction in sequence \\
Preset adder for \(-\mathrm{D} \longrightarrow \mathrm{S}\) in PHI \\
Prepare to read next instruction \\
Preset to transfer two's complemented effective halfword into private memory register \(R\) during PHI
\end{tabular} \\
\hline \begin{tabular}{l}
PHI \\
T8EN \\
(OR \\
T11L)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& -(\text { DO-D31 }) \longrightarrow(\text { SO-S31 }) \longrightarrow \\
& (\text { RWO-RW31 })
\end{aligned}
\] \\
Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3
\end{tabular} & Adder logic set at last PREF clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at last PREP clock } \\
& \\
\text { S/CC3 } & =S G T Z \text { TESTS }+\ldots \\
\text { SGTZ } & =(S O+S 1+\ldots+\text { S31 }) \\
& \text { NSO } \\
\text { TESTS } & =\text { FASI } 1(P H 1+P H 3)+\ldots \\
\text { R/CC3 } & =\text { TESTS }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer two's complemented effective halfword into private memory register \(R\) \\
Set condition codes if applicable
\end{tabular} \\
\hline & & & Mnemonic: LCH (5A, DA) \\
\hline
\end{tabular}
(Continued)

Table 3-24. Load Complement Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l|}
\hline \mathrm{PHI} \\
\text { T8EN } \\
\text { (OR } \\
\text { TIIL) } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 \\
Enable clock T8 if \(R\) is in register blocks 0-3; disable clock T8, allowing TIIL, if \(R\) is in register extension unit, blocks 4-15 \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
T5EN is disabled by signal RW \\
TIIL is enabled if T8EN is disabled by REU and RW \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PHIO } \\
\text { DR }
\end{gathered}\right.
\] & ENDE functions & See table 3-18 & \\
\hline \multicolumn{4}{|r|}{Mnemonic: LCH (5A, DA)} \\
\hline
\end{tabular}

LOAD COMPLEMENT WORD (LCW; 3A, BA). The LCW instruction loads the two's complemented effective word into private memory register \(R\).

Condition Codes. If the result in the R-register is zero, the condition codes are set to X 000 . If the result is negative, the condition code flip-flops are set to \(X X 01\). A positive result produces condition code flip-flop settings of X010. Overflow can only occur if the effective word is \(-2^{31}\) ( \(X^{\prime} 80000000^{\prime}\) ). Overflow is indicated by setting flip-flop CC1 to produce condition code settings of X 101 .

Trap Conditions. A trap to memory location \(X^{\prime} 43^{\prime}\) occurs if there is arithmetic overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register \(R\) remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Load Complement Word Phase Sequences. Preparation phases for the PCW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-38 lists the detailed logic sequence during all LCW execution phases.

Table 3-25. Load Complement Word Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(D) : EW \\
(P) : Program address \\
Enable signal ( \(S / S X M D\) ) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Effective word \\
Next instruction in sequence \\
Preset adder for in PHI \\
Prepare to read next instituction \\
Preset to transfer two's complemented effective word into private memory register R during PHI
\end{tabular} \\
\hline \begin{tabular}{l}
PHI \\
T8EN (OR TIIL)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& -(D 0-D 31) \longrightarrow(S O-S 31) \\
& +(\text { RW0-RW31 })
\end{aligned}
\] \\
Set flip-flop CC2 if overflow occurs; otherwise reset CC2
\end{tabular} & Adder logic set at last PREP clock
\[
\begin{aligned}
& \text { RWXS } / 0-\text { RWXS } / 3= \text { RW }+\ldots \\
& \text { RW }= \text { Set at last PREP clock } \\
&=(S O 0 \oplus \text { SO) PROBOVER } \\
&+\ldots \\
& S / C C 2= \\
& \text { PROBOVER }= \text { FALOAD } / C \text { PHI NOI-1 } \\
&+\ldots \\
& R / C C 2= \text { PROBOVER }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer two's complemented effective word into private memory register \(R\) \\
Set condition codes if applicable. Fixed-point overflow only occurs in this operation when the effective word to be complemented is \(-2^{31}\) ( \(X^{\prime} 80000000^{\prime}\) )
\end{tabular} \\
\hline & & & Mnemonic: LCW (3A, BA) \\
\hline
\end{tabular}
(Continued)

Table 3-25. Load Complement Word Sequence (Cont.)


LOAD COMPLEMENT DOUBLEWORD (LCD; \(1 \mathrm{~A}, 9 \mathrm{~A}\) ). The LCD instruction loads the two's complement of the effective doubleword into private memory registers \(R\) and Rul. If the R field is odd, both words of the effective doubleword are loaded into the same private memory register. At the end of the instruction, private memory register R contains the most significant word of the doubleword (since it is the last to be loaded).

Condition Codes. If the two's complemented result is zero, the condition code flip-flops are set to X000. If the result is nonzero and positive, the condition code flip-flops are set to X010. A negative result produces condition code flip-flop settings of XX01. Overflow can only occur if the effective doubleword is \(-2^{63}\left(X^{\prime} 8000000000000000^{\prime}\right)\).

Overflow is indicated by setting flip-flop CCl , to produce condition code settings of \(\times 101\).

Trap Conditions. A trap to memory location \(X^{\prime} 43^{\prime}\) occurs if there is arithmetic overflow and the fixed-point arithmetic mask bit is a one. The resulit in private memory register remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Load Complement Doubleword Phase Sequences. Preparation phases for the LCD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Table 3-26 lists the detailed logic sequence during all LCD execution phases.

Table 3-26. Load Complement Doubleword Sequence

(Continued)

Table 3-26. Load Complement Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI \\
T8 \\
(OR \\
T11L) (Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop SWO if result is not equal to zero \\
Set flip-flop FL3 if end carry \\
Enable clock \(T 8\) if \(R\) and Rul are in register blocks 0-3; disable clock T8, allowing TIIL, if R and Rul are in register extension unit, blocks 4-15 \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
SWO is used in PH3 to set CC3. CC2 through CC4 may be set in this phase, but action is meaningless since they are also set in PH 3 \\
KOO is end carry from complementing the least significant word of the effective doubleword. Flip-flop NK31 will be reset in PH 2 if end carry exists \\
T5EN is disabled by signal RW. TIIL is enabled if T8EN is disabled by REU and RW \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{MBO}-\mathrm{MB31}) \longrightarrow(C 0-C 31) \\
& \rightarrow(\mathrm{DO}-\mathrm{D} 31)
\end{aligned}
\]
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\]
\[
(\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\] \\
Set flip-flop BRP \\
Enable signal (SXMD) \\
Reset flip-flop NK31 if there was end carry in PHI ; if no end carry, set flip-flop NK31 with \(N(S / K 31 / 1)\) \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Read most significant word of doubleword into Cregister and clock into D-register \\
Transfer program address to P -register \\
Signifies that program address is in P-register \\
Preset adder for \(-\mathrm{D} \longrightarrow \mathrm{S}\) in PH3 \\
Provides carry to complementing of most significant word of effective doubleword \\
Prepare to write two's complemented most significant word of effective doubleword into private memory register \(R\)
\end{tabular} \\
\hline & & & Mnemonic: LCD (1A, 9A) \\
\hline
\end{tabular}
(Continued)

Table 3-26. Load Complement Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH2 } \\
& \text { DR } \\
& \text { (Cont.) }
\end{aligned}\right.
\] & \begin{tabular}{l}
Set flip-flop MRQ \\
Reset flip-flop NMRQPI
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 3)+\ldots \\
(S / M R Q / 3) & =F A D W / 1(P R E / 34+\mathrm{PH} 2) \\
R / M R Q & =\cdots \\
S / \text { NMRQP1 } & =N(S / M R Q / 3) \\
R / \text { NMRQP1 } & =\cdots
\end{aligned}
\] & \begin{tabular}{l}
Core memory request for next instruction in sequence \\
Used to delay setting DRQ
\end{tabular} \\
\hline \begin{tabular}{l}
PH3 \\
T8EN \\
(OR \\
TIIL)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
-(D 0-D 31) \longrightarrow(S 0-S 31)
\]
\[
\rightarrow(\text { RWO-RW31) }
\] \\
Set flip-flop CC2 if overflow occurs; otherwise reset CC2. Fixed point overflow occurs if the effective word to be complemented is \(-2^{63}\)
\[
\text { ('800 . . . } 00 \text { ) }
\] \\
Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3 \\
Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4 \\
Enable clock \(T 8\) if \(R\) and Rul are in register blocks 0-3; disable clock T8, allowing TIIL, if R and Rul are in register extension unit, blocks 4-15 \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Write two's complemented most significant word of doubleword into private memory register R \\
Set condition codes if applicable \\
SWO was set in PHI if two's complement of least significant word of effective doubleword was nonzero \\
T5EN is disabled by signai RW. TIIL is enabled if T8EN is disabled by REU and RW \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: LCD (1A, 9A) \\
\hline
\end{tabular}

LOAD CONDITIONS AND FLOATING CONTROL (LCF; i0, FÓj. If bit position 10 of the insitucion word is a one, LCF loads bit positions 0 through 3 of the effective byte into condition code flip-flops CCl through CC4. If bit position 11 of the instruction word is a one, LCF loads bits 5 through 7 of the effective byte into floating-point mode control flip-flops FS, FZ, and FNF. If bit position 10 or 11 is a zero, the corresponding transfer is not made.

Load Conditions and Floating Control Phase Sequences. Preparation phases for the LCF instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-27 lists the detailed logic sequence during all LCF execution phases.

LOAD CONDITIONS AND FLOATING CONTROL
Mivivicdiate (LCTl, O2). If Lit pusition io of tho instuo tion word is a one, LCFI loads bit positions 24 through 27 of the instruction word into condition code flip-flops CCl through CC4. If bit position 11 of the instruction word is a one, LCFI loads bit positions 29 through 31 of the instruction word into floating-point mode control flip-flops FS, FZ, and FNF. If bit position 10 or 11 is a zero, the corresponding transfer is not made.

Load Conditions and Floating Control Immediate Phase Sequences. Preparation phases for the LCFI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Table 3-28 lists the detailed logic sequence during all LCFI execution phases.

Table 3-27. Load Conditions and Floating Control Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EB \\
(D) : EB \\
(R) : R field of instruction word \\
(P) : Program address \\
Enable signal ( \(S / S \times D\) ) \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
(S / S X D) & =\text { FALCFP PRE } / 34+\ldots \\
\text { FALCFP } & =\text { FALCF }+\ldots \\
\text { FALCF } & =\text { OU7 OLO }+\ldots \\
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FAS10 PRE } / 34+\ldots \\
\text { FAS10 } & =\text { FAS11/1 NOU1 } \\
\text { FAS11/1 } & =\text { FALCF }+\ldots \\
\text { R/MRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Effective byte (C24-C31) \\
Effective byte (D24-D31) \\
The \(R\) field of the instruction word contains the two control bits, 10 and 11 \\
Address of next instruction in sequence \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PHI \\
Core memory request for next instruction in sequence
\end{tabular} \\
\hline PHI & One clock long
\[
\begin{aligned}
& (\mathrm{DO}-\mathrm{D} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 24-\mathrm{S} 27) \rightarrow(\mathrm{CCl}-\mathrm{CC} 4)
\end{aligned}
\] & \multicolumn{2}{|l|}{\begin{tabular}{l}
Adder logic set at last PREP clock
\[
\begin{array}{lll}
S / C C 1 & = & S 24 \text { CCXS } / 3+\ldots \\
\vdots & = & \text { S27 CCXS } / 3+\ldots \\
S / C C 4 & = & (R / C C)+\ldots \\
R / C C 1-R / C C 4 & = \\
(R / C C) & = & C C X S / 3+\ldots \\
C C X S / 3 & = & \text { FALCF PHI R30 }
\end{array}
\] \\
Load condition code bits from effective byte into CCl through CC4, providing bit 10 is a one. (R30 holds bit 10 of instruction word)
\end{tabular}} \\
\hline \multicolumn{4}{|r|}{Mnemonic: LCF (70, F0)} \\
\hline
\end{tabular}
(Continued)

Table 3-27. Load Conditions and Floating Control Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{S} 29 \rightarrow \mathrm{FS}
\] \\
\(\mathrm{S} 30 \rightarrow \mathrm{FZ}\) \\
\(\mathrm{S} 31 \longrightarrow \mathrm{FNF}\) \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Load floating-point mode control bits from effective byte into FS, FZ, and FNF, providing bit 11 is a one. (R31 holds bit 11 of instruction word) \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PH} 10 \\
\mathrm{DR}
\end{gathered}\right.
\] & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: LCF (70, FŌ) \\
\hline
\end{tabular}

Table 3-28. Load Conditions and Floating Control Immediate Sequence
\begin{tabular}{|l|l|l|l|}
\hline Phase & \multicolumn{1}{|c|}{ Function Performed } & \multicolumn{1}{|c|}{\begin{tabular}{l} 
Signals Involved \\
PREP \\
\\
(D) : Value field SE \\
(C) : Value field SE PREP: \\
(R) : R field of instruction \\
(P) : Program address
\end{tabular}} & \begin{tabular}{l} 
Coments \\
Sign-extended value field \\
of instruction word \\
Sign-extended value field \\
of instruction word \\
The R field of instruction \\
word contains the two \\
control bits, bits 10 and \\
11 \\
Address of next instruc- \\
tion in sequence
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-28. Load Conditions and Floating Control Immediate Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PREP \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable signal (S/SXD) \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
(S / S X D) & =\text { FALCFP PRE } / 34+\ldots \\
\text { FALCFP } & =\text { FALCF }+\ldots \\
\text { FALCF } & =\text { FULCFI }+\ldots \\
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FASIOPRE } / 34+\ldots \\
\text { FASIO } & =\text { FASI } 1 / 1 \text { NOUI } \\
\text { FASII } 1 / 1 & =F A L C F+\ldots \\
\text { R/MRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for \(\qquad\) in PHI \\
Core memory request for next instruction in sequence
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{DO}-\mathrm{D} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 24-\mathrm{S} 27) \longrightarrow(\mathrm{CCl}-\mathrm{CC} 4)
\end{aligned}
\]
\[
\mathrm{S} 29 \longrightarrow \mathrm{FS}
\] \\
\(530 \rightarrow F Z\) \\
S31 \(\rightarrow\) FNF \\
Branch to PH10 \\
Set flip-flop DRQ
\end{tabular} & Adder logic set at last PREP clock & \begin{tabular}{l}
Load condition code bits from value field into CCl through CC4, providing bit 10 is a one. (R30 holds bit 10 of instruction word) \\
Load floating-point mode control bits from value field into FS, FZ, and FNF, providing bit 11 is a one. (R31 holds bit 11 of instruction word) \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline PH10 & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: LCFI (02) \\
\hline
\end{tabular}

LOAD REGISTER POINTER (LRP; 2F, AF). The LRP instrucfion loads bits 24 through 27 of the effective word into flip-flops RP24 through RP27, respectively. These flipflops correspond to bits 56 through 59 of the program status doubleword. If the computer contains less than the maximum number of 16 blocks of general registers, it is possible to load the pointer with a value that points to a nonexistent register block. If the pointer is loaded with such a value,
all ones are generated when a register of the nonexistent block is addressed by the \(R\) field of a subsequent instruction.

Load Register Pointer Phase Sequences. Preparation phases for the LRP instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-29 lists the detailed logic sequence during all LRP execution phases.

Table 3-29. Load Register Pointer Sequence


3-61 Family of Load Absolute Instructions (FALOAD/A)
LOAD ABSOLUTE HALFWORD (LAH, 5B, DB). The LAH instruction extends the sign of the effective hal fword 16 bit positions to the left and takes the absolute value of the resulting 32-bit number. The absolute value equals the number when the sign is positive or the two's complement when the sign is negative. The absolute value is then loaded into private memory register R. Examples of an LAH are:
\begin{tabular}{|c|c|}
\hline EH & \[
\begin{aligned}
& 1111111111101110 \\
& \left(-18_{10}\right)
\end{aligned}
\] \\
\hline Sign-extended EH & 1111111111111111111111111101110
\[
\left(-18_{10}\right)
\] \\
\hline Absolute value & 00000000000000000000000000010010 \(\left(18{ }_{10}\right)\) \\
\hline R & 00000000000000000000000000010010 \(\left(18{ }_{10}\right)\) \\
\hline
\end{tabular}

Condition Codes. If the result in the R-register is zero, the condition codes are set to \(\mathrm{XXO0}\). If the result is nonzero, the condition codes are set to XX10. A nonzero result is always positive.

LAH Phase Sequence. LAH preparation phases are the same as the general PREP phases for halfword instructions as described in paragraph 3-59. Figure 3-132 shows the simplified phase sequence for the instruction during
execution and table 3-31 lists the detailed logic sequence ciuring the LÄri execuilon piases.

LOAD ABSOLUTE WORD (LAW, 3B, BB). The LAW instruction loads the absolute value of the effective word into private memory register \(R\). The absolute value equals the effective word if the sign of the effective word is positive. If the effective word is negative, the absolute value equals the two's complement of the effective word.

Overflow. Fixed-point arithmetic overflow occurs if the \(\overline{\text { effective word is }-2^{31}(1000 \ldots .000) \text { since recomple- }-2.003}\) menting produces a positive number too large to be held in a 32 -bit register. Overflow causes a trap to memory location \(X^{\prime} 43^{\prime}\) after execution of LAW if the arithmetic mask is a one. If the arithmetic mask is a zero, the next instruction in sequence is executed.

Condition Codes. If the R-register result is zero, the condition codes are set to XX00. If the result is nonzero, the condition codes are set to XX10. Flip-flop CC2 of the condition codes is set if fixed-point arithmetic overflow occurs.

Load Absolute Word Phase Sequence. LAW preparation phases are the same as the general PREP phases for word instructions as described in paragraph 3-59. Figure 3-133 shows the simplified phase sequence for the instruction during execution. Table 3-31 lists the detailed logic sequence during all LAW execution phases.


Figure 3-132. Load Absolute Halfword Phases

Table 3-30. Load Absolute Halfword Sequence
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EH, sign-extended \\
(D) : EH, sign-extended \\
(A) : RR (not used) \\
(P) : EH address \\
(B) : Program address \\
Set flip-flop SW7 if EH positive \\
Reset flip-flop NSXBF
\end{tabular} & \begin{tabular}{l}
S/SW7 \\
R/SW7 \\
S/NSXBF \\
( \(\mathrm{S} / \mathrm{SXB}\) ) \\
R/NSXBF
\end{tabular} & \begin{tabular}{l}
FALOAD/A NDI6 OU5 PRE/34 + ... \\
RESET/A + ... \\
\(N(S / S X B)\) \\
FALOAD/A PRE/34 + ... ...
\end{tabular} & \begin{tabular}{l}
Effective halfword, with sign-extended 16 bit positions to the left. In two's complement form if negative \\
Contents of private memory register R. Not used during this instruction \\
Effective halfword address \\
Address of next instruction in sequence \\
Flip-flop SW7 stores polarity of EH for computing absolute value in PH2 \\
Preset logic for \(\mathrm{B} \longrightarrow \mathrm{S}\) in PHI
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\]
\[
(\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\] \\
If sign-extended EH positive, enable signa! (S/SXD) \\
If sign-extended EH negative, enable signal (S/SXMD) \\
Set flip-flop MRQ \\
Set flip-flop RW \\
Set flip-flop BRP
\end{tabular} & \begin{tabular}{l}
SXB \\
SXBF \\
PXS \\
(S/SXD) \\
(S/SXMD) \\
\(S / M R Q\) \\
(S/MRQ/3) \\
R/MRQ \\
S/RW \\
R/RW \\
S/BRP \\
R/BRP
\end{tabular} & \[
\begin{aligned}
& \text { NDIS SXBF + .. } \\
& \text { Set at last PREP clock } \\
& \text { FALOAD/A PHI NOUI }+\ldots \\
& \text { FALOAD/A PHI SW7 }+\ldots \\
& \text { FALOAD/A PHI NSW7 + ... } \\
& \text { (S/MRQ/3) + ... } \\
& \text { FALOAD/A PHI + ... } \\
& \ldots \\
& \text { FALOAD/A PHI + ... } \\
& \ldots \\
& \text { FALOAD/A PHI NOUI + ... } \\
& \text { PREI NFAIM + INTRAPI }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer program address to P -register \\
Preset adder for \(D \longrightarrow S\) in PH2. Sign-exiended effective halfword equals absolute value \\
Preset adder for \(-D \rightarrow S\) in PH2. Sign-extended effective halfword two's complemented to find absolute value \\
Core memory request for next instruction in sequence \\
Prepare to write result into private memory \\
Signifies that program address is in P -register
\end{tabular} \\
\hline & & & & Mnemonic: LAH (5B, DB) \\
\hline
\end{tabular}
(Continued)

Table 3-30. Load Absolute Halfword Sequence (Cont.)



Figure 3-133. Load Absolute Word Phases
Table 3-31. Load Absolute Word Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C): EW \\
(D): EW \\
(A): RR (not used) \\
(P): EW address \\
(B): Program address \\
Set flip-flop SW7 if EW positive \\
Reset flip-flop NSXBF
\end{tabular} & ```
S/SW7 = FULAWORDW ND0 PRE/34 + ...
    FULAWORDW = FALOAD/A NOI
R/SW7 = RESET/A + ...
S/NXSBF = N(S/SXB)
    (S/SXB) = FALOAD/A PRE/34 + ...
R/NSXBF = ...
``` & \begin{tabular}{l}
Effective word. May be positive or negative \\
Effective word \\
Contents of private memory register R. Not used during this instruction \\
Effective word address \\
Address of next instruction in sequence \\
Flip-flop SW7 stores polarity of effective word for computing absolute value in PH2 \\
Preset logic for \(B \longrightarrow S\) in PHI
\end{tabular} \\
\hline & & & Mnemonic: LAW (3B, BB) \\
\hline
\end{tabular}

Table 3-31. Load Absolute Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(B 0-B 31) \longrightarrow(S 0-S 31)
\]
\[
(\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\] \\
Set flip-flop BRP \\
If EW positive, enable signal (S/SXD) \\
If EW negative, enable signal (S/SXMD) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
\text { SXB } & =\text { NDIS SXBF }+\ldots \\
\text { SXBF } & =\text { Set at last PREP clock } \\
\text { PXS } & =\text { FALOAD/A PHI NOUI }+\ldots \\
\text { S/BRP } & =\text { FALOAD/A PHI NOUI }+\ldots \\
\text { R/BRP } & =\text { PREI NFAIM }+ \text { INTRAPI }+\ldots \\
(S / S X D) & =\text { FALOAD/A PHI SW7 }+\ldots \\
& \\
(S / S X M D) & =\text { FALOAD/A PHI NSW7 }+\ldots \\
& \\
& \\
\text { S/MRQ } & \\
(S / M R Q / 3) & =\text { FALOAD/A PHI }+\ldots \\
\text { R/MRQ } & =\ldots \\
\text { S/RW } & =\text { FALOAD/A PHI }+\ldots \\
\text { R/RW } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer program address to P -register \\
Signifies that program address is in P -register \\
Preset adder for \(D \longrightarrow S\) in PH2. Effective word equals absolute value \\
Preset adder for \(-D \longrightarrow S\) in PH2. Effective word two's complemented to find absolute value \\
Core memory request for next instruction in sequence \\
Prepare to write result in private memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
If EW positive (D0-D31) \(\longrightarrow\)
\[
(S 0-S 31) \longrightarrow(\text { RW0-RW31) }
\] \\
If EW negative
\[
\underset{\substack{\text { RW0-RW31 })}}{-(\text { D0-D31 } \longrightarrow(S 0-S 31) \longrightarrow}
\] \\
Set flip-flop CC2 if arithmetic overflow; otherwise reset CC2 \\
Set flip-flop CC3 if (S0-S31) is nonzero; otherwise reset CC3 \\
Reset flip-flop CC4 \\
Enable clock T8L
\end{tabular} & \begin{tabular}{l}
Adder logic set at PHI clock
\[
\text { RWXS } / 0-R W X S / 3=R W+\ldots
\]
\[
\text { RW } \quad=\text { Set at } \mathrm{PHI} \text { clock }
\] \\
Adder logic set at PHI clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { S/CC2 } & =(S 00 \oplus S 0) \text { PROBOVER }+\ldots \\
\text { PROBOVER } & =\text { FALOAD/A PH2 NOI }+\ldots \\
\text { R/CC2 } & =\text { PROBOVER }+\ldots
\end{aligned}
\]
\[
\begin{aligned}
& \text { S/CC3 }= \\
& \text { SGGTZ TESTS }+\ldots \\
&=(S O+S 1+\ldots+. .31) \\
&=N(S O \text { NFACOMP })+\ldots \\
& \text { TESTS }=F A L O A D / A \text { PH } 2+\ldots \\
& \text { R/CC3 }=T E S T S+\ldots \\
& \text { R/CC4 }=\ldots \\
& \text { T8EN }=N T 5 E N \text { NT11L } \\
& \\
& N(S X A D D / 1 R W) \\
& \text { NT5EN }=N(R W \text { REU }) \text { N(REU AXRR) }
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Transfer absolute value to private memory register \(R\) \\
Transfer absolute value to private memory register \(R\) \\
Arithmetic overflow occurs during LAW only for effective word \(100 \ldots 00\) \(\left(-2^{31}\right)\). Two's complementing produces \(+2^{31}\) and overflow into sign bit position. TRAP flip-flop is set during ENDE ifoverflow exists and arithmetic mask is a one \\
CC3 indicates absolute value is nonzero \\
CC4 is always zero \\
T5EN is disabled by signal RW
\end{tabular} \\
\hline \multicolumn{3}{|r|}{(Continued)} & Mnemonic: LAW (3B, BB) \\
\hline
\end{tabular}

Table 3-31. Load Absolute Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signais Involved & Comments \\
\hline \[
\begin{gathered}
\mathrm{PH} 2 \\
\mathrm{~T} 8 \mathrm{~L} \\
\text { (Cont.) }
\end{gathered}
\] & \begin{tabular}{l}
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\text { BRPH10 } & =\text { FALOAD } / \text { A PH2 NOU1 }+\ldots \\
S / P H 10 & =\text { BRPH10 NCLEAR }+\ldots \\
\text { R/PH10 } & =\ldots \\
S / D R Q & =\text { BRPH10 NCLEAR }+\ldots \\
\text { R/DRQ } & =\ldots
\end{aligned}
\] & Inhibits transmission of another clock until data release signal from core memory \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & ENDE functions & See table 3-18 & \\
\hline \multicolumn{4}{|r|}{Mnemonic: LAW (3B, BB)} \\
\hline
\end{tabular}

LOAD ABSOLUTE DOUBLEWORD (LAD, 1B, 9B). The LAD instruction loads the absolute value of the effective doubleword into private memory. The absolute value equals the effective doubleword if the sign of the effective doubleword is positive. If the effective doubleword is negative, the absolute value equals the two's complement of the effective doubleword. If the \(R\) field of the instruction is even, the most significant half of the absolute value is transferred to private memory register \(R\) and the least significant half to private memory register Rul. If the \(R\) field of the instruction word is odd, only the most significant half of the absolute value is transferred to private memory register R. Examples of an LAD with both an even and odd R field are:

\section*{Even R Field}
ED \begin{tabular}{rlll}
\(1011011 \ldots .1011\) & \(\underbrace{01000110 \ldots 1100}_{\text {Register } R}\) & \begin{tabular}{l} 
Before \\
execution
\end{tabular} \\
Ologister Rul
\end{tabular}

\section*{Odd R Field}
ED 0101111...1000 0101010...1011 \begin{tabular}{ll} 
Before \\
\(\underbrace{0101111 \ldots 1000}\) & \begin{tabular}{l} 
execution
\end{tabular} \\
After \\
execution
\end{tabular}

\section*{Register \(R\)}

Overflow. Fixed-point arithmetic overflow occurs if the effective doubleword is \(-2^{63}(100000 \ldots 000)\) since recomplementing produces a positive number too large to be held in two 32-bit registers. Overflow causes a trap to memory location \(X^{\prime} 43^{\prime}\) after execution of LAD if the arithmetic mask is a one. If the arithmetic mask is a zero, the next instruction sequence is executed.

Condition Codes. LAD condition code settings are:
\begin{tabular}{ccccll} 
CC1 & CC2 & CC3 & CC4 & & Absolute Value of ED \\
x & 0 & 0 & 0 & Zero-no overflow \\
x & 0 & 1 & 0 & Nonzero - no overflow \\
X & 1 & 0 & 0 & Overflow
\end{tabular}

LAD Phase Sequence. LAD preparation phases are the same as the general PREP phases for doubleword instructions as described in paragraph 3-59. Figure 3-134 shows the simplified phase sequence for the instruction during execution and table 3-32 lists the detailed logic sequence during all LAD execution phases.


Figure 3-134. Load Absolute Doubleword Phases
Table 3-32. Load Absolute Doubleword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C): \(E D_{\text {LSH }}\) \\
(D): ED \({ }_{\text {LSH }}\) \\
(A): RR (not used) \\
(P): \(E_{M S H}\) address \\
(B): Program address \\
Set flip-flop SW7 if ED positive
\end{tabular} & ```
S/SW7 = FULAWORDW NDO PRE/34 + ...
    FULAWORDW = FALOAD/A NOI
R/SW7 = RESET/A + ...
``` & \begin{tabular}{l}
Least significant half of effective doubleword \\
Least significant half of effective doubleword \\
Contents of private memory register R. Not used during this instruction \\
Address of most significant half of effective doubleword \\
Address of next instruction in sequence \\
Flip-flop SW7 stores sign of effective doubleword for computing absolute value in PH 2 . When SW7 is set, DO is sign bit of most significant half of doubleword
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{gathered}
\mathrm{PH} 2 \\
\text { T8L } \\
\text { (Cont.) }
\end{gathered}
\] & \begin{tabular}{l}
Set flip-flop SWO if (S0-S31) nonzero \\
Set flip-flop FL3 if end carry \\
Enable clock T8L \\
Set flip-flop \(D R Q\)
\end{tabular} & ```
S/SWO = NS0031Z (S/SWO/NZ) + ...
    NS0031Z = (SO + S1 + ... + S31)
    (S/SWO/NZ) = KOOHOLD + ...
    KOOHOLD = FALOAD/A PH2 +...
R/SWO = ...
S/FL3 = KOO KOOHOLD + ...
R/FL3 = ...
T8EN = NT5EN NTIIL N(SXADD/l RW)
        N(RW REU) N(REU AXRR)
    NT5EN = RW + ...
S/DRQ = MRQPI + ...
R/DRQ = ...
``` & \begin{tabular}{l}
Sets CC3 in PH4. CC2, CC3, CC4 if set are meaningless \\
K00 is end carry; results when effective doubleword is negative and least significant half is 000. . 000 \\
T5 is disabled by signal RW \\
MRQPI set on previous clock. DRQ inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \longrightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
Set flip-flop BRP
\[
(\text { MBO-MB31 }) \longrightarrow(C 0-C 31) \rightarrow
\]
(D0-D31) \\
Set flip-flop MRQ \\
Reset flip-flop NMRQP1 \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Transfer program address to P -register \\
Signifies that program address is in P -register \\
Transfer most significant half of effective doubleword to D-register \\
Core memory request for next instruction in sequence \\
Delays setting flip-flop DRQ. DRQ set on next clock \\
Prepare to write most significant half of result into private memory register \(R\)
\end{tabular} \\
\hline & & & Mnemonic: \(\operatorname{LAD}(1 \mathrm{~B}, 9 \mathrm{~B})\) \\
\hline
\end{tabular}
(Continued)

Table 3-32. Load Absolute Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { DR } \\
& \text { (Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
If ED positive, enable signal (S/SXD) \\
If ED negative, enable signal (S/SXMD) \\
Reset flip-flop NK3I if end carry occurred in PH 2 ; if no end carry, set flip-flop NK31 with \(N(S / K 31 / 1)\)
\end{tabular} &  & \begin{tabular}{l}
Preset adder for transferring most significant half of effective doubleword to sum bus in PH4. Effective doubleword equals absolute value \\
Preset adder for \(-\mathrm{D} \longrightarrow S\) in PH4. Most significant half of effective doubleword two's complemented to find absolute value \\
Occurs if effective doubleword negative, Setting K31 provides a carry to most significant half of effective doubleword complemented in PH4
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
If ED positive (D0-D31) \(\longrightarrow\)
\[
(S 0-S 31) \longrightarrow(R W 0-R W 31)
\] \\
If ED negative -(D0-D31) \(\longrightarrow\)
\[
(S 0-S 31) \longrightarrow(R W 0-R W 31)
\] \\
Set flip-flop CC2 if arithmetic overfiow; otherwise reset CC2 \\
Set flip-flop CC3 if (S0-S31) nonzero; otherwise reset CC3 \\
Reset flip-flop CC4
\end{tabular} & \begin{tabular}{l}
Adder logic set at PH3 clock.
\[
\begin{gathered}
\text { RWXS } / 0-\mathrm{RWXS} / 3=\mathrm{RW}+\ldots \\
\mathrm{RW}=\text { Set at } \mathrm{PH} 3 \text { clock }
\end{gathered}
\] \\
Adder logic set at PHI clock
\[
\begin{aligned}
& \text { RWXS } / 0-\text { RWXS } / 3=R W+\ldots \\
& S / C C 2=(S 00 \oplus S O) \text { PROBOVER }+\ldots \\
& P R O B O V E R=\text { FALOAD } / A \text { PH } 2 \mathrm{NO}+\ldots \\
& R / C C 2=\text { PROBOVER }+\ldots
\end{aligned}
\] \\
S/CC3 \(=\) SGTZ TESTS \(+\ldots\) \\
SGTZ \(=(N S 3263 Z+S 0+S 1\)
\[
+\ldots+\text { S31) NSO + ... }
\] \\
TESTS \(=\) FALOAD \(/\) A PH4 \(+\ldots\)
\[
N S 3263 Z=S W 0+\ldots
\] \\
R/CC3 \(=\) TESTS \(+\ldots\) \\
R/CC4 \(=\ldots\)
\end{tabular} & \begin{tabular}{l}
Transfer absolute value of most significant half of doubleword to private memory register R \\
Transfer absolute value of most significant half of doubleword to private memory register \(R\) \\
Arithmetic overflow during LAD when effective doubleword 100. . . 00 \(\left(-2^{63}\right)\). Two's complementing produces +263 and overflow into sign bit position. TRAP flipflop is set during ENDE if overflow exists and arithmetic mask is a one \\
CC3 indicates absolute value is nonzero
\end{tabular} \\
\hline & & & Mnemonic: LAD (1B,9B) \\
\hline
\end{tabular}

Table 3-32. Load Absolute Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{gathered}
\text { PH4 } \\
\text { T8L } \\
\text { (Cont.) }
\end{gathered}
\] & \begin{tabular}{l}
Enable clock T8L \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} & ```
T8EN = NT5EN NTIILN(SXADD/1 RW)
    N(RW REU) N(REU AXRR)
    NT5EN = RW + ...
BRPH1O = FALOAD/A PH2 NOUI + ...
S/PHIO = BRPHIO NCLEAR + ...
R/PHIO = ...
S/DRQ = BRPHIO NCLEAR + MRQPI + ...
R/DRQ = ...
``` & \begin{tabular}{l}
T5EN is disabled by signal RW \\
Inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline PHIO
DR & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: LAD ( \(1 \mathrm{~B}, 9 \mathrm{~B}\) ) \\
\hline
\end{tabular}

3-62. Family of Store Instructions (FASTORE)
STORE BYTE (STB; 75, F5). The STB instruction stores the least significant byte (bit positions 24 through 31) of private memory register \(R\) into the effective byte location.

Store Byte Phase Sequences. Preparation phases for the STB instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-33 lists the detailed logic sequence during all STB execution phases.

Table 3-33. Store Byte Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR, byte aligned \\
(B) : Program address \\
(P) : Effective byte address \\
Set flip-flop MRQ and flip-flop MBXS \\
Enable signal (S/SXA) \\
Set flip-flop \(D R Q\)
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M B X S)+\ldots \\
(S / M B X S) & =\text { FASTORE PRE } / 34+\ldots \\
\text { FASTORE } & =\text { FASTORE } / 3+\text { FUXW } / 1 \\
\text { FASTORE } / 3 & =\text { NO6 O5 NO4 O3 } \\
\text { R/MRQ } & =\ldots \\
S / M B X S ~ & =(S / M B X S) \\
\text { R/MBXS } & =\ldots \\
(S / S X A) & =\text { FASTORE PRE } / 34+\ldots \\
\text { S/DRQ } & =(S / M B X S)+\ldots \\
\text { R/DRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Contents of private memory register \(R\), with least significant byte shifted to byte position of the effective byte \\
Address of next instruction in sequence \\
Prepare to store byte in effective byte location \\
Prepare to gate byte from sum bus to memory bus \\
Preset adder for \(A \longrightarrow S\) in PH 1 \\
Inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PHI } \\
\text { DR }
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release
\[
\begin{aligned}
& (\mathrm{AO}-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 7) \longrightarrow(\mathrm{MBO}-\mathrm{MB7})
\end{aligned}
\] \\
OR
\[
\begin{gathered}
(S 8-S 15) \longrightarrow(M B 8-M B 15) \\
O R \\
(S 16-S 23) \longrightarrow(M B 16-M B 23) \\
O R \\
(S 24-S 31) \longrightarrow(M B 24-M B 31)
\end{gathered}
\]
\end{tabular} & Adder logic set at last PREP clock
\[
\begin{aligned}
\mathrm{S} / \mathrm{MBXS} / 0 & =\text { NP32 NP33 FABYTE EXC }+\ldots \\
\mathrm{R} / \mathrm{MBXS} / 0 & =\mathrm{DRQ} \\
\text { FABYTE } & =\text { O1 O2 O3 } \\
\mathrm{S} / \mathrm{MBXS} / 1 & =\text { NP32 P33 FABYTE EXC }+\ldots \\
\mathrm{R} / \mathrm{MBXS} / 1 & =\text { DRQ } \\
\mathrm{S} / \mathrm{MBXS} / 2 & =\text { P32 NP33 FABYTE EXC }+\ldots \\
\mathrm{R} / \mathrm{MBXS} / 2 & =\text { DRQ } \\
\mathrm{S} / \mathrm{MBXS} / 3 & =\text { P32 P33 FABYTE EXC }+\ldots \\
\mathrm{R} / \mathrm{MBXS} / 3 & =\text { DRQ }
\end{aligned}
\] & Byte from bit positions 24 through 31 of private memory register R transferred to effective byte location \\
\hline & & & Mnemonic: STB (75, F5) \\
\hline
\end{tabular}
(Continued)

Table 3-33. Store Byte Sequence (Cont.)


STORE HALFWORD (STH; 55, D5). The STH instruction stores the contents of bit positions 16 through 31 of the private memory register specified in the \(R\) field of the instruction in the effective halfword location. If the information in register \(R\) exceeds halfword data limits, condition code flip-flop CC2 is set to one; otherwise, CC2 is reset to zero.
Store Halfword Phase Sequences. Preparation phases for the \(\overline{S T H}\) instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-34 lists the detailed logic sequence during all STH execution phases.

STORE WORD (STW; 35, B5). The STW instruction stores the contents of the private memory register specified in the \(R\) field of the instruction into the effective word location.

Store Word Phase Sequences. Preparation phases for the STW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-35 lists the detailed logic sequence during all STW execution phases.

Table 3-34. Store Halfword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR, halfword aligned \\
(B) : Program address \\
(P) : Effective halfword address \\
Set flip-flop MRQ \\
Enable signal (S/MBXS) \\
Set flip-flop DRQ \\
Reset flip-flop NAXRR \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) )
\end{tabular} &  & \begin{tabular}{l}
Contents of private memory register \(R\), with bits 16 thru 31 shifted to halfword position of the effective halfword \\
Address of next instruction in sequence \\
Prepare to store halfword in effective halfword location \\
Prepare to gate halfword from sum bus to memory bus \\
Data request, inhibiting transmission of another clock until data release received from memory \\
Prepare to read from private memory register \(R\) \\
Preset adder for \(A \longrightarrow S\) in PHI
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(M B 0-M B 31) \\
& (R R 0-R R 31) \longrightarrow(A 0-A 31)
\end{aligned}
\] \\
Branch to PH9
\end{tabular} & \begin{tabular}{l}
Adder preset at last PREP clock \\
MBXS set at last PREP clock \\
AXRR set at last PREP clock
\end{tabular} & \begin{tabular}{l}
Store halfword in effective halfword location in core memory \\
Read private memory register R into A -register
\end{tabular} \\
\hline & & & Mnemonic: STH (55, D5) \\
\hline
\end{tabular}
(Continued)

Table 3-34. Store Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(B O-B 31) \longrightarrow(S O-S 31)
\]
\[
(S 15-531) \rightarrow(P 15-P 31)
\] \\
Set flip-flop BRP \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Enable signal (S/SXA)
\end{tabular} & \[
\begin{aligned}
\text { SXB } & =\text { PXSXB NDIS }+\ldots \\
\text { PXSXB } & =\text { PH9 NFAFL NFAMDS } \\
\text { PXS } & =\text { PXSXB }+\ldots \\
S / B R P & =\text { PXSXB }+\ldots \\
\text { R/BRP } & =\text { PREI NFAIM }+\ldots \\
S / M R Q & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { NINTRAP2 PXSXB } \\
R / M R Q & =\ldots \\
S / D R Q & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots \\
& \\
(S / S X A) & \text { FASTORE PH9 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer program address from B-register to P register for access of next instruction \\
Signifies that program address is in P -register \\
Request for next instruction in sequence \\
Data request, inhibiting transmission of another clock until data release received from core memory \\
Preset adder for \(A \longrightarrow S\) in PHIO
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PHIO } \\
\text { DR }
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release (A0-A31) \(\longrightarrow(S 0-S 31)\) \\
Set condition code flip-flop CC2 if \(50-516 \neq 0\) or all l's \\
Reset flip-flop CC2 if set conditions are not met \\
ENDE functions
\end{tabular} & Adder preset in PH9
\[
\begin{aligned}
S / C C 2= & N(S 0016 Z+S 0016 W) \\
& (\text { FUSTH ENDE })+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Place contents of private memory register \(R\) on sum bus for data limit check \\
If most significant halfword in private memory word does not contain all zeros or all ones, the halfword data limits are exceeded and CC2 must be set. All zeros or all ones represent the sign extension of number in bit positions 16 through 31 \\
Reset CC2 if data limits are not exceeded
\end{tabular} \\
\hline & & & Mnemonic: STH (55, D5) \\
\hline
\end{tabular}

Table 3-35. Store Word Sequence


\footnotetext{
(Continued)
}

Table 3-35. Store Word Sequence (Cont.)
\begin{tabular}{|c|l|l|c|}
\hline Phase & \multicolumn{1}{|c|}{ Function Performed } & Signals Involved & Comments \\
\hline PH10 & Sustained until data release & See table 3-18 & \\
DR & ENDE functions & & \\
\hline
\end{tabular}

STORE DOUBLEWORD (STD; 15, 95). The STD instruction stores the contents of private memory register \(R\) into the 32 high-order bit positions of the effective doubleword location. The contents of private memory register Rul are stored in the 32 low-order bit positions of the effective doubleword location.

Store Doubleword Phase Sequences. Preparation phases for STD are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-135 shows the simplified phase sequence for the STD instruction during execution. Table 3-36 lists the detailed logic sequence during all STD execution phases.


Figure 3-135. Store Doubleword Phases

Table 3-36. Store Doubleword Sequence


Table 3-36. Store Doubleword Sequence (Cont.)


STORE CONDITIONS AND FLOATING CONTROL (STCF; 74, F4). The STCF instruction stores the current condition code and the current values of the floating significance (FS), floating zero (FZ), and floating normalize (FN) bits of the program status doubleword in the effective byte location. CCl through CC 4 are stored in bit positions 0 through 3 of the effective byte location. FS, FZ, and FN are stored in bit positions 5, 6, and 7, respectively. Bit position 4 is a zero.

Store Conditions and Floating Control Phase Sequences. Preparation phases for the STCF instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-37 lists the detailed logic sequence during all execution phases of the instruction.
ADD WORD TO MEMORY (AWM; 66, E6). The AWM instruction adds the contents of register \(R\) to the effective word and stores the sum in the effective word location.

Condition Codes. If the result in the effective word location is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XXOI. Flip-flop CC2 is set if fixed-point overflow occurs during the addition. Flip-flop CCl is set if there is a carry from bit position 0 .
Trap Conditions. A trap to memory location \(X^{\prime} 43^{\prime}\) occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in the effective memory location remains unchanged. If overflow occurs and the mask bit is a zero, the nextinstruction in sequence is executed.

Add Word to Memory Phase Sequences. Preparation phases for the AWM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-38 lists the detailed logic sequence during all AWM execution phases.

Table 3-37. Store Conditions and Floating Control

(Continued)

Table 3-37. Store Conditions and Floating Control (Cont.)


Table 3-38. Add Word to Memory Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR \\
(C) : EW \\
(D) : EW \\
(B) : Program address \\
(P): Effective address \\
Enable signal (S/SXAPD)
\end{tabular} & \[
\begin{aligned}
(S / \text { SXAPD }) & =\text { FAADD PRE } / 34+\ldots \\
\text { FAADD } & =\text { FUAWM PRE3 }+\ldots \\
\text { FUAWM } & =\text { OU6 OL6 }
\end{aligned}
\] & \begin{tabular}{l}
Contents of private memory register R \\
Effective word \\
Effective word \\
Address of next instruction in sequence \\
Address of effective word \\
Preset adder for \(A+D\) \\
\(\longrightarrow \mathrm{S}\) in PHI
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 8 \mathrm{~L}
\end{aligned}
\] & One clock long
\[
\begin{aligned}
& (\mathrm{A} 0-\mathrm{A} 31)+(\mathrm{D} 0-\mathrm{D} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& \rightarrow(\mathrm{A} 0-\mathrm{A} 31)
\end{aligned}
\] & Adder logic set at last PREP clock AXS \(\quad=\quad\) FUAWM PHI \(+\ldots\) & Add the contents of private memory register R and effective word and transfer result to the A-register \\
\hline & & & Mnemonic: AWM (66, E6) \\
\hline
\end{tabular}
(Continued)

Table 3-38. Add Word to Memory Sequence (Cont.)


Table 3-38. Add Word to Memory Sequence (Cont.)


EXCHANGE WORD (XW; 46, C6). The XW instruction exchanges the contents of private memory register R with the contents of the effective word location.

Condition Codes. If the result in private memory register R is zero, the condition codes are set to XXOO . If the result is nonzero and positive, the condition codes are
set to \(\times \times 10\). A negative result produces condition code settings of \(X X 01\).

Exchange Word Phase Sequences. Preparation phases for the XW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-39 lists the detailed logic sequence during all XW execution phases.

Table 3-39. Exchange Word Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR \\
(C) : EW \\
(D) : EW \\
(B) : Program address \\
(P) : Effective address \\
Enable signal (S/SXD) \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
(S / S X D) & =\text { FUXW PRE3 }+\ldots \\
\text { FUXW } & =\text { OU4 OL6 } \\
S / \text { RW } & =\text { FUXW NANLZ PRE3 }+\ldots \\
\text { R/RW } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Contents of private memory register \(R\) \\
Effective word \\
Effective word \\
Address of next instruction in sequence \\
Address of effective word \\
Preset adder for \(D \longrightarrow S\) \\
in PHI \\
Prepare to write effective word into private memory register R
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(D 0-D 31) \longrightarrow(S 0-S 31) \longrightarrow
\] \\
(RW0-RW31) \\
Enable signal (S/SXA) \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Set flip-flop CC3 if result in private memory register R will be positive and nonzero; otherwise reset CC3 \\
Set flip-flop CC4 if result in private memory register \(R\) will be negative; otherwise reset CC4 \\
Enable clock T8
\end{tabular} & \begin{tabular}{l}
Adder logic set at last PREP clock \\
RWXS/0-RWXS \(/ 3=R W+\ldots\)
\end{tabular} & \begin{tabular}{l}
Write effective word into private memory register \(R\) \\
Preset adder for \(A \longrightarrow S\) in PH2 \\
Prepare to write contents of private memory register \(R\) into effective memory location \\
Inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline
\end{tabular}

Table 3-39. Exchange Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{gathered}
\mathrm{PH} 2 \\
\mathrm{DR}
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release
\[
(A 0-A 31) \longrightarrow(50-531) \longrightarrow
\] \\
(MBO-MB31) \\
Branch to PH9
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PHI clock } \\
& \text { MBXS }=\text { Set at PH1 clock } \\
& \text { BRPH9 }=\text { FASTORE PH2 }+\ldots \\
& \text { FASTORE }=\text { FUXW } / 1+\ldots \\
& \text { FUXW } / 1= \text { NPREP FUXW }+\ldots \\
& \text { S/PH9 }=\text { BRPH9 NCLEAR }+\ldots \\
& \text { R/PH9 }=\ldots
\end{aligned}
\] & Write contents of private memory register R into effective memory location \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{S} 0-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
Set flip-flop BRP \\
Enable signal ( \(S / S X A\) ) \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\text { SXB } & =\text { PXSXB NDIS }+\ldots \\
\text { PXSXB } & =\text { PH9 NFAFL NFAMDS } \\
\text { PXS } & =\text { PXSXB }+\ldots \\
S / B R P & =\text { PXSXB }+\ldots \\
\text { R/BRP } & =\text { PREI NFAIM }+\ldots \\
(S / S X A) & =\text { FASTORE PH9 }+\ldots \\
& \\
\text { S/MRQ } & =(S / M R Q / 3)+\ldots \\
(S / M R Q / 3) & =\text { PH9 NFAFL NFAMDS } \\
R / M R Q & =\cdots \\
S / D R Q & =B R P H 10+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer program address to P -register \\
Signifies that program address is in the P register \\
Preset adder for \(A \longrightarrow S\) in PH10. (Not used for XW instruction.) \\
Core memory request for next instruction in sequence \\
Inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & Sustained until data release ENDE functions & See table 3-18 & \\
\hline \multicolumn{4}{|r|}{Mnemonic: XW (46, C6)} \\
\hline
\end{tabular}

3-63 Family of Selective Instructions (FASEL)
LOAD SELECTIVE (LS; 4A, CA). The LS instruction loads the effective word into private memory register \(R\) using private memory register Rul as a mask.

General. If the \(R\) field of the instruction word is even, the instruction operates as follows: If a bit in private memory register Rul is a one, the corresponding bit in the effective word is loaded into the same bit position in private memory register \(R\). If the bit is a zero, the corresponding bit in \(R\) remains unchanged. Logically, the operation is as follows, where \(n\) is any bit position:


If the R field of the instruction word is odd, the instruction AND's the effective word and the contents of private memory register \(R\) and loads the result back into R. Logically, for every \(n\) bit position:
\[
R_{n}=E W_{n} R_{n}
\]

\footnotetext{
Result in
bit posi-
tion \(n\) of
R-register
}

Examples. Examples of LS with both an even and odd \(R\) field are:

> Even R Field

EW 00001111XXXXXXXXXXXXXXXXXXXXXXXX
Rul 00110011 \(0 \times X X X X X X X X X X X X X X X X X X X X X X\) Before
R \(01010101 \times X X X X X X X X X X X X X X X X X X X X X X X\) execution

\section*{R \(01000111 X X X X X X X X X X X X X X X X X X X X X X X X\) After} execution

\section*{Odd R Field}

EW 001101011XXXXXXXXXXXXXXXXXXXXXXXX
R 010101101XXXXXXXXXXXXXXXXXXXXXXXX Before execution

R \(000101001 \times X X X X X X X X X X X X X X X X X X X X X X X\) After
execution

\section*{Load Selective Examples}

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is negative, the condition codes are set to \(X X 01\). A positive result produces condition code settings of XX 10 .

Load Selective Phase Sequence. Preparation phases for the LS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-136 shows the simplified phase sequence for the LS instruction during execution. Table 3-40 lists the detailed logic sequence during all LS execution phases.


Figure 3-136. Load Selective Phases

Table 3-40. Load Selective Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EW \\
(D) : EW \\
(A): RRul \\
(P) : Program address \\
Enable signal (S/PRXAD) \\
Enable signal (S/CXS)
\end{tabular} & \[
\begin{aligned}
& (S / P R X A D)=\text { FASEL PRE3 NOL7 }+\ldots \\
& (S / C X S)=\text { FASEL PRE3 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Effective word \\
Effective word \\
Private memory register \\
Rul holds mask \\
Next instruction in sequence \\
Preset adder for A AND \\
\(D \longrightarrow S\) in PHI \\
Preset adder for \(\mathrm{S} \longrightarrow \mathrm{C}\) in PH 1
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-40. Load Selective Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signal Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\xrightarrow[(\mathrm{CO}-\mathrm{C} 31)]{(\mathrm{SO} 0-\mathrm{S} 31)} \xrightarrow{(\mathrm{A} 31) \mathrm{AND}} \underset{ }{(\mathrm{DO}-\mathrm{D} 31)}
\] \\
Enable signal (S/SXA) \\
Set flip-flop AXRR
\end{tabular} &  & \begin{tabular}{l}
Effective word ANDed with mask and temporarily stored in C-register \\
Preset adder logic \\
for \(A \longrightarrow S\) in PH2 \\
Preset for transfer of private memory register \(R \rightarrow A\) in \(\mathrm{PH}_{2}\)
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \xrightarrow{(A 0-A 31) \longrightarrow(D 0-D 31)}(S 0-S 31) \\
& (R R 0-R R 31) \rightarrow(A 0-A 31)
\end{aligned}
\] \\
Enable signal (S/PRXAND)
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PH1 clock } \\
& \begin{array}{ll}
\text { DXS } & \text { FASEL PH2 }+\ldots \\
\text { AXRR } & \text { Set at PHI clock } \\
(S / \text { PRXAND }) & =\text { FASEL PH2 OLA }+\ldots
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Store private memory register Rul contents in D-register \\
Store private memory register \(R\) contents in A-register \\
Preset for A AND \\
\(\mathrm{ND} \longrightarrow \mathrm{S}\) in PH 3
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long \\
(A0-A31) AND \\
(NDO-ND31) \(\longrightarrow\) \\
\((S 0-S 31) \rightarrow(A 0-A 31)\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
Enable signal (S/SXAORD)
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PH2 clock } \\
& \begin{array}{l}
\text { AXS } \quad=\text { FASEL PH3 }+\ldots \\
\\
\text { DXC } \quad \text { FASEL PH3 }+\ldots \\
(S / \text { SXAORD })
\end{array} \\
& =\text { FASEL PH3 NOL5 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
AND contents of private memory register R and one's complement of private memory register Rul. If \(R=\) Rul, \\
A \(N D=0\) and \(R_{n}=E W R_{n}\). Otherwise, \(R_{n}=E W_{n} R u l+\) \(R_{n} \mathrm{NRul}_{n}\) \\
EW Rul \(\rightarrow\) D-register in preparation for PH4 \\
Preset adder for OR operation in PH4
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-40. Load Selective Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signal Involved & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH3 } \\
& \text { T5L } \\
& \text { (Cont) }
\end{aligned}\right.
\] & \begin{tabular}{l}
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
& (S / M R Q / 1)=\text { FASEL PH3 NOL7 }+\ldots \\
R / M R Q & =\ldots \\
S / R W & =\text { FASEL PH3 OLA } \\
R / R W & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Core memory request for next instruction in sequence \\
Prepare to write result into private memory
\end{tabular} \\
\hline \[
\begin{gathered}
\mathrm{PH} 4 \\
\mathrm{~T} 8 \mathrm{~L}
\end{gathered}
\] & \begin{tabular}{l}
One clock long
\[
\xrightarrow[\text { RR0-RR31 }]{\text { (A0-A31) OR }}
\] \\
Set flip-flop CC3 if S0-S31 is nonzero and positive \\
Set flip-flop CC4 if S0-S31 is negative \\
Branch to PH 10 \\
Set flip-flop DRQ \\
Enable clock 18
\end{tabular} &  & \begin{tabular}{l}
\[
\begin{aligned}
R_{n}= & E W_{n} R U I_{n} \\
& +R_{n} N R U I_{n}
\end{aligned}
\] \\
Result is positive and nonzero \\
Result is negative \\
Inhibits transmission of another clock until data release from core memory \\
T5EN is disabled by signal RW
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH10 } \\
& \text { DR } \\
& \hline
\end{aligned}
\] & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: LS (4A, CA) \\
\hline
\end{tabular}

STORE SELECTIVE (STS; 47, C7). The STS instruction stores the contents of private memory register R into the effective word location, using private memory register Rul as a mask.
General. If the \(R\) field of the instruction word is even, the instruction operates as follows: If a bit in private memory register Rul is a one, the corresponding bit in private memory register \(R\) is loaded into the same bit position in the effective word location. If the bit is a zero, the corresponding bit in the effective word location remains unchanged. Logically, the operation is as follows, where \(n\) is any bit position:


If the \(R\) field of the instruction word is odd, the instruction ORs the contents of private memory register \(R\) and the effective word location and stores the result back into the effective word location. Logically, for every \(n\) bit position:


Result in bit position \(n\) of effective word location

Examples. Examples of STS with both an even and odd \(R\) field are:

\author{
Even R Field \\ R 00001111XXXXXXXXXXXXXXXXXXXXXXXX \\ Rul 00110011XXXXXXXXXXXXXXXXXXXXXXXX \\ EW 01010101XXXXXXXXXXXXXXXXXXXXXXXX Before \\ execution
}

EWL \(01000111 \times X X X X X X X X X X X X X X X X X X X X X X X ~ A f t e r ~\)
execution
Odd R Field
R \(001101011 X X X X X X X X X X X X X X X X X X X X X X X\)
EW 010101101XXXXXXXXXXXXXXXXXXXXXXX Before execution

EWL011101111XXXXXXXXXXXXXXXXXXXXXXX

\section*{Store Selective Examples}

Store Selective Phase Sequence. Preparation phases for the \(\overline{S T S}\) instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-137 shows the simplified phase sequence for the STS instruction during execution. Table 3-41 lists the detailed logic sequence during all STS execution phases.


Figure 3-137. Store Selective Phases

Table 3-41. Store Selective Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EW \\
(D) : EW \\
(A) : RRul \\
(P) : Effective word address \\
(B) : Program address \\
Enable signal (S/PRXNAD) \\
Reset flip-flop NCXS
\end{tabular} & \[
\begin{aligned}
(S / \text { PRXNAD }) & =\text { FASEL PRE3 OL7 }+\ldots \\
S / \text { NCXS } & =N(S / C X S) \\
(S / C X S) & =\text { FASEL PRE3 }+\ldots \\
R / \text { NCXS } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Effective word \\
Effective word \\
Private memory register \\
Rul holds mask program address \(\rightarrow\) in PH9 \\
Temporary storage \\
Preset adder for NA \\
AND \(D \longrightarrow S\) in PHI \\
Preset for \(S \longrightarrow C\) in PHI
\end{tabular} \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: STS \((47, C 7)\) \\
\hline
\end{tabular}
(Continued)

Table 3-41. Store Selective Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PH} 1 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \text { (NA0-NA31) AND } \\
& \text { (D0-D31) } \longrightarrow(\text { S0-S31) } \longrightarrow \\
& \text { (C0-C31) }
\end{aligned}
\] \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) ) \\
Set flip-flop AXRR
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at last PREP clock } \\
& \begin{array}{l}
\text { CXS } \\
=\text { Set in PREP } \\
(S / S X A)= \\
S / A X R R
\end{array} \quad=\text { FASEL PHI }+\ldots \\
& R / A X R R
\end{aligned}=\ldots .
\] & \begin{tabular}{l}
Complemented mask and effective word ANDed and temporarily stored in C -register \\
Preset adder logic for \\
\(A \longrightarrow S\) in PH 2 \\
Preset for transfer of private memory register \(R \rightarrow A\) in PH 2
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\underset{\rightarrow(D 0-D 31)}{(A 0-A 31)}(S 0-S 31)
\]
\[
(R R 0-R R 31) \rightarrow(A 0-A 31)
\] \\
Enable signal (S/PRXAD)
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PH1 clock } \\
& \begin{array}{ll}
\text { DXS } & \text { FASEL PH2 }+\ldots \\
\text { AXRR } & \text { Set in PH1 } \\
(S / \text { PRXAD }) & =\text { FASEL PH2 NOLA }
\end{array} \\
& \begin{array}{l}
\text { PA }
\end{array} \\
&
\end{aligned}
\] & \begin{tabular}{l}
Store private memory register Rul contents in D-register \\
Preset adder for A AND \(D \rightarrow S\) in PH 3
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \text { (A0-A31) AND } \\
& \text { (D0-D31) }-(\text { S0-S31) } \\
& \rightarrow(A 0-A 31)
\end{aligned}
\]
\[
(\mathrm{CO}-\mathrm{C} 3 \mathrm{I}) \rightarrow(\mathrm{D} 0-\mathrm{D} 3 \mathrm{I})
\] \\
Enable signal (S/SXAORD) \\
Set flip-flop MBXS \\
Set flip-flop MRQ
\end{tabular} &  & \begin{tabular}{l}
AND contents of private memory register \(R\) and contents of private memory register Rul. This is significant only when \(R\) field is even \\
NRul \(\mathrm{EW} \rightarrow\) Dregister in preparation for PH4 \\
Preset adder for OR operation in PH4 \\
Preset for transfer of result to core memory in PH4 \\
Memory request for transferring result
\end{tabular} \\
\hline & & (Continued) & Mnemonic: STS (47, C7) \\
\hline
\end{tabular}
(Continued)

Table 3-41. Store Selective Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH3 \\
T5L \\
(Cont.)
\end{tabular} & Set flip-flop DRQ & \[
\begin{aligned}
& S / D R Q=(S / M B X S)+\ldots \\
& R / D R Q=\ldots
\end{aligned}
\] & Inhibits transmission of another clock until data release received from core memory \\
\hline \begin{tabular}{l}
PH4 \\
DR
\end{tabular} & \begin{tabular}{l}
Sustained until DR
\[
\xrightarrow[(M B 0-M B 31)]{(A 0-A 31) O O R}(D D O-D 31)
\] \\
Branch to PH9
\end{tabular} & Adder logic set at PH3 clock
\[
\begin{aligned}
\text { MBXS } & =\text { Set at PH3 clock } \\
\text { BRPH9 } & =\text { FASEL PH4 OL7 }+\ldots \\
\text { S/PH9 } & =\text { BRPH9 NCLEAR }+\ldots \\
\text { R/PH9 } & =\ldots
\end{aligned}
\] & \[
\begin{aligned}
E W L_{n}= & R_{n} \text { Rul }_{n} \\
& +E W_{n} \text { NRul }_{n}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO} 0-\mathrm{B} 31) \longrightarrow(\mathrm{S} 0-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \longrightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
Set flip-flop BRP \\
Set flip-flop \(M R Q\) \\
Set flip-flop \(D R Q\)
\end{tabular} & ```
SXB = PXSXB NDIS + ...
    PXSXB = NFAFL NFAMDS PH9
PXS = PXSXB + ...
S/BRP = PXSXB + ...
R/BRP = PREI NFAIM + INTRAPI + ...
S/MRQ = (S/MRQ/2) + ...
    (S/MRQ/2) = PXSXB NINTRAP2 + ...
R/MRQ = ...
S/DRQ = (S/MRQ/2) NCLEAR + ...
R/DRQ = ...
``` & \begin{tabular}{l}
Transfer program address to the P -register \\
Signifies that program address is in P -register \\
Core memory request for next instruction in sequence \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\text { PH } 10
\] DR & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: STS (47, C7) \\
\hline
\end{tabular}

COMPARE SELECTIVE (CS; 45, C5). The CS instruction compares the contents of private memory register \(R\) with the contents of the effective word. Only those bit positions of the two operands are compared which are selected by a one in corresponding bit positions of private memory register Rul. The selected portions of the operands are treated as positive integer quantities.

General. Bit positions containing a one are selected by \(\overline{\text { ANDing the contents of register Rul with the contents of }}\) register \(R\) and with the effective word. If the \(R\) field of the instruction word is odd, registers \(R\) and \(R u l\) are identical. Therefore, ANDing the contents of register \(R\) and Rul is insignificant. The effective word is subtracted from register \(R\) to compare the two operands and conditions codes 3 and 4 are set according to the result.

Condition Codes. If the result of the subtraction is zero, the quantities are equal and the condition codes are set to XX00; If the result is negative, the effective word quantity is larger than R-register quantity, and the condition codes are set to XX01. If the result is nonzero and positive, the \(R\)-register quantity is larger than the effective word quantity, and the condition codes are set to XX10.
Examples. Examples of CS with \(R\) greater than EW and EW greater than R are:
\begin{tabular}{|c|c|}
\hline & R Greater than EW \\
\hline &  \\
\hline Rul & \[
00001111
\] \\
\hline R & \(00001111 \times X \times X \times X X X X X X X X X X X X X X X X X X X ~\) \\
\hline EW & 01010101 \\
\hline R quantity & \(00001111 \times X \times X X X X X X X X X X X X X X X X X X X X\) \\
\hline
\end{tabular}

EW \(00000101 \times X X X X X X X X X X X X X X X X X X X X X\) quantity

Result


\section*{EW Greater than R}

Rul
R
EW \(01011101 \times X X X X X X X X X X X X X X X X X X X X X X X\) L_ 」

R quantity

EW quantity

Result


Compare Selective Phase Sequence. Preparation phases for the CS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-138 shows the simplified phase sequence for the CS instruction, and table 3-42 lists the detailed logic sequence during all execution phases of the instruction.


Figure 3-138. Compare Selective Phases

Table 3-42. Compare Selective Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : EW \\
(D) : EW \\
(A) : Rul \\
(P) : Program address \\
Enable signal (S/PRXAD) \\
Reset flip-flop NCXS
\end{tabular} & \[
\begin{aligned}
(S / \text { PRXAD }) & =\text { FASEL PRE3 NOL7 }+\ldots \\
\text { FASEL } & =\text { FUCS }+\ldots \\
\text { FACOMP } & =\text { FUCS }+\ldots \\
\text { FUCS } & =\text { OU4 OL5 } \\
S / \text { NCXS } & =\text { N(S/CXS }) \\
(S / C X S) & =\text { FASEL PRE3 }+\ldots \\
\text { R/NCXS } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Effective word \\
Effective word \\
Private memory register \\
Rul holds mask \\
Next instruction in sequence \\
Preset adder for A AND \\
\(D \longrightarrow S\) in PHI \\
Preset for \(S \longrightarrow C\) in PHI
\end{tabular} \\
\hline \multicolumn{4}{|r|}{(Continued) Mnemonic: CS (45, C5)} \\
\hline
\end{tabular}

Table 3-42. Compare Selective Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\xrightarrow[(\mathrm{C} 0-\mathrm{C} 31)]{(\mathrm{AO}-\mathrm{A} 31) \mathrm{S} 1)} \mathrm{AND}(\mathrm{DO} 0 \mathrm{D} 31)
\] \\
Enable signal (S/SXA) \\
Set flip-flop AXRR
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at last PREP clock } \\
& \begin{array}{ll}
\text { CXS } & \text { Set at last PREP clock } \\
(\mathrm{S} / \mathrm{SXA}) & =\text { FASEL PHI }+\ldots \\
\mathrm{S} / \text { AXRR } & =\text { FASEL PHI }+\ldots \\
\text { R/AXRR } & =\ldots
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Effective word ANDed with mask and temporarily stored in Cregister \\
Preset adder logic for \(A \longrightarrow S\) in PH 2 \\
Preset for transfer of private memory register
\[
R \nrightarrow \mathrm{~A} \text { in } \mathrm{PH} 2
\]
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \xrightarrow{(A 0-A 31) \longrightarrow(D 0-D 31)}(S 0-S 31) \\
& (R R 0-R R 31) \rightarrow(A 0-A 31)
\end{aligned}
\] \\
Enable signal (PRXAD)
\end{tabular} & Adder logic set at PH 1 clock
\[
(S / \text { PRXAD })=\text { FASEL PH2 NOLA }
\] & \begin{tabular}{l}
Store private memory register Rul contents in D-register \\
Store private memory register \(R\) contents in A-register \\
Preset adder for A AND D in PH3
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \text { (A0-A31) AND } \\
& \text { (D0-D31) } \longrightarrow(\text { S0-S31 }) \rightarrow \\
& \text { (A0-A31) }
\end{aligned}
\]
\[
(C 0-C 31) \rightarrow(D 0-D 31)
\] \\
Enable signal (S/SXAMD) \\
Set flip-flop MRQ
\end{tabular} &  & \begin{tabular}{l}
AND contents of private memory register \(R\) and contents of private memory register Rul. This is significant only when \(R\) field is even \\
(EW Rul) \(\rightarrow\) \\
D-register in preparation for PH4 \\
Preset adder for \((A-D) \longrightarrow S\) in PH 4 \\
Core memory request for next instruction in sequence
\end{tabular} \\
\hline & & & Mnemonic: CS (45, C5) \\
\hline
\end{tabular}
(Continued)

Table 3-42. Compare Selective Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline  & Reset flip-flop NTIIL & \[
\begin{aligned}
\mathrm{S} / \mathrm{NT} 1 \mathrm{IL} & =\mathrm{N}(\mathrm{~S} / \mathrm{T} 1 \mathrm{IL})+\ldots \\
\mathrm{S} / \mathrm{TIIL} & =\text { FASELPH3OL5}+\ldots \\
\mathrm{R} / \mathrm{NTIIL} & =\ldots
\end{aligned}
\] & Set clock TIIL for PH4 \\
\hline \begin{tabular}{l}
PH4 \\
TIIL
\end{tabular} & \begin{tabular}{l}
One clock long
(A0-A31) - (D0-D31)
\[
\longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\] \\
Hold A00 false \\
Hold flip-flop D00 disabled \\
Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3 \\
Set flip-flop CC4 if result is negative; otherwise reset CC4 Branch to PH10 \\
Set flip-flop \(D R Q\) \\
Enable clock T11
\end{tabular} & \begin{tabular}{l}
Adder logic set at PH3 clock
\[
\begin{aligned}
& \text { A00 }=\text { NFUCS }+\ldots \\
& \text { D00 }=C 0(D X C+D X C L 1)+\ldots \\
&(D X C+D X C L 1)=N F U C S+\ldots \\
& S / C C 3=S G T Z \text { TESTS }+\ldots \\
& S G T Z=(S 0+S 1+\ldots+S 31) \\
& N(S 00 \text { FACOMP })+\ldots \\
& \text { TESTS }=\text { FASEL PH4 NOL7 }+\ldots \\
& \\
& \text { R/CC3 }=\text { TESTS }+\ldots
\end{aligned}
\] \\
S/CC4 \(=\) FACOMP \(S 00+\ldots\) \\
R/CC4 \(=\) TESTS \(+\ldots\) \\
BRPH \(10=\) FASEL PH4 NOL7 \(+\ldots\) \\
S/PH10 \(=\) BRPH2O NCLEAR \(+\ldots\) \\
R/PH10 \(=\ldots\) \\
S/DRQ \(=\) BRPHIO NCLEAR \(+\ldots\) \\
\(R / D R Q \quad=\ldots\) \\
NT5EN \(=T 11 L+\ldots\) \\
NTBEN \(=T 11 L+\ldots\)
\end{tabular} & \begin{tabular}{l}
(Rul R) - (Rul EW)
\(\qquad\) \\
For every bit position \(n\) on the sum bus, \(S_{n}=R U I_{n}\left(R_{n}-E W_{n}\right)\). For odd R field, \(S_{n}=R_{n}\left(1-E W_{n}\right)\) Result on sum bus is an unsigned quantity \\
A00 and D00 prevented from affecting possible end carry in SOO \\
R-register quantity is larger than EW quantity \\
SOO is developed from end carry and indicates that EW quantity in Dregister was larger than R quantity in A-register \\
Inhibits transmission of another clock until data release received from core memory \\
Clock T11 is enabled by disabling clocks \(T 5\) and 78
\end{tabular} \\
\hline \begin{tabular}{l}
\[
\text { PH } 10
\] \\
DR
\end{tabular} & ENDE functions & See table 3-18 & \\
\hline \multicolumn{4}{|r|}{Mnemonic: CS (45, C5)} \\
\hline
\end{tabular}

\section*{3-64 Family of Analyze Instructions}

ANALYZE (ANLZ; 44, C4). The ANLZ instruction treats the effective word as a Sigma 5 instruction and determines its addressing type (immediate, byte, halfword, word, doubleword). If the instruction to be analyzed is not an immediate address instruction, the ANLZ instruction calculates the effective address that would be produced by the instruction to be analyzed and loads this effective address into private memory register \(R\). The condition codes are set to indicate the addressing type. If the instruction analyzed is an Immediate Address instruction, the condition code is set to indicate the addressing type, and the original contents of private memory register R are not changed.

Trap Conditions. During preparation phases of an ANLZ instruction, the contents of the location pointed to by the effective address of the instruction are obtained. The nonexistent memory address trap can occur as a result of this memory access. The nonexistent instruction trap, the privileged instruction trap, and the unimplemented instruction trap conditions can never occur during execution of an ANLZ instruction. However, the nonexistent memory address trap can occur as a result of any memory access initiated by ANLZ. If this trap condition occurs, the instruction address stored by the XPSD in trap location \(X^{\prime} 40^{\prime}\) is the address of the ANLZ instruction.

Condition Codes. The following condition codes may be stored during execution of an ANLZ instruction:
\begin{tabular}{ccccl}
\(\frac{C C 1}{}\) & \(\frac{C C 2}{}\) & \(\frac{C C 3}{}\) & & \(\frac{C C 4}{n}\)
\end{tabular} \begin{tabular}{l} 
Instruction Addressing Type \\
0
\end{tabular}

Analyze Execution Sequence. If the operation code portion of the effective word specifies a nonimmediate addressing type, the condition code is set to indicate the addressing type of the analyzed instruction. The effective address of the analyzed instruction is computed, using all the normal address computation rules. If bit 0 of the effective word is a one, the contents of the memory location specified by bits 15 through 31 of the effective word are obtained and used as a direct address. If bits 12 through 14 of the analyzed instruction are nonzero, indexing is performed, using the index register in the current register block. (The R field of the instruction in the effective word location is ignored.)

The effective address of the analyzed instruction is aligned as an integer displacement value and loaded into private memory register \(R\) according to the instruction addressing type, as follows:
\begin{tabular}{ll} 
Addressing Type & \multicolumn{1}{c}{ Location of Address } \\
Byte & \begin{tabular}{l} 
Zeros in bits 0 through 12, 19-bit \\
byte displacement in bits 13 \\
through 31
\end{tabular} \\
Halfword & \begin{tabular}{l} 
Zeros in bits 0 through 13, 18- \\
bit halfword displacement in bits \\
14 through 31
\end{tabular} \\
Word & \begin{tabular}{l} 
Zeros in bits 0 through 14, 17- \\
bit word displacement in bits \\
15 through 31
\end{tabular} \\
Doubleword & \begin{tabular}{l} 
Zeros in bits 0 through 15, 16- \\
bit doubleword displacement in \\
bits 16 through 31
\end{tabular}
\end{tabular}

Analyze Phase Sequence. Preparation phases for the ANLZ instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-139 shows the simplified phase sequence for the Analyze execution phases, and table 3-43 lists the detailed logic sequence during the ANLZ instruction execution phases. The second cycle of preparation phases entered to analyze the instruction is illustrated in figure 3-140.
Figure 3-139. Analyze Instruction, Phase Sequence Diagram



Figure 3-140. Analyze Instruction, Preparation Phases Flow Diagram

Table 3-43. Analyze Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : Instruction to be analyzed \\
(D) : Instruction to be analyzed \\
(P) : Effective address of ANLZ instruction \\
(B) : Program address \\
\((\mathrm{C} 8-\mathrm{Cll}) \rightarrow(\mathrm{R} 28-\mathrm{R} 31)\)
\end{tabular} & RXC \(=\) PHIO + . & R field of ANLZ instruction stored for future use \\
\hline PHI & \begin{tabular}{l}
One clock long
\[
(\mathrm{Cl}-\mathrm{C} 7) \rightarrow(\mathrm{O} 1-07)
\] \\
Enable signal (S/SXD) \\
Set flip-flop LRXD \\
Set flip-flop ANLZ \\
Reset flip-flop NAXRR \\
Reset flip-flop NPREI
\end{tabular} & \[
\begin{aligned}
\text { OXC } & =\text { FUANLZ PHI } \\
\text { FUANLZ } & =\text { OU4 OL4 } \\
(S / S X D) & =\text { FUANLZ PHI }+\ldots \\
\text { S/LRXD } & =(S / \text { LRXD }) \\
(S / \text { LRXD }) & =\text { OXC } \\
\text { R/LRXD } & =\cdots \\
\text { S/ANLZ } & =\text { FUANLZ PHI } \\
\text { R/ANLZ } & =\text { CLEAR }=\text { PHIO }+\ldots \\
\text { S/NAXRR } & =\text { N(S/AXRR) } \\
\text { (S/AXRR) } & =\text { FUANLZ PHI }+\ldots \\
\text { R/NAXRR } & =\cdots \\
\text { S/NPREI } & =\text { N(S/PREI) } \\
\text { (S/PREI) } & =\text { NCLEAR FUANLZ PHI }+\ldots \\
\text { R/NPREI } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Operation code of instruction to be analyzed \\
Preset for \(D \longrightarrow S\) transfer in PREI \\
Preset for (D12-D14) \\
\(\longrightarrow / L R /\) in PREI \\
Maintains ANLZ \\
sequence until PH10 \\
Preset for RR \(\longrightarrow A\) in PREI \\
Branch to phase PREI
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PREI } \\
& \text { T5L }
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{D} 0-\mathrm{D} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
\((R R 0-R R 31) \rightarrow(A 0-A 31)\)
\end{tabular} & \begin{tabular}{l}
Adder logic set at PHI clock
\[
\begin{aligned}
\text { PXS } & =\text { NFAIM PRE1 } \\
\text { FAIM } & =\text { NO3 NO4 NO5 }
\end{aligned}
\] \\
AXRR \(=\) Set at PHI clock
\end{tabular} & \begin{tabular}{l}
Instruction to be analyzed \\
Address to program register. Significant except when NCO NINDX (immediate) \\
Significant only for instructions in which \(R\) value is not zero
\end{tabular} \\
\hline & & & Mnemonic: ANLZ (44, C4) \\
\hline
\end{tabular}
(Continued)

Table 3-43. Analyze Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline \multirow[t]{28}{*}{\begin{tabular}{l}
PREI \\
T5L \\
(Cont.)
\end{tabular}} & \((\) D12-D14) \(\longrightarrow\) (/R29/-/LR31/) & \multirow[t]{2}{*}{LRXD} & \multirow[t]{2}{*}{Set at PHI clock} & \multirow[t]{2}{*}{\(R\) value stored} \\
\hline & If C0 or INDX: & & & \\
\hline & \multirow[t]{2}{*}{Set flip-flop IA} & S/IA & \(=\) PREI CO & \multirow[t]{2}{*}{Indirect addressing of instruction to be analyzed} \\
\hline & & R/IA & \(=\quad \ldots\) & \\
\hline & \multirow[t]{4}{*}{Set flip-flop IX} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { S/IX } \\
& \text { INDX }
\end{aligned}
\]} & \(=\) PREI INDX & \\
\hline & & & \[
\begin{aligned}
= & (C 3+C 4+C 5)(C 12 \\
& +C 13+C 14)
\end{aligned}
\] & \multirow[t]{3}{*}{Not immediate addressing or \(R\) value not zero. Remains in set state until last cycle of phase PRE2} \\
\hline & & R/IX & \(=\mathrm{PRE} / 12+\ldots\) & \\
\hline & & PRE/iz & \(=\) NİȦ NIXȦL PREZ & \\
\hline & \multirow[t]{6}{*}{Set flip-flop IXAL} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { S/IXAL } \\
& (S / I X A L)
\end{aligned}
\]} & \multirow[t]{3}{*}{\(\begin{aligned}= & (\text { S/IXAL }) \text { NCLEAR } \\ = & \text { PREI INDX } \\ & (\text { FAHW + FABYTE + FADW) }\end{aligned}\)} & \multirow[t]{3}{*}{Not word addressing} \\
\hline & & & & \\
\hline & & & & \\
\hline & & FAHW & \(=\mathrm{O} 1 \mathrm{NO} 2 \mathrm{O} 3\) & Halfword addressing \\
\hline & & FABYTE & \(=\mathrm{O1} \mathrm{O2O3}\) & Byte addressing \\
\hline & & FADW & \[
=\begin{aligned}
& \mathrm{NO} 1 \mathrm{NO} 2 \mathrm{O} 4+\mathrm{NO} 1 \\
& \mathrm{NO} 2 \mathrm{O} 3
\end{aligned}
\] & Doubleword addressing \\
\hline & \multirow[t]{2}{*}{Set flip-flop MRQ} & \[
S / M R Q
\] & \[
\begin{aligned}
& =(S / M R Q / 2)+\ldots \\
& =\quad \text { PREI CO NFAIM }+\ldots
\end{aligned}
\] & \multirow[t]{2}{*}{Core memory request for address} \\
\hline & & R/MRQ & \(=\quad .\). & \\
\hline & \multirow[t]{3}{*}{Set flip-flop DRQ} & S/DRQ & \(=(S / D R Q)\) NCLEAR & \multirow[t]{3}{*}{Inhibits transmission of another clock until data release signal received from core memory} \\
\hline & & (S/DRQ) & \(=(S / M R Q / 2)+\ldots\) & \\
\hline & & \(R / D R Q\) & \(=\ldots\) & \\
\hline & Enable signal (S/SXA) & (S/SXA) & \((S / I X A L)+\ldots\) & \[
\begin{aligned}
& \text { Preset for } A \longrightarrow S \text { in } \\
& \text { PRE2 }
\end{aligned}
\] \\
\hline & If NCO NINDX: & & & \\
\hline & End phase PREI & PRE/12 & \(=\) PREI NCO NINDX & Immediate addressing \\
\hline & \multirow[t]{3}{*}{Branch to phase PRE3} & \multicolumn{2}{|l|}{S/NRPE3 \(=N(S / P R E 3)\)} & \multirow[t]{2}{*}{NBR true because no branch signal true} \\
\hline & & (S/PRE3) & \(=P R E / 12\) NBR & \\
\hline & & R/NRPE3 & \(=\ldots\) & \\
\hline & \multirow[t]{3}{*}{Reset flip-flop NT8L} & S/NT8L & \(=\mathrm{N}(\mathrm{S} / \mathrm{T} 8 \mathrm{~L})\) & \multirow[t]{2}{*}{Set clock T8L for PRE3} \\
\hline & & (S/T8L) & \(=P R E / 12+\ldots\) & \\
\hline & & R/NT8L & \(=\ldots\) & \\
\hline & & & & Mnemonic: ANLZ (44, C4) \\
\hline
\end{tabular}
(Continued)

Table 3-43. Analyze Sequence (Cont.)

(Continued)

Table 3-43. Analyze Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PRE2 \\
(Cont.
\end{tabular} & Reset flip-flop NT8L & \[
\begin{aligned}
\text { S/NT8L } & =\mathrm{N}(\mathrm{~S} / \text { T8L }) \\
(\mathrm{S} / \text { T8L }) & =\mathrm{PRE} / 12+\ldots \\
\text { R/NT8L } & =\ldots
\end{aligned}
\] & Set clock T8L for phase PRE3 \\
\hline \[
\begin{aligned}
& \text { PRE3 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Set flip-flop CCl if instruction to be analyzed is word or doubleword addressing \\
Set flip-flop CC2 if instruction to be analyzed is halfword or doubleword addressing \\
Set flip-flop CC3 if instruction to be analyzed is indirect addressing ( \(\mathrm{C} 0=1\) ) \\
Set flip-flop CC4 if instruction to be analyzed is immediate addressing \\
Reset flip-flop NTIIL \\
Clear O-register \\
Branch to PH5
\end{tabular} &  & \begin{tabular}{l}
Word or doubleword addressing identified by signals NFAIM NO3 or NOI \\
Flip-flop SW5 set during PRE2 phase if IA set at PRE1 clock \\
Set clock TIIL for PH5 \\
Store zeros in O-register
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH5 } \\
& \mathrm{TllL}
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long \\
Dead phase to allow family signals to die out
\end{tabular} & & \\
\hline \[
\begin{aligned}
& \mathrm{PH} 6 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable signal ( \(S / S X A\) )
\end{tabular} & \((S / S X A) \quad=\quad\) ANLZ PH6 \(+\ldots\) & \[
\begin{aligned}
& \text { Preset for } A \longrightarrow S \text { in } \\
& \text { PH7 }
\end{aligned}
\] \\
\hline & & & Mnemonic: ANLZ (44, C4) \\
\hline
\end{tabular}
(Continued)

Table 3-43. Analyze Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { PH6 } \\
\text { T5L } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
\[
(\mathrm{P} 15-\mathrm{P} 31) \longrightarrow(\mathrm{S} 15-\mathrm{S} 31)
\] \\
If CCl set in PRE3:
\[
(\mathrm{S} 15-\mathrm{S} 31) \longrightarrow(\mathrm{A} 15-\mathrm{A} 31)
\] \\
If CCl reset in PRE3:
\[
\begin{gathered}
(\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{A} 14-\mathrm{A} 30) \\
\mathrm{P} 32 \rightarrow \mathrm{~A} 31
\end{gathered}
\]
\end{tabular} & \[
\begin{array}{ll}
\text { SXP } & =\text { ANLZ PH6 NDIS }+\ldots \\
\text { AXS } & =\text { ANLZ PH6 CCI }+\ldots \\
\text { AXSL1 } & =\text { ANLZ PH6 NCC1 }+\ldots \\
\text { A31XP32 } & =\text { ANLZ PH6 NCCl }
\end{array}
\] & \begin{tabular}{l}
Word or doubleword addressing \\
Byte or halfword addressing
\end{tabular} \\
\hline \begin{tabular}{l}
PH7 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long \((\mathrm{AO}-\mathrm{A} 3 \mathrm{I}) \longrightarrow(\mathrm{SO}-\mathrm{S} 3 \mathrm{I})\) \\
If NCC1 NCC2 in PRE3: \\
\((S 15-S 31) \rightarrow(A 14-A 30)\)
\[
\text { P32 } \longrightarrow \text { A31 }
\] \\
If \(\mathrm{CC1}\) CC2 in PRE3:
\[
(S 14-S 30) \rightarrow(A 15-A 31)
\] \\
Set flip-flop RW \\
Enable signal (S/SXA)
\end{tabular} &  & \begin{tabular}{l}
Byte addressing \\
Doubleword addressing. If CCl NCC 2 or NCCl CC2, no additional transfers \\
Prepare to write result in private memory if analyzed instruction was not immediate addressing \\
Preset for \(A \longrightarrow S\) in PH8
\end{tabular} \\
\hline \begin{tabular}{l}
PH8 \\
T8
\end{tabular} & \begin{tabular}{l}
One clock long \\
Enable clock 78 for PRE2 if addition is to be performed
\[
(A 0-A 31) \longrightarrow(S 0-S 31)
\]
\end{tabular} & \begin{tabular}{l}
\begin{tabular}{rl} 
T8EN \(=\) & \\
& NT5EN NT11L \\
& \(N(\) RW REU \()\) \\
& \(N(S X A D D / 1\) RW \()\) \\
& \(N(\) REU AXRR \()\) \\
NT5EN \(==\) & RW \(+\ldots\)
\end{tabular} \\
Adder logic set at PH7 clock
\end{tabular} & T5EN is disabled by signal RW \\
\hline & & & Mnemonic: ANLZ (44, C4) \\
\hline
\end{tabular}

Table 3-43. Analyze Sequence (Cont.)


3-65 Interpret (INT; 6B, EB)
GENERAL. The INT instruction operates with an even \(\widehat{R}\) field in the instruction word as follows:
a. Bits 0 through 3 of the effective word are loaded into condition code flip-flops CCl through CC4.
b. Bits 4 through 15 of the effective word are loaded into bit positions 20 through 31 of private memory register R. The remainder of the register is cleared.
c. Bits 16 through 31 of the effective word are loaded into bit positions 16 through 31 of private memory register Rul. The remainder of the register is cleared.

If the \(R\) field of the instruction word is odd:
a. Bits 0 through 3 of the effective word are loaded into the condition code flip-flops.
b. Bits 16 through 31 of the effective word are loaded into bit positions 16 through 31 of private memory register \(R\). The remainder of the \(R\)-register is cleared.
c. Bits 4 through 15 of the effective word are ignored.

Examples. Examples of INT with both an even and odd \(R\) field are shown in figure 3-141.

Interpret Phase Sequence. Preparation phases for the INT instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-142 shows the simplified phase sequence for INT execution phases, and table 3-44 lists the detailed logic sequence during the instruction execution phases.

EVEN R FIELD


EFFECTIVE WORD

PRIVATE MEMORY REGISTER R

Figure 3-141. Interpret Examples


Figure 3-142. Interpret Phases

Table 3-44. Interpret Sequence


Table 3-44. Interpret Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(D 0-D 31) \longrightarrow(50-531)
\]
\[
(\mathrm{SO}-\mathrm{S} 3) \rightarrow-(\mathrm{CCl}-\mathrm{CC} 4)
\] \\
Clear (D0-D3) at clock \\
Force a one onto LR31 address line \\
Enable signal (S/SXD) \\
Set flip-flop RW
\end{tabular} & Adder logic set at last PREP clock & \begin{tabular}{l}
Effective word \(\longrightarrow S\) \\
First four bits of effective word \(\rightarrow \rightarrow\) condition code flip-flops \\
Selects private memory register Rul for transfer of bits 16 through 31 of effective word in PH2 \\
Preset adder logic for \(D \longrightarrow S\) in PH 2 \\
Prepare to write bits 16 through 31 into register Rul
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{~T} 8 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
(D0-D31) \(\longrightarrow\) (SO-S31) \\
\((\mathrm{S} 16-\mathrm{S} 31) \longrightarrow(\) RW16-RW31)
\[
\mathrm{O}^{\prime} \mathrm{s} \longrightarrow(\text { RWO-RW15) }
\] \\
Circular right shift D-register eight bit positions \\
Enable clock T8 \\
Branch to PHIO if R field of instruction word is odd
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PHI clock } \\
& \text { RWXS } / 2-\text { RWXS } / 3=\text { RW } \\
& \\
& \text { RWXS } / 0-\text { RWXS } / 1=\text { RW NRWXZ/01 } \\
& \text { RWXZ/01 }
\end{aligned}=\text { FUINT PH2 }+\ldots .
\] & \begin{tabular}{l}
Write bits 16 through 31 of effective word into private memory register Rul \\
No gating term enabled \\
Effectively clears least significant half of Rul register \\
Bring bits 4 through 15 of effective word into position. One more shift is done in PH3 \\
T5EN is disabled by signal RW \\
Bits 4 through 15 of effective word not transferred if \(R\) field is odd
\end{tabular} \\
\hline & & & Mnemonic: INT (6B, EB) \\
\hline
\end{tabular}
(Continued)

Table 3-44. Interpret Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Circular right shift D-register eight bit positions \\
Enable signal (S/SXD) \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
& \text { DXDR8 }=\text { FUINT PH3 }+\ldots \\
& \\
& \text { (S/SXD) }=\text { FUINT PH3 }+\ldots \\
& \\
& \text { S/RW }=\text { FUINT PH3 }+\ldots \\
& \text { R/RW }=\ldots
\end{aligned}
\] & \begin{tabular}{l}
Bits 0 through 15 of effective word are now in bit positions 16 through 31 of D-register (bits 0 through 3 are zeros) \\
Preset adder logic for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PH 4 \\
Prepare to write bits 4 through 15 of effective word into private memory register \(R\)
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(\overline{D O}-\mathrm{D} 31) \longrightarrow(\mathrm{SO}-531)
\] \\
\((S 16-S 31) \longrightarrow(\) RW16-RW31)
\[
\mathrm{O}^{\prime} \mathrm{s} \longrightarrow(\text { RWO-RW15) }
\] \\
Enable clock T8 \\
Branch to PHIO \\
Set flip-flop \(D R Q\)
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PH3 clock } \\
& \text { RWXS } / 2-\text { RWXS } / 3=\text { RW } \\
& \\
& \text { RWXS } / 0-\text { RWXS } / 1=\text { RW NRWXZ/01 } \\
& \text { RWXZ/01 }
\end{aligned}=\text { FUINT PH2 }+\ldots .
\] & \begin{tabular}{l}
Write bits 4 through 15 of effective word into private memory register \(R\) (S0 through S3 are zeros) \\
No gating term enabled \\
Effectively clears least significant half of R-register \\
T5EN is disabled by signal RW \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \begin{tabular}{l}
PHIO \\
DR
\end{tabular} & \begin{tabular}{l}
Entered from PH2 if R field is odd or from PH4 if R field is even \\
ENDE functions
\end{tabular} & See table 3-18 & \\
\hline & & & Mnemonic: INT (6B, EB) \\
\hline
\end{tabular}

3-66 Family of Arithmetic Instructions (FAARITH)
ADD IMMEDIATE (AI; 20, AO). The AI instruction adds the sign-extended value field of the instruction word to the contents of private memory register \(R\) and loads the sum back into private memory register \(R\).

General. The sign of the value field, bit position 12, is extended 12 bit positions to the left during the PREP phases for this instruction. The actual addition of the 32-bit signextended value is performed during AI execution phases.

Condition Codes. If the result in the R -register is zero, the condition codes are set to \(X X 00\). If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of \(X X 01\).

Flip-flop CC2 is set if fixed-point overflow occurs during the addition. Fiip-flop CCl is sel if hiere is a cariy from bit position zero.

Trap Conditions. A trap to memory location \(X^{\prime} 43^{\prime}\) occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register \(R\) remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Immediate Phase Sequence. Preparation phases for the AI instruction are the same as the general PREP phases for immediate instructions described in paragraph 3-59. Table 3-45 lists the detailed logic sequence during all AI execution phases.

Table 3-45. Add Immediate Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : Value Field \(S E\) \\
(D) : Value Field \({ }_{S E}\) \\
(A) : RR \\
(P) : Program address \\
Enable signal (S/SXAPD) \\
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
(S / S X A P D) & =\text { FAADD PRE } / 34+\ldots \\
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FAS } 10 \text { PRE } / 34+\ldots \\
\text { FASIO } & =\text { FAARITH }+\ldots \\
\text { R/MRQ } & =\ldots \\
S / R W & =\text { FASIIPRE } / 34 \mathrm{NOLI}+\ldots \\
\text { FASII } & =\text { FAARITH }+\ldots \\
\text { R/RW } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Sign-extended value field of instruction word \\
Sign-extended value field of instruction word \\
Contents of private memory register R. Value field will be added to this quantity \\
Next instruction in sequence \\
Preset adder for A + D \\
\(\longrightarrow \mathrm{S}\) in PHI \\
Core memory request for next instruction in sequence \\
Prepare to write result into private memory register R
\end{tabular} \\
\hline PHI & One clock long
\[
\begin{aligned}
& (A 0-A 31)+(D 0-D 31) \longrightarrow \\
& (S 0-S 31) \longrightarrow(R W 0-R W 31)
\end{aligned}
\] & Adder logic set at last PREP clock
\[
\begin{aligned}
& \text { RWXS } / 0-\text { RWXS } / 3=R W+\ldots \\
& \text { RW }=\text { Set at last PREP clock }
\end{aligned}
\] & Store result (sum) in private memory register \(R\) \\
\hline & & & Mnemonic: AI ( \(20, \mathrm{AO}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-45. Add Immediate Sequence (Cont.)


ADD HALFWORD (AH; 50, D0) AND SUBTRACT HALFWORD (SH; 58, D8). The AH and SH instructions add or subtract the sign-extended effective halfword from the contents of private memory register \(R\) and load the result back into private memory register \(R\).

General. The sign of the effective halfword is extended 16 bit positions to the left to produce a 32-bit quantity. Sign extension occurs during the PREP phases. The actual addition or subtraction of the sign-extended halfword is performed during AH or SH execution phases. Implementation
of the two instructions is identical except for the arithmetic operation involved.

Condition Codes. If the result in the R-register is zero, - the condition codes are set to \(\mathrm{XX00}\). If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during addition or subtraction. Flipflop CCl is set if there is a carry from bit position zero.

Trap Conditions. A trap to memory location X'43' occurs if there is fixed-point overfion and the fixen-puinit arithmetic mask bit is a one. The result in private memory register \(R\) remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Halfword and Subtract Halfword Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-46 lists the detailed logic sequence during all AH and SH execution phases.

Table 3-46. AH and SH Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{3}{*}{PREP} & \begin{tabular}{l}
At end of PREP: \\
(C) : EH, sign-extended \\
(D) : EH, sign-extended \\
(A) : RR \\
(P) : Program address
\end{tabular} & & \begin{tabular}{l}
Effective halfword with sign-extended 16 bit positions to the left \\
Contents of private memory register R. Signextended effective halfword will be added to this quantity \\
Next instruction in sequence
\end{tabular} \\
\hline & \begin{tabular}{l}
If \(A H\), enable signal (S/SXAPD) \\
If SH , enable signal ( \(\mathrm{S} / \mathrm{SXAMD}\) )
\end{tabular} & \[
\begin{aligned}
& (S / S X A P D)=\text { FAADD PRE } / 34+\ldots \\
& (S / S X A M D)=\text { FASUB PRE } / 34+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for \(A+D\) \\
\(\longrightarrow S\) in PHI \\
Preset adder for A - D \\
\(\longrightarrow S\) in PHI
\end{tabular} \\
\hline & \begin{tabular}{l}
Set flip-flop MRQ \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FAS10 PRE } / 34+\ldots \\
\text { FASIO } & =\text { FAARITH }+\ldots \\
\text { R/MRQ } & =\ldots \\
S / R W & =\text { FASIIPRE } / 34 \mathrm{NOLI}+\ldots \\
\text { FAS11 } & =\text { FAARITH }+\ldots \\
\text { R/RW } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Core memory request for next instruction in sequence \\
Prepare to write result into private memory register \(R\)
\end{tabular} \\
\hline PHI & One clock long
\[
\begin{aligned}
& \text { If AH, (A0-A31) + (D0-D31) } \\
& \longrightarrow(S 0-S 31)
\end{aligned}
\]
\[
\begin{aligned}
& \text { If } \mathrm{SH},(\mathrm{~A} 0-\mathrm{A} 31)-(\mathrm{DO}-\mathrm{D} 31) \\
& \longrightarrow(S 0-\mathrm{S} 31)
\end{aligned}
\] & \begin{tabular}{l}
Adder logic set at last PREP clock \\
Adder logic set at last PREP clock
\end{tabular} & \begin{tabular}{l}
Add sign-extended effective halfword and contents of register \(R\) and gate result to sum bus \\
Subtract sign-extended effective halfword from contents of register \(R\) and gate result to sum bus
\end{tabular} \\
\hline & & & \[
\text { Mnemonic: } \begin{aligned}
& \text { AH }(50, \text { D0 }) \\
& \text { SH (58, D8) }
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-46. AH and SH Sequence (Cont.)


ADD WORD (AW; 30, BO) AND SUBTRACT WORD (SW; 38, B8). The AW and SW instructions add or subtract the effective word from the contents of private memory register \(R\) and load the result back into private memory register \(R\).

General. The implementation of AW and SW is identical except for the arithmetic operation involved.

Condition Codes. If the result in the R-register is zero, the condition codes are set to \(\mathrm{XX00}\). If the result is nonzero and positive, the condition codes are set to \(X \times 10\). A negative result produces condition code settings of \(X \times 01\). Flip-flop CC2 is set if fixed-point overflow occurs during
addition or subtraction. Flip-flop CCl is set if there is a carry from bit position zero.
Trap Conditions. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register \(R\) remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Word and Subtract Word Phase Sequences. Preparation phases for the two instructions are the same as the qeneral PREP phases for word instructions, paragraph 3-59.
Table 3-47 lists the detailed logic sequence during all AW and SW execution phases.

Table 3-47. AW and SW Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{3}{*}{PREP} & \begin{tabular}{l}
At end of PREP: \\
(C) : EW \\
(D) : EW \\
(A) : RR \\
(P) : Program address
\end{tabular} & & \begin{tabular}{l}
Effective word \\
Effective word \\
Contents of private memory register R. Effective word will be added to this quantity \\
Next instruction in sequence
\end{tabular} \\
\hline & \begin{tabular}{l}
If AW, enable signal ( \(S / S X A P D\) ) \\
If \(S W\), enable signal ( \(S / S X A M D\) )
\end{tabular} & \[
\begin{aligned}
& (S / S X A P D)=\text { FAADD PRE } / 34+\ldots \\
& (S / S X A M D)=\text { FASUB PRE } / 34+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for A + D \\
Preset adder for A - D
\[
\longrightarrow S \text { in } \mathrm{PHI}
\]
\end{tabular} \\
\hline & \begin{tabular}{l}
Set flip-flop \(M R Q\) \\
Set flip-flop RW
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FASIOPRE } / 34+\ldots \\
\text { FASIO } & =\text { FAARITH }+\ldots \\
R / M R Q & =\ldots \\
S / R W & =\text { FASIIPRE } / 34 \mathrm{NOLI}+\ldots \\
\text { FASII } & =\text { FAARITH }+\ldots \\
\text { R/RW } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Core memory request for next instruction in sequence \\
Prepare to write result into private memory register \(R\)
\end{tabular} \\
\hline PHI & One clock long
\[
\begin{aligned}
& \text { If AW, }(A 0-A 31)+(D 0-D 31) \\
& \longrightarrow(S 0-S 31)
\end{aligned}
\] & Adder logic set at last PREP clock & Add effective word to contents of register \(R\) and gate results to sum bus \\
\hline & & & \[
\text { Mnemonic: } \begin{aligned}
& \text { AW }(30, B 0) \\
& S W(38, B 8)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-47. AW and SW Sequence (Cont.)


ADD DOUBLEWORD (AD; 10, 90) AND SUBTRACT
DOUBLEWORD (SD; 18, 98). The AD and SD instructions add or subtract the effective doubleword from the contents of private memory registers \(R\) and Rul, treated as a doubleword value, and load the result back into private memory registers \(R\) and Rul. The \(R\) field of the instruction word must specify an even private memory register for a correct result.

General. The implementation of \(A D\) and SD is identical except for the arithmetic operation involved.

Condition Codes. If the result in the private memory registers is zero, the condition codes are set to XX00. If the ressit is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code
settings of XX01. Flip-flop CC2 is set if there is fixedpoint overtlow during the addition or subtraction. Flip-flop CCl is set if there is a carry from bit position zero.

Trap Conditions. A trap to memory location \(X^{\prime} 43^{\prime}\) occurs if there is a fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Doubleword and Subtract Doubleword Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-143 shows the simplified phase sequence for the two instructions during execution, and table 3-48 lists the detailed logic sequence during all AD and SD execution phases.


Figure 3-143. Add Doubleword and Subtract Doubleword Instruction, Phase Diagram

Table 3-48. Add Doubleword and Subtract Doubleword Sequence
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & gnals Involved & Comments \\
\hline \multirow[t]{6}{*}{PREP} & \begin{tabular}{l}
At end of PREP: \\
(C) : ED \({ }_{L S H}\) \\
(D) : ED \({ }_{\text {LSH }}\) \\
(A) : RRul \\
(f) : ED MSH \(^{\text {address }}\) \\
(B) : Program address
\end{tabular} & & & \begin{tabular}{l}
Least significant half of effective doubleword \\
Least significant half of effective doubleword \\
Contents of private memory register Rul. This is the least significant word of operand stored in private memory \\
Address of most significant word of effective doubleword \\
Address of next instruction in sequence
\end{tabular} \\
\hline & \begin{tabular}{l}
If AD, enable signal (S/SXAPD) \\
If \(S D\), enable signal (S/SXAMD)
\end{tabular} & \[
\begin{aligned}
& (S / S X A P D)= \\
& (S / S X A M D)=
\end{aligned}
\] & \begin{tabular}{l}
FAADD PRE/34 + ... \\
FASUB PRE/34 + ...
\end{tabular} & \begin{tabular}{l}
\[
\text { Preset adder for } A+D
\]
\[
\longrightarrow S \text { in } \mathrm{PHI}
\] \\
Preset adder for A - D
\[
\longrightarrow S \text { in } \mathrm{PHI}
\]
\end{tabular} \\
\hline & Set flip-flop MRQ & \[
\begin{aligned}
S / M R Q & = \\
(S / M R Q / 3) & = \\
\text { FADW/1 } & = \\
\text { FASII } & = \\
\text { R/MRQ } & =
\end{aligned}
\] & \begin{tabular}{l}
\((S / M R Q / 3)+\ldots\) \\
FADW/i PRE/34 + ... \\
OUl FASII \\
FAARITH + . .
\end{tabular} & Core memory request for most significant word of doubleword. Flip-flop DRQ set on next clock \\
\hline & Reset flip-flop NMRQPI & \[
\begin{aligned}
& S / \text { NMRQPI }= \\
& \text { R/NMRQPI }=
\end{aligned}
\] & \[
N(S / M R Q / 3)+\ldots
\] & Used to delay setting flip-flop DRQ \\
\hline & Set flip-flop RW & \[
\begin{array}{ll}
\text { S/RW } & = \\
\text { R/RW } & =
\end{array}
\] & FASII PRE/34 NOLI + ... & Prepare to write least significant word of result into private memory register Rul \\
\hline & Reset flip-flop NLR31F & \[
\begin{aligned}
S / \text { NLR31F } & = \\
(S / L R 31) & = \\
\text { R/NLR31F } & =
\end{aligned}
\] & \begin{tabular}{l}
\[
N(S / L R 31)
\] \\
FADW/I NANLZ PRE3 + ...
\end{tabular} & Force a one on private memory address line LR31 during PHI to select private memory register Rul \\
\hline \multicolumn{4}{|l|}{} & \[
\begin{aligned}
\text { Mnemonic: } & \text { AD }(10,90) \\
& S D(18,98)
\end{aligned}
\] \\
\hline
\end{tabular}

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PHI & One clock long & & \\
\hline \multirow[t]{7}{*}{TIIL} & \[
\begin{aligned}
& \text { If AD, }(A 0-A 31)+(D 0-D 31) \\
& \longrightarrow(S 0-S 31)
\end{aligned}
\]
\[
\begin{aligned}
& \text { If SD, (A0-A31) - (D0-D31) } \\
& \longrightarrow(S 0-S 31)
\end{aligned}
\] & \begin{tabular}{l}
Adder logic set at last PREP clock \\
Adder logic set at last PREP clock
\end{tabular} & \begin{tabular}{l}
Add least significant word of effective doubleword to least significant word of private memory doubleword, and gate result to sum bus \\
Subtract least significant word of effective doubleword from least significant word of private memory doubleword, and gate result to sum bus
\end{tabular} \\
\hline & \((\) SO-S31) \(\longrightarrow\) (RW0-RW31) & \[
\begin{aligned}
& \text { RWXS } / 0-\text { RWXS } / 3=\text { RW }+\ldots \\
& \text { RW }=\text { Set at last PREP clock }
\end{aligned}
\] & Store least significant word of result in private memory register Rul \\
\hline & Reset flip-flop NSXBF & \[
\begin{aligned}
S / N S X B F & =N(S / S X B) \\
(S / S X B) & =F A D W / 1 \mathrm{PHI}+\ldots \\
R / N S X B F & =\cdots
\end{aligned}
\] & Preset logic for \(B \longrightarrow S\) in PH2 \\
\hline & Reset flip-flop NAXRR & \[
\begin{aligned}
\text { S/NAXRR } & =N(S / A X R R) \\
(S / \text { AXRR }) & =F A D W / 1 \mathrm{PHI}+\ldots \\
\text { R/NAXRR } & =\cdots
\end{aligned}
\] & Preset logic for transferring most significant word of private memory doubleword to A-register in PH2 \\
\hline & Set flip-flop SWO if (SO-S31) is nonzero & \[
\begin{aligned}
\text { S/SW0 } & =\text { NSOO31Z }(S / \text { SWO/NZ })+\ldots \\
\text { NS0031Z } & =(\text { SO }+ \text { SI }+\ldots+\text { S31 }) \\
(S / S W 0 / N Z) & =\text { K00HOLD }+\ldots \\
\text { K00HOLD } & =\text { FADW } / 1 \mathrm{PHI}+\ldots \\
\text { R/SWO } & =\ldots
\end{aligned}
\] & Used in setting CC3 in PH4. CC1 through CC4 may be set in this phase, but action is meaningless since they are also set in PH4 \\
\hline & Set flip-flop FL3 if end carry & \[
\begin{aligned}
\text { S/FL3 } & =\mathrm{K} 00 \mathrm{KOOHOLD}+\ldots \\
\text { R/FL3 } & =\ldots
\end{aligned}
\] & K00 is end carry or end borrow from adding or subtracting the least significant words of the two operands. Flip-flop NK31 will be reset in PH 2 if end carry exists \\
\hline & Enable clock T11 & \[
\begin{aligned}
\text { NT5EN } & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at last PREP clock }
\end{aligned}
\] & Clock T11 is enabled by disabling clocks T5 and T8 \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { AD }(10,90) \\
& S D(18,98)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \mathrm{PHI} \\
& \mathrm{TIIL} \\
& \text { (Cont.) }
\end{aligned}\right.
\] & Set flip-flop DRQ & \[
\begin{aligned}
\text { NT8EN } & =\text { SXADD } / 1 \text { RW }+\ldots \\
\text { SXADD/1 } & =\text { GXAD }+ \text { GXNAD }+\ldots \\
\text { GXAD } & =\text { Set at last PREP clock if AD } \\
\text { GXNAD } & =\text { Set at last PREP clock if SD } \\
& \\
\text { S/DRQ } & =M R Q P 1+\ldots \\
\text { R/DRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Flip-flop GXAD is part of adder logic \\
Flip-flop GXNAD is part of adder logic \\
MRQPI was set on previous clock. DRQ inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (B 0-B 31) \rightarrow(S 0-S 31) \\
& (S 15-S 31) \rightarrow(P 15-P 31) \\
& (M B 0-M B 31) \longrightarrow(C 0-C 31) \rightarrow \\
& (D 0-D 31) \\
& (R R O-R R 31) \rightarrow(A 0-A 31)
\end{aligned}
\] \\
If \(A D\), enable signal (S/SXAPD) \\
If SD, enable signal (S/SXAMD) \\
Set flip-flop MRQ \\
Reset flip-flop NMRQPI \\
Set flip-flop RW \\
Reset flip-flop NK31 if there was end carry in PH2
\end{tabular} &  & \begin{tabular}{l}
Transfer program address to P -register \\
Transfer most significant word of effective doubleword to D-register \\
Transfer most significant word of private memory doubleword to A-register \\
Preset adder for \(A+D\) \\
\(\longrightarrow S\) in PH3 \\
Preset adder for A - D \\
\(\longrightarrow S\) in PH 3 \\
Core memory request for next instruction in sequence \\
Used to delay setting flip-flop DRQ \\
Prepare to write most significant word of result into private memory register \(R\) \\
Provides carry to most significant word addition in PH3
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { AD }(10,90) \\
& \text { SD }(18,98)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH2 \\
DR \\
(Cont.)
\end{tabular} & & \[
\begin{aligned}
(S / K 31)= & \text { FADW } / 1 \mathrm{PH} 2+\ldots \\
(S / K 31 / 1)= & K 00(S / K 31 / 3)+\ldots \\
& +\ldots \\
(S / K 31 / 3)= & \text { N(FADW/1 PH2 NFL3) } \\
\text { R/NK31 }= & \ldots
\end{aligned}
\] & \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{~T} 11 \mathrm{~L}
\end{aligned}
\]} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \text { If } A D,(A 0-A 31)+(D 0-D 31) \\
& \longrightarrow(S 0-S 31)
\end{aligned}
\] \\
If SD, (A0-A31) - (D0-D31)
\[
\longrightarrow(S 0-S 31)
\]
\end{tabular} & \begin{tabular}{l}
Adder logic set at PHI clock \\
Adder logic set at PHI clock
\end{tabular} & \begin{tabular}{l}
Add most significant word of effective doubleword to most significant word of private memory doubleword, and gate result to sum bus. Carry to least significant bit is present if flip-flop NK31 was reset in PH2 \\
Subtract most significant word of effective doubleword from most significant word of private memory doubleword, and gate result to sum bus. Borrow from least significant bit is present if flip-flop NK31 was reset in PH2
\end{tabular} \\
\hline & \begin{tabular}{l}
\[
(\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{RWO}-\mathrm{RW} 31)
\] \\
Set flip-flop CCl if end carry from result \\
Set flip-flop CC2 if arithmetic ove:flow \\
Set flip-flop OVERIND/1
\end{tabular} & \[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at PH2 clock } \\
& =\text { KOO CCIXKOO }+\ldots \\
\text { S/CC1 } & =\text { FCIXKOO }+\ldots \\
\text { CCIXK00 } & =\text { FAARITH PH3 }+\ldots \\
\text { R/CC1 } & =(S 00+\text { S0 }) \text { PROBOVER }+\ldots \\
\text { S/CC2 } & =\text { PROBOVER }+\ldots \\
\text { PROBOVER } & =\text { FAARITH PH } 3+\ldots \\
\text { R/CC2 } & =\text { PROBOVER }+\ldots \\
\text { S/OVERIND/1 } & = \\
\text { R/OVERIND/1 } & =\text { CLEAR }
\end{aligned}
\] & \begin{tabular}{l}
Store most significant word of result in private memory register \(R\) \\
KOO is end carry from addition \\
Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits \\
Setting OVERIND/1 enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { AD }(10,90) \\
& S D(18,98)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH3 \\
TIIL (Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3 \\
Set flip-flop CC4 is result is negative; otherwise reset CC4 \\
Enable clock Tl 1 \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\text { S/CC3 } & =\text { SGTZ TESTS }+\ldots \\
\text { SGTZ } & =(S O+\text { S1 }+\ldots+\text { S31) NSO } \\
& +\ldots \\
\text { TESTS } & =\text { FASI1 PH3 }+\ldots \\
\text { R/CC3 } & =\text { TESTS }+\ldots \\
\text { S/CC4 } & =\text { SO TESTS }+\ldots \\
\text { R/CC4 } & =\text { TESTS }+\ldots \\
\text { NT5EN } & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at PH2 clock } \\
\text { NT8EN } & =\text { SXADD } / 1 \text { RW }+\ldots \\
\text { SXADD } 1 & =\text { GXAD }+ \text { GXNAD }+\ldots \\
\text { GXAD } & =\text { Set at PH2 clock if AD } \\
\text { GXNAD } & =\text { Set at PH2 clock if SD } \\
\text { BRPHIO } & =\text { FADW } / 1 \text { PH3 }+\ldots \\
\text { S/DRQ } & =\text { BRPHIO + MRQP1 }+\ldots \\
\text { R/DRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Clock T11 is enabled by disabling clocks T5 and TO \\
Flip-flop GXAD is part of adder logic \\
Flip-flop GXNAD is part of adder logic \\
Inhibits transmission of another clock until data release signal received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & ENDE functions & See table 3-18 & \\
\hline \multicolumn{4}{|r|}{\[
\begin{aligned}
\text { Mnemonic: } & \text { AD }(10,90) \\
& S D(18,98)
\end{aligned}
\]} \\
\hline
\end{tabular}

3-67 Family of Multiply Instructions (FAMUL)

GENERAL. Multiplication in the Sigma 5 computer is done with the Multiply Immediate, Multiply Halfword, and Multiply Word instructions. The multiplicand is located either in a specified memory location or, in the case of the Multiply Immediate instruction, in bits 12 through 31 of the instruction word. The multiplier is located in a specified private memory register. The product is stored in private memory.

The Sigma 5 computer uses the bit-pair method of multiplication, in which the multiplier is examined two bits at a time and one addition or one subtraction is performed for that bit pair. With each addition or subtraction the partial product is shifted two bit positions to the right. An example of bit-pair multiplication is shown in figure 3-144.

There are four possible states for one bit pair: 00, 01, 10, and 11. Multiplying by the first three types of bit pairs is done by normal shift and add operations. Multiplying by bit pair 00 is done by adding zeros to the partial product; multiplying by bit pairs 01 and 10 is done by adding the multiplicand or two times the multiplicand, respectively, to the partial product. Multiplying by bit pair 11 is a special case. Multiplication by 3 cannot be represented by a multiple of 2 ; therefore, simply shifting the multiplicand and adding is not possible in this case. To multiply by this bit pair, 1 times the multiplicand is subtracted from the partial product during one iteration, and 4 times the multiplicand is added to the partial product during the next iteration. Adding 4 times the multiplicand is accomplished by adding 1 to the next higher bit pair at the time that bit pair is under examination. The next bit pair becomes 01 if it was 00,10 if it was 01,11 if it was 10 , or 00 with a 1 to be added to the next bit pair if it was 11. The two multiplier bits to be examined are in bits 30 and 31 of the B-register, and a 1 , or carry, to the next higher bit pair is saved in flip-flop BC31 until that bit pair comes under examination.

Table 3-49 shows all possible combinations of bit pairs and carries, the weight of each bit pair with its carry, and the manner in which each weight is implemented. During the multiplication iterations, the multiplicand is in the \(C\) - and \(D\)-registers, and the partial product is in the \(A\) - and \(B\)-registers, with the most significant half in the \(A\)-register. When zeros are to be added to the partial product, the contents of the A-register are simply placed
on the sum bus and shifted right two bit positions into the \(A\) - and \(B\)-registers. When 1 times the multiplicand is to be added to the partial product, the contents of the Aand D-registers are added together. When 2 times the multiplicand is to be added, the multiplicand is shifted left one bit position in the C -register and placed in the D -register before adding to the partial product. When -1 times the multiplicand is to be added, the two's complement of the multiplicand in the D-register is added to the partial product in the A-register. The shift and add operations take place 16 times in the case of immediate and word operation (32-bit multiplier) and 8 times in the case of halfword operation (16-bit multiplier). These iterations are brought about by 16 or 8 repetitions of phase 6 of the instruction. The number of iterations is controlled by counting the macro-counter down from 16 or 8 to zero.

A multiply instruction may be interrupted for input/output operation during any one of the iteration phases up to the last four iterations. If such an interrupt takes place, the adder output is shifted right two bit positions into the A-register, but the B-register remains stationary. In order to save the two least significant bits from the adder, which would normally be shifted into the B-register, these bits are clocked into flip-flops FL1 and FL2. When the I/O operation is complete, the outputs of FL1 and FL2 are clocked into BO and B1, where these bits would have been if the interrupt had not occurred.

MULTIPLY IMMEDIATE (MI; 23) AND MULTIPLY WORD (MW; 37, 77). The MI and MW instructions are identical except for the preparation phases, and will therefore be discussed as one instruction. The MI instruction uses as the multiplicand the value in bits 12 through 31 of the instruction word, treated as a 20-bit integer with the sign extended left to bit 0 . The MW instruction takes the multiplicand from the core memory location specified by the reference address field of the instruction word. In both cases the multiplier is taken from the private memory register specified by the \(R\) field of the instruction word plus 1 if the \(R\) field is even, or from the register specified by the \(R\) field if the \(R\) field contains an odd number. If the \(R\) field contains an even number, the 32 high-order bits of the product are loaded into register \(R\) and the 32 low-order bits are loaded into register \(R\) plus 1 . If the \(R\) field contains an odd number, the 32 low-order bits of the product are loaded into register \(R\), and a 64bit product cannot be generated. Condition code bit 4 is set if the product is negative, CC3 is set if the product is positive, and CC2 is set if the product is not correctly representable in register Rul alone.


Figure 3-144. Bit-Pair Multiplication

Table 3-49. Bit Weights and Operations for Bit-Pair Multiplication
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline B30 & B31 & BC31 & Weight & Implementation of Weight & \multicolumn{7}{|c|}{Operation} \\
\hline 0 & 0 & 0 & 0 & 0 & & \(2 \mathrm{C} \rightarrow\) D & & & \(S / A \longrightarrow S\) & & \[
\xrightarrow{B \times 1 / 4} \xrightarrow{\longrightarrow} B
\] \\
\hline 0 & 0 & 1 & 1 & 1 & \(C \rightarrow D\) & & \[
\xrightarrow{S / A+D}
\] & & & & \[
\begin{aligned}
& B \times 1 / 4 \\
& +B
\end{aligned}
\] \\
\hline 0 & 1 & 0 & 1 & 1 & \(C \rightarrow 0\) & & \[
\xrightarrow{S / A+D}
\] & & & & \[
\underset{\substack{B \times 1 / 4 \\ \rightarrow B}}{ }
\] \\
\hline 0 & 1 & 1 & 2 & 2 & & \(2 \mathrm{C} \rightarrow\) D & \[
\xrightarrow{S / A+D}
\] & & & & \[
\left\lvert\, \begin{aligned}
& B \times 1 / 4 \\
& \rightarrow B
\end{aligned}\right.
\] \\
\hline 1 & 0 & 0 & 2 & 2 & & \(2 \mathrm{C} \rightarrow\) D & \[
\xrightarrow{S / A+D}
\] & & & & \[
\underset{\rightarrow B}{B \times 1 / 4}
\] \\
\hline 1 & 0 & 1 & 3 & \(-1+4\) & \(C \rightarrow D\) & & & \[
\xrightarrow{S / A-D}
\] & & \[
\xrightarrow[B C 31]{1 \underset{B}{ }}
\] & \[
\underset{\rightarrow B}{B \times 1 / 4}
\] \\
\hline 1 & 1 & 0 & 3 & \(-1+4\) & \(C \rightarrow D\) & & & \[
\xrightarrow{S / A-D}
\] & & \[
\xrightarrow[B C 31]{1 \rightarrow}
\] & \[
\underset{\rightarrow B}{B \times 1 / 4}
\] \\
\hline 1 & 1 & 1 & 4 & \(0+4\) & & \(2 C \rightarrow D\) & & & \(S / A \longrightarrow S\) & \[
\frac{1}{1+31}
\] & \[
\underset{\rightarrow B}{B \times 1 / 4}
\] \\
\hline
\end{tabular}

Preparation phases for the MI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59; preparation phases for the MW instruction are the same as the general PREP phases for word instructions. Figure 3-145 shows the simplified phase sequence for the MI and MW instructions. Table 3-50 lists the logic sequence during all the execution phases of these instructions.

MULTIPLY HALFWORD (MH; 57, D7). The MH instruction multiplies the effective halfword by bits 16 through 31 of the contents of the private memory register specified
in the \(R\) field of the instruction. The product is stored in the private memory register specified by the \(R\) field plus 1 if the \(R\) field is even or in the register specified by the \(R\) field if the \(R\) field is odd. Condition code flip-flop CC4 is set if the result is negative; flip-flop CC3 is set if the result is positive.

Preparation phases for the MH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-146 shows the simplified phase sequence for the MH instructions. Table 3-51 lists the logic sequence during all the execution phases of the instruction.


Figure 3-145. Multiply Immediate and Multiply Word Instructions, Phase Sequence Diagram

Table 3-50. Multiply Immediate and Multiply Word Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C): Multiplicand (sign padded if MI) \\
(D): Multiplicand (sign padded if MI ) \\
(P): Program address \\
(B): Program address \\
(A): Multiplier (RRul) \\
(MC): 16 \\
(CC2): 0 \\
Enable signal (S/SXA) \\
Branch to PH3
\end{tabular} & \[
\begin{aligned}
(\mathrm{S} / \mathrm{SXA})= & \text { FAMUL PRE } / 34+\ldots \\
\text { FAMUL }= & \text { OU3 OL7 }+ \text { OU2 OL3 } \\
\text { BRPH3 }= & \text { FAMDS NBRPH5 NANLZ } \\
& \text { PRE } / 34+\ldots \\
\text { FAMDS }= & \text { FAMULNH }+\ldots \\
\text { FAMULNH }= & \text { OU3 OL7 }+ \text { OU2 OL3 }
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \text { PH3' } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{BO}-\mathrm{B} 31)
\end{aligned}
\] \\
Branch to PH6
\end{tabular} & Adder preset at last PREP clock
\[
\begin{array}{ll}
\text { BXS } & =\text { FAMUL PH3 }+\ldots \\
\text { BRPH } 6 & =\text { FAMULNH PH3 }+\ldots
\end{array}
\] & Transfer multiplier to B-register \\
\hline \[
\begin{aligned}
& \text { PH6 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Iteration phase - repeated until
\[
M C=0
\] \\
Enable signal MIT \\
Enable signal MIT/1
\end{tabular} & \[
\begin{aligned}
\text { MIT } & = \\
& \text { FAMUL PH6 } \\
\text { MIT } / 1= & \text { FAMUL NIOEN } \\
& (\text { PH6 }+ \text { S/PH6 } / \mathrm{IO})
\end{aligned}
\] & \begin{tabular}{l}
Control signal to handle direct logic \\
Control signal to handle preset logic. S/PH6/IO is true when returning from I/O operation
\end{tabular} \\
\hline & & & Mnemonic: \(\mathrm{MI}(23)\), MW \((37,77)\) \\
\hline
\end{tabular}
(Continued)

SDS 901172

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)


Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)

(Continued)

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)

(Continued)

Table 3-50. Multiply Immediate and Multiply Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH7 } \\
& \text { T5L } \\
& \text { (Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
Reset flip-flop NT8L \\
Branch to PH9
\end{tabular} & \[
\begin{aligned}
\mathrm{S} / \mathrm{NT} 8 \mathrm{~L} & =\mathrm{N}(\mathrm{~S} / \mathrm{T} 8 \mathrm{~L}) \\
(\mathrm{S} / \mathrm{T} 8 \mathrm{~L}) & =\text { FAMULNH PH7 } \\
\mathrm{R} / \mathrm{NT} 8 \mathrm{~L} & =\ldots \\
\text { BRPH9 } & =\text { FAMULNH PH7 }+\ldots
\end{aligned}
\] & Set clock T8L for PH9 \\
\hline PH9 & \begin{tabular}{l}
One clock long \\
Set flip-flop CC2 if \(S \neq 0\) \\
Set flip-flop RW \\
Set flip-flop LR31 \\
Enable signal ( \(\mathrm{S} / \mathrm{SXB}\) ) \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
& S / C C 2=\text { NS0031Z }(S / C C 2 / \mathrm{NZ})+\ldots \\
& S / C C 2 / \text { NZ }=\text { FAMULNH PH9 } \\
& \text { S/RW }=(S / R W) \\
&(S / R W)=\text { FAMDS PH9 }+\ldots \\
& \text { R/RW }=\ldots \\
&(S / L R 31)=\text { FAMULNH PH9 }+\ldots \\
& \\
&(S / S X B)=\text { FAMULNH PH9 }+\ldots \\
& S / D R Q=(S / D R Q) \\
&(S / D R Q / 2)=\text { PH9 }+\ldots \\
& R / D R Q=\ldots
\end{aligned}
\] & \begin{tabular}{l}
\(S=0\) indicates top 33 product bits are not the same, therefore result is not correctly representable in register Rul alone \\
Prepare to write into private memory \\
Set least significant bit of private memory address lines to access register Rul \\
Preset for \(\mathrm{B} \longrightarrow \mathrm{S}\) in PH10 \\
Data request, inhibiting transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHIO } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(B 0-B 31) \longrightarrow(S 0-S 31)
\]
\[
(S 0-S 31) \rightarrow(R W 0-R W 31)
\] \\
ENDE functions
\end{tabular} & Logic preset in PH9
\[
\text { RWXS }=\text { RW }
\] & \begin{tabular}{l}
Place least significant 32 product bits on sum bus \\
Write least significant 32 product bits in register Rul
\end{tabular} \\
\hline & & & \[
\text { Mnemonic: } \begin{aligned}
& \operatorname{MI}(23), \\
& M W(37,77)
\end{aligned}
\] \\
\hline
\end{tabular}


Figure 3-146. Multiply Halfword Instruction, Phase Sequence Diagram

Table 3-51. Multiply Halfword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : Multiplicand \\
(D) : Multiplicand \\
(P) : Program address \\
(B) : Program address \\
(A) : Multiplier (RR)
\[
(M C): 8
\]
\[
(\mathrm{R}): \mathrm{Rul}
\] \\
Enable signal (S/SXA) \\
Branch to PH3
\end{tabular} & \[
\begin{aligned}
(S / S X A)= & \text { FAMUL PRE } / 34+\ldots \\
\text { BRPH3 }= & \text { FAMDS NBRPH5 NANLZ } \\
& \text { PRE } / 34+\ldots
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
\((A 0-A 31) \longrightarrow(S 0-S 31)\) \\
\((\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{BO}-\mathrm{B} 31)\) \\
Right cycle D-register 1 byte if \(\mathrm{P} 32=1\)
\[
0 \rightarrow(D 16-D 23)
\]
\end{tabular} & \[
\begin{aligned}
& \text { Adder preset at last PREP clock } \\
& \begin{aligned}
\text { BXS } & =\text { FAMUL PH3 }+\ldots \\
\text { DXDR8 } & =\text { FUMH PH3 P32 }+\ldots \\
\text { FUMH } & =\text { OU5 OL7 } \\
\text { DXDR8/2 } & =\text { DXDR8 NFUMH (10W) }
\end{aligned} \\
& \text { D }
\end{aligned}
\] & \begin{tabular}{l}
Transfer multiplier to B-register \\
First half of up alignment of halfword to bits 0 through 15. P32 \(=1\) indicates that the least significant halfword will be used as the multiplicand
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 4 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Right cycle D-register 1 byte if \(\mathrm{P} 32=1\)
\[
0 \nrightarrow(\text { D 16-D23 })
\]
\end{tabular} & \[
\begin{aligned}
& \text { DXDR8 }=\text { FUMH P32 }(\text { PH4 }+\ldots)+\ldots \\
& \text { DXDR8/2 }=\text { DXDR8 NFUMH }
\end{aligned}
\] & \begin{tabular}{l}
Multiplicand is now in most significant 32 bits of \(D\)-register \\
NFUMH is false at this time. DXDR8/2 shifts data into bits 16 through 23 of D-register
\end{tabular} \\
\hline & & & Mnemonic: \(\mathrm{MH}(57, \mathrm{D} 7)\) \\
\hline
\end{tabular}

Table 3-51. Multiply Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH4 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
\[
0 \rightarrow(D 16-D 31) \text { if } P 32=0
\]
\[
0 \longrightarrow(B 8-B 15)
\] \\
Enable signal ( \(S / S \times D\) ) \\
Reset flip-flop NCXS
\end{tabular} & \[
\begin{aligned}
D X / 2 & =\text { FUMH PH4 }+\ldots \\
D X / 3 & =\text { FUMH PH4 }+\ldots \\
B X / 1 & =B X / 4+\ldots \\
B X / 4 & =F U M H P H 4+\ldots \\
(S / S X D) & =\text { FUMAH PH4 }+\ldots \\
S / N C X S & =N(S / C X S) \\
(S / C X S) & =F U M H P H 4+\ldots \\
R / N C X S & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
DX/2 clears bits 16 through 23 of D-register. DX/3 clears bits 17 through 31 of D-register. If P32 \(=0\), halfword to be multiplied is in most significant half of original multiplicand \\
\(B X / 1\) clears bits 8 through 15 of B-register so that when MC \(=1\) in PH6, B28 and B 29 will be clear for sign extension \\
Piesèt audder for \(\mathrm{D} \rightarrow \boldsymbol{f}\) in PH5 \\
Preset for \(S \rightarrow-C\) in PH5
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH5 } \\
& \text { T5L }
\end{aligned}\right.
\] & One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(C 0-C 31)
\end{aligned}
\] & \begin{tabular}{l}
Logic preset in PH4 \\
Logic preset in PH4
\end{tabular} & Transfer aligned multiplicand to C -register \\
\hline \[
\begin{aligned}
& \text { PH6 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Iteration phase - repeated until \(M C=0\) \\
Enable signal MIT \\
Enable signal MIT/1 \\
Preset logic for register control: \\
Reset input for D-register flip-flops
\end{tabular} &  & \begin{tabular}{l}
Control signal to handle direct logic \\
Control signal to handle preset logic. S/PH6/IO is true when returning from 1/O operation \\
To place zeros in Dregister when transferring data into register and previous bit content was 1
\end{tabular} \\
\hline & & & Mnemonic: \(\mathrm{MH}(57, \mathrm{D} 7)\) \\
\hline
\end{tabular}
(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)

(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
PH6 \\
T5L \\
(Cont.)
\end{tabular}} & \begin{tabular}{l}
General control functions:
\[
M C-1 \nrightarrow M C
\] \\
Sustain PH6 until MC \(=0\) \\
On the next to last clock:
\[
B 30 \rightarrow B 3031 \text { if } M C=1
\]
\end{tabular} & \[
\begin{aligned}
\text { MCDC7 }= & \text { MIT } / 1+\ldots \\
\text { BRPH6 }= & \text { FAMDS PH6 NMCZ } \\
& \text { NBRPH10 NFSHEX }+\ldots \\
\text { S/B3031 }= & \text { B30 MIT } \quad(M C=1)
\end{aligned}
\] & \begin{tabular}{l}
Decrement macro-counter 8 times to provide required number of iterations \\
Extend multiplier sign bit two bit positions to the left on next to fina! clock. Bit 28 and 29 are are 0 at this time and will not interfere
\end{tabular} \\
\hline & \begin{tabular}{l}
Final clock: \\
Enable signal \\
(S/SXAMD/I) \\
if negative multiplier and BC31 \(=0\) \\
Enable signal ( \(\$ / S X A / 1\) ) if positive multiplier and \(\mathrm{BC} 31=0\) or negative multiplier and \(B C 3!=\) !
\end{tabular} & \[
\left.\begin{array}{rl}
(S / S X A M D / 1)= & M I T / 1 \\
& +\ldots 30 \quad(B 31 \oplus
\end{array}\right)
\] & Sets up sign iteration logic. If positive multiplier, BC31 cannot be 1 because there can be no carry from the previous bit pair, containing the sign bit, if the sign bit is 0 \\
\hline & Set flip-flop RW & \[
\begin{aligned}
\text { S/RW } & =(S / R W) \\
(S / R W) & =\text { MIT MCZ }+\ldots \\
\text { R/RW } & =\ldots
\end{aligned}
\] & Prepare to write into privaie memory \\
\hline & Set flip-flop MRQ & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1)= & \text { FAMDS PH6 NBRPH6 } \\
& \text { NIOEN } \\
R / M R Q & \ldots
\end{aligned}
\] & Request for core memory cycle to read next instruction \\
\hline & \begin{tabular}{l}
Set flip-flop DRQ \\
Branch to PH 10
\end{tabular} & \[
\begin{aligned}
\text { S/DRQ } & =(S / D R Q) \\
(S / D R Q) & =B R P H 10+\ldots \\
\text { R/DRQ } & =\ldots \\
B R P H 10 & =\text { FUMH PH6 MCZ }+\ldots
\end{aligned}
\] & Data request inhibiting transmission of another clock until data release received from memory \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: \(M H(57, ~ D 7) ~\) \\
\hline
\end{tabular}
(Continued)

Table 3-51. Multiply Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH6 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
I/O service call: \\
Enable signal IOEN6 \\
Inhibit PH6 \\
Inhibit I/O from performing \(C \leftrightarrows\) so that MUL instruction can perform \(C \rightarrow D\) or \(2 C \longrightarrow D\)
\[
\mathrm{FLI} \longrightarrow \mathrm{BO}
\] \\
\(\mathrm{FL} 2 \longrightarrow \mathrm{BI}\)
\end{tabular} & \[
\begin{aligned}
\text { IOEN6 } & =\text { FAMDS PH6 NFPRR NFSHEX } \\
& \text { IOEN6 } 1+\ldots \\
\text { IOEN6/1 } & =\text { MC0005Z }+\ldots \\
\text { S/PH6 } & =\text { BRPH6 NCLEAR NIOEN } \\
\text { R/PH6 } & =\ldots \\
\text { DXC } & \text { IOPH1 SW13 NBXBR2 }+\ldots \\
\text { S/B0 } & =\text { BXBR2 S30/1 }+\ldots \\
S 30 / 1= & (S / P H 6 / I O) \text { FL1 }+\ldots \\
S / B 1 & \text { BXBR2 S31/1 }+\ldots \\
S 31 / 1= & (S / P H 6 / I O) \text { FL2 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Enable I/O service call if \(M C \geq 0\) \\
Proceed to I/O phases \\
This input to \(D X C\) is low at this time \\
Last two partial product bits stored in FLl and FL2 during I/O operation
\end{tabular} \\
\hline PHIO & \begin{tabular}{l}
Sustained until data release
\[
(\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\] \\
or
\[
\begin{aligned}
& \begin{array}{l}
(A 0-A 31)-(D 0-D 31) \longrightarrow \\
(S 0-S 31)
\end{array} \\
& (S 0-S 31) \longrightarrow(R W 0-R W 31)
\end{aligned}
\] \\
Enable signal TESTS \\
Set flip-flop CC3 if SO \(=0\) \\
Set flip-flop CC4 if S0 = 1 \\
ENDE functions
\end{tabular} &  & \begin{tabular}{l}
Transfer product to private memory register Rul. R31 set in PRE3. Product bits shifted into \(B\)-register are insignificant \\
Enable S-register test to set condition code \\
S0 \(=0\) indicates positive product \\
SO = 1 indicates negative product
\end{tabular} \\
\hline & & & Mnemonic: MH(57, D7) \\
\hline
\end{tabular}

\section*{3-68 Family of Divide Instructions (FADIV)}

GENERAL. Two division instructions are available for the Sigma 5 computer: Divide Halfword (DH) and Divide Word (DW). In both cases the numerator is in private memory and the denominator is in core memory. The quotient is stored in private memory.

Since the logic sequence for the DW instruction with an odd number in the R field is identical to the DH instruction, these two operations are discussed together. The Divide Word instruction with an even \(R\) field is discussed separately.
subtracted from the numerator. The method differs from restoring division in that each subtraction is allowed regardless of whether the residue is positive or negative. If the residue is negative, a zero is placed in the quotient for that order and the next multiple of the denominator is added to, rather than subtracted from, the residue. Every time the residue is positive, a one is added to the appropriate order of the quotient and the next denominator multiple is subtracted. The result is the same as in restoring division. The total of all multiples subtracted minus the total of all multiples added plus the remainder equals the numerator. The zero point (residue \(=0\) ) is approached from both sides.

An example of the additions and subtractions used in nonrestoring division is shown in figure 3-147. A graphic representation of the process, showing the movement of the residue on both sides of zero, is shown in figure 3-148.


Figure 3-147. Nonrestoring Division


901172A. 3671

Figure 3-148. Nonrestoring Division, Graphic Representation

When the denominator is to be subtracted from the numerator, the two's complement of the denominator is added to the residue. This technique, with sign bits, is shown in figure 3-149. Each time a one appears in the sign bit of the residue, a zero is added to the appropriate order of the quotient and the next denominator multiple is added (remaining in the uncomplemented form). Each time a zero appears in the sign bit of the residue, a one is added to the appropriate order of the quotient and the next denominator multiple is subtracted (two's complement form is added). Each time a positive residue is reached, the end carry bit is a one. Normally, in two's complement additions, this end carry is discarded. In Sigma 5 division, the end carry, designated K00, is used to signify that a positive partial dividend has been obtained.

As the numerator is transferred to the \(B\)-register, in the case of DH , and the A - and B-registers, in the case of DW, the absolute value of the numerator is obtained. This is done by looking at the sign of the numerator, in flip-flop FLI, and taking the two's complement if the numerator is negative.

During each iteration, the residue from the addition is shifted left one bit position in the A - and B -registers so that the next addition will produce the quotient bit for the next lower order. Each quotient bit is transferred to the least significant bit of the B-register. The sign of the denominator is tested during every iteration and compared with the carry bit to determine whether the denominator is to be added or subtracted at the next iteration. At the time the quotient is transferred to private memory, the final sign adjustment is made by taking the two's complement of the quotient if the numerator and denominator signs are unlike.

DIVIDE HALFWORD (DH; 56, D6) AND DIVIDE WORD WITH ODD R FIELD. The DH instruction divides the contents of the private memory register specified by the R field of the instruction (treated as a 32-bit fixed-point integer) by the halfword specified in the reference address field and the contents of the private memory register specified by the \(X\) field. The quotient is loaded into the private memory register specified by the \(R\) field. If the absolute value of the quotient cannot be correctly represented in 32 bits,
fixed-point overflow occurs, CC2 is set to one, and the contents of register \(\mathrm{R}, \mathrm{CCl}, \mathrm{CC} 3\), and CC 4 are unchanged. If overflow does not occur, CC4 is set to indicate a negative quotient, and CC3 is set to indicate a positive quotient.

If CC2 is set to one and the fixed-point arithmetic trap mask, flip-flop AM in the program status doubleword is set to one, the program traps to location \(X^{\prime} 43^{\prime}\) with the contents of register \(\mathrm{R}, \mathrm{CC1}, \mathrm{CC} 3\), and CC 4 unchanged; otherwise the computer executes the next instruction in sequence.

In the case of the divide word instruction with an odd \(R\) field, the numerator is in register \(R\) as in the divide halfword, and the quotient is loaded into register \(R\). The remainder is lost.

Preparation phases for Divide Halfword are the same as the general PREP phases for halfword instructions, described in paragraph 3-59. Figure 3-150 shows the simplified phase sequence for the DH instruction. Table 3-52 lists the logic sequence during all the execution phases of the instruction.


901172A. 3672

Figure 3-149. Nonrestoring Division With Two's Complement Addition


Figure 3-150. Divide Halfword Instruction, Phase Sequence Diagram

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(P) : Program address \\
(A) : Numerator (RR) \\
(C) : Denominator (sign padded, and down aligned if halfword 0 of DH) \\
(D) : Denominator (sign padded, and down aligned if halfword 0 of DH) \\
(MC) : 32 \\
(CC2) : 0 \\
(FLI) : Numerator sign \\
Branch to PH3
\end{tabular} & \[
\begin{aligned}
& \text { S/MC2 }=\text { FADIV PRE3 } \\
& \text { FADIV }=\text { OUS OL6 } \\
& \text { R/CC2/1) }=\text { FAMDS NFUMNH PRE3 }+\ldots \\
& S / \text { FL1 }=\text { PRE3 RRO }+\ldots \\
& \text { BRPH3 }=\text { FAMDS NBRPH5 NANLZ } \\
& \\
& \text { FARE } / 34+\ldots \\
&=\text { OU5 OL } 6+\ldots
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
PH3 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long \\
Enable signal ( \(S / S X A\) ) if \(\mathrm{FLI}=0\) \\
Enable signal ( \(\mathrm{S} / \mathrm{SXMA}\) ) if \(\mathrm{FL} 1=1\)
\end{tabular} & \[
\begin{aligned}
(S / S X A) & =N F L I(S / S X / F L I)+\ldots \\
(S / S X / F L I) & =\text { FADIV PH3 }+\ldots \\
(S / S X M A) & =F L I(S / S X / F L I)+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in PH4 if positive numerator \\
Preset adder for two's complement of \(A \longrightarrow S\) if negative numerator
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 4 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
|A| \longrightarrow S
\]
\[
(S 0-S 31) \rightarrow(B 0-B 31)
\] \\
Set flip-flop CC2 \\
Branch to PH6
\end{tabular} & Logic preset in PH3
\[
\begin{array}{ll}
\text { BXS } & =\text { FADIV PH4 }+\ldots \\
\text { S/CC2 } & =(S / C C 2 / 1)+\ldots \\
(S / C C 2 / 1) & =\text { FADIV PH4 }+\ldots \\
\text { BRPH6 } & =\text { FADIV PH4 }+\ldots
\end{array}
\] & \begin{tabular}{l}
Absolute value of numerator into \(B\)-register via sum bus \\
For overflow test
\end{tabular} \\
\hline PH6 & \begin{tabular}{l}
33 clocks long \\
Iteration phase - repeated until
\[
M C=0
\] \\
Enable signal DIT/1
\end{tabular} & \[
\begin{aligned}
\text { DIT } / 1= & \text { FADIV NIOEN } \\
& (\text { PH6 }+ \text { S/PH6 } / \text { IO }) \\
& \text { N(FADIVH MCZ })
\end{aligned}
\] & Iteration phase enable signal \\
\hline & & & Mnemonic: DH (56, D6) \\
\hline
\end{tabular}
(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)


Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PH6 (Cont.) & \begin{tabular}{l}
Inhibit PH6 \\
Inhibit DIT/1
\[
\mathrm{B} 31 \longrightarrow \mathrm{~K} 00 \text { if }(\mathrm{S} / \mathrm{PH} 6 / \mathrm{IO})
\]
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
\text { S/PH6 } & =\text { BRPH6 NCLEAR NIOEN }+\ldots \\
\text { S/IOEN } & =\text { IOSC IOEN6 NIOINH } \\
\text { R/PH6 } & =\ldots
\end{aligned}
\] \\
DIT/1 is qualified by NIOEN on exit and enabled by ( \(\mathrm{S} / \mathrm{PH} 6 / \mathrm{IO}\) ) on reentry
\[
\begin{aligned}
\text { K00 } & =\text { G0003 }+\ldots \\
\text { G0003 } & =\text { FADIVK00/1 }+\ldots \\
\text { K00/1 } & =\text { B31 }(\text { S } / \text { PH6 } / 1 O)+\ldots
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
IOEN is set when an I/O service call is received \\
DIT/I is used for preset logic, and is one clock ahead of PH6 when interrupt occurs \\
Quotient bit returned to K00 after \(\mathrm{I} / \mathrm{O}\) interrupt to enable \(A \pm D \longrightarrow S\)
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
(BO-B31) \(\longrightarrow\) (S0-S31) \\
\((\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{AO}-\mathrm{A} 31)\) \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) ) if FLI = D0 \\
Enable signal \((S / S X M A)\) if F1 \(\neq D 0\) \\
Set flip-flop RW \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Quotient from B-register into A-register \\
Preset for \(A \longrightarrow S\) if numerator and denominator have like signs (FLI contains numerator sign; D0 contains denominator sign) \\
Preset for two's complement of \(A \longrightarrow S\) if numerator and denominator have unlike signs \\
Prepare to write into private memory \\
Data request, inhibiting transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH } 10 \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release No overflow (CC2 =0):
\[
\begin{aligned}
& \pm(\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{RW} 0-\mathrm{RW} 31)
\end{aligned}
\] \\
Set flip-flop CC4 if SO \(=1\)
\end{tabular} & Adder logic preset in PH9
\[
\begin{array}{ll}
\text { RWXS } & =\text { RW } \\
& =(S / C C 4 / 2) \text { TESTS } \\
S / C C 4 & \text { NFACOMP SO }+\ldots \\
(S / C C 4 / 2) & =\text { FADIV ENDE NCC } 2+\ldots \\
\text { TESTS } & =.
\end{array}
\] & \begin{tabular}{l}
Quotient loaded into private memory register \\
R. (Remainder lost if divide word with even R field) \\
\(\mathrm{SO} \Rightarrow\) negative quotient
\end{tabular} \\
\hline & & & Mnemonic: DH (56, D6) \\
\hline
\end{tabular}
(Continued)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)


DIVIDE WORD (DW; 36, B6) WITH EVEN R FIELD. The DW instruction divides the contents of the private memory registers specified by the R field and Rul (treated as a 64-bit fixed-point integer) by the contents of the core memory location specified in the reference address field. The remainder is loaded into register \(R\) and the quotient into register Rul. If a nonzero remainder occurs, the remainder has the same sign as the dividend. Fixed-point overflow occurs if the absolute value of the quotient cannot be correctly represented in 32 bits. In this case, flip-flop CC2 is set to one, and the contents of registers R and Rul, flip-flops CC1, CC3, and CC4 remain unchanged; otherwise flip-flop CC2 is set to zero, flip-flop CC3 is set to reflect a positive quotient, and flip-flop CC4 is set to reflect a negative quotient. Flip-flop CCl is unchanged.

If flip-flop CC2 is set to one and the fixed-point arithmetic trap mask, flip-flop AM in the program status doubleword, contains a one, the computer traps to location \(X^{\prime} 43^{\prime}\) with the original contents of registers \(R\) and Rul, and flip-flops CC1, CC3, and CC4 unchanged; otherwise the computer executes the next instruction in sequence.

Preparation phases for Divide Ward are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-151 shows the simplified phase sequence for the DW instruction. Table 3-53 lists the logic sequence during all the execution phases of the instruction.


Figure 3-151. Divide Word Instruction, Phase Sequence Diagram

Table 3-53. Divide Word Sequence (Even R Field)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(P) : Program address \\
(A) : Most significant word of numerator \\
(C) : Denominator \\
(D) : Denominator \\
(MC) : 32 \\
(CC2) : 0 \\
(FLI) : Numerator sign \\
Reset flip-flop NLR31F \\
Reset flip-flop NAXRR if R is even \\
Branch to PH3
\end{tabular} & \[
\begin{aligned}
\text { S/MC2 } & =\text { FADIV PRE3 } \\
\text { FADIV } & =\text { OU3 OL6 } \\
& \text { R31 }+ \text { FUDW NR31 } \\
\text { (R/CC2/1) } & =\text { FAMDS NFUMH PRE3 }+\ldots \\
\text { FAMDS } & =\text { (FUDW NR31) }+\ldots \\
\text { S/FLI } & =\text { PRE3 RR0 }+\ldots \\
\text { S/NLR31F } & =\text { N(S/LR31) } \\
\text { (S/LR31) } & =\text { (FUDW NR31) PRE3 } \\
\text { (FUDW NR31) } & =\text { OU3 OL6 NR31 } \\
\text { R/NLR31F } & =\ldots \\
\text { S/NAXRR } & =\text { N(S/AXRR) } \\
\text { (S/AXRR) } & =\text { PRE3 (FUDW NR31 }+\ldots \text { ) } \ldots . \\
\text { R/NAXRR } & =\cdots \\
\text { BRPH3 } & =\text { FAMDS NBRPH5 } \\
& \text { NANLZ PRE/34 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Place address of oddnumbered private memory register on address lines by setting least significant bit of address \\
Preset for transfer of contents of private memory register Rul to A-register in PH3
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable signal \((S / S X A)\) is \(F L I=0\) \\
Enable signal ( \(\mathrm{S} / \mathrm{SXMA}\) ) if \(\mathrm{FLI}=1\) \\
\((R R 1-R R 31) \rightarrow(A 0-A 31)\) \\
Reset flip-flop NAXRR
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
(S / S X A) & =N F L I(S / S X / F L I)+\ldots \\
(S / S X / F L I) & =F A D I V P H 3+\ldots \\
(S / S X M A) & =F L I(S / S X / F L I)+\ldots
\end{aligned}
\] \\
Logic preset in PRE3 \\
See PREP phase
\end{tabular} & \begin{tabular}{l}
Preset adder for A \(\qquad\) in PH 4 if positive numerator \\
Preset adder for two's complement of \(A \longrightarrow S\) if negative numerator \\
Transfer least significant word of numerator to A-register \\
Preset for transfer of contents of private memory register R to A register in PH4
\end{tabular} \\
\hline & & & Mnemonic: DW \((36,86)\) \\
\hline
\end{tabular}
(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH4 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
|A| \longrightarrow S
\] \\
\((\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{BO}-\mathrm{B} 31)\) \\
Reset flip-flop NK31 if K00 \(=1\) \\
Set flip-flop CC2 \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) ) if \(\mathrm{FLI}=0\) \\
Enable signal (S/SXMA) if \(\mathrm{FLI}=1\) \\
\((\) RRO-RR31 \() \rightarrow(A 0-A 31)\) \\
Branch to PH6
\end{tabular} &  & \begin{tabular}{l}
Absolute value of least significant word of numerator into \(B\)-register via sum bus \\
Since (S/K31/2) is low, resetting of carry flipflop NK31 is determined by state of K00. Flipflop K31 propagates carry from least significant bit to most significant bit of numerator when forming two's complement \\
For overflow test \\
Preset adder for \(A \longrightarrow S\) in PH6 if positive numberator \\
Preset adder for two's complement of A plus carry \(\longrightarrow\) S if negative numerator \\
Most significant word of numerator into A-register
\end{tabular} \\
\hline PH6 & \begin{tabular}{l}
33 clocks long \\
Iteration phase - repeated until \(M C=0\) \\
Enable signal DIT/1 \\
Preset logic for register control: \\
Enable signal (S/SXAPD/l) if \(C O=K 00\) \\
Enable signal ( \(S / S X A M D / 1\) ) if \(C 0 \neq K 00\)
\end{tabular} & \[
\begin{aligned}
\text { DIT } / 1= & \text { FADIV NIOEN } \\
& (\text { PH } 6+\mathrm{S} / \mathrm{PH} 6 / \mathrm{IO}) \\
& \text { N(FADIVH MCZ }) \\
(\mathrm{S} / \mathrm{SXAPD} / 1)= & \mathrm{DIT} / 1 \mathrm{~N}(\mathrm{C} 0 \oplus \mathrm{~K} 00)+\ldots \\
(\mathrm{S} / \text { SXAMD } / 1)= & \mathrm{DIT} / 1(\mathrm{CO} \oplus \mathrm{~K} 00)
\end{aligned}
\] & \begin{tabular}{l}
Iteration phase enable signal \\
Subtract denominator in D-register from numerator in A-register if the sign of the residue (KOO) equals the sign of the denominator (C0). Add denominator to numerator if sign of residue does not equal sign of denominator. \(K 00=1\) means positive residue
\end{tabular} \\
\hline & & & Mnemonic: DW (36, B6) \\
\hline
\end{tabular}

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{14}{*}{\begin{tabular}{l}
PH6 \\
(Cont.)
\end{tabular}} & Direct logic for register control: \((S 1-S 31) \rightarrow(A 0-A 30)\) except on final clock & AXSLI \(=\) FADIV PH6 NMCZ & Shift adder output left one bit position with each iteration (equivalent to shifting denominator right) \\
\hline & \(\mathrm{BO} \longrightarrow \mathrm{A} 31\) except on final clock & \[
\begin{aligned}
\text { S/A31 } & =\text { AXSLI A31EN } / 1+\ldots \\
\text { A31EN } / 1 & =\text { BO FAMDS PH } 6+\ldots
\end{aligned}
\] & Shift numerator and quotient in B-register left into A-register with each iteration \\
\hline & \[
(B 1-B 31) \rightarrow(B O-B 3 O)
\] & \[
\text { BXBLI } \quad=\quad \text { FADIV PH6 }+\ldots
\] & Shift numerator one bit position left in B-register. Equivalent to shifting denominator right \\
\hline & \[
\mathrm{K}^{2} 0 \mathrm{O} \rightarrow \mathrm{~B} 3 i
\] & \[
\begin{aligned}
\mathrm{S} / \mathrm{B} 31 & =\mathrm{BXBLI} \mathrm{~B} 31 \mathrm{EN} / 1+\ldots \\
\mathrm{B} 31 \mathrm{EN} / 1 & =\text { K00 FADIV }+\ldots
\end{aligned}
\] & Shift quotient bits into B-register via B31 \\
\hline & General control functions: & & \\
\hline & \[
M C-1 \rightarrow M C
\] & MCDC7 \(\quad=\quad\) DIT \(/ 1+\ldots\) & Decrement macro-counter 32 times to provide required number of iterations \\
\hline & Sustain PH6 until MC \(=0\) or overflow detected & \[
\begin{aligned}
\text { BRPH6 }= & \text { FAMDS PH6 NFSHEX } \\
& \text { NMCZ BRPH10 }+\ldots
\end{aligned}
\] & \\
\hline & & BRPHIO \(=\) DIVOVER + ... & \\
\hline & On the first clock: & & \\
\hline & \[
1 \longrightarrow K 00
\] & \[
\begin{aligned}
\text { K00 } & =\text { GOOOX }+\ldots \\
\text { G0003 } & =\text { FADIVK00/1 }+\ldots \\
K 00 / 1 & =C C 2 M C 2+\ldots
\end{aligned}
\] & Forces \(A-|D| \longrightarrow S\) to subtract denominator from numerator on first iteration \\
\hline & \begin{tabular}{l}
(NAO-NA31) plus carry \(\longrightarrow\) \\
(S0-S31) if FLl = 1 \\
\((A 0-A 31) \longrightarrow(S 0-S 31)\) if \(\mathrm{FLI}=0\)
\end{tabular} & Adder preset in PH4. Carry set in K31 in PH4 & Absolute value of most significant word of numerator into A-register \\
\hline & \[
1 \rightarrow B 31
\] & & Because KOO is forced high. The 1 in B3l is insignificant \\
\hline & On the second clock: & & \\
\hline & A - | \(\mathrm{D} \mid \longrightarrow\) S unconditionally & & Subtraction of denominator from numerator forced by \(K 00=1\) on first iteration \\
\hline & & & Mnemonic: \(\operatorname{DW}(36, B 6)\) \\
\hline
\end{tabular}
(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH6 \\
(Cont.)
\end{tabular} & \(\mathrm{B3I} \longrightarrow \mathrm{KOO}\) if \((\mathrm{S} / \mathrm{PH} 6 / \mathrm{IO})\) & \[
\begin{array}{|ll}
\text { K00 } & =\text { G0003 }+\ldots \\
\text { G0003 } & =\text { FADIV K00 } / 1+\ldots \\
\text { K00/1 } & =\text { B31 }(\mathrm{S} / \text { PH6 } / \mathrm{IO})+\ldots
\end{array}
\] & Quotient bit returned to K00 after I/O interrupt to enable \(A \pm D \longrightarrow S\) \\
\hline \[
\begin{aligned}
& \mathrm{PH} 7 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(A 0-A 31)+(D 0-D 31) \longrightarrow(S 0-S 31)
\] \\
or \\
\((A 0-A 31)-(D 0-D 31) \longrightarrow(S 0-S 31)\) \\
\((S 0-S 31) \rightarrow(A 0-A 31)\) if \(A\) is negative \\
Enable sigñal (S/SXA) if \(\mathrm{FLl}=0\) \\
Enable signal (S/SXMA) if \(\mathrm{FLI}=1\) \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Restore residue to positive state if negative to provide positive remainder \\
Preset adder for \(\dot{A} \longrightarrow \bar{S}\) if positive numerator \\
Preset adder for two's complement of \(A \longrightarrow S\) if negative numerator \\
Prepare to write into private memory
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH8 } \\
& \text { T5L }
\end{aligned}\right.
\] & One clock long
\[
\begin{aligned}
& (\mathrm{AO}-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& \mathrm{or}(\mathrm{AO}-\mathrm{A} 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(\mathrm{RW} 0-\mathrm{RW} 31)
\end{aligned}
\] & \multicolumn{2}{|l|}{\begin{tabular}{l}
Adder preset at PH7 clock \\
RWXS \(=\) RW \\
Transfer remainder into private memory register R. Take two's complement if numerator is negative
\end{tabular}} \\
\hline \[
\begin{array}{|l|l}
\text { PH9 } \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(S 0-S 31) \\
& (S O-S 31) \longrightarrow(A O-A 31)
\end{aligned}
\] \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) ) if \(\mathrm{FLI}=\mathrm{DO}\) \\
Enable signal (S/SXMA) if FLI \(\neq \mathrm{D} 0\)
\end{tabular} &  & \begin{tabular}{l}
Quotient from B-register into A-register \\
Preset for \(A \rightarrow S\) if numerator and denominator have like signs. (FLI contains numerator sign; D0 contains denominator sign) \\
Preset for two's complement of \(A \longrightarrow S\) if numerator and denominator have unlike signs
\end{tabular} \\
\hline & & & Mnemonic: DW \((36,86)\) \\
\hline
\end{tabular}
(Continued)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)


3-69 Family of Modify and Test Instructions
MODIFY AND TEST BYTE (MTB; 73, F3). The MTB instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective byte is tested to determine if it is zero or nonzero, and the condition code flip-flops are set accordingly. If the value is not zero, the four bits are treated as a signal quantity of ( -8 to +7 ), the sign (bit 8 ) is extended to form a byte, and this byte is effectively added to the effective byte. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective byte is thereby modified by a value of -8 to +7 and tested. If the MTB instruction is executed in an interrupt location, the condition code is not affected.
Condition Codes. Condition codes for the MTB instruction are:


Figure 3-152. Modify and Test Byte and Modify and Test Halfword.Instructions, Phase Sequence Diagram

Table 3-54. Modify and Test Byte Sequence


Table 3-54. Modify and Test Byte Sequence (Cont.)


Table 3-54. Modify and Test Byte Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH2 \\
T5L \\
or \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Trigger count zero \\
INTRAP or NINTRAP \\
Enable signal ( \(S / S X A\) ) \\
If \(R\) equals zero: \\
Branch to PH8 \\
If \(R\) not zero: \\
Load byte counter
\end{tabular} & \begin{tabular}{l}
CNTZERO \\
(S/SXA) \\
BRPH8 \\
S/PH8 \\
R/PH8 \\
\(S / B C O\) \\
R/BCO \\
\(\mathrm{S} / \mathrm{BCl}\) \\
\(\mathrm{R} / \mathrm{BCl}\) \\
BCX
\end{tabular} & \begin{tabular}{l}
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
FAMT PH2 INTRAP SOO31Z \\
FAMT (PRE/34 + PH2) \\
FAMT PH2 (RZ + NOI) \\
BRPH8 NCLEAR \\
FAMT PH2 NRZ NP32 \\
Ol +... \\
\(B C X+\ldots\) \\
FAMT PH2 NRZ NP33 OU7 + ...
\[
B C X+\ldots
\] \\
FAMT PH2 NRZ O1
\end{tabular} & \begin{tabular}{l}
S-register contains zero \\
Preset adder for \\
\(A \longrightarrow S\) transfer in PH3 or PH8 \\
If \(R\) equals zero, no shifting required \\
Stores number of left shifts required in PRE4
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
Adjust sign \\
Test for byte equal to zero \\
Branch to PRE4
\end{tabular} & \begin{tabular}{l}
FUMTSIGN \\
S/CC3 \\
R/CC3 \\
BRPRE4
\end{tabular} & \begin{tabular}{l}
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
FAMT PH3 NINTRAP (CC2 + NOU5) \\
FUMTSIGN FL3 NS 1631Z + ... \\
FUMTSIGN + ... \\
FAMT PH3
\end{tabular} & \begin{tabular}{l}
Always enabled by NOU5 \\
Set CC3 if S-register does not contain all zeros
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PRE4 } \\
\text { T5L }
\end{gathered}
\] & \begin{tabular}{l}
Sustained until byte counter zero (BCZ) \\
Circular left shift of A-register one byte for each clock \\
Branch to PRE4 \\
Enable signal PRE/34 \\
Enable signal (S/SXA) \\
Enable signal ( \(\mathrm{S} / \mathrm{MBXS}\) )
\end{tabular} & \begin{tabular}{l}
AXAL8 \\
BCZ \\
BRPRE4 \\
PRE/34 \\
(S/SXA) \\
(S/MBXS)
\end{tabular} & \(=\) \(=\) \(=\) \(=\) \(=\) \(=\) & \begin{tabular}{l}
FAMT PRE4 SW2 NBCZ \\
NBCO NBCI \\
PRE4 NBCZ \\
PRE4 NBCI NBCO \\
NANLZ \\
FAMT (PRE/34 + PH2) \\
FAMT PRE/34 SW2
\end{tabular} & \begin{tabular}{l}
Repeated while BCZ false \\
Remain in PRE4 while \(B C Z\) false \\
Terminate PRE4 after \(B C Z\) true \\
Preset adder for \\
\(A \longrightarrow S\) transfer in PH8 \\
Preset for \(\mathrm{S} \rightarrow \mathrm{MB}\) transfer in PH8
\end{tabular} \\
\hline & & & & & Mnemonic: MTB ( \(73, \mathrm{~F} 3)\) \\
\hline
\end{tabular}
(Continued)

Table 3-54. Modify and Test Byte Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PRE4 T5L (Cont.) & \begin{tabular}{l}
Branch to PH8 \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{array}{ll}
\text { BRPH8 } & =\text { FAMT PRE/34 SW2 } \\
\text { S/DRQ } & =(S / M B X S)+\ldots \\
\text { R/DRQ } & =\ldots
\end{array}
\] & Inhibits transmission of another clock until data release from core memory \\
\hline PH8
DR & Sustained until DR
\[
\begin{aligned}
& (\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO} 0-\mathrm{S} 31) \rightarrow(\text { MBO-MB31 })
\end{aligned}
\] & Adder logic set at PRE4 clock
\[
\text { MBXS } \quad=\text { Set at PRE4 clock }
\] & Modified byte transferred to effective byte location \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & One clock long
\[
\begin{aligned}
& (\hat{D O}-\mathrm{B} 31) \longrightarrow(50-53 i) \\
& (\mathrm{S} 15-531) \longrightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] &  & \begin{tabular}{l}
Program address \\
Program address bits only \\
Core memory request for effective word \\
Inhibits transmission of another clock until data release from core memory \\
Reset if INTRAP
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH10 } \\
& \text { DR } \\
& \hline
\end{aligned}
\] & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ENDE functions}} & \\
\hline \multicolumn{2}{|l|}{Mnemonic: MTB (73,F3)} & & \\
\hline
\end{tabular}

MODIFY AND TEST HALFWORD (MTH, 53, D3). The \(\overline{M T H}\) instruction performs one of two operations, depending upon the value in the \(R\) field of the instruction word (bits 8 through 11). If the value is zero, the effective halfword is tested to determine if it is zero, negative, or positive, and the condition code flip-flops are set accordingly. If the value is not zero, the four bits are treated as a signal quantity of -8 to +7 , the sign bit (bit 8 ) is extended to form a halfword, and this halfword is effectively added to the effective halfword. The resulting value is loaded into the effective byte location, and the
condition codes are set according to the result. The effective halfword is thereby modified by a value of -8 to +7 and tested.

If fixed-point overflow occurs, flip-flop CC2 is set to 1, and the computer traps to location \(X^{\prime} 43^{\prime}\) if the fixedpoint arithmetic mask (AM) is 1. The trap occurs after the result is stored in the effective halfword location. If the MTH instruction is executed in an interrupt location, the condition code is not affected, and no fixed-point overflow trap can occur.

Condition Codes. Condition codes for the MTH instruction are:
\begin{tabular}{ccccll} 
CC1 & CC2 & CC3 & & CC4 & Result in EW Location \\
- & - & 1 & 0 & Positive \\
- & - & 0 & 0 & Zero \\
- & - & 0 & 1 & Negative \\
- & 0 & - & - & No fixed-point overflow \\
- & 1 & - & - & Fixed-point overflow \\
0 & - & - & - & No carry from word \\
1 & - & - & - & Carry from word
\end{tabular}

Examples. Examples of the MTH instruction are:
Instruction
001100111011 XXXX XXXX XXXX XXXX XXXX
Effective halfword 0000000100111001 (EHW + R) 0000000100110100

Condition code: 0010
Instruction
001100110110 XXXX XXXX XXXX XXXX XXXX
Effective halfword 1111 1111 11111010
(EHW + R) 0000000000000000
Condition code: 0000
Modify and Test Halfword Phase Sequence. Preparation phases for the MTH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-152 shows the simplified phase sequence for the MTH halfword instruction. Table 3-55 lists the detailed logic sequence during all MTH execution phases.

Table 3-55. . Modify and Test Halfword Sequence

(Continued)

Table 3-55. Modify and Test Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|c|}{Signals Involved} & Comments \\
\hline & \begin{tabular}{l}
Enable signal AXNR \\
Enable signal (S/SXDMAMI) \\
If \(R\) is greater than 0 : \\
Set flip-flop SW2 \\
Enable signal AXR \\
Enable signal (S/SXAPD) \\
If INTRAP, set flip-flop CEINT \\
(If NINTRAP, T5L or T8L)
\end{tabular} & \begin{tabular}{l}
AXNR \\
(S/SXDMAMI) \\
S/SW2 \\
R/SW2 \\
AXR \\
(S/SXAPD) \\
S/CEINT \\
R/CEINT
\end{tabular} & \begin{tabular}{l}
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
FAMT PHI R28 \\
FAMT PHIT R28 \\
FAMT PHI NRZ +... \\
RESET/A + ... \\
FAMT PH1 NR28 + ... \\
FAMT PHI NR28 NRZ +... \\
FAMT PHI INTRAP +...
\end{tabular} & \begin{tabular}{l}
\(N(R\) field) \\
\(t \rightarrow\) A-register \\
Preset adder for
\[
(D-A-1) \longrightarrow S
\] \\
transfer in PH2 \\
Control alignment in PRE4 \\
R field \(\nrightarrow\) \\
A-register \\
Preset adder for
\[
(A+D) \longrightarrow S
\] \\
transfer in PH 2 \\
Enable interrupt clock
\end{tabular} \\
\hline \begin{tabular}{l}
PH2 \\
T5L \\
or \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (D 0-D 31)-(A 0-A 31)-1 \\
& (S 0-S 31) \\
& (D 0-D 31)+(A 0-A 31) \\
& (S 0-S 31) \rightarrow(A 0-A 31)
\end{aligned}
\] \\
Enable clock T8 if arithmetic operation required \\
If NINTRAP \\
Set condition code flip-flops
\end{tabular} & \begin{tabular}{l}
Adder logic set \\
Adder logic set \\
Adder logic set \\
AXS \\
T8EN \\
SXADD/1 \\
S/CC3 \\
SGTZ \\
TESTS \\
R/CC3 \\
S/CC4 \\
(S/CC4/2) \\
R/CC4
\end{tabular} & \begin{tabular}{l}
H 1 \\
H1 \\
H \\
\(=\) \\
\(=\) \\
\(=\) \\
= \\
= \\
\(=\) \\
= \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
lock \\
lock \\
lock \\
FAMT PH2 \\
NT5EN NTIIL \\
N(SXADD/1 RW) \\
N(RW REU) \\
\(N\) (REU AXRR) \\
true when addition or subtraction is performed \\
SGTZ TESTS + ... \\
(S0 + S \(1+\ldots+\) S31) \\
SO NFACOMP \\
FAMT PH2 NINTRAP + . \\
TESTS + ... \\
(S/CC4/2) TESTS + ... \\
NFACOMP SO + ... \\
TESTS + ...
\end{tabular} & \begin{tabular}{l}
If \(R\) equals zero \\
If \(R\) less than zero \\
If \(R\) greater than zero \\
Transfer result of operation to Aregister \\
T5EN is disabled by SXADD/1 if addition or subtraction is performed \\
State of CC3 and CC4 indicates polarity of data in A-register after operation
\end{tabular} \\
\hline & & & & & Mnemonic: MTH (53, D3) \\
\hline
\end{tabular}

Table 3-55. Modify and Test Halfword Sequence (Cont.)

(Continued)

Table 3-55. Modify and Test Halfword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PRE4 \\
T5L
\end{tabular} & \begin{tabular}{l}
Sustained until byte counter zero \\
Circular left shift of A-register one byte for each clock \\
Branch to PRE4 \\
Enable signal PRE/34 \\
Enable signal ( \(S / S X A\) ) \\
Enable signal (S/MBXS) \\
Set flip-flop DRQ \\
Branch to PH8
\end{tabular} & \begin{tabular}{l}
AXAL8 \\
BCZ \\
BRPRE4 \\
PRE/34 \\
(S/SXA) \\
(S/MBXS) \\
S/DRQ \\
R/DRQ \\
BRPH8
\end{tabular} & \[
\begin{aligned}
= & \text { FAMT PRE4 SW2 NBCZ } \\
= & \text { NBC0 NBC1 } \\
= & \text { PRE4 NBCZ } \\
= & \text { PRE4 NBC1 NBC0 } \\
& \text { NANLZ } \\
= & \text { FAMT (PRE } / 34+\text { PH2 }) \\
= & \text { FAMT PRE/34 SW2 } \\
= & (S / M B X S)+\ldots \\
= & \cdots \\
= & \text { FAMT PRE } / 34 \text { SW2 }
\end{aligned}
\] & \begin{tabular}{l}
Repeated while BCZ false \\
Remain in PRE4 while \(B C Z\) false \\
Terminate PRE4 after \(B C Z\) true \\
Preset adder for A \\
\(\longrightarrow S\) transfer in PH8 \\
Preset for \(S \rightarrow M B\) transfer in Pii8 \\
Inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline PH8 DR & Sustained until DR
\[
\begin{aligned}
& (A O-A 31) \longrightarrow(S O-S 31) \\
& (S O-S 31) \rightarrow(M B O-M B 31)
\end{aligned}
\] & Adder logic set MBXS & \[
\begin{aligned}
& \text { PRE4 clock } \\
& =\text { Set at PRE4 clock }
\end{aligned}
\] & \\
\hline \[
\begin{array}{|l|l}
\hline \text { PH9 } \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
Set flip-flop MRQ \\
Set flip-flop \(D R Q\)
\end{tabular} & \begin{tabular}{l}
Sn \\
\(S / P_{n}\) \\
SXB \\
PXS \\
PXSXB \\
R/PM \\
\(S / M R Q\) \\
(S/MRQ/2) \\
R/MRQ \\
S/DRQ \\
R/DRQ \\
R/INTRAP
\end{tabular} & \[
\begin{aligned}
& =B n S X B \\
& =S n \text { PXS } \\
& =P X S X B \\
& =P X S X B \\
& =\text { NFAFL NFAMDS PH9 } \\
& =P X+\ldots \\
& =(S / M R Q / 2)+\ldots \\
& =P X S X B \text { NINTRAP }+\ldots \\
& =\ldots \\
& =(S / M R Q / 2) \text { NCLEAR } \\
& =\ldots \\
& =F A M T P H 4+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Program address \\
Program address bits only \\
Core memory request for effective word \\
Inhibits transmission of another clock until data release from core memory Reset if INTRAP
\end{tabular} \\
\hline PH10 DR & ENDE functions & & & \\
\hline & & & & Mnemonic: MTH (53, D3) \\
\hline
\end{tabular}

MODIFY AND TEST WORD (MTW; 33, B3). The MTW instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective word is tested to determine if it is zero, negative, or positive, and the condition code flip-flops are setaccordingly. If the value is not zero, the
four bits are treated as a signal quantity, the sign (bit 8) is extended to form a word, and this word is effectively added to the effective word. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective word is thereby modified by a value of -8 to +7 and tested.

If fixed-point overflow occurs, CC2 is set to 1, and the computer traps to location X'43' if the fixed-point arithmetic mask (AM) is 1 . The trap occurs after the result is stored in the effective word location. If the MTW instruction is executed in an interrupt location, the condition code is not affected, and no fixed-point overflow trap can occur.

Condition Codes. Condition codes for the MTW instruction are:
\begin{tabular}{ccccll} 
CC1 & CC2 & & CC3 & & CC4 \\
- & - & 1 & 0 & Result in EW Location \\
- & - & 0 & 0 & Zero \\
- & - & 0 & 1 & Negative \\
- & 0 & - & - & No fixed-point overflow \\
- & 1 & - & - & Fixed-point overflow \\
0 & - & - & - & No carry from word \\
1 & - & - & - & \(C a r r y ~ f r o m ~ w o r d ~\)
\end{tabular}

Examples. Examples of the MTW instruction are:
Instruction
001100111011 XXXX XXXX XXXX XXXX XXXX
Effective word
00000000000000000000000100111001
( \(\mathrm{EW}+\mathrm{R}\) )
00000000000000000000000100110100
Condition code: 0010
Instruction
001100110110 XXXX XXXX XXXX XXXX XXXX
Effective word
1111111111111111111111111010
( \(\mathrm{EW}+\mathrm{R}\) )
00000000000000000000000000000000
Condition code: 0000
Modify and Test Word Phase Sequence. Preparation phases for the Modify and Test Word instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-153 shows the simplified phase sequence for the MTW instruction. Table 3-56 lists the detailed logic sequence during all MTW execution phases.


Figure 3-153. Modify and Test Word Instruction, Phase Sequence Diagram

Table 3-65. Modify and Test Word Sequence

(Continued)

Table 3-56. Modify and Test Word Sequence (Cont.)

(Continued)

Table 3-56. Modify and Test Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH8 } \\
& \text { DR }
\end{aligned}
\] & Sustained until DR
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S O-S 31) \\
& (S 0-S 31) \longrightarrow(M B O-M B 31)
\end{aligned}
\] & Adder logic set at PH2 clock
\[
\text { MBXS } \quad=\quad \text { Set at PH2 clock }
\] & \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{PI} 5-\mathrm{P} 31)
\end{aligned}
\] & \begin{tabular}{rl} 
SXB & \(=P X S X B+\ldots\) \\
PXS & \(=P X S X B+\ldots\) \\
\(\quad\) PXSXB & \(=\) NFAFL NFAMDS PH9 \\
\(S / M R Q\) & \(=(S / M R Q / 2)+\ldots\) \\
\((S / M R Q / 2)\) & \(=P X S X B\) NINTRAP \(+\ldots\) \\
R/MRQ & \(=\ldots\) \\
S/DRQ & \(=(S / M R Q / 2)\) NCLEAR \\
R/DRQ & \(=\ldots\) \\
& \\
R/INTRAP & FAMT PH9
\end{tabular} & \begin{tabular}{l}
Program address \\
Program address bits only \\
Core memory request for effective word \\
Inhibits transmission of another clock until data release from core memory \\
Reset if INTRAP
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH } 10 \\
& \text { DR }
\end{aligned}
\] & ENDE functions & & \\
\hline & & & Mnemonic: MTW ( \(33, \mathrm{B3}\) ) \\
\hline
\end{tabular}

\section*{3-70 Family of Compare Instructions}

COMPARE IMMEDIATE (CI; 21). The Compare Immediate instruction compares the contents of private memory register \(R\) with the sign-extended value field of the instruction word, and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed point quantities. The value field (sign extended) is subtracted from the contents of register \(R\), and condition code flipflops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CI instruction are:

\section*{CC2 CC3 CC4}

\section*{Result of Comparison}
- 000 Operands are equal
- \(0 \quad 1 \quad\) Register word less than immediate value
- 10 Register word greater than immediate value

0 - - Logical product (AND) of operands is zero

1 - - Logical product of operands is nonzero

Examples. Examples of the Cl instruction are:
RR
11111111111110110010010111000011
EW \(\quad 1111111111110011001101100010110\)
RR - EW 00000000000000011000101010101101
EW AND RR 11111111111110010000000100000010
Condition code: X101
RR
1111111111111111101011000100101
EW \(\quad 111111111111111111100101001001\)
RR - EW 11111111111111111101110011011100
EW AND RR 11111111111111111101000000000001
Condition code: X110
Compare Immediate Phase Sequence. Preparation phases for the Compare Immediate instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Immediate instruction. Table 3-57 lists the detailed logic sequence during all Compare Immediate execution phases.

COMPARE BYTE (CB; 7I, FI). The Compare Byte instruction compares the contents of bit positions 24 through 31 of private memory register \(R\) with the effective byte and sets the condition code according to the results of the comparison.

General. Both bytes are treated as positive integer magnitudes. The effective byte is subtracted from the contents of register R, and condition code flip-flops CC3 and CC4 are set to indicate the results of the operation. An AND operation is performed on the two bytes. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the \(C B\) instruction are:

\section*{CC2 CC3 CC4 Result of Comparison}
- 000 Operands are equal
- \(0 \quad 1\) Register byte less than effective byte
- \(10 \quad\) Register byte greater than effective byte
0 - - Logical product (AND) of operands is zero

1 - - Logical product of operands is nonzero

Examples. Examples of the \(C B\) instruction are:
RR
00000000000000000000000001001001
EW 00000000000000000000000001010101
(RR-EW) 1111111111111111111111111110100
RR AND EW 00000000000000000000000001000001

Condition code: X101
RR
00000000000000000000000000100110
EW
(RR-EW) 00000000000000000000000000100110

RR AND EW 00000000000000000000000000100110
Condition code: X100
Compare Byte Phase Sequence. Preparation phases for the Compare Byte instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Byte instruction. Table 3-57 lists the detailed logic sequence during all Compare Byte execution phases.

COMPARE HALFWORD (CH; 51, DI). The Compare Halfword instruction compares the contents of private memory
register \(R\) with the effective halfword and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed-point quantities. The effective halfword (sign extended) is subtracted from the contents of register \(R\), and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CH instruction are:
\begin{tabular}{|c|c|c|c|}
\hline CC2 & CC3 & CC4 & Result of Comparison \\
\hline - & 0 & 0 & Operands are equal \\
\hline - & 0 & 1 & Register word less than effective halfword \\
\hline - & 1 & 0 & Register word greater than effective halfword \\
\hline 0 & - & - & Logical product (AND) of operands is zero \\
\hline 1 & - & - & Logical product of operands is nonzero \\
\hline
\end{tabular}

Examples. Examples of the CH instruction are:
\begin{tabular}{llllllll} 
RR & 00000000 & 0000 & 0000 & 0010 & 1001 & 0101 & 0100 \\
EW & 0000 & 0000 & 0000 & 0000 & 0110 & 1011 & 1000 \\
0011
\end{tabular}

Condition code: X101
\begin{tabular}{|c|c|}
\hline RR & 1111111111111111100100101101101 \\
\hline EW & 11111111111111111000011111010010 \\
\hline (RR - EW) & 00000000000000000100000110011011 \\
\hline RR AND EW & 1111111111111110000000101000000 \\
\hline
\end{tabular}

Condition code: X110

Compare Halfword Phase Sequence. Preparation phases for the Compare Halfword instruction are the same as the general PREP phases for halfword instructions, paragraph
3-59. Figure 3-154 shows the simplified phase sequence for the Compare Halfword instruction. Table 3-57 lists the detailed logic sequence during all compare halfword execution phases.

COMPARE WORD (CW; 31, BI). The Compare Word instruction compares the contents of private memory register \(R\) with the effective word and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed-point quantities. The contents of register \(R\) are subtracted from the effective word, and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flipflop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

\section*{Condition Codes. Condition codes for the CW instruction are:}

CC2 CC3 CC4 Result of Comparison
- 000 Operands are equal
- \(0 \quad 1\) Register word less than effective word
- 10 Register word greater than effective word

0 - - Logical product (AND) of operands is zero

1 - Logical product of operands is nonzero

Examples. Examples of the CW instruction are:

RR \(\quad 00000000001010110110010111011001\)
EW 00000000100001000001100000000010
(RR-EW) 11111111101001110100110111010111
RR AND EW 00000000000000000000000000000000

Condition code: X001

RR
11111111100100100111101101001100
EW
11111111110001110100111011100110
(RR - EW) 00000000001101001101001110011010
EW AND RR 11111111100000100100101001000100

Condition code: XIIO

Compare Word Phase Sequence. Preparation phases for the Compare Word instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Word instruction. Table 3-57. lists the detailed logic sequence during all Compare Word execution phases.

Table 3-57. Compare Sequence ( \(\mathrm{CI}, \mathrm{CB}, \mathrm{CH}, \mathrm{CW}\) )

(Continued)

Table 3-57. Compare Sequence (CI, CB, CH, CW) (Cont.)


COMPARE DOUBLEWORD (CD; 11, 91). The Compare Doubleword instruction compares the contents of private memory registers \(R\) and Rul with the effective doubleword and sets the condition code according to the results of the comparison.

General. Both doublewords are treated as signed fixedpoint quantities. The least significant word of the effective doubleword is subtracted from the contents of register Rul; the most significant word of the effective doubleword is subtracted from the contents of register \(R\). If the \(R\) field of the \(C D\) instruction is an odd value, the CD instruction forms a 64-bit register operand by duplicating the contents of register \(R\) for both the 32 highorder bits and the 32 low-order bits. Condition code flip-flops CC3 and CC4 are set to indicate the results of the 64-bit comparison.

Condition Codes. Condition codes for the CD instruction are:

\section*{Result of Comparison}

00
Operands are equal

01 Register doubleword less than effective doubleword

10
Register doubleword greater than effective doubleword

Examples. Examples of the \(C D\) instruction are:
Even R Field
Rul \(\quad 00000101110110110010011010001100\)
ED LSW 00000011100001011001011111100000
00000010010101101000111010101100
\(R \quad 11010110100110110100100001011010\)
ED MSW 11010110100110110100100001011010
00000000000000000000000000000000
Condition code: XX10
Odd R Field
Rul \(\quad 11010110101001100101111000000011\)
ED LSW 00000011100001011001011111100000 11010011001000001100011000100011
Rul \(\quad 11010110101001100101111000000011\)
ED MSW 11010110100110110100100001011010
00000000000010110001010110101001
Condition code: XX10
Compare Doubleword Phase Sequence. Preparation phases for the CD instruction are the same as the general PREP phases for doubleword instructions. Figure 3-155 shows the simplified phase sequence for the \(C D\) instruction. Table 3-58 lists the detailed logic sequence during all CD execution phases.


Figure 3-154. Compare Immediate, Compare Byte, Compare Halfword, and Compare Word Instructions, Phase Diagram


Figure 3-155. Compare Doubleword Instruction, Phase Diagram

Table 3-58. Compare Doubleword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{3}{*}{PREP} & \begin{tabular}{l}
At end of PREP: \\
(C): ED \({ }_{\text {LSW }}\) \\
(D): ED \({ }_{\text {LSW }}\) \\
(A): RRul \\
(P): EW MSW \(^{\text {address }}\) \\
(B): Program address \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 3)+\ldots \\
(S / M R Q / 3) & =\text { FADW } / 1 \text { PRE } / 34+\ldots \\
\text { FADW } / 1 & =\text { OU1 FAS } 11+\ldots \\
\text { FAS11 } & =\text { FAS } 11 / 1 \text { NFALCFP } \\
\text { FAS } 11 / 1 & =\text { OLI }+\ldots \\
\text { R/MRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Least signi ficant word of effective doubleword \\
Contents of private memory register Rul \\
Address of most significant word of effective doubleword \\
Temporary storage for address of next instruction \\
Core memory request for most significant word of effective doubleword
\end{tabular} \\
\hline & \begin{tabular}{l}
Reset flip-flop NMRQP1 \\
Reset flip-flop NTIIL
\end{tabular} & \[
\begin{aligned}
\mathrm{S} / \mathrm{NMRQP1} & =(\mathrm{S} / \mathrm{MRQ} / 3) \\
\mathrm{R} / \mathrm{NMRQP1} & =\ldots \\
\mathrm{S} / \mathrm{NT} I 1 \mathrm{~L} & =\mathrm{N}(\mathrm{~S} / \mathrm{T} 11 \mathrm{~L})+\ldots \\
(\mathrm{S} / \mathrm{T} 11 \mathrm{~L}) & =\mathrm{FACOMP} / 1 \mathrm{PRE} / 34+\ldots \\
\text { FACOMP/1 } & =\mathrm{OL} 1+\ldots \\
\mathrm{R} / \mathrm{NTIIL} & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
MRQPI sets flip-flop DRQ at PHI clock \\
Set clock TIIL for PHI
\end{tabular} \\
\hline & \begin{tabular}{l}
Enable signal (S/SXAMD) \\
Reset flip-flop NLR3IF
\end{tabular} & \[
\begin{aligned}
(S / S X A M D) & =\text { FASUB PRE } / 34+\ldots \\
\text { FASUB } & =\text { OLI }+\ldots \\
S / \text { NLR3IF } & =\text { N(S/LR3I }) \\
(S / L R 31 F) & =F A D W / 1 \text { NANLZ PRE3 }+\ldots \\
\text { R/NLR3IF } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for (A-D)
\[
\longrightarrow S \text { in } \mathrm{PHI}
\] \\
Force a one on private memory address line LR31 during PHI to select private memory register Rul
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 11 \mathrm{~L}
\end{aligned}\right.
\] & One clock long
\[
(A 0-A 31)-(D 0-D 31) \longrightarrow(S 0-S 31)
\] & Adder logic set at last PREP clock & Adder output is
\[
\text { (RRuI-ED } L S W \text { ) }
\] \\
\hline & & & Mnemonic: CD (11, 91) \\
\hline
\end{tabular}
(Continued)

Table 3-58. Compare Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI \\
TIIL (Cont.)
\end{tabular} & \begin{tabular}{l}
Reset flip-flop NSXBF \\
Reset flip-flop NAXRR \\
Set flip-flop SW0 if (S0-S31) not zero \\
Set flip-flop FL3 if end carry \\
Set flip-flop \(D R Q\)
\end{tabular} &  & \begin{tabular}{l}
Preset logic for \(B \longrightarrow S\) in PH2 \\
Preset for \(\mathrm{R} \longrightarrow \mathrm{A}\) transfer in PH2 \\
Retain information that \(S\) not zero. Condition codes CC3 and CC4 may also be set during this phase, but action is meaningless since they are again set in PH3 \\
Retain end carry \\
Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
Enable signal (S/SXAMD) \\
Set flip-flop MRQ \\
Reset flip-flop NMRQPI
\end{tabular} & \[
\] & \begin{tabular}{l}
Transfer program address to P -register \\
Transfer most significant word of effective doubleword to C- and D-registers \\
Private memory register Rul \(\longrightarrow\) A-register \\
Preset adder for (A-D)
\[
\longrightarrow \mathrm{S} \text { in } \mathrm{PH} 3
\] \\
Core memory request for next instruction in sequence \\
MRQP1 sets flip-flop DRQ at PH3 clock
\end{tabular} \\
\hline & & & Mnemonic: \(C D(11,91)\) \\
\hline
\end{tabular}

Table 3-58. Compare Doubleword Sequence (Cont.)


\section*{3-71 Family of Compare With Limits Instructions (FACOMP/L)}

COMPARE WITH LIMITS IN REGISTER (CLR; 39, B9). The Compare With Limits in Register instruction simultaneously compares the effective word with the contents of private memory register R and with the contents of private memory register Rul and sets the condition codes according to the results. For these comparisons, all three words are treated as signed fixed point numbers.

General. Condition code flip-flops CC3 and CC4 indicate whether the contents of \(R\) are greater than (10), equal to (00), or less than (01), the effective word. Condition code flip-flops CC1 and CC2 indicate whether the contents of Rul are greater than, less than, or equal to the effective word. If the R field of the instruction word contains an odd value, both pairs of flip-flops will be in identical states.

Examples. Examples of the Compare with Limits in Register operation are:
\begin{tabular}{rlllllllll} 
EW & 0000 & 0100 & 1100 & 0101 & 1010 & 0110 & 1111 & 1101 \\
\(R\) & 0000 & 0001 & 1101 & 1111 & 0101 & 1010 & 0110 & 0011
\end{tabular}

\section*{Condition code: 0001}
\begin{tabular}{|c|c|}
\hline EW & 00000100110001011010011011111101 \\
\hline R & 00001001010101100011011110110100 \\
\hline Rul & 00001001010101100001011010 \\
\hline
\end{tabular}

Condition code: 1010

Condition Codes. Condition code settings for the Compare
With Limits in Register operation are:
\begin{tabular}{|c|c|c|c|c|}
\hline CCl & CC 2 & CC3 & CC4 & Results of Comparison \\
\hline - & - & 0 & 0 & Contents of \(R\) equal to effective word \\
\hline - & - & 0 & 1 & Contents of \(R\) less than effective word \\
\hline - & - & 1 & 0 & Contents of \(R\) greater than effective word \\
\hline 0 & 0 & - & - & Contents of Rul equal to effective word \\
\hline
\end{tabular}

0 1 - Contents of Rul less than effective word

1 - - Contents of Rul greater than effective word

CLR Phase Sequence. The preparation phases for the CLR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-156 shows the simplified phase sequence for the execution of CLR instruction. Table 3-59 lists the detailed logic sequence during all CLR execution phases.


Figure 3-156. Compare With Limits in Register, Phase Diagram

Table 3-59. Compare With Limits in Register Sequence
\begin{tabular}{|l|l|l|l|}
\hline Phase & \multicolumn{1}{|c|}{ Function Performed } & Signals Involved & \multicolumn{1}{c|}{ Comments } \\
\hline PREP & \(\begin{array}{ll}\text { At end of PREP: } \\
\text { (C) : EW } \\
\text { (D) : EW } \\
\text { (A) : RRul } \\
\text { (P) : EW address } \\
\text { (B) : Program address }\end{array}\) & & \(\begin{array}{l}\text { Effective word } \\
\text { Effective word } \\
\text { Contents of private } \\
\text { memory register } R \\
\text { Address of effective } \\
\text { word }\end{array}\) \\
Temporary storage for \\
address of next instruc- \\
tion
\end{tabular}\(]\)

Table 3-59. Compare With Limits in Register Sequence (Cont.)


Table 3-59. Compare With Limits in Register Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\left\{\begin{array}{l}
(\text { RRO-RR3I }) \rightarrow(\mathrm{A} 0-\mathrm{A} 31) \\
(\mathrm{B} 0-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
(\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{array}\right.
\] \\
Set flip-flop BRP \\
Transfer \(\mathrm{CC} 3 \rightarrow \mathrm{CCl}\) \\
Transfer CC4 \(\rightarrow\) CC2 \\
Enable signal (S/SXAMD) \\
Set flip-flop MRQ \\
Reset flip-flop NTIIL
\end{tabular} &  & \begin{tabular}{l}
Private memory register \(R \longrightarrow\) A-register \\
Transfer program address to P -register \\
Signifies that program address is in P-register \\
Prepare for new code bits in PH3 \\
Preset adder for (A-D) \\
\(\longrightarrow S\) in PH3 \\
Core memory request for next instruction in sequence \\
Set clock TIIL for PH3
\end{tabular} \\
\hline \begin{tabular}{l}
PH3 \\
TIIL
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\xrightarrow{(\mathrm{A} 0-\mathrm{A} 31)-(\mathrm{D} 0-\mathrm{S} 31)} \text { (D31) }
\] \\
Set condition codes as described in PHI with new adder output on sum bus
\end{tabular} & \begin{tabular}{l}
Adder logic set at PH2 clock \\
Same as PHI
\end{tabular} & \begin{tabular}{l}
Adder output is (RR-EW) \\
Same as PHI
\end{tabular} \\
\hline \multicolumn{4}{|c|}{Mnemonic: CLR (39, B9)} \\
\hline
\end{tabular}

Table 3-59. Compare With Limits in Register Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { TIIL } \\
& \text { (Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
Set flip-flop DRQ \\
Branch to PH 10
\end{tabular} & \[
\begin{array}{rl}
S / D R Q & =\text { BRPH } 10 \text { NCLEAR }+\ldots \\
B R P H & 10=\text { FACOMP } / L \text { PH3 }+\ldots \\
R / D R Q & =\ldots \\
S / P H 10 & =\text { BRPH } 10 \text { NCLEAR }+\ldots \\
R / P H 10 & =\ldots
\end{array}
\] & Inhibits transmission of another clock until data release from memory \\
\hline \begin{tabular}{l}
\[
\text { PH } 10
\] \\
DR
\end{tabular} & ENDE functions & & \\
\hline & & Mnemonic: & \\
\hline
\end{tabular}

COMPARE WITH LIMITS IN MEMORY (CLM; 19, 99). The Compare With Limits in Memory instruction simultaneously compares the contents of private memory register \(R\) with the 32 high-order bits of the effective doubleword and with the 32 low-order bits of the effective doubleword and sets the condition codes according to the results. For these comparisons all 32-bit words are treated as signed, fixed point numbers.

General. The state of flip-flops CCl and CC 2 indicates whether the contents of \(R\) are greater than (10), equal to \((00)\), or less than (01), the least significant word (bits 32 through 63). Similarly, the state of CC3 and CC4 indicates the relation between the contents of \(R\) and the most significant word (bits 0 through 31).

Examples. Examples of the Compare With Limits in Memory instruction are:
\(E_{0-31} \quad 01011000011011011000000101111011\)
\(E_{32-63} \quad 01011100001101000010110010010101\)
\(R \quad 01011000011110001101100000100110\)
Condition code: 0110
\(E_{0-31} \quad 00000110110101111011010111110011\)
\(E_{32-63} \quad 00000101011011100010010010010110\)
\(R \quad 00000101011011100010010010010110\)
Condition code: 0100

Condition Codes. Condition code settings for the Compare With Limits in Memory operation are:
\begin{tabular}{|c|c|c|c|c|}
\hline CCl & CC2 & CC3 & CC4 & Results of Comparison \\
\hline - & - & 0 & 0 & Contents of \(R\) equal to most significant word (bits 0 through 31 of doubleword) \\
\hline - & - & 0 & 1 & Contents of \(R\) less than most significant word (bits 0 through 31 of doubleword) \\
\hline - & - & 1 & 0 & Contents of \(R\) greater than most significant word (bits 0 through 31 of doubleword) \\
\hline 0 & 0 & - & - & Contents of \(R\) equal to least significant word (bits 32 through 63 of doubleword) \\
\hline 0 & 1 & - & - & Contents of R less than least significant word (bits 32 through 63 of doubleword) \\
\hline 1 & 0 & - & - & Contents of \(R\) greater than least significant word (bits 32 through 63 of doubleword) \\
\hline \multicolumn{5}{|l|}{\multirow[t]{4}{*}{CLM Phase Sequence. The preparation phases for the CLM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-157 shows the simplified phase sequence for the CLM instruction execution. Table 3-60 lists the detailed logic sequence during all CLM execution phases.}} \\
\hline & & & & \\
\hline & & & & \\
\hline & & & & \\
\hline
\end{tabular}


Figure 3-157. Compare With Limits in Memory, Phase Diagram

Table 3-60. Compare With Limits in Memory Sequence


Table 3-60. Compare With Limits in Memory, Phase Diagram (Cont.)

(Continued)

Table 3-60. Compare With Limits in Memory Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH \\
TIIL
\end{tabular} & \begin{tabular}{l}
Set flip-flop CC3 If (S0-S31) is nonzero and positive \\
Set flip-flop CC4 is (S0-S3I) is negative \\
Reset flip-flop NSXBF
\end{tabular} &  & \begin{tabular}{l}
Result is nonzero and positive \\
Result is negative \\
Preset for \(\mathrm{B} \longrightarrow \mathrm{S}\) transfer in PH2
\end{tabular} \\
\hline PH2
DR & \begin{tabular}{l}
Sustained until DR
\[
\begin{aligned}
& (M B 0-M B 31) \rightarrow(C 0-C 31) \\
& (C 0-C 31) \rightarrow(D 0-D 31) \\
& (B 0-B 31) \rightarrow(S 0-S 31) \\
& (S 15-S 31) \rightarrow(P 15-P 31)
\end{aligned}
\] \\
Set flip-flop BRP \\
Transfer \(\mathrm{CC} 3 \rightarrow \mathrm{CCl}\) \\
Transfer CC4 \(\rightarrow\) CC2
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =D G=/ D G / \\
\text { DXC } & =\text { FACOMP/LPH2 OU1 } \\
\text { SXB } & =\text { NDIS SXBF }+\ldots \\
S X B F & =\text { Set at PH1 clock } \\
& =\text { FACOMP/L PH2 }+\ldots \\
\text { PXS } & =\text { FACOMP/LPH2 }+\ldots \\
\text { S/BRP } & =\text { PRE1 NFAIM }+ \text { INTRAP1 }+\ldots \\
\text { R/BRP } & =\text { CC3 FACOMP/L PH2 }+\ldots \\
S / C C 1 & =(R / C C)+\ldots \\
R / C C 1 & =F A C O M P / L \text { PH2 }+\ldots \\
(R / C C) & \\
S / C C 2 & =C C 4 \text { FACOMP/L PH2 }+\ldots \\
R / C C 2 & =(R / C C)+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer most significant word of effective doubleword to C - and D-registers \\
Transfer program address to P -register \\
Signifies that program address is in P -register \\
Prepare for new code bits in PH3
\end{tabular} \\
\hline & & \multicolumn{2}{|l|}{Mnemonic: \(\operatorname{CLM}(19,99)\)} \\
\hline
\end{tabular}
(Continued)

Table 3-60. Compare With Limits in Memory Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PH2 DR (Cont.) & \begin{tabular}{l}
Enable signal (S/SXAMD) \\
Set flip-flop MRQ \\
Reset flip-flop NTIIL
\end{tabular} & \[
\begin{aligned}
&(S / S X A M D)=F A S U B(P R E / 34+P H 2)+\ldots \\
& F A S U B= F A C O M P / L+\ldots \\
& S / M R Q=(S / M R Q / 1)+\ldots \\
&(S / M R Q / I)=F A C O M P / L P H 2+\ldots \\
& R / M R Q= \ldots \\
& S / N T I I L= N(S / T I I L)+\ldots \\
&(S / T I I L)= \text { FACOMP/L } \quad(P R E / 34+P H 2)+\ldots \\
& R / N T I I L= \ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for (A-D) \\
\(\longrightarrow S\) in PH3 \\
Core memory request for next instruction in sequence \\
Set TIIL clock for PH3
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { TIIL }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \text { (A0-A31) - (D0-D31) } \\
& \text { (S0-S31) }
\end{aligned}
\] \\
Set condition code flip-flops CCl and CC2 as described in PH1, with new output on sum bus \\
Branch to PH 10
\end{tabular} & \begin{tabular}{l}
Adder logic set at last PH2 clock \\
Same as PHI \\
BRPH10 \(=\) FACOMP \(/ \mathrm{L}\) PH3 \(+\ldots\) \\
S/PHIO = BRPH 10 NCLEAR \(+\ldots\) \\
\(\mathrm{R} / \mathrm{PH} 10=\ldots\)
\end{tabular} & \begin{tabular}{l}
Adder output is (RR-EW) \\
Same as PHI
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH } 10 \\
& \text { DR }
\end{aligned}
\] & ENDE functions & & \\
\hline & & \multicolumn{2}{|l|}{Mnemonic: \(\operatorname{CLM}(19,99)\)} \\
\hline
\end{tabular}

\section*{3-72 Family of Logical Instructions (FALOGIC)}

OR WORD (OR; 49, C9). The OR word instruction performs a logical OR operation on the contents of the effective word and private memory register \(R\), and stores the result in register \(R\).

General. If the corresponding bits of private memory register \(R\) and the effective word are both zero, a zero remains in \(R\); otherwise, a one is placed in the corresponding bit position of register R. No change is made in the effective word. The operation is defined by the following equation, in which \(n\) denotes any bit position:
\[
R_{n}=R_{n}+E W_{n}
\]

Examples. Examples of the logical OR operation are:
\begin{tabular}{rlllllll} 
EW 0000 & 1111 & 0101 & 1101 & 0110 & 0010 & 1010 & 1001 \\
\(R\) & 0011 & 0011 & 0110 & 1001 & 0000 & 1111 & 0101 \\
Before Execution & 0100
\end{tabular}
\(\begin{array}{llllllllll}R & 0011 & 1111 & 0111 & 1101 & 0110 & 1111 & 1111 & 1101\end{array}\)

After Execution

Condition Codes. If the result in private memory register \(R\) is zero, the condition codes are XX00. If bit 0 of register \(R\) is a one, the condition codes are set to \(X X 01\). If bit 0 is a zero and bits 1 through 31 contain at least one 1 , the condition codes are set to XX10.

OR Word Phase Sequence. Preparation phases for the OR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-157 shows the simplified phase sequence for the OR word instruction. Table 3-61 lists the detailed logic sequence during OR word execution phases.

EOR WORD (EOR; 48, C8). The EOR word instruction performs a logical exclusive OR operation on the contents of the effective word and private memory register \(R\) and stores the result in register \(R\).

General. If corresponding bits of register \(R\) and the effective word are different, a one is placed in the corresponding bit position of R. No change is made in the effective word. The operation is defined by the following equation, in which \(n\) denotes any bit position:
\[
R_{n}=R_{n} N E W_{n}+N R_{n} E W_{n}
\]

Examples: Examples of the exclusive OR operation are:
\(\underbrace{\)\begin{tabular}{rlllllll}
\text { EW } & 0000 & 1111 & 0101 & 1101 & 0110 & 0010 & 1010 \\
\(R\) & 0011 & 0011 & 1001 & 1001 & 0000 & 1111 & 0101 \\
0100
\end{tabular}}\(_{\text {Before Execution }}\)

After Execution

Condition Codes. If the result in private memory register \(R\) is zero, the condition codes are XX00. If bit 0 of register \(R\) is a one, the condition codes are set to XXO1. If bit 0 is a zero, and bits 1 through. 31 contain at least one 1 , the condition codes are set to \(X \times 10\).

EOR Word Phase Sequence. Preparation phases for the EOR instruction are the same as the genera! PREP phases for word instructions, paragraph 3-59. Figure 3-158 shows the simplified phase sequence for the EOR word instruction. Table 3-61 lists the detailed logic sequence during all EOR word execution phases.

AND WORD (AND; 4B, CB). The AND word instruction performs a logical AND operation on the contents of the effective word and private memory register \(R\) and stores the result in register \(R\).

General. If the corresponding bits of register \(R\) and the effective word are both one, a one remains in \(R\); otherwise, a zero is placed in the corresponding bit position of R. No change is made in the effective word. The operation is defined by the following equation, in which \(n\) denotes any bit position:
\[
R_{n}=R_{n} E W_{n}
\]

Examples: Examples of the logical AND operation are:


Condition Codes. If the result in register \(R\) is zero, the condition codes are set to \(X X 00\). If bit 0 of register \(R\) is \(a\) one, the condition codes are set to \(X X 01\). If bit 0 is a


Figure 3-158. AND Instruction Phase Sequence
zero, and bits 1 through 31 contain at least one 1, the condition codes are set to XX10.

AND Word Phase Sequence. Preparation phases for the AND instruction are the same as the general PREP
phases for word instructions, paragraph 3-59. Figure 3-158 shows the simplified phase sequence for the AND word instruction. Table 3-61 lists the detailed logic sequence during all AND word execution phases.

Table 3-61. OR, EOR, AND Sequence
\begin{tabular}{|l|l|l|l|}
\hline Phase & \multicolumn{1}{|c|}{ Function Performed } & & \multicolumn{1}{c|}{ Signals Involved } \\
\hline PREP & \begin{tabular}{l} 
At the end of PREP: \\
(C) : EW \\
(A) : RR \\
(P) : Program address
\end{tabular} & & \begin{tabular}{l} 
Effective word \\
Contents of private \\
memory register \(R\) \\
Address of next instruc- \\
tion in sequence
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-61. OR, EOR, AND Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PREP \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop \(M R Q\) \\
Set flip-flop RW \\
Enable signal (S/SXAORD) \\
if \(O R\) \\
Enable signal (S/SXAEORD) \\
if \(E O R\) \\
Enable signal (S/PRXAD) if AND
\end{tabular} & \begin{tabular}{l}
\(S / M R Q\) \\
(S/MRQ/1) \\
FASIO \\
FAS11/1 \\
R/MRQ \\
S/RW \\
FAS11 \\
R/RW \\
(S/SXAORD) \\
(S/SXAEORD) \\
(S/PRXAD)
\end{tabular} &  & \begin{tabular}{l}
Core memory request for next instruction in sequence \\
Prepare to write result in private memory \\
Preset adder for \\
(A OR D) \(\longrightarrow S\) in PHi \\
Preset adder for \\
(A EOR D) \(\longrightarrow S\) in PHI \\
Preset adder for \\
(A AND D) \(\longrightarrow S\) in PHI
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 8 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable clock 18 \\
Set flip-flop CC3 if result is positive quantity and nonzero Set flip-flop CC4 if result is negative quantity
\end{tabular} & \multicolumn{2}{|l|}{Adder logic set at last PREP clock} & \begin{tabular}{l}
Transfer result to private memory register \(R\) \\
T5EN is disabled by signal RW \\
State of flip-flops CC3 and CC4 indicates polarity of data in private memory register \(R\) after operation
\end{tabular} \\
\hline \multicolumn{5}{|r|}{Mnemonic: \(\operatorname{AND}(4 \mathrm{~B}, \mathrm{CB}) \mathrm{OR}(49, \mathrm{C} 9) \mathrm{EOR}(48, \mathrm{C})\)} \\
\hline
\end{tabular}

Table 3-61. OR, EOR, AND Sequence (Cont.)


3-73 Family of Shift Instructions (FASH)

SHIFT (S; 25, A5). The \(S\) instruction shifts the contents of private memory register \(R\) or the contents of private memory registers R and Rul (treated as a single 64-bit register) in a specified manner, amount, and direction.

Types of Shifts. The \(S\) instruction may be a logical shift, in which bits shifted off the end bit positions are lost; a circular shift, in which bits shifted off the end enter the opposite end in circular fashion; or an arithmetic shift, in which the sign of the number is extended to the right to fill the vacated bit positions as the right shift is performed. When an arithmetic shift is performed to the left, it is identical to the left logical shift. All three types of shifts may be performed on either the contents of private memory register \(R\) (single register shift) or the contents of private memory register R and private memory register Rul (double register shift). If a double register shift is performed, the \(R\) field of the instruction word must be an even quantity for correct results.

The type of shift to be performed is specified by three bits in the instruction word or indirectly addressed word, bit positions 21 through 23. (Performing an indexing operation does not change these bits.) A bit configuration of 00X in bit positions 21 through 23 specifies a logical shift; a configuration of 01X specifies a circular shift; 10X specifies an arithmetic shift. A one in bit position 23 denotes a single-register shift, while a zero denotes a double register shift.

Amount and Direction of Shift. The amount and direction of the shift are determined by bit positions 25 through 31 of the effective address. These bits are regarded as a signed quantity, with bit position 25 the sign bit position. If bit position 25 is a zero, bits 25 through 31 are a positive quantity, and a left shift is required. If bit position 25 is a one, bits 25 through 31 are a negative quantity (in two's complement form), and a right shift is required. The amount of the shift is determined by the absolute value of the shift count and may range from zero through 64.

Examples. Examples of the three types of shifts are shown in figure 3-159.

Condition Codes. At the completion of a logical right, circular right, or arithmetic right shift, the condition codes are set to 00 XX . At the completion of a logical left, circular left, or arithmetic left shift, condition code flip-flop CCl is set if there have been an odd number of one bits shifted off the left end of the register, or reset if there have been an even number shifted off; condition code flip-flop CC2 is set if there has been overflow into the sign bit position.

Implementation of Shift Instructions. Implementation of the various shifts is dependent primarily on the direction of the shift.

Figure 3-160 shows the basic implementation of a left shift. The shift count is transferred from the P-register to bit positions 0 through 5 of the macro-counter. If a single register shift is to be performed, the contents of private memory register \(R\) are transferred to the A-register, and zeros are transferred to the B-register. If a double register shift is to be performed, both private memory registers are transferred to the A - and B -register combination. The A- and \(B\)-registers act as a single 64-bit register during shifting operations. The A- and B-registers are shifted one bit at a time to the leff, and the shift count is decremented by one with each shift. The most significant bit of the A-register is either discarded, in the case of a logical or arithmetic shift; routed to A31, in the case of a single register circular shift; or routed to B31, in the case of a double register circular shift. When the count is reduced to zero, shifting stops and the result is transferred back to the private memory registers. Flip-flop CCI indicates whether an odd or even number of one bits have been shifted out of the A-register. Flip-flop CC2 is set if overflow has occurred.

Figure 3-161 shows the basic implementation of a right shift. The private memory registers are transferred to the A- and B-registers as before. The shift count is in the P -register in two's complement form. The shift count is transferred to the macro-counter and flip-flop FL3 as follows: bits 26 through 30 are inverted and transferred to \(\mathrm{MC1}\) through MC5. If P31 is a one, flip-flop FL3 is set. If the shift count is even, MC1 through MC6 now hold (shift count-2), and flip-flop FL3 is reset; if the shift count is odd, MC1 through MC6 hold (shift count -1), and FL3 is set.

If an odd shift is being performed (FL3 set), the A- and \(B\)-registers are shifted right one bit position for the first shift and right two bit positions for every other shift. The count in MC1 through MC6 is decremented by two for each shift. If an even shift is being performed, the Aand \(B\)-registers are shifted right two bit positions for each shift, and the count in MC1 through MC6 is decremented by two for each shift. The least significant bit position during the shift (A31 for a single register shift, B31 for a double register shift) is either discarded, in the case of a logical shift or arithmetic shiff, or routed to the most significant end of the register, in the case of a circular shift. AO is extended to vacant bit positions for the arithmetic shift. Shifting continues until the shift count equals zero. The condition codes are set to 00XX.

Shift Phase Sequence. Preparation phases for the \(S\) instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Table 3-62 lists the detailed logic sequence during all shift execution phases.

\section*{LOGICAL SHIFT, SINGLE REGISTER, LEFT 7 BIT POSITIONS}


PRIVATE MEMORY
REGISTER 10
BEFORE EXECUTION

PRIVATE MEMORY
REGISTER 10
AFTER EXECUTION

CIRCULAR SHIFT, DOUBLE REGISTER, LEFT 34 BIT POSITIONS


SHIFT 34 BIT POSITIONS


\section*{ARITHMETIC SHIFT, SINGLE REGISTER, RIGHT 7 BIT POSITIONS}


INSTRUCTION WORD


901172A. 3141

Figure 3-159. Shift Examples



Table 3-62. . Shift Sequence

(Continued)

Table 3-62. . Shift Sequence (Cont.)

(Continued)

Table 3-62. Shift Sequence (Cont.)

(Continued)

Table 3-62. Shift Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PH6 } \\
\text { T5L } \\
\text { (Cont.) }
\end{gathered}\right.
\] & \begin{tabular}{l}
Toggle flip-flop CCl as one bits shift through A0 \\
Set flip-flop CC 2 if overflow into sign bit position \\
If an even right shift is being performed, following functions occur during each clock period: \\
Enable signal SFT \\
Enable signal (S/SXA) \\
\((\mathrm{AO}-\mathrm{A} 3 \mathrm{I}) \longrightarrow(\mathrm{SO}-\mathrm{S} 3 \mathrm{I})\) \\
\((\mathrm{SO}-\mathrm{S} 29) \longrightarrow(\mathrm{A} 2-\mathrm{A} 31)\) \\
Set A0 and A1 according to type and length of shift \\
If a double register shift is being performed, S30 and S31 are clocked into BO and BI , respectively
\end{tabular} &  & \begin{tabular}{l}
CCl provides an indication of whether an odd or even number of one bits have been shifted out of the A-register \\
Shifting iterations \\
Preset adder for \\
\(A \longrightarrow S\) during next clock period \\
Output of adder shifted right two bit positions \\
Single register, circular shift \\
\(\mathrm{A} 30, \mathrm{~A} 31 \longrightarrow \mathrm{~A} 1 \rightarrow \mathrm{Al}\), respectively \\
Double register circular shift \\
\(\mathrm{B} 30, \mathrm{~B} 31 \rightarrow \mathrm{AO}, \mathrm{Al}\), respectively \\
Arithmetic shift. original contents of A0 extended to right as shift is made
\end{tabular} \\
\hline & & & Mnemonic: S (25, A5) \\
\hline
\end{tabular}

Table 3-62. Shift Sequence (Cont.)

(Continued)

Table 3-62. . Shift Sequence (Cont.)

(Continued)

Table 3-62. Shift Sequence (Cont.)


SHIFT FLOATING (SF; 24, A4). The SF instruction performs a right or left shift operation on a short-format floating point number in private memory register \(R\), or on a long-format floating point number in private memory registers \(R\) and Rul. The shifted result is loaded back into private memory. Both formats of floating point numbers are described in detail in paragraph 3-74.

Right Shift Operations. For a right shift of either a longor short-format floating point number the fraction of the floating point number is shifted one hexadecimal place to the right and the exponent of the number incremented by one. Shifting continues until the number of shifts specified by the instruction have been performed or until the exponent field of the number overflows. The shifted result is loaded back into private memory registers R and Rul; the exponent and fraction of the result is set to all zeros ("true" zero) if the fraction of the floating point number was zero or became zero.

The condition codes are set to 00XX if the number of hexadecimal shifts specified by the instruction have been performed. If exponent overflow has occurred, the condition codes are set to 01 XX. Flip-flops CC3 and CC4 are set to 00 if the result is zero, 01 if the result is negative, and 10 if the result is positive.

Left Shift Operations. For a left shift of either a long- or short-format floating point number the fraction of the floating point number is shifted one hexadecimal place to the left, and the exponent of the number is decremented by one. Shifting continues until the number of shifts specified by the instruction have been performed, until the number is normalized (significance in the most significant hexadecimal digit of the fraction), or until the exponent field underflows. The shifted result is then loaded back into private memory. The result is set equal to true zero if the fraction of the floating point number was zero.

The condition codes are set to 00XX if the number of hexadecimal shifts specified by the instruction have been completed. If the fraction is normalized, the condition code settings are IXXX. Exponent underflow produces settings of XIXX. Exponent underflow and normalization can appear simultaneously. Flip-flops CC3 and CC4 are set to 00 if the result is zero, 01 if the result is negative, or 10 if the result is positive.

Short and Long Formats. If bit position 23 in the instruction word or indirectly addressed word is a zero, the contents of private memory register \(R\) are treated as a short-format floating point number. If bit position 23 is a one, the contents of private memory registers R and Rul are treated as a long-format floating point number.

Amount and Direction of Shift. The amount and direction of shift are determined by bit positions 25 through 31 of the effective address. These bits are regarded as a signed quantity, with bit position 25 the sign position. If bit position 25 is a zero, bits 25 through 31 are a positive
quantity, and a left shift is required. If bit position 25 is a one, bits 25 through 31 are a negative quantity (in two's complement form), and a right shift is required. The amount of shift is determined by the absolute value of the shift count. The shift count specifies the number of hexadecimal shifts of the fraction to be performed.

Examples. Examples of a short-format right shift and a short-format left shift are shown in figure 3-162.

Implementation of the Shift Floating Instruction. Figure \(3-163\) shows the basic implementation of a left shift. The shift count is transferred from the P -register to bit positions 0 through 5 of the macro-counter. MC0 through MC7 now hold four times the shift count. If a short format shift is to be performed, the absolute value of the short-format floating point number in the R -register is transferred to the A-register and zeros are transferred to the B-register. If a long-format floating point shift is to be performed, the absolute value of both the \(R\) and Rul registers is transferred to the \(A\) - and \(B\)-registers. The \(A-\) and \(B\)-registers are treated as a single register during shifting operations.

The fraction of the floating point number is contained in A8 through A31 for a short-format shift, or A8 through B31 for a long-format shift. The exponent of the number is in Al through \(A 7\); these seven bits are isolated from the remainder of the \(A\) - and \(B\)-registers. A0 contains a zero. The fraction in the \(A\) - and \(B\)-registers is shifted left one bit at a time, and the macro-counter is decremented one count with each shift (effectively decrementing the shift count by onequarter with each shift; the total number of shifts performed must be a multiple of four). The exponent field in AI through A7 is decremented by one count for every four shifts, since the fraction has been increased by a factor of 16 and the exponent must be reduced to restore the original magnitude of the floating point number.

When the shift count has been reduced to zero, when the fraction of the floating point number has been normalized (a one bit in A8 through All), or when the exponent field underflows (ones in A0 through \(A 7\) ), shifting stops. The shifted result is corrected to its original sign and transferred back into private memory. If the fraction of the floating point number was originally zero, the floating point number is changed to true zero before the transfer is made.

Figure 3-164 shows the basic implementation of a right shift. The shift count is in the P -register in two's complement form. The shift count is transferred to the macro-counter as follows: bits 26 through 30 are inverted and transferred to MCl through MC6. A one is forced into MC7. The macrocounter now holds twice the shift count minus one. The floating point number is transferred to the \(A\) - and \(B\)-registers as in the left shift. The fraction in the \(A\) - and \(B\)-registers is shifted right two bits at a time with each shift (effectively decrementing the shift count by one-half with each shift; the total number of shifts performed must be a multiple of two). The exponent is incremented by one count with every two shifts to compensate for shifting the fraction. The
fraction of the number is reduced by a factor of 16 with each two shifts effected. The two least significant bits of the fraction are lost with each shift.

When the shift count is reduced to zero, when the exponent field overflows (a one in AO), or when the fraction of the number goes to zero, shifting stops. The shifted result is corrected to its original sign and transferred back into
private memory. If the fraction of the floating point number was originally zero or became zero, the floating point number is changed to true zero before the transfer is made.

Shift Floating Phase Sequences. Preparation phases for the SF instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-63 lists the detailed logic sequence during all SF execution phases.

SHORT-FORMAT RIGHT SHIFT, TWO HEXADECIMAL DIGIT POSITIONS


INSTRUCTION WORD


PRIVATE MEMORY REGISTER 10 BEFORE EXECUTION

PRIVATE MEMORY REGISTER 10 AFTER EXECUTION

CONDITION CODES

SIGN OF
FRACTION

SHORT-FORMAT LEFT SHIFT, TWO HEXADECIMAL DIGIT POSITIONS


PRIVATE MEMORY
REGISTER 10
AFTER EXECUTION

CONDITION CODES

Figure 3-162. Shift Floating Examples



Table 3-63. Shift Floating Sequence

(Continued)

Table 3-63. . Shift Floating Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PREP \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If long-format floating point shift is being performed, perform the following functions: \\
Reset flip-flop NAXRR \\
Reset flip-flop NLR31F \\
Branch to PH3 \\
If short-format floating point shift is being performed, perform the following functions: \\
Enable signal (S/SXMA) \\
Branch to PH5
\end{tabular} & \[
\begin{aligned}
\text { S/NAXRR } & =\text { N(S/AXRR) } \\
\text { (S/AXRR) } & =\text { PRE3 FUSF ND23 }+\ldots \\
\text { R/NAXRR } & =\ldots \\
\text { S/NLR3IF } & =\text { N(S/LR3I) } \\
\text { (S/LR31) } & =\text { PRE3 FUSF ND23 }+\ldots \\
\text { R/NLR3IF } & =\ldots \\
\text { BRPH3 } & =\text { FAMDS PRE/34 NBRPH5 } \\
& =\text { NANLZ }+\ldots \\
\text { S/PH3 } & =\ldots \\
\text { R/PH3 } & \\
& =\text { FUSF PRE3 ND23 }+\ldots \\
\text { (S/SXMA) } & \\
& =\text { FUSF PRE3 ND23 }+\ldots \\
\text { BRPH5 } & =\ldots \\
\text { S/PH5 } & =\ldots \\
\text { R/PH5 } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Prepare to read least significant half of floating point number \\
Force a one on private memory address line LR31 during next phase \\
Preset adder for -A \(\qquad\) during next phase. Used if floating point number is negative \\
PH3 and PH4 operations involve obtaining the most significant word of the long-format floating point number
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long. Entered only for long-format shift
\[
(R R 0-R R 31) \longrightarrow(A 0-A 31)
\] \\
If long-format floating point number is even, enable signal (S/SXA); if odd, enable signal (S/SXMA) \\
Reset flip-flop NAXRR
\end{tabular} & \[
\begin{aligned}
\text { AXRR } & =\text { Set at last PREP clock } \\
& \\
(S / S X A) & =\text { NFLI }(S / S X / F L I)+\ldots \\
(S / S X / F L I) & =\text { FUSF D23 PH3 }+\ldots \\
(S / S X M A) & =F L 1(S / S X / F L I)+\ldots \\
S / \text { NAXRR } & =N(S / A X R R)+\ldots \\
(S / A X R R) & =F U S F D 23 \text { PH3 }+\ldots \\
R / \text { NAXRR } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer least significant word of long-format number to A-register \\
Preset adder to gate absolute value of least significant word of floating point number to sum bus \\
Prepare to read most significant half of floating point number from private memory register \(R\)
\end{tabular} \\
\hline & & & Mnemonic: SF (24, A4) \\
\hline
\end{tabular}
(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

(Continued)

Table 3-63. Shift Floating Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH5 \\
T5L (Cont.)
\end{tabular} & \begin{tabular}{l}
If long-format shift is being implemented, perform the following functions: \\
If long-format floating point number is positive, (A0-A31)
\[
\longrightarrow(S 0-\mathrm{S} 31)
\] \\
If long-format floating point number is negative, (NA0-NA31)
\[
+\mathrm{K} 31 \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \rightarrow
\]
(A0-A31) \\
Enable signal (S/SXA) \\
If left shift is being implemented, decrement count in macro-counter by one \\
If shift count equals zero, branch to PH7 and request next instruction
\end{tabular} &  & \begin{tabular}{l}
Insignificant action. Original floating point number in \(A\) and \(B\) remains unchanged \\
Absolute value of original long-format floating point number is now in \(A\) - and \(B\)-registers \\
Preset adder for A \(\qquad\) in PH6 \\
Precount shift count towards zero. MC6 and MC7 hold 11 at end of PH5 if left shift \\
Shifting is not called for by instruction \\
Core memory request for next instruction in sequence
\end{tabular} \\
\hline \begin{tabular}{l}
PH6 \\
T5L
\end{tabular} & \begin{tabular}{l}
Length of PH6 determined by shift count, exponent value, normalization, etc. If left shift is being performed, the following functions occur during each clock period: \\
Enable signals FUSF/1 and SFT \\
Enable signal (S/SXA) \\
Zeros \(\longrightarrow(S 0-S 7)\)
\end{tabular} & \[
\begin{aligned}
\text { FUSF } / 1= & \text { FUSF NIOEN PH6 }+\ldots \\
\text { SFT }= & \text { FASH NIOEN PH6 } \\
(\mathrm{S} / \mathrm{SXA})= & \text { SFT }+ \text { FASH }(\mathrm{S} / \mathrm{PH} 6 / \mathrm{IO}) \\
& +\ldots \\
\mathrm{S} / \mathrm{PH} 6 / \mathrm{IO})= & \text { IOPHI SWI3 NIPH10 } \\
& \text { NPCP2 (NIOEN }+\mathrm{IOBO}) \\
\text { NPRXAD } / 0= & \text { FUSF } / 1 \text { NDIS }+\ldots \\
\text { NPRXAND } / 0= & \text { FUSF } / 1 \text { NDIS }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Signal SFT signifies that shifting iterations are occurring \\
Preset adder for \(A \longrightarrow S\) during next clock period. Signal (S/PH6/IO) is a return to shift iterations from \(1 / O\) service \\
NPRXAD and NPRXAND effectively disable adder logic so that S0-S7 are always zeros
\end{tabular} \\
\hline & & & Mnemonic: SF ( \(24, \mathrm{~A} 4\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-63. Shift Floating Sequence (Cont.)

(Continued)

Table 3-63. . Shift Floating Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH6 } \\
& \text { T5L } \\
& \text { (Cont.) }
\end{aligned}\right.
\] & \begin{tabular}{l}
Zeros \(\longrightarrow(\mathrm{SO}-\mathrm{S} 7)\) \\
\((\mathrm{A} 8-\mathrm{A} 31) \longrightarrow(\mathrm{S} 8-\mathrm{S} 31)\)
\[
(S 8-S 31) \rightarrow(A 10-A 31)
\] \\
If a long-format shift is being performed, \(\mathrm{S} 30, \mathrm{~S} 31 \rightarrow \mathrm{BO}, \mathrm{Bl}\) Otherwise, zeros \(\longrightarrow \mathrm{BO}, \mathrm{Bl}\)
\[
(\mathrm{BO}-\mathrm{B} 29) \rightarrow(\mathrm{B} 2-\mathrm{B} 31)
\] \\
Increment exponent by one on second clock of PH6 and every second clock thereafter \\
Decrement shift count in MCl-MC7 by one \\
Sustain PH6 until shift count reaches zero or until normalization occurs on left shift, providing none of following conditions exist: \\
a. Exponent overflow or underflow \\
b. Fraction equal to zero \\
c. I/O service call pending
\end{tabular} &  & \begin{tabular}{l}
NPRXAD and NPRXAND effectively disable adder logic so that S0-S7 are always zeros \\
Output of adder shifted right two bit positions. A8 and A9 will always be reset, since zeros are present on S6 and S7 \\
NFL3 applies to fixed point shift only \\
Exponent incremented after every two shifts to compensate for shifting (size of number has been effectively decreased by a factor of 16 due to shifting) \\
The original shift count (specifying number of hexadecimal digit positions to be shifted) is decremented by one-half at each clock
\end{tabular} \\
\hline & & & Mnemonic: SF (24, A4) \\
\hline
\end{tabular}

Table 3-63. Shift Floating Sequence (Cont.)


\section*{(Continued)}

Table 3-63. Shift Floating Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH7 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Reset flip-flop NSXBF \\
Reset A0 to clear possible exponent overflow or underflow \\
Set flip-flop FL3 if fraction equals zero \\
Set flip-flop CCl if fraction is normalized on left shift \\
Set flip-flop CC2 if exponent overflow or underflow has occurred
\end{tabular} &  & \begin{tabular}{l}
Preset logic for B \(\qquad\) in PH 7 \\
Fraction may have gone to zero on last shift of PH6 \\
Fraction may have been normalized on last shift of PH6 \\
Overflow or underflow may have occurred on last shift of PH6
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH8 } \\
\text { T5L }
\end{gathered}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (B 0-B 31) \longrightarrow(S 0-S 31) \longrightarrow \rightarrow \\
& (D 0-D 31)
\end{aligned}
\] \\
If original floating point number was positive, enable signal (S/SXD). If original floating point number was negative, enable signal (S/SXMD), and reset flip-flop NK31 \\
Reset flip-flop NLR3IF
\end{tabular} &  & \begin{tabular}{l}
Least significant word of shifted result transferred to \(D\)-register. This quantity is all zeros if a shortformat shift is in effect \\
Take correct value of the shifted result in PH9 and PH 10 \\
Force a one on private memory address line LR31 during PH9 to select private memory register Rul
\end{tabular} \\
\hline & & & Mnemonic: SF (24, A4) \\
\hline
\end{tabular}
(Continued)

Table 3-63. Shift Floating Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH8 \\
T5L (Cont.)
\end{tabular} & \begin{tabular}{l}
If long-format shift is being performed, set flip-flop RW \\
If fraction is zero, perform the following operations: \\
Set flip-flop CCl if left shift \\
Reset flip-flop CC2 \\
Sustain the state of flip-flop FL3
\end{tabular} & \[
\begin{aligned}
\mathrm{S} / \mathrm{RW} & =\text { FUSF PH8 D23 }+\ldots \\
\mathrm{R} / \mathrm{RW} & =\ldots \\
& \\
\mathrm{S} / \mathrm{CCl} & =\cdots \\
\mathrm{R} / \mathrm{CCl} & =\text { FUSF PH8 NFL2 FL3 }+\ldots \\
\mathrm{R} / \mathrm{CC} 2 & =\text { FUSF PH8 FL3 }+\ldots \\
\mathrm{R} / \mathrm{FL} 3 & =\mathrm{N}(\text { FUSF PH8 })+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Prepare to write least significant word of shifted result into private memory register Rul \\
A zero fraction is considered to be normalized \\
Cancel a possible exponent underflow or overflow indication. Result is true zero \\
FL3 indicates a fraction of zero. This data is needed in PH9
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
If original floating point number was positive, (D0-D31) -(S0-S31) \\
If original floating point number was negative, (ND0-ND31) + K31
\[
\longrightarrow(\mathrm{SO} 0-\mathrm{S} 31)
\] \\
If long-format shift, (S0-S31)
\[
\rightarrow(\text { RW0-RW31) }
\] \\
Set K31 if end carry resulted from (S/SXMD) operation \\
Set flip-flop RW \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Transfer corrected shifted result to private memory register Rul \\
Provide carry to most significant word of result in PHIO \\
Prepare to write most significant word of result into private memory register \(R\) (complete result if short-format shift is being performed) \\
Inhibits transmission of another clock until data release signal is received from core memory
\end{tabular} \\
\hline & & & Mnemonic: SF (24, A4) \\
\hline
\end{tabular}
(Continued)

Table 3-63. Shift Floating Sequence (Cont.)


\section*{3-74 Family of Floating Point Instructions}

GENERAL. Implemented floating point instructions can be used to add, subtract, multiply, and divide floating point numbers. Floating point instructions are implemented by the addition of the floating point option to the Sigma 5 computer system. If the floating point option is not present in the system, and execution of a floating point instruction is attempted, the computer will-abort execution of the instruction. A trap to memory location X'4I' \((6510)\), the unimplemented instruction trap location, will result.

The following instructions are included in the floating point option:
\begin{tabular}{llll}
\multicolumn{1}{c}{ Instruction } & Mnemonic & & Opcode \\
\cline { 2 - 2 } & & & \\
Floating Add, Short & FAS & & \(3 D, B D\) \\
Floating Add, Long & FAL & 1D, 9D \\
Floating Subtract, Short & FSS & \(3 C, B C\) \\
Floating Subtract, Long & FSL & 1C, 9C \\
Floating Multiply, Short & FMS & \(3 F, B F\) \\
Floating Multiply, Long & FML & 1F, 9F \\
Floating Divide, Short & FDS & \(3 E, B E\) \\
Floating Divide, Long & FDL & \(1 E, 9 E\)
\end{tabular}

FLOATING POINT HARDWARE. The floating point option of the Sigma 5 computer consists of additional modules that
supplement the CPU logic. The assembly is called the floating point box since it is physically separate from the main CPU logic. Registers and logic in the floating point box are very similar to the main CPU logic.

\section*{Note}

Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.

FLOATING POINT FORMATS. There are two floating point number formats for the Sigma 5 computer, short and long. Both are shown in figure 3-165. The short format is made up of a sign bit, bit 0 ; an excess -64 biased exponent, bits 1 through 7; and a 24-bit mantissa, bits 8 through 31. The long format adds 32 bits of lower significance to the mantissa.
A floating point number in the Sigma 5 has the following form:
\[
\text { Floating Point Number }=S\left(M \times 16^{E}\right)
\]
\(S\) represents the sign bit of the number, bit 0 . If the sign bit is a zero, the number is positive and in true form. If the sign bit is a one, the entire number is in two's complement form. \(M\) is the mantissa of 24 or 56 bits. The mantissa is a fraction with the binary point immediately before bit position 8. E is the exponent, with the bias of 64 removed. The term "inverted" refers to the exponent in a negative


901172A. 3151

Figure 3-165. Floating Point Number Formats


901172A. 3152

Figure 3-166. Floating Point Number Example
floating point number; the exponent must be uninverted before bias is removed.

The largest positive mantissa has all ones in the mantissa field of the floating point number, representing a quantity of \(\left(1-2^{-24}\right)\) or \((1-2-56)\). The smallest positive mantissa is all zeros, representing a quantity of zero. The largest mantissa in a negative floating point number is all zeros with a one in the least significant bit, \(-\left(1-2^{-24}\right)\) or \(-\left(1-2^{-56}\right)\); the smallest bit is a mantissa of all ones, \(-\left(2^{-24}\right)\) or \(-\left(2^{-56}\right)\).

The sign bit and the exponent field of the floating point number, taken together, represent an excess-64, signed, exponent quantity. For example, if a positive floating point number has an exponent field of \(1111111_{2}\), the excess64, signed quantity represented is \(01111111_{2}\), or +127 . If the bias is removed by subtracting 64, the result is S
\(00111111_{2}\) or +63 . In this manner the exponent of \(a\) floating point number may be treated as a separate entity in arithmetic operations with other exponents. As another example, consider an exponent of \(0111101_{2}\) in a positive number. The exponent \(\mathrm{Olll}_{101}\) in this number represents
 in negative floating point numbers are inverted form. The exponent \({ }_{\mathrm{S}} 000010_{2}\) in a negative number, when inverted, becomes \(00111101_{2}\). When bias is removed, the result is


EXAMPLES OF FLOATING POINT NUMBERS. Examples of a positive and a negative floating point number with an explanation of the fields and conversion are shown in figure 3-166.

NORMALIZATION. A floating point number is said to be normalized if the absolute value of the mantissa is less than one but greater than \(1 / 16\). The mantissa of a positive floating point number must have a one somewhere in the four most significant bits (most significant hexadecimal digit must be nonzero) for the number to be normalized. A negative number is in two's complement form; a negative floating point number, therefore, must have a zero in the four most significant bits or have all ones in the four most significant bits and zeros in the remaining digits.

The negative floating point number \(1 \times X X X X X X 00 \longrightarrow 0\) is illegal, as the absolute value of this number is equal to one.

Normalization of a floating point number takes place as follows: the mantissa is shifted one hexadecimal place to the left. The exponent is decremented by one to compensate for the shift. Left shifting and decrementing of the fraction continues until the absolute value of the mantissa is greater than or equal to \(1 / 16\). Normalization is illustrated in figure 3-167.

A floating point number is said to be simple-normalized if it is the range of \(+1 / 16 \leq N<1\) or \(-1 \leq N<-1 / 16\). Simple-normalized numbers are permissible only in the hardware while a floating point instruction is being implemented, and are not legal in memory.

FLOATING POINT MODE CONTROL BITS. Three bits in PSW1 of the program status doubleword control performance of floating point instructions.

Floating Point Addition and Subtraction. FN, floating normalize, is significant only during floating point additions and subtractions. If FN is a zero, the results of additions and subtractions are to be postnormalized. If exponent underflow occurs, if the result is zero, or if more than two hexadecimal shifts are required for normalization, floating mode bits FS and FZ determine the resultant action. If FN is a one, postnormalization is inhibited and FS and FZ are ignored.

FZ, floating zero, is significant during additions or subtractions if FN is a zero. If exponent underflow occurs during floating point addition or subtraction and the FZ bit is a zero, the result is set equal to all zeros, providing there is no trap by the FS bit. If exponent underflow occurs and the FZ bit is a one, the computer traps to location \(\mathrm{X}^{\prime} 44^{1}\) with the contents of private memory unchanged.

FS, floating significance, is significant during additions or subtractions if FN is a zero. If FS is a zero and the result is zero, the mantissa and exponent of the result are set

NUMBER TO BE
NORMALIZED
(SHORT FORMAT)


FIRST SHIFT


SECOND SHIFT


THIRD SHIFT,
NORMALIZED NUMBER

\[
+\left(\frac{1}{2^{3}}\right) \times 16^{-2}
\]

FRACTION \(=\frac{1}{8}\left(>\frac{1}{16}\right)\)

Figure 3-167. Normalization of Floating Point Numbers
equal to all zeros. If \(F S\) is a one and the result is zero, or more than two hexadecimal shifts are required for normalization of the result, the computer traps to location \(X^{\prime} 44{ }^{\prime}\) with the contents of private memory unchanged.

Exponent overflow unconditionally causes a trap to location \(X^{\prime} 44\) ' with private memory unchanged.

Floating Point Multiplication and Division. If exponent overflow occurs during a floating multiply or divide or if division by zero is attempted, the computer unconditionally traps to location \(X^{\prime} 44^{\prime}\). Private memory remains unchanged.

If the FZ bit is a zero and the exponent of the result of a multiplication or division has been reduced below zero (underflow) or if the mantissa of the result is zero, the exponent and mantissa of the result are set equal to all zeros. If FZ is a one and one of these conditions occurs, the computer traps to location \(X^{\prime} 44^{\prime}\). Private memory remains unchanged.

Condition Code Settings. Condition code settings for the eight floating point instructions are shown in table 3-64.

FLOATING ADD, SHORT (FAS; 3D, BD). FAS adds the effective word and private memory register \(R\). If no floating point arithmetic fault occurs, the sum is loaded into private memory register R .

FLOATING ADD, LONG (FAL; 1D, 9D). FAL adds the effective doubleword and private memory registers \(R\) and Rul. R must be an even value for correct results. If no floating point arithmetic fault occurs, the sum is loaded into private memory registers R and Rul

FLOATING SUBTRACT, SHORT (FSS; 3C, BC). FSS subtracts the effective word from the contents of private memory register R. If no floating point arithmetic fault occurs, the difference is loaded into private memory register \(R\).

FLOATING SUBTRACT, LONG (FSL; 1C, 9C). FSL subtracts the effective doubleword from the contents of private memory registers \(R\) and Rul. \(R\) must be an even value for correct results. If no floating point arithmetic fault occurs, the sum is loaded into private memory registers R and Rul.

Table 3-64. Floating Point Condition Code Settings


FLOA IING ADD AND SUBTRACT PHASE SEQUENCE. Preparation phases for FAS and FSS are the same as the general PREP phases for word instructions, paragraph 3-59. Preparation phases for FAL and FSL are the same as the general PREP phases for doubleword instruction, paragraph 3-59.

Figure 3-168 shows the general method of FAS, FAL, FSS, and FSL implementation. The example shown is one of a simplified floating addition. Table 3-65 lists the detailed logic for execution of floating add and floating subtract instructions.
\begin{tabular}{|c|c|}
\hline A. TRANSFER OF OPERANDS: &  \\
\hline B. EXPONENT DIFFERENCING: & \[
\begin{aligned}
& \begin{array}{l}
- \\
\text { SIGN } \\
0 \\
0
\end{array} 1 \\
& 1
\end{aligned} 0
\] \\
\hline \begin{tabular}{l}
C. EQUALIZATION OF EXPONENTS: \\
EXAMINE EXPONENT DIFFERENCE: \\
ADJUST|SMALLER FLOATING POINT NUMBER|: \\
EXAMINE EXPONENT DIFFERENCE:
\end{tabular} &  \\
\hline \begin{tabular}{l}
D. ADDITION: \\
UNBIAS EQUALIZED EXPONENT:
\end{tabular} &  \\
\hline \begin{tabular}{l}
E. OVERFLOW DETECTION AND POSTNORMALIZATION: \\
CHANGE TO ABSOLUTE VALUE AND EXAMINE: \\
FIRST POSTNORMALIZATION TRY: \\
F. POSTNORMALIZATION: \\
BIAS EXPONENT:
\end{tabular} &  \\
\hline \begin{tabular}{l}
G. STORAGE: \\
CHANGE TO PROPER FORM AND STORE:
\end{tabular} & \[
\left.\begin{array}{llllllllllllllllll}
1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0^{\prime} & 0 & 0 & 0
\end{array}\right)
\] \\
\hline
\end{tabular}

Figure 3-168:. Floating Add and Subtract Implementation

Table 3-65. FAS, FSS, FAL, FSL Sequence

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH2; \\
Box \\
PH2; \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\text { NDO-ND31 }) \longrightarrow(S 0-S 31) \\
& (N S O-N S 31) \longrightarrow(F P O-F P 31)
\end{aligned}
\]
\[
\begin{aligned}
& \mathrm{FPO} \longrightarrow S 46, \text { S47 } \\
& \xrightarrow{(F P 8-F P 31) \longrightarrow(S 48-S 71)} \\
& \xrightarrow{(\text { FP0-FP7 }) \longrightarrow(S 0-S 7)} \\
& \text { Zeros } \longrightarrow(S 8-S 31) \\
& (\text { S46-S71, S0-S31) } \rightarrow \\
& (D 46-D 71, D 0-D 31)
\end{aligned}
\]
\[
(\text { NAO-NA7) } \rightarrow(\text { FO-F7 })
\] \\
If augend is negative
\[
(\mathrm{NAO}-\mathrm{NA} 7) \rightarrow(\mathrm{A} 0-\mathrm{A} 7)
\] \\
Set flip-flop A8 \\
Set flip-flop D8 if addend is negative
\end{tabular} & Adder logic set at PHI clock
\[
\begin{array}{ll}
\text { FPXS } & =\text { NPH8 NDIS } \\
\text { SXFP } / U & =\text { S4607XFP } \\
\hline \text { S4607XFP } & =\text { PH2 NFPDIS }+\ldots \\
\text { SXFP/U } & =\text { S4607XFP } \\
\hline & \\
\text { SXFP } / 4 & \\
\hline & \\
& \\
& \\
\text { DXS } & \text { PH } 2+\ldots 07 X F P \\
\hline
\end{array}
\]
\[
\text { FXNA } \quad=\quad \text { PH2 NO6 }
\] &  \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS (3D, BD) } \\
& F S S(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{CPU} \\
& \mathrm{PH} 2 ; \\
& \mathrm{Box} \\
& \mathrm{PH2} \\
& \mathrm{~T} 8 \mathrm{~L} \\
& \text { (Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
Enable signal (S/SXAPD) if addend is negative \\
Enable signal (S/SXAMD) if addend is positive \\
If long format instruction is in effect, perform the following functions:
\[
(\text { RR0-RR31 }) \rightarrow(A 0-A 31)
\] \\
Enable signal (S/SXNA) \\
Set flip-flop DRQ \\
Set flip-flop PH3
\end{tabular} &  & \begin{tabular}{l}
For exponent arithmetic in PH3 \\
For exponent arithmetic in PH3 \\
LSW of augend A-register \\
Preset adder for -A \\
\(\longrightarrow S\) in PH3 \\
Inhibits transmission of another clock until data release received from core memory. (Memory request made during PREP) \\
Box PH3
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH3; \\
Box \\
PH3; \\
T8L \\
if \\
short, DR if long
\end{tabular} & One clock long
\[
\begin{aligned}
& \frac{(\mathrm{A} 46-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31) \pm}{(\mathrm{D} 46-\mathrm{D} 71, \mathrm{D} 0-\mathrm{D} 31)-} \\
& \begin{array}{l}
\text { (S46-S71, S0-S31) } \\
(\mathrm{SO}-\mathrm{S} 7) \rightarrow-(E 0-E 7)
\end{array}
\end{aligned}
\]
\[
(\text { NAO-NA } 31) \longrightarrow(\text { SO-S31) }
\]
\[
(N S 0-N S 31) \longrightarrow(F P 0-F P 31)
\] & \begin{tabular}{l}
Adder logic set at PH2 clock \\
Adder logic set at PH2 clock \\
FPXS \(=\quad\) NPH8 NDIS
\end{tabular} & (A0-A7) contains uninverted augend exponent. The adder is set to subtract the uninverted addend exponent from the uninverted augend exponent. D8, set in PH2 if addend negative, effectively adds a one for two's complement of addend exponent LSW of augend \(\longrightarrow\) FP lines if long format instruction. If short format, action is meaningless \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS (3D, BD) } \\
& \text { FSS }(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)


Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH4; \\
Box \\
PH4; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable signal (S/SXAMD) if subtract instruction
\[
(\text { FO-F7) }-64 \rightarrow(E 0-E 7) \text { if }
\] \\
exponent in F -register is uninverted \\
(NFO-NF7) -64 \(\rightarrow\) (EO-E7) if exponent in F -register is inverted \\
Branch to Box PH6 \\
If exponent difference in E-register is greater than zero, perform the following functions: \\
Signal ALM is enabled \\
Enable signal (S/SXD) if addend positive \\
Enable signal (S/SXMD) if addend negative, and set flip-flop SWI \\
Set flip-flop FPR if result of arithmetic operation in PH6 will be opposite to correct result
\[
(E 0-E 7)-1 \rightarrow(E O-E 7)
\] \\
Set flip-flop SW2 \\
Branch to Box PH5
\end{tabular} &  & \begin{tabular}{l}
Preset adder for A - D
\[
\Longrightarrow \mathrm{S} \text { in } \mathrm{PH} 5
\] \\
The uninverted, unbiased augend exponent is transferred to F-register. This also is the exponent of the addend in this case \\
Go to add/subtract phase \\
Augend exponent is greater than addend exponent \\
Right align addend \\
Prepare to take absolute value of addend in PH5. Preset adder logic \\
SW1 signifies that operand sign has been reversed \\
Floating polarity reversed \\
Downcount exponent difference toward zero. (Exponent difference is a positive number) \\
Signifies that \(A \rightarrow D\) transfer will be made in PH5 \\
Go to alignment phase
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS (3D, BD) } \\
& F S S(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH4; \\
Box \\
PH4; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If exponent difference in E register is less than zero, perform the following functions: \\
Signal ALR is enabled \\
Enable signal (S/SXA) if augend is positive \\
Enable signal (S/SXMA) if augend is negative, and set flip-flop SWI \\
Set flip-flop FPR if result of arithmetic operation in PH6 will be opposite to correct result
\[
(\mathrm{EO}-\mathrm{E} 7)-1 \xrightarrow{(E O-E 7)}
\]
\[
(\mathrm{D} 0-\mathrm{D} 7) \rightarrow(\mathrm{FO}-\mathrm{F} 7)
\] \\
Branch to Box PH5
\end{tabular} &  & \begin{tabular}{l}
Addend exponent is greater than augend exponent \\
Right align augend \\
Prepare to take absolute value of augend in PH5 \\
Preset adder logic \\
SWI signifies that operand sign has been reversed \\
Floating polarity reversed \\
Upcount exponent difference toward zero. (Exponent difference is a negative number) \\
Larger (addend) exponent transferred to F-register \\
Go to alignment phase
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH5 \\
or \\
PH6; \\
Box \\
PH5; \\
T8L
\end{tabular} & \begin{tabular}{l}
This phase is entered only if the exponent difference in PH 4 was nonzero \\
Perform the following functions during the first clock period: \\
If (E0-E7) \(>0\) in PH4:
\[
(A 47-A 71, A 0-A 31) \longrightarrow
\]
(D46-D71, D0-D31)
\end{tabular} & DXA \(\quad=\quad\) PH5 SW2 \(+\ldots\) & Larger (augend) operand
\[
\Rightarrow \text { D-register }
\] \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS (3D, BD) } \\
& \operatorname{FSS}(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)


Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH5 \\
or \\
PH6; \\
Box \\
PH5; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Perform the following functions during all clocks but the last:
\[
\begin{aligned}
& \begin{array}{l}
(A 46-A 71, A 0-A 31) \longrightarrow-16 \\
(S 46-S 71, S 0-S 31) \longrightarrow-1 / 15
\end{array} \\
& \frac{(A 50-A 71, A 0-A 31)}{\text { Zeros } \rightarrow \text { (A4-A7) if short format }}
\end{aligned}
\] \\
Count (EO-E7) toward zero \\
Sustain the state of SWI \\
Enable signal (S/SXA) \\
Set flip-flop RTZ if sum bus is zero \\
Sustain PH5 if \(\mathrm{E} \neq 0\) and mantissa is not zero \\
Perform the following functions during the last clock period: \\
Signal ASPP is enabled
\[
\begin{aligned}
& \stackrel{(\mathrm{A} 46-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31) \longrightarrow}{(\mathrm{S} 46-\mathrm{S} 71, S 0-\mathrm{S} 31) \longrightarrow 1 / 16 \longrightarrow-} \\
& \underset{(\mathrm{A} 50-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31)}{ }
\end{aligned}
\] \\
Zeros- \(-(\) A4-A7) if short format \\
Enable signal (S/SXAPD) if add and operand sign was not reversed or subtract and operand sign was reversed \\
Enable signal (S/SXAMD) if add and operand sign was reversed or subtract and operand sign was reversed
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
E 0003 Z & =N(E 0+E 1+E 2+E 3) \\
E 00407 Z & =N(E 4+E 5+E 6+E 7) \\
R / N P H 5 & =\ldots
\end{aligned}
\] \\
Adder logic set at previous clock
\[
\text { EUC7 } \quad=\quad A L R+\ldots
\]
\[
\text { EDC7 } \quad=\quad A L M+\ldots
\]
\(\mathrm{S} / \mathrm{SWI}=(\mathrm{S} / \mathrm{SWI} / 1)\)
R/SW1 \(=\) NPH9
(S/SXA) \(\quad=\quad\) PH5 NO6 NASP \(+\ldots\)
\begin{tabular}{ll} 
S/RTZ & \(=\) PH5 SZU SZL NSXADD \\
R/RTZ & \(\frac{\text { NASPP }}{\text { ASPP }+\ldots}\) \\
\hline (S/PH5 \()\) & \(=\) PH5 NO6 NASPP \(+\ldots\)
\end{tabular}
\[
\frac{\text { ASPP }}{=} \frac{\text { PH5 NO6 (RTZ }+\mathrm{E} 0003 \mathrm{Z}}{\underline{E 0407 Z})}
\] \\
Adder logic set at previous clock
\[
\text { AXSR4 }=\text { AXSR4/1 }
\]
\[
\begin{aligned}
(S / S X A P D) & =(S / S X A P D / 1)+\ldots \\
(S / S X A P D / 1) & =\operatorname{ASPP}(O 7+\text { SWI })+\ldots
\end{aligned}
\]
\[
\begin{aligned}
(S / S X A M D) & =N(S / S X A P D) \\
& (S / S X A M D / 2)+\ldots \\
(S / S X A M D / 2)= & A S P P+\ldots
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Shift smaller operand right one hexadecimal \\
Guard digit logic
\[
\begin{aligned}
& E<0 \text { case } \\
& E>0 \text { case }
\end{aligned}
\] \\
Last shift of one hexadecimal \\
Guard digit logic
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS (3D, BD) } \\
& \text { FSS (3C, BC) } \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)


Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH5 \\
or \\
PH6; \\
Box \\
PH6; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If intermediate result is positive, enable signal (S/SXAPD) \\
If intermediate result is negative, enable signal (S/SXAMD) \\
Clear A-register \\
Branch to Box PH7
\end{tabular} &  & Absolute value of intermediate result will be gated to sum bus in PH7 \\
\hline \begin{tabular}{l}
CPU \\
PH6; \\
Box \\
PH7; \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \mid(\mathrm{D} 46-\mathrm{D} 71, \mathrm{D} 0-\mathrm{D} 31) \longmapsto \\
& \stackrel{\text { S } 46-\mathrm{S} 71, \mathrm{SO}-\mathrm{S} 31)}{\longrightarrow}
\end{aligned}
\] \\
Reverse the state of flip-flop \\
FPR if intermediate result is negative \\
If D46 does not equal D47; perform the following functions:
\[
\begin{aligned}
& (\mathrm{S} 46-\mathrm{S} 71, \mathrm{~S} 0-\mathrm{S} 31) \times 1 / 16 \\
& \underset{\sim}{\mathrm{~A}} \mathrm{~A} 50-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31)
\end{aligned}
\] \\
Increment exponent of result by one
\end{tabular} & Adder logic set at PH6 clock
\[
\begin{array}{ll}
\text { AXSR4 } & =\text { AXSR4/1 } \\
\text { AXSR4/1 } & =\text { PH7 NO6 }(D 46 \oplus \text { D47 })+\ldots
\end{array}
\]
\[
\text { EUC7 } \quad=\quad \text { AXSR4 } / 1+\ldots
\] & \begin{tabular}{l}
Absolute value of intermediate result \\
If FPR is now set, the quantity on the sum bus represents the reverse polarity of the actual result \\
Shift result right one hexadecimal. Overflow has resulted from the addition or subtraction and mantissa must be shifted to correct. The exponent of the result in E-register is incremented by one to compensate for the shift
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS (3D, BD) } \\
& \operatorname{FSS}(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH6; \\
Box \\
PH7; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If no overflow has occurred, if the intermediate result is not simplenormalized, and if normalization is called for, perform the following functions:
\[
\frac{(S 46-S 71, S 0-S 31) \times 16 \rightarrow}{(\text { A47-A71, A0-A27) }}
\] \\
Decrement exponent of result by one
\[
\frac{(B 48-B 71, B 0-B 31) \times 2 \rightarrow-}{(B 48-B 71, B 0-B 30)}
\] \\
Set flip-flop B67 \\
If no overflow has occurred, if the intermediate result is simplenormalized, or if normalization is not called for, perform the following functions:
\[
\frac{(\text { S46-S71, S0-S31) }-\infty}{(\mathrm{A} 47-\mathrm{A} 71), \mathrm{A} 0-\mathrm{A} 31)}
\] \\
Enable signal (S/SXA) \\
Branch to Box PH8
\end{tabular} & \begin{tabular}{l}
AXSL4 \\
AXSL4/1 \\
NDSN \\
S/FNF \\
R/FNF \\
EDC7 \\
BXBLI \\
S/B67 \\
AXS \\
\(\frac{(S / S X A)}{N(S / P H 7)}\) \\
S/NPH8 \\
(S/PH8) \\
R/NPH8
\end{tabular} & \begin{tabular}{l}
\(=\) \\
\(=\) \\
\(=\) \\
= \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
AXSL4/1 \\
PH7 NO6 NAXSR4/1 \\
NDSN N(FNF NO6)
\[
\begin{aligned}
& \text { D47 D48 D49 D50 D51 } \\
& + \text { ND47 D4851Z }
\end{aligned}
\] \\
S7 PSWIXS + ...
PSWIXS + ...
\[
\text { AXSL4/1 N(PH5 DIV) }+\ldots
\]
\[
\left.\begin{array}{l}
\begin{array}{l}
\mathrm{AXSL} 4 / 1 \mathrm{NO} 6+\ldots \\
\mathrm{NO} 6 \mathrm{BXBLI}+\ldots
\end{array}
\end{array}\right\}
\] \\
PH7 NO6 NAXSL4/1
NAXSR4/1 + ...
\[
\text { PH7 N(S/PH7) }+\ldots
\]
N(PH7 DIV A47)N(MIT) ... \\
\(\mathrm{N}(\mathrm{S} / \mathrm{PH} 8)\)
PH7 N(S/PH7) + ...
\end{tabular} & \begin{tabular}{l}
Shift result left one hexadecimal for normalization \\
No significance in most significant hexadecimal of mantissa \\
Floating normalize bit in PSWI \\
The exponent of the result in E-register is decremented by one to compensate for the shift \\
For postnormalization counting \\
Absolute value of intermediate result \(\rightarrow\) A-register \\
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) \\
in PH8
\end{tabular} \\
\hline & & & & & \[
\begin{aligned}
\text { Mnemonic: }: & F A S(3 D, B D) \\
& F S S(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)


Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)


Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)


Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline CPU PH7; Box PH9; T8L (Cont.) & Branch to Box PHIO & \begin{tabular}{ll} 
S/PH10 & \(=\) PH9 \\
R/PH10 & \(=\ldots\)
\end{tabular} & \\
\hline \begin{tabular}{l}
CPU \\
PH8; \\
Box \\
PH10; \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \longrightarrow
\] \\
(RW0-RW31) \\
If LSW of result is not equal to zero, set flip-flop SWO \\
Reset flip-flop NSXBF \\
Set flip-flop RW if TRAP signal is not true \\
Set flip-flop DRQ
\[
\begin{aligned}
& \frac{(A 47-A 71, A 0-A 31) \longrightarrow}{\text { or }} \\
& \frac{-(A 47-A 71, A 0-A 31) \longrightarrow}{(S 47-S 71, S 0-S 31)}
\end{aligned}
\]
\end{tabular} & Logic set at PH7 clock & \begin{tabular}{l}
Transfer LSW of result to private memory register Rul \\
Used in PHIO for condition code settings \\
Preset logic for B in PHIO \\
Prepare to send MSW of result to CPU \\
Inhibits transmission of another clock until data release received from core memory. Request for next instruction made in PH6 \\
MSW of mantissa \(\longrightarrow\) sum bus
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS }(3 D, B D) \\
& F S S(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH8; \\
Box \\
PH10; \\
T8L \\
(Cont.)
\end{tabular} &  &  & \begin{tabular}{l}
MSW of result transferred to FP lines if result not equal to zero or if underflow with \(F Z=0\) does not exist \\
MSW of result \(\longrightarrow B-\) register \\
Floating point box actions are finished
\end{tabular} \\
\hline CPU PHIO; Box actions over; T8L & \begin{tabular}{l}
One clock long
\[
\xrightarrow[\substack{\text { BO-B31 }) \longrightarrow(S O-S 31) \longrightarrow \\(\text { RWO }- \text { RW31 })}]{\longrightarrow}
\] \\
Set flip-flop CC3 if floating point result is positive \\
Set flip-flop CC4 if floating point result is negative \\
ENDE functions
\end{tabular} & Adder logic set at PH8 clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW } \ldots \\
\text { RW }= & \text { Set at }
\end{aligned}
\] & SWO is set when there is significance in LSW \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FAS }(3 D, B D) \\
& F S S(3 C, B C) \\
& F A L(1 D, 9 D) \\
& F S L(1 C, 9 C)
\end{aligned}
\] \\
\hline
\end{tabular}

FLOATING MULTIPLY, SHORT (FMS; 3F, BF). FMS multiplies the effective word by the contents of private memory register R. If no floating point arithmetic fault occurs, the product is loaded into private memory as follows: If \(R\) is an even value, the product is loaded into private memory registers R and Rul as a long format floating point number. If \(R\) is an odd value, the product is effectively truncated and loaded into private memory register \(R\). The product is always normalized.

FLOATING MULTIPLY, LONG (FML; 1F, 9F). FML multiplies the effective doubleword by the contents of private memory registers \(R\) and Rul. \(R\) must be an even value for
correct results. If no floating point arithmetic fault occurs, the product is truncated and loaded into private memory registers \(R\) and Rul as a long format floating point number. The product is always normalized.

FLOATING MULTIPLY PHASE SEQUENCE. Preparation phases for FMS are the same as the general PREP phases for word instructions, paragraph 3-59. FML preparation phases are described in paragraph 3-59. Figure 3-169 shows the general method of FMS and FML execution. Bit-pair multiplication (described in paragraph 3-67) is used during the actual multiply iterations. Table 3-66 lists the detailed logic for execution of the floating multiply instructions.


Figure 3-169. Floating Multiply Implementation

Table 3-66. FMS, FML Sequence
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|r|}{Signals Involved} & Comments \\
\hline \multirow[t]{5}{*}{PREP} & \begin{tabular}{l}
At end of PREP: \\
(A): RR \\
(C): Core memory operand MSW \\
(D): Core memory operand MSW \\
Enable signal (S/SXNA)
\end{tabular} & \multicolumn{3}{|l|}{\begin{tabular}{l}
Note \\
Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.
\end{tabular}} & \begin{tabular}{l}
Contents of private memory register R. MSW of multiplier \\
MSW of multiplicand \\
MSW of multiplicand \\
Preset adder for - A \(\qquad\) S in PH 1
\end{tabular} \\
\hline & \begin{tabular}{l}
Force a one into P31 \\
Set flip-flop MRQ
\end{tabular} & \begin{tabular}{l}
PUC31 \\
\(S / M R Q\)
\[
(S / M R Q / 1)
\] \\
\(R / M R Q\)
\end{tabular} & \[
=
\]
\[
=
\]
\[
=
\] & \[
\begin{aligned}
& \text { FAFL NO2 PRE3 NANLZ } \\
& +\ldots \\
& (\mathrm{S} / \mathrm{MRQ} / \mathrm{l})+\ldots \\
& \text { FAFL NO2 NANLZ } \\
& \text { PRE3 + ... }
\end{aligned}
\] & \begin{tabular}{l}
Prepare to obtain LSW of multiplicand \\
Memory request for LSW of multiplicand. Inhibited if floating point option trap is present
\end{tabular} \\
\hline & Enable clock T8 & \[
\begin{gathered}
\text { S/NT8L } \\
(\mathrm{S} / \mathrm{T} 8 \mathrm{~L}) \\
\mathrm{R} / \mathrm{NT} 8 \mathrm{~L}
\end{gathered}
\] & \[
=
\] & \begin{tabular}{l}
\[
N(S / T 8 L)
\] \\
FAFL NIOACT NPHIO
\end{tabular} & Clocks for remainder of floating point phases are T8 unless \(1 / O\) service call is in effect (PH6) \\
\hline & FPCON \(\longrightarrow\) floating point box & FPCON & \(=\) & FAFL PRE3 + ... & Start functions in floating point box \\
\hline & Set flip-flop PHI & \[
\begin{aligned}
& \mathrm{S} / \mathrm{PHI} \\
& \mathrm{R} / \mathrm{PHI}
\end{aligned}
\] & & FPCON NPHI & Sets Box PHI \\
\hline \begin{tabular}{l}
CPU \\
PHI; \\
Box \\
PHI; \\
T8L
\end{tabular} & One clock long
\[
\begin{aligned}
& (\text { NAO-NA31) } \longrightarrow(S 0-S 31) \\
& (N S 0-N S 31) \longrightarrow(F P 0-F P 31) \\
& \mathrm{FPO} \longrightarrow S 46, \text { S47 }
\end{aligned}
\] & \begin{tabular}{l}
Adder logic FPXS \\
SXFP/U \\
S4607XFP
\end{tabular} & at \(P\) = = \(=\) & \begin{tabular}{l}
1 clock \\
NPH8 NDIS \\
S4607XFP \\
PHI NFPDIS + ...
\end{tabular} & Gate MSW of multiplier to FP lines \\
\hline \multicolumn{5}{|l|}{} & Mnemonic: \(\mathrm{FMS}(3 \mathrm{~F}, \mathrm{BF})\) FML (1F, 9F) \\
\hline
\end{tabular}

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PHI; \\
Box \\
PHI; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable signal (S/SXND) \\
Set flip-flop PH2
\end{tabular} & \[
\begin{array}{ll}
(\mathrm{S} / \mathrm{SXND}) & =\mathrm{FAFLPH} 1+\ldots \\
\mathrm{S} / \mathrm{PH} 2 & =\mathrm{PH} 1 \\
\mathrm{R} / \mathrm{PH} 2 & =\ldots
\end{array}
\] & \begin{tabular}{l}
Preset adder for \\
S in PH 2 \\
Box PH2
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH2; \\
Box \\
PH2; \\
T8L
\end{tabular} & If multiplier is negative, ditionally & Adder logic set at PHI clock
\[
\begin{array}{ll}
\text { FPXS } & =\text { NPH8 NDIS } \\
\text { SXFP } / U & =\text { S4607XFP } \\
\text { S4607XFP } & =\text { PH2 NFPDIS }+\ldots \\
\text { SXFP/U } & =\text { S4607XFP } \\
\hline \text { SXFP/U } & =\text { S4607XFP } \\
\hline & \\
& \\
\text { DXS } & \text { PH } 2+\ldots
\end{array}
\]
 & \begin{tabular}{l}
MSW of multiplicand
\[
\longrightarrow F P \text { lines }
\] \\
Sign of multiplicand
\[
\Longrightarrow 546, \text { S47 }
\] \\
Mantissa of multiplicand
\[
\Longrightarrow(S 48-S 71)
\] \\
Exponent of multiplicand
\[
\Longrightarrow(\mathrm{SO}-\mathrm{S} 7)
\] \\
No gating term enabled \\
Uninverted exponent \(\xrightarrow{\rightarrow}(A 0-A 7)\). The one in A0 effectively removes the bias of 128 which will result when the exponents of the multiplier and multiplicand are added in PH3 \\
For PH3 use
\end{tabular} \\
\hline & & & Mnemonic: FMS (3F, BF) FML (IF, 9F) \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH2; \\
Box \\
PH2; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable signal (S/SXAPD) if multiplicand is positive \\
Enable signal (S/SXAMD) if multiplicand is negative \\
If FML is in effect, perform the following functions:
\[
(\text { RR0-RR31 }) \rightarrow(\mathrm{A} 0-\mathrm{A} 31)
\] \\
Enable signal (S/SXNA) \\
Set flip-flop DRQ \\
Set flip-flop PH3
\end{tabular} &  & \begin{tabular}{l}
For exponent arithmetic in PH3 \\
For exponent arithmetic in PH3 \\
LSW of multiplier \(\rightarrow\) A-register \\
Preset adder for -A \(\qquad\) S in PH3 \\
Inhibits transmission of another clock until data release received from core memory. (Memory request made during PREP) \\
Box PH3
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH3; \\
Box \\
PH3; \\
T8L \\
if \\
short; \\
DR if \\
long
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\frac{(\mathrm{A} 0-\mathrm{A} 7) \pm(\mathrm{DO}-\mathrm{D} 7)-128}{(\mathrm{SO}-\mathrm{S} 7)+(E 0-E 7)}
\]
\[
\begin{aligned}
& (\text { NAO-NA31 }) \longrightarrow(\text { S0-S31 }) \\
& (\text { NS0-NS31 } \longrightarrow(\text { FPO-FP31 })
\end{aligned}
\] \\
If FML is being performed:
\[
(F P 0-F P 31) \rightarrow(A 0-A 31)
\] \\
If FMS is being performed:
\[
\text { Zeros } \rightarrow \text { (A0-A31) }
\]
\end{tabular} & \begin{tabular}{l}
Adder logic set at PH2 clock \\
Adder logic set at PH2 clock
\[
\text { FPXS } \quad=\quad \text { NPH8 NDIS }
\] \\
AXFP \(\quad=\quad \mathrm{PH} 3 \mathrm{NO} 2\)
\end{tabular} & \begin{tabular}{l}
Arithmetic operation is performed that adds the uninverted multiplicand exponent to the uninverted multiplier exponent. This results in a bias of 128, which is effectively removed by merging a one into \(A 0\) at the PH2 clock. The E-register now holds the unbiased sum of the exponents \\
LSW of multiplier \(\longrightarrow\) FP lines if long format. If FMS, action is meaningless \\
LSW of multiplier \(\rightarrow\) A-register \\
No gating term enabled
\end{tabular} \\
\hline & & & \begin{tabular}{l}
Mnemonic: FMS (3F, BF) \\
FML ( \(1 F, 9 F\) )
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)


Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH4; \\
Box \\
PH4; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If the multiplicand ( \(D\)-register) and multiplier (A-register) are both simple-normalized, perform the following functions: \\
Branch to Box PH7 \\
Set SW2 if product will be negative \\
If the multiplicand is simplenormalized and multiplier is not, perform the following functions: \\
Enable signal (S/SXA) if multiplier positive \\
Enable signal (S/SXMA) if multiplier negative \\
Branch to Box PH6 \\
If the multiplicand is not simplenormalized, perform the following functions: \\
Enable signal (S/SXD) \\
Set flip-flop SW2 \\
Branch to Box PH5
\end{tabular} &  & \begin{tabular}{l}
FPR set in PH2 if operand signs are not alike \\
Prepare to normalize multiplier in PH6 \\
Preset adder to gate absolute value of multiplier to sum bus \\
Prepare to normalize multiplicand in PH5 \\
Preset adder for \(D \longrightarrow S\) \\
in PH5 \\
SW2 indicates that \\
\(A \rightarrow\) D will be performed in PH5
\end{tabular} \\
\hline & & & \begin{tabular}{l}
Mnemonic: FMS (3F, BF) \\
FML ( \(1 \mathrm{~F}, 9 \mathrm{~F}\) )
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH5 or \\
PH6; \\
Box \\
PH5; \\
T8L
\end{tabular} & \begin{tabular}{l}
This phase is entered only if the multiplicand requires prenormalization. Phase is sustained until multiplicand is simple-normalized or found to be zero \\
Perform the following functions during the first clock period:
\[
\begin{aligned}
& \begin{array}{l}
(A 47-A 71, A 0-A 31)-\perp \\
(D 47-D 71, D 0-D 31) \\
(D 47-D 71, D 0-D 31) \longrightarrow \\
(S 47-S 71, S 0-S 31) \times 16- \\
(A 47-A 71, A 0-A 27)
\end{array}
\end{aligned}
\] \\
Decrement exponent of product in E-register by one \\
Set flip-flop RTZ if sum bus quantity is zero \\
Enable signal (S/SXA) \\
Perform the following functions during the second and following clock periods: \\
If multiplicand is zero (RTZ), enable signal FPRR and branch to PH 9 \\
If multiplicand is not zero and if it is not simple-normalized, shift the multiplicand toward normalization as follows:
\[
\frac{\frac{(\mathrm{A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31) \rightarrow}{(\mathrm{S} 47-\mathrm{S} 71, S 0-\mathrm{S} 31) \times 16},}{\frac{(\mathrm{~A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 27)}{(2)}}
\]
\end{tabular} & \begin{tabular}{l}
\[
\text { DXA } \quad=\quad \text { PH5 SW } 2+\ldots
\] \\
Adder logic set at PH4 clock
\[
\begin{aligned}
\mathrm{AXSL} 4 & =\mathrm{AXSL} 4 / 1 \\
\mathrm{AXSL} 4 / 1 & =\mathrm{PH} 5 \mathrm{O} 6 \mathrm{~N}(\mathrm{~S} / \mathrm{PH} 6)+\ldots
\end{aligned}
\]
\[
\text { EDC7 } \quad=\quad \text { AXSL4/1 N(PH5 DIV })+\ldots
\]
\begin{tabular}{rl} 
S/RTZ \(=\) & SZU SZL NSXADD \\
& NASPP PH5 \(+\ldots\)
\end{tabular}
\(\underline{S Z U}=N(S 47+S 48+\ldots+S 71)\) \\
\(\underline{S Z L}=N(S O+S 1+\ldots+S 31)\) \\
R/RTZ \(\quad=\quad \mathrm{PHI}+\mathrm{ASPP}\) \\
\((S / S X A)=A X S L 4 / 1\) NFPRR \(+\ldots\) \\
FPRR \(=\quad\) PH5 O6 RTZ \(+\ldots\)
\[
\text { FPRR } \quad=\text { PH5 O6 RTZ }+\ldots
\]
\[
\begin{aligned}
\text { S/PH9 } & =\text { FPRR } \\
\text { R/PH9 } & =\ldots
\end{aligned}
\] \\
Adder logic set at previous clock
\[
\begin{aligned}
\text { AXSL4 } & =(\mathrm{AXSL4} / 1) \\
(\mathrm{AXSL4} / 1) & =\mathrm{PH} 5 \mathrm{O} 6 \mathrm{~N}(\mathrm{~S} / \mathrm{PH} 6)+\ldots \\
\mathrm{N}(\mathrm{~S} / \mathrm{PH} 6) & =\mathrm{PH} 5 \mathrm{O} 6 \mathrm{NASN}+\ldots
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Save multiplier (at clock) shift multiplicand left one hexadecimal for first normalization try \\
Exponent decremented to compensate for shift \\
If sum bus is zero, multiplicand is zero, and therefore product is zero. The multiplication in PH 7 will be bypassed \\
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in next clock period
\end{tabular} \\
\hline & & & Mnemonic: FMS (3F, BF) FML (1F, 9F) \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH5 or \\
PH6; \\
Box \\
PH5; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Decrement exponent of product in E-register by one \\
Sustain PH5 until multiplicand is simple-normalized. When normalization accurs (second clock of PH5 or later) perform the following functions: \\
If multiplier (in D-register) is positive, enable signal (S/SXD) \\
If multiplier is negative, enable signal (S/SXMD) \\
Set flip-flop SW2 \\
Branch to Box PH6
\end{tabular} &  & \begin{tabular}{l}
Exponent decremented to compensate for the shift \\
Preset adder to gate absolute value of multiplier to sum bus in PH6 \\
SW2 indicates that
\[
A \nrightarrow D \text { will be per- }
\] formed in PH6
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH5 or \\
PH6; \\
Box \\
PH6; \\
T8L
\end{tabular} & \begin{tabular}{l}
This phase is entered from PH5 (multiplicand was not originally normalized) or from PH 4 (multiplicand normalized, multiplier not normalized). Phase is sustained until multiplier is simplenormalized or found to be zero \\
Perform the following functions during the first clock period: \\
If entered from PH4,
\[
\frac{|(\mathrm{A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31)|}{(\mathrm{S} 47-\mathrm{S} 71, \mathrm{SO}-\mathrm{S} 31)}
\] \\
If entered from PH5,
\[
\begin{aligned}
& \frac{(D 47-D 71, D 0-D 31)}{\frac{\mid(S 47-S 71, S 0-S 31) \text { and }}{(S 41, A 0-A 31)} \rightarrow} \\
& (A 47-A 71, A-D 0-D 31) \\
& (D 47-D 71, D
\end{aligned}
\]
\end{tabular} & Adder logic set at PH4 clock &  \\
\hline & & & \begin{tabular}{l}
Mnemonic: FMS (3F, BF) \\
FML (IF,9F)
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. . FMS, FML Sequence (Cont.)


901172A. 3961
\begin{tabular}{|c|c|c|c|c|}
\hline *If CPU accepts I/O service call, clocks to floating point box are rejected, as they are T5L & \begin{tabular}{l}
FPCLEN/l \\
FPCLEN/2 \\
N(S/T8L)
\end{tabular} & \(=\)
\(=\)
\(=\) & NIOEN NIOIN + NFPRR NT5EN FAFL (IOACT + PHIO) + ... & Floating point box continues operation after 1/O service \\
\hline \multicolumn{4}{|l|}{} & \begin{tabular}{l}
Mnemonic: FMS (3F, BF) \\
FML ( \(1 F, 9 F\) )
\end{tabular} \\
\hline
\end{tabular}

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline CPU PH5 or PH6; Box PH7; T8L (Cont.) & \[
\begin{aligned}
& \frac{(S 46-S 71, S 0-S 31) \rightarrow}{(\text { (A47-A71, A0-A31) }} \\
& \text { Enable signal (S/SXA) } \\
& \text { Branch to Box PH8 }
\end{aligned}
\] & \[
\begin{aligned}
\text { AXS } & =\text { PH7 N(S/PH7) MUL }+\ldots \\
\hline(\mathrm{S} / \mathrm{PH} 7) & =\mathrm{MIT} \\
& \\
\hline(\mathrm{~S} / \mathrm{SXA}) & =\mathrm{PH} 7 \mathrm{~N}(\mathrm{~S} / \mathrm{PH} 7)+\ldots \\
\hline \text { S/NPH8 } & =\mathrm{N}(\mathrm{~S} / \mathrm{PH} 8) \\
\hline(\mathrm{S} / \mathrm{PH} 8) & =\mathrm{PH} 7 \mathrm{~N}(\mathrm{~S} / \mathrm{PH} 7)+\ldots \\
\mathrm{R} / \mathrm{NPH} 8 & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Last partial sum is on the sum bus. Adder logic preset in previous clock period \\
Preset adder for \(\mathrm{A} \longrightarrow\) S in PH8
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH6; \\
Box \\
PH8; \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
A-register contains the absolute value of the result in the range 1/256 \(\leq\) Ir.esult \(1<1 / 16\) \\
If the result is not simplenormalized, perform the following functions:
\[
\begin{aligned}
& \frac{(\mathrm{A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31)}{(\mathrm{S} 47-\mathrm{S} 71, \mathrm{~S} 0-\mathrm{S} 31) \times 16} \\
& \frac{(\mathrm{~A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 27)}{(\mathrm{B} 31-\mathrm{B} 28) \quad \text { (A28-A31) }} \\
& \hline
\end{aligned}
\] \\
Decrement exponent of product in E-register by one \\
Enable signal FPRR and perform functions listed at end of this phase. If the result is simplenormalized and A47 is a one, perform the following functions:
\[
\begin{aligned}
& (A 47-A 71, A 0-A 31) \longrightarrow \\
& (S 47-S 71, S 0-S 31) \times 1 / 16+ \\
& (A 51-A 71, A 0-A 31)
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Adder logic set at PH7 clock \\
Adder logic set at PH7 clock
\[
\begin{array}{ll}
\text { AXSR4 } & =\text { AXSR4/1 } \\
\text { AXSR4/1 } & =\text { PH8 NDIV A47 }+\ldots
\end{array}
\]
\end{tabular} & \begin{tabular}{l}
Shift A-register product to normalize it. Product in remainder of B register will be lost \\
Compensate for the shift \\
Prepare to send result to CPU \\
| Result equals 1 in this case, and must be shifted right to represent a legal floating point number
\end{tabular} \\
\hline & & & Mnemonic: FMS (3F, BF) FML (1F, 9F) \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { CPU } \\
\text { PH6; } \\
\text { Box } \\
\text { PH8; } \\
\text { T8L } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
Increment exponent of result by one \\
Enable signal FPRR and perform functions listed at end of this phase \\
If the result is simple-normalized and A47 is a zero, enable signal FPRR and perform functions listed at end of this phase \\
FPRR functions: \\
Enable (CPU) PH7 \\
Set flip-flop MRQ \\
Enable signal (S/SXA) if NFPR Énable signal (S/SXMA) if FPR \\
Set Box PH9
\end{tabular} &  & \begin{tabular}{l}
Compensate for the shift \\
Prepare to send result to CPU \\
Request for next instruction in sequence \\
Preset adder logic to give result the proper polarity
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH7; \\
Box \\
PH9; \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long. Entered from PH5 if multiplicand is zero, from PH6 if multiplier is zero, or from PH8
\[
(\mathrm{A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31) \longrightarrow
\] \\
or
\[
\frac{-(A 47-A 71, A 0-A 31) \longrightarrow}{\underline{(S 47-S 71, ~ 50-S 31)}}
\] \\
Transfer (S0-S31) to (FPO-FP31) \\
lines providing none of the following conditions are present: \\
FMS or FML with odd R field in effect \\
Result is equal to zero
\end{tabular} & Adder logic set at PH5, PH6, or PH8 clock & \begin{tabular}{l}
Mantissa of result, in proper polarity, transferred to sum bus \\
LSW of floating point result
\end{tabular} \\
\hline & & & \begin{tabular}{l}
Mnemonic: FMS (3F, BF) \\
FML (1F, 9F)
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)

(Continued)

Table 3-66. FMS, FML Sequence (Cont.)


FLOATING DIVIDE, SHORT (FDS; 3E, BE). FDS divides the contents of private memory register \(R\) by the effective word. If no floating point arithmetic occurs, the quotient is loaded into private memory register \(R\).

FLOATING DIVIDE, LONG (FDL; 1E, 9E). FDL divides the contents of private memory registers \(R\) and Rul by the effective doubleword. R must be an even value for correct results. If no floating point arithmetic
fault occurs, the quotient is loaded into private memory registers \(R\) and Rul as a long format floating point number.

FLOATING DIVIDE PHASE SEQUENCE. Preparation phases for FDS are the same as the general PREP phases for word instructions, paragraph 3-59. FDL preparation phases are described in paragraph 3-59. Figure 3-170 shows the general method of FDS and FDL execution. Nonrestoring division (described in paragraph 3-68) is used during the actual divide iterations. Table 3-67 lists the detailed. logic for execution of the floating multiply instructions.
A. TRANSFER OF OPERANDS:

> B. EXPONENT DIFFERENCING:
> C. PRENORMALIZATION OF OPERANDS:
> EXAMINE NUMERATOR MANTISSA AND DENOMINATOR MANTISSA:

SIMPLE NORMALIZE |NUMERATOR|:

ADJUST EXPONENT QUOTIENT:

SIMPLE NORMALIZE DENOMINATOR:



0000001000 EXPONENT QUOTIENT
\begin{tabular}{lllll} 
& & & & -1 \\
\hline 00000011
\end{tabular}
NEW EXPONENT QUOTIENT



EXPONENT SIGN BIT
1
\(\begin{array}{lllllllll}1 & 1 & 0 & 0 & 1 & 0 & 1 & 1 & =+75 \\ 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0\end{array}\)
\(10111000=-(+71)\)
\(\frac{1}{0}=\) (FOR TWO'S COMPLEMENT)
\(\overline{0} 00000100=+4\) (EXPONENT QUOTIENT)
\(0 \left\lvert\, 1\)\begin{tabular}{llllll|lllllllllll} 
& 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & \(0^{\prime}\) & 0 & 0 & 1 & \(0^{\prime}\) & 0 & 0
\end{tabular} 0\right. \(\left(2^{-7} \times 16^{-11}\right)\) \(1 \left\lvert\,\)\begin{tabular}{lllllll|lllllllllll}
0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0
\end{tabular} \(0 \quad\right.\) DENOMINATOR
\(\left(-2^{-9} \times 16^{7}\right)\)
\(1=\) (FOR TWO'S COMPLEMENT)
\(0=+4\) (EXPONENT QUOTIENT)

ADJUST EXPONENT QUOTIENT:
\(0000000011 \quad 1 \quad\) EXPONENT QUOTIENT
\begin{tabular}{rl} 
& +10 \\
\hline 00090101
\end{tabular}

DIVIDE |NUMERATOR| BY |DENOMINATOR|
E. STORAGE:

BIAS EXPONENT:

ASSIMILATE MANTISSA AND EXPONENT, CHANGETO PROPER FORM AND STORE:


Figure 3-170. Floating Divide Implementation

Table 3-67. FDS, FDL Sequence

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline CPU PH5 or PH6; Box PH5; T8L (Cont.) & \begin{tabular}{l}
Increment exponent of product in E-register by one \\
Sustain PH5 until denominator is simple-normalized. When normalization occurs (second clock of PH5, or later), perform the following functions: \\
If numerator (in D-register) is positive, enable signal (S/SXD) \\
If numerator is negative, enable signal (S/SXMD) \\
Set flip-flop SW2 \\
Branch to Box PH6
\end{tabular} &  & \begin{tabular}{l}
Exponent incremented to compensate for shift \\
Preset adder to gate absolute value of numerator to sum bus in PH6 \\
SW2 indicates that A
\[
\Rightarrow \rightarrow \text { D will be per- }
\] formed in PH6
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH5 \\
or \\
PH6; \\
Box \\
PH6; \\
T8L
\end{tabular} & \begin{tabular}{l}
This phase is entered from PH4 (denominator was simplenormalized) or from PH5 (denominator was not originally simplenormalized, but has been). \\
Phase is sustained until numerator is simple-normalized or found to be zero \\
Perform the following functions during the first clock period: \\
If entered from PH4,
\end{tabular} & Adder logic set at PH4 clock & \(\mid\) Numerator \(\mid \longrightarrow\) sum bus \\
\hline & & & \begin{tabular}{l}
Mnemonic: FDS (3E, BE) \\
FDL ( \(1 \mathrm{E}, 9 \mathrm{E}\) )
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH5 \\
or \\
PH6; \\
Box \\
PH6; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If entered from PH5,
\[
\begin{aligned}
& \frac{|(D 47-D 71, D 0-D 31)|}{l} \\
& \begin{array}{l}
\text { (S47-S71, S0-S31) and } \\
\text { (A47-A71, A0-A31) }
\end{array} \\
& \underline{\text { (D47-D71, D0-D31) }}
\end{aligned}
\] \\
If numerator is not simplenormalized:
\[
\begin{aligned}
& (\mathrm{S} 47-\mathrm{S} 71, \mathrm{~S} 0-\mathrm{S} 31) \times 16 \rightarrow- \\
& \underline{(\mathrm{A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 27)}
\end{aligned}
\] \\
Decrement exponent of quotient in E-register by one \\
Set flip-flop RTZ if sum bus quantity is zero \\
Enable signal (S/SXA) \\
If numerator is simplenormalized:
\[
\frac{(\text { S47-S71, S0-S31) } \rightarrow}{(\mathrm{A} 47-\mathrm{A} 71, \mathrm{~A} 0-\mathrm{A} 31)}
\] \\
Branch to Box PH7 \\
Perform the following functions during the second and following clock periods: \\
If numerator is zero (RTZ), enable signal FPRR, (B47-B71, B0-B31)
\[
\begin{aligned}
& \vec{\longrightarrow}(\text { S47-S71, S0-S31) } \xrightarrow{\longrightarrow} \\
& \begin{array}{l}
\text { (A47-A71, A0-A31), branch to }
\end{array} \\
& \hline \text { PH9 }
\end{aligned}
\]
\end{tabular} & Adder logic set at PH5 clock
\[
\text { DXA } \quad=\quad \text { PH6 SW2 }+\ldots
\]
\[
\begin{array}{ll}
\begin{array}{ll}
\text { AXSL4 } & =\text { AXSL4/1 } \\
\text { AXSL4/1 } & =\text { PH6 O6 N(S/PH7 })+\ldots \\
\mathrm{N}(S / \mathrm{PH} 7) & =\text { PH6 O6 ASN DSN }+\ldots \\
E D C 7 & =
\end{array} \\
\hline
\end{array}
\]
\[
\begin{aligned}
& \text { S/RTZ }=\frac{\text { SZU SZL NSXADD }}{} \\
& \hline=\frac{N A S P P P H 6+\ldots}{\text { SZU }} \\
& \hline S 47+S 48+\ldots+\text { S71) } \\
& \hline \text { SZL }=N(S 0+S 1+\ldots+S 31) \\
& \hline(S / S X A)=P H I+\text { ASPP } \\
& \hline \text { FPRR }=\text { AXSL4/1 NFPRR }+\ldots \\
& \hline
\end{aligned}
\]
\[
\text { AXS } \quad=\quad \mathrm{PH} 6 \mathrm{O} 6 \text { ASN DSN }+\ldots
\]
\(\mathrm{S} / \mathrm{NPH} 7=\mathrm{N}(\mathrm{S} / \mathrm{PH} 7)\)
\[
(\mathrm{S} / \mathrm{PH} 7) \quad=\mathrm{PH} 6 \text { O6 ASN DSN }+\ldots
\]
\[
\text { R/NPH7 } \quad=\ldots
\]
\[
\begin{array}{ll}
\text { FPRR } & =\text { PH6 NPH5 RTZ }+\ldots \\
\text { SXB } & =\text { FPRR DIV NSDIS }+\ldots \\
\text { AXS } & =\text { FPRR DIV }+\ldots \\
\text { S/PH9 } & =\text { FPRR } \\
\text { R/PH9 } & =\ldots
\end{array}
\] &  \\
\hline & & & \begin{tabular}{l}
Mnemonic: \(\operatorname{FDS}(3 E, B E)\) \\
FDL (IE, 9E)
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH5 \\
or \\
PH6; \\
Box \\
PH6; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If numerator is not zero and not simple-normalized, shift the numerator towards normalization as follows: \\
Enable signal (S/SXA)
\[
\begin{aligned}
& \stackrel{(A 47-A 71, A 0-A 31) \longrightarrow}{(S 47-S 71, S 0-S 31) \times 16 \rightarrow} \\
& \underset{\sim}{(A 47-A 71, A 0-A 27)}
\end{aligned}
\] \\
Decrement exponent of quotient in E-register by one \\
Sustain PH6 until numerator is simple-normalized. When simple-normalization occurs (first clock of \(\mathrm{PH6}\), or later), perform the following functions:
\[
\frac{(\text { S47-S71, S0-S31) }}{\underline{(\text { A } 47-A 71, ~ A 0-A 31) ~}}
\] \\
Branch to Box PH7
\end{tabular} & \begin{tabular}{l}
\[
(S / S X A) \quad=\quad A X S L 4 / 1 \text { NFPRR }+\ldots
\] \\
Adder logic set at previous clock
\[
\begin{array}{ll}
\frac{\text { AXSL4 }}{} & =\text { AXSL4/1 } \\
\hline \text { AXSL4/1 } & =\text { PH6 O6 } \mathrm{N}(\mathrm{~S} / \mathrm{PH} 7)+\ldots \\
\mathrm{N}(\mathrm{~S} / \mathrm{PH} 7) & =\mathrm{PH} 6 \mathrm{O} 6 \mathrm{NASN}+\ldots \\
\mathrm{EDC7} & =\mathrm{AXSL4} / 1 \mathrm{~N}(\mathrm{PH} 5 \mathrm{DIV})+\ldots
\end{array}
\] \\
S/NPH6 \(=N(S / P H 6)\)
\[
\mathrm{N}(\mathrm{~S} / \mathrm{PH} 7)=\mathrm{PH} 6 \mathrm{O} 6 \mathrm{NASN}+\ldots
\]
\[
\text { R/NPH6 } \quad=\ldots
\] \\
AXS \(\quad=\quad \mathrm{PH} 6 \mathrm{O} 6\) ASN DSN \(+\ldots\) \\
\(\underline{S} / \mathrm{NPH} 7=\mathrm{N}(\mathrm{S} / \mathrm{PH} 7)\)
\[
(\mathrm{S} / \mathrm{PH} 7) \quad=\mathrm{PH} 6 \mathrm{O} 6 \text { ASN DSN }+\ldots
\] \\
R/NPH7 \(\quad=\ldots\)
\end{tabular} & \begin{tabular}{l}
Preset adder for \(\mathrm{A} \longrightarrow S\) \\
Shift numerator left one hexadecimal for another attempt at normalization \\
Exponent decremented by one to compensate for the shift \\
|Numeratorl \(\rightarrow\) Aregister \\
Both numerator and denominator have now been simple-normalized
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH6; \\
Box \\
PH7; \\
T8L*
\end{tabular} & \begin{tabular}{l}
One or two clocks long \\
Perform the following functions if A47 (numerator sign bit) is a one: \\
Set flip-flop A51 \\
Clear A-register \\
*If CPU accepts I/O service call, clocks to floating point box are rejected, as they are T5L
\end{tabular} & \[
\begin{array}{ll}
\text { S/A51 } & =\text { PH7 DIV A47 }+\ldots \\
\text { R/A51 } & =\text { AX } \\
\text { AX } & =\text { PH7 DIV A47 }+\ldots \\
\hline \text { FPCLEN } / 1 & =\text { NIOEN NIOIN }+ \text { NFPRR } \\
\text { FPCLEN } / 2 & =\text { NT5EN } \\
\text { N(S/T8L) } & =\text { FAFL (IOACT }+ \text { PH10 })+\ldots
\end{array}
\] & \begin{tabular}{l}
Since A-register contains |numeratorl, A47 = 1 means that right-shift must be made. This case can only occur if original numerator was -1 or \(-1 / 16\). A-register now holds +1 \\
Effectively shifts Inumerator|right one hexadecimal \\
Floating point box continues operation after I/O service
\end{tabular} \\
\hline & & & \begin{tabular}{l}
Mnemonic: FDS (3E, BE) \\
FDL ( \(1 E, 9 E\) )
\end{tabular} \\
\hline
\end{tabular}

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
CPU \\
PH6; \\
Box \\
PH7; \\
T8L \\
(Cont.)
\end{tabular}} & \begin{tabular}{l}
Increment exponent of quotient in E-register by one \\
Sustain PH7 for one more clock \\
Preset adder for \(\mathrm{A}-|\mathrm{D}| \longrightarrow \mathrm{S}\) in PH8 \\
Perform the following functions if A47 is a zero (first or second clock period of PH7): \\
Enable signal DPP
\end{tabular} & \begin{tabular}{l}
 \\
DPP \(\quad=\quad\) PH7. DIV NA47
\end{tabular} & \begin{tabular}{l}
To compensate for right shift \\
If denominator is negative, preset adder for \(A+D \longrightarrow S\) in PH8 \\
If denominator is positive, preset adder for
\[
A-D \longrightarrow S \text { in } \mathrm{PH} 8
\] \\
If A47 is a zero, the numerator is less than +1 \\
Divide preparationsignal
\end{tabular} \\
\hline & \begin{tabular}{l}
If FDS is being performed, set F-register to \({ }^{23} 10\) \\
If FDL is being performed, set F-register to \(5^{55} 10\) \\
Enable signal (S/SXA) \\
Set flip-flop SWI if |numerator| \(\geq \mid\) denominator \(\mid\) \\
Branch to Box PH8
\end{tabular} &  & \begin{tabular}{l}
For divide iteration counting \\
K46 is true only if this condition exists
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{2}{*}{CPU PH6; Box PH8, SW1; T8L} & \begin{tabular}{l}
PH8, SW1. This subphase is entered only if the absolute value of numerator is greater than or equal to the absolute value of the denominator. One clock long if entered
\[
\begin{aligned}
& \frac{(A 47-A 71, A 0-A 31) \longrightarrow}{} \\
& \begin{array}{l}
(S 47-S 71, S 0-S 31) \times 1 / 16 \longrightarrow
\end{array} \\
& (A 51-S 71, A 0-A 31),(B 48-B 51)
\end{aligned}
\] \\
Increment exponent of quotient in E-register by one \\
Reset flip-flop SWI \\
Enable signal (S/SXA) \\
Sustain Box PH8
\end{tabular} & Adder logic set at last PH7 clock & \begin{tabular}{l}
Shift|numeratorlso that it is smaller than|denominatorl in preparation for division operation \\
To compensate for right shift
\[
\text { Preset adder for } \mathrm{A} \longrightarrow \mathrm{~S}
\]
in PH8. NSWI
\end{tabular} \\
\hline &  &  & \begin{tabular}{l}
NUMERATOR | \\
T - 23 IF FDS, \\
SED JOTIENT
\end{tabular} \\
\hline
\end{tabular}

901172A. 3967
Mnemonic: FDS (3E, BE)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)

(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)


Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline CPU PH7; Box PH9; T8L (Cont.) & \begin{tabular}{l}
\[
\begin{aligned}
& \frac{(A 47-A 71, A 0-A 31) \longrightarrow}{o r} \\
& \frac{-(A 47-A 71, A 0-A 31) \longrightarrow}{(S 47-S 71, S 0-S 31)}
\end{aligned}
\] \\
Transfer (SO-S31) to (FPO-FP31) \\
lines, providing none of the following conditions are present: \\
FDS in effect \\
Numerator or denominator was equal to zero \\
Exponent underflow with FZ equal to zero \\
If one of the above conditions exists, transfer zeros to (FPO-FP31)
\[
(F P 0-F P 31) \rightarrow(B 0-B 31)
\] \\
Reset flip-flop NSXBF \\
Force a one on private memory address line LR31 \\
Set flip-flop RW if FDL and TRAP signal is not true \\
Set flip-flop CCl if exponent underflow has occurred and \(F Z\) is a one \\
Set flip-flop CC2 if exponent underflow or overflow or divide by zero attempted
\end{tabular} &  & \begin{tabular}{l}
Mantissa of quotient, in proper polarity, transferred to sum bus \\
LSW of floating point result \\
Exponent was decremented below zero \\
No gating term enabled \\
LSW of floating point result \\
Preset logic for \(B \longrightarrow S\) in PH8 \\
Select private memory register Rul address during PHIO \\
Prepare to send LSW of result to CPU
\end{tabular} \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { FDS ( } 3 \mathrm{E}, \mathrm{BE}) \\
& F D L(1 \mathrm{E}, 9 \mathrm{E})
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
CPU \\
PH7; \\
Box \\
PH9; \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable TRAP signal if exponent underflow has occurred and FZ is a one, if exponent overflow has occurred, or if a divide by zero was attempted \\
Enable signal (S/SXA) if NFPR is true \\
Enable signal (S/SXMA) if FPR is true \\
If FPR is true, transfer
\[
(\text { NEO }- \text { NE } 7) \rightarrow(E O-E 7)
\] \\
Branch to Box PHIO
\end{tabular} & \[
\left.\begin{array}{ll}
\text { TRAP } & =\text { FEUF FZ }+ \text { FEOF }+ \text { SWI }+\ldots \\
\hline(S / S X A) & =\text { PH9 NFPR }+\ldots \\
(S / S X M A) & =P H 9 \text { FPR }+\ldots \\
\text { EXNE } & =\text { PH9 FPR NTRAP } \\
\hline \text { S/PH10 } & =\frac{\text { N(FEUF NFZ })}{} \\
\hline \text { R/PH10 } & =\ldots
\end{array}\right\}
\] & \begin{tabular}{l}
TRAP prevents RW from being set in PH9 and PHIO \\
Preset adder to give result the proper polarity \\
A negative result requires an inverted exponent
\end{tabular} \\
\hline \begin{tabular}{l}
CPU \\
PH8; \\
Box \\
PHIO; \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& \mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \longrightarrow \\
& (\mathrm{RWO}-\mathrm{RW} 31)
\end{aligned}
\] \\
If LSW of result is not equal to zero, set flip-flop SWO \\
Reset flip-flop NSXBF \\
Set flip-flop RW if TRAP signal is not true \\
Set flip-flop DRQ
\[
\begin{aligned}
& (A 47-A 71, A 0-A 31) \longrightarrow \\
& \text { or } \\
& \frac{-(A 47-A 71, A 0-A 31)}{}
\end{aligned}
\]
\end{tabular} &  & \begin{tabular}{l}
Transfer LSW of result to private memory register Rul \\
Used in PHIO for condition code settings \\
Preset logic for B in PHIO \\
Prepare to send MSW of result to CPU \\
Inhibits transmission of another clock until data release received from core memory. Request for next instruction made in PH6 \\
MSW of mantissa \(\qquad\) sum bus
\end{tabular} \\
\hline & & & \begin{tabular}{l}
Mnemonic: FDS (3E, BE) \\
FDL ( \(1 \mathrm{E}, 9 \mathrm{E}\) )
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-67. FDS, FDL Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline  &  &  & \begin{tabular}{l}
MSW of result transferred to FP lines if result not equal to zero or if underflow with FZ \(=0\) does not exist \\
MSW of result \(\rightarrow B\) register \\
Floating point box actions are finished
\end{tabular} \\
\hline CPU PH10; Box actions over; T8L & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \longrightarrow
\] \\
(RW0-RW31) \\
Set flip-flop CC3 if floating point result is positive \\
Set flip-flop CC4 if floating point result is negative \\
ENDE functions
\end{tabular} & Adder logic set at PH8 clock
\[
\begin{aligned}
& \text { RWXS } / 0-\text { RWXS } / 3=\text { RW }+\ldots \\
& \text { RW }=\begin{array}{l}
\text { Set at PH8 clock if no } \\
\text { trap condition }
\end{array} \\
& \text { S/CC3 }= \\
& \text { SGTZ TESTS }+\ldots \\
& \text { SGTZ }=(S O+S 1+\ldots+\text { S31 } \\
&+ \text { SW0 }) \mathrm{NSO} \ldots \\
& \text { TESTS }= \text { FAFL ENDE }+\ldots \\
& \text { R/CC3 }= \text { TESTS }+\ldots \\
& \text { S/CC4 }=(S / C C 4 / 2) \text { TESTS }+\ldots \\
&(S / C C 4 / 2)= \text { NFACOMP SO }+\ldots \\
& \text { R/CC4 }= \text { TESTS }+\ldots
\end{aligned}
\] & SWO is set when there is significance in LSW of result \\
\hline & & & Mnemonic: FDS (3E, BE) FDL (IE, 9E) \\
\hline
\end{tabular}

\section*{3-75 Family of Stack and Multiple Instructions (FAST)}

GENERAL. Seven instructions are included in the family of stack and multiple instructions: Push Word (PSW), Pull Word (PLW), Push Multiple (PSM), Pull Multiple (PLM), Modify Stack Pointer (MSP), Load Multiple (LM), and Store Multiple (STM). The family is divided into six instruction categories determined by the logic used to implement these instructions. Each instruction is included in more than one category. The categories are as follows:

\author{
FAST - PSM, PSW, PLM, PLW, MSP \\ FAST/A - PSM, PSW, PLM, PLW \\ FAST/M - PSM, PLM, PSW, PLW, LM, STM \\ FAST/L - PLM, PLW, LM \\ FAST/S - PSM, PSW, STM \\ FAST/C - PSM, MSP
}

STACK POINTER DOUBLEWORD. All FAST instructions except LM and STM operate with a stack and a stack pointer doubleword. An area of consecutive memory locations reserved for a particular purpose is called a stack. Operands are stored, or pushed into the stack and loaded, or pulled from the stack on a last-in, first-out basis. The push instructions are PSW and PSM; the pull instructions are PLW and PLM. The location of each stack is defined by a stack pointer doubleword stored elsewhere in memory. The format of the stack pointer doubleword is shown below.

Bits 0 through 31 of the doubleword comprise stack pointer doubleword 0 (SPW0). Bits 0 through 15 of SPWO are insignificant, and bits 15 through 31 indicate the address of the word currently at the top of the stack (TSA), that is, the highest numbered address in the stack as it exists at the time of the current instruction. In stack pointer doubleword

1 (SPWI), bit positions 33 through 47 contain the space count, that is, the number of word locations currently available in the region of memory allocated to the stack. Bit positions 49 through 63 contain the word count, that is, the number of words currently in the stack.

Bit 32 in SPWI is the trap-on-space inhibit bit (TS), and is used to determine what the computer does if the current instruction would cause the space count to exceed \(2^{15}-1\) or to be less than zero. If TS is zero and overflow or underflow occurs, the computer traps to location \(X^{\prime} 42^{\prime}\) and the condition code remains unchanged. If TS is a one and overflow or underflow occurs, the computer sets condition code bit CCl to a one and executes the next instruction in sequence.

Bit 48 of SPWI is the trap-on-word inhibit bit (TW), and is used to determine what the computer does if the current instruction would cause the word count to exceed \(2^{15}-1\) or to be less than zero. If TW is zero and overflow or underflow occurs, the computer traps to \(X^{\prime} 42\) ' and the condition code remains unchanged. If TW is a one and overflow or underflow occurs, the computer sets condition code bit CC3 to a one and executes the next instruction in sequence.

If the push or pull instruction is successfully executed, condition code bits CCl and CC3 are reset and condition code bits CC2 and CC4 are set to indicate the current status of the space and word counts. These bits both remain zero if the space and word count are both greater than zero. If the word count is zero, indicating that the stack is now empty, condition code bit CC4 is set. If the space count is zero, indicating that the stack is now full, condition code bit CC2 is set.

If the instruction is aborted, condition code bits CC2 and CC4 are set if the space count or word count was zero before the instruction was started.

SPWO

SPWI
\begin{tabular}{|c|c|c|c|}
\hline 5 & SPACE COUNT & \(T\)
4 & WORD COUNT \\
\hline
\end{tabular}

Example. An example of a memory stack with the corresponding stack pointer doubleword is shown below.


PUSH WORD (PSW; 09, 89). The PSW instruction stores the contents of the private memory register specified in the \(R\) field into the top of the core memory stack defined by the stack pointer doubleword. The stack pointer doubleword is located at the address specified in the reference address field of the PSW instruction. The location in which the word is stored is the next higher core memory address than that specified by the top of stack address in the stack pointer doubleword. The current top of stack address in the stack pointer doubleword is incremented by one to point to the new top of stack location. The space count in the stack pointer doubleword is decremented by one and the word count is incremented by one. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted or a trap routine is entered if allowed by the TS or TW inhibit bits. The condition code is then set as described under Stack Pointer Doubleword (page 3-438).

PUSH WORD PHASE SEQUENCE. Preparation phases for the PSW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-171. shows the simplified phase sequence for the PSW instruction. Table 3-68 lists the detailed logic sequence during all PSW execution phases. During the first pass through the phase I phases, word count overflow and space count underflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from \(\mathrm{PH1} / \mathrm{C}\) to PH 2 , obtains the top of stack address, and stores the push word in core memory during two passes through PH6. From PH8 the instruction branches back to \(\mathrm{PHI} / \mathrm{A}\) to update and store the new top of stack address, word count, and space count. After PHI/G, PH9 is entered to obtain the address of the next instruction in sequence, and PHIO enables the ENDE operation to take place.


Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 1 of 3)


Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 2 of 3)


Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-68. Push Word Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : SPWI \\
(D) : SPWI \\
(B) : Program address \\
(P) : SPWO address \\
(MC) : 1
\end{tabular} & & \begin{tabular}{l}
Stack pointer doubleword 1 \\
Stack pointer doubleword 1 \\
Address of next instruction in sequence \\
Location of bits 0 through 31 of stack pointer doubleword \\
Macro-counter set to 1
\end{tabular} \\
\hline & & & Mnemonic: PSW \((09,89)\) \\
\hline
\end{tabular}
(Continued)

Table 3-68. Push Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PREP \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Preset conditions with PRE3 \\
Enable signal (S/SXDPI) \\
Set flip-flop SW8 \\
Reset flip-flop NTIIL
\end{tabular} & \[
\begin{aligned}
(S / S X D P 1) & =\text { FUPSW (PRE3 }+\ldots)+\ldots \\
\text { FUPSW } & =\text { OU0 (O4 NO5) OL9 }+\ldots \\
S / \text { SW8 } & =\text { BRSW8 NRESET/A } \\
\text { BRSW8 } & =\text { (FAST PRE3) }+\ldots \\
(\text { FAST PRE3) } & =\text { OU0 (O4 NO5) PRE3 } \\
S / N T 11 L & =N(S / T 11 L) \\
(S / T 11 L) & =(\text { FAST PRE3 })+\ldots \\
\text { R/ANT11L } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for D plus 1 in \(\mathrm{PHI} / \mathrm{A}\) \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} / \mathrm{A} \\
& \mathrm{~T} 1 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
D+1 \longrightarrow S
\] \\
Set SW3 if word count overflows \\
Set SW5 if TS is 1 \\
Set SW6 if TW is 1 \\
Down align D-register \\
Set flip-flop SW9 \\
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} &  & \begin{tabular}{l}
Add 1 to word count in SPWI to check for overflow \\
Word count overflows into adder bit 16 \\
Trap-on-space inhibit bit is in DO \\
D16 contains trap-onword inhibit bit TW \\
Shift D-register 8 bits right as first half of 16-bit down alignment \\
Set clock T8L for PHI/B \\
Hold PHI for \(\mathrm{PHI} / \mathrm{B}\)
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PHI/B } \\
\text { T8L }
\end{gathered}\right.
\] & \begin{tabular}{l}
One clock long \\
Down align D-register
\end{tabular} & \[
\begin{array}{ll}
\mathrm{PHI} / \mathrm{B} & =\mathrm{PHI} \text { SW9 } \\
\text { DXDR8 } & =\text { FAST PHI } / \text { B }+\ldots
\end{array}
\] & Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 \\
\hline \multicolumn{3}{|r|}{(Continued)} & Mnemonic: PSW \((09,89)\) \\
\hline
\end{tabular}

Table 3-68. Push Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left|\begin{array}{c}
\mathrm{PHI} / \mathrm{B} \\
\mathrm{~T} 8 \mathrm{~L} \\
\text { (Cont.) }
\end{array}\right|
\] & \begin{tabular}{l}
Enable signal (S/SXDMI) \\
Set flip-flop SWIO \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
(S / S X D M I) & =\text { FUPSW PHI } / B+\ldots \\
S / S W 10 & =\text { SW9 STEP815 } \\
S / N T 11 L & =N(S / T 11 L) \\
(S / T 11 \mathrm{~L}) & =\text { FASTPHI/B } \\
R / N T 11 \mathrm{~L} & =\ldots \\
B R P H I / 1 & =F A S T P H I \\
& N(\ldots)
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for D minus \\
Set clock TIIL for PHI/C \\
Hold PHI for PHI/C
\end{tabular} \\
\hline \[
\begin{gathered}
\hline \mathrm{FHI} / \mathrm{C} \\
\mathrm{TIIL}
\end{gathered}
\] & \begin{tabular}{l}
One clock long \\
\(D-1 \longrightarrow S\) \\
Force a zero into S 16 \\
Set SWI if space count underflows \\
Set SW2 if new space count \(=0\) \\
Set flip-flop SW7 \\
Set flip-flop MRQ \\
Reset flip-flop NMRQP1
\end{tabular} &  & \begin{tabular}{l}
Decrement space count in D17 through D31 for underflow check only Inhibit TS \\
Space count underflows into adder bit 16 \\
New space count \(=0\) if bits 16 through 31 of S -register \(=0\)
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long \\
Trap conditions: \\
Set flip-flop TRAP if word count overflows and TW \(=0\) or if space count underflows and \(T S=0\) \\
Abort if SW1 or SW3 is set \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
S / \text { TRAP }= & (S / \text { TRAP) NRESET } \\
(S / \text { TRAP })= & \text { FAST PH2 SW3 NSW6 } \\
& + \text { FAST PH2 SW1 NSW5 } \\
\text { S/FASTABORT }= & \text { FAST PH2 SW1 } \\
& + \text { FAST PH2 SW3 } \\
\text { S/FASTF1 }= & \text { SW3 + SW1 } \\
& \\
\text { S/DRQ }= & (S / D R Q) \text { NCLEAR } \\
(S / D R Q)= & \text { MRQP1 + ... } \\
\text { R/DRQ }= & \ldots
\end{aligned}
\] & \begin{tabular}{l}
SW3 is word count overflow, SWI is space count underflow, NSW6 \(\Rightarrow\) TW \(=0, N S W 5 \Rightarrow T S=0\) \\
Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTFI and FASTF2 \\
Data request, inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: PSW \((09,89)\) \\
\hline
\end{tabular}
(Continued)

Table 3-68. Push Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
(\mathrm{MBO}-\mathrm{MB3I}) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)
\]
\[
(C 0-C 31) \rightarrow(D 0-D 31)
\] \\
If not aborted, reset flip-flop NCXS \\
\(p: 1, i=p\) \\
Set flip-flop MRQ if instruction aborted \\
Set flip-flop DRQ if instruction aborted
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =\text { DG (data gate) } \\
& \\
\text { DXC }= & \text { FAST/A PH3 } \\
\text { S/NCXS }= & \text { N(S/CXS) } \\
(S / C X S)= & \text { FAST/A PH3 NFASTFI } \\
& +\ldots \\
\text { R/NCXS }= & \ldots \\
\text { PUC3i }= & \text { FAST/A PH3 }+\ldots \\
\text { S/MRQ }= & (S / M R Q / 2)+\ldots \\
(S / M R Q / 2)= & \text { FASTABORT PH3 }+\ldots \\
R / M R Q ~ & \ldots \\
S / D R Q ~ & =(S / D R Q) N C L E A R \\
(S / D R Q)= & (S / M R Q / 2)+\ldots \\
R / D R Q &
\end{aligned}
\] & \begin{tabular}{l}
Top of stack address (SPWO) from memory \(\qquad\) C-register \\
Top of stack address \(\rightarrow\) D-register \\
Preset for \(S \longrightarrow C\) in PH4 \\
Add to SPWO address to obtain SPW1 address \\
Request for core memory cycle. \\
Data request, inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
T5L \\
(DR if abort)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (P 0-P 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(C 0-C 31)
\end{aligned}
\] \\
If instruction not aborted, enable signal ( \(S /{ }^{\prime}\) SXD) \\
Abort conditions: \\
If SW1 or SW3 set, branch to PH9 \\
\((\mathrm{MBO}-\mathrm{MB3I}) \longrightarrow(\mathrm{CO}-\mathrm{C} 3 \mathrm{I})\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\)
\end{tabular} & \[
\begin{array}{ll}
\text { SXP } & =\text { FAST PH4 NDIS }+\ldots \\
\text { CXS set at PH3 clock } \\
(\mathrm{S} / \mathrm{SXD}) & =\text { FAST PH4 NBRPH9 }+\ldots \\
\text { BRPH9 } & =\text { FAST PH4 }(\mathrm{SW} 1+\text { SW3 }) \\
\text { CXMB } & =\text { DG } \\
\text { DXC } & =\text { FASTABORT PH4 }
\end{array}
\] & \begin{tabular}{l}
Store SPWI address in C-register \\
Preset adder logic for \\
\(\mathrm{D} \longrightarrow \mathrm{S}\) in PH 5 \\
Branch to PH9 to set condition code \\
Load SPWI from memory into C-register \\
Return SPWI to D-register
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 5 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(P 0-P 31)
\end{aligned}
\] \\
Reset flip-flop NAXRR
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PH4 clock } \\
&=\text { FAST/A PH5 }+\ldots \\
& \text { PXS }=\text { N(S/AXRR }) \\
& \text { S/NAXRR }= \\
&(S / \text { AXRR })=\text { FAST/SPH5 }+\ldots \\
& \text { R/NAXRR }=\ldots
\end{aligned}
\] & \begin{tabular}{l}
Top of stack address (SPWO) \(\rightarrow P\)-register \\
Preset for transfer of private memory R contents \(\rightarrow\) A-register in PH6
\end{tabular} \\
\hline & & & Mnemonic: PSW \((09,89)\) \\
\hline
\end{tabular}
(Continued)

Table 3-68. Push Word Sequence (Cont.)

(Continued)

Table 3-68. Push Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { PH8 } \\
\text { DR } \\
(\text { Cont. })
\end{array}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& (\mathrm{C} 0-\mathrm{C} 31) \rightarrow(\mathrm{D} 0-\mathrm{D} 31) \\
& \mathrm{Zeros} \rightarrow(\mathrm{~A} 0-\mathrm{A} 31)
\end{aligned}
\] \\
Enable signal (S/SXDPI) \\
Set flip-flop SW8 \\
Reset flip-flop NCXS \\
\(P-1 \longrightarrow P\) \\
Reset flip-flop NT11L \\
Branch to PHI/A
\end{tabular} & \[
\begin{aligned}
\text { DXC } & =\text { FAST/A PH8 }+\ldots \\
\text { AXZ } & =\text { FAST (PH8 }+\ldots \text { ) } \\
& \\
\text { (S/SXDPI) } & =\text { FUPSW (PH8 }+\ldots \text { ) } \\
\text { S/SW8 } & =\text { NRESET BRSW8 } \\
\text { BRSW8 } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NCXS } & =\text { N(S/CXS) } \\
\text { (S/CXS) } & =\text { FAST/A PH8 }+\ldots \\
\text { R/NCXS } & =\ldots \\
\text { PDC31 } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NTIIL } & =\text { N(S/TIIL) } \\
\text { (S/TIIL) } & =\text { FAST PH8 }+\ldots \\
\text { R/NTIIL } & =\ldots \\
\text { BRPHI } & =\text { FAST/A PH8 }+\ldots \\
S / P H I & \text { BRPHI NCLEAR }
\end{aligned}
\] & \begin{tabular}{l}
SPWI \(\nsim\) D-register \\
Clear A-register for word count and space count \\
Preset adder for D plus 1 in \(\mathrm{PHI} / \mathrm{A}\) \\
Preset for \(S \longrightarrow C\) in PHI/A \\
Decrement P -register to obrain SPWO address \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} / \mathrm{A} \\
& \mathrm{THIL}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
D+1 \longrightarrow S
\] \\
Force a zero into S16
\[
(S 16-S 31) \longrightarrow(\mathrm{Cl} 6-\mathrm{C} 31)
\] \\
Zeros \(\longrightarrow(\mathrm{CO}-\mathrm{Cl} 5)\) \\
Down align D-register \\
Set flip-flop SW9
\end{tabular} &  & \begin{tabular}{l}
Update word count by adding 1 to SPWI in Dregister. Gate onto sum bus \\
S16 (bit 48 of SPWI) is trap-on-word bit TW and not included in word count \\
New word count into Cregister bits 16 through 31 \\
S0-S15 not gated into \(\mathrm{C} 0-\mathrm{Cl} 5\) because CXS/0 and CXS/1 are low \\
Shift D-register 8 bits right as first half of 16bit down alignment
\end{tabular} \\
\hline & & & Mnemonic: PSW \((09,89)\) \\
\hline
\end{tabular}

Table 3-68. Push Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PHI/A \\
TIIL \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
\text { S/NT8L } & = \\
\text { (S/T8L) } & = \\
\text { R/NT8L } & = \\
\text { BRPHI/I } & =
\end{aligned}
\] & \[
\begin{aligned}
& \text { N(S/T8L) } \\
& \text { FAST PHI }+\ldots \\
& \ldots \\
& \text { FAST PHI N(... }
\end{aligned}
\] & Set clock T8L for PHI/B \\
\hline PHI/B T8L & \begin{tabular}{l}
One clock long \\
Down align D-register \\
Enable signal (S/SXDMI) \\
Set flip-flop SW10 \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \begin{tabular}{l}
PHI/B \\
DXDR8 \\
(S/SXDMI) \\
S/SW 10 \\
S/NTIIL \\
(S/TIIL) \\
R/NTIIL \\
BRPHI/I
\end{tabular} & \begin{tabular}{l}
PHI SW9 \\
FAST PHI/B + ... \\
FUPSW PHI/B + ... \\
SW9 STEP815 \\
\(N(S / T \| l)\) \\
FAST PHI + ... \\
FAST PHI N(...)
\end{tabular} & \begin{tabular}{l}
Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31 Preset adder for D minus 1 in \(\mathrm{PHI} / \mathrm{C}\) \\
Set clock TIIL for PHI/C
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/C \\
TIIL
\end{tabular} & \begin{tabular}{l}
One clock long
\[
D-1 \longrightarrow S
\] \\
Force a zero into S 16 \\
\((\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{A} 0-\mathrm{A} 31)\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
Reset flip-flop SW7 \\
Set flip-flop MRQ \\
Reset flip-flop NMRQP 1 \\
Reset flip-flop NT8L \\
Set flip-flop SW11 \\
Sustain PHI
\end{tabular} & \begin{tabular}{lr} 
PHI/C \(=\) \\
Adder logic set
\end{tabular}\(=\) & \begin{tabular}{l}
PHI SW10 \\
D minus 1 in \(\mathrm{PHI} / \mathrm{B}\) \\
FAST PHI/C \\
FAST PHI/C SW7 \\
FAST PHI/C + ... \\
(R/SW7) \\
FAST PHI/C SW7 \\
(S/MRQ/3) \(+\ldots\) \\
FAST PHI/C \\
... \\
\(N(S / M R Q / 3)\) \\
\(N(S / T 8 L)+\ldots\) \\
FAST PHI \\
... \\
SW 10 STEP815 \\
FAST PHI \\
N [PHIC (NSW7 + SW3) \\
\(+\ldots\)...]
\end{tabular} & \begin{tabular}{l}
Update space count by subtracting 1 from D17D31 \\
S16 is now trap-on-space inhibit bit TS and is not included in space count \\
Store new word count in D-register \\
Store new word count in D-register \\
Request for core memory cycle \\
Delay flip-flop for data release signal \\
Set clock T8L for PHI/D
\end{tabular} \\
\hline & & & & Mnemonic: PSW (09, 89) \\
\hline
\end{tabular}
(Continued)

Table 3-68. Push Word Sequence (Cont.)


Table 3-68. Push Word Sequence (Cont.)


Table 3-68. Push Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { PH9 } \\
\text { T5L } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
\[
(\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{PO}-\mathrm{P} 31)
\] \\
Set condition code: \\
Set CC3 if word count overflow and \(T W=1\) (SW6) \\
Set CCl if space count underflow and \(T S=1\) (SW5) \\
Set CC2 if new space count \(=0\) \\
Enable signal ( \(S / S \times D\) ) if instruction aborted
\end{tabular} & \[
\begin{aligned}
\text { PXS } & =\text { PXSXB }+\ldots \\
\text { S/CC3 } & =(S / C C 3 / 1)+\ldots \\
(S / C C 3 / 1) & =\text { FAST PH9 SW3 }+\ldots \\
& \\
& \\
S / C C 1 & (S / C C 1 / 1)+\ldots \\
(S / C C 1 / 1) & =\text { FAST PH9 SW1 }+\ldots \\
& \\
\text { S/CC2 } & =(S / C C 2 / 1)+\ldots \\
(S / C C 2 / 1) & =\text { (FASTNABORT PH9) } \\
& \text { SW2 }+\ldots \\
\text { R/CC } & =\text { FAST PH9 }+\ldots \\
& \\
(S / S X D) & \text { FASTABORT PH9 }
\end{aligned}
\] & \begin{tabular}{l}
SW3 indicates word count overflow. If TW were 0 , instruction would have trapped and not reached PH9 \\
SWI indicates space count underflow. If TS were 0, instruction would have trapped and not reached PH9 \\
If instruction is successfully completed and stack is full, CC2 is set \\
Inputs to reset sides of CC flip-flops to reset those not set by this instruction \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PHIO
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}\right.
\] & \begin{tabular}{l}
Sustained until data release \\
Normal ENDE \\
If instruction aborted: \\
Correct CC2 \\
Force zeros in SGTZ, S16, and SO \\
Correct CC4
\end{tabular} & \begin{tabular}{rl} 
S/CC2 & \(=(S / C C 2 / 4)+\ldots\) \\
\((S / C C 2 / 4)\) & \(=S 0007 Z\) S0815Z \\
& \((\) (FASTABORT ENDE) \\
\(S G T Z\) & \(=N(\) FASTABORT ENDE) \\
\(S 16\) & \(=N(F A S T A B O R T\) ENDE) \\
\(S 0\) & \(=N(F A S T A B O R T\) ENDE) \\
\(S\) & \\
\(S / C C 4\) & \(=(S / C C 4 / 2)+\ldots\) \\
\((S / C C 4 / 2)\) & \(=(\) FASTABORT ENDE \()\) \\
& \(S 1631 Z\)
\end{tabular} & \begin{tabular}{l}
Set CC2 if original space count (in Dregister) \(=0\) \\
To prevent setting CC3 \\
S 16 is TW inhibit bit. SO is TS bit. Neither should be checked for zero \\
Set CC4 if original word count (in D-register) \(=0\)
\end{tabular} \\
\hline & & & Mnemonic: PSW \((09,89)\) \\
\hline
\end{tabular}

PULL WORD (PLW; 08, 88). The PLW instruction loads the private memory register specified in the \(R\) field of the instruction with the word currently at the top of the core memory stack. The top of stack word is at the location specified in the top of stack address field in the stack pointer doubleword.

The current top of stack address in the stack pointer doubleword is decremented by one to point to the new top of stack location. The space count in the stack pointer doubleword is incremented by one and the word count is decremented by one. The condition code is set as described under Stack Pointer Doubleword (page 3-438)
to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TW or TS bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PULL WORD PHASE SEQUENCE. Preparation phases for the PLW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-172 shows the simplified phase sequence for the PLW instruc-
tion. Table 3-69 lists the detailed logic sequence during all PLW execution phases. During the first pass through the phase 1 phases, word count underflow and space count overflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from \(\mathrm{PH1} / \mathrm{C}\) to PH 2 , obtains the top of stack address, reads the pull word from core memory, and stores the word in private memory during two passes through PH6. From PH8 the instruction branches back to \(\mathrm{PHI} / \mathrm{A}\) to update and store the new top of stack address, word count, and space count. After \(\mathrm{PHI} / \mathrm{G}, \mathrm{PH} 9\) is entered to obtain the address of the next instruction in sequence, and PHIO enables the ENDE operation to take place.


Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 1 of 3)


Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 2 of 3 )


Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-69. Pull Word Sequence
\begin{tabular}{|l|l|l|l|}
\hline Phase & \multicolumn{1}{|c|}{ Function Performed } & Signals Involved & \multicolumn{1}{c|}{ Comments } \\
\hline PREP & \begin{tabular}{ll} 
At end of PREP: \\
(C) : SPWI \\
(D) : SPWI & \\
(B) Program address \\
(P) SPWO address & \\
(MC) : & \begin{tabular}{l} 
Stack pointer double- \\
word 1 \\
Stack pointer double- \\
word 1 \\
Address of next instruc- \\
tion in sequence \\
Location of bits 0 through
\end{tabular} \\
31 of stack pointer \\
doubleword \\
Macro-counter set to 1
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-69. Pull Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP (Cont.) & \begin{tabular}{l}
Preset conditions with PRE3: \\
Enable signal (S/SXDMI) \\
Set flip-flop SW8 \\
Reset flip-flop NTIIL
\end{tabular} & \[
\begin{aligned}
(S / \text { SXDMI }) & =\text { FUPLW (PRE3 + ...) }+\ldots \\
\text { FUPLW } & =\text { OUO (O4 NO5) OL8 } \\
S / \text { SW8 } & =\text { BRSW8 NRESET/A } \\
\text { BRSW8 } & =\text { FAST PRE3 }+\ldots \\
S / \text { NTIIL } & =\text { N(S/TIIL) } \\
(S / T I I L) & =\text { FAST PRE3 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for \(D\) minus 1 in \(\mathrm{PHI} / \mathrm{A}\) \\
Set clock IIIL for PHI/A
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/A \\
THL
\end{tabular} & \begin{tabular}{l}
One clock long \\
D - \(1 \rightarrow S\) \\
Force a zero into S16 \\
Set SW3 if word count underflows \\
Set SW5 if TS is 1 \\
Set SW6 if TW is 1 \\
Down align D-register \\
Set SW4 if word count \(=0\) \\
Set flip-flop SW9 \\
Reset flip-flop NT8L. \\
Sustain PHI
\end{tabular} &  & \begin{tabular}{l}
Subtract 1 from word count in SPWI to check for underflow Inhiblt TW \\
Word count underflows into adder bit 16 \\
Trap-on-space inhibit bit is in DO \\
D16 contains trap-onword inhibit bit TW \\
Shift D-register 8 bits right as first half of 16bit down alignment \\
New word count \(=0\) if S16-S31 \(=0\) \\
Set clock T8L for PHI/B
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PHI/B } \\
\text { T8L }
\end{gathered}
\] & \begin{tabular}{l}
One clock long \\
Down align D-register
\end{tabular} & \[
\begin{array}{ll}
\text { PHI } / \text { B } & =\text { PHI SW9 } \\
\text { DXDR8 } & =\text { FAST PHI } / \text { B }+\ldots
\end{array}
\] & Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 \\
\hline & & & Mnemonic: PLW \((08,88)\) \\
\hline
\end{tabular}

Table 3-69. Pull Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{gathered}
\mathrm{PHI} / \mathrm{B} \\
\text { T8L } \\
\text { (Cont.) }
\end{gathered}
\] & \begin{tabular}{l}
Enable signal (S/SXDPI) \\
Set flip-flop SW 10 \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
(S / S \times D P 1) & =\text { FUPLW PHI/B }+\ldots \\
\text { S/SW10 } & =\text { SW9 STEP815 } \\
S / \text { NTIIL } & =\text { N(S/TIIL) } \\
(S / T I I L) & =\text { FASTPHI/B } \\
\text { R/NTIIL } & =\ldots \\
\text { BRPHI/I } & =\text { FAST PHIN(NSW7 PHI/C) } \\
& +\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for D plus 1 \\
Set clock TIIL for PHI/C \\
Hold PHI for \(\mathrm{PHI} / \mathrm{C}\)
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 1 / \mathrm{C} \\
& \mathrm{~T} 11 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
D+1 \longrightarrow S
\] \\
Set SWI if space count overflows \\
Set flip-flop SW7 \\
Set flip-flop MRQ \\
Reset flip-flop NMRQPI
\end{tabular} &  & \begin{tabular}{l}
Increment space count in D17 through D31 for overflow check only \\
Space count overflows into adder bit 16 \\
Request for core memory cycle \\
Delay flip-flop for data release signal \\
Go to PH2 if abort or first pass
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Trap conditions: \\
Set flip-flop TRAP if word count underflows and TW \(=0\) or if space count overflows and TS \(=0\) \\
Abort if SW1 or SW3 is set \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
S / \text { TRAP }= & (S / T R A P) \\
(S / T R A P)= & \text { FAST PH2 SW3 NSW6 } \\
& + \text { FAST PH2 SW1 NSW5 } \\
S / \text { FASTABORT }= & \text { FAST PH2 SW1 } \\
& + \text { FAST PH2 SW3 } \\
S / F A S T F 1= & \text { SW3 + SW } 1 \\
& \\
\text { S/DRQ }= & (S / D R Q) \text { NCLEAR } \\
(S / D R Q)= & \text { MRQP1 + ... } \\
\text { R/DRQ }= & \ldots
\end{aligned}
\] & \begin{tabular}{l}
SW3 is word count underflow, SWI is space count overflow, NSW6 \(\Rightarrow\) TW \(=0, N S W 5 \Rightarrow T S=0\) \\
Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTFI and FASTF2 \\
Data request, inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\mathrm{PH} 3 \\
\mathrm{DR}
\end{gathered}
\] & Sustained until data release
\[
(M B 0-M B 31) \longrightarrow(C 0-C 31)
\] & CXMB \(\quad=\quad \mathrm{DG}\) (data gate) & Top of stack address from memory \(\longrightarrow\) C-register \\
\hline & & & Mnemonic: PLW (08, 88) \\
\hline \multicolumn{4}{|c|}{(Continued)} \\
\hline
\end{tabular}

Table 3-69. Pull Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH3 } \\
& \text { DR } \\
& \text { (Cont. })
\end{aligned}\right.
\] & \begin{tabular}{l}
\[
\begin{aligned}
& (C 0-C 31) \rightarrow(D 0-D 31) \\
& P+1 \rightarrow P
\end{aligned}
\] \\
Set flip-flop MRQ if instruction aborted \\
Set flip-flop DRQ if instruction aborted
\end{tabular} & \begin{tabular}{ll} 
DXC & \(=\) \\
PUC 31 & \(=\) \\
S/MRQ & \(=\) \\
(S/MRQ/2) & \(=\) \\
\(R / M R Q\) & \(=\) \\
\(S / D R Q\) & \(=\) \\
(S/DRQ) & \(=\) \\
\(R / D R Q\) & \(=\)
\end{tabular} & \begin{tabular}{l}
FAST/A PH3 \\
FAST/A PH3 + ... \\
(S/MRQ/2) + ... \\
FASTABORT PH3 + ... \\
(S/DRQ) NCLEAR \\
\((S / M R Q / 2)+\ldots\) \\
...
\end{tabular} & \begin{tabular}{l}
Top of stack address \(\rightarrow\) D-register \\
Add 1 to SPWO address to obtain SPWI address \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
T5i \\
(DR if abort)
\end{tabular} & \begin{tabular}{l}
One clock long \\
(PO-P31) \(\longrightarrow\) (SŌ-S31)
\[
(S 0-S 31) \longrightarrow(A 0-A 31)
\] \\
If instruction not aborted, enable signal (S/SXD) \\
Abort conditions: \\
If SWI or SW3 set, branch to PH9 \\
\((\mathrm{MBO}-\mathrm{MB3I}) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)\) \\
\((\mathrm{CO}-\mathrm{C} 31) \rightarrow(\mathrm{D0}-\mathrm{D} 31)\)
\end{tabular} & \begin{tabular}{ll} 
SXP & \(=\) \\
AXS & \(=\) \\
\((S /\) SXD \()\) & \(=\) \\
BRPH9 & \(=\) \\
CXMB & \(=\) \\
DXC & \(=\)
\end{tabular} & \begin{tabular}{l}
FAST PH4 NDIS \\
FAST PH4 \\
FAST PH4 NBRPH9 \\
FAST PH4 (SW1 + SW3) \\
DG \\
FASTABORT PH4
\end{tabular} & \begin{tabular}{l}
Store SPWI address in A-register \\
Preset adder logic for \\
\(D \longrightarrow S\) in PH5 \\
Branch to PH9 to set condition code \\
Load SPW1 from memory into C-register \\
Return SPWI to Dregister
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH5 } \\
& \mathrm{T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long (D0-D31) \(\longrightarrow(S 0-S 31)\)
\[
(S 0-S 31) \rightarrow(P 0-P 31)
\] \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set } \\
& \text { PXS } \\
& \text { S } \\
& \text { S/MRQ } \\
& \text { (S/MRQ/2) } \\
& \text { R/MRQ } \\
& \text { = } \\
& \text { S/DRQ } \\
& \text { (S/DRQ) }
\end{aligned}=
\] & \[
\begin{aligned}
& \text { PH4 clock } \\
& \text { FAST/A PH5 + ... } \\
& \text { (S/MRQ/2) + ... } \\
& \text { FAST/L PH5 } \\
& \ldots \\
& \text { (S/DRQ) NCLEAR } \\
& \text { S/MRQ/2 }
\end{aligned}
\] & \begin{tabular}{l}
Top of stack address (SPWO) \(\longmapsto\) P-register \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from memory
\end{tabular} \\
\hline \[
\begin{array}{|l}
\text { PH6 } \\
\text { DR } \\
\text { lst } \\
\text { Pass }
\end{array}
\] & Sustained until data release
\[
(M B O-M B 31) \longrightarrow(C O-C 31)
\] & CXMB = & DG & Load pull word from top of stack address in memory \(\longrightarrow\) C-register \\
\hline & & & & Mnemonic: PLW (08, 88) \\
\hline
\end{tabular}
(Continued)

Table 3-69. Pull Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { PH6 } \\
\text { DR } \\
\text { lst } \\
\text { Pass } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
\[
(\mathrm{CO}-\mathrm{C} 31) \rightarrow(\mathrm{DO}-\mathrm{D} 31)
\] \\
Set flip-flop RW
\[
P-1 \rightarrow P
\] \\
\(M C-1 \rightarrow M C\) \\
Enable signal (S/SXD) \\
Sustain PH6
\end{tabular} & \[
\begin{array}{ll}
\text { DXC } & =\text { FAST/L PH6 }+\ldots \\
\text { S/RW } & =(S / R W) \\
(S / R W) & =\text { FAST/L PH6 NMCZ }+\ldots \\
\text { PDC31 } & =\text { FAST/L PH6 OUO }+\ldots \\
\text { MDC7 } & =\text { FAST/M PH6 NIOEN }+\ldots \\
\text { (S/SXD }) & =\text { FAST/L PH6 NMCZ }+\ldots \\
\text { BRPH6 } & =\text { FAST/M PH6 NMCZ }+\ldots
\end{array}
\] & \begin{tabular}{l}
Place pull word in D-register for transfer to private memory RW is private memory write flip-flop \\
Decrement P -register to obtain new top of stack address \\
Decrement macrocounter by 1 \\
Preset adder logic for \\
\(\mathrm{D} \longrightarrow\) in second PH6 \\
Repeat PH6 to store contents of D-register in private memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH6 } \\
& \text { T5L } \\
& \text { 2nd } \\
& \text { Pass }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
(D 0-D 31) \longrightarrow(S 0-S 31)
\]
\[
(S 0-S 31) \longrightarrow(\text { RWO-RW31) }
\] \\
Enable signal (S/SXA)
\end{tabular} & Adder logic set at first PH6 clock
\[
\begin{array}{ll}
\text { RWXS } & =\text { RW } \\
(S / S X A) & =\text { FAST/LPH6 MCZ OU0 }+\ldots
\end{array}
\] & \begin{tabular}{l}
Transfer D-register contents to private memory via S-register \\
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in PH7
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH7 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(P 0-P 31)
\end{aligned}
\] \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & Adder logic set at first PH6 clock
\[
\begin{aligned}
\text { PXS } & =\text { FAST/A PH7 }+\ldots \\
\text { S/MRQ } & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { FAST/A PH7 }+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) N C L E A R \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
SPWI address \(\longrightarrow S\) \\
SPWI address \(\rightarrow P\) \\
Request for memory cycle \\
Data request, inhibits transmission of another clock until data release from memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH8 } \\
\text { DR }
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release \((\) MBO-MB31) \(\longrightarrow(C 0-C 31)\) \((C 0-C 31) \rightarrow(D 0-D 31)\) Zeros \(\rightarrow\) (A0-A31) \\
Enable signal (S/SXDMI)
\end{tabular} & \[
\begin{array}{ll}
\text { CXMB } & =\text { DG } \\
\text { DXC } & =\text { FAST } / \text { A PH8 }+\ldots \\
\text { AXZ } & =\text { FAST }(\text { PH } 8+\ldots) \\
(S / S X D M I) & =\text { FUPLW }(\text { PH } 8+\ldots)+\ldots
\end{array}
\] & \begin{tabular}{l}
SPW1 from core memory \\
\(\longrightarrow\) C-register \\
SPWI \(\leftrightarrows\) D-register \\
Clear A-register for word count and space count \\
Preset adder for \(D\) minus 1 in \(\mathrm{PHI} / \mathrm{A}\)
\end{tabular} \\
\hline & & & Mnemonic: PLW \((08,88)\) \\
\hline
\end{tabular}
(Continued)

Table 3-69. Pull Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { PH8 } \\
\text { DR } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
Set flip-flop SW8 \\
Reset flip-flop NCXS
\[
P-1 \rightarrow P
\] \\
Reset flip-flop NTIIL \\
Branch to \(\mathrm{PHI} / \mathrm{A}\)
\end{tabular} & \[
\begin{aligned}
\text { S/SW8 } & =\text { NRESET BRSW8 } \\
\text { BRSW8 } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NCXS } & =\text { N(S/CXS }) \\
\text { (S/CXS) } & =\text { FAST/A PH8 }+\ldots \\
\text { R/NCXS } & =\ldots \\
\text { PDC3I } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NTIIL } & =\text { N(S/TIIL) } \\
(S / T I I L) & =\text { FAST PH8 }+\ldots \\
\text { R/NTIIL } & =\ldots \\
\text { BRPHI } & =\text { FAST/A PH8 }+\ldots \\
S / P H I & =\text { BRPHI NCLEAR }
\end{aligned}
\] & \begin{tabular}{l}
Preset for \(\mathrm{S} \longrightarrow \mathrm{C}\) in PHI/A \\
Decrement P -register to obtain SPWO address \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \[
\begin{gathered}
\mathrm{PHI} / \mathrm{A} \\
\text { IIIL }
\end{gathered}
\] & \begin{tabular}{l}
One clock long
\[
D-1 \longrightarrow S
\] \\
Force a zero into \(\$ 16\) \\
\((S 16-S 3!) \longrightarrow(C 16-C 3!)\) \\
Zeros \(\longrightarrow(\mathrm{CO}-\mathrm{Cl} 5)\) \\
Down align D-register \\
Set flip-flop SW9 \\
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} &  & \begin{tabular}{l}
Update word count by subtracting 1 from SPWI in D-register. Gate onto sum bus \\
S16 (bit 48 of SPWI) is trap-on-word inhibit bit TW, and is not included in word count \\
New word count into C-register bits 17 through 31 \\
S0-S15 not gated into \(\mathrm{C} 0-\mathrm{Cl} 5\) because CXS \(/ 0\) and CXS/1 are low \\
Shift D-register 8 bits right as first half of 16bit down alignment \\
Set clock T8L for PHI/B
\end{tabular} \\
\hline & & & Mnemonic: PLW \((08,88)\) \\
\hline
\end{tabular}
(Continued)

Table 3-69. Pull Word Sequence (Cont.)

(Continued)

Table 3-69. Pull Word Sequence (Cont.)


Table 3-69. Pull Word Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PHI} / \mathrm{F} \\
\mathrm{DR} \\
\text { (Cont. })
\end{gathered}\right.
\] & \begin{tabular}{l}
Set flip-flop MRQ \\
Set flip-flop DRQ \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
Enable signal (S/SXDMI)
\[
P-1 \rightarrow P
\] \\
Set flip-flop SW14 \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q) \\
(S / M R Q) & =(S / M B X S)+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M B X S)+\ldots \\
R / D R Q & =\ldots \\
D X C & =\text { FAST PHI } / F+\ldots \\
& \\
(S / S X D M I) & =\text { FUPLW }(P H I / F+\ldots)+\ldots \\
& \\
\text { PDC3I } & \text { FAST PHI/F }+\ldots \\
S / S W 14 & =\text { SWI3STEP815 } \\
\text { BRPHI/I } & =\text { FAST PHI N(NSW7 PHI/C) } \\
& +\ldots
\end{aligned}
\] & \begin{tabular}{l}
Request for core memory cycle \\
Data request, inhibits another clock until data release received from core memory \\
Top of stack address (SPWO) in C-register clocked into D-register \\
Preset adder for \(D\) minus 1 in PHI/G \\
Decrement P-register to obtain SPWO address
\end{tabular} \\
\hline PHI/G DR & \begin{tabular}{l}
Sustained until data release
\[
D-1 \longrightarrow S
\]
\[
(S 0-S 31) \longrightarrow(\text { MBO-MB31) }
\] \\
Branch to PH9
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{G}=\mathrm{SW} 14 \mathrm{PHI}
\] \\
Adder logic set at \(\mathrm{PHI} / \mathrm{F}\) clock \\
MBXS set by PHI/F clock
\[
\begin{aligned}
\text { S/PH9 } & =\text { BRPH9 NCLEAR }+\ldots \\
\text { BRPH9 } & =\text { FAST PHI } / \mathrm{G}
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Subtract 1 from top of stack address in Dregister to obtain new top of stack address \\
Store new top of stack address in memory at SPWO location
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH9 } \\
\text { T5L }
\end{gathered}
\] & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\]
\[
(S 0-S 31) \rightarrow(P 0-P 31)
\] \\
Set condition code: \\
Set flip-flop CC3 if word count underflow and TW \(=1\) (SW6) \\
Set flip-flop CCl if space count overflow and TS \(=1\) (SW5)
\end{tabular} & \[
\begin{array}{|ll}
\text { SXB } & =\text { PXSXB NDIS } \\
\text { PXSXB } & =\text { NFAFL NFAMDS PH9 } \\
\text { PXS } & =\text { PXSXB } \\
& \\
\text { S/CC3 } & =(S / C C 3 / 1)+\ldots \\
(S / C C 3 / 1) & = \\
& \\
& \text { FAST PH9 SW3 }+\ldots \\
\text { S/CC1 } & =(S / C C 1 / 1)+\ldots \\
(S / C C 1 / 1) & = \\
& \text { FAST PH9 SW1 }+\ldots
\end{array}
\] & \begin{tabular}{l}
Program address \(\rightarrow P-\) register via sum bus \\
SW3 indicates word count underflow. If TW were 0 , instruction would have trapped and not reached PH9 \\
SW1 indicates space count overflow. If TS were 0 , instruction could have trapped and not reached PH9
\end{tabular} \\
\hline & & & Mnemonic: PLW \((08,88)\) \\
\hline
\end{tabular}
(Continued)

Table 3-69. Pull Word Sequence (Cont.)


PUSH MULTIPLE (PSM; OB, 8B). The PSM instruction stores the contents of a sequential set of private memory registers into the push-down stack defined by the stack pointer doubleword. The number of words to be pushed is indicated by the condition code. If the contents of all 16 private memory registers are to be pushed into the stack, the initial value of the condition code is 0000 . The private memory registers are treated as a circular set, with register 0 following register 15. The first register to be pushed into the stack is the register specified in the R field of the instruction. The contents of the last register pushed become the contents of the new top of stack location.

The private memory register contents are stored in core memory in ascending order, beginning with the location plus 1 of the current top of stack address pointed to in the stack pointer doubleword and ending with the current top of stack address plus the condition code.

The current top of stack address in the stack pointer doubleword is incremented by the value of the condition code to
point to the new top of stack location. The space count in the stack pointer doubleword is decremented by the value of the condition code, and the word count is incremented by the value of the condition code. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count. If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TS or TW inhibit bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PUSH MULTIPLE PHASE SEQUENCE. Preparation phases for the PSM instruction are the same as the general PREP phases for word instructions, paragraph 3-59.
Figure 3-173 shows the simplified phase sequence for the PSM instruction. Table 3-70 lists the detailed logic sequence during all PSM execution phases. During the first pass through the phase 1 phases, word count overflow and space count underflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from \(\mathrm{PHI} / \mathrm{C}\) to PH 2 and obtains
the top of stack address before PH6. The instruction loops through PHO, storing words from private memory into core memory, the number of loops depending on the number of words to be pushed. When a zero value in the macrocounter indicates that the last word has been stored, the instruction proceeds to PH7, and from PH8 branches back to \(\mathrm{PHI} / \mathrm{A}\). From \(\mathrm{PHI} / \mathrm{A}\) to \(\mathrm{PHI} / \mathrm{G}\), the new top of stack address, new space count, and new word count are calculated and stored in core memory in the stack pointer doubleword. After PHI/G, PH9 is entered to obtain the
address of the next instruction, and PH10 enables the ENDE operation to take place.

If the condition code at the beginning of the instruction contains 0000 , indicating that all 16 private memory registers are involved in the push operation, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.


Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 1 of 3)


Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 2 of 3)


Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-70. Push Multiple Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : SPW 1 \\
(D) : SPW 1 \\
(B) : Program address \\
(P) : SPWO address \\
(A) : CC (number of words) \\
(MC) : CC (number of words) \\
Preset conditions with PRE3 \\
Enable signal (S/SXAPD) \\
Set flip-flop SW8 \\
Reset flip-flop NTIIL
\end{tabular} & \[
\begin{aligned}
(S / S X A P D) & =\text { FAST/C (PRE3 }+\ldots)+\ldots \\
\text { S/SW8 } & =\text { BRSW8 NRESET/A } \\
\text { BRSW8 } & =\text { FAST PRE3 }+\ldots \\
S / N T I I L & =N(S / T I I L) \\
(S / T I I L) & =\text { FAST PRE3 }+\ldots \\
\text { R/NTIIL } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Stack pointer doubleword 1 \\
Stack pointer doubleword 1 \\
Address of next instrụction in sequence \\
Location of bits 0 through 31 of stack pointer doubleword A-register contains number of words \\
Macro-counter set to number of words \\
Preset adder for A plus D in \(\mathrm{PHI} / \mathrm{A}\) \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/A \\
TIIL
\end{tabular} & \begin{tabular}{l}
One clock long \\
\(D+A \longrightarrow S\) \\
Force a zero into 516 \\
Set SW3 if word count overflows \\
Set SW5 if TS is 1 \\
Set SW6 if TW is 1 \\
Down align D-register \\
Set flip-flop SW9 \\
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} &  & \begin{tabular}{l}
Add number of words to word count in SPW 1. to check for overflow \\
Inhibit TW \\
Word count overflows into adder bit 16 \\
Trap-on-space inhibit bit is in DO \\
D16 contains trap-onword inhibit bit TW \\
Shift D-register 8 bits right as first half of 16bit down alignment \\
Set clock T8L for PHI/B \\
Hold PHI for PHI/B
\end{tabular} \\
\hline & & & Mnemonic: PSM (0B, 8B) \\
\hline
\end{tabular}
(Continued)

Table 3-70. Push Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PHI} / \mathrm{B} \\
\mathrm{~T} 8 \mathrm{~L}
\end{gathered}\right.
\] & \begin{tabular}{l}
One clock long \\
Down align D-register \\
Enable signal (S/SXDMA) \\
Set flip-flop SW 10 \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \[
\begin{array}{ll}
\text { PHI/B } & = \\
\text { DXDR8 } & = \\
(\mathrm{S} / \mathrm{SXDMA}) & = \\
\mathrm{S} / \mathrm{SW} 10 & = \\
\mathrm{S} / \mathrm{NT} 11 \mathrm{~L} & = \\
(\mathrm{S} / \mathrm{T} 1 \mathrm{IL}) & = \\
\mathrm{R} / \mathrm{NT} 1 \mathrm{IL} & = \\
\mathrm{BRPH} 1 / 1 & = \\
\hline
\end{array}
\] & \begin{tabular}{l}
PHI SW9 \\
FAST PHI/B \(+\ldots\) \\
FAST/C PHI/B \\
SW9 STEP815 \\
\(N(S / T \| L)\) \\
FAST PHI/B \\
FAST PHI N(NSW7 PHI/C) +...
\end{tabular} & \begin{tabular}{l}
Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 \\
Preset adder for D minus A \\
Set clock TIIL for PHI/C \\
Hold PHI for PHI/C
\end{tabular} \\
\hline \[
\begin{gathered}
\mathrm{PHI} / \mathrm{C} \\
\mathrm{~T} 11 \mathrm{~L}
\end{gathered}
\] & \begin{tabular}{l}
One clock long
\[
D-A \longrightarrow S
\] \\
Force a zero into S16 \\
Set SWI if space count underflows \\
Set SW2 if new space count \(=0\) \\
Set flip-flop SW7 \\
Set flip-flop MRQ \\
Reset flip-flop NMRQP1
\end{tabular} & \begin{tabular}{ll}
\(\mathrm{PHI} / \mathrm{C}\) & \\
Adder logic set \\
& \(=\) \\
S16INH & \(=\) \\
S/SW1 & \(=\) \\
(S/SW1) & \(=\) \\
S/SW2 & \(=\) \\
(S/SW2) & \(=\) \\
S/SW7 & \(=\) \\
(S/SW7) & \(=\) \\
S/MRQ & \(=\) \\
(S/MRQ/3) & \(=\) \\
R/MRQ & \(=\) \\
S/NMRQP1 & \(=\) \\
R/NMRQP1 & \(=\)
\end{tabular} & \begin{tabular}{l}
PHI SW 10 \\
PHI/B clock \\
FAST PHI/C \\
(S/SWI) \\
(A16 \(\oplus\) K 16) FAST PHI/C \(+\ldots\) \\
(S/SW2) \\
\(N(A 16 \oplus K 16) S 1631 Z\) \\
FAST PHI/C + ... \\
(S/SW7) \\
FAST PHI/C NSW7 + ... \\
(S/MRQ/3) + ... \\
FAST PHI/C + ... \\
\(N(S / M R Q / 3)\)
\end{tabular} & \begin{tabular}{l}
Subtract number of words from space count in D17 through D31 for underflow check only \\
Inhibit TS \\
Space count underflows into adder bit 16 \\
New space count \(=0\) if bits 16 through 31 of S -register \(=0\) \\
Request for core memory cycle \\
Delay flip-flop for data release signal \\
Go to PH2 if abort or first pass
\end{tabular} \\
\hline \[
\left\lvert\, \begin{array}{r}
\mathrm{PH} 2 \\
\mathrm{~T} 5 \mathrm{~L}
\end{array}\right.
\] & \begin{tabular}{l}
One clock long \\
Trap conditions: \\
Set flip-flop TRAP if word count overflows and TW \(=0\) or if space count underflows and \(T S=0\)
\end{tabular} & \[
\begin{aligned}
\text { S/TRAP } & = \\
(S / T R A P) & =
\end{aligned}
\] & \begin{tabular}{l}
(S/TRAP) \\
FAST PH2 SW3 NSW6 \\
+ FAST PH2 SW1 NSW5
\end{tabular} & SW3 is word count overflow, SWI is space count underflow, NSW6 \(\Rightarrow\) TW \(=0, N S W 5 \Rightarrow T S=0\) \\
\hline & & & & Mnemonic: PSM ( \(0 \mathrm{~B}, 8 \mathrm{~B}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-70. Push Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{gathered}
\mathrm{PH} 2 \\
\mathrm{~T} 5 \mathrm{~L} \\
\text { (Cont. }
\end{gathered}
\] & \begin{tabular}{l}
Abort if SW1 or SW3 is set \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
S / \text { FASTABORT }= & \text { FAST PH2 SW } 1 \\
& + \text { FAST PH2 SW3 } \\
\text { S/FASTF1 }= & S W 3+S W 1 \\
& \\
S / D R Q= & (S / D R Q) \\
(S / D R Q)= & M R Q P 1+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTFI and FASTF2 \\
Data request, inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PH3 } \\
\mathrm{DR}
\end{gathered}\right.
\] & \begin{tabular}{l}
Sustained until data release \\
(MBO-MB31) \(\longrightarrow(C 0-C 31)\)
\[
(C 0-C 31) \rightarrow(D 0-D 31)
\] \\
If not aborted, reset flip-flop NCXS
\[
p+1 \nrightarrow P
\] \\
Set flip-flop MRQ if instruction aborted \\
Set flip-flop DRQ if instruction aborted
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =\text { DG (data gate) } \\
& =\text { FAST/A PH3 } \\
\text { DXC } & =\text { N(S/CXS) } \\
\text { S/NCXS } & =\text { FAST/A PH3 NFASTF1 }+\ldots \\
(S / C X S) & =\ldots \\
\text { R/NCXS } & =\ldots \\
\text { PUC31 } & =\text { FAST/A PH3 }+\ldots \\
\text { S/MRQ } & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { FASTABORT PH3 }+\ldots \\
\text { R/MRQ } & =\ldots \\
\text { S/DRQ } & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
\text { R/DRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Top of stack address (SPWO) from memory \(\longrightarrow\) C-register \\
Top of stack address \(\rightarrow\) D-register \\
Preset for \(\mathrm{S} \longrightarrow \mathrm{C}\) in PH4 \\
Add 1 to SPW0 address to obtain SPWI address \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
T5L \\
(DR if \\
abort)
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{PO}-\mathrm{P} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)
\end{aligned}
\] \\
If instruction not aborted, enable signal (S/SXD) \\
Abort conditions: \\
If SWI or SW3 set, branch to PH9 \\
\((\) MBO-MB3I \() \longrightarrow(C 0-C 31)\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\)
\end{tabular} & \[
\begin{array}{ll}
\text { SXP } & =\text { FAST PH4 NDIS }+\ldots \\
\text { CXS set at PH3 clock } \\
(S / S X D) & =\text { FAST PH4 NBRPH9 }+\ldots \\
\text { BRPH9 } & =\text { FAST PH4 (SW1 }+ \text { SW3) } \\
\text { CXMB } & =\text { DG } \\
\text { DXC } & =\text { FASTABORT PH4 }
\end{array}
\] & \begin{tabular}{l}
Store SPWI address in C-register \\
Preset adder logic for \\
\(D \longrightarrow S\) in PH5 \\
Branch to PH9 to set condition code Load SPWI from memory into C-register Return SPWI to Dregister
\end{tabular} \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: PSM (0B; 8B) \\
\hline
\end{tabular}

Table 3-70. Push Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \[
\begin{gathered}
\text { PH5 } \\
\text { T5L }
\end{gathered}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(P 0-P 31)
\end{aligned}
\] \\
Reset flip-flop NAXRR
\end{tabular} & \begin{tabular}{l}
Adder logic PXS \\
S/NAXRR \\
(S/AXRR) \\
R/NAXRR
\end{tabular} & \begin{tabular}{l}
PH4 clock \\
FAST/A PH5 + ... \\
\(N(S / A X R R)\) \\
FAST/S PH5 + ...
\end{tabular} & \begin{tabular}{l}
Top of stack address (SPWO) \(\rightarrow\)-register \\
Preset for transfer of private memory R contents \(\rightarrow\) A-register in PH6
\end{tabular} \\
\hline \begin{tabular}{l}
PH6 \\
T5L \\
1st \\
Pass
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(\text { RRO-RR31 }) \xrightarrow{\longrightarrow}(A 0-A 31)
\] \\
Set flip-flop MBXS \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\[
P+1 \rightarrow P
\] \\
\(R+1 \longrightarrow R\) \\
Reset flip-flop NAXRR \\
\(M C-1 \rightarrow M C\) \\
Enable signal ( \(S / S X A\) ) \\
Enable signal IOEN6 if \(M C \geq 4\) \\
Sustain PH6
\end{tabular} & \begin{tabular}{l}
AXRR set at \\
S/MBXS \\
(S/MBXS) \\
\(S / M R Q\) \\
(S/MRQ) \\
R/MRQ \\
S/DRQ \\
(S/DRQ) \\
R/DRQ \\
PUC31 \\
RUC 31 \\
S/NAXRR \\
(S/AXRR) \\
R/NAXRR \\
MCD7 \\
(S/SXA) \\
IOEN6 \\
IOEN6/1 \\
BRPH6
\end{tabular} & \begin{tabular}{l}
lock \\
(S/MBXS) \\
FAST/S PH6 NMCZ
\[
\begin{aligned}
& (S / M R Q) \\
& (S / M B X S)+\ldots \\
& \ldots \\
& (S / D R Q) \text { NCLEAR } \\
& (S / M B X S)+\ldots \\
& \ldots \\
& \text { FAST/S PH } 6+\ldots
\end{aligned}
\] \\
FAST/S PH6 \\
N(S/AXRR) \\
FAST/S PH5 + ... \\
FAST/M PH6 NIOEN + ... \\
FAST/S PH6 NMCZ \\
FAST/A IOEN6/I PH6 NMC0005Z \\
FAST/M PH6 NMCZ
\end{tabular} & \begin{tabular}{l}
Store private memory register \(R\) contents in A-register \\
Preset for transfer of Aregister contents to core memory in second PH6 \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from core memory \\
Upcount P-register to obtain new top of stack address \\
Upcount R-register for next sequential private memory address \\
Preset for transfer of private memory contents \(\rightarrow\) A-register \\
Decrement number of words in macro-counter \\
Preset adder logic for \\
\(A \longrightarrow S\) in next PH6 \\
I/O service call enable \\
Repeat PH6 to store contents of A-register in memory
\end{tabular} \\
\hline & & & & Mnemonic: PSM ( \(0 B, 8 \mathrm{~B}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-70. Push Multiple Sequence (Cont.)

(Continued)

Table 3-70. Push Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|c|}
\hline \mathrm{PH} 7 \\
\text { T5L } \\
\text { (Cont. }) \\
\hline
\end{array}
\] & Set flip-flop DRQ & \[
\begin{aligned}
\hline S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & Data request, inhibits transmission of another clock until data release from memory \\
\hline \[
\begin{aligned}
& \text { PH8 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release \((M B O-M B 31) \longrightarrow(C 0-C 31)\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
\((\mathrm{CCl}-\mathrm{CC} 4) \rightarrow(\mathrm{A} 28-\mathrm{A} 31)\) \\
\(0 \rightarrow(A 0-A 31)\) \\
Enable signal (S/SXAPD) \\
Set flip-flop SW8 \\
Reset flip-flop NCXS \\
\(P-1 \rightarrow P\) \\
Reset flip-flop NTIIL \\
Branch to \(\mathrm{PHI} / \mathrm{A}\)
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =\text { DG } \\
\text { DXC } & =\text { FAST/A PH8 }+\ldots \\
\text { AXCC } & =\text { FAST/M }(\text { PH8 }+\ldots) \\
\text { AXZ } & =\text { FAST }(\text { PH8 }+\ldots) \\
(\text { S/SXAPD }) & =\text { FAST/C }(\text { PH8 }+\ldots)+\ldots \\
\text { S/SW8 } & =\text { NRESET BRSW8 } \\
\text { BRSW8 } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NCXS } & =\text { N(S/CXS }) \\
(\text { S/CXS }) & =\text { FAST/A PH8 }+\ldots \\
\text { R/NCXS } & =\ldots \\
\text { PDC31 } & =\text { FAST/APH8 }+\ldots \\
\text { S/NTIIL } & =\text { N(S/T11L) } \\
(S / T 11 L) & =\text { FAST PH8 }+\ldots \\
\text { R/NTIIL } & =\ldots \\
\text { BRPHI } & =\text { FAST/A PH8 }+\ldots \\
\text { S/PHI } & =\text { BRPH } 1 \text { NCLEAR }
\end{aligned}
\] & \begin{tabular}{l}
SPWI from core memory \\
\(\longrightarrow\) C-register \\
SPWI \(\rightarrow\) D-register \\
Number of words \(\rightarrow\) A-register \\
Preset adder for D plus A in \(\mathrm{PHI} / \mathrm{A}\) \\
Preset for \(S \longrightarrow C\) in PHI/A \\
Decrement P -register to obtain SPW0 address \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} / \mathrm{A} \\
& \mathrm{~T} 11 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
D+A \longrightarrow S
\] \\
Force a zero into S 16
\[
(\mathrm{S} 16-\mathrm{S} 31) \longrightarrow(\mathrm{Cl} 6-\mathrm{C} 31)
\] \\
Zeros \(\longrightarrow(\mathrm{CO}-\mathrm{Cl} 5)\) \\
Down align D-register
\end{tabular} &  & \begin{tabular}{l}
Update word count by adding number of words to SPWI in D-register. Gate onto sum bus \\
S16 (bit 48 of SPW1) is trap-on-word inhibit bit TW, and not included in word count \\
New word count into Cregister bits 16 through 31 \\
S0-S15 not gated onto C0-C15 because CXS/0 and CXS/I are low \\
Shift D-register 8 bits right as first half of 16 bit down alignment
\end{tabular} \\
\hline & & & Mnemonic: PSM ( \(0 B, 8 \mathrm{~B}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-70. Push Multiple Sequence (Cont.)


Table 3-70. Push Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{C}
\] \\
TIIL (Cont. )
\end{tabular} & \begin{tabular}{l}
Reset flip-flop NMRQPI \\
Reset flip-flop NT8L \\
Set flip-flop SW 11 \\
Sustain PHI
\end{tabular} & \begin{tabular}{l}
S/NMRQPI \\
R/NMRQPI \\
S/NT8L \\
(S/T8L) \\
R/NT8L \\
S/SW11 \\
BRPH \(1 / 1\)
\end{tabular} & \begin{tabular}{l}
\(N(S / M R Q / 3)\) \\
\(N(S / T 8 L)+\ldots\) \\
FAST PHI \\
SW10 STEP815 \\
FAST PHI N(NSW7 PHI/C) \(+\ldots\)
\end{tabular} & \begin{tabular}{l}
Delay flip-fiop for data release signal \\
Set clock T8L for PHI/D
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/D \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long Up align A-register \\
Set flip-flop \(D R Q\) \\
Set flip-flop SW 12
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{PH} / \mathrm{D}
\] \\
AXAL8 \\
S/DRQ \\
(S/DRQ) \\
S/SW12
\end{tabular} & \begin{tabular}{l}
PHI SWll \\
FAST PHI/D + ... \\
(S/DRQ) NCLEAR \\
MRQPI + ... \\
SW11 STEP815
\end{tabular} & \begin{tabular}{l}
Shift A-register 8 bits left as first half of 16bit up alignment \\
Data request, inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \[
\begin{gathered}
\mathrm{PHI} / \mathrm{E} \\
\mathrm{DR}
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release
\[
(M B 0-M B 31) \longrightarrow(C 0-C 31)
\] \\
Up align A-register \\
Enable signal (S/SXAORD) \\
Set flip-flop AO if TS is 1 (SW5) \\
Set flip-flop Al6 if TW is 1 (SW6) \\
Set flip-flop MBXS \\
Set flip-flop \(M R Q\)
\end{tabular} & \begin{tabular}{l}
PHI/E \\
CXMB \\
AXAL8 \\
(S/SXAORD) \\
S/AO \\
S/A16 \\
S/MBXS \\
(S/MBXS) \\
\(S / M R Q\) \\
( \(S / M R Q\) ) \\
\(R / M R Q\)
\end{tabular} & ```
PH1 SW12
DG
FAST PHI/E + ...
FAST PHI/E + ...
FAST PHI/E SW5 AXAL8
+...
FAST PHI/E SW6 AXAL8
+...
(S/MBXS)
FAST PH1/E + ...
(S/MRQ)
(S/MBXS) + ...
...
``` & \begin{tabular}{l}
SPWO \(\longrightarrow\) C-register \\
Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in AI through AI5 \\
Preset adder for A OR D \\
\(\longrightarrow S\) in \(\mathrm{PHI} / \mathrm{F}\) \\
Set trap-on-space inhibit bit if set in original SPW 1 \\
Set trap-on-word inhibit bit if set in original SPW 1 \\
Preset for transfer of A OR D to core memory in \(\mathrm{PH} / \mathrm{F}\) \\
Request for core memory cycle
\end{tabular} \\
\hline & & & & Mnemonic: PSM (0B, 8B) \\
\hline
\end{tabular}

Table 3-70. Push Multiple Sequence (Cont.)


Table 3-70. Push Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{G}
\] \\
DR
\end{tabular} & \begin{tabular}{l}
Sustained until data release
\[
D+A \longrightarrow S
\]
\[
(S 0-S 31) \longrightarrow(M B O-M B 31)
\] \\
Branch to PH9
\end{tabular} & \[
\begin{aligned}
& \text { PHI/G }=\text { SWI4 PHI } \\
& \text { Adder logic set at PHI/F clock } \\
& \text { MBXS set by PHI/F clock } \\
& \\
& \begin{array}{ll}
\text { BRPH9 } & =\text { FAST PHI/G } \\
\text { S/PH9 } & =\text { BRPH9 NCLEAR }+\ldots \\
\text { R/PH9 } & =\ldots
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Add number of words to top of stack address in D-register to obtain new top of stack address \\
Store new top of stack address in memory at SPWO location
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{PO}-\mathrm{P} 31)
\end{aligned}
\] \\
Set condition code: \\
Set CC3 if word count overflow and TW = 1 (SW6) \\
Set CCl if space count underflow and \(T S=1(S W 5)\) \\
Set CC2 if new space count \(=0\) \\
Place zeros in condition code flip-flops not set by this instruction \\
Enable signal (S/SXD) if instruction aborted
\end{tabular} & \[
\begin{aligned}
\text { SXB } & =\text { PXSXB NDIS } \\
\text { PXSXB } & =\text { NFAFL NFAMDS PH9 } \\
\text { PXS } & =\text { PXSXB } \\
& \\
S / C C 3 & =(S / C C 3 / 1)+\ldots \\
(S / C C 3 / 1) & =\text { FAST PH9 SW3 } \\
& \\
S / C C 1 & =(S / C C 1 / 1)+\ldots \\
(S / C C 1 / 1) & = \\
& \text { FAST PH9 SW1 } \\
& \\
S / C C 2 & (S / C C 2 / 1)+\ldots \\
(S / C C 2 / 1) & =(\text { FASTNABORT PH9) } \\
& \text { SW2 + } \ldots \\
\text { R/CC } & \text { FAST PH9 }+\ldots \\
& \\
& \\
(S / S X D) & \text { FASTABORT PH9 }
\end{aligned}
\] & \begin{tabular}{l}
Program address \(\rightarrow\) Pregister via sum bus \\
SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9 \\
SWI indicates space count underflow. If TS were 0, instruction would have trapped and not reached PH9 \\
If instruction is successfully completed and stack is full, CC2 is set \\
Places inputs on reset sides of CCl through CC4 so that they will be reset if not set by this instruction \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) in PHIO
\end{tabular} \\
\hline & & & M \({ }^{\text {nemonic: }} \operatorname{PSM}(0 \mathrm{~B}, 8 \mathrm{~B})\) \\
\hline
\end{tabular}
(Continued)

Table 3-70. Push Multiple Sequence (Cont.)


PULL MULTIPLE (PLM; 0A, 8A). The PLM instruction loads a sequential set of private memory registers from the push-down stack defined by the stack pointer doubleword, which is located at the address specified in the reference address field of the PLM instruction. The number of words to be pulled is indicated by the condition code. If a total of 16 words are to be pulled from the stack, the initial value of the condition code is 0000 . The private memory registers are treated as a circular set, with register 0 following register 15. The first private memory register to be loaded from the stack is the register specified in the R field of the instruction plus the condition code minus 1 , and the contents of the current top of stack location become the contents of this register. The last private memory register to be loaded is the register specified in the \(R\) field of the instruction.

Registers \(R+C C-1\) to register \(R\) are loaded in descending sequence, beginning with the contents of the location pointed to by the current top of stack address and ending with the contents of the location pointed to by the current top of stack address minus CC-1.

The current top of stack address is decremented by the value of the condition code to point to the new top of
stack location. The space count is incremented by the value of the condition code, and the word count is decremented by the value of the condition code. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TS or TW bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PULL MULTIPLE PHASE SEQUENCE. Preparation phases for the PLM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-174 shows the simplified phase sequence for the PLM instruction. Table 3-71 lists the detailed logic sequence during all PLM execution phases. During the first pass through the phase 1 phases, word count underflow and space count overflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from \(\mathrm{PHI} / \mathrm{C}\) to PH 2 and obtains the top of stack address before PH6. The instruction loops through PH6, loading words from core memory
into private memory, the number of loops depending on the number of words to be pulled. When a zero value in the macro-counter indicates that the last word has been loaded, the instruction proceeds to PH 7 , and from PH8 branches back to \(\mathrm{PHI} / \mathrm{A}\). From \(\mathrm{PHI} / \mathrm{A}\) to PHI/G, the new top of stack address, new space count, and new word count are calculated and stored in core memory in the stack pointer doubleword. After \(\mathrm{PHI} / \mathrm{G}\), PH9 is entered to obtain the address of the next
instruction, and PHIO enables the ENDE operation to take place.

If the condition code at the beginning of the instruction contains 0000 , indicating that all 16 private memory registers are involved in the pull operation, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.


Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 1 of 3 )


Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 2 of 3)


Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-71. Pull Multiple Sequence
\begin{tabular}{|l|l|l|l|}
\hline Phase & \multicolumn{1}{|c|}{ Function Performed } & Signals Involved & \multicolumn{1}{|c|}{ Comments } \\
\hline PREP & \begin{tabular}{ll} 
At end of PREP: \\
(C) : SPWI & \\
(D) : SPWI & \\
(B) : Program address & \\
(P) : SPWD address & \\
Stack pointer double- \\
word 1 \\
Stack pointer double- \\
word 1 \\
Address of next instruc- \\
tion in sequence \\
Location of bits 0-31 of \\
stack pointer doubleword
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PREP \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
(A) : CC (number of words) \\
(MC) : CC (number of words) \\
Preset conditions with PRE3: \\
Enable signal (S/SXDMA) \\
Set flip-flop SW8 \\
Reset flip-fiop ivilil
\end{tabular} & \[
\begin{aligned}
(S / \text { SXDMA }) & =\text { FUPLM (PRE3 }+\ldots)+\ldots \\
\text { S/SW8 } & =\text { BRSW8 NRESET/A } \\
\text { BRSW8 } & =\text { FAST PRE3 }+\ldots \\
\text { S/ATIiL } & =\text { NV(S/TiliL) } \\
(S / T I I L) & =\text { FAST PRE3 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
A-register contains number of words \\
Macro-counter set to number of words \\
Preset adder for \(D\) minus A in PHI/A \\
Seit clock Tilit for PHI/A
\end{tabular} \\
\hline \[
\begin{array}{r}
\mathrm{PHI} / \mathrm{A} \\
\mathrm{TIIL}
\end{array}
\] & \begin{tabular}{l}
One clock long
\[
D-A \rightarrow S
\] \\
Force a zero into S16 \\
Set SW3 if word count underflows \\
Set SW5 if TS is 1 \\
Set SW6 if TW is 1 \\
Down align D-register \\
Set SW4 if word count \(=0\) \\
Set flip-flop SW9 \\
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} &  & \begin{tabular}{l}
Subtract number of words from word count in SPWI to check for underflow Inhibit TW \\
Word count underflows into adder bit 16 \\
Trap-on-space inhibit bit is in DO \\
D16 contains trap-onword inhibit bit TW \\
Shift D-register 8 bits right as first half of 16bit down alignment \\
New word count \(=0\) if S16-S31 \(=0\) \\
Set clock T8L for PHI/B \\
Hold PHI for \(\mathrm{PHI} / \mathrm{B}\)
\end{tabular} \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI/B \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
Down align D-register \\
Enable signal (S/SXAPD) \\
Set flip-flop SW 10 \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \[
\begin{array}{ll}
\mathrm{PHI} / \mathrm{B} & =\text { PHI SW9 } \\
\text { DXDR8 } & =\text { FAST PHI } / \mathrm{B}+\ldots
\end{array}
\] & \begin{tabular}{l}
Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31 \\
Preset adder for Dplus A \\
Set clock TIIL for PHI/C \\
Hold PHI for PHI/C
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PHI} / \mathrm{C} \\
\mathrm{TIIL}
\end{gathered}\right.
\] & \begin{tabular}{l}
One clock long
\[
D+A \longrightarrow S
\] \\
Set SWI if space count overflows \\
Set flip-flop SW7 \\
Set flip-flop MRQ \\
Reset flip-flop NMRQPI \\
Enable signal (S/SXAMI)
\end{tabular} &  & \begin{tabular}{l}
Add number of words to space count in D17 through D31 for overflow check only \\
Space count overflows into adder bit 16 \\
Request for core memory cycle \\
Delay flip-flop for data release signal \\
Preset adder for A minus 1 in PH2. Go to PH2 if abort or first pass
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Trap conditions: \\
Set flip-flop TRAP if word count underflows and TW \(=0\) or if space count overflows and \(T S=0\) \\
\(A-1 \longrightarrow S\)
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& \text { S/TRAP }= \\
&(S / \text { TRAP }) \text { NRESET } \\
&(S / T R A P)= \text { FAST PH2 SW3 NSW6 } \\
&+ \text { FAST PH2 SW1 NSW5 }
\end{aligned}
\] \\
Adder set at \(\mathrm{PHI} / \mathrm{C}\) clock
\end{tabular} & \begin{tabular}{l}
SW3 is word count underflow, SWI is space count overflow, NSW6 \(\Rightarrow\) TW \(=0\), NSW5 \(\Longrightarrow\) \(T S=0\) \\
Subtract 1 from number of words in preparation for finding starting register
\end{tabular} \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH2 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& (S 0-S 31)+(D 0-D 31) \\
& (R 0-R 3!)+=(A 0-A 3!)
\end{aligned}
\] \\
Abort if SWI or SW3 is set \\
Set flip-flop DRQ \\
Enable signal (S/SXAPD)
\end{tabular} & \[
\begin{aligned}
\text { DXS } & =\text { FUPLM PH2 }+\ldots \\
\text { AXR }= & \text { FUPLM PH2 } \\
\text { S/FASTABORT }= & \text { FAST PH2 SW1 } \\
& + \text { FAST PH2 SW3 } \\
\text { S/FASTF1 }= & \text { SW3 }+ \text { SWI } \\
& \\
\text { S/DRQ }= & (S / D R Q) \text { NCLEAR } \\
(S / D R Q)= & \text { MRQP1 + ... } \\
R / D R Q= & \ldots \\
(S / S X A P D)= & \text { FUPLW PH2 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Hold number of words minus 1 in D-register \\
Prepare to find starting register \\
Instruction unconditionally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTFI and FASTF2 \\
Data request, inhibits transmission of another clock until data release received from core memory \\
Preset adder for A plus D in PH3
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
\begin{aligned}
& A+D \longrightarrow S \\
& (S 0-S 31) \rightarrow(R 0-R 31) \\
& (M B 0-M B 31) \longrightarrow(C 0-C 31) \\
& (C 0-C 31) \longrightarrow(D 0-D 31) \\
& P+1 \longrightarrow P
\end{aligned}
\] \\
Set flip-flop MRQ if instruction aborted \\
Set flip-flop DRQ if instruction aborted
\end{tabular} & \[
\begin{aligned}
& \text { Adder preset at PH2 clock } \\
& \\
& \text { RXS } \\
&=\text { FUPLW PH3 }+\ldots \\
& \text { CXMB } \\
&=\text { DG (data gate) } \\
& \text { DXC } \\
& \\
& \text { PUC31 } \text { FAST/A PH3 }+\ldots \\
& \text { S/MRQ }=(S / M R Q / 2)+\ldots \\
&(S / M R Q / 2)=\text { FASTABORT PH3 }+\ldots \\
& \text { R/MRQ }=\ldots \\
& \text { S/DRQ }=(S / D R Q) \text { NCLEAR } \\
&(S / D R Q)=(S / M R Q / 2)+\ldots \\
& R / D R Q=\ldots
\end{aligned}
\] & \begin{tabular}{l}
Add number of words minus 1 to private memory address to determine starting register \\
Place private memory starting address in R-register \\
Top of stack address from memory \(\longrightarrow\) C-register \\
Top of stack address \\
\(\rightarrow\) D-register \\
Add 1 to SPWO address to obtain SPW 1 address \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
T5L \\
(DR if abort)
\end{tabular} & One clock long
\[
\begin{aligned}
& (P O-P 31) \longrightarrow(S 0-S 31) \\
& (S O-S 31) \rightarrow(A 0-A 31)
\end{aligned}
\] & \[
\begin{array}{ll}
\text { SXP } & =\text { FAST PH4 NDIS } \\
\text { AXS } & =\text { FAST PH4 }
\end{array}
\] & Hold SPWI address in A-register \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH6 \\
DR \\
1st \\
Pass \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop DRQ \\
Enable signal IOEN6 if \(M C \geq 4\) \\
Sustain PH6
\end{tabular} & \[
\begin{array}{ll}
\text { S/DRQ } & =(S / D R Q) \text { NCLEAR } \\
\text { (S/DRQ) } & =(S / M R Q / 2)+\ldots \\
\text { R/DRQ } & =\ldots \\
\text { IOEN6 } & =\text { IOEN6/1 PH6 }+\ldots \\
\text { IOEN6/1 } & =\text { NMC0005Z } \\
\text { BRPH6 } & =\text { FAST/M PH6 NMCZ }+\ldots
\end{array}
\] & \begin{tabular}{l}
Data request, inhibits transmission of another clock untll data release from memory \\
I/O service call enable \\
Repeat PH6 to store contents of D-register in private memory
\end{tabular} \\
\hline \[
\begin{array}{|l}
\text { PH6 } \\
\text { DR } \\
\text { Not } \\
\text { lst } \\
\text { Pass }
\end{array}
\] & \begin{tabular}{l}
Sustained until data release (DO-D31) \(\longrightarrow\) (SO-S31)
\(\begin{aligned} & \text { (SO-S31) } \longrightarrow(R W O-R W 31) ~ \\ & \text { (MBO-MB31) } \longrightarrow(C O-C 31)\end{aligned}\)
\[
(C 0-C 31) \rightarrow(D 0-D 31)
\]
\[
p-1 \rightarrow p
\] \\
\(R-1 \longrightarrow R\) \\
Enable signal IOEN6 if \(M C \geq 4\) \\
Enable signal \((S / S X A)\) if \(M C=0\)
\[
M C-1 \rightarrow M C
\] \\
Set flip-flop \(M R Q\) if \(M C \neq 0\) \\
Set flip-flop \(D R Q\) if \(M C \neq 0\)
\end{tabular} & Adder logic set at first PH6 clock
\[
\begin{aligned}
\text { RWXS } & =\text { RW } \\
\text { CXMB } & =\text { DG } \\
\text { DXC } & =\text { FAST/L PH6 }+\ldots \\
\text { PDC31 } & =\text { FAST/L PH6 OUO }+\ldots \\
\text { RDC31 } & =\text { FAST/L PH6 OU0 }+\ldots \\
& \\
\text { IOEN6 } & =\text { IOEN6/1 PH6 }+\ldots \\
\text { IOEN6/1 } & =\text { NMC0005Z } \\
(S / S X A) & =\text { FAST/L PH6 OUO MCZ }+\ldots \\
\text { MCD7 } & \\
& =\text { FAST/M PH6 NIOEN }+\ldots \\
\text { S/MRQ } & \\
(S / M R Q / 2) & =\text { FAST/L PH6 NMCZ }+\ldots \\
\text { R/MRQ } & =\ldots \\
\text { S/DRQ } & =(S / D R Q) \text { NCLEAR } \\
\text { (S/DRQ) } & =(S / M R Q / 2)+\ldots \\
\text { R/DRQ } & =\ldots \\
\text { BRPH6 } & =\text { FAST/M PH6 NMCZ }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer first pull word to private memory via Sregister \\
Read subsequent words from core memory and place in D-register \\
Decrement P -register for address of next core memory word \\
Decrement R-register for address of next private memory register \\
I/O service ca!! \\
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in PH7 \\
Decrement macrocounter to obtain new number of words \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from memory \\
Repeat PH6 if more words are to be pulled
\end{tabular} \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \mathrm{PH} 7 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \((\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)\) \\
(SO-S31) \(\rightarrow\) (P0-P31) \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & Adder logic set at first PH6 clock
\[
\begin{aligned}
\text { PXS } & =\text { FAST/A PH7 }+\ldots \\
\text { S/MRQ } & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { FAST/A PH7 }+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
SPWI address \(\longrightarrow S\) \\
SPWI address \(\rightarrow \mathbf{P}\) \\
Request for memory cycle \\
Data request, inhibits transmission of another clock until data release from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH8 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
(\text { MBO-MB3I } \longrightarrow(\mathrm{CO}-\mathrm{C} 31)
\] \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
Zeros \(\rightarrow\) (A0-A31) \\
Enable signal (S/SXDMA) \\
Set flip-flop SW8 \\
Reset flip-flop NCXS \\
\(P-1 \rightarrow P\) \\
Reset flip-flop NTIIL \\
Branch to \(\mathrm{PHI} / \mathrm{A}\)
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =\text { DG } \\
\text { DXC } & =\text { FAST/A PH8 }+\ldots \\
\text { AXZ } & =\text { FAST }(\text { PH8 }+\ldots) \\
& \\
(S / \text { SXDMA }) & =\text { FUPLM }(\text { PH8 }+\ldots)+\ldots \\
\text { S/SW8 } & =\text { NRESET BRSW8 } \\
\text { BRSW8 } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NCXS } & =\text { N(S/CXS) } \\
(S / C X S) & =\text { FAST/A PH8 }+\ldots \\
\text { R/NCXS } & =\ldots \\
\text { PDC31 } & =\text { FAST/A PH8 }+\ldots \\
\text { S/NTIIL } & =\text { N(S/T11L) } \\
(S / T 11 L) & =\text { FAST PH8 }+\ldots \\
\text { R/NTIIL } & =\ldots \\
\text { BRPHI } & =\text { FAST/A PH8 }+\ldots \\
\text { S/PHI } & =\text { BRPHI NCLEAR }
\end{aligned}
\] & \begin{tabular}{l}
SPW1 from core memory \\
\(\longrightarrow\) C-register \\
SPWI \(\rightarrow\) D-register \\
Clear A-register for word count and space count \\
Preset adder for D minus A in PHI/A \\
Preset for \(S \longrightarrow C\) in PHI/A. \\
Decrement P -register to obtain SPWO address \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/A \\
T11L
\end{tabular} & One clock long
\[
D-A \longrightarrow S
\] & \begin{tabular}{l}
PHI/A \(=\) PHI SW8 FAST \\
Adder logic for D minus 1 set at PH8 clock
\end{tabular} & Update word count by subtracting number of words from SPWI in Dregister. Gate onto sum bus \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left(\begin{array}{c}
\text { PHI/A } \\
\text { IIIL } \\
\text { (Cont.) }
\end{array}\right.
\] & \begin{tabular}{l}
Force a zero into S16
\[
(\mathrm{S} 16-\mathrm{S} 31) \longrightarrow(\mathrm{Cl} 6-\mathrm{C} 31)
\] \\
Zeros \(\longrightarrow(\mathrm{CO}-\mathrm{Cl} 5)\) \\
Down align D-register \\
Set flip-flop SW9 \\
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} &  & \begin{tabular}{l}
S16 (bit 48 of SPWI) is trap-on-word inhibit bit TW, and not included in word count \\
New word count into Cregister bits 17 through 31 \\
S0-S15 not gated into C0-C15 because CXS/0 and CXS/1 are low \\
Shift D-register 8 bits right as first half of 1 l bit down alignment \\
Set clock T8L for PHI/B
\end{tabular} \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PHI} / \mathrm{B} \\
\mathrm{TBL}
\end{gathered}\right.
\] & \begin{tabular}{l}
One clock long Down align D-register \\
Enable signal (S/SXAPD) \\
Set flip-flop SW10 \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
\text { PHI/B } & =\text { PHI SW9 } \\
\text { DXDR8 } & =\text { FAST PHI/B }+\ldots \\
& \\
(S / S X A P D) & =\text { FUPLM PHI } / B+\ldots \\
S / S W 10 & =\text { SW9 STEP815 } \\
S / N T I I L & =N(S / T I I L) \\
(S / T I 1 L) & =\text { FAST PHI }+\ldots \\
\text { R/NTIIL } & =\ldots \\
B R P H I / 1 & =\text { FAST PHI N(NSW1 PHI/C) }
\end{aligned}
\] & \begin{tabular}{l}
Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31 \\
Preset adder for D plus A in \(\mathrm{PHI} / \mathrm{C}\) \\
Set clock TIIL for PHI/C
\end{tabular} \\
\hline \[
\left\lvert\, \begin{array}{r|}
\mathrm{PHI} / \mathrm{C} \\
\mathrm{TILL}
\end{array}\right.
\] & One clock long
\[
D+A \longrightarrow S
\] & \begin{tabular}{l}
\(\mathrm{PHI} / \mathrm{C}=\mathrm{PHI} \mathrm{SW} 10\) \\
Adder logic set for D plus A in \(\mathrm{PHI} / \mathrm{B}\)
\end{tabular} & Update space count by adding number of words to D17-D31 \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}

Table 3-71. Pull Multiple Sequence (Cont.)

(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)


Table 3-71. Pull Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{gathered}
\mathrm{PHI} / \mathrm{F} \\
\mathrm{DR} \\
\text { (Cont.) }
\end{gathered}
\] & \begin{tabular}{l}
\[
(\mathrm{CCl}-\mathrm{CC} 4) \longrightarrow(\mathrm{A} 28-\mathrm{A} 31)
\] \\
Set flip-flop SW14 \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
& \text { AXCC }=\text { FAST } / \mathrm{M}(\mathrm{PHI} / \mathrm{F}+\ldots)+\ldots \\
& \mathrm{S} / \text { SW14 }= \\
& \mathrm{SW} 13 \mathrm{STEP8} 15 \\
& \mathrm{BRPHI} / 1=\text { FAST PHI N(NSW7 PHI } / \mathrm{C}) \\
&+\ldots
\end{aligned}
\] & Number of words \(\rightarrow\) A-register \\
\hline \[
\left|\begin{array}{c}
\mathrm{PHI} / \mathrm{G} \\
\mathrm{DR}
\end{array}\right|
\] & \begin{tabular}{l}
Sustained until data release
\[
D-A \longrightarrow S
\]
\[
(S 0-S 31) \longrightarrow(M B 0-M B 31)
\] \\
Branch to PH9
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{G}=\mathrm{SW} 14 \mathrm{PHI}
\] \\
Adder logic set at PHI/F clock \\
MBXS set by PHI/F clock
\[
\begin{array}{ll}
\text { BRPH9 } & =\text { FAST PHI/G } \\
\text { S/PH9 } & =\text { BRPH9 NCLEAR }+\ldots \\
\text { R/PH9 } & =\ldots
\end{array}
\]
\end{tabular} & \begin{tabular}{l}
Subtract number of words from top of stack address in D-register to obtain new top of stack address \\
Store new top of stack address in memory at SPWO location
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\]
\[
(S 0-S 31) \rightarrow(P 0-P 31)
\] \\
Set condition code: \\
Set CC3 if word count underflow and TW = 1 (SW6) \\
Set CCl if space count overflow and \(T S=1\) (SW5) \\
Set CC4 if new word count \(=0\)
\end{tabular} & \[
\begin{array}{|ll}
\text { SXB } & =\text { PXSXB NDIS } \\
\text { PXSXB } & =\text { NFAFL NFAMDS PH9 } \\
\text { PXS } & =\text { PXSXB } \\
& \\
\text { S/CC3 } & =(S / C C 3 / 1)+\ldots \\
(S / C C 3 / 1) & =\text { FAST PH9 SW3 }+\ldots \\
\text { R/CC3 } & =\ldots \\
\text { S/CC1 } & =(S / C C 1 / 1)+\ldots \\
(S / C C 1 / 1) & =\text { FAST PH9 SW } 1+\ldots \\
& \\
\text { S/CC4 } & =(S / C C 4 / 1)+\ldots \\
(S / C C 4 / 1) & = \\
& +\ldots \\
R / C C & \text { FASTNABORT PH9) SW4 } \\
& \text { FAST PH9 }+\ldots
\end{array}
\] & \begin{tabular}{l}
Program address \(\rightarrow P\) register via sum bus \\
SW3 indicates word count underflow. If TW were 0, instruction would have trapped and not reached PH9 \\
SW1 indicates space count overflow. If TS were 0, instruction would have trapped and not reached PH9 \\
If instruction is successfully completed and stack is empty, CC4 is set \\
Reset inputs to CC flipflops to reset those not set in this phase
\end{tabular} \\
\hline & & & Mnemonic: PLM (0A, 8A) \\
\hline
\end{tabular}
(Continued)

Table 3-71. Pull Multiple Sequence (Cont.)


MODIFY STACK POINTER (MSP; 13, 93). The modify stack pointer instruction changes the stack pointer doubleword located at the address specified in the reference address field of the MSP instruction. The amount of change is determined by the contents of the private memory register specified in the \(R\) field of the instruction. The private memory word contains the signed modifier in bits 16 through 31 ; bits 0 through 15 are insignificant. A negative integer used as a modifier is expressed in two's complement form as a fixed-point halfword.

The modifier is algebraically added to the top of stack address, subtracted from the space count, and added to
the word count in the stack pointer doubleword. If as a result of the addition the space count or word count would be decreased below zero or increased above \(2^{15}-1\), the instruction is aborted. The operations performed in this case are described under Stack Pointer Doubleword (page 3-438). If the instruction is successfully executed, the condition code is set as described under Stack Pointer Doubleword.

MODIFY STACK POINTER PHASE SEQUENCE. Preparation phases for the MSP instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-175 shows the simplified phase sequence for the MSP instruction. Table 3-72 lists the detailed logic sequence during all execution phases of the instruction.


Figure 3-175. Modify Stack Pointer Instruction, Phase Sequence Diagram (Sheet 1 of 2)


Figure 3-175. Modify Stack Pointer Instruction, Phase Sequence Diagram (Sheet 2 of 2)

Table 3-72. Modify Stack Pointer Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(C) : SPWI \\
(D) : SPWI \\
(B) : Program address \\
(P) : SPW0 address \\
(A) : RR (modifier) \\
Preset conditions with PRE3: \\
Enable signal (S/SXAPD) \\
Set flip-flop SW8 \\
Set flip-flop SW7 \\
Reset flip-flop NCXS \\
Reset flip-flop NTIIL
\end{tabular} & \[
\begin{aligned}
(S / \text { SXAPD }) & =\text { FAST/C (PRE3 }+\ldots)+\ldots \\
\text { S/SW8 } & =\text { BRSW8 NRESET/A } \\
\text { BRSW8 } & =\text { FAST PRE3 }+\ldots \\
\text { S/SW7 } & =(S / \text { SW7) } \\
(S / \text { SW7) } & =\text { FAST PRE3 NO4 } \\
\text { S/NCXS } & =\text { N(S/CXS }) \\
(S / C X S) & =\text { FAST PRE3 }+\ldots \\
\text { R/NCXS } & =\ldots \\
\text { S/NTIIL } & =N(S / T I I L) \\
(S / T I I L) & =\text { FAST PRE3 }+\ldots \\
\text { R/NTIIL } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for A plus D in \(\mathrm{PH} / \mathrm{A}\) \\
Preset for \(S \longrightarrow C\) in PHI/A \\
Set clock TIIL for PHI/A
\end{tabular} \\
\hline \begin{tabular}{l}
PH1/A \\
TllL
\end{tabular} & \begin{tabular}{l}
One clock long \\
\(D+A \longrightarrow S\) \\
\((\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)\)
\[
0 \longrightarrow(\mathrm{C} 0-\mathrm{C} 15)
\] \\
Down align D-register \\
Set flip-flop SW3 if word count overflows \\
Set flip-flop SW5 if TS is 1 \\
Set flip-flop SW6 if TW is 1 \\
Set flip-flop SW4 if word count \(=0\) \\
Set flip-flop SW9
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{A}=\mathrm{PH} \text { SW8 }
\] \\
Adder preset at last PREP clock \\
CXS set at last PREP clock
\[
\begin{array}{ll}
\text { CXS } / 0 & =\text { CXS N(FAST PHI/A) } \\
\text { CXS } / 1 & =\text { CXS N(FAST PHI/A) } \\
\text { DXDR8 } & =\text { FAST PHI } / A+\ldots
\end{array}
\] \\
S/SW3 \(=(S / S W 3)\) \\
\((S / S W 3)=(A 16 \oplus K 16)\) FAST PHI/A + ... \\
S/SW5 \(=(S /\) SW5 \()\) \\
\((S / S W 5)=\) FAST PHI/A DO \(+\ldots\) \\
S/SW6 \(=(S / S W 6)\) \\
\((S /\) SW6 \()=\) FAST PHI/A D \(16+\ldots\) \\
\(S / S W 4=(S / S W 4)\) \\
\((S / S W 4)=N(A 16 \oplus K 16) S 1631 Z\) FAST PHI/A + ... \\
S/SW9 \(=\) SW8 STEP815 \\
STEP815 \(=\) NBRSW8 NBRSW 10 NBRSW 11 NBRSW 12 NBRSW 13 NBRSW 15
\end{tabular} & \begin{tabular}{l}
Add modifier to word count in SPWI \\
Place new word count in C-register \\
CXS \(/ 0\) and CXS/1 are low \\
Shift D-register 8 bits right as first half of 16bit down alignment \\
Word count overflows into adder bit 16 \\
Trap-on-space inhibit bit is in DO \\
D16 contains trap-onword inhibit bit TW \\
New word count \(=0\) if \\
S16-S31 contain zeros
\end{tabular} \\
\hline & & & Mnemonic: MSP \((13,93)\) \\
\hline
\end{tabular}
(Continued

Table 3-72. Modify Stack Pointer Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PHI/A } \\
\text { TIIL } \\
\text { (Cont.) }
\end{gathered}\right.
\] & \begin{tabular}{l}
Reset flip-flop NT8L \\
Sustain PHI
\end{tabular} & \begin{tabular}{l}
S/NT8L \\
(S/T8L) \\
R/NT8L \\
BRPH I/I
\end{tabular} & \begin{tabular}{l}
\(N(S / T 8 L)\) \\
FAST PHI \\
FAST PHI N(NSW7 PHI/C) +...
\end{tabular} & \begin{tabular}{l}
Set clock T8L for PHI/B \\
Hold PHI for \(\mathrm{PHI} / \mathrm{B}\)
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/B \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
Down align D-register \\
Set flip-flop SW 10 \\
Enable signal (S/SXDMA) \\
Reset flip-flop NTIIL \\
Sustain PHI
\end{tabular} & \begin{tabular}{l}
PH1/B \\
DXDR8 \\
S/SW 10 \\
(S/SXDMA) \\
S/NTIIL \\
(S/TIIL) \\
R/NTIIL \\
BRPH \(1 / 1\)
\end{tabular} & \begin{tabular}{l}
PHI SW9 \\
FAST PHI/B + ... \\
SW9 STEP815 \\
FAST/C PHI/B + ... \\
\(N(S / T \| l L)\) \\
FAST PHI/B + ... \\
FAST PHI N(NSW7 PHI/C) +...
\end{tabular} & \begin{tabular}{l}
Shift D-register right 8 bits as second half of 16-bit down alignment. Space count is now in D16-D31 \\
Preset adder for \(D\) minus A in \(\mathrm{PHI} / \mathrm{C}\) \\
Set clock TIIL for PHI/C \\
Hold PHI for \(\mathrm{PHI} / \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
PHI/C \\
TIIL
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& D-A \longrightarrow S \\
& (S 0-S 31) \longrightarrow(A 0-A 31) \\
& (C 0-C 31) \rightarrow(D 0-D 31)
\end{aligned}
\] \\
Set SWI if space count overflows \\
Set SW2 if space count \(=0\) \\
Set flip-flop MRQ \\
Reset flip-flop NMRQPI
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{C}
\] \\
Adder preset \\
AXS \\
DXC \\
S/SWI \\
(S/SWI) \\
S/SW2 \\
(S/SW2) \\
\(S / M R Q\) \\
(S/MRQ/3) \\
R/MRQ \\
S/NMRQPI \\
R/NMRQPI
\end{tabular} & \begin{tabular}{l}
PHI SWIO \\
H/B clock \\
FAST PHI/C SW7 + ... \\
FAST PHI/C + ... \\
(S/SWI) \\
(A16 \(\oplus\) K16) FAST PHI/C \(+\ldots\) \\
(S/SW2) \\
\(N(A 16 \oplus K 16) S 1631 Z\) \\
FAST PHI/C + ... \\
\((S / M R Q / 3)+\ldots\) \\
FAST PHI/C \\
... \\
\(N(S / M R Q / 3)\) \\
...
\end{tabular} & \begin{tabular}{l}
Subtract modifier from space count \\
Place new space count in A-register \\
Transfer new word count to D-register \\
Space count overflows into adder bit 16 \\
Space count \(=0\) if bits 16 through 31 of sum bus are 0 \\
Request for core memory cycle \\
Delay data request one phase
\end{tabular} \\
\hline & & & & Mnemonic: MSP \((13,93)\) \\
\hline
\end{tabular}
(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)

(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PHI} / \mathrm{E} \\
\text { DR } \\
\text { (Cont.) }
\end{gathered}\right.
\] & \begin{tabular}{l}
Set flip-flop MBXS \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Set flip-flop SW13 \\
Sustain PHI
\end{tabular} & \[
\begin{aligned}
S / M B X S & =(S / M B X S) \\
(S / M B X S) & =\text { FAST PHI/E }+\ldots \\
R / M B X S & =\ldots \\
S / M R Q & =(S / M R Q)+\ldots \\
(S / M R Q) & =(S / M B X S)+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M B X S)+\ldots \\
R / D R Q & =\ldots \\
S / S W 13 & =S W 12 \text { STEP815 } \\
B R P H 1 / 1 & =\text { FAST PHI N(NSW7 PHI/C) } \\
& +\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset for transfer of A OR D to core memory in \(\mathrm{PHI} / \mathrm{F}\) \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release received from core memory \\
Hold PHI for PHIT/F
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PHI/F } \\
\text { DR }
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release \\
\(A\) OR \(D \longrightarrow S\) \\
\((S 0-S 31) \longrightarrow(\) MBO-MB31) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
\((\) RR16-RR31) \(\boldsymbol{\rightarrow}\) (A16-A31) \\
RR \(16-1=\) A 15 \\
\(P-1 \nrightarrow P\) \\
Enable signal (S/SXAPD) \\
Set flip-flop MBXS \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
New word count in Dregister and new space count in A-register- \(\qquad\) 5 \\
Store new space count and word count in core memory at SPW l location \\
Transfer top of stack address (SPWO) to D-register \\
Obtain modifier from private memory, place in A-register \\
Decrement P -register to get SPW0 address \\
Preset adder for A plus D in PHI/G \\
Preset for core memory write operation \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline \multicolumn{3}{|l|}{} & Mnemonic: MSP ( 13,93 ) \\
\hline
\end{tabular}
(Continued

Table 3-72. Modify Stack Pointer Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left|\begin{array}{c}
\mathrm{PHI} / \mathrm{F} \\
\mathrm{DR} \\
\text { (Cont.) }
\end{array}\right|
\] & Set flip-flop SW14 Sustain PHI & \[
\begin{aligned}
\text { S/SW14 }= & \text { SW13 STEP815 } \\
\text { BRPHI } / 1= & \text { FAST PH1 N(NSW7. PHI } / \mathrm{C}) \\
& +\ldots
\end{aligned}
\] & Hold PHI for \(\mathrm{PHI} / \mathrm{G}\) \\
\hline \[
\begin{gathered}
\mathrm{PHI} / \mathrm{G} \\
\mathrm{DR}
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release
\[
A+D \longrightarrow S
\]
\[
(S 0-S 31) \longrightarrow(M B 0-M B 31)
\] \\
Branch to PH9
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{PHI} / \mathrm{G}=\mathrm{PHI} \text { SW } 14
\] \\
Adder preset by \(\mathrm{PHI} / \mathrm{F}\) clock \\
MBXS set by \(\mathrm{PHI} / \mathrm{F}\) clock \\
BRPH9 \(=\) FAST PHI \(/ G+\ldots\)
\end{tabular} & \begin{tabular}{l}
Add modifier in Aregister to top of stack address in D-register and gate onto sum bus \\
Store new top of stack address in core memory at SPWO address
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{S} 0-\mathrm{S} 31)
\]
\[
(S 0-S 31) \rightarrow(P 0-P 31)
\] \\
Set condition code: \\
Set CC3 if word count overflow and \(T W=1\) (SW6) \\
Set CCl if space count overflow and \(T S=1\) (SW5) \\
Set CC2 if new space count \(=0\) \\
Set CC4 if new word count \(=0\) \\
Place zeros in condition code flip-flops not set \\
Enable signa! ( \(S / S \times D\) ) if instruction aborted
\end{tabular} & \[
\begin{aligned}
\text { SXB } & =\text { PXSXB NDIS }+\ldots \\
\text { PXSXB } & =\text { NFAFL NFAMDS PH9 } \\
\text { PXS } & =\text { PXSXB }+\ldots \\
\text { S/CC3 } & =(S / C C 3 / 1)+\ldots \\
(S / C C 3 / 1) & =\text { FAST PH9 SW3 }+\ldots \\
& \\
\text { S/CC1 } & =(S / C C 1 / 1)+\ldots \\
(S / C C 1 / 1) & =\text { FAST PH9 SW1 }+\ldots \\
& \\
S / C C 2 & =(S / C C 2 / 1)+\ldots \\
(S / C C 2 / 1) & =(\text { FASTNABORT PH9 }) \\
& \text { SW2 }+\ldots \\
S / C C 4 & (S / C C 4 / 1)+\ldots \\
(S / C C 4 / 1) & =\text { FASTNABORT PH9 SW4 } \\
& \\
\text { R/CC } & =\text { FAST PH9 }+\ldots \\
& \\
(S / S X D) & =\text { FASTABORT PH9 }
\end{aligned}
\] & \begin{tabular}{l}
Program address \(\qquad\) register via sum bus \\
SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9 \\
SWI indicates space count overflow. If TS were 0, instruction would have trapped and not reached PH9 \\
If instruction is successfully completed and stack is full, CC2 is set \\
If instruction is successfully completed and word count \(=0\), CC4 is set \\
Places input on reset sides of CCl through CC4 so that they will be reset if not set by this instruction \\
Preset adder for \(D \longrightarrow S\) in PHIO
\end{tabular} \\
\hline & & & Mnemonic: \(\operatorname{MSP}(13,93)\) \\
\hline
\end{tabular}
(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{gathered}
\text { PHIO } \\
\text { DR }
\end{gathered}\right.
\] & \begin{tabular}{l}
Sustained until data release \\
Normal ENDE \\
If instruction aborted: \\
Correct CC2 \\
Correct CC4 \\
Force zeros into SO, S 16, and SGTZ
\end{tabular} & \[
\begin{array}{rl}
\text { S/CC2 } & =(S / C C 2 / 4)+\ldots \\
(S / C C 2 / 4) & =S 0007 Z \text { (FASTABORT ENDE) } \\
S / C C 4 & =(S / C C 4 / 2)+\ldots \\
(S / C C 4 / 2) & =(\text { FASTABORT ENDE) S163IZ } \\
S G T Z & N(F A S T A B O R T \text { ENDE) } \\
S 16 & N(F A S T A B O R T \text { ENDE) } \\
S 0 & =N(F A S T A B O R T \text { ENDE })
\end{array}
\] & \begin{tabular}{l}
Set CC2 if original space count (in Dregister) \(=0\) \\
Set CC4 if original word count (in D-register) \(=0\) \\
To prevent setting CC3 \\
\(S 16\) is TW inhibit bit. \\
SO is TS inhibit bit. \\
Neither should be tested for zero
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
If instruction is aborted (from \(\mathrm{PHI} / \mathrm{C}\) ) \\
One clock long \\
Trap conditions: \\
Set flip-flop TRAP if word count overflows and TW = 0 or if space count overflows and \(T S=0\) \\
Abort if SW1 or SW3 is set
\end{tabular} & \[
\begin{aligned}
\text { S/TRAP }= & (S / \text { TRAP }) \\
(S / \text { TRAP })= & \text { FAST PH2 SW3 NSW6 } \\
& + \text { FAST PH2 SW1 NSW5 } \\
& \\
\text { S/FASTABORT }= & \text { FAST PH2 SW1 } \\
& + \text { FAST PH2 SW3 } \\
\text { S/FASTF1 }= & \text { SW3 + SW1 }
\end{aligned}
\] & \begin{tabular}{l}
SW3 is word count overflow, SWI is space count overflow, NSW6 \(\Rightarrow\) TW \(=0, N S W 5 \Rightarrow\) \(T S=0\) \\
Instruction unconditionally aborted on space count or word count overflow. Note that FASTABORT is built with two flip-flops, FASTFI and FASTF2
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH3 } \\
\text { DR }
\end{gathered}
\] & \begin{tabular}{l}
Sustained until data release (memory access not applicable for this instruction) \\
Set flip-flop MRQ \\
Set flip-flop \(D R Q\)
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { FASTABORT PH3 }+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline & & & Mnemonic: \(\operatorname{MSP}(13,93)\) \\
\hline
\end{tabular}
(Continued)

Table 3-72. Modify Stack Pointer Sequence (Cont.)


LOAD MULTIPLE (LM; 2A, AA). The LM instruction loads a sequential set of words from core memory into a sequential set of private memory registers. The set of core memory words begins with the contents of the location specified in the reference address field of the LM instruction and follows in ascending order. The set of private memory registers begins with the register specified in the \(R\) field of the \(L M\) instruction and continues in ascending order. The number of words to be loaded is indicated by the condition code. If all 16 private memory registers are to be loaded, the initial value of the condition code is 0000 . The private memory registers are treated as a circular set, with register 0 following register 15 .

LOAD MULTIPLE PHASE SEQUENCE. Preparation phases for the LM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-176 shows the simplified phase sequence for the LM
instruction. Table 3-73 lists the detailed logic sequence during all LM execution phases. After the preparation phases, the instruction branches to PH6 to read the first word from core memory. In the second pass through PH6, the first word is loaded into private memory and the second word is read from core memory. The instruction continues looping through PH6 until a zero value in the macrocounter indicates that all of the words have been loaded. The instruction then enters PH9 to obtain the address of the next instruction and then proceeds to the ENDE operation in PHIO.

If the condition code at the beginning of the instruction contains 0000 , indicating that all 16 private memory registers are to be loaded, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.


Figure 3-176. Load Multiple Instruction, Phase Sequence Diagram

Table 3-73. Load Multiple Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(B) : Program address \\
(P) : First effective location \\
(A) : CC (number of words) \\
(MC) : CC (number of words) \\
Preset conditions with PRE3: \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Branch to PH6
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & = \\
& \text { FAST/M PRE3 NOU0 OLA } \\
R / M R Q & +\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots \\
\text { BRPH6 } & = \\
& \text { FAST/M PRE3 NOU0 } \\
& \text { NANLZ }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH6 } \\
& \text { DR } \\
& \text { Ist } \\
& \text { Pass }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
\begin{aligned}
& (M B 0-M B 31) \longrightarrow(C 0-C 31) \\
& (C 0-C 31) \rightarrow(D 0-D 31) \\
& P+1 \rightarrow P \\
& M C-1 \longrightarrow M C
\end{aligned}
\] \\
Enable signal (S/SXD) \\
Set flip-flop RW \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Read first word from core memory \\
Transfer first word to Dregister for subsequent transfer to private memory \\
Increment P -register to obtain core memory location of second word \\
Decrement macrocounter for new number of words to be loaded \\
Preset adder logic for \\
\(D \longrightarrow S\) in PH6 second pass \\
Prepare to write into private memory \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \multicolumn{3}{|r|}{(Continued)} & Mnemonic: LM ( \(2 \mathrm{~A}, \mathrm{AA}\) ) \\
\hline
\end{tabular}

Table 3-73. Load Multiple Sequence (Cont.)


Table 3-73. Load Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{P} 0-\mathrm{P} 31)
\end{aligned}
\] & \[
\begin{aligned}
& \text { SXB } \\
& \text { PXS } \\
& \text { PXSXB }
\end{aligned}
\] & \[
\begin{aligned}
& =\text { PXSXB NDIS } \\
& =\text { PXSXB } \\
& =\text { NFAFL NFAMDS PH9 }
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruc- \\
tion in sequence \(\longrightarrow\) \\
P -register via sum bus
\end{tabular} \\
\hline PHIO & Normal ENDE & & & \\
\hline
\end{tabular}

STORE MULTIPLE (STM; 2B, AB). The STM instruction stores the contents of a sequential set of private memory registers into a sequential set of core memory locations. The set of private memory registers begins with the register specified in the R field of the STM instruction and follows in ascending order. The set of core memory locations begins with the location specified in the reference address field of the instruction and continues in ascending order. The number of words to be stored is indicated by the condition code immediately before the STM instruction. If all 16 private memory registers are involved in the operation, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15 .

STORE MULTIPLE PHASE SEQUENCE. Preparation phases for the STM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-177 shows the simplified phase sequence for the STM
instruction. Table 3-74 lists the detailed logic sequence during all STM execution phases. After the preparation phases, the instruction branches to PH 6 to get the first word from private memory. In the second pass through PH6, the first word is stored in core memory and the second word is obtained from private memory. The instruction continues looping through PH 6 until a zero value in the macro-counter indicates that all the words have been stored. The instruction then enters PH9 to obtain the address of the next instruction and then proceeds to the ENDE operation in PHIO.

If the condition code at the beginning of the instruction contains 0000 , indicating that all 16 private memory registers are to be loaded, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.


Figure 3-177. Store Multiple Instruction, Phase Sequence Diagram

Table 3-74. Store Multiple Sequence

(Continued)

Table 3-74. Store Multiple Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP (Cont.) & Branch to PH6 & \[
\begin{aligned}
\text { BRPH6 }= & \text { FAST/M PRE3 NOUO } \\
& \text { NANLZ }+\ldots
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \text { PH6 } \\
& \text { T5L } \\
& \text { 1st } \\
& \text { Pass }
\end{aligned}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& \text { One clock long } \\
& (R R 0-R R 31) \rightarrow(A 0-A 31) \\
& P+1 \longrightarrow P \\
& R+1 \rightarrow R \\
& M C-1 \longrightarrow M C
\end{aligned}
\] \\
Enable signal (S/SXA) \\
Set flip-flop MBXS \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Reset flip-flop NAXRR \\
Enable signal IOEN6 if \(M C \geq 4\) \\
Sustain PH6
\end{tabular} &  & \begin{tabular}{l}
Get first word from private memory \\
Increment P -register to obtain core memory location of first word \\
Get address of second word in private memory \\
Decrement macrocounter for new number of words to be loaded \\
Preset adder logic for \\
\(A \longrightarrow S\) in PH 6 second pass \\
Preset for transfer of Aregister contents to core memory \\
Request for core memory cycle \\
Data request, inhibits transmission of another clock until data release received from memory \\
Preset for transfer of private memory contents \(\rightarrow\) A-register \\
Enable I/O service call if number of words to be stored \(\geq 4\) \\
Repeat PH6 to transfer another word to core memory
\end{tabular} \\
\hline
\end{tabular}

Table 3-74. Store Multiple Sequence (Cont.)


3-76 Family of Branch Instructions (FABRANCH)
BRANCH ON CONDITIONS SET (BCS; 69, E9). The BCS instruction forms the logical product (AND) of the R field of the instruction word and the current condition code. If the logical product is nonzero, the branch condition is satisfied, and the instruction pointed to by the effective address of the BCS instruction is executed. If the logical product is zero, the branch condition is not satisfied, and the next instruction in normal program sequence is executed. If the \(R\) field of the BCS instruction is 0000 , the logical
product is unconditionally zero. Therefore, the BCS can be used as a no-operation instruction by setting the \(R\) field to zero.

Branch on Conditions Set Phase Sequence. Preparation phases for the BCS instruction are the same as the general PREP phases for the word instructions, described in paragraph 3-59. Figure 3-178 shows the simplified phase sequence for the BCS instruction during execution, and table 3-75 lists the detailed logic sequence during all BCS execution phases.


Figure 3-178. BCS Instruction, Phase Sequence Diagram

Table 3-75. Branch on Conditions Set Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(B) : Program address \\
(P) : Effective address \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\mathrm{S} / \mathrm{MRQ}= & (\mathrm{S} / \mathrm{MRQ} / 1)+\ldots \\
\mathrm{S} / \mathrm{MRQ} / 1= & \mathrm{FABRANCH} \mathrm{NANLZ} \\
& \mathrm{PRE} / 12+\ldots \\
\mathrm{FABRANCH}= & \mathrm{O} 1 \mathrm{O} 2 \mathrm{NO} 3+\ldots \\
\mathrm{R} / \mathrm{MRQ}= & \ldots \\
& \\
\mathrm{S} / \mathrm{DRQ}= & (\mathrm{S} / \mathrm{DRQ}) \text { NCLEAR } \\
(\mathrm{S} / \mathrm{DRQ})= & (\mathrm{S} / \mathrm{DRQ} / 2)+\ldots \\
(\mathrm{S} / \mathrm{DRQ} / 2)= & \text { FABRANCH PRE3 }
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruction in sequence \\
Address of next instruction if branch conditions satisfied \\
Memory request set for all branch instructions. This memory request is for the instructionim the effective address in case the branch condition is satisfied. If the branch condition is satisfied, PH9 is skipped and memory request must have been made previously \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Compare contents of \(R\) field of BCS instruction with condition code and branch
\end{tabular} & \begin{tabular}{rl} 
BRPH9 & \(=\) FUBCS PHI \(\mathrm{N}(\mathrm{RCC})+\ldots\) \\
FUBCS & \(=\) \\
S/PH9 & \(=\) OU6 OL9 \\
R/PH9 & \(=\ldots\) \\
BRPH10 & \(=\) FUBCS PH1 (R CC \()+\ldots\) \\
S/PH10 & \(=\) BRPH10 NCLEAR \(+\ldots\) \\
R/PH10 & \(=\ldots\) \\
(R/CC \()\) & \(=\) \\
& \(+C C 1 \quad\) R28 + CC2 R29 \\
&
\end{tabular} & \begin{tabular}{l}
Branch to PH9 if logical product of (R) and (CC) is zero. Branch condition not satisfied \\
Branch to PH 10 if logical product of (R) and (CC) is not zero. Branch condition satisfied \\
Logical product of \(R\) field and condition code
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { DR }
\end{aligned}
\] & Sustained until DR
\[
(M B 0-M B 31) \longrightarrow(C 0-C 31)
\] & \[
\begin{array}{ll}
\text { CXMB } & =D G=/ D G / \\
\text { SXB } & =\text { PXSXB NDIS }+\ldots
\end{array}
\] & \begin{tabular}{l}
Requirement for \(D R\) is result of unconditional \(M R Q\) in PREP and DRQ in PH 1 \\
Instruction in effective address. Meaningless if this phase is entered since branch condition has not been satisfied
\end{tabular} \\
\hline & & & Mnemonic: BCS (69, E9) \\
\hline
\end{tabular}

Table 3-75. Branch on Conditions Set Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|c}
\text { PH9 } \\
\text { DR } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{S} 0-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \longrightarrow(\mathrm{P} 15-\mathrm{P} 31)
\end{aligned}
\] \\
Set flip-flop BRP \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\text { PXSXB } & =\text { NFAFL NFAMDS PH9 }+\ldots \\
\text { PXS } & =\text { PXSXB }+\ldots \\
S / B R P & =P X S X B+\ldots \\
R / B R P & =\text { PREI NFAIM }+\ldots \\
S / M R Q & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =P S X S B+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Store program address in P-register \\
Signifies that program address is in the P -register \\
Memory request for next instruction in sequence \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & ENDE functions & See table 3-18 & If entered from PHI, next instruction is from effective address in P -register at end of PREP. If entered from PH9, next instruction is from program address \\
\hline & & & Mnemonic: BCS (69, E9) \\
\hline
\end{tabular}

BRANCH ON CONDITIONS RESET (BCR; 68, E8). The BCR instruction forms the logical produce (AND) of the R field of the instruction word and the current condition code. If the logical product is zero, the branch condition is satisfied, and the instruction pointed to by the effective address of the BCR instruction is executed. If the logical product is nonzero, the branch condition is not satisfied, and the next instruction in normal program sequence is executed. If the \(R\) field of the BCR instruction is 0000 , the logical product is unconditionally zero. Therefore,
the \(B C R\) instruction can be used as an unconditional branch instruction by setting the \(R\) field to zero.

Branch on Conditions Reset Phase Sequence. Preparation phases for the BCR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-179 shows the simplified phase sequence for the BCR instruction during execution, and table 3-76 lists the detailed logic sequence during all \(B C R\) execution phases.


Figure 3-179. BCR Instruction, Phase Sequence Diagram

Table 3-76. Branch on Conditions Reset Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(B) : Program address \\
(P) : Effective address \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
& S / M R Q=(S / M R Q / 1)+\ldots \\
&(S / M R Q / 1)= \\
& \text { FABRANCH NANLZ } \\
& \text { O1 } 12+\ldots \\
& \text { FABRANCH }= \mathrm{O} 2 \mathrm{NO} 3+\ldots \\
& R / M R Q=\ldots \\
& S / D R Q=(S / D R Q) \text { NCLEAR } \\
&(S / D R Q)=(S / D R Q 2)+\ldots \\
&(S / D R Q / 2)= \\
& \text { FABRANCH PRE3 }
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruction in sequence \\
Address of next instruction if branch conditions satisfied \\
Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PH1O is entered from PHI
\end{tabular} \\
\hline & & & Mnemonic: \(\operatorname{BCR}\left(68,{ }^{\text {® }}\right.\) (8) \\
\hline
\end{tabular}
(Continued)

Table 3-76. Branch on Conditions Reset Sequence (Cont.)


Table 3-76. Branch on Conditions Reset Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & \multicolumn{1}{c|}{ Comments } \\
\hline PHIO & ENDE functions & See table 3-18 & \begin{tabular}{l} 
If entered from PHI, next \\
instruction is from effec- \\
tive address in P-register \\
at end of PREP. If \\
entered from PH9, next \\
instruction is from \\
program address
\end{tabular} \\
\hline
\end{tabular}

BRANCH AND LINK (BAL; SA, EA). The BAAL instruction determines the effective address, loads the address of the next instruction in normal sequence into bit positions 15 through 31 of private memory register \(R\), and clears bit positions 0 through 14 to zero. The effective address then replaces the address of the next instruction in normal sequence, and the instruction pointed to by the effective address of the BAL instruction is executed.

If the effective address of the BAL instruction is a nonexistent memory address, the computer aborts execution of the BAL instruction and traps to location \(X^{\prime} 40^{\prime}\). In this case, the instruction address stored by the XPSD instruction in location \(X^{\prime} 40^{\prime}\) is the address of the BAL instruction.

Branch and Link Phase Sequence. Preparation phases for the BAL instruction are the same as the general PREP phases for word instruction, described in paragraph 3-59. Figure 3-180 shows the simplified phase sequence for the instruction during execution, and table 3-77 lists the detailed logic sequence during all BAL execution phases.


Figure 3-180. BAL Instruction, Phase Sequence Diagram

Table 3-77. Branch and Link Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(B) : Program address \\
(P) : Effective address \\
Enable signal ( \(\mathrm{S} / \mathrm{SXB}\) ) \\
Set flip-flop RW \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
(\mathrm{S} / \mathrm{SXB}) & =\text { FUBAL PRE3 }+\ldots \\
\text { FUBAL } & =\text { OU6 OLA } \\
\mathrm{S} / \mathrm{RW} & =(\mathrm{S} / \mathrm{RW} / 1)=(\mathrm{S} / \mathrm{RW})+\ldots \\
(\mathrm{S} / \mathrm{RW}) & =\text { FUBAL NANLZ PRE3 }+\ldots \\
\mathrm{R} / \mathrm{RW} & =\ldots \\
\mathrm{S} / \mathrm{MRQ} & =(\mathrm{S} / \mathrm{MRQ} / 1)+\ldots \\
(\mathrm{S} / \mathrm{MRQ} / 1) & =\text { FABRANCH NANLZ } \\
& \text { PRE/12 }+\ldots \\
\text { FABRANCH } & =O 1 \mathrm{O} 2 \mathrm{NO} 3+\ldots \\
\mathrm{R} / \mathrm{MRQ} & =\ldots \\
\mathrm{S} / \mathrm{DRQ} & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / D R Q / 2)+\ldots \\
(S / D R Q / 2) & =F A B R A N C H \text { PRE3 }
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruction in sequence \\
Address of next instruction to be used \\
Preset logic for \(\mathrm{B} \longrightarrow \mathrm{S}\) in PH 1 \\
Prepare to store next instruction in sequence in private memory \\
Memory request for instruction at effective address \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{BO}-\mathrm{B} 31) \longrightarrow(S 0-S 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\text { RWO-RW31 })
\end{aligned}
\] \\
Branch to PH10
\end{tabular} & Adder logic set at last PREP clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at last PREP clock } \\
\text { BRPH10 } & =\text { FUBAL PHI }+\ldots \\
\text { S/PH10 } & =\text { BRPH10 NCLEAR }+\ldots \\
\text { R/PH10 } & =\ldots
\end{aligned}
\] & Store program address in private memory register \(R\) \\
\hline \[
\begin{aligned}
& \text { PHIO } \\
& \text { DR }
\end{aligned}
\] & ENDE functions & See table 3-18 & Execute instruction in \\
\hline
\end{tabular}

BRANCH ON DECREMENTING REGISTER (BDR; 64, E4). The BDR instruction decrements the contents of private memory register \(R\) by one. If the result is a positive value, the branch condition is satisfied, and the instruction pointed to by the effective address of the BDR instruction is executed. If the result is zero or a negative value, the branch condition is not satisfied, and the next instruction in normal program sequence is executed.

If the effective address of the BDR instruction is a nonexistent memory address and the result of decrementing private memory register \(R\) is a positive value, the computer aborts execution of the BDR instruction and traps to
location \(X^{\prime} 40^{\prime}\). In this case, private memory register \(R\) contains the value that existed just before execution of the BDR instruction, and the instruction address stored by the XPSD instruction in location \(X^{\prime} 40^{\prime}\) is the address of the aborted BDR instruction.

Branch on Decrementing Register Phase Sequence. Preparation phases for the BDR instruction are the same as the genera! PREP phases for word instructions, described in paragraph 3-59. Figure 3-181 shows the simplified phase sequence for the BDR instruction during execution, and table 3-78 lists the detailed logic sequence during all BDR execution phases.

Figure 3-181. BDR Instruction, Phase Sequence Diagram

Table 3-78. Branch on Decrementing Register Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR \\
(B) : Program address \\
(P) : Effective address \\
Enable signal (S/SXAMI) \\
Set flip-flop RW \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
(S / S X A M I) & =\text { FUBDR PRE3 }+\ldots \\
\text { FUBDR } & =\text { OU6 OL4 } \\
S / R W & =(S / R W / 1)=(S / R W)+\ldots \\
(S / R W) & =\text { FUBDR NANLZ PRE3 }+\ldots \\
R / R W & \ldots \\
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FABRANCH NANLZ } \\
& \text { PRE/12 }+\ldots \\
R / M R Q & \ldots \\
& \\
& =(S / D R Q) \text { NCLEAR } \\
& \\
S / D R Q & (S / D R Q / 2)+\ldots \\
(S / D R Q) & \\
(S / D R Q / 2) & =F A B R A N C H \text { PRE3 }
\end{aligned}
\] & \begin{tabular}{l}
Contents of private memory register \(R\) \\
Address of next instruction in sequence \\
Address of next instruction if branch conditions satisfied \\
Preset adder for (A-1) \\
\(\longrightarrow S\) in PHI \\
Prepare to store ( \(A-1\) ) in private memory register \(R\) \\
Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PH 10 is entered from PHI \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\text { A0-A31) }-1 \longrightarrow(\text { S0-S31) }) \\
& (\text { S0-S31 }) \rightarrow(\text { RW0-RW31) }
\end{aligned}
\] \\
Set PHIO if (S0-S31) is greater than zero \\
Set PH9 if (S0-S31) is zero or less than zero
\end{tabular} & Adder logic set at last PREP clock & \begin{tabular}{l}
Store (A-1) in private memory register \(R\) \\
\(S\) is greater than zero if (S0-S31) contains at least one 1 , and \(S 0=0\). Branch condition satisfied \\
Branch condition not satisfied
\end{tabular} \\
\hline & & & Mnemonic: \(\operatorname{BDR}(64, \mathrm{E})\) ) \\
\hline
\end{tabular}

Table 3-78. Branch on Decrementing Register Sequence (Cont.)


BRANCH ON INCREMENTING REGISTER (BIR; 65, E5). The BIR instruction increments the contents of private memory register \(R\) by one. If the result is a negative value, the branch condition is satisfied, and the instruction pointed to by the effective address of the BIR instruction is executed. If the result is zero or a positive value, the branch condition is not satisfied, and the next instruction in normal program sequence is executed.

If the effective address of the BIR instruction is a nonexistent memory address, and the result of incrementing the contents of private memory register \(R\) is negative, the computer aborts execution of the BIR instruction and traps
to location \(X^{\prime} 40^{\prime}\). In this case, private memory register \(R\) still contains the value that existed just before execution of the BIR instruction, and the instruction address stored by the XPSD instruction in location \(X^{\prime} 40^{\prime}\) is the address of the aborted BIR instruction.

Branch on Incrementing Register Phase Sequence. Preparation phases for the BIR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-182 shows the simplified phase sequence for the instruction during execution, and table 3-79 lists the detailed logic sequence for all BIR execution phases.


Figure 3-182. BIR Instruction, Phase Sequence Diagram
Table 3-79. Branch on Incrementing Register Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR \\
(B) : Program address \\
(P) : Effective address \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FABRANCH NANLZ } \\
& \text { PRE/12+... } \\
R / M R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Contents of private memory register R \\
Address of next instruction in sequence \\
Address of next instruction if branch conditions satisfied \\
Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PHIO is entered from PHI
\end{tabular} \\
\hline & & & Mnemonic: \(\operatorname{BIR}(65, \mathrm{E} 5)\) \\
\hline
\end{tabular}

Table 3-79. Branch on Incrementing Register Sequence (Cont.)

(Continued)

Table 3-79. Branch on Incrementing Register Sequence (Cont.)


EXECUTE (EXU; 67, E7). The EXU instruction causes the computer to execute the instruction in the location pointed to by the effective address of the EXU instruction (subject instruction). The subject instruction is performed exactly as if it, instead of the EXU instruction, were initially accessed. If the subject instruction is another EXU instruction, the computer executes the new subject instruction. A sequence of EXU instructions will be processed until an instruction other than an EXU is accessed. After the final effective instruction is executed, the computer returns to the next instruction in sequence after the initial EXU instruction, unless the effective instruction is a branch instruction, which results in transfer to a different location.

If an interrupt activation occurs between the beginning of an EXU instruction and the last interruptible point of the effective instruction, the computer processes the interrupt-servicing routine for the active interrupt level and then returns program control to the EXU instruction. A program is interruptible after every instruction access, including accesses made with the EXU instruction. The effective instruction is interrupted in the normal manner for its type of instruction.

If a trap condition occurs between the beginning of an EXU instruction and the completion of the effective instruction, the computer traps to the appropriate location. The instruction address stored by the XPSD in the trap location is the address of the EXU instruction.

Execute Phase Sequence. Preparation phases for the EXU instruction are the same as the general PREP phases for word instruction, described in paragraph 3-59.

Figure 3-183 shows the simplified phase sequence for the instruction during execution, and table 3-80 lists the detailed logic sequence during all EXU execution phases.


Figure 3-183. EXU Instruction, Phase Sequence Diagram

Table 3-80. Execute Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(P) : Program address \\
Set flip-flop MRQ \\
Branch to PH1O \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
S / M R Q= & (S / M R Q / I)+\ldots \\
(S / M R Q / 1)= & \text { FABRANCH NANLZ } \\
& \text { PRE/12 }+\ldots \\
R / M R Q= & \ldots \\
\text { BRPHIO }= & \text { FUEXU NANII PRE3 } \\
& +\ldots \\
\text { FUEXU }= & \text { OU6 OL7 } \\
S / P H I O= & B R P H 10 \text { NCLEAR }+\ldots \\
R / P H 10= & \ldots \\
S / D R Q= & (S / D R Q) \text { NCLEAR } \\
(S / D R Q)= & B R P H 10+\ldots \\
R / D R Q= & \ldots
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruction in sequence \\
Memory request for subject instruction addressed by EXU instruction \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline PH10 & \begin{tabular}{l}
ENDE functions, with following exceptions: \\
Inhibit \((P+1) \rightarrow P\) \\
Enable downcount
\end{tabular} & \(\left.\begin{array}{rl}\text { See table 3-18 } \\ \text { PUC31 }= & \\ & \\ & \text { N(FUEXU ENDE) PHIO } \\ & \text { NHALT NIOSC NINT } \\ & \text { NKAHOLD }\end{array}\right\}\) & \begin{tabular}{l}
PUC31 false because (FUEXU ENDE) true, unless (INT + IOSC)
\[
(P-I) \rightarrow P \text { if } I / O
\] \\
service call pending or interrupt pending. The EXU will be executed again after the I/O service call or interrupt routine is processed
\end{tabular} \\
\hline & & & Mnemonic: EXU (67, E7) \\
\hline
\end{tabular}

\section*{3-77 Family of Call Instructions (FACAL)}

CALL 1 THROUGH CALL 4 (CALI THROUGH CAL4; 04 THROUGH 07, 84 THROUGH 87. CALI through CAL4 cause a trap to memory locations \(X^{\prime} 48^{\prime}\) through \(X^{\prime} 4 B^{\prime}\), respectively, for the next instruction in sequence. The instruction in the trap location must be an exchange program status doubleword (XPSD) instruction. The R field of the CAL instruction word is ORed with CC1 through CC4 of the new program status doubleword. The R field value may also be
used to modify the instruction address portion of the new program status doubleword. Both of these actions are discussed in the description of the XPSD instruction, paragraph 3-78. Execution of a CALL instruction involves storing the R field and enabling the INTRAP phases; further actions are then the same as the normal TRAP sequence discussed in paragraph 3-30. Table 3-81 lists the detailed logic sequence during all CAL execution phases. Preparation phases for CAL are the same as the general PREP phases for word instructions, described in paragraph 3-59.

Table 3-81. CALI Through CAL4 Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(B) : Program address
\end{tabular} & & Not used \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
\[
(\text { R28-R31 }) \nrightarrow(\text { TRACC1-TRACC4 })
\] \\
Set flip-flop TR28 \\
Set flip-flop TR30 if CAL3 or CAL4 \\
Set flip-flop TR31 if CAL2 or CAL4
\end{tabular} &  & \begin{tabular}{l}
TRACC1 through TRACC4 are used to set the condition code flip-flops during execution of the XPSD instruction \\
During INTRAP phases, TR28 through TR31 \(\rightarrow\) P28 through P31 to give least sianificant hexadecimal digit of trap location \\
Most significant hexadecimal digit is always 4 \\
TR28 through TR31 may also modify instruction address during XPSD instruction
\end{tabular} \\
\hline & & & Mnemonic: CALI-CAL4
(04-07, 84-87) \\
\hline
\end{tabular}
(Continued)

Table 3-81. CALI Through CAL4 Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left|\begin{array}{c}
\mathrm{PHI} \\
\text { T5L } \\
\text { (Cont.) }
\end{array}\right|
\] & \begin{tabular}{l}
Set flip-flop TRAP \\
Set flip-flop INTRAP \\
Set flip-flop INTRAPI \\
Set flip-flop INTRAP2 \\
Inhibit setting PREI \\
Clear
\end{tabular} & \[
\begin{aligned}
\text { S/TRAP } & =(S / T R A P) \text { NRESET } \\
\text { (S/TRAP) }= & \text { FACAL PHI }+\ldots \\
\text { R/TRAP }= & (\text { R/TRAP })=\text { FAPSD PH5 }+\ldots \\
\text { S/INTRAP }= & (S / \text { INTRAP) NRESET } \\
\text { (S/INTRAP) }= & \text { N(PCP2 NKRUN } \\
& + \text { INTRAP }+ \text { DCSTOP }) \\
& \text { NPCPACT (S/TRAP) } \\
\text { R/INTRAP }= & (R / T R A P)+\ldots \\
\text { S/INTRAP1 }= & (S / \text { INTRAP) NRESET } \\
\text { R/INTRAP1 }= & \text { INTRAP2 }+\ldots \\
\text { S/INTRAP2 }= & (S / \text { INTRAP })+\ldots \\
\text { R/INTRAP2 }= & \ldots \\
\text { PREIEN }= & \text { N(S/TRAP) N(S/INTRAP) } \\
& \text { NIOSC NHALT } \\
\text { CLEAR }= & (S / \text { INTRAP) }+\ldots
\end{aligned}
\] & Preliminary actions before going into INTRAP phases. INTRAP phases are now entered \\
\hline
\end{tabular}

\section*{3-78 Family of Program Status Doubleword Instructions (FAPSD)}

LOAD PROGRAM STATUS DOUBLEWORD (LPSD; 0E, 8E). The LPSD instruction replaces bits 0 through 39 of the current program status doubleword with bits 0 through 39 of the effective doubleword of the instruction address. Bits 56 through 59 of the program status doubleword are conditionally replaced.

General. A program status doubleword is stored in memory as a 64-bit word in two consecutive memory locations. The current program status doubleword (PSD) is stored in flipflops and registers of the Sigma 5. The correspondence between the two storage locations is indicated in table 3-82.

Table 3-82. Program Status Doubleword Storage
\begin{tabular}{|c|c|c|}
\hline Doubleword Bits & Flip-Flops & Content and Mnemonic \\
\hline 0-3 & CC1-CC4 & Condition code (CC) \\
\hline 4 & & Zero \\
\hline 5 & FS & Floating significant mask (FS) \\
\hline 6 & FZ & Floating zero mask (FZ) \\
\hline 7 & NFN & Floating normalize mask (FN) \\
\hline 8 & NMASTER & Master/slave mode control (MS) \\
\hline 9 & & Zero \\
\hline 10 & DM & Decimal fault trap mask (DM) \\
\hline 11 & AM & Fixed-point arithmetic overflow trap mask (AM) \\
\hline 12-14 & & Zeros \\
\hline 15-31 & P15-P31 & Instruction address (IA) \\
\hline
\end{tabular}
(Continued)

Table 3-82. Program Status Doubleword Storage (Cont.)
\begin{tabular}{|c|c|c|}
\hline Doubleword Bits & Flip-Flops & Content and Mnemonic \\
\hline 32-33 & & Zeros \\
\hline 34-35 & WKO, WKI & Write key (WK) \\
\hline 36 & & Zero \\
\hline 37 & CIF & Counter interrupt group inhibit (CI) \\
\hline 38 & II & \begin{tabular}{l}
I/O interrupt group \\
inhibit (II)
\end{tabular} \\
\hline 39 & EI & External interrupt group inhibit (EI) \\
\hline 40-55 & & Zeros \\
\hline 56-59 & RP24-RP27 & Register pointer (RP) \\
\hline 60-63 & & Zeros \\
\hline
\end{tabular}

Conditional Operations. If bit position 8 of the LPSD instruction contains a one, bits 56 through 59 of the current program status doubleword (register pointer bits) are replaced by bits 56 through 59 of the effective doubleword (bits 24 through 27 of PSW2). If bit position 8 of the LPSD instruction contains a zero, the register pointer bits of the current PSD are not changed.

If bit position 10 of the LPSD instruction contains a one, the highest priority interrupt level currently in the active state is reset to either the armed or the disarmed state. The interrupt level is armed if bit 11 of the LPSD instruction contains a one, or is disarmed if bit 11 of the LPSD instruction contains a zero. If bit 10 of the LPSD instruction contains a zero, no interrupt level is affected in any way.

Load Program Status Doubleword Phase Sequence. Preparation phases for the LPSD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-184 shows the simplified phase sequence for the LPSD instruction during execution. Table 3-83 lists the detailed logic sequence during all LPSD execution phases.


Figure 3-184. Load Program Status Doubleword Instruction, Phase Sequence Diagram

Table 3-83. Load Program Status Doubleword Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : PSWI (bits 0-3, 5-8, 10, 11) \\
(B) : Program address \\
(P) : PSWI address \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Branch to PH3
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q)=(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { FAPSD (PRE/34 + PH2) }+\ldots \\
\text { FAPSD } & =\text { OU0 O6 (O4 O5) } \\
R / M R Q ~ & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots \\
\text { BRPH3 } & =\text { FAPSD NO7 NANLZ } \\
& \text { PRE3 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Current PSWI (not used) \\
Address of next instruction in sequence (not used) \\
Address of first word of program status doubleword to be loaded \\
Memory request for \(\mathrm{MB} \longrightarrow \mathrm{C}\) transfer in PH3 \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until DR \\
(MBO-MB31) \(\longrightarrow(C 0-C 31)\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
Enable signal (S/SXAPD) \\
Clear A-register \\
Upcount P-register \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
Transfer addressed PSWI to C -register \\
Transfer addressed PSWI to D-register \\
Preset adder for (A + D) \\
\(\longrightarrow S\) in PH 4 \\
\((A+D)\) becomes \((0+D)\) \\
S.ore address of PSW2 in P-register \\
Core memory request for addressed PSW2 \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline PH4 DR & Sustained until DR
\[
(M B O-M B 31) \rightarrow(C O-C 31)
\] & CXMB \(\quad=\quad \mathrm{DG}=/ \mathrm{DG} /\) & Transfer addressed PSW2 to C-register \\
\hline & & & Mnemonic: LPSD ( \(0 \mathrm{E}, 8 \mathrm{E}\) ) \\
\hline
\end{tabular}

Table 3-83. Load Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\hline \text { PH4 } \\
\text { DR } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& (C 0-C 31) \rightarrow(D 0-D 31) \\
& \begin{array}{l}
(A 0-A 31)+(D 0-D 31) \longrightarrow \\
(S 0-S 31)
\end{array} \\
& (S 15-S 31) \longrightarrow(P 15-P 31)
\end{aligned}
\] \\
Set flip-flop CEINT if R30 \\
Store bits \(0-3,5-8,10\), and 11 of PSWI in flip-flops \\
Enable signal (S/SXD) \\
Set flip-flop MRQ
\end{tabular} &  & \begin{tabular}{l}
Transfer addressed PSW2 \\
to D-register \\
A-register cleared, therefore effectively a D \(\longrightarrow\) S transfer \\
Store PSW2 address (AI) in P-register \\
Clock enable interrupt \\
Condition code \\
Floating significant mask \\
Floating zero mask \\
Floating normalize mask \\
Master/slave mode control \\
Decimal fault trap mask \\
Fixed point arithmetic overflow trap mask \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) transfer in PH5 \\
Core memory request for addressed PSW2
\end{tabular} \\
\hline & & & Mnemonic: LPSD (0E, 8E) \\
\hline
\end{tabular}
(Continued)

Table 3-83. Load Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l|l}
\text { PH5 } \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l}
One clock long
\[
(D 0-D 31) \longrightarrow(S 0-S 31)
\] \\
Store bits 34, 35, 37, 38, and 39 of program status doubleword (bits 2, 3, 5, 6, and 7 of PSW2) \\
If R28, store register pointer bits \\
Enable signal LEVACT (if R30) \\
Enable signal LEVARM (if R30 R31) \\
Reset flip-flop TRAP \\
Reset flip-flops TRACC/1 through TRACC/4
\end{tabular} &  & \begin{tabular}{l}
Transfer addressed PSW2 to sum bus \\
Write key bit 0 \\
Write key bit 1 \\
Counter interrupt bit \\
For LPSD, PSW2XS/1 = PSW2XS \\
I/O interrupt bit \\
External interrupt bit \\
If R28 not set, register pointer bits (56-59) of program status doubleword not changed \\
Clear highest priority interrupt in active state \\
Arm interrupt level
\end{tabular} \\
\hline PH6 DR & \begin{tabular}{l}
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\text { BRPH10 } & =\text { FAPSD PH6 }+\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =B R P H 10+\ldots \\
R / D R Q & =\cdots
\end{aligned}
\] & Inhibits transmission of another clock until data release received from memory \\
\hline \[
\begin{aligned}
& \text { PH } 10 \\
& \text { DR }
\end{aligned}
\] & ENDE functions & See table 3-18 & \\
\hline & & & Mnemonic: LPSD (0E, 8E) \\
\hline
\end{tabular}

EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD; OF, 8F). The XPSD instruction stores the entire current program status doubleword (PSD) and replaces the current PSD with a new PSD. Bits 0 through 35 of the current PSD are unconditionally replaced by bits 0 through 35 of the new PSD. Bits 37 through 39 and bits 56 through 59 of the current PSD are conditionally modified.

General. A program status doubleword is stored in memory as a 64-bit word in two consecutive memory locations. The current PSD is stored in flip-flops and registers of the Sigma 5. The relation between the two storage locations is indicated in table 3-82.

Standard Operations. Word 1 (PSWI) of the current PSD is stored in the location pointed to by the effective address of the XPSD instruction. The P -register count is then incremented by one, and word 2 (PSW2) of the current PSD is stored in the next consecutive location. The \(P\)-register count is incremented once more, and the PSWI of the new PSD is fetched from memory and stored in flip-flops and registers of the Sigma 5. (Refer to bits 0 through 31 in table 3-82.). The P -register count is incremented once again, PSW2 of the new PSD is fetched from memory, and bits 32 through 36 are stored. The contents of bits 37 through 63 of the new PSD are dependent upon additional data.

Conditional Operations. If bit position 8 of the XPSD instruction contains a one, bits 56 through 59 of the current PSD (register pointer bits) are replaced by bits 56 through 59 of the new PSD (bits 24 through 27 of the new

PSW2). If bit 8 of the XPSD instruction contains a zero, the current register pointer bits are not changed. An OR operation is performed between bits 37 through 39 of the current PSD and the corresponding bits in the new PSD fetched from memory. For these bit positions, if the bit in the new PSD is a zero, the corresponding bit of the current PSD is stored in the new PSD without change. If the bit in the new PSD is a one, the corresponding bit of the new PSD is set to 1. For exomple:
\begin{tabular}{ccccc} 
Current PSD & & New PSD & & Stored PSD (final value) \\
& & 000 & & 101 \\
101 & & 010 & 111 \\
001 & & 100 & 101 \\
000 & & 110 & 110 \\
011 & & 101 & 111
\end{tabular}

Trap Operations. If the XPSD instruction is executed because of a nonallowed operation or a CAL instruction, the operations illustrated in figure 3-185 are performed. Information stored in flip-flops TRACC1 through TRACC4 causes flip-flops CC1 through CC4 to be set, and results in arithmetic operations or logic operations during execution of the XPSD instruction.


Figure 3-185. Exchange Program Status Doubleword Instruction, Flow Diagram

Exchange Program Status Doubleword Phase Sequence.
Preparation phases for the XPSD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-186 shows
the simplified phase sequence for the XPSD instruction during execution. Table 3-84 lists the detailed logic sequence during all XPSD execution phases.


901172A. 3193

Figure 3-186. Exchange Program Status Doubleword Instruction, Phase Sequence Diagram

Table 3-84. Exchange Program Status Doubleword Sequence

(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PREP \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If TRAP: \\
Enable signal (S/SXAMI)
\end{tabular} & \((S / S X A M I)=\) FAPSD PRE3 TRAP \(+\ldots\) & \[
\begin{aligned}
& \text { Preset adder for }(A-1) \\
& \longrightarrow S \text { in } \mathrm{PHi}
\end{aligned}
\] \\
\hline \[
\left\lvert\, \begin{gathered}
\mathrm{PHI} \\
\mathrm{DR}
\end{gathered}\right.
\] & \begin{tabular}{l}
Sustained until DR \\
If NTRAP:
\[
(A 0-A 31) \longrightarrow(S 0-S 31)
\] \\
If TRAP:
\[
(A 0-A 31)-1 \longrightarrow(50-513 i)
\]
\[
(S 0-S 31) \longrightarrow(M B 0-M B 31)
\] \\
Upcount P-register \\
Store bits 34, 35, 37-39, and 56-59 of current PSD (bits 2, 3, 5-7, and 24-27 of PSW2)
\end{tabular} &  & \begin{tabular}{l}
Transfer address bits (15-31) without change \\
Decrement address bits (15-31) and transfer \\
Transfer current PSWI from A-register to memory (with or without decrement) \\
Store current PSW2 address in P -register \\
Write key bit 0 \\
Write key bit 1 \\
Counter interrupt bit \\
I/O interrupt bit \\
External interrupt bit \\
Register pointer bits \\
TRACCI-TRACC4 contain code stored by CAL instruction or by response to a nonallowed operation
\end{tabular} \\
\hline & & & Mnemonic: XPSD (0F, 8F) \\
\hline
\end{tabular}
(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\mathrm{PHI} \\
\text { DR } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
Enable signal ( \(S / S X A\) ) \\
Set flip-flop MBXS \\
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
(S / S X A) & =F A P S D P H I \\
S / M B X S & =(S / M B X S)=F A P S D P H 1+\ldots \\
R / M B X S & =\ldots \\
S / M R Q & =(S / M R Q)=(S / M B X S)+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M B X S)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset for \(A \longrightarrow S\) in PH 2 \\
Preset for \(S \longrightarrow M B\) in PH2 \\
Memory request for \\
\(S \longrightarrow M B\) transfer in PH2 \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until DR
\[
\begin{aligned}
& (\mathrm{AO}-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{MBO}-\mathrm{MB3} 1)
\end{aligned}
\] \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Upcount P-register
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PHI clock } \\
& \text { MBXS }= \text { Set at PH1 clock } \\
& \\
& S / M R Q=(S / M R Q)=(S / M R Q / 2) \\
&+\ldots \\
&(S / M R Q / 2)= \text { FAPSD (PRE/34 + PH2) }+\ldots \\
& R / M R Q= \ldots \\
& S / D R Q=(S / D R Q) \text { NCLEAR } \\
&(S / D R Q)=(S / M R Q / 2)+\ldots \\
& R / D R Q= \ldots \\
& P U C 31= \text { FAPSD PH2 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer current PSW2 to sum bus \\
Transfer current PSW2 to memory \\
Core memory request for PSWI of new PSD
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{DR}
\end{aligned}
\] & \begin{tabular}{l}
Sustained until DR \((\) MBO-MB31 \() \longrightarrow(C O-C 31)\) \\
\((C 0-C 31) \rightarrow(D 0-D 31)\) \\
Enable signal (S/SXAPD) \\
Upcount P-register \\
\((T R 28-T R 31) \rightarrow(A 28-A 31)\)
\end{tabular} & \begin{tabular}{rl} 
CXMB & \(=\mathrm{DG}=/ \mathrm{DG} /\) \\
DXC & \(=\) FAPSD PH3 \(+\ldots\) \\
\((\mathrm{S} /\) SXAPD \()\) & \(=\) FAPSD PH3 \(+\ldots\) \\
PUC31 & \(=\) FAPSD \((P H 1+\) PH3 \()\) \\
S/A28 & \(=\) TR28 AXTR \(+\ldots\) \\
AXTR & \(=\) FAPSD PH3 TRAPR29 O7 \\
R/A28 & \(=\) AX/3 \(+\ldots=\) AX \(+\ldots\) \\
AX & \(=\) AXZ \(+\ldots=\) FAPSD PH3 \\
& \(+\ldots\)
\end{tabular} & \begin{tabular}{l}
Transfer new PSWI to C-register \\
Transfer new PSWI to D-register \\
Preset adder for (A + D) \\
\(\longrightarrow S\) in PH 4 \\
Store address of new PSW2 of PSD in P-register \\
Code stored in TR28-TR31 from TRACC1-TRACC4 transferred to A-register, and other A-register flipflops reset (if bit 9 of XPSD instruction a 1 )
\end{tabular} \\
\hline & & & Mnemonic: XPSD ( \(0 \mathrm{~F}, 8 \mathrm{~F}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { PH3 } \\
\text { DR } \\
\text { (Cont.) }
\end{array}
\] & \begin{tabular}{l}
Set flip-flop MRQ \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
\text { S/A29 } & =\text { TR29 AXTR }+\ldots \\
\text { S/A30 } & =\text { TR30 AXTR }+\ldots \\
S / A 31 & =T R 31 \text { AXTR }+\ldots \\
S / M R Q & =(S / M R Q)=(S / M R Q / 2)+\ldots \\
(S / M R Q / 2) & =\text { FAPSD PH3 }+\ldots \\
R / M R Q & =\ldots \\
\text { S/DRQ } & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Core memory request for PSW2 of new PSD \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \begin{tabular}{l}
PH4 \\
DR
\end{tabular} & \begin{tabular}{l}
Sustained until DR
\[
(\mathrm{MBO}-\mathrm{MB31}) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)
\]
\[
(C 0-C 31) \rightarrow(D 0-D 31)-
\]
\[
\begin{aligned}
& \text { (A0-A31) }+(D 0-D 31) \longrightarrow \\
& (S 0-S 31)
\end{aligned}
\]
\[
(S 15-S 31)
\]
\[
\rightarrow(\text { P15-P31) }
\] \\
Set condition code flip-flops
\[
\begin{aligned}
& \text { TRACC1 }+\mathrm{SO} \mathrm{CCl} \\
& \text { TRACC2 }+\mathrm{S} 1 \rightarrow \mathrm{CC} 2 \\
& \text { TRACC3 }+\mathrm{S} 2 \rightarrow \mathrm{CC} 3 \\
& \text { TRACC4 }+\mathrm{S} 3 \rightarrow \mathrm{CCC}
\end{aligned}
\]
\end{tabular} & General Equations:
\[
\begin{array}{rl}
S / C C n & (S / C C n / 3)+\ldots=(S / C C n / 1) \\
& +\ldots \\
(S / C C n / 1)= & C C X T R A C C \text { TRACCn }+\ldots \\
S / C C n & S m C C X S / 0+\ldots \\
(C C X S / 0) & =P S W I X S+\ldots \\
R / C C n & (R / C C n)=(R / C C)+\ldots \\
(R / C C) & =(C C X S / 0)+\ldots
\end{array}
\] & \begin{tabular}{l}
Transfer PSWI of new PSD to C-register \\
Transfer PSWI of new PSD to D-register \\
Add code stored in A28-A31 to AI of PSWI \\
Store AI in P-register \\
Each CC flip-flop stores corresponding bit of PSWI of new PSD if NTRAP, or stores bit from corresponding TRACC if TRAPP
\end{tabular} \\
\hline & & & Mnemonic: XPSD (0F, 8F) \\
\hline
\end{tabular}
(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH4 } \\
& \text { DR } \\
& \text { (Cont.) }
\end{aligned}\right.
\] & \begin{tabular}{l}
Store bits 5-8, 10, and 11 of PSW1 of new PSD in flip-flops \\
Enable signal (S/SXD) \\
Set flip-flop MRQ
\end{tabular} &  & \begin{tabular}{l}
Floating significant mask \\
Floating zero mask \\
Floating normalize mask \\
Master/slave mode control \\
Decimal fault trap mask \\
Arithmetic trap mask \\
Preset adder for \(\mathrm{D} \longrightarrow \mathrm{S}\) transfer in PH5 \\
Core memory request for next instruction in sequence
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 5 \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(\text { D0-D31) } \longrightarrow(S 0-S 31)
\] \\
Store bits 34, 35, and 37-39 of new PSD (bits 2, 3, and 5-7 of PSW2) \\
For bits 5-7, perform OR operation between input data and stored data
\end{tabular} & Adder logic set at PH4 clock
\[
\begin{aligned}
\text { S/WK0 } & =\text { S2 PSW2XS } \\
\text { R/WK0 } & =\text { PSW2XS } \\
\text { S/WKI } & =\text { S3 PSW2XS } \\
\text { R/WK1 } & =\text { PSW2XS } \\
\text { PSW2XS } & =\text { FAPSD PH5 }+\ldots \\
\text { S/CIF } & =(S / C I F / 2)+\ldots=\text { S5 } \\
& \text { PSW2XS } \\
\text { R/CIF } & =\text { PSW2XS } / 1+\ldots \\
\text { PSW2XS/1 } & =\text { PSW2XS NO7 } \\
\text { S/II } & =\text { S6 PSW2XS }+\ldots \\
\text { R/II } & =(R / I)=\text { PSW2XS/1 } \\
\text { S/EI } & =S 7 \text { PSW2XS }+\ldots \\
\text { R/EI } & =\text { PSW2XS } / 1
\end{aligned}
\] & \begin{tabular}{l}
Transfer new PSW2 to sum bus \\
Write key bit 0 \\
Write key bit 1 \\
Counter interrupt bit \\
Enable OR operation l/O interrupt bit \\
External interrupt bit
\end{tabular} \\
\hline & & & Mnemonic: XPSD ( \(0 \mathrm{~F}, 8 \mathrm{~F}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH5 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Store new register pointer bits if bit 8 of XPSD instruction was 1 (now stored in R28) \\
If TRAP, reset flip-flops \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} &  & \begin{tabular}{l}
If bit 8 is a 0 , no change in register pointer bits \\
Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\] & ENDE functions & & \\
\hline & & & Mnemonic: XPSD (0F, 8F) \\
\hline
\end{tabular}

\section*{3-79 Move to Memory Control (MMC; 6F, EF)}

GENERAL. The memory protection feature of the Sigma 5 computer includes a block of 256 write-locks. Each writelock consists of two flip-flops. Each two-bit configuration in a write-lock, and the configuration in the write-key of the program status doubleword, control a page of core memory, or 512 memory locations. All 256 write-locks control the maximum core memory of 128 K locations. The 512 -bit block of write-locks is byte-addressable, that is, four write-locks at a time may be addressed and their contents modified or read. The first group of four write-locks has
an address of 0000002 and controls pages 0 through 3 of core memory. The last group of four write-locks has an address of \(111111_{2}\) and controls pages 252 through 255. Figure 3-187 shows the write-lock block and its relationship to core memory. The memory protection feature is discussed in detail in paragraph 3-59.

The MMC instruction loads one or more words from core memory into the write-lock block, thereby modifying 16 or more write-locks. The words to be loaded, taken together, are called the lock image.


Figure 3-187. Write-Lock Configuration

INSTRUCTION FORMAT. The R field of the instruction word defines a pair of private memory registers that contain additional data for the instruction as shown below. The \(R\) field of the instruction word must be even for correct results.

The lock image address, in private memory register \(R\) (figure 3-188), is the address of the first core memory word to be loaded into the write-locks. The count field of private memory register Rul (figure 3-188) contains the number of words to be loaded into the write-locks. If this field contains all zeros, 256 words from core memory are to be loaded; otherwise one through 255 words are loaded. If the
count field specifies a value greater than 16, the writelocks are loaded in circular fashion and some or all of the write-locks are overwritten. The control start field of private memory register Rul points to the address of the first four write-locks to be modified. An example of MMC is shown in figure 3-189.
MOVE TO MEMORY CONTROL PHASE SEQUENCES. Preparation phases for MMC are the same as the general PREP phases for word instructions. Figure 3-190 shows the simplified phase sequence for the instruction during execution, and table 3-85 lists the detailed logic sequence during all MMC execution phases.




Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 1 of 3)


Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 2 of 3)


Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 3 of 3)

Table 3-85. Move to Memory Control Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(A) : RR \\
(B) : Program address \\
Enable signal (S/SXA) \\
Reset flip-flop NLR3IF \\
Reset flip-flop NAXRR
\end{tabular} & ```
(S/SXA) = FUMMC PRE3 + ...
    FUMMC = OU6 OLF
S/NLR3IF = N(S/LR31)
    (S/LR3I) = FUMMC NANLX PRE3 + ...
R/NLR3IF = ...
S/NAXRR = N(S/AXRR)
    (S/AXRR) = FUMMC PRE3 + ...
R/NAXRR = ...
``` & \begin{tabular}{l}
Contents of private memory register \(R\). The lock image address points to the first word of the lock image to be loaded into memory control registers \\
Next instruction in sequence \\
Preset adder for \\
\(A \longrightarrow S\) in PHI \\
Force a one onto private memory address line LR31 to select private memory register Rul in PHI \\
Prepare to transfer contents of private memory register Rul to A-register
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PHI} \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(\mathrm{AO}-\mathrm{A} 3 \mathrm{I}) \longrightarrow(\mathrm{S} 0-\mathrm{S} 31)
\] \\
\((S 0-S 31) \longrightarrow(\) D0-D31 \()\) \\
\((\) S 15-S31 \() \rightarrow(\) P15-P31) \\
\((R R 0-R R 31) \rightarrow(A 0-A 31)\) \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at last PREP clock } \\
& \begin{array}{ll}
\text { DXS } & =\text { FUMMC PHI }+\ldots \\
\text { PXS } & =\text { FUMMC PHI }+\ldots \\
\text { AXRR } & =\text { Set at last PREP clock } \\
\text { S/MRQ } & =(S / M R Q / 2)+\ldots \\
(S / M R Q / 2)=F U M M C ~ P H I ~+~
\end{array} \\
& R / M R Q
\end{aligned}
\] & \begin{tabular}{l}
Transfer address of first word of lock image to P - and D -registers \\
Transfer contents of private memory register Rul to A-register. Private memory register Rul contains word count and control start \\
Core memory request for first word of control image
\end{tabular} \\
\hline & & \multicolumn{2}{|l|}{Mnemonic: MMC (6F, EF)} \\
\hline
\end{tabular}
(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI \\
T5L \\
(Cont)
\end{tabular} & \begin{tabular}{l}
Set flip-flop DRQ \\
Enable signal ( \(S / S X A\) )
\end{tabular} & \[
\begin{aligned}
S / D R Q & =(S / M R Q / 2)+\ldots \\
R / D R Q & =\ldots \\
(S / S X A) & =\text { FUMMC PHI }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Inhibits transmission of another clock until data release signal received from core memory \\
Preset adder for \\
\(A \longrightarrow S\) in PH 2
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
Sustained until data release
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 7) \rightarrow(M C 0-M C 7) \\
& (S 15-S 31) \rightarrow(P 15-P 31) \\
& (M B O-M B 31) \longrightarrow(C 0-C 31)
\end{aligned}
\] \\
Reset flip-flop NSXCF
\end{tabular} & \[
\left.\begin{array}{l}
\text { Adder logic set at PHI clock } \\
\begin{array}{rl}
\text { MCXS } & =\text { FUMMC PH2 } \\
\text { PXS } & =\text { FUMMC PH2 }+\ldots \\
\text { CXMB } & =D G=/ D G / \\
S / N S X C F ~ & =N(S / S X C) \mathrm{N}(F A S T / S \text { PH6 NMCZ }) \\
(S / S X C) & =F U M M C ~ P H 2 ~+\ldots
\end{array} \\
R / N S X C F
\end{array}\right)=\ldots .
\] & \begin{tabular}{l}
Transfer word count to macro-counter \\
Transfer control start to P -register \\
Transfer first image word to C-register \\
Preset logic for \\
\(\mathrm{C} \longrightarrow \mathrm{S}\) in PH 3
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(C 0-C 31) \longrightarrow(S 0-S 31)
\]
\[
(\mathrm{S} 0-\mathrm{S} 31) \rightarrow(\mathrm{A} 0-\mathrm{A} 31)
\] \\
Set flip-flop LOCKW \\
Enable signal ( \(S / S X A\) ) \\
Branch to PH6
\end{tabular} & \[
\begin{aligned}
\text { SXC } & =\text { NDIS SXCF }+\ldots \\
\text { SXCF } & =\text { Set at PH2 clock } \\
\text { AXS } & =\text { FUMMC PH3 }+\ldots \\
\text { S/LOCKW } & =\text { FUMMC PH3 }+\ldots \\
\text { R/LOCKW } & =\ldots \\
\text { (S/SXA) } & =\text { FUMMC PH3 }+\ldots \\
\text { BRPH6 } & =\text { FUMMC PH3 }+\ldots \\
\text { S/PH6 } & =\text { BRPH6 NIOEN NCLEAR }+\ldots \\
\text { R/PH6 } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer first image word to A-register \\
LOCKW enables writing into memory control registers \\
Preset adder for \\
\(A \longrightarrow S\) in PH 4
\end{tabular} \\
\hline & & \multicolumn{2}{|l|}{Mnemonic: MMC (6F, EF)} \\
\hline
\end{tabular}

Table 3-85. Move to Memory Control Sequence (Cont.)


Table 3-85. Move to Memory Control Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \multirow[t]{9}{*}{} & At last clock \((B C=1)\) perform the following operations:
\[
\left\{\begin{array}{l}
(A 0-A 31) \longrightarrow(S 0-S 31) \\
(S 0-S 7) \longrightarrow \\
\left(W / L K^{\prime} X^{\prime} / 0-W / L K^{\prime} X^{\prime} / 7\right)
\end{array}\right.
\] & Adder logic set at third PH6 clock
\[
\begin{array}{cc}
\text { W/LK 'X'/0 } & =\text { S0 } \\
\vdots & \vdots \\
\text { W/LK' ' '/7 } & = \\
\text { K/LKO-K/LK3 } & = \\
\text { LOCKW } & \text { CK-32P43 }
\end{array}
\] & Last byte of current image word transferred to write-lock write lines. ' X ' is \(1,2,3\), or 4. K/ is clock enable. Write-lock address lines go to P15-P20 \\
\hline & Enable signai ( \(\bar{S} / \mathrm{S}_{\mathrm{X}} \mathrm{X} A\) ) & \[
(S / S X A) \quad=\text { FUMMC PH6 }+\ldots
\] & \begin{tabular}{l}
Preset adder for \\
\(A \longrightarrow S\) in PH 7
\end{tabular} \\
\hline & Increment (P15-P20) by one & \[
\text { PUC2O }=\text { FUMMC } \mathrm{PH6}
\] & Point to next group of four write-locks. This group will be modified during next PH6 (if any) \\
\hline & Decrement byte count in BCO, BCl by one & \[
\mathrm{BCDCI} \quad=\mathrm{FUMMC} \mathrm{PH} 6+\ldots
\] & \(\mathrm{BCO}, \mathrm{BCl}\) now hold \(\mathrm{OO}_{2}\) for next PH6 (if any) \\
\hline & \[
(M C 0-M C 7) \rightarrow(A 0-A 7)
\] & \[
\text { AXMC } \quad=\text { FUMMC PH6 }(B C=1)
\] & Transfer updated word count to A-register \\
\hline & Reset flip-flop NLR3IF & \[
\begin{aligned}
S / \text { NLR3IF } & =N(S / \text { LR31 }) \\
(S / \text { LR3I }) & =\text { FUMMC PH6 }(B C=1)+\ldots \\
\text { R/NLR3IF } & =\ldots
\end{aligned}
\] & Force a one on private memory address line LR31 to select private memory register Rul in PH7 \\
\hline & Set flip-flop RW & \[
\begin{aligned}
S / R W & =(S / R W / 1) \\
(S / R W / 1) & =\text { FUMMC PH6 }(B C=1)+\ldots \\
R / R W & =\ldots
\end{aligned}
\] & Prepare to write new word count and new control start into private memory register Rul \\
\hline & Branch to PH7 & \[
\begin{array}{ll}
\text { NBRPH6 } & =(B C=1)+\ldots \\
\text { S/PH7 } & =\text { PH6 NBR NIOEN }+\ldots \\
\text { R/PH7 } & =\ldots
\end{array}
\] & \\
\hline & & Mnemonic: MMC & F, EF) \\
\hline
\end{tabular}

Table 3-85. Move to Memory Control Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH7 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{P} 15-\mathrm{P} 31) \longrightarrow(\mathrm{S} 15-\mathrm{S} 31) \\
& (\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 0-\mathrm{S} 31) \rightarrow(\mathrm{A} 0-\mathrm{A} 31) \\
& (\mathrm{S} 0-\mathrm{S} 31) \longrightarrow(\mathrm{RW} 0-\mathrm{RW} 31)
\end{aligned}
\] \\
Enable signal (S/SXDPI) \\
Set flip-flop RW \\
Enable clock T8L
\end{tabular} &  & \begin{tabular}{l}
New control start in (P15-P20) and new count in (A0-A7) are merged into the A-register and private memory register Rul \\
Preset adder for
\[
D+1 \longrightarrow S \text { in PH8 }
\] \\
Prepare to write new lock image address in private memory register R
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH8 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31)+1 \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(D 0-D 31) \\
& (S 0-S 31) \longrightarrow(P 15-P 31) \\
& (S 0-S 31) \longrightarrow(\text { RW0-RW31) }
\end{aligned}
\] \\
Enable clock T8L
\end{tabular} &  & \begin{tabular}{l}
Increment lock image address to point to next control image word \\
Transfer updated lock image address to D -register, P -register, and private memory register \(R\)
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-85. Move to Memory Control Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline  & \begin{tabular}{l}
If macro-counter count does not equal zero and no interrupt or \(\mathrm{I} / \mathrm{O}\) service call is pending, perform the following functions: \\
Branch to PH2 \\
Enable signal (S/SXA) \\
Set flip-flop MRQ \\
Set flip-fiop \(D R Q\) \\
If interrupt is present or \(1 / \mathrm{O}\) service call is pending, or if count in macro-counter is zero, branch to PH9
\end{tabular} & \[
\begin{aligned}
& B R P H 2= \\
&\text { FUMMC PH8 N(INT }+ \text { IOSC }) \\
&(S / S X A)=\text { FUMMC BRPH2 }+\ldots \\
& S / M R Q=(S / M R Q / 2)+\ldots \\
&(S / M R Q / 2)=\text { FUMMC BRPH2 }+\ldots \\
& R / M R Q=\ldots \\
& S / D R Q=(S / M R Q / 2)+\ldots \\
& R / D R Q=\ldots \\
& S / P H 9= \\
& R / P H 8=\ldots
\end{aligned}
\] & \begin{tabular}{l}
Count \(\neq 0\) indicates that more words are to be loaded \\
Branch to PH2 to load next image word \\
Preset adder for \\
\(A \longrightarrow S\) in PH 2 \\
Core memory reques \(\dagger\) for next lock image word \\
Inhibits transmission of another clock until dato release signal from core memory \\
Interrupt or I/O service call will be processed at PH 10
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 3 \mathrm{I})
\] \\
\((\) S \(15-S 31) \longrightarrow(P 15-P 31)\) \\
Set flip-flop BRP \\
Set flip-flop \(M R Q\) \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
& S X B=\text { PXSXB NDIS }+\ldots \\
& \text { PXSXB }=\text { NFAFL NFAMDS PH9 } \\
& P X S=\text { PXSXB }+\ldots \\
& S / B R P=\text { PXSXB }+\ldots \\
& R / B R P=\text { PRE1 NFAIM }+\ldots \\
& S / M R Q=(S / M R Q / 2)+\ldots \\
&(S / M R Q / 2)=P X S X B \text { NINTRAP2 }+\ldots \\
& R / M R Q=\ldots \\
& S / D R Q=(S / M R Q / 2)+\ldots \\
& R / D R Q=\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer program address to P-register from tem= porary storage in \(B\) register \\
Indicates that program address is in P -register \\
Core memory request for next instruction in sequence \\
Inhibits transmission of another clock until data release from core memory
\end{tabular} \\
\hline & & \multicolumn{2}{|l|}{Mnemonic: MMC (6F, EF)} \\
\hline
\end{tabular}

Table 3-85. Move to Memory Control Sequence (Cont.)


3-80 Wait (WAIT; 2E, AE)
GENERAL. The WAIT instruction halts the sequential operation of the CPU until an interrupt activation occurs or until the computer operator manually moves the COMPUTE switch on the Processor Control Panel from RUN to IDLE and back to RUN or to STEP.

If an interrupt is activated while the CPU is halted, the interrupt subroutine will be carried out; the instruction executed after completion of the interrupt routine will be the next instruction in sequence after the WAIT instruction.

If the COMPUTE switch is moved from RUN to IDLE and back to RUN or STEP while the CPU is halted, normal instruction execution will proceed with the next instruction in sequence after WAIT.

Wait Phase Sequence. Preparation phases for WAIT are the same as the general PREP phases for word instructions. Table 3-86 lists the detailed logic sequence during all WAIT execution phases. Execution of a WAIT instruction, however, also involves enabling the PCP phases to halt CPU operations. PCP phases are discussed in paragraph 3-56.

Table 3-86. Wait Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(P) : Program address \\
Set flip-flop MRQ
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FUWAIT PRE3 }+\ldots \\
\text { FUWAIT } & =\text { OU2 OLE } \\
\text { R/MRQ } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruction in sequence \\
Memory request for next instruction in sequence. This instruction will be decoded and held in the CPU during ENDE and PCP phases. The PREP and execution phases of this instruction will not be entered until completion of PCP phases
\end{tabular} \\
\hline \[
\begin{array}{|l|}
\mathrm{PHI} \\
\mathrm{~T} 5 \mathrm{~L}
\end{array}
\] & \begin{tabular}{l}
One clock long Set flip-flop HALT \\
Branch to PHIO \\
Set flip-flop DRQ
\end{tabular} & \begin{tabular}{rl} 
S/HALT & \(=\) FUWAIT PHI \(+\ldots\) \\
R/HALT & \(=\) NKAS PCP2 \(+\ldots\) \\
BRPHIO & \(=\) FUWAIT PHI \(+\ldots\) \\
S/PHIO & \(=\) BRPHIO NCLEAR \(+\ldots\) \\
R/PHIO & \(=\ldots\) \\
\(S / D R Q ~\) & \(=\) BRPHIO NCLEAR \(+\ldots\) \\
R/DRQ & \(=\ldots\)
\end{tabular} & \begin{tabular}{l}
Setring HALT enables branch to PCP phases \\
Inhibits transmission of another clock until dota releose is received from core memory
\end{tabular} \\
\hline & & & Mnemonic: WAIT ( \(2 \mathrm{E}, \mathrm{BE}\) ) \\
\hline
\end{tabular}
(Continued)

Table 3-86. Wait Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & & & gnals Involved & Comments \\
\hline \multirow[t]{23}{*}{\[
\begin{gathered}
\text { PH10 } \\
\text { DR }
\end{gathered}
\]} & \multicolumn{4}{|l|}{One clock long} & \multirow[t]{3}{*}{Next instruction \(\qquad\) C-register} \\
\hline & \multirow[t]{2}{*}{Enable signal ENDE
\[
(M B O-M B 31) \longrightarrow(C O-C 31)
\]} & ENDE & \(=\) & PHIO EXC & \\
\hline & & CXMB & \multicolumn{2}{|l|}{\(=D G=/ D G /\)} & \\
\hline & \((\mathrm{CO}-\mathrm{C} 31) \longrightarrow(\mathrm{DO}-\mathrm{D} 31)\) & DXC & & PHIO + ... & Next instruction \(\rightarrow\) D-register \\
\hline & \((\mathrm{Cl}-\mathrm{C} 7) \longrightarrow(\mathrm{Ol}-\mathrm{O7})\) & OXC & \(=\) & \(\mathrm{PHIO}+\ldots\) & Opcode of instruction \(\rightarrow\) O-register \\
\hline & \((\mathrm{C} 8-\mathrm{Cll}) \longrightarrow(\mathrm{R} 28-\mathrm{R} 31)\) & RXC & & PH1O + ... & R field of instruction \(\rightarrow\) R-register \\
\hline & \multirow[t]{3}{*}{Inhibit incrementing program address} & \multirow[t]{3}{*}{PUC31} & \multirow[t]{3}{*}{} & \multirow[t]{3}{*}{N(FUEXU ENDE) PH1O NHALT NIOSC NINT NKAHOLD + . . .} & \multirow[t]{3}{*}{Preserve address of this instruction} \\
\hline & & & & & \\
\hline & & & & & \\
\hline & Enable signal (S/SXD) & (S/SXD) & \(=\) & PHIO + .. & Not used. Enabled again in PCP1 \\
\hline & Set flip-flop IOEN if 1/O service call & S/IOEN & & IOSC PHIO NIOINH + ... & I/O service call inhibits branch to PCP phases \\
\hline & Interrupt enable & IEN & \(=\) & KRUN PHIO NIOSC & Interruptible point. Interrupt causes branch to INTRAP phases \\
\hline & \multirow[t]{2}{*}{Set flip-flop LRXD} & S/LRXD & \(=\) & OXC \(+\ldots\) & \multirow[t]{2}{*}{For index operations in PREP phases} \\
\hline & & R/LRXD & \(=\) & . . & \\
\hline & \multirow[t]{3}{*}{Reset flip-flop NAXRR} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
S / \text { NAXRR } & =N(S / A X R R) \\
(S / A X R R) & =P H 10+\ldots
\end{aligned}
\]}} & \multirow[t]{3}{*}{For index operations in PREP phases} \\
\hline & & & & & \\
\hline & & R/NAXRR & & ... & \\
\hline & Inhibit branch to PREI & PREIEN & & N(S/TRAP) N(S/INTRAP) NIOSC NHALT & \multirow[t]{6}{*}{PREI is entered after PCP phases} \\
\hline & \multirow[t]{2}{*}{Clear and reset functions} & \multicolumn{3}{|l|}{CLEAR \(=\) PHIO +} & \\
\hline & & RESET/A & & CLEAR + . . & \\
\hline & \multirow[t]{3}{*}{Branch to PCPI} & BRPCPI & & NFUEXU HALT/I ENDE NIOSC + ... & \\
\hline & & S/PCPI & \(=\) & BRPCPI + ... & \\
\hline & & R/PCPI & & & \\
\hline & & & & & Mnemonic: WAIT (2E, BE) \\
\hline
\end{tabular}

GENERAL. The two direct instructions, Read Direct and Write Direct, enable the computer to transmit and receive a full word of data at a time without the use of an input/ output channel. A special set of address, data, and control lines are provided for this direct communication with other elements (analog-to-digital converters; digita! counters, etc.) of the Sigma 5 system. The Read Direct instruction requests data from the other element, and the Write Direct instruction transmits data to the other element.

READ DIRECT (RD; 6C, EC). The RD instruction operates in one of two modes, depending on the state of bits 16 through 19 of the instruction word. If any of these bits contain a logical 1, the computer operates in the external mode, communicating directly with other system elements without the aid of an input/output unit. The signals are carried on the read direct/write direct (RD/WD) lines consisting of 16 address lines, 32 data lines, two condition code lines, and various controi lines. If bits 16 through 19 contain zeros, the computer performs internal control operations.

External Mode. If bits 16 through 19 of the instruction word contain X'2' through X'F', the CPU presents bits 16 through 31 of the effective address to other elements of the Sigma 5 system on the RD/WD address lines. Bits 16 through 31 of the effective address identify a specific system element that is to return two condition code bits and a maximum of 32 data bits to the CPU. The significance and number of data bits depend on the selected element. If the \(R\) field of the instruction word is nonzero, the returned
data is loaded into the private memory register specified by the \(R\) field. If the \(R\) field is zero, the returned data is ignored. Bits CC3 and CC4 of the condition code portion of the program status doubleword are set by the addressed element regardless of the value of the \(R\) field.

Internal Mode. If bits 16 through 19 of the instruction word contain zeros, the condition code is set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding condition code bit is set to one; if a SENSE switch is reset, the corresponding condition code bit is reset to zero.

If the RD instruction specifies the internal mode and bit 27 contains a one, the states of the eight memory fault indicators, one for each core memory module, are read. A memory fault indicator is set when a parity error or overtemperature condition occurs in its corresponding module. If the \(R\) field of the instruction word is nonzero, bit positions \(\hat{0}\) rinrough 23 of the private memory register specified by the \(R\) field are reset to zeros, and bit positions 24 through 31 are set according to the current states of the memory fault indicators. Then the memory fault indicators are reset. If the \(R\) field is zero, the memory fault indicators and the contents of the private memory register specified by the \(R\) field remain unchanged. In either case, the condition code is set according to the states of the SENSE switches.

RD Phase Sequence. Preparation phases for RD are the same as the general PREP phases for word instructions, paragraph 3-59.

Figure 3-191 shows the simplified phase sequence for the RD instruction. Table 3-87 lists the detailed logic sequence during the execution phases.


Figure 3-191. Read Direct Instruction, Phase Sequence Diagram

Table 3-87. Read Direct Sequence

(Continued)

Table 3-87. Read Direct Sequence (Cont.)

(Continued)

Table 3-87. Read Direct Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH3 \\
T8L \\
(Cont.)
\end{tabular} & Branch to PH6 & \[
\begin{aligned}
\text { BRPH6 } & =\text { FARWD PH3 }+\ldots \\
\text { S/PH6 } & =\text { BRPH6 NIOEN NCLEAR }+\ldots \\
\text { R/PH6 } & =\ldots
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
PH6 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
Enable signal IOEN6 until DIOEXIT goes true \\
Enable signal DIOIND when function strobe acknowledge is received
\[
(/ D I O O /-/ D I O 31 /) \rightarrow
\] \\
(DIOO/1-DIO31/1) \\
Set flip-flops CC3 and CC4 according to DIO51 and DIO52! \\
Reset flip-flop NT8L \\
Sustain PH6 until DIOEXIT
\end{tabular} & \(\left.\begin{array}{rl}\text { IOEN6 } & =\text { FARWD PH6 NEWDM } \\
& \text { NDIOEXIT NMC0005Z }\end{array}\right]\)\begin{tabular}{ll} 
DIOIND & \(=\) NDIOT2 DIOT3 \\
S/DIOT3 & \(=\) FSA + DIOIND \\
R/DIOT3 & \(=\ldots\) \\
FSA & \(=\) DIO49 \(+\ldots\) \\
DIOXDIO & \(=\) DIOIND \\
& \\
S/CC3 & \(=\) (S/CC3/1) + ... \\
(S/CC3/1) & \(=\) DIO51 DIOIND \(+\ldots\) \\
S/CC4 & \(=\) (S/CC4/1) \(+\ldots\) \\
(S/CC4/1) & \(=\) DIO52 DIOIND \(+\ldots\) \\
S/NT8L & \(=\) N(S/T8L) \\
(S/T8L) & \(=\) FARWD NPREP \\
R/NT8L & \(=\ldots\) \\
BRPH6 & \(=\) FARWD PH6 NDIOEXIT \\
DIOEXIT & \(=\) DIOT2 NDIOT1 \\
S/DIOT2 & \(=\) NIOACT \\
S/DIOT1 & \(=\) DIOIND \\
R/DIOT1 & \(=\) NDIOT3 \\
(See figure 3-192)
\end{tabular} & \begin{tabular}{l}
1/O service call enable \\
FSA is function strobe acknowledge received from other system element \\
Receive 32 data bits from selected element via RD/WD lines \\
Receive two condition code bits from selected element via RD/WD lines \\
Set clock T8L for PH7 \\
If no I/O action, DIOEXIT rises four clock times after FSA goes true. If I/O action takes place, NDIOEXIT is delayed until the I/O action is complete
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \mathrm{PH} 7 \\
& \mathrm{TBL}
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long \((\mathrm{DIO} / 1-\mathrm{DIO} 31 / 1) \rightarrow(\mathrm{AO}-\mathrm{A} 31)\) \\
Enable signal (S/SXA) \\
Set flip-flop RW \\
Reset flip-flop NT8L
\end{tabular} & Adder logic set at PH7 clock & \begin{tabular}{l}
Transfer incoming data bits to A-register \\
Preset adder for \(A \longrightarrow S\) in PH8 \\
Prepare to write into private memory \\
Set clock T8L for PH8
\end{tabular} \\
\hline & & & Mnemonic: RD (6C, EC) \\
\hline
\end{tabular}
(Continued)

Table 3-87. Read Direct Sequence (Cont.)



W1172A. 3222

Figure 3-192. DIO Timing Flip-Flops, Simplified Logic Diagram

WRITE DIRECT (WD; 6D, ED). The WD instruction operates in one of three modes depending on the state of bits 16 through 19 of the instruction word. If this field contains \(X^{\prime} 3^{\prime}\) through \(X^{\prime} F^{\prime}\), the computer operates in the external mode, communicating directly with other system elements without the aid of an input/output unit. The signals are carried on the read direct/write direct (RD/WD) lines consisting of 16 address lines, 32 data lines, two condition code lines, and various control lines. If bits 16 through 19 of the instruction word contain \(X^{\prime} 1\) ', the interrupt control mode is entered to alter the various states of the individual interrupt levels in the CPU interrupt system. If bits 16 through 19 contain zeros, the computer performs internal control operations.

External Mode. In the external mode, the computer presents bits 16 through 31 of the effective address to other elements of the Sigma 5 system on the RD/WD address lines. These bits identify a specific element of the Sigma 5 system that is to receive control information from the CPU. If the \(R\) field of the WD instruction is nonzero, the 32-bit contents of the private memory register specified by the \(R\) field are transmitted to the specified element on the RD/WD data lines. If the \(R\) field is zero, 32 zeros are transmitted to the specified element. The specified element may return information to set bits 3 and 4 of the condition code.

Interrupt Mode. If bits 16 through 19 of the WD instruction contain 0001, the states of the interrupt levels in the CPU interrupt system are changed according to the states of bits 16 through 31 of the private memory register specified by the \(R\) field of the instruction. Bit position 16 of register \(R\) contains the selection bit for the highest priority (lowest numbered) interrupt level within the group, and bit position 31 of register \(R\) contains the selection bit for the lowest priority (highest numbered) interrupt level within the group. Bits 28 through 31 of the effective address specify the identification number of the group of interrupt levels to be controlled by the instruction. Bits 21 through 23 of the effective address contain a function code that specifies the type of control to be used.

Internal Mode. If bits 16 through 19 of the WD instruction contain zeros, the program is in the internal computer control mode. In this mode the condition code is set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding condition code bit is set to a one; if a SENSE switch is reset, the corresponding condition code bit is reset to zero.

If bit positions 26 and 27 of the internal mode WD instruction contain ones, the interrupt inhibit bits in the program status doubleword (bits 37 through 39 ) are set, if in the zero
state, according to bits 29 through 31 of the WD instruction. If any or all of bits 29 through 31 of the effective address are ones, the corresponding inhibit bits in the program status doubleword are set to ones. The current state of an inhibit bit is not affected if the corresponding bit position in the effective address contains a zero.

If bit position 26 of the internal mode instruction word contains a one and bit position 27 contains a zero (bit 25 not set) the interrupt inhibit bits of the program status doubleword are reset, if in the one state, according to bits 29 through 31 of the WD instruction. If any or all of bits 29 through 31 of the effective address are ones, the corresponding inhibit bits in the program status doubleword are reset to zero. The current state of an inhibit bit is not affected if a corresponding bit position of the effective address contains a zero.

When bit positions 25 and 31 of the internal mode WD instruction contain ones, the ALARM indicator on the maintenance section of the processor control panel is set. The ALARM indicator is reset with an internal mode WD instruction containing a one in bit position 25.

The CPU program-controlled-frequency flip-flop (MUSIC) is toggled with an internal mode WD instruction containing ones in bit positions 25 and 30. In response to the instruction, the flip-flop toggles.

An AUDIO signal is generated from the ALARM and MUSIC flip-flops and connected through the AUDIO switch on the processor control panel to the computer speaker. When flip-flop ALARM is set, a 1000 -hz AUDIO signal is generated if the PCP COMPUTE switch is in the RUN position. The MUSIC flip-flop generates an AUDIO signal with a frequency determined by the rate at which the MUSIC flip-flop is toggled.

The integral IOP inhibit signal, set when the watchdog timer runout trap is activated, is reset by an internal mode WD instruction with ones in bit positions 25, 26, and 29 (or by manual control).

WD Phase Sequence. Preparation phases for WD are the same as the general PREP phases for word instructions, paragraph 3-59.

Figure 3-193 shows the simplified phase sequence for the WD instruction. Table 3-88 lists the detailed logic sequence during the execution phases.


Figure 3-193. Write Direct Instruction, Phase Sequence Diagram
Table 3-88. Write Direct Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(P) : Program address \\
(B) : Effective address \\
(A) : Contents of private memory register \(R\) \\
Enable signal ( \(S / S X A\) ) if \(R \neq 0\) \\
Reset condition code flip-flops
\end{tabular} & \[
\begin{aligned}
(S / S X A) & = \\
& \text { FARWD }(\text { PRE } / 34+\text { PH2 }) \\
& \text { NRZ }+\ldots \\
\text { FARWD } & =\text { OU6 (O4 O5) }+\ldots \\
R / C C & =
\end{aligned}
\] & \begin{tabular}{l}
Address of next instruction \\
Mode and function \\
Interrupt selection bits \\
Preset adder for \(A \longrightarrow S\) in PHI \\
Prepare to read SENSE switches or receive code from other element
\end{tabular} \\
\hline & & & Mnemonic: WD (6D, ED) \\
\hline
\end{tabular}
(Continued)

Table 3-88. Write Direct Sequence (Cont.)

(Continued)

Table 3-88. Write Direct Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PHI \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Branch to PH8 if internal mode \\
Set flip-flop NIOWD
\end{tabular} & \[
\begin{array}{ll}
\text { BRPH8 } & =\text { FARWD B1619Z PHI }+\ldots \\
\text { S/PH8 } & =\text { BRPH8 NCLEAR }+\ldots \\
\text { R/PH8 } & =\ldots \\
\text { S/NIOWD } & =\text { WDINT B29 }+\ldots
\end{array}
\] & Reset integral IOP inhibit if \(\mathrm{B} 25, \mathrm{~B} 26\), and B 29 are true \\
\hline \[
\left\lvert\, \begin{aligned}
& \mathrm{PH} 2 \\
& \mathrm{~T} 8 \mathrm{~L}
\end{aligned}\right.
\] & \begin{tabular}{l}
Interrupt control mode (B19 = 1): \\
One clock long \\
(A0-A31) \(\longrightarrow\) (S0-S31) \\
\((S 16-S 31) \rightarrow(\) DAT16-DAT31) \\
Enable signal (S/SXA) \\
Reset flip-flop NT8L
\end{tabular} & Adder preset at PHI clock
\[
\begin{aligned}
& \text { DAT }_{n}=S_{n} \text { EWDM } \\
& \text { EWDM }= \\
& \text { NB16 NB17 NB18 B19 } \\
& \text { DIOWD } \\
&(S / S X A)= \\
& \text { FARWD (PRE/34 + PH2) } \\
& \text { NRZ }+\ldots \\
& S / \text { NT8L }= \\
&(S / S / T 8 L) \\
&(S / T 8 L)= \\
& \text { RARTBL }=\cdots
\end{aligned}
\] & \begin{tabular}{l}
Transfer contents of private memory register \(R\) to interrupt system via DAT lines. Bit 19 in instruction word specifies interrupt control mode \\
Preset adder for \(A \longrightarrow S\) in PH3 \\
Set clock T8L for PH3
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH3 } \\
& \text { T8L }
\end{aligned}\right.
\] & \begin{tabular}{l}
One clock long
\[
(A 0-A 31) \longrightarrow(S 0-S 31)
\] \\
\((S 16-S 31) \rightarrow(\) DAT16-DAT31) \\
Enable signal (S/SXA)
\[
M C-1 \nrightarrow M C
\] \\
Reset flip-flop NDIOFS \\
Reset flip-flop NT8L \\
Branch to PH6
\end{tabular} &  & \begin{tabular}{l}
Transfer contents of Rregister to interrupt system if interrupt control mode \\
Decrement macro-counter from 00000000 to 11111111 to make instruction interruptible \\
Transmit function strobe on DIO48 \\
Set clock T8L for PH6
\end{tabular} \\
\hline & & & Mnemonic: WD (6D, ED) \\
\hline
\end{tabular}
(Continued)

Table 3-88. Write Direct Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH6 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
(A0-A31) \(\longrightarrow(S 0-S 31)\) \\
\((S 16-S 31) \longrightarrow(\) DAT16-DAT31) \\
Enable signal (S/SXA) \\
Enable signal IOEN6 \\
Set flip-flop NDIOWD \\
Enable signal DIOIND when function strobe acknowledge is received \\
Set flip-flops CC3 and CC4 according to DIO51 and DIO52 \\
Reset flip-flop NT8L \\
Sustain PH6 until DIOEXIT
\end{tabular} &  & \begin{tabular}{l}
Transfer contents of Rregister to interrupt system \\
Continue to present Rregister contents to interrupt system until DIOEXIT \\
I/O service call enable if not interrupt control mode \\
Clear direct I/O write flip-flop \\
FSA is function strobe acknowledge received from other system element \\
Receive two condition code bits from selected element via RD/WD lines \\
Set clock T8L for PH7 \\
If not I/O action, DIOEXIT rises four clock times after FSA goes true. If I/O action takes place, NDIOEXIT is delayed until the action is completed
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 7 \\
& \mathrm{~T} 8 \mathrm{~L}
\end{aligned}
\] & One clock long Reset flip-flop NT8L & \[
\begin{aligned}
\text { S/NT8L } & =\mathrm{N}(\mathrm{~S} / \text { T8L }) \\
(\mathrm{S} / \text { T8L }) & =\text { FARWD NPREP }+\ldots \\
\text { R/NT8L } & =\ldots
\end{aligned}
\] & Set clock T8L for PH8 \\
\hline & & & Mnemonic: WD (6D, ED) \\
\hline
\end{tabular}
(Continued)

Table 3-88. Write Direct Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH8 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Branch to PHIO
\end{tabular} & \[
\begin{aligned}
S / M R Q & =(S / M R Q / 1)+\ldots \\
(S / M R Q / 1) & =\text { FARWD PH8 }+\ldots \\
\text { R/MRQ } & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =\text { BRPH } 10 \\
\text { R/DRQ } & =\ldots \\
\text { BRPH10 } & =\text { FARWD PHB }+\ldots \\
\text { S/PH } 10 & =\text { NCLEAR BRPH } 10+\ldots \\
\text { R/PH } 10 & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Request for core memory cycle \\
Data request, inhibiting transmission of another clock until data release received from memory
\end{tabular} \\
\hline Priiu DR & Sustained untii data release ENDE functions & & \\
\hline \multicolumn{4}{|r|}{Mnemonic: WD (6D, ED)} \\
\hline
\end{tabular}

\section*{3-82 Family of Input/Output Instructions (FAIO)}

GENERAL. The Sigma 5 CPU uses this family of instructions to communicate with standard peripheral devices such as line printers, card readers, and tape punches. If execution of an input/output instruction is attempted while the computer is in the slave mode (bit 8 of the current program status doubleword is a one), the computer aborts the instruction unconditionally and traps to location X'40'. Indirect addressing and indexing are performed in the same way as for the other instructions. With the exception of the AIO instruction, the 11 low-order bits of the effective address constitute the \(\mathrm{I} / \mathrm{O}\) address. For the AIO instruction, the device that initiated the interrupt call returns its 11-bit I/O address as part of the status response. Following is a list of instructions that comprise the FAIO:

\author{
SIO - Start Input/Output \\ TIO - Test Input/Output \\ TDV - Test Device \\ HIO - Halt Input/Output \\ AIO - Acknowledge Input/Output Interrupt
}

SIO INSTRUCTION. This instruction is used to initiate an input/output operation in the addressed device. In response, and based on the contents of the R field, the addressed IOP returns zero, one, or two words of status and condition codes CCl and CC2. Also, the addressed IOP examines contents of private memory register 0 for address of first command doubleword in core memory. Figure 3-194 shows the structure of the instruction word, status format, distribution of data in the applicable registers, command doubleword format, and the significance of the condition codes.

HIO INSTRUCTION. This instruction is used to halt an input/output operation in the addressed device. If the device is in the interrupt pending condition, the condition is cleared. Information shown in figure 3-194 also applies to the HIO instruction, with the following exceptions:
a. The contents of private memory register 0 are not examined.
b. There is no command doubleword associated with an HIO instruction.
c. Condition codes are interpreted as follows:
1. \(\mathrm{CC1} \mathrm{CC} 2\) = Address not recognized
2. NCC1 CC2 = Address recognized but device controller was busy at the time of the HIO instruction

\section*{d. FUSIO is false.}

TIO INSTRUCTION. This instruction tests the current status of the addressed device, device controller, and

IOP. No operation is initiated or terminated. Information shown in figure 3-194 also applies to the TIO instruction, with the following exceptions:
a. The contents of private memory register 0 are not examined.
b. There is no command doubleword associated with a TIO instruction.
c. Condition codes are interpreted as follows:
1. CC 1 CC 2 = Address not recognized
2. \(\mathrm{CC} 1 \mathrm{NCC} 2=1 \mathrm{P}\) busy
3. NCC1 CC2 = SIO cannot be accepted
d. FUSIO is false.

IDV INSTRUCIION. This instruction tests conditions in the addressed device not obtainable by means of a \(T I O\) instruction. Operation of the device, device controller, and IOP are not affected by this instruction. Information shown in figure 3-194 also applies to the TDV instruction, with the following exceptions:
a. The contents of private memory register 0 are not examined.
b. There is no command doubleword associated with a TDV instruction.
c. Condition codes are interpreted as follows:
1. CC 1 CC 2 = Address not re cognized
2. CC 1 NCC2 = IOP busy
3. NCC1 CC2 = Device-dependent condition
exists
d. FUSIO is false.

AIO INSTRUCTION. This instruction is executed in response to an interrupt call issued by any device controller and is used to determine which device controller raised the interrupt call and for what purpose. In response, the highest priority device controller with an interrupt pending returns its address and condition codes \(\mathrm{CC1}\) and CC 2 , which specify the type of interrupt. Figure 3-195 illustrates the structure of the instruction word, the status format, and the significance of condition codes CCl and CC2.


Figure 3-194. Start Input/Output Instruction Format


Figure 3-195. Acknowledge Input/Output Interrupt Instruction Format

I/O PHASE SEQUENCE CHARTS. Preparation phases for the I/O instructions are the same as the general PREP phases described in paragraph 3-59. The execution phases of the 1/O instructions are described in four phase sequence charts and illustrated in associated flow diagrams as follows:
Instruction

SIO, HIO
\begin{tabular}{c} 
Type \\
of IOP \\
\hline
\end{tabular}

MIOP
Table 3-89

Flow Diagram

Figure 3-196
\begin{tabular}{lllll} 
Instruction & \begin{tabular}{c} 
Type \\
of IOP
\end{tabular} & \begin{tabular}{c} 
Sequence \\
Chart
\end{tabular} & & \begin{tabular}{c} 
Flow \\
Diagram
\end{tabular} \\
\begin{tabular}{llll} 
SIO, HIO, \\
TIO, TDV
\end{tabular} & Integral & Table 3-90 & Figure 3-197 \\
AIO & MIOP & Table 3-91 & Figure 3-198 \\
AIO & Integral & Table 3-92 & Figure 3-199
\end{tabular}


Figure 3-196. SIO, HIO, TIO, TDV, Flow Diagram for MIOP
Nor ons

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)


Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left|\begin{array}{c}
\mathrm{PH} 2 \\
\text { T5L } \\
\text { (Cont.) }
\end{array}\right|
\] & If NPR, set flip-flop SWO & \[
\begin{aligned}
\mathrm{R} / \mathrm{CC} 2 & =(\mathrm{R} / \mathrm{CC} 2) \\
(\mathrm{R} / \mathrm{CC} 2) & =(\mathrm{R} / \mathrm{CC} 2 / 1)+\ldots \\
(\mathrm{R} / \mathrm{CC} 2 / 1) & =(\text { FAIO PH2 })+\ldots \\
\mathrm{S} / \text { SWO } & =(\mathrm{S} / \text { SWO }) \text { NCLEAR }+\ldots \\
(\mathrm{S} / \text { SWO }) & =(\text { FAIO PH2) NPR }+\ldots \\
\mathrm{R} / \text { SWO } & =(\mathrm{R} / \text { SWO })
\end{aligned}
\] & Early detect of NPR, indicating that previous operation has been completed. If NSWO, NPR is checked again in PH3 \\
\hline PH3 DR or T5L & \begin{tabular}{l}
One or more clocks long, depending on the state of flip-flop SWO. First clock controlled by data release signal DR. Subsequent clocks, if any, are T5L
\[
\begin{aligned}
& (\text { A0-A31 }) \longrightarrow(\text { S0-S31 }) \\
& (S 0-S 31) \longrightarrow(\text { MBO-MB31 })
\end{aligned}
\] \\
If \(R\) field odd (R31), increment P -register \\
If flip-flop SWO was not set in PH2, set SWO when PR goes low \\
If NSWO, enable signal BRPH3 \\
If SWO, set flip-flop IOCONST
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic set at PH2 clock } \\
& \begin{aligned}
\text { MBXS } & =\text { Set at PH2 clock } \\
\text { PUC31 } & =\text { (FAIO PH3) R31 }+\ldots \\
& \\
& =\text { (S/SW0) NCLEAR-2 } \\
\text { S/SW0 } & =\text { (FAIO PH3) NPR }+\ldots \\
\text { (S/SW0) } & =\text { (R/SW0) } \\
\text { R/SW0 } & =\text { FAIO PH3-B NSW0-1 } \\
\text { BRPH3 } & +\ldots \\
\text { S/IOCONST } & =\text { (S/IOCONST) } \\
\text { (S/IOCONST) } & =\text { (FAIO PH3) SW0 } \\
\text { R/IOCONST } & =\text { (R/IOCONST) }+\ldots
\end{aligned}
\end{aligned}
\] & \begin{tabular}{l}
Transfer contents of A-register into location \(X^{\prime} 20^{\prime}\) of core memory \\
Set core memory address to X'21'. When \(^{\prime}\) \(R\) is odd, the addressed MIOP places a single word of status in location X'21' of the core memory \\
Wait for NPR from previous operation \\
Sustain PH3 until flipflop SWO gets set \\
Raise control strobe before entering PH4
\end{tabular} \\
\hline \[
\begin{gathered}
\text { PH4 } \\
\text { T5L } \\
\text { or } \\
\text { T8L }
\end{gathered}
\] & Two or more clocks, depending on the state of flip-flop SWO. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L If PR, reset flip-flop SWO & \[
\begin{aligned}
\text { R/SWO } & =(\text { R/SWO }) \\
(R / \text { SWO }) & =(\text { FAIO PH4) PR }+\ldots
\end{aligned}
\] & Wait until addressed MIOP returns PR signal in response to the control strobe signal \\
\hline & & & \[
\begin{aligned}
\text { Mnemonic: } & \text { SIO (4C, CC) } \\
& \operatorname{TIO}(4 D, C D) \\
& \text { TDV }(4 E, C E) \\
& H I O(4 F, C F)
\end{aligned}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH4 \\
T5L \\
or \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If SWO, enable signal BRPH4 \\
If NSWO, and R field is zero (RZ), enable signal BRPH9 \\
If NSWO, and R field is not zero (NRZ), set flip-flops MRQ and DRQ \\
If NiSWO, set flip-fiops CCi and/or CC2 if specified \\
If NSW0, reset flip-flop IOCONST
\end{tabular} & \begin{tabular}{ll} 
BRPH4 & \(=\) \\
BRPH9 & \(=\) \\
S/MRQ & \(=\) \\
(S/MRQ/2) & \(=\) \\
R/MRQ & \(=\) \\
S/DRQ & \(=\) \\
(S/DRQ) & \(=\) \\
S/CRQ & \(=\) \\
R/CCI & \(=\) \\
S/CC2 & \(=\) \\
R/CC2 & \(=\) \\
R/IOCONST & \(=\) \\
(R/IOCONST) & \(=\) \\
\end{tabular} & \begin{tabular}{l}
(FAIO PH4) SWO NSW2 \\
(FAIO PH4) NSWO RZ + ... \\
\((S / M R Q / 2)+\ldots\) \\
(FAIO PH4) \\
(NRZ NSWO) + ... \\
(S/DRQ) NCLEAR \\
\((S / M R Q / 2)+\ldots\) \\
... \\
(FAIO PH4) NSWO CONDI + ... \\
( \(\mathrm{R} / \mathrm{CCl}\) ) \\
(FAIO PH4) NSWO COND2 \\
(R/CC2) \\
(R/IOCONST) + ... \\
(FAIO PH5) NSWO +...
\end{tabular} & \begin{tabular}{l}
Sustain PH4 while flipflop SWO is in the set state \\
If \(R\) is zero, status is not required \\
Memory request for reading status word from \(X^{\prime 20 '}\) (Reven) or X'21' ( \(R\) odd) of core memory \\
Inhibits transmission of another clock until data release signal is received from core memory \\
Setting of \(\overline{C C} 1\) and CC2 is controlled by conditions in the addressed MIOP \\
Drop control strobe in response to \(P R\)
\end{tabular} \\
\hline \[
\begin{array}{|c|}
\text { PH5 } \\
\text { NSWO } \\
\text { DR }
\end{array}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (M B O-M B 31) \longrightarrow(C 0-C 31) \\
& (C O-C 31) \rightarrow(D O-D 31)
\end{aligned}
\] \\
If \(R\) even (NR31), increment P -register and set flip-flop MRQ and reset flip-flop NMRQPI
\end{tabular} & \begin{tabular}{ll} 
CXMB & \(=\) \\
DXC-0 thru & \(=\) \\
DXC-3 & \(=\) \\
DXC & \(=\) \\
PUC31 & \(=\) \\
S/MRQ & \(=\) \\
(S/MRQ) & \(=\) \\
(S/MRQ/3) & \(=\) \\
R/MRQ & \(=\) \\
S/NMRQP1 & \(=\) \\
R/NMRQP1 & \(=\)
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{DG}=/ \mathrm{DG} /
\] \\
DXC \\
(FAIO PH5) NSW0 +... \\
(FAIO/1 PH5) NR31 NSWO + ... \\
(S/MRQ)
\[
(S / M R Q / 3)+\ldots
\] \\
(FAIO PH5) NSWO NR3I
\[
\begin{aligned}
& \cdots \\
& N(S M R Q / 3)+\ldots
\end{aligned}
\]
...
\end{tabular} & \begin{tabular}{l}
Transfer word from location X'20' (R even) or X'21' (R odd) of core memory into the Cregister and then to the D-register \\
Prepare to read second of two status words out of core memory. Location of this word is X'21' \\
Delays setting of flipflop DRQ
\end{tabular} \\
\hline & & & & Mnemonic: \(\operatorname{SIO}(4 C, C C)\)
TIO (4D, CD)
TDV (4E, CE)
HIO (4F, CF) \\
\hline
\end{tabular}
(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH5 } \\
& \text { NSWO } \\
& \text { DR } \\
& \text { (Cont.) }
\end{aligned}
\] & If \(R\) is odd (R31), enable signal (S/SXD) and set flip-flop RW & \[
\begin{aligned}
\text { (S/SXD) } & =(\text { FAIO PH5) NSWO } \\
& \text { R31 + ... } \\
\text { S/RW } & =(\text { S/RW } / 1)+\ldots \\
(S / R W / 1) & =(\text { S/RW })+\ldots \\
(S / \text { RW }) & =(\text { FAIO PH5) NSW0 } \\
& \text { R31 } \\
\text { R/RW } & =\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder for \\
\(D \longrightarrow S\) in PH6 \\
Prepare to transfer status word into private memory register \(R\)
\end{tabular} \\
\hline \begin{tabular}{l}
PH6 \\
T5L \\
or \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long. Clock is T5L if \(R\) is even, T8L if \(R\) is odd \\
If \(R\) is even, set flip-flop DRQ and shift D-register 8 places to the right \\
If \(R\) is odd: \\
(D0-D31) \(\longrightarrow(\) S0-S31) \\
\((\) S0-S31) \(\rightarrow\) (RW0-RW31) \\
Enable signal BRPH9
\end{tabular} & \begin{tabular}{l}
\begin{tabular}{rl} 
S/DRQ & \(=(S / D R Q)\) NCLEAR \\
\((S / D R Q)\) & \(=M R Q P 1\) \\
R/DRQ & \(=\ldots\) \\
& \\
DXDR8 & \(=(\) FAIO PH6 \()+\ldots\)
\end{tabular} \\
Adder logic set at PH5 clock \\
RWXS/0- \(=\) RW \\
RWXS/3 \\
BRPH9 \(\quad=\quad\) (FAIO PH6) NSWO R31 + ...
\end{tabular} & \begin{tabular}{l}
Inhibits transmission of another clock until data release signal received from core memory \\
First step of CDW address alignment. Meaningful only if \(R\) is even \\
Transfer IOP status and byte count from D-register to private memory register \(R\) \\
If \(R\) is odd, transfer of additional status information will not be performed
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH7 } \\
& \text { DR }
\end{aligned}
\] & One clock long Enable signal DXDR8
\[
(\text { MBO-MB31 }) \longrightarrow(C 0-C 3 I)
\] & \[
\begin{array}{ll}
\text { DXDR8 } & =(\text { FAIO PH7 })+\ldots \\
\text { CXMB } & =D G=/ D G /
\end{array}
\] & \begin{tabular}{l}
Second and final step of CDW address alignment \\
Transfer second status word from location X'21' of core memory to the C -register. During PH8 contents of C-register will be clocked into the D-register
\end{tabular} \\
\hline & - & & \[
\begin{array}{r}
\text { Mnemonic: } \operatorname{SIO}(4 C, C C) \\
\operatorname{TIO}(4 D, C D) \\
\\
\operatorname{TDV}(4 E, C E) \\
\\
H I O \\
(4 F, C F)
\end{array}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

(Continued)

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)



Figure 3-197. SIO, HIO, TIO, TDV Flow Diagram for Integral IOP (Sheet 1 of 2)


Figure 3-197. SIO, TIO, TDV, HIO Flow Diagram for Integral IOP (Sheet 2 of 2)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline Prep & \begin{tabular}{l}
At end of PREP: \\
(B): Program address \\
(D): IOPADD \\
(P): IOPADD \\
If SIO, (A) : RR
\end{tabular} & & \begin{tabular}{l}
New instruction address IOP, device controiler, device address \\
First command doubleword (CDW) address
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Opcode decoded from the contents of the O-register, eausing the appiopriate function indicator line to be raised \\
(P21, 22, 23) \(\rightarrow(\) SW \(5,6,3)\) \\
\((\) D24-D31) \(\rightarrow(\) D0-D7) \\
Enable signal (S/SXD)
\end{tabular} &  & \begin{tabular}{l}
By means of the function indicator lines the integral IOP notifies the appropriate device controller of the type of funciction to be performed \\
Service call pending \\
Integral IOP is selected when SW5, SW6, and SW3 are false \\
Align device controller/ device address by means of a right circular shift. Bits 0 through 7 of the D-register will be transferred to the Aregister during PH2 \\
Preset adder for \\
\(D \longrightarrow S\) in PH 2
\end{tabular} \\
\hline \(\cdots\) & & & \[
\begin{array}{r}
\text { Mnemonic: } \operatorname{SIO}(4 C, C C) \\
\operatorname{TIO}(4 D, C D) \\
\text { TDV }(4 E, C E) \\
\text { HIO }(4 F, C F)
\end{array}
\] \\
\hline
\end{tabular}
(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
\((\mathrm{DO}-\mathrm{D7}) \longrightarrow(\mathrm{SO}-\mathrm{S} 7)\) \\
\((\mathrm{SO}-\mathrm{S} 7) \rightarrow(\mathrm{AO}-\mathrm{A} 7)\) \\
If \(R\) field is not zero (NRZ), set flip-flop A9 \\
If \(R\) is not zero and even (NR31), set flip-flop A8 \\
Enable signal (S/SXA) \\
Reset flip-flops CC1 and CC2 \\
If NPR, set flip-flop SWO
\end{tabular} & Adder logic set at PHI clock
\[
\begin{aligned}
& \text { AXS } / 0=\text { AXS } / 4 \\
& \text { AXS } / 4=\text { AXS } / 2 \\
& \text { AXS } / 2=\text { (FAIO PH2) }+\ldots \\
& \text { S/A9 }=\text { (S/A9) IOAXST } \\
& \text { (S/A9) }=\text { (FAIO PH2) NRZ }+\ldots \\
& \text { IOAXST }=\text { (FAIO PH2) }+\ldots \\
& \text { R/A9 }=\text { AX/1 } \\
& \text { S/A8 }=\text { (S/A8) IOAXST } \\
& \text { (S/A8) }=\text { (FAIO PH2) NRZ } \\
& \text { RR31 } \\
& \text { R/A8 }=\text { AX/1 } \\
& \text { (S/SXA) }=\text { (FAIO PH2) }+\ldots
\end{aligned}
\]
\[
\begin{aligned}
R / C C 1 & =(R / C C 1) \\
(R / C C 1) & =(R / C C 1 / 1)+\ldots \\
(R / C C 1 / 1) & =(\text { FAIO PH } 2)+\ldots \\
R / C C 2 & =(R / C C 2) \\
(R / C C 2) & =(R / C C 2 / 1)+\ldots \\
(R / C C 2 / 1) & =(\text { FAIO PH2) }+\ldots \\
\text { S/SW0 } & =(S / S W 0) \text { NCLEAR }+\ldots \\
\text { (S/SW0) } & =(\text { FAIO PH } 2) \text { NPR }+\ldots \\
R / \text { SWO } & =(R / \text { SWO })
\end{aligned}
\] & \begin{tabular}{l}
Transfer device controller/device address to A-register \\
Generate R portion of word to be stored in D-register \\
Preset adder for \\
\(S \longrightarrow A\) in PH 3 \\
Flip-flops CCl and/or CC2 are set during PH5 SW8 SW7 if specified by conditions in the selected device controller \\
Early detect of NPR, indicating that previous operation has been completed. If NSWO, NPR is checked again during PH3
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & One or more clocks long, depending on the state of flip-flop SW0
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(D 0-D 31)
\end{aligned}
\] & Adder logic set at PH2 clock
\[
\text { DXS } \quad=\quad \text { FAIO PH3 }
\] & \\
\hline & & & \[
\begin{array}{r}
\text { Mnemonic: } \begin{aligned}
& \operatorname{SIO}(4 C, C C) \\
& \operatorname{TIO}(4 D, C D) \\
& \operatorname{TDV}(4 E, C E) \\
& \operatorname{HIO}(4 F, C F)
\end{aligned}, ~(4)
\end{array}
\] \\
\hline
\end{tabular}

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)


Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH4 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop IOFS \\
Reset flip-flops NIOFM and NAXRR \\
Set flip-flop SW8
\end{tabular} &  & \begin{tabular}{l}
Raise function strobe to device controllers \\
Will be reset during PH5 SW 13 \\
Prepare to read byte address and IOP status from IOP fast memory, area 00. Byte address will only be stored temporarily and then replaced by the byte count \\
Select IOP fast memory registers \\
Used to define the first two subphases in PH5
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW8 \\
NSW7 \\
T5L
\end{tabular} & \begin{tabular}{l}
One or more clocks, depending on the state of flip-flop SW7 \\
Enable signal BRPH5 \\
Maintain flip-flop SW8 in set state
\end{tabular} & \[
\begin{aligned}
\text { BRPH5 } & =\begin{array}{l}
\text { (FAIO PH5 SW0) NSW14 } \\
\\
\\
\text { (VALST + NSW13) }
\end{array} \\
\text { VALST } & \text { FUSIO NCCI NCC2 }
\end{aligned}
\] & \begin{tabular}{l}
Sustain PH5 during integral IOP sequence through subphase SW 13 if not SIO, and through SW14 if SIO and valid start. Valid start occurs if during an SIO the addressed device controller returns NCCl and NCC2, \\
i.e., CCl and CC 2 will remain reset \\
Sustain subphase SW8 while flip-flop SW7 is in reset state
\end{tabular} \\
\hline & - & (Continued) & \[
\begin{array}{r}
\text { Mnemonic:SIO (4C, CC) } \\
\text { TIO (4D, CD) } \\
\text { TDV (4E, CE) } \\
\text { HIO (4F, CF) }
\end{array}
\] \\
\hline
\end{tabular}

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)


Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW8 \\
SW7 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
(RR16-RR23) \\
If SIO, address recognition, and SIO accepted, set flip-flop RW and maintain flip-flop NIOFM in a reset state \\
Reset flip-flop SW7 \\
Set flip-flop SW9
\end{tabular} & \begin{tabular}{l}
AXRR/2 \\
AXRR/12 \\
IOFM \\
IOFR9 \\
NIOFR8 \\
S/RW \\
(S/RW/1) \\
(S/RW) \\
(S/RW/2) \\
SIOSP/1 \\
R/RW \\
S/NIOFM \\
(S/IOFM) \\
R/NIOFM \\
R/SW7 \\
(R/SW7) \\
S/SW9 \\
STEP815 \\
R/SW9
\end{tabular} &  & \begin{tabular}{l}
AXRR/ \(12+\ldots\) \\
AXRR/6 + ... \\
Logic set during preceding subphase \\
Logic set during preceding subphase \\
Reset during previous operation \\
(S/RW/1) \\
\((S / R W)+\ldots\) \\
\((S / R W / 2)+\ldots\) \\
SIOSP/I DOR IOR +... \\
FUSIO PH5 SW8 SW7 \\
N(S/IOFM)
\[
(S / R W / 2)+\ldots
\] \\
(R/SW7) \\
FAIO PH5 SW8 SW7+... \\
SW8 STEP815 + ... \\
NBRSW8 NBRSW 10 \\
NBRSW 11 NBRSW 13 \\
NBRSW 15 NRESET/A
\end{tabular} & \begin{tabular}{l}
Area of \(1 / O\) fast memory register is 01 , as defined by IOFR9 NIOFR8. Bits 16 through 31 contain the byte count and replace the byte address previously stored in A-register \\
Prepare to write zeros into I/O fast memory, area 00 , to clear the old status
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW9 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
If RW was set during the preceding subphase:
\[
(S 0-S 31) \rightarrow(\text { RW0-RW31 })
\]
\[
(F R 0-F R 7) \rightarrow(A 0-A 7)
\]
\end{tabular} & \begin{tabular}{l}
RWXS/0RWXS/3 \\
AXFR
\end{tabular} & \(=\)
\(=\) & \[
R W+\ldots
\]
\[
\begin{aligned}
& \text { (FAIO/I PH5) SW9 } \\
& +\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer zeros to I/O fast memory register, area 00 \\
Load device controller status supplied on FR lines to A-register
\end{tabular} \\
\hline & & (Contin & & & \[
\begin{aligned}
& \text { Mnemonic: } \text { SIO (4C, CC) } \\
& \text { TIO (4D, CD) } \\
& \text { TDV (4E, CE) } \\
& \text { HIO (4F, CF) }
\end{aligned}
\] \\
\hline
\end{tabular}

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW9 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If \(R\) field is zero or if AVO was returned by the device controller system, enable signal BRSW 13 \\
Reset flip-flop NLR3IF \\
If \(R\) field is not zero (NRZ), set flip-flop RW \\
If SIO, and valid start, enable signal (S/SXA) \\
Set flip-flop SW 10
\end{tabular} & BRSWI3 = & \begin{tabular}{l}
(FAIO PH5 SW9) AVO \\
+ (FAIO/I PH5) SW9 RZ \(+.\). \\
N(S/LR3I) \\
(FAIO/I PH5) SW9 +... \\
\((S / R W / 1)+\ldots\) \\
\((S / R W)+\ldots\) \\
(FAIO/I PH5) SW9 \\
NRZ + ... \\
FAIO PH9 SWO VALST +... \\
FUSIO NCC1 NCC2 \\
SW9 STEP815
\end{tabular} & \begin{tabular}{l}
Advance to PH5 SW13. If either of these two conditions exists, the contents of the A-register will not be transferred to the private memory register \\
Force a one into private memory address line LR31 during PH5 SW 10 to select private memory register Rul \\
Prepare to write status and byte count into private memory register Rul \\
Preset adder logic for \\
\(A \longrightarrow S\) in PH5 SW 10 \\
Branch to SW 10
\end{tabular} \\
\hline PH5 SWO SW 10 T8L & \begin{tabular}{l}
One clock long \\
\((\mathrm{AO}-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)\) \\
\((\) SO-S31 \() \rightarrow\) (RW0-RW31) (Rul) \\
Zero \(\rightarrow\) RWI5 \\
Enable signal \(A X Z\) \\
If \(R\) field is odd (R31), enable signal BRSW 13 \\
If \(R\) field is even (NR31), enable signal (S/AXRR/4), set flip-flop IOFR8, and reset flip-flop NIOFM
\end{tabular} & \begin{tabular}{l}
Adder logic set durin RWXS \(/ 0-\) RWXS \(/ 3=\) NRW \(15=\) NRW 15XZ = \\
AXZ = \\
BRSW13 = \\
S/IOFR8 = \\
(S/IOFR8) = \\
(S/AXRR/4) = \\
R/IOFR8
\end{tabular} & \begin{tabular}{l}
previous clock \\
RW \\
NRW 15XZ + . . . \\
FAIO/1 PH5 SW 10 \\
(FAIO PH5) SW \(10+\ldots\) \\
(FAIO/I PH5) \\
SW 10 R31 + ... \\
(S/IOFR8) \\
(S/AXRR/4) + ... \\
(FAIO/I PH5) SW 10 \\
NR3I + . . .
\end{tabular} & \begin{tabular}{l}
Load status and byte count into private memory register Rul \\
A zero in bit 15 indicates that the integral IOP is not a selector IOP \\
Reset A-register to zero \\
If odd \(R\) field, only one word of status is required \\
Prepare to read most significant byte of CDW from I/O fast memory register, area 10
\end{tabular} \\
\hline & & (Continued) & . & \[
\begin{array}{r}
\text { Mnemonic: } \operatorname{SIO}(4 C, C C) \\
\operatorname{TIO}(4 D, C D) \\
\operatorname{TDV}(4 E, C E) \\
\operatorname{HIO}(4 F, C F)
\end{array}
\] \\
\hline
\end{tabular}

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

(Continued)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW12 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If \(R\) field not zero, enable signal (S/SXA), and set flip-flop RW \\
Set flip-flop SW I3
\end{tabular} &  & \begin{tabular}{l}
Preset adder for \\
\(A \longrightarrow S\) in PH5 SW13 \\
Prepare to write CDW into private memory register R \\
Branch to SW 13
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW 13 \\
T8L \\
or \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long; T5L if RZ, T8L if NRZ NAVO \\
Reset flip-flop IOCONST \\
Reset flip-flop IOFS \\
If \(R\) field not zero (NRZ):
\[
(A 0-A 31) \longrightarrow(S 0-S 31)
\]
\[
(S 0-S 31) \rightarrow(\text { RW0-RW31) }(R)
\] \\
If not valid start (NVALST), enable signa! BRPH9 \\
If SIO and valid start: \\
Enable signal (S/SXDMI) \\
Set flip-flop IOFR8
\end{tabular} &  & \begin{tabular}{l}
Drop control strobe \\
Drop function strobe \\
Load CDW address into private memory register R \\
If no address recognition or SIO not successful, branch to PH9 \\
Preset adder logic for D-1 \(\longrightarrow S\) \\
Prepare to transfer contents of D-register minus 1 to A-register, and byte 2 of D-register to I/O fast memory register, area 10
\end{tabular} \\
\hline & & (Continued) & Mnemonic:SIO (4C, CC)
TIO (4D, CD)
TDV (4E, CE)
HIO (4F, CF) \\
\hline
\end{tabular}

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW 13 \\
T8L \\
or \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Reset flip-flop NIOFM \\
Set flip-flop RW \\
Set flip-flop SW14
\end{tabular} & ```
S/NIOFM
    (S/IOFM)
R/NIOFM
S/RW
    (S/RW/1)
    (S/RW)
    R/RW
    S/SW14
    R/SW14
``` & \begin{tabular}{l}
\[
=
\] \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \[
\begin{aligned}
& \text { N(S/IOFM) } \\
& (S / A X R R / 4)+\ldots \\
& \ldots \\
& (S / R W / 1) \\
& (S / R W)+\ldots \\
& (S / R W / 4)+\ldots \\
& \ldots \\
& \text { SW13 STEP815 }+\ldots
\end{aligned}
\] & Branch to SW 14 \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW14 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(D-1) \longrightarrow(S 0-S 31)
\] \\
\((\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{AO}-\mathrm{A} 31)\) \\
\((\) S16-S23 \() \rightarrow\) (RW 16-RW23) \\
Enable signal BRPH9
\end{tabular} & \begin{tabular}{l}
SXDMI \\
AXS \\
RWXS/2 \\
RW \\
BRPH9
\end{tabular} & \[
=
\] & \begin{tabular}{l}
Adder logic set during preceding subphase \\
FAIO PH5 SW 14 + . . .
\[
\mathrm{RW}+\ldots
\] \\
Set during preceding subphase \\
FAIO SW5 SW 14 SWO + ...
\end{tabular} & \begin{tabular}{l}
Load byte 2 of the D-register in the I/O fast memory register, area 10. Byte 2 is the most significant byte of the next CDW address. Load the contents of the \(D\)-register into A-register. The Aregister now contains the next CDW address minus 1 \\
Branch to PH9
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH9 } \\
& \text { SW0 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable signals AXAL8-0 \\
thru AXAL8-2 \\
If SIO and valid start (VALST): \\
Enable signal (S/SXA)
\end{tabular} & \begin{tabular}{l}
AXAL8-0 thru AXAL8-2 \\
AXAL 8 \\
(S/SXA) \\
S/IOFR8 \\
(S/IOFR8) \\
(S/RW/4) \\
R/IOFR8
\end{tabular} & \begin{tabular}{l}
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
AXAL 8 \\
FAIO SWO PH 9 +. . . \\
FAIO PH9 SWO VALST +... \\
(S/IOFR8) \\
\((S / R W / 4)+\ldots\) \\
FAIO PH9 SWO \\
VALST + ... \\
...
\end{tabular} & \begin{tabular}{l}
Shift contents of Aregister 8 places to the left \\
Preset adder logic for \\
\(A \longrightarrow S\) in PH 10 \\
Prepare to transfer byte 2 of the A-register to the \(1 / O\) fast memory register, area 11
\end{tabular} \\
\hline & & & & & \begin{tabular}{rl} 
Mnemonic: & SIO (4C, CC) \\
TIO (4D, CD) \\
TDV (4E, CE) \\
HIO (4F, CF)
\end{tabular} \\
\hline
\end{tabular}

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH9 \\
SWO \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop IOFR9 \\
Reset flip-flop NIOFM \\
Set flip-flop RW \\
\((\mathrm{BO}-\mathrm{B} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)\) \\
\((\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)\) \\
Set flip-flops MRQ and DRQ
\end{tabular} &  & \begin{tabular}{l}
Selects IOP fast memory registers \\
Transfer next instruction address to P -register \\
Prepare to read next instruction from core memory \\
Inhibits transmission of another clock until data release is received from core memory
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH10 } \\
& \text { SWO } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
(A 0-A 31) \longrightarrow(S 0-S 31)
\] \\
\((S 16-S 23) \rightarrow(\) RW 16-RW 23\()\) \\
Reset flip-flop SWO \\
ENDE functions
\end{tabular} & Adder logic set at PH9 clock
\[
\begin{aligned}
\text { RWXS } / 2 & =\mathrm{RW}+\ldots \\
\text { RW } & =\text { Set at PH9 clock }
\end{aligned}
\] & Load byte 2 of the Aregister in the I/O fast memory register, area 11. Combined, area 10 and area 11 now contain the next CDW address minus 1. During IOPH3 SW 10 of the order-out sequence, the CDW address is automatically incremented by 1 \\
\hline & & & \[
\begin{aligned}
& \text { Mnemonic: } \text { SIO (4C, CC) } \\
& \text { TIO (4D, CD) } \\
& \text { TDV (4E, CE) } \\
& \text { HIO (4F, CF) }
\end{aligned}
\] \\
\hline
\end{tabular}


Figure 3-198. AIO Instruction Flow Diagram for MIOP

Table 3-91. AIO Sequence, MIOP
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Function Performed & Comments \\
\hline PREP & \[
\begin{aligned}
& \text { At end of PREP: } \\
& \text { (B): NIADD } \\
& \text { (A): RR (not used) }
\end{aligned}
\] & & \begin{tabular}{l}
Next instruction address \\
Contents of private memory register R. Not used in this instruction
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PHI } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Opcode transferred from Oregister to function lines: \\
\(\mathrm{O} 2 \longrightarrow / \mathrm{FNCOC} /\) \\
\(\mathrm{O} 6 \longrightarrow / \mathrm{FNClC}^{\longrightarrow}\) \\
OT——/FNCZC/
\[
20 \rightarrow P
\]
\end{tabular} & \begin{tabular}{rl} 
/FNCOC/ & \(=\mathrm{O} 2\) \\
/FNCIC/ & \(=\mathrm{O} 6\) \\
/FNCZC/ & \(=07\) \\
S/P26 & \(=(\mathrm{S} / \mathrm{P} 26)+\ldots\) \\
(S/P26) & \(=(\) FAIO PHi) \(+\ldots\) \\
R/P26 & \(=\mathrm{PX}+\ldots\) \\
PX & \(=\) FAIO PH1 \(+\ldots\)
\end{tabular} & \begin{tabular}{l}
Specify AIO instruction \\
Preset P -register to \(X^{\prime} 20^{\prime}\) by forcing a 1 into bit 26 and resetting the other 16 bits. During PH6 a word is transferred from location \(X^{\prime} 20^{\prime}\) of core memory into the C-register
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Reset flip-flops CC1 and CC2 \\
If NPR, set flip-flop SWO
\end{tabular} & \[
\begin{aligned}
\mathrm{R} / \mathrm{CCl} & =(\mathrm{R} / \mathrm{CCl}) \\
(\mathrm{R} / \mathrm{CCl}) & =(\mathrm{R} / \mathrm{CCl} / 1)+\ldots \\
(\mathrm{R} / \mathrm{CCI} / 1) & =(\text { FAIO PH } 2)+\ldots \\
\mathrm{R} / \mathrm{CC} 2 & =(\mathrm{R} / \mathrm{CC} 2) \\
(\mathrm{R} / \mathrm{CC} 2) & =(\mathrm{R} / \mathrm{CC} 2 / 1) \\
(\mathrm{R} / \mathrm{CC} 2 / 1) & =(\text { FAIO PH2 })+\ldots \\
& \\
\mathrm{S} / \text { SW0 } & =(\text { S/SW0) NCLEAR } \\
(\mathrm{S} / \text { SWO }) & =(\text { FAIO PH2) NPR } \\
& +\ldots \\
\text { R/SWO } & =(\mathrm{R} / \mathrm{SWO})
\end{aligned}
\] & \begin{tabular}{l}
Flip-flops CCl and/or CC2 are set in PH4 if specified by conditions in the device controller with an interrupt pending \\
Early detect of NPR, indicating that previous operation has been completed
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{PH} 3 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One or more clocks, depending on the state of flip-flop SW0 \\
If flip-flop SW0 was not set in PH2, set SWO when PR goes low
\end{tabular} & \[
\begin{aligned}
\text { S/SWO } & =(\text { S/SWO }) \text { NCLEAR } \\
\text { (S/SWO) } & =(\text { FAIO PH3) NPR }+\ldots \\
\text { R/SWO } & =(\text { R/SWO })
\end{aligned}
\] & Wait for NPR from previous operation \\
\hline & & & \[
\text { Mnemonic: } \begin{gathered}
\text { AIO } \\
\mathrm{EE})
\end{gathered}(6 \mathrm{E},
\] \\
\hline
\end{tabular}
(Continued)

Table 3-91. AIO Sequence, MIOP (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|c|}{Signals Involved} & Comments \\
\hline PH3 T5L (Cont. & \begin{tabular}{l}
If NSWO, enable signal BRPH3 \\
If SWO, set flip-flop IOCONST
\end{tabular} & \[
\begin{array}{ll}
\text { BRPH3 } & = \\
\text { S/IOCONST } & = \\
\text { (S/IOCONST) } & = \\
\text { R/IOCONST } & =
\end{array}
\] & \begin{tabular}{l}
FAIO PH3 NSW0 +... \\
(S/IOCONST) \\
(FAIO PH3) SWO \\
(R/IOCONST) + ...
\end{tabular} & \begin{tabular}{l}
Sustain PH3 until flipflop SWO gets set \\
Raise control strobe before entering PH4
\end{tabular} \\
\hline \[
\begin{array}{|c|}
\text { PH4 } \\
\text { T5L } \\
\text { or } \\
\text { T8L }
\end{array}
\] & \begin{tabular}{l}
Two or more clocks, depending on the state of flip-flop SWO. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L \\
If SW0, enable signal BRPH4 \\
If PR, reset flip-flop SWO \\
If NSWO, and \(R\) field is zero (RZ), enable signal BRPH9 \\
If NSWO, and \(R\) field is not zero (NRZ), set flip-flops MRQ and DRQ \\
If NSWO, set flip-flops CCI and/or CC2 if specified \\
If NSWO, reset flip-flop IOCONST
\end{tabular} &  & \begin{tabular}{l}
(FAIO PH4) SW0 NSW2 \\
(R/SWO) \\
(FAIO PH4) PR + ... \\
FAIO PH4 NSW0 RZ +... \\
\((S / M R Q / 2)+\ldots\) \\
FAIO PH4 NRZ NSWO +... \\
... \\
(S/DRQ) NCLEAR \\
\((S / M R Q / 2)+\ldots\) \\
... \\
(FAIO PH4) NSWO \\
CONDI + ... \\
(R/CC1) \\
(FAIO PH4) NSWO COND2 + ... \\
(R/CC2) \\
(R/IOCONST) + ... \\
(FAIO PH5) NSWO +...
\end{tabular} & \begin{tabular}{l}
Sustain PH4 while flipflop SWO is in the set state \\
Wait until MIOP system returns \(P R\) signal in response to the control strobe signal \\
If \(R\) is zero, status is not required \\
Memory request for reading status and IOP/ device controller address from location \(X^{\prime} 20^{\prime}\) of core memory \\
Inhibits transmission of another clock until data release signal is received from core memory \\
Setting of CCl and CC2 is controlled by conditions specified by the applicable device controller. If normal interrupt recognition, \(\mathrm{CC1}\) and CC 2 are not set \\
Drop control strobe in response to PR
\end{tabular} \\
\hline & & & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}

Table 3-91. AIO Sequence, MIOP (Cont.)



Figure 3-199. AIO Instruction Flow Diagram for Integral IOP

Table 3-92. AIO Sequence for Integral IOP
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline PREP & \begin{tabular}{l}
At end of PREP: \\
(B): NIADD \\
(A): RR (not used)
\end{tabular} & & & \begin{tabular}{l}
Next instruction address \\
Contents of private memory register R. Not used in this instruction
\end{tabular} \\
\hline \[
\begin{array}{|l|l}
\text { PH I } \\
\text { T5L }
\end{array}
\] & Opcode decoded from the contents of the O-register, raising function indicator line /AIO/ & \begin{tabular}{l}
/AIO/ \\
FUAIO
\end{tabular} & \[
\begin{aligned}
& =\text { FUAIO } \\
& =\text { OUG OLE }
\end{aligned}
\] & Function indicator AIO is transmitted on a common line to all device controllers associated with the integral IOP. The device controller with an interrupt pending will respond by returning its address, condition codes, and status \\
\hline \[
\begin{aligned}
& \text { PH2 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Reset flip-flops CCl and CC2 \\
If NPR, set flip-flop SWO
\end{tabular} & \[
\begin{gathered}
R / C C I \\
(R / C C 1) \\
(R / C C 1 / 1) \\
R / C C 2 \\
(R / C C 2) \\
(R / C C 2 / 1) \\
\text { S/SW0 } \\
\text { (S/SW0) } \\
\text { R/SW0 }
\end{gathered}
\] & \[
\begin{aligned}
& =(\text { R/CCl }) \\
& =(\text { R/CC } 1 / 1)+\ldots \\
& =(\text { FAIO PH2 } 2)+\ldots \\
& =(\text { R/CC2 }) \\
& =(R / C C 2 / 1)+\ldots \\
& =(\text { FAIO PH2 })+\ldots \\
& =(\text { S/SWO }) \text { NCLEAR } \\
& =(\text { FAIO PH } 2) \text { NPR } \\
& =+\ldots \\
& =(R / S W 0)
\end{aligned}
\] & \begin{tabular}{l}
Flip-flops CCl and/or CC2 are set in PH5 SW8 NSW7, if specified by conditions in the device controller with an interrupt pending \\
Early detect of NPR, indicating that previous operation has been completed
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH3 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One or more clocks, depending on the state of flip-flop SWO \\
If flip-flop SWO was not set during PH2, set flip-flop SW0 when PR goes low \\
If NSWO, enable signal BRPH3
\end{tabular} & \begin{tabular}{l}
S/SW0 \\
(S/SW0) \\
R/SW0 \\
BRPH3
\end{tabular} & \[
\begin{aligned}
= & (\text { S } / \text { SWO }) \text { NCLEAR } \\
= & (\text { FAIO PH3 }) \text { NPR }+\ldots \\
= & (\text { R/SWO }) \\
= & \text { FAIO PH3 NSWO } \\
& +\ldots
\end{aligned}
\] & \begin{tabular}{l}
Wait for NPR from previous operation \\
Sustain PH3 until flipflop SWO gets set
\end{tabular} \\
\hline & & & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}
(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|c|}{Signals Involved} & Comments \\
\hline PH3 T5L (Cont.) & If SW0, set flip-flop IOCONST & \[
\begin{aligned}
\mathrm{S} / \mathrm{IOCONST} & = \\
(\mathrm{S} / \mathrm{IOCONST}) & = \\
\mathrm{R} / \mathrm{IOCONST} & =
\end{aligned}
\] & \begin{tabular}{l}
(S/IOCONST) \\
(FAIO PH3) SWO \\
(R/IOCONST) + . . .
\end{tabular} & \begin{tabular}{l}
Raise control strobe before entering PH4 \\
Will be reset during PH5 SW 13
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { PH4 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
Two or more clocks, depending on /CNST/ \\
Set flip-flop SW2 \\
Enable signal BRPH4 \\
If flip-flop SW2 is set: \\
Set flip-flop 1OFS \\
Reset flip-flop SW2 \\
Set flip-flop SW8
\end{tabular} &  & \begin{tabular}{l}
(S/SW2) \\
(FUAIO PH4) IOIR CNST + ... \\
/CNST/ NIOPOP (IOCONST + ...) \\
NFF \\
IC \\
/IC/ \\
NFUAIO \\
(FAIO PH4) SWO NSW2 \\
(S/IOFS) \\
FAIO PH4 SW2 + ... \\
(R/IOFS) \\
(R/SW2) \\
FAIO PH4 SW2 \\
NRESET/A BRSW8 \\
(FAIO PH4) SW \(2+\ldots\)
\end{tabular} & \begin{tabular}{l}
Wait for /CNST/ to be returned through the IOP priority cable. /CNST/ is derived from IOCONST \\
IOIR indicates that an interrupt is pending, i.e., the applicable device controller has raised interrupt call line /IC/ \\
Sustain PH4 until flipflop SW2 has been set \\
Raise function strobe to device controllers \\
Will be reset during PH5 SW 13 \\
Used to define the first two subphases in PH5
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW'8 \\
NSW7 \\
T5L
\end{tabular} & \begin{tabular}{l}
One or more clocks long, depending on the state of flipflop SW7 \\
Enable signal BRPH5
\end{tabular} & BRPH5 = & (FAIO PH5 SWO) NSW 14 (NSW13 + ...) & Sustain PH5 during integral IOP sequence through subphase SW 13 \\
\hline & & & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}
(Continued)

Table 3-92. AIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|c|}{Signals Involved} & Comments \\
\hline \multirow[t]{4}{*}{\begin{tabular}{l}
PH5 \\
SWO \\
SW8 \\
NSW7 \\
T5L \\
(Cont.)
\end{tabular}} & Set flip-flop SW7 & \begin{tabular}{l}
S/SW8 \\
BRSW8 \\
R/SW8 \\
S/SW7 \\
(S/SW7) \\
R/SW7
\end{tabular} & \begin{tabular}{l}
NRESET/A BRSW8 \\
FAIO PH5 SW8 NSW7 +... \\
(S/SW7) \\
FAIO PH5 SW8 NSW7
(FSL + AVO) \\
(R/SW7)
\end{tabular} & \begin{tabular}{l}
Sustain subphase SW8 while flip-flop SW7 is in the reset state \\
Wait for either an FSL or AVO response from the device controller system. FSL signifies that the device controller with an interrupt pending has responded to AIO FS. AVO signifies that the device controller which originally had an interrupt pending has in the meantime dropped its interrupt call
\end{tabular} \\
\hline & Enable signal IODAX & \[
\begin{aligned}
& \text { IODAX } \\
& \text { (R/IODA) }
\end{aligned}
\] & \begin{tabular}{l}
\[
(R / \text { IODA })
\] \\
FUAIO PH5 SW8 NSW7 + . . .
\end{tabular} & Clear the IODAregister \\
\hline & Enable signals \(A X / 0\) through \(A X / 3\) & \begin{tabular}{l}
AX/0 thru \(A X / 3\) AX AXRR \\
S/NAXRR \\
(S/AXRR) \\
(S/AXRR/2) \\
R/NAXRR
\end{tabular} & \[
\begin{aligned}
& \text { AX }+\ldots \\
& \text { AXRR }+\ldots \\
& \text { NFF } \\
& \text { N(S/AXRR) } \\
& (S / A X R R / 2)+\ldots
\end{aligned}
\]
FUAIO PH5 SW8 + ... & Clear the A-register \\
\hline & Reset flip-flop NIOFM & \[
\begin{aligned}
& \text { S/NIOFM } \\
& \text { (S/IOFM) } \\
& \text { R/NIOFM }
\end{aligned}
\] & \[
\begin{aligned}
& N(S / \text { IOFM }) \\
& (S / \text { AXRR } / 2)+\ldots
\end{aligned}
\] & Prepare to read IOP interrupt status from IOP fast memory register, area 00. IOFM selects IOP fast memory registers \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW8 \\
SW7 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long \\
Set flip-flops CC1 and/or CC2, if specified
\end{tabular} & \[
\begin{aligned}
& \mathrm{S} / \mathrm{CCl} \\
& \mathrm{R} / \mathrm{CCl} \\
& \mathrm{~S} / \mathrm{CC} 2 \\
& \mathrm{R} / \mathrm{CC} 2
\end{aligned}
\] & \begin{tabular}{l}
(FAIO PH5) SW8 SW7 NDOR + ... \\
(R/CCI) \\
(FAIO PH5) SW8 SW7 \\
NIOR + ... \\
(R/CC2)
\end{tabular} & Setting of flip-flops CC 1 and CC2 is controlled by conditions in the device controller with the interrupt pending \\
\hline & & (Continued) & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}

Table 3-92. AIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{3}{|c|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW9 \\
T5L \\
(Cont.
\end{tabular} & \begin{tabular}{l}
Enable signal (S/SXA) \\
Reset flip-flop NIOFM \\
Set flip-flop SW 10
\end{tabular} & \begin{tabular}{l}
(S/SXA) \\
S/NIOFM \\
(S/IOFM) \\
R/NIOFM \\
S/SW 10 \\
R/SW 10
\end{tabular} & \begin{tabular}{l}
\[
=
\] \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
FAIO PH5 SW9 + ... \\
N(S/IOFM) \\
\((S / R W / 2)+\ldots\) \\
SW9 STEP815 + ... \\
...
\end{tabular} & \begin{tabular}{l}
Preset adder logic for \\
\(A \longrightarrow S\) in PH5 SW 10 \\
Select IOP fast memory registers \\
Branch to SW 10
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWIO \\
SWO \\
T8L
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& \text { One clock long } \\
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 15) \rightarrow(\text { RW0-RW15 }) \\
& \text { Zeros } \rightarrow \text { (RW2, RW3, RW4) } \\
& \\
& \text { (A2, A3, A4) } \rightarrow \text { (A10, A11, } \\
& \text { A12) } \\
& (\text { (FR0-FR7 }) \rightarrow(A 0-A 7)
\end{aligned}
\] \\
Set flip-flop SW 11
\end{tabular} & \begin{tabular}{l}
SXA \\
NIOER8 \\
NIOFR9 \\
RWXS / 0 \\
RW \\
RW2 \\
RW3 \\
RW4 \\
S/A 10 \\
IOAXST \\
IOINTST \\
S/All \\
S/A12 \\
R/A10-A 12 \\
AXFR \\
AXZ \\
S/SWII \\
R/SW 11
\end{tabular} & \begin{tabular}{l}
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
\(=\) \\
= \\
\(=\) \\
= \\
\(=\) \\
\(=\) \\
\(=\)
\end{tabular} & \begin{tabular}{l}
Adder logic set at PH5 SW9 SW0 clock \\
Reset at PH5 SW9 SWO clock \\
Reset at PH5 SW9 SWO clock
\[
R W X S / 1=R W+\ldots
\] \\
Set PH5 SW9 SW0 clock \\
S2 RWXS/O N(FUAIO PH5 SW 10) \\
S3 RWXS/O N(FUAIO PH5 SW 10) \\
S4 RWXS/O N(FUAIO PH5 SW 10) \\
A2 IOAXST + ... IOINTST + . . . \\
FUAIO PH5 SW \(10+\ldots\) \\
A3 IOAXST + ... \\
A4 IOAXST + ... \\
AX/1 \\
FUAIO PH5 SW \(10+\ldots\) \\
FAIO PH5 SW 10 +... \\
SW 10 STEP815 + ...
\end{tabular} & \begin{tabular}{l}
Transfer contents of A-register to the sum bus \\
Transfer contents of sum bus to IOFM register, area OO \\
Clear the old IOP interrupt status \\
Align IOP interrupt status in A-register \\
Transfer device controller address to the A-register \\
Branch to SWII
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW 11 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(\mathrm{A} 0-\mathrm{A} 7) \nrightarrow(\mathrm{A} 24-\mathrm{A} 31)
\] \\
Set flip-flop SW12
\end{tabular} & \begin{tabular}{l}
AXAR24 \\
S/SW 12 \\
R/SW 12
\end{tabular} & \[
\begin{aligned}
& = \\
& = \\
& =
\end{aligned}
\] & \begin{tabular}{l}
FUAIO PH5 SW \(11+\ldots\) \\
SW11 STEP815 + ...
\end{tabular} & Align device controller address in A-register \\
\hline & & & & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}

Table 3-92. AIO Sequence for Integral IOP (Cont.)


Table 3-92. AIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW 12 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long \\
(DAO-DA7) \(\longrightarrow\left(\mathrm{SO}^{-S 7)}\right.\)
\[
(S 0-S 7) \rightarrow(A 0-A 7)
\] \\
Enable signal ( \(\$ / S X A\) ) \\
If \(R\) field is not zero (NRZ), set flip-flop RW \\
Set flip-flop SW13
\end{tabular} &  & \begin{tabular}{l}
Transfer device controller interrupt status to the A-register \\
Preset adder for \\
\(A \longrightarrow S\) in PH5 \\
SW13 \\
Prepare to transfer contents of A-register to private memory register \(R\) \\
Branch to SW 13
\end{tabular} \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW 13 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long \\
\((A 0-A 31) \longrightarrow(S 0-S 31)\) \\
\((S 0-S 31) \rightarrow(\) RWO-RW31) (R) \\
Reset flip- flop IOFS \\
Reset flip-flop IOCONST \\
Set flip-flop NIOIR
\end{tabular} & Adder logic set at PH5 SW 12 clock
\[
\begin{aligned}
\text { RWXS } / 0-\text { RWXS } / 3 & =\text { RW }+\ldots \\
\text { RW } & =\text { Set at PH5 SW } 12 \text { clock } \\
\text { R/IOFS } & =(\text { R/IOFS })+\ldots \\
(\text { R/IOFS }) & =\text { FAIO PH5 SWI3 } \\
\text { R/IOCONST } & =(\text { R/IOCONST })+\ldots \\
(\text { R/IOCONST }) & =\text { FAIO PH5SW } 13+\ldots \\
\text { S/NIOIR } & =\text { NIC }+\ldots \\
\text { IC } & =\text { IC/ } \\
\text { R/NIOIR } & =\text { NFUAIO }
\end{aligned}
\] & \begin{tabular}{l}
Transfer contents of A-register to private memory register \(R\) \\
Drop function strobe \\
Drop control strobe \\
Clear interrupt pending condition when device controller drops interrupt call
\end{tabular} \\
\hline & & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}

Table 3-92. AIO Sequence for Integral IOP (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & \multicolumn{2}{|r|}{Signals Involved} & Comments \\
\hline \begin{tabular}{l}
PH5 \\
SWO \\
SW 13 \\
T8L \\
(Cont.)
\end{tabular} & Enable signal BRPH9 & \begin{tabular}{l}
BRPH9 \\
NVALST
\end{tabular} & \[
\begin{aligned}
& =\quad \text { FAIO PH5 SWO } \\
& \text { SWI3 NVALST }+\ldots \\
& =\text { NFUSIO }+\ldots
\end{aligned}
\] & Instruction complete branch to PH9 SW0 \\
\hline \begin{tabular}{l}
PH9 \\
SWO \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
(B O-B 31) \longrightarrow(S O-S 31)
\]
\[
(\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31)
\] \\
Set flip-flops MRQ and DRQ
\end{tabular} & \begin{tabular}{l}
SXB \\
- PXSXB PXS \\
\(S / M R Q\) \\
(S/MRQ) \\
(S/MRQ/2) \\
R/MRQ \\
S/DRQ \\
(S/DRQ) \\
(S/DRQ/2) \\
R/DRQ
\end{tabular} & \[
\begin{aligned}
= & \text { PXSXB NDIS } \\
= & \text { NFAFL NFAMDS PH9 } \\
= & \text { PXSXB }+\ldots \\
= & (S / M R Q) \\
= & (S / M R Q / 2)+\ldots \\
= & \text { PXSXB NINTRAP2 } \\
& +\ldots \\
= & \ldots \\
= & (S / D R Q) \text { NCLEAR } \\
= & (S / M R Q / 2) \\
& +(S / D R Q / 2) \\
& +\ldots \\
= & \text { PH9 }+\ldots \\
= & \ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer next instruction address to P -register \\
Prepare to read next instruction from core memory \\
Inhibits transmission of another clock until data release is received from core memory
\end{tabular} \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PH1O } \\
& \text { SWO } \\
& \mathrm{DR}
\end{aligned}\right.
\] & \begin{tabular}{l}
Reset flip-flop SWO \\
ENDE functions
\end{tabular} & \begin{tabular}{l}
R/SWO \\
(R/SW0) \\
RESET/A \\
CLEAR
\end{tabular} & \[
\begin{aligned}
& =(\text { R/SWO }) \\
& =\text { RESET } / A+\ldots \\
& =\text { CLEAR }+\ldots \\
& =P H 10-E+\ldots
\end{aligned}
\] & \\
\hline & & & & Mnemonic: AIO (6E, EE) \\
\hline
\end{tabular}

\section*{3-83 GLOSSARY OF TERMS}

Glossaries of signal names for the CPU, Floating-Point, and Memory are listed in tables \(3-93,3-94\), and 3-95, respectively. These glossaries \({ }^{\text {d define }}\) the main signals used in the Sigma 5 system. The glossary signals are identical to those found in the Sigma 5 logic equations (SDS drawing number 133263) except that the signals in the logic equations may be suffixed by a dash, followed by a number or letter. This suffix defines the driver used in the hardware and does not affect the signal logically. Other prefixes, suffixes, and conventions used in both the signal glossaries and the logic equations are shown below.

\section*{Prefixes}

N Not. Same as bar or overscore
S/ Set input to flip-flop
R/ Reset input to flip-flop
C/ Clock input to flip-flop
E/ Erase input to flip-flop (dc reset)
F/ Force input to flip-flop (dc set)
W/ Data write input to high-speed memory
L/ Address line to high-speed memory
K/ Read/write control to high-speed memory

\section*{Suffixes}
/ Related logic signal. Example: \(X X / B\) is a logic signal related to logic signal \(X X\)

W Usually means "one"
Z Usually means "zero"
-U or "Upper" bit positions (47-71). Floating-point only /U
-L or "Lower" bit positions (0-31). Floating-point only /L

Symbols and Conventions
\(\Longrightarrow\) Implies
\(\longrightarrow\) Transfer to
\(\rightarrow\) Clock transfer to

Table 3-93. Glossary of CPU and Integral IOP Signals
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline A0-A31 & Bits 0 through 31 of A-register \\
\hline A00 & Onerbit extension to most significant end of A-register \\
\hline \[
\begin{aligned}
& \text { A0L-A7L } \\
& \text { A21L-A31L }
\end{aligned}
\] & Logic used for setting up bootstrap program during the time the LOAD switch is activated \\
\hline A31 \({ }^{\text {P }} 32\) & P32 to be transferred to A31 \\
\hline A31 XP33 & P33 to be transferred to A31 \\
\hline ABO & Abort requested memory operation, and trap to location \(X^{\prime} 40^{\prime}\) \\
\hline /ABOC/ & Abort signal to memory \\
\hline ABOT & Abort timing pulse from delay line 2 (DL2/110) \\
\hline ACCL/ 1 & AC clock pulse derived from DL1 \\
\hline ACCLG & AC clock generate. Buffered latch used to retain clock pulse as it comes out of DL3 until another clock pulse is started down DL1 \\
\hline ADBDB & Arm and disable or disable interrupts \\
\hline ADC3 & Downcount A-register; begin looking at A3 \\
\hline ADMATCH & Address match between KSP15-31 and P15-31 \\
\hline ADNH & Memory address not here flip-flop \\
\hline ADNHCL & Memory address not here clock. Timing pulse derived from DL3. Implies that sufficient time has elapsed for memory to have recognized the address \\
\hline ADNHL & Logic term used for setting ADNH flip-flop \\
\hline AEADB & Arm and enable or arm and disable interrupts \\
\hline AEENLE & Arm and enable or enable or load enable interrupts \\
\hline AH & Memory address here signal \\
\hline (NAH AHCL) & Memory address not here and address recognition time \\
\hline /AHC/ & Memory address here signal from port C \\
\hline AIB & Control flip-flop used in interrupt logic. Used during enter-active and leave-active interrupt level states \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline AIEI & Control flip-flop used by interrupt logic. Used when interrupt level enters active state \\
\hline AIE2 & Control flip-flop used by interrupt logic. Used when interrupt level leaves active state \\
\hline /AIO/ & Acknowledge IO interrupt request \\
\hline ALARM & Flip-flop which causes AUDIO indicator to go on if COMPUTE switch is set to RUN and AUDIO switch is ON \\
\hline AM & Arithmetic trap mask bit. Part of PSWI \\
\hline AM/L & ARITH TRAP light indicator on PCP panel \\
\hline ANLL & Analyze \\
\hline (ANLZ IA) & Analyze and indirect address \\
\hline AR & Memory address release signal \\
\hline /ARC/ & AR from port C \\
\hline ARE & Action-response signal from interrupt logic. Notifies CPU that action to interrupts has been accepted, and CPU can start clock and continue. Used in conjunction with CEINT \\
\hline ARMCTR & Arm counter interrupts \\
\hline ARMIO & Arm IO interrupts \\
\hline ARMOVD & Arm override interrupts. Note that basic interrupts are divided into override, counter, and IO groups \\
\hline /ASC/ & Acknowledge service call \\
\hline AUC3 & Upcount A-register. Begin looking at A3 \\
\hline AUDIO & Signal sent to PCP speaker \\
\hline AUDIO/L & AUDIO indicator on PCP panel \\
\hline AVO & Available output priority signal. Generated when a function is not accepted \\
\hline AX & Reset A-register. Overridden if a set term is present \\
\hline AXAL8 & Shift A-register left eight places \\
\hline AXAR16 & Shift A-register right 16 places (similarly AXAR8, AXAR24) \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline AXCC & Condition codes transferred to Aregister:
\[
C C \underset{1-4}{-} \mathrm{A}_{28-31}, \mathrm{CCZ} \rightarrow \mathrm{~A} 27
\]
\[
C C Z \Rightarrow C C 1+C C 2+C C 3+C C 4=0
\] \\
\hline AXDIO & Transfer DIO data to A-register \\
\hline AXFC & Transfer condition codes and floating control to \(\mathrm{A}_{24-31}\) \\
\hline AXFR & Transfer function response lines (FRn) to A-register \\
\hline AXK & Transfer data switches (KSn) from PCP to A-register \\
\hline AXLOAD & Logic term used to enable data to Aregister during load procedure \\
\hline AXMC & Transfer macro-counter (MC) to Aregister: \(M C \underset{0-7}{-1} A_{0-7}\) \\
\hline AXNR & \(N R \underset{\text { 28-31 }}{\text { ( }} \mathrm{A}_{28-31}\) \\
\hline AXPARITY & Transfer memory fault indicators to Aregister: \(\mathrm{MFL} \underset{0-7}{ } \mathrm{~A}_{24-31}\) \\
\hline AXPSW1 & Transfer PSW1 to A-register \\
\hline AXPSW2 & Transfer PSW2 to A-register \\
\hline AXR & \(\mathrm{R}_{28 \text {-31 }} \mathrm{A}_{28-31}\) \\
\hline AXRR & \(\mathrm{RR}_{00-3 i} \mathrm{~A}_{00-3 i}\) \\
\hline AXRRINH & Inhibit RR to A transfer, or inhibit reading fast memory \\
\hline AXS & Transfer sum bus to A-register \\
\hline AXSLI & Transfer sum bus shifted left one position to A-register \\
\hline AXSRI & Transfer sum bus shifted right one position to A-register \\
\hline AXTR & \[
T R_{28-31} \underset{28-31}{ }
\] \\
\hline AXZ & Put all zeros into the A-register \\
\hline B0-B31 & Bits 0 through 31 of B -register \\
\hline B0001EN/1 & Enables the two upper bits of \(B\) during multiply and double register shift \\
\hline B00312 & B0 through B31 contain zeros \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline (B31-BC31) & \((\mathrm{B} 11 \oplus \mathrm{BC} 31)\) \\
\hline BC31 & One-bit extension to least significant end of \(B\)-register \\
\hline \((B C=1)\) & Byte count equals one \\
\hline \(\mathrm{BCO}, \mathrm{BCl}\) & Byte count flip-flops \\
\hline NBCDCO BCDCl & Logic used for decrementing byte counter \\
\hline NBCX & Logic used to reset byte counter \\
\hline \(B C Z\) & Contents of byte counter equal zero \\
\hline NBR & Not branch. When high allows a binary progression from one execution phase to the next (e.g., PH6 to PH7, PHI to PH2) \\
\hline BRP & Flip-flop used to keep track of location of program address. \\
\hline & BRP \(=1\), program address in P -register \(B R P=0\), program address in \(B\)-register \\
\hline \begin{tabular}{l}
BRPCPI \\
BRPCP5
\end{tabular} & Branch to PCP1 and PCP5, respectively \\
\hline BRPHI & Branch to PHI \\
\hline BRPHn & Branch to PHn \\
\hline BRPRE4 & Branch to PRE4 \\
\hline BRSW8 & Branch to SW8 \\
\hline BRSWn & Branch to SWn \\
\hline \(B X\) & Reset B-register \\
\hline \(B X B-0\)
\(B X B-1\) & Logic which effects \(\mathrm{B} \xrightarrow[0-15]{ }{ }^{-} \mathrm{B}_{0-15}\) Useful at BXP time \\
\hline \begin{tabular}{l}
BXBGND-2 \\
BXBGND-3
\end{tabular} & Inhibit transfer of \(B \overline{16-31}{ }^{B} 16-31^{\text {. Used }}\) in conjunction with \(B X B, B X P\) \\
\hline BXBLI & Shift B left one position \\
\hline BXBR2 & Shift B right one position \\
\hline BXFP & Transfer \(\mathrm{FP} \underset{00-31}{ } \mathrm{~B}_{00-31} . \mathrm{FP} \Longrightarrow\) floating-point \\
\hline BXP & Transfer (P) to B \\
\hline BZC & Busy signal generated by counter interrupt group \\
\hline BZ1 & Busy signal generated by 10 interrupt group \\
\hline BZO & Busy signal generated by override interrupt group \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline \(N(R / C C)\) & \((\mathrm{R} / \mathrm{CC}) \Longrightarrow\) Reset \(\mathrm{CC}_{1-4}\) \\
\hline \[
\begin{aligned}
& \mathrm{CC1}, \mathrm{CC} 2, \\
& \mathrm{CC} 3, \mathrm{CC} 4
\end{aligned}
\] & Four-bit condition code register. Part of PSWI \\
\hline CCXRWD & Enable setting of sense switches to be used to set condition codes. KSS \(\underset{1-4}{\longrightarrow}\) \(\mathrm{CC}_{1-4}\) \\
\hline CCXTRACC & TRACC \(\underset{1-4}{\boldsymbol{-}} \mathrm{CC}_{1-4}\) \\
\hline CCZ & Contents of condition codes equal zero \\
\hline CEINT & Flip-flop used to inhibit clock enable (CLEN). Used in conjunction with interrupts and watchdog timer. During watchdog timer runout, CEINT ensures that a clock has not just been sent down the delay line. During interrupt processing, CEINT inhibits clock until ARE is received from interrupt logic \\
\hline CIF & Inhibit counter interrupt group flip-flop. Part of PSW2 \\
\hline CK-n & (CK-n ) \(\Rightarrow\) fast-memory clock. \(n\) is a point of distribution of fast-memory clock \\
\hline \(\mathrm{CK} / \mathrm{n}\) & Logic name given to the output of a fast-memory clock driver, where \(1 \leq n\) \(\leq 12\) \\
\hline \(\mathrm{CL}-\mathrm{n}\) & (CL-n) \(\Rightarrow\) CPU ac clock. \(01 E O 1\) is a point of distribution of CPU ac clock \\
\hline \(\mathrm{CL} / \mathrm{n}\) & Logic name given to CPU ac clock driver, where \(1 \leq n \leq 12\) \\
\hline CLEARMEM & Write zeros throughout core memory. KCPURESET and KSYSR must be activated simultaneously for CLEARMEM to be true \\
\hline CLEN & Clock enable. Must be true for an ac clock to be generated in delay line \\
\hline CLFP/n & Ac clock for floating point. \(F P \Longrightarrow\) floating point. \(1 \leq n \leq 12\) \\
\hline CLIS & 1 mc clock transmitted to external IOP \\
\hline CNA, CNB & Control flip-flops used in basic interrupt logic. Used during write direct mode of communication with basic interrupt logic \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline CNLK & Flip-flop used as interlock so that only one interrupt request can be made for each time the interrupt button on the PCP is activated \\
\hline CNLN7 CNLN8 & Address lines generated by counter interrupt group \\
\hline CNST & Control strobe generated for use by the IOP \\
\hline CONDI COND2 & Data used to set CC1 and CC2. IOP generates COND1 and COND2 to indicate whether or not an instruction is acceptab!e \\
\hline CPULI, CPUL2, CPUL3, CPUL4 & Flip-flop outputs used to set IS2, IS3, IS4, and IS5. IS2-IS5 correspond to the count puise interrupt leveis of the override group \\
\hline /CPURST/ & Reset signal used by external interrupts \\
\hline NCROSSCL & This term being low will inhibit CPU ac clock, because crossover clock has been requested \\
\hline CROSSADD & Crossover address. Fast memory register has been addressed \\
\hline CROSS & Combination of CROSSADD and memory request has been made \\
\hline CROSSDCL & Crossover clock taken from DLI (DLI/ 170) \\
\hline CROSSD & Disables ac clock \\
\hline CROSSEN & Crossover enable. Enables LR \(\longrightarrow P\) \\
\hline CROSSENR & Enable crossover read \\
\hline CXMB & Enable memory bus (MB) to C-register \\
\hline CXRR & Enable fast memory register data to C-register \\
\hline CXS & Enable sum bus data to C -register \\
\hline D0-D31 & Bits 0 through 31 of D-register \\
\hline DA0-DA7 & Data lines between IOP and device controller \\
\hline DAP & Odd parity line between IOP and device subcontroller \\
\hline DARM & Disarm selected levels in basic interrupt (pertains to all three groups) \\
\hline DASW4 & (DATAIN + DATAOUT) NSW4 \\
\hline DAT16-DAT31 & 16 bits of data presented to interrupt logic during write direct mode \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline DATAIN & IOP has been requested to read data \\
\hline DATAOUT & IOP has been requested to write data \\
\hline DCCL/ 1 & Clock to be used on C-register. Used in HOLDC logic \\
\hline DCS TOP & Signal to stop CPU if address switches match memory address, and KADDRS TOP switch is on \\
\hline DG & Data gate signal from memory \\
\hline DIO0-DIO54 & Direct input/output lines. (See Interface Design Manual for purpose of individual ines) \\
\hline DIOEXIT & Direct input/output exit signal \\
\hline DIOFS & Direct input/output function strobe \\
\hline DIOIND & Direct input/output indicator. Used to enable DIO51 and DIO52 to set CC3 and CC4 \\
\hline DIOTI, DIOT2, DIOT3 & Flip-flops used to accept FSA and generate DIOIND and DIOEXIT \\
\hline DIOWD & Signifies that direct input/output function is a Write Direct \\
\hline DIOX & Reset DIO register bits 0 through 31 \\
\hline DIOXB & Reset DIO register bits 32 through 47 \\
\hline DIOXDIO & Enable direct input/output data lines to DIO-register \\
\hline DIOXS & Enable sum bus to DIO-register \\
\hline DIS & Display. Allows a register other than the sum bus to be displayed \\
\hline DIT/1 & Divide iteration signal \\
\hline DIVOVER & Divide overflow \\
\hline DLI/040 & 40 nsec tap on delay line 1 \\
\hline DL2/050 & 50 nsec tap on delay line 2 \\
\hline DL3/080 & 80 nsec tap on delay line 3 \\
\hline DM & Decimal trap mask bit \\
\hline DOR & Data order request. \(\mathrm{DOR}=1\) implies order, \(\mathrm{DOR}=0\) implies data. During an instruction, DOR is used to set condition code 1 \\
\hline DR & Data release from core memory \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline DR/1 & Data release latch. Used to force a data release for crossover, to force a data release if address not here (ADNH), and to save DR if DR is received from memory before DRQ has been set \\
\hline /DRC/ & DR from memory port \(C\) \\
\hline DRQ & Data request flip-flop (data from memory) \\
\hline DRQAC & Combination of DRQ and ac clock. Hold term for DR/1 latch \\
\hline DX & Reset D-register \\
\hline DXC & Transfer C-register to D-register \\
\hline DXCLI & Transfer C to D left one bit position \\
\hline DXDR8 & Shift D right eight places \({ }^{\text {- }}\) \\
\hline DXS & Transfer sum bus to D-register \\
\hline DXZ & Put all zeros into the D-register \\
\hline \begin{tabular}{l}
ECPULI, \\
ECPUL2, \\
ECPUL3
\end{tabular} & External count pulse (CPUL) request to count pulse interrupt levels 1, 2, 3 \\
\hline ED & End data line. Indicates last data or order byte is being transmitted \\
\hline EI & External interrupt inhibit flip-flop. Part of PSW2 \\
\hline ENCNTR & Enable counter interrupt group request \\
\hline ENIO & Enable IO interrupt group request \\
\hline ENOVRD & Enable override interrupt group request \\
\hline ENDE & End of execution \\
\hline /ENXSTRI/ & Enter exit strobe. Pertains to interrupt logic \\
\hline /ES/ & End service line. Indicates last byte of service is being transmitted \\
\hline EWDM & Enable write direct mode. Pertains to interrupt logic \\
\hline EXC & Execution flip-flop. Set when preparation phase is entered \\
\hline FAADD & Family of Add instructions \\
\hline FAARITH & Family of Arithmetic instructions \\
\hline FABRANCH & Family of Branch instructions \\
\hline FABYTE & Family of Byte instructions \\
\hline FACAL & Family of Call instructions \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signa!s (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline FACOMP & Family of Compare instructions \\
\hline FADIV & Family of Divide instructions \\
\hline FADIVH & Family of Divide Halfword instructions \\
\hline FADW & Family of Divide Word instructions \\
\hline FAFL & Family of Floating point instructions \\
\hline FAHW & Family of Halfword instructions \\
\hline FAILL & Family of Illegal instructions \\
\hline FAIM & Family of Immediate instructions \\
\hline FAIO & Family of Input/Output (IO)instructions \\
\hline FALCF & Family of Load Conditions and Floating Control instructions \\
\hline FALCFP & FALCF or Function of Load Register Pointer \\
\hline FALOAD & Family of Load instructions \\
\hline FALOGIC & Family of Logic instructions \\
\hline FAMDS & Family of Multiply, Divide, or Shift instructions \\
\hline FAMDS T & IFAS T/L or IFAMDS \\
\hline FAMT & Family of Modify and Test instructions \\
\hline FAMUL & Family of Multiply instructions \\
\hline FAMULNH & Family of Multiply-not-halfword instructions \\
\hline FANIMP & Family of Nonimplemented instructions \\
\hline FAPRIV & Family of Privileged instructions \\
\hline FAPSD & Family of Program Status Doubleword instructions \\
\hline FARWD & Family of Read Direct/Write Direct instructions \\
\hline FASEL & Family of Select instructions \\
\hline FASH & Family of Shift instructions \\
\hline FAS TABORT & Family of Store Abort instructions \\
\hline FAS T/L & Family of Pull Word, Pull Multiple, Load Multiple instructions \\
\hline FAS T/S & Family of Push Word, Push Multiple, Store Multiple instructions \\
\hline FAS T/A & Family of Pull or Push Word, Pull or Push Multiple instructions \\
\hline FAS T/B & Family of Load Multiple or Store Multiple instructions \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline FASTORE & Family of Store instructions \\
\hline FASUB & Family of Subtract instructions \\
\hline FAW & Family of Word instructions \\
\hline FAWORDW & Family of Word or Doubleword instructions \\
\hline FCXS & Transfer sum bus to condition code flipflops and floating control flip-flops \\
\hline FL1, FL2, FL3 & Flag register \\
\hline FMCL & Fast memory clock \\
\hline \[
\begin{aligned}
& \text { FNCO, FNC1, } \\
& \text { FNC2 }
\end{aligned}
\] & Function lines to IOR. (See inierface Design Manual for coding of lines) \\
\hline FNF & Normalize mask bit, part of PSW1 \\
\hline FNLO, FNLI, FNL2 & Function lines to interrupt logic. Decoded to determine function requested by write direct instruction \\
\hline FNORM & Floating point normalize \\
\hline FORCL & Force clock \\
\hline FORCLEN & Force clock enable \\
\hline FORCLG & Force clock gate signal \\
\hline FPO-FP31 & Floating point data lines 0 through 31 \\
\hline FPCLEN & Floating point clock enable \\
\hline FPCON & Floating point connect \\
\hline NFPOPTION & Not floating point option \\
\hline NFPRR & Not floating point result ready \\
\hline NFPXS & FPXS. Transfer sum bus to floatingpoint box \\
\hline FRO-FR7 & Function response lines. Pertains to IOP \\
\hline FS & Function strobe \\
\hline FSA & Function strobe acknowledge \\
\hline NFSHEX & Not floating shift exit \\
\hline FSL & Function strobe leading acknowledge \\
\hline FUAIO & Function of AIO \\
\hline FUANLZ & Function of Analyze \\
\hline FUAWM & Function of Add Word to Memory \\
\hline FUBAL & Function of Branch and Link \\
\hline FUBCR & Function of Branch on Conditions Reset \\
\hline FUBCS & Function of Branch on Conditions Set \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline FUBDR & Function of Branch on Decrementing Register \\
\hline FUBIR & Function of Branch on Incrementing Register \\
\hline NFUCS & Not Function of Compare Selective \\
\hline FUDW & Function of Divide Word \\
\hline FUEXU & Function of Execute \\
\hline FUINT & Function of Interpret \\
\hline FULAD & Function of Load Absolute Doubleword \\
\hline FULír & Funcrion of Load Register Pointer \\
\hline FUMH & Function of Multiply Halfword \\
\hline FUMI & Function of Multiply Immediate \\
\hline FUMMC & Function of Move to Memory Control \\
\hline FUMSP & Function of Modify Stack Pointer \\
\hline FUMTHOVER & Function of Modify and Test Halfword Overflow \\
\hline FUMTSIGN & Function of Modify and Test Sign adjustment \\
\hline FUPLW & Function of Pull Word \\
\hline FUPLM & Function of Pull Multiple \\
\hline FUPSW & Function of Push Word \\
\hline FUS & Function of Shift \\
\hline FUSF & Function of Shift Floating \\
\hline FUSIO & Function of SIO \\
\hline G0-G31 & Generate terms from adder \\
\hline G00 & Extension to most significant end of generate logic \\
\hline /GATCLK/ & Gated clock. Used by external interrupts \\
\hline GCLK & Gated clock. Used by basic interrupts \\
\hline GNDI101 & Ground signal on frame 1, row 1, module location 01 \\
\hline GND2110 & Ground signal on frame 2, row 1, module location 10 \\
\hline /GPADRO/-
/GPADR3/ & Group address data. Defines which external chassis of interrupts is addressed by WD instruction \\
\hline GRPO & Group 0 (basic interrupts) \\
\hline GXAD & Generate AD \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signais (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline GXAND & Generate AND \\
\hline GXNAD & Generate NAD \\
\hline HALT & Flip-flop that causes CPU to stop in PCP2 (PCP2 = idle phase) \\
\hline / HBZC/ & Busy signal transmitted by override group to interrupts of lower priority \\
\hline /HBZV/ & Busy signal transmitted by counter group to interrupts of lower priority \\
\hline /HBZE/ & Busy signal transmitted by \(1 / \mathrm{O}\) group to interrupts of lower priority \\
\hline / \(\mathrm{HIO} /\) & Halt 1/O \\
\hline /HOF/ & Halt on parity error signal transmitted to memory \\
\hline HOLDC & Hold term used on C-register latches \\
\hline /HRQBZC/ & Higher requesting or busy signal transmitted by override group \\
\hline /HRQBZI/ & Higher requesting or busy signal transmitted by counter group \\
\hline /HRQBZE/ & Higher requesting or busy signal transmitted by I/O group \\
\hline /HRQBZI/ & Higher requesting or busy signal transmitted by counter group \\
\hline IA & Indirect address \\
\hline iLこ & Leave active state signal to counter group \\
\hline IBI & Leave active state signal to 1/O group \\
\hline IBO & Leave active state signal to override \\
\hline IC & Interrupt request from internal I/O \\
\hline IEC & Enter active state signal to counter group \\
\hline IEI & Enter active state signal to 1/O group \\
\hline IEO & Enter active state signal to override group \\
\hline IEN & CPU interrupt enable \\
\hline IFAM & IFAST/S or IFAST/L or IFAMDS \\
\hline IFAMDS & (FAMDS and NIPH10) or PCP2 \\
\hline IFAST/L IFAST/S & (FAST/L and NIPH10 and NPCP2) \\
\hline II & Inhibit I/O interrupt group, part of PSW2 \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline INO-IN15 & Enable flip-flops contained in basic interrupts \\
\hline INDX & Index \\
\hline INHXWD & Transfer write direct data to interrupt inhibit bits \\
\hline INT & Interrupt request flip-flop used by CPU logic \\
\hline INTO-INT8 & Interrupt subroutine address lines received by CPU from interrupt logic \\
\hline INT9 & Interrupt request received by CPU from interrupt logic \\
\hline INTRAP, INTRAPI, IN TRAP2 & Interrupt/rrap sequence phase flip-flops \\
\hline \(\mathrm{K} / \mathrm{IOmBn}\) & Where \(0 \leq n \leq 4\). Clock to IO fast memory where \(1 \leq m \leq 4\) \\
\hline L/IOmBn & Address lines to 10 fast memory \\
\hline \(w / 10 \mathrm{mBn}\) & Data lines to IO fast memory \\
\hline IOACT & Internal IO active \\
\hline IOAXST & Align I/O status in A-register \\
\hline İBO & Abort IO operation. No recognition due to AVO \\
\hline IOCON & Internal L/O connect \\
\hline IOCONST & I/O control strobe \\
\hline \[
\begin{aligned}
& \text { IODAO- } \\
& \text { IODA7 }
\end{aligned}
\] & I/O data register. Used for terminal order data out and regular data out \\
\hline IODAP & Parity bit for IODA-register \\
\hline IODAX & Clear IODA-register \\
\hline IODAXA & Transfer A-register to IODA-register \\
\hline IODC & 1/O data chain \\
\hline IOEN & 1/O enable. Goes true when permissible for I/O to interrupt CPU \\
\hline IOEN6 & 1/O enable during execution PH6 \\
\hline IOENIN & 10 is enabled and FSL has been received \\
\hline IOFF & Power-off interrupt request from power fail-safe monitor \\
\hline IOFM & I/O fast memory. True when reading from or writing to internal I/O fast memory \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline IOFR0-IOFR9 & I/O function response register. Outputs decoded to define fast memory address \\
\hline IOFRX & Clear IOFR-register \\
\hline IOFRXA & Transfer A to IOFR \\
\hline IOFRXFR & Transfer FR to IOFR \\
\hline IOFS & I/O function strobe \\
\hline IOIN & I/O in. Accepts FSL \\
\hline IOINH & Inhibit I/O, because of ABORT, processing INTRAP sequence, or ADNH \\
\hline IOINTST & Úsed io align inierrupí siaius in Aregister, status was returned in response to an AIO instruction \\
\hline IOIR & Flip-flop that receives interrupt call (IC) from internal IOP. IOIR is put on IR line through a cable driver. IR is used to set common 1/O interrupt level in basic interrupt chassis \\
\hline \[
\begin{aligned}
& \text { IOLN7- } \\
& \text { IOLN8 }
\end{aligned}
\] & Interrupt address lines 7 and 8 brought high by \(1 / \mathrm{O}\) interrupt group \\
\hline /IONEN/ & ION enable. Power-on enable from power fail-safe monitor \\
\hline /IONN/ & Power-on signal from power fail-safe monitor \\
\hline IOPAQ-IOPA2 & IOP address lines 0, 1, and 2 \\
\hline IOPADD & Internal IOP is addressed \\
\hline IOPC & IO parity check \\
\hline NIOPEX & No external IOP in system \\
\hline IOPG & IO parity generator on most significant byte of A-register \\
\hline IOPH0-IOPH3 & Internal IO phases 0 through 3 \\
\hline IOPOP & Internal IOP is plugged in \\
\hline IOR & Input-output line during IOP service. \(I O R=1\) output, \(I O R=0\) input \\
\hline IORB & 1/O read backward \\
\hline IOSC & Internal 10 service call flip-flop \\
\hline IOTRIN & I/O transfer-in-channel \\
\hline IOWD & Watchdog Timer runout during I/O operation \\
\hline IPO-IP15 & Sixteen arm flip-flops of basic interrupt logic \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline IPH10 & IOSC interrupted CPU during execution PHIO \\
\hline IR & IOP interrupt request. Used to set common IOP interrupt level in basic interrupt \\
\hline ISO-IS 15 & Sixteen request flip-flops of basic interrupt logic \\
\hline NISINO & N(ISO INO) \\
\hline NISNIPO & N(ISO NIPO) \\
\hline IX & Index flip-flop \\
\hline IXAL & Index alignment flip-flop \\
\hline K0-K31 & 32 carry bits of sum bus \\
\hline K00 & Extension to most significant end of carry logic \\
\hline KADDRS TOP & Address stop signal from PCP panel \\
\hline NKAHOLD & Not address hold \\
\hline \begin{tabular}{l}
KAS/1 \\
NKAS/2 \\
NKAS/B
\end{tabular} & If KAS/1 is true and NKAS/2 is false, one of the following PCP switches is activated: DATA ENTER, DATA CLEAR, STORE SELECT ADDR, STORE INS TR ADDR, INSERT PSW1, INSERT PSW2, COMPUTE STEP, COMPUTE RUN, DISPLAY SELECT ADDR, DISPLAY INS TR ADDR, INSTR ADDR INCREMENT, or LOAD: If NKAS/B is true, none of the above listed switches are activated \\
\hline KC & Signal from PCP, low during no clock or continuous clock \\
\hline NKC/B & Signal from PCP, high during no clock or continuous clock \\
\hline KCLEAR/B & Data clear signal from PCP \\
\hline KCLRPSW 1 & Clear PSWI signal from PCP \\
\hline KCLRPSW2 & Clear PSW2 signal from PCP \\
\hline NKCLRPSW/B & Not clear PSW signal from PCP \\
\hline KCONT & True if PARITY ERROR MODE switch is in CONT position \\
\hline KCPURESET & True if CPU RESET switch is activated \\
\hline KD & True if REGISTER DISPLAY switch is ON and CLOCK MODE switch is not in CONT position \\
\hline NKDI & True if REGIS TER SELEC T switch is not in the EXT position \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline KDISPLAK/B & Display contents of SELECT ADDRESS switches \\
\hline KDISPLAQ/B & Display contents of INS TRUC TION ADDRESS indicators \\
\hline KENTER/B & Enter data signal \\
\hline KFILL/B & True if LOAD switch is activated \\
\hline KHOP & Halt on parity error \\
\hline KINCRE/B & Increment instruction address \\
\hline KINLVSEL & True if INTERLEAVE SELECT switch is in the DIAGNOSTIC position \\
\hline KINTRP & True if INTERRUPT switch is activated \\
\hline KIORESET & True if I/O RESET switch is activated \\
\hline KPSW1/B & True if INSERT PSWI switch is set \\
\hline -KPSW2/B & True if INSERT PSW2 switch is set \\
\hline KRUN & True if COMPUTE switch is in RUN position \\
\hline KSO-KS31 & 32 DATA switches, true if particular switch is in the 1 position \\
\hline KSC & Low during CONT CLOCK \\
\hline KSP15-KSP31 & 17 SELECT ADDRESS switches, true if particular switch is in the 1 position \\
\hline KSS1-KSS4 & SENSE switches, true if particular switch is in the 1 position \\
\hline KS TEP/B & True if the COMPUTE switch is in the STEP position \\
\hline KSTORK/B & Store in SELECT ADDRESS location \\
\hline KS TORQ/B & Store in INS TRUC TION ADDRESS location \\
\hline KSXA, KSXB, KSXC, KSXD, KSXS & REGIS TER SELEC T switch signals, select A, B, C, D, or sum bus \\
\hline KSYSR & True if SYSTEM RESET switch is activated \\
\hline \[
\begin{aligned}
& \text { KUA21- } \\
& \text { KUA31 }
\end{aligned}
\] & True as a function of UNIT ADDRESS switch \\
\hline KWD TR & True if WATCHDOG TIMER switch is in the OVERRIDE position \\
\hline /LB15/-/LB31/ & Address lines to core memory \\
\hline LCK0-LCK1 & Write lock decoding used to cause abort \\
\hline LEVACT & Leave Active State signal to interrupt logic \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline LEVARM & When exiting an interrupt level, leave level in armed state \\
\hline LIN00-LIN08 & Nine address lines associated with an interrupt request to CPU \\
\hline LINREQ & Interrupt request from external interrupts \\
\hline LIO3-LIO7 & Address lines to internal 1/O fast memory \\
\hline \[
\begin{aligned}
& \text { LKO, LK1, } \\
& \text { LK2, LK3 }
\end{aligned}
\] & Signals which are decoded to define a particular location in fast memory which is used for write lock data \\
\hline \(\mathrm{K} / \mathrm{LK} \mathrm{K}\) & Where \(0 \leq n \leq 3\). Clock to fast memory used for write lock data \\
\hline W/LKn/m & Where \(0 \leq n \leq 3, m 0 \leq 5\). Write data lines to write lock fast memory \\
\hline \[
\begin{aligned}
& \text { LOCKO- } \\
& \text { LOCK7 }
\end{aligned}
\] & Data output from write lock fast memory modules \\
\hline LOCKW & Enable clock to fast memory write locks \\
\hline /LR23/-/LR31/ & Address lines to CPU fast memory \\
\hline LRXD & Transfer \(D \underset{12-14}{ } L_{29-31}\), where \(D_{12-14}\) equals index register selection \\
\hline LRXR & Transfer \(\mathrm{R}_{28-31} L^{28-31}\) \\
\hline LRXZ & Put all zeros into the LR lines \\
\hline MASTER & Flip-flop denoting slave mode when MASTER \(=0\) \\
\hline NMBOCRONMB3CRO & \begin{tabular}{l}
\(\mathrm{CRO} \Rightarrow\) memory address is a crossover address or address of fast memory register. \(M B O-M B 3 \Longrightarrow\) Bytes 0 through \\
3. NMBOCRO being low, implies write byte 0 data in fast memory
\end{tabular} \\
\hline MBXS & Transfer sum bus to memory bus (MB) data lines \\
\hline MB0-MB31 & Memory data bits 0 through 31 \\
\hline MC0-MC7 & Eight-bit macro-counter, used to keep record of multiply iterations, etc. \\
\hline MCDC3, MCDC7 & Decrement macro-counter. If MCDC3 is true, macro-counter will be decremented by \(10_{16}\). If MCDC7 is true, macrocounter will be decremented by one \\
\hline MCX & Clear macro-counter \\
\hline MCXNPLI & Transfer NP left one to MC (i.e., NP26
\[
\rightarrow \mathrm{MCl})
\] \\
\hline MCXPL2 & Transfer P left two to \(M C\) (i.e., P26
\[
\xrightarrow{\rightarrow} M C 0
\] \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline MCXS &  \\
\hline MCZ & Contents of macro-counter equal zero \\
\hline MFLO-MFL7 & Memory fault lights 0 through 7 \\
\hline MFR & Memory fault reset signal \\
\hline MIT & Multiply iteration signal \\
\hline /MQC/ & Memory request to port C \\
\hline /MR/ & Memory reset signal \\
\hline MRC & Flip-flop set if memory request out. If \(D R Q\) set and no memory request was made, \(\operatorname{Nivinc~=~1,~in~rhis~case~DRQ.~}\) NMRC generates CLEN \\
\hline MRCL & Memory request clock * \\
\hline MRQ & Memory request flip-flop set by CPU \\
\hline MRQPI & Flip-flop which causes DRQ to be set on clock following the clock which set MRQ \\
\hline MUSIC & Flip-flop used to drive speaker on PCP panel \\
\hline /MW0/-/MW3/ & Write byte lines to core memory \\
\hline O1-07 & Seven-bit opcode register \\
\hline ODINST & Order-in status enable \\
\hline OLO-OLF & Decode of bits 4 through 7 of opcode register (O lower) \\
\hline ORAB & Override memory requests to ports \(A\) and \(B\), giving highest priority to port \(C\) \\
\hline ORDERIN, ORDEROUT & Order in, order out. Applicable during internal IOP operations \\
\hline ORDSW4 & Implies order or switch 4 (SW4). SW4 \(\Rightarrow\) data chain \\
\hline OU0-OU7 & Decode of bits 1 through 3 of opcode register (O upper) \\
\hline OVERIND & Overflow indicator flip-flop \\
\hline OVLN6OVLN8 & Interrupt address lines 6, 7, 8 driven by override interrupt group \\
\hline OX & Clear O-register \\
\hline OXC & Transfer \(\mathrm{C} \underset{1-7}{\boldsymbol{- 1}} \mathrm{O}_{1-7}\) \\
\hline P15-P31 & Seventeen-bit address register \\
\hline P32-P33 & Two additional bits of address registers, used for byte count, etc. \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline \[
\begin{aligned}
& \text { P32HOLD, } \\
& \text { P33HOLD }
\end{aligned}
\] & Hold P32 and P33 at their current value \\
\hline PARITYOK & Parity OK signal from memory port C \\
\hline PBAHOLD & Hold byte address in P32 and P33 at current value \\
\hline PC & Parity check signal received by internal IOP from a device controller \\
\hline PCP1-PCP6 & Processor control panel phases 1 through 6 \\
\hline PCPACT & Processor is active in PCP phases \\
\hline P̄CCī, PDCZ22, PDC25, PDC29 & Decrement \(P\) counter. PDC 18 explained as follows: P19-P33 \(=0\), then decrement P15-P18 by one \\
\hline PE & Parity error from memory port C \\
\hline PEINT & Flip-flop which accepts PEM and is used to set parity error interrupt level \\
\hline PEM & Parity error in memory latch \\
\hline \(\mathrm{PHI}-\mathrm{PHIO}\) & CPU execution phases 1 through 10 \\
\hline /POKC/ & Parity OK from C port. Used to generate PARITY OK signal \\
\hline PON & Power-on request to power-on interrupt level \\
\hline PR & Proceed signal from external IOP \\
\hline PRO-PR31 & Propagaie signals for sum bus \\
\hline PROO & Extension to most significant end of propagate logic \\
\hline /PRC/ & Proceed signal on cable. Used to generate PR \\
\hline PREI-PRE4 & CPU preparation phases 1 through 4 \\
\hline PREIO & Preparation for IO service \\
\hline PREOPER & Signal true for those instructions which require reading contents of effective address \\
\hline NPREP & CPU not in PREI, 2, 3, or 4 \\
\hline PRETR & PRE-TRAP. Flip-flop denoting when CPU may TRAP out of preparation phases \\
\hline PRI & Proceed signal \\
\hline PROBEOVER & Probe for overflow \\
\hline PROBOVER/H & Probe for overflow, halfword \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline PRXAD & Enable propagation of AD \\
\hline PRXAND & Enable propagation of AND \\
\hline PRXNAD & Enable propagation of NAD \\
\hline PRXNAND & Enable propagation of NAND \\
\hline PSWIXS & Transfer sum bus to PSW1 \\
\hline PSW2XS & Transfer sum bus to PSW2 \\
\hline PUC18 & Upcount P-register. Add one to bit 18 level of \(P\)-register \\
\hline PULLUP & Source is a terminator. Provides additional drive input to clock drivers \\
\hline NPX & Not clear P-register \\
\hline PXINT & Transfer interrupt address to P -register. Also used as source of enter active state signal to interrupt logic \\
\hline PXK & Transfer address switches to \(P\) (i.e., store select address, display selec \(\dagger\) address) \\
\hline PXS & Transfer sum bus to P -register \\
\hline PXSXB & Transfer B to \(P\) via the sum bus \\
\hline PXTR & Transfer TRAP address to \(P\) \\
\hline RO & Interrupt level 0 requesting service \\
\hline R2 & Interrupt level 2 requesting service \\
\hline NROI & Interrupt levels 0 and 1 are not requesting service \\
\hline NR23 & Interrupt levels 0 through 3 are not requesting service \\
\hline R28-R31 & Four-bit R-register. Used to retain the \(R\) field of instructions \\
\hline RDC31 & Decrement contents of R-register \\
\hline RDXMFI & Read and reset MEMORY FAULT indicators \\
\hline REIP 1 & Interrupt level 1 is requesting service. Level 0 is not active or requesting \\
\hline REIP3 & Interrupt level 3 is requesting service. Levels 0 through 2 are not active or requesting \\
\hline REN & Reset enable flip-flops signal to interrupt logic \\
\hline REU & Register extension unit \\
\hline RIO & Reset I/O \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline RP24-RP27 & Four-bit register pointer (RP) register \\
\hline \(\mathrm{K} / \mathrm{RPOBO}\) & Clock signal to CPU internal fast memory, byte 0 \\
\hline L/RPOBO & CPU internal fast memory address line \\
\hline W/RPOBO & CPU internal fast memory data write line \\
\hline RRO-RR31 & CPU internal fast memory read data lines \\
\hline RPXS & Transfer sum bus to register pointer (RP) register \\
\hline RQBZC & Requesting or busy signal from counter interrupt group \\
\hline RQBZI & Requesting or busy signal from \(1 / \mathrm{O}\) interrupt group \\
\hline RQBZO & Requesting or busy signal from override interrupt group \\
\hline \begin{tabular}{l}
/RRWO/- \\
/RRW31/
\end{tabular} & Read/write data signals on cable from CPU to internal fast memory \\
\hline RS & Request service strobe \\
\hline RSA & Request service acknowledge \\
\hline RSCLEN & RS clock enable \\
\hline /RST/ & Reset signal to internal IOP \\
\hline RTC & Real-time clock signal. Generated by power monitor \\
\hline RTO9 & Request terminal order \\
\hline RUC31 & Upcount \(\mathrm{R}_{28-31}\) \\
\hline RW & Write signal to fast memory \\
\hline RW0-RW31 & Write-data lines to internal CPU or internal IOP fast memory \\
\hline RW15XZ & Zero RW15 \\
\hline RX & Clear \(\mathrm{R}_{28-31}\) \\
\hline RXC & Transfer C to \(\mathrm{R}_{28-31}\) \\
\hline RXS & Transfer sum bus to \(\mathrm{R}_{28-31}\) \\
\hline RZ & Contents of \(\mathrm{R}_{28-31}\) equal zero \\
\hline RWBO-RWB3 & Read/write byte lines to fast memory \\
\hline S0-S31 & 32 sum bus bits \\
\hline NSCINH & Not service cal! inhibit \\
\hline SC & Service call \\
\hline
\end{tabular}
(Continued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline SCL & Single clock latch \\
\hline SFT & Shift \\
\hline SGTZ & Sum greater than zero \\
\hline /SIO/ & Start IO \\
\hline SPIM & Sign-pad immediate. Extend sign of data for immediate instructions \\
\hline SPW & Sign-pad with ones \\
\hline SPZ & Sign-pad with zeros \\
\hline \[
\begin{aligned}
& \text { SR8, } 9,10, \\
& 11, \text { and } 13
\end{aligned}
\] & Set term to IS flip-flops of interrupt !eve!s 8, 9, 10, 11, and 13, respective!y \\
\hline /ST/ & Start signal from power monitor \\
\hline START & Derived from / S T/ \\
\hline STEP815 & Signal which allows switches to progress in a binary fashion from SW8 through SW15 \\
\hline STRAP & SET-TRAP signal caused by watchdog timer runout \\
\hline SW0-SW15 & 16 switch signals which help to define certain states of the CPU \\
\hline \[
\begin{aligned}
& \text { SWK } 1,2,3,4, \\
& 5,6,12
\end{aligned}
\] & Logical decoding of functions performed by the PCP switches \\
\hline N(S/SXAEORD) & Not transfer the exclusive OR of \(A\) and D to sum bus \\
\hline \(N(S / S X A M D)\) & Not transfer (A minus D) to sum bus \\
\hline \(N(S / S X A O R D)\) & Not transfer (A or \(D\) ) to sum bus \\
\hline \(N(S / S X A P 1)\) & Not transfer (A plus one) to sum bus \\
\hline SXBF & SXB flip-flop \\
\hline SXB & Transfer B to sum bus \\
\hline SXDA & Transfer DA data lines to sum bus \\
\hline NSYSR & Not (system reset or start) \\
\hline T5, T8, 111 & CPU clock pulses. Nominal values:
\[
\begin{aligned}
& \mathrm{T} 5=220 \mathrm{nsec} \\
& \mathrm{~T} 8=290 \mathrm{nsec} \\
& \mathrm{~T} 11=420 \mathrm{nsec}
\end{aligned}
\] \\
\hline T5EN & Enable T5 clock pulse \\
\hline T8EN & Enable T8 clock pulse- (T11 is automatically selected if T5 or T8 are not enabled) \\
\hline /TDV/ & Test device \\
\hline /TIO/ & Test I/O \\
\hline
\end{tabular}

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline TES TS & Signal which enables the testing of the contents of the sum bus \\
\hline TODATA & Terminal order data \\
\hline TORDIN & Terminal order in \\
\hline TR28-TR31 & Four-bit TRAP address register \\
\hline (R/TR) & Reset TR-register \\
\hline \[
\begin{aligned}
& \text { TRACC1- } \\
& \text { TRACC4 }
\end{aligned}
\] & Four-bit TRAP accumulator register. Holds least significant hex digit of call instruction trap address, as well as data for setting CCl-4 for certain bytes of TRAP conditions \\
\hline TRAP & Flip-flop which is set when CPU attempts to perform an illegal operation \\
\hline TRIG & Enable signal which gates the setting of IS flip-flops (TRIG \(\Rightarrow\) trigger) \\
\hline VALST & Valid start \\
\hline VDATAIN & Valid data in \\
\hline VORDER & Valid order \\
\hline WAIT/L & Wait indicator on PCP panel \\
\hline WCTI-WCT6 & Six-bit flip-flop register used for watchdog timer accumulator \\
\hline WDINT & Internal write direct \\
\hline WD TA & Flip-flop set when watchdog accumulator has reached the length of time when an operation should have been completed \\
\hline WDTR & Watchdog timer reset. One of the terms used to set WDTRAC \\
\hline WDIRAC & Reset watchdog timer accumulator. This allows count to start over \\
\hline WKO-WK1 & Write key flip-flops \\
\hline ZXX & Set IOWD because watchdog timer ran out during an I/O operation \\
\hline 128KC & 128 kilocycles per second clock \\
\hline n KC & n kilocycles per second clock \\
\hline 1 MC & 1 megacycle per second clock \\
\hline NIMCS & Clock pulse formed from the combination of NIMC 2MC \\
\hline 500 CPS & 500 cycles per second \\
\hline
\end{tabular}

Table 3-94. Glossary of Floating Point Signals
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline A47-A31 & A-register ( 57 bits , multipurpose) \\
\hline A2831XB & B3128 \(\rightarrow\) A2831 (for postnormalizing in multiply - see AXSL4) \\
\hline A48512 & A4851 \(=0\) (for normalization logic) \\
\hline A5255Z & A5255 \(=0\) (for normalization prediction logic) \\
\hline ALM & Right align memory operand [augend (EW) in ADD/SUB] \\
\hline ALR & Right align register operand [addend (R) in ADD/SUB] \\
\hline ASN & A-register is simple-normalized: \\
\hline & \(\left.\begin{array}{ll}\text { i.e., } & 1 / 16 \leq A<1 \\ \text { or } & -1 \leq A<-1 / 16\end{array}\right\}\) (A47 thru A51 are not equal to one another) or forced high if \(\mathrm{FN}=1\) in add/sub (when interrogated) to inhibit normalization \\
\hline ASPP & Add/subtract preparation (mantissas are aligned, therefore prepare to add or subtract) \\
\hline \[
\begin{aligned}
& A X \\
& A X L
\end{aligned}
\] & \begin{tabular}{ll} 
Enable & A4731 \\
Enable & A0031 only
\end{tabular}\(\quad\) (via \(-U, / L\)-see below) \\
\hline \(A X-U\) & Enable A4771 (=AX) \\
\hline \(A X / L\) & Enable A0031 ( \(=\) AX + AXL) \\
\hline AXFP & FP0031 \(\rightarrow\) A0031 (via -4 thru -7) \\
\hline AXS & S4731 \(\rightarrow\) A4731 (via -1 thru -7) \\
\hline AXSLI & S4831 \(\rightarrow\) A4730, B48 \(\rightarrow\) A31 \(\quad(\) via -1 thru -7) \\
\hline \[
\left.\begin{array}{l}
\text { AXSLL } \\
\text { AXSL4/1 }
\end{array}\right\}
\] & \(\mathrm{S} 5131 \rightarrow\) A4727, 0 ' \(s \rightarrow\) A2831 except where A 2831 XB is high (via -1 thru -7 ) High speed version of AXSL4 used for control logic \\
\hline AXSR2 & \[
\begin{aligned}
\left.S 4629 \rightarrow A 4831, \quad \begin{array}{ll}
S 45 \rightarrow A 47 & (\text { via }-1 \text { thru }-7) \\
(S / A 47 / 2)
\end{array}\right)(G 46+\text { PR46 NK46 }) \text { BXBL2 } 2=A X S R 2
\end{aligned}
\] \\
\hline AXSR4 AXSR4/1 & \begin{tabular}{l}
\[
\text { S4627 A5031, 0's } \rightarrow \text { A4749 (via -1 thru -7) }
\] \\
High speed version of AXSR4 used for control logic
\end{tabular} \\
\hline B48-B31 & B-register (56 bits, multipurpose) \\
\hline BX & Enable B4831 (via \(-\mathrm{U},-\mathrm{L}\) ) \\
\hline BXBLI & \[
\begin{aligned}
& \text { B4931 } \rightarrow \text { B4830 } \quad(\text { via }-\mathrm{U},-\mathrm{L}) \\
& (\mathrm{K} 46 \rightarrow \text { B31 if long DIV; K46 } \rightarrow \text { B71 if short div })
\end{aligned}
\] \\
\hline BXBL2 &  \\
\hline BXFP & FP3100 \(\rightarrow\) B4807, B4871 \(\rightarrow\) B0831 (via \(/ \mathrm{U}, / \mathrm{L}-\) see below) \(\quad\) (Multiply functions where \(\mathrm{B}-\) \\
\hline BXFPU &  \\
\hline \(B X F P / L\) & \(\mathrm{FP} 0700 \rightarrow\) B0007, \(\mathrm{B} 4871 \rightarrow\) B0831 \((=\) BXFP \() \quad)\) \\
\hline \(B X F P / U\) & FP3108 \(\rightarrow\) B4871 \(\quad(=B X F P+\) BXFPU \()\) \\
\hline C46-C31 & Buffers for DXDL1 and DXDR1 logic \\
\hline S/CCI/FP & Set CC1 in CPU \\
\hline S/CC2/FP & Set CC2-in CPU \\
\hline
\end{tabular}

Table 3-94. Glossary of Floating Point Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline D46-D31 & D-register ( 58 bits, multipurpose) \\
\hline DIT & \multirow[t]{2}{*}{Divide iterations (excluding final 2 clocks of PH8) Divide iterations (excluding final clock of PH8)} \\
\hline DIT/1 & \\
\hline DIV & Divide (O decoding) \\
\hline DPP & Divide preparation (operands are simple-normalized, therefore prepare to divide) \\
\hline DSN & D-register is simple-normalized \\
\hline & \(\left.\begin{array}{rl}\text { i.e., } & 1 / 16 \leq D<1 \\ \text { or } & -1 \leq D<-1 / 16\end{array}\right\}\) (D47 thru D51 are not equal to one another) \\
\hline DX & Enable D4631 (via \(-U, L\) - see below) \\
\hline DX-U & Enable D4671 ( \(=\mathrm{DX}\) ) \\
\hline DX/L & Enable D0031 ( \(=\mathrm{DX}+\mathrm{PH} 4\) ) \\
\hline DXA & A4731 \(\rightarrow\) D4731 \((\mathrm{A} 47 \rightarrow\) D46 \()\) \\
\hline DXDLI & D4831 \(\rightarrow\) D4730, sustain D46, \(0 \rightarrow\) D31 (via \(-U,-L\) and C4631) (DX2 \(\rightarrow\) D) \\
\hline DXDRI & D4630 \(\rightarrow\) D4731, sustain D46 (via -U, -L and C4631) (DX-1/2 \(\rightarrow\) D) \\
\hline DXS & S4631 \(\sim\) D4631 (via \(-\mathrm{U}, \mathrm{L}-\) see below) \\
\hline DXS-U & S4671 \(\rightarrow\) D4671 \((=\) DXS \()\) \\
\hline DXS/L & S0031 \(\rightarrow\) D0031 \(\quad(=D X S+\) PH4 \()\) \\
\hline E0-E7 & E-register (8 bits, for exponent processing) \\
\hline E0003Z & E0003 \(=0\) \\
\hline E0407Z & E0407 \(=0\) \\
\hline EDC3 & Downcount E0003 [inhibited if \(\mathrm{E}<-96_{10}\) to prevent false overflow indication arising from certain cases of unrecoverable underflows (e.g., \(00000001_{16} \times 00000001_{16}\) )] \\
\hline EDC7 & \multirow[t]{2}{*}{\begin{tabular}{l}
Downcount E0407 \\
Upcount EOOO3 [inhibited if \(\mathrm{E}>96{ }^{10}\) to prevent false underflow indication arising from certain cases of unrecoverable overflows (e.g., 7FFFFFFF \(\frac{\dot{\overline{6}}}{\left.160000001_{16} \text { )] }\right] ~}\)
\end{tabular}} \\
\hline EUC3 & \\
\hline EX & Enable \(\mathrm{EOO07}\) \\
\hline EXFM64 & F minus \(64 \rightarrow \mathrm{E}\) \\
\hline EXNE & Invert E0007 \\
\hline EXNFM64 & (Inverted F) minus \(64-\mathrm{E}\) \\
\hline F0-F7 & F-register (8 bits, primarily iterations counter) \\
\hline FDC3 & Downcount F0003 \\
\hline FDC7 & Downcount F0407 \\
\hline FEOF & Floating exponent overflow ( \(\mathrm{E} \geq 64\) ) (result \(\neq 0\) ) \\
\hline FEUF & Floating exponent underflow ( \(\mathrm{E}<-64\) ) (result \(\neq 0) \mathrm{N}\) (significance trap with \(\mathrm{FZ}=0\) ) \\
\hline FN/FNF & FN flag in CPU PSW (called FNF in hardware). \(\mathrm{FN}=1\) inhibits normalization in add/sub \\
\hline FP0-FP31 &  \\
\hline
\end{tabular}

Table 3-94. Glossary of Floating Point Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline FPCON & Floating point box control (from CPU). Starts box by setting PHI, and stores sign of EW in MWN during PHI \\
\hline FPDIS & Floating point display. Substitutes information to be displayed onto the FP bus in place of normal logic. Also contributes to SDIS logic \\
\hline FPR & Floating polarity reversed. When high indicates that the sign of an intermediate result is opposite to that of the final result \\
\hline FPRR & Floating point result ready. Signals the CPU that the results are to be available on the FP bus starting with the next clock (which is PH9 in the box) \\
\hline FPX & High when the box is feeding the FP bus \\
\hline FPXMISC & Miscellaneous signals \(\longrightarrow\) FP0031 for display purposes \\
\hline FPXSL & S0031 \(\longrightarrow\) FP0031 \\
\hline FPXSU & S47 \(\longrightarrow \mathrm{FPO}, \mathrm{El} \longrightarrow \mathrm{FPl}, \mathrm{E0207} \longrightarrow \mathrm{FP} 0207,54871 \longrightarrow \mathrm{FP0831}\) \\
\hline FS & FS flag in CPU PSW. FS \(=1\) causes trap if \(>2\) postnormalizing shifts are needed or if result \(=0\) in add/sub \\
\hline FX & Enable F0007 \\
\hline FXD & D0007 \(\rightarrow\) F0007 \\
\hline FXNA & Inverted A0007 \(\rightarrow\) F0007 (storing inverted A0007 instead of true outputs is for signal loading only and has no logical significance) \\
\hline FZ & FZ flag in CPU PSW. FZ = 1 causes trap on underflow instead of store zero \\
\hline G46-G31 & Generate terms in adder \\
\hline G0003, etc. & Group generate terms in carry system (high when a carry is generated out of the specified bit range) \\
\hline GXAD & \begin{tabular}{l}
\(A D \longrightarrow G\) if NSDIS (via \(/ 7, / A\) thru \(/ E\) ) \\
(flip-flops set by the \(\mathrm{S} / \mathrm{SX}\)... terms)
\end{tabular} \\
\hline GXAND & \(A \bar{D} \longrightarrow \mathrm{G}\) if NSDIS (via \(/ 7, / \mathrm{A}\) thru \(/ E\) ) \\
\hline K46-K31 & Adder carries (none can be high unless SXADD NSDIS) \\
\hline & \begin{tabular}{l}
Special cases: K15: Output directly enabled by SXADD to assure early turnoff of higher order carries derived from K15 (for benefit of \(S=0\) test following an add) \\
K31: Input carry for 2's complementing (= PRXNAND NSDIS) \\
K71: Can be forced high by special input to G0003 = K31 PH10 NFPRD for cases where only bits 4771 are to be 2 's complemented
\end{tabular} \\
\hline KFPXMISC & Switch signal raising FPXMISC if FPDIS \\
\hline KFPXSL & Switch signal raising FPXSL if FPDIS \\
\hline KFPXSU & Switch signal raising FPXSU if FPDIS \\
\hline KSXA & Switch signal raising PRXAD/'s and PRXAND/'s if SDIS (for \(\mathrm{A} \longrightarrow \mathrm{PR} \longrightarrow \mathrm{C}\) ) \\
\hline KSXB & Switch signal raising SXB if SDIS \(\quad(\) for \(B \longrightarrow S\) ) \\
\hline KSXD & Switch signal raising PRXAD/'s and PRXNAD/'s if SDIS (for \(\mathrm{D} \longrightarrow \mathrm{PR} \longrightarrow\) S \\
\hline M1 & \[
2^{1} \text { of multiplier bit pair Polarity matched to that of multiplicand to produce product }
\] \\
\hline M2 & 2 of multiplier bit pair \\
\hline MIT & Multiply iterations (excluding final clock of PH7) \\
\hline MUL & Multiply (O decoding) \\
\hline
\end{tabular}
(Continued)

Table 3-94. Glossary of Floating Point Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline MWN & Memory word negative. Flip-flop that stores sign of the EW operand \\
\hline O2, O6, O7 & Opcode bits from CPU. Define particular floating point instruction \\
\hline PHI-PHIO & Phase flip-flops: \\
\hline PR46-PR31 & Propagate terms in adder \\
\hline PR0003, etc. & Group propagate terms in carry system. (PR0003 means PR00-PR03 are all high) \\
\hline PRXAD & A \(\mathrm{C} \longrightarrow \mathrm{PR}\) if NSDIS (via/7, / thru/E) \\
\hline PRXAND & A ND \(\longrightarrow\) PR if NSDIS (via \(/ 7, / \mathrm{A}\) thru \(/ E) \quad\) (Flip-flops set by the \(\mathrm{S} / \mathrm{SX}\)... terms) \\
\hline PRXNAD & NA \(\longrightarrow\) —PR if NSDIS (via \(/ 7, / \mathrm{A}\) thru \(/ E\) ) \\
\hline PRXNAND & NA ND \(\longrightarrow\) PR if NSDIS (via \(/ 7, /\) thru \(/ E) \rightarrow\) PRXNAND NSDIS \(\Rightarrow 1 \longrightarrow K 31\) \\
\hline R31 & R31 from CPU. Register address add, used to determine product length in multiply \\
\hline RTZ & Result is zero flip-flop. Detects zero result in mantissa \\
\hline S/RW/FP & Sets RW flip-flop in CPU, causing write into CPU scratch-pad \\
\hline S46-S31 & Sum bus bits. (S45 is synthesized - see AXSR2) \\
\hline S0031XFP & FP0031 \(\longrightarrow\) S0031 (via SXFP/4, /A) \\
\hline S4607XFP & \[
F P O \longrightarrow S 4647(\text { sign }), ~ F P 0831 \underset{(\text { via } S X F P / 4, / U)}{\longrightarrow S 4871} \text { (mantissa }-M S W), F P 0007 \longrightarrow S 0007 \text { (exponent) }
\] \\
\hline SDIS & S display. Substitutes \(A, B\), or \(D\) for normal logic on S bus; also kills all carries \\
\hline SWO, 1, 2 & General purpose control flip-flops \\
\hline S/SXA & Preset \(\mathrm{A} \longrightarrow \mathrm{S}\) (i.e., S/PRXAD, PRXAND) \((\mathrm{A} \longrightarrow P R\) ) \\
\hline SXADD & The \(S\) bus is performing an arithmetic operation where carries are involved (= PRXNAND + GXAD) \\
\hline S/SXAMD &  \\
\hline S/SXAMD/1 & S/SXAMD unconditionally \\
\hline S/SXAMD/2 & S/SXAMD if conditions do not call for S/SXAPD \\
\hline S/SXAPD & Preset \(A+D \longrightarrow S\) (i.e., S/PRXAND, PRXNAD, GXAD) \([(A \oplus D) \longrightarrow P R, A D \longrightarrow G]\) \\
\hline S/SXAPD/1 & S/SXAPD unconditionally \\
\hline S/SXAPD/2 & \begin{tabular}{l}
S/SXAPD as a condition of signals demanding a minimum number of logic levels. When S/SXAPD/2 is high, S/SXAPD reduces to: \\
DIT \((K 46 \oplus M W N \oplus S X A D D) \quad\) [(Divide: \(=M W N\) on lst clock, then \(=(K 46=M W N)]\) \\
+ PH6 NO6 N(K46 \(\oplus\) PR46) [(Add/sub: \(=(S 46=0)]\)
\end{tabular} \\
\hline S/SXAVA & Preset \(|A| \longrightarrow S \quad\) (i.e., \(S / S X A\) if \(A 47=0\), or \(S / S X M A\) if \(A 47=1\) ) \\
\hline S/SXAVD & Preset IDI \(\longrightarrow S\) (i.e., S/SXD if D46 \(=0\), or \(S / S X M D\) if D46 \(=1\) ) \\
\hline SXB & B4831 \(\longrightarrow\) S4831, 0's \(\longrightarrow\) S4647 (via -L, -U) \\
\hline S/SXD & Preset \(\mathrm{D} \longrightarrow \mathrm{S}\) (i.e., S/PRXAD, PRXNAD \(\quad(\mathrm{D} \longrightarrow P R)\) \\
\hline SXFP/4 & FP0007 \(\longrightarrow\) S0007 ( \(=\) S4607XFP + S003IXFP) \\
\hline SXFP/A & FP0831 \(\longrightarrow\) S0831 \(\quad(=\) S0031XFP \()\) \\
\hline SXFP/U & FPO \(\longrightarrow\) S4647, FPO831 \(\longrightarrow\) S4871 \((=\) S4607XFP) \\
\hline
\end{tabular}
(Continued)

Table 3-94. Glossary of Floating Point Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline S/SXMA & Preset \(-\mathrm{A} \longrightarrow\) S (i.e., S/PRXNAD, PRXNAND) (NA \(\longrightarrow\) PR, \(1 \longrightarrow \mathrm{C} 31\) ) \\
\hline S/SXMD & Preset \(-D \longrightarrow S\) (i.e., \(S /\) PRXAND, PRXNAND) \((N D \longrightarrow P R, 1 \longrightarrow K 31)\) \\
\hline SZL & S0031 \(=0\) \\
\hline SZU & S4771 \(=0\) \\
\hline TRAP & TRAP to \(X^{\prime} 44^{\prime}\) and inhibit write into scratch-pad in CPU
\[
\begin{array}{ll}
\text { Conditions: } & \text { Underflow (exp. }<6410)(\text { Result } \neq 0)(F Z=1) \\
+ & \text { Overflow (exp. } \left.\geq 64{ }_{10}\right)(\text { Result } \neq 0) \\
+ & \text { Divide by zero } \quad(S W 1=1 \text { when interrogated) } \\
+ & \text { Significance trap } \quad(F S=1)(F N=0)(\text { top } 3 \text { hexes of unnormalized |result } \mid \text { in } \\
\text { add } / \text { sub }=0)
\end{array}
\] \\
\hline
\end{tabular}

Table 3-95. Glossary of Memory Signals
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline 00YNIP-32YNIP & Y negative inhibit driver signals. Generated by the true condition of TNYI and the reset output of the respective \(M\)-register flip-flops \\
\hline 00YPIP-32YPIP & Y positive inhibit driver signals. Generated by the true condition of TPYI and the reset output of the respective \(M\)-register flip-flops \\
\hline 3YNCON-3YNC7N & Y negative current predrive elements. Decode bits L19, L20, and L21 of the address register \\
\hline 3YNV0N-3YNV7N & Y negative voltage predrive elements. Decode bits L18, L22, and L24 of the address register \\
\hline 3YPCON-3YPC7N & Y positive current predrive elements. Decode bits L19, L20, and L21 of the address register \\
\hline 3YPVON-3YPV7N & Y positive voltage predrive elements. Decode bits L18, L22, and L24 of the address register \\
\hline (4K) & True when the memory size switches are in the configuration NSO NSI. Used in address and interleave logic \\
\hline (12K) & True when the memory size switches are in the configuration SO NSI. Used in the address here and interleave logic \\
\hline ABOA, \(A B O B, A B O C\) & Abort signals from the CPU to ports \(A, B\), and \(C\). Used to override a write operation to prevent changing the contents of a memory location \\
\hline ADA, ADB, ADC & Port priority signals. Used to indicate which port has access decision \\
\hline ADACO, ADBCO, ADCCO & Intermediate port logic signals. Used to gate various timing signals to the CPU and IOP \\
\hline ADADG & Port A data gate enable signal \\
\hline ADAM, ADBM, ADCMB, ADCMI & Amplified versions of ADAS, ADBS, and ADC \\
\hline ADAMW, ADBMW, ADCMW & Amplified versions of ADAS, ADBS, and ADC \\
\hline
\end{tabular}
(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline ADAS, ADBS & Amplified versions of ADA and ADB \\
\hline ADBDG & Port \(B\) data gate enable signal \\
\hline ADCDG & Port \(C\) data gate enable signa! \\
\hline /AHA/, /AHB/, /AHC/ & Address here signals as they appear from each port cable driver. True whenever a memory module responds to an implemented address configuration \\
\hline AHA, AHB, AHC & Address here signals as they appear in the internal memory logic. True when the requested address (post-map, post-interleave) compares with the setting of the starting address switches for that particular memory module (bits 15-19) \\
\hline AP & Almost parity. Third level parity signal \\
\hline APA & Port A priority signal. True when AHA and MQA have been received and memory is not busy. Used to trigger the port delay line, causing IPD to go true \\
\hline APB & Port B priority signal. True when \(A H B\) and \(M Q B\) have been received and memory is not busy. Same function as APA \\
\hline APE & Almost parity error. Fourth level parity signal \\
\hline /ARA/, /ARB/, /ARC/ & Address release signals as they appear in the interface. Used to allow CPU and IOP to drop their address lines. Generated by the memory logic when an address has been entered into the address register \\
\hline CFA, CFB & Control signals for ports A and B. Used to allow memory to set up for a cycle for A or B while memory is busy \\
\hline DECENP & Sense preamplifier selection enable signals \\
\hline DG & Data gate enable signal. True during a read process \\
\hline /DGA/ & Data gate signal from port A telling requesting unit that memory data output lines are active and may be sampled \\
\hline DGA0-DGA7 & Port A data output gates. Gate output of M-register onto data lines for port A \\
\hline /DGB/ & Data gate signal from port B. Same function as /DGA/ \\
\hline DGB0-DGB7 & Port \(B\) data output gates. Same function as DGA0-DGA7 \\
\hline /DGC/ & Data gate signal from port C. Same function as /DGA/ \\
\hline DGC0-DGC7 & Port C data output gates. Same function as DGA0-DGA7 \\
\hline /DRA/, /DRB/, /DRC/ & Data release signals as they appear in the interface. Perform different functions relating to data, depending upon whether the memory operation is read, write, or write partial \\
\hline /EDRA/, /EDRB/, /EDRC/ & Early data release signals as they appear in the interface. May or may not be present, depending upon whether the memory operation is read, write, or write partial \\
\hline HALT & Generated whenever the following conditions exist: either the power fail-safe and reset (PFSR) is true, or halt on fault (HOF) and memory fault (MF), ANDed together, are both true. The HALT signal is used to cause memory busy (MB) to stay true and ignore any further memory requests \\
\hline HOF & Halt on fault signal. Generated by the CPU whenever it is desirable to halt memory when a memory parity error occurs \\
\hline IPD & Initiate port delay signal. Used to trigger the Port Delay (PORTDL). IPD is used in port A and \(B\) only for access decision \\
\hline L18-L31 & L-register outputs. Used for \(X-Y\) selection. Bits 15-17 do not go into the L-register. Instead, they are used for address here (AH), mapping, and interleaving to determine which of the eight possible memory modules is to be selected \\
\hline
\end{tabular}

Table 3-95. Glossary of Memory Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline LI8SEN, LI9SEN & Duplicate logic of L18 and L19. Used to drive the preamplifier selection signals PASLOPASL7 where they appear as L18J and L19J \\
\hline /LA15/, /LA31/ & Port \(A\) address lines as they appear at the input to the port \(A\) cable receivers \\
\hline LA15-LA31 & Port \(A\) address lines as they appear at the output of the port \(A\) cable receivers. LA20LA29 are direct inputs to the L-register \\
\hline LA16S-LAI9S & Port A memory selection signals. May be interleave modified by LA30 and LA31. Inputs to the starting address comparison logic \\
\hline LA18L-LA19L & Special 4 K and 8 K address lines as they appear at the input to the L-register \\
\hline LA30L, LA31L & Port A memory selection signals. May be interleave modified by LA16-LA19. Inputs to the L-register \\
\hline /LB15/, /LB31/ & Port \(B\) address lines as they appear at the input to the port \(B\) cable receivers. Also the CPU address lines as they appear at the output of the CPU cable drivers \\
\hline LB15-LB31 & Port \(B\) address lines. Same function as LA15-LA31 \\
\hline LB16S-LB19S & Port B memory selection signals. Same function as LA16S-LA19S \\
\hline LB18L, LB19L & Port B special address lines. Same function as LA18L-LA19L \\
\hline LB30L, LB31L & Port B memory selection signals. Same function as LA30L-LA3IL \\
\hline /LC15/ - /LC31/ & Port \(C\) address lines. Same function as /LA15/-/LA31/ \\
\hline LC15-LC31 & Port C address lines. Same function as LA15-LA31 \\
\hline LCl6S-LC19S & Port C memory selection signals. Same function as LA16S-LA19S \\
\hline LC18L, LC19L & Port C special address lines. Same function as LA18L-LA19L \\
\hline LC30L, LC3IL & Port C memory selection signals. Same function as LA30L-LA31L \\
\hline LXA-- & Port A transfer signals for address lines into the L-register \\
\hline LXB-- & Port \(B\) transfer signals for address lines into the L-register \\
\hline LXC-- & Port C transfer signals for address lines into the L-register \\
\hline LXL & Source of clear and latch signals for the L-register \\
\hline LXL-- & L-register latch signals generated by LXL \\
\hline /LX15/-/LX31/ & IOP address lines as they appear at the output of the IOP cable drivers \\
\hline M00-M31 & \(M\)-register flip-flops. Accept data inputs from ports \(A, B\), and \(C\), or from core memory discriminator outputs. Each complete memory block (4, 8, 12, or 16 K ) has its own M-register \\
\hline M32 & Parity flip-flop. Set during a read restore or partial-write operation if the word from memory contains an even number of ones. Also set during a partial or full write if the data to be strobed into core memory has an even number of ones \\
\hline M \(32 \times\) & Parity flip-flop transfer signal. Used to set flip-flop M32 during parity generation (partial or full write) \\
\hline /MA00/-/MA31/ & Port A delay lines. Input-output of cable receiver/drivers \\
\hline MA00-MA31 & Port A data lines. Inputs to the M -register \\
\hline MB & Memory busy signal. True during the time memory is in the process of satisfying a memory request. Also kept true during a memory halt condition to prevent aryy new memory requests from being honored \\
\hline /MB00/-/MB31/ & Port B data lines. Input-output of cable receiver/drivers \\
\hline
\end{tabular}
(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline MB00-MB31 & Port \(B\) data lines. Inputs to the \(M\)-register \\
\hline /MC00/-/MC31/ & Port \(C\) data lines. Input-output of cable receiver/drivers \\
\hline MC00-MC31 & Port C data lines. Inputs to the M-register \\
\hline MD00P-MD31P & Sense amplifier/discriminator outputs from core memory. Inputs to the M-register \\
\hline MD32P & Sense amplifier/discriminator output from parity bit in core memory. Input to parity flip-flop \\
\hline MF & Memory fault signal. Used to gate MFLO0-MFL07 memory fault signals \\
\hline /MFLOO/-/MFL07/ & Memory fault lamp signals. Used to specify in which memory module a memory fault (typically a parity error) occurred. These signals appear only on port \(C\) \\
\hline MFR & Memory fault reset signal. Generated by the CPU and used to reset MF \\
\hline MI & Memory initiate signal. Used to begin a memory cycle when the address here and memory request signals are both true \\
\hline MQA, MQB, MQC & Memory request signals from external units as they appear in the memory logic \\
\hline /MNN/ & Margins not normal signal as it appears in the interface. Generated by any one of the PTI6 power supplies in the system if its associated margin switch is not in the normal position. The end effect is to extinguish the NORMAL MODE indicator on the Processor Control Panel \\
\hline MR & Memory reset signal from the CPU (where it appears as MRS). Resets control elements in core memory. Do not confuse this signal with the MR signaled by the CPU as a memory request \\
\hline MW0-MW3 & Byte presence indicator flip-flops. Determine which memory operation is to take place. If all flip-flops are reset, a read-restore operation occurs. If all flip-flops are set, a fullwrite operation occurs. If neither of these conditions exists, a partial-write operation occurs \\
\hline MWOA-MW3A & Write-byte signals to port A from an external unit. Used to set the byte presence indicator filip-filops \\
\hline MWOB-MW3B & Write-byte signals to port \(B\) from an external unit. Used to set the byte presence indicator flip-flops \\
\hline MWOC-MW3C & Write-byte signals to port C from an external unit. Used to set the byte presence indicator flip-flops \\
\hline MXA0-MXA3 & Port A transfer signals between the M-register set input and the port A data lines \\
\hline MXB0-MXB3 & Port \(B\) transfer signals between the \(M\)-register set input and the port \(B\) data lines \\
\hline MXCOB-MXC3B & Port \(C\) transfer signals between the M-register set input and the port \(C\) data lines \\
\hline MXC01-MXC31 & Port \(C\) transfer signals between the M-register reset input and the port \(C\) data lines \\
\hline MXD0B-MXD3B & Core memory discriminator transfer signals between the M-register set input and the discriminator outputs \\
\hline MXDOI-MXD31 & Core memory discriminator transfer signals between the \(M\)-register reset input and the discriminator outputs \\
\hline MXM0-MXM3 & M-register clear and latch signals \\
\hline MXM32 & Parity flip-flop clear and latch signal \\
\hline N0, N1, N2 & Memory number switches. Used to control the MEMORY FAULT lamps on the Processor Control Panel \\
\hline
\end{tabular}
(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline NIL & Interleave logic. True if interleaving is not established \\
\hline NTSSTB & Not time for sense strobe signal. When false, causes the strobe signals, SASTO-3, to go false and to strobe the preamplifier outputs into the sense amplifiers \\
\hline ORIL & Override interleave signal. Generated by the Processor Control Panel and used to disable interleaving \\
\hline ORSP & Override slow port signal. Generated by the CPU to cause port \(C\) to have the highest priority. Locks out ports \(A\) and \(B\) even though the CPU may not have a memory request pending \\
\hline PASL0-PASL7 & Sense preamplifiers selection signals. Enable the proper preamplifiers by decoding address bits L18, L19, and L23 \\
\hline PE & Parity error signal. True if a parity error is detected during a read-restore or partial-write operation. Also called a fifth level parity signal \\
\hline /PEA/, /PEB/, /PEC/ & Parity error signals as they appear at the output of the individual port cable drivers \\
\hline PF00-PF30 & Parity first level gates \\
\hline PFSR & Power fail-safe and reset signal. Can go true as a result of receiving MR (memory reset) from the CPU, or ST (start) from the power fail-safe circuits. Used to reset MF \\
\hline POK & Parity OK flip-flop. Used to signal external unit that parity check was satisfactory on word just received from memory. Signal is ANDed with port logic to develop/POKA/, /POKB/, and/POKC/ \\
\hline PORTDL & Port delay line. Triggered by IPD, which generates TP00 through TP100 in 20 nsec steps. Generated whenever port A or B receives a memory request, unless CFA or CFB is active \\
\hline PORTDL2 & Port delay line. Triggered by TP100, which generates TP120 through TP200 in 20 nsec steps \\
\hline PS00-PS27 & Parity second level gates \\
\hline RD & Read signal. Generated whenever all four byte lines are false \\
\hline READDL & Read delay line. Triggered by MI to generate TR000 through TR620 in 20 nsec steps. Used to control read portion of a memory cycle \\
\hline RESMW & Latch signal for byte presence indicator flip-flops MW0-3 \\
\hline S0, 51 & Memory size switches. Used to establish size of memory module \\
\hline S8 & Interleave switch. True for 8 K \\
\hline S16 & Interleave switch. True for 16K \\
\hline S32 & Interleave switch. True for 32 K \\
\hline S64 & Interleave switch. True for 64 K \\
\hline SAST0-SAST3 & Sense amplifier strobe signals \\
\hline \[
\begin{aligned}
& \text { SPA0OP-SPA07P } \\
& \text { SPA0ON-SPA07N }
\end{aligned}
\] & Sense preamplifier outputs for byte 0 \\
\hline \[
\begin{aligned}
& \text { SPA08P-SPA15P } \\
& \text { SPA08N-SPA15N }
\end{aligned}
\] & Sense preamplifier outputs for byte 1 \\
\hline \[
\begin{aligned}
& \text { SPA16P-SPA23P } \\
& \text { SPA16N-SPA23N }
\end{aligned}
\] & Sense preamplifier outputs for byte 2 \\
\hline \[
\begin{aligned}
& \text { SPA24P-SPA32P } \\
& \text { SPA24N-SPA32N }
\end{aligned}
\] & Sense preamplifier outputs for byte 3 \\
\hline
\end{tabular}
(Continued)

Table 3-95. Glossary of Memory Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline /SRAE/, /SRAB/, /SRAC/ & Second request allowed signals as they appear in the interface. Used to signal external unit that another memory request may be issued \\
\hline ST & Start signal. Generated by the power-on circuit, which is true for at least 300 ms \\
\hline TNXC & Time for negative \(X\) current. True during the read portion of a memory cycle if \(L 22 \neq \mathrm{L} 25\) and during the write portion of a memory cycle if L22 \(=\mathbf{L} 25\). Used to enable selected negative \(X\) voltage predrive switches \\
\hline TNXV & Time for negative \(X\) voltage. True during the read portion of a memory cycle if \(\mathrm{L} 22=\mathrm{L} 25\) and during the write portion of a memory cycle if \(L 22 \neq L 25\). Used to enable selected negative \(X\) voltage predrive switches \\
\hline TNYC & Time for negative \(Y\) current. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is odd and during the write portion of a memory cycle if the sum is even. Used to enable selected negative Y current predrive switches \\
\hline TNYI & Time for negative Y inhibit. True during the write portion of a memory cycle if the sum of L22, L23, and L25 is even. Used to short-circuit those Y current switches where a zero is to be generated in core memory \\
\hline TNY10-TNY13 & Amplified versions of TNYI \\
\hline TNYV & Time for negative Y voltage. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is even and during the write portion of a memory cycle if the sum is odd \\
\hline TPXC & Time for positive \(X\) current. True during the read portion of a memory cycle if \(L 22=25\) and during the write portion of a memory cycle if \(L 22 \neq \mathrm{L} 25\) \\
\hline TPXV & Time for positive \(X\) voltage. True during the read portion of a memory cycle if \(\mathrm{L} 22 \neq \mathrm{L} 25\) and during the write portion of a memory cycle if L22 = L25 \\
\hline TPYC & Time for positive Y current. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is even and true during the write portion of a memory cycle if the sum is odd \\
\hline TPYI & Time for positive \(Y\) inhibit. True during the write portion of a memory cycle if the sum of L22, L23, and L25 is odd \\
\hline TYPIO-TPYI3 & Amplified version of TPYI \\
\hline TPYV & Time for positive \(Y\) voltage. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is odd and during the write portion of a memory cycle if the sum is even \\
\hline WF & Write full signal. True whenever all the byte presence indicator flip-flops are set \\
\hline WP & Write partial signal. True whenever some (but not all) of the byte presence indicator flip-flops are set \\
\hline WRITEDL & Write delay line. Triggered by TR160 during a read-restore or full-write operation and by TR560 during a write-partial operation. Used to control the write portion of a memory cycle \\
\hline \(X, N X\) & Current direction control signals for the \(X\) selection. \(X\) is true when \(L 22=L 25\). NX is true when L22 \(\neq \mathrm{L} 25\) \\
\hline X8 & Interleave logic: interleave size is 8 K \\
\hline X161, X162 & Interleave logic: interleave size is 16 K \\
\hline X32 & Interleave logic: interleave size is 32 K \\
\hline X641, X642 & Interleave logic: interleave size is 64 K \\
\hline
\end{tabular}

Table 3-95. Glossary of Memory Signals (Cont.)
\begin{tabular}{|c|c|}
\hline Signal & Definition \\
\hline XNCDO-XNCD3 & X negative current predrive elements. Decode L19 and L25 \\
\hline XNCKO-XNCK3 & \(X\) negative current predrive elements. Decode L26 and L27. XNCDO-3 and XNCKO-3 form a matrix for the \(X\) negative current predrive system \\
\hline XNVD0-XNVD7 & X negative voltage predrive elements. Decode L18, L28, and L29 \\
\hline XNVK0-XNVK3 & X negative voltage predrive elements. Decode L30 and L31. XNVDO-7 and XNVKO-3 form a matrix for the X negative voltage predrive system \\
\hline XPCD0-XPCD3 & X positive current predrive elements. Decode L19 and L25 \\
\hline XPCK0-XPCK3 & X positive current predrive elements. Decode L26 and L27. XPCDO-3 and XPCKO-3 form a matrix for the \(X\) positive current predrive system \\
\hline XPVD0-XPVD7 & X positive voltage predrive elements. Decode L18, L28, and L29 \\
\hline XPVK0-XPVK3 & X positive voltage predrive elements. Decode L30 and L31. XPVD0-7 and XPVK0-3 form a matrix for the \(X\) positive voltage predrive system \\
\hline Y, NY & Current direction control signals for the Y selection. Y is true if the sum of L22; L23, and L25 is even. NY is true if the sum is odd \\
\hline
\end{tabular}

This page left blank intentionally

3-84 POWER FAIL-SAFE

\section*{3-85 General}

The Sigma 5 power fail-safe feature detects primary power application and primary power failure in the CPU and provides reset and interrupt signals to initiate startup and shutdown sequences at appropriate times. This feature also supplies power to execute the transfer of data during the interrupt operation. Power fail-safe sequences are initiated under the following conditions:
a. When power is initially supplied to the CPU.
b. When a complete power failure is detected.
c. When a short-term power failure is detected.

If power returns to an acceptable level, normal operation resumes automatically. During power fail-safe shutdown, information in certain volatile flip-flop registers is stored in core memory to prevent critical program data loss. When power is restored, the information in core memory is returned to the volatile flip-flop registers so that the program can resume at or near the interrupted point. Core memory serves as the storage device during power fail-safe operation since the cores are nonvolatile and retain information without the presence of power.

The power fail-safe feature is composed of two major components: the power fail-safe interrupts, which initiate the save and recovery programs, and the power monitor assembly, which monitors the primary power source.

\section*{3-86 Interrupts}

When a power failure occurs, the power fail-safe feature notifies the CPU by means of a power-off interrupt. Sufficient energy is stored in the Sigma 5 power supply system to maintain dc power for the duration of a short power failure subroutine. When primary power resumes, a poweron interrupt causes the CPU to enter a recovery subroutine that restores the CPU to the state existing before the lapse of power.

The interrupt memory locations are \(X^{\prime} 50\) ' for the power-on interrupt and \(X^{\prime} 51\) ' for the power-off interrupt. The poweron interrupt is the highest priority interrupt in the system; power-off interrupt has second highest priority. Both of these interrupt levels are always enabled; they cannot be disarmed, disabled, inhibited, or triggered under program control.

\section*{3-87 Power Monitor Assembly}

Figure \(3-200\) is a simplified block diagram of the power monitor assembly, a standard equipment item in Sigma 5, which consists of three standard modules: the WT21
regulator and independent power supply, the WT22 line detector, and the AT13 line driver.

The WT21 applies regulated dc voltages to the WT22 line detector and AT13 line driver. It also supplies unregulated voltages to the WT22 line driver.

The WT22 line detector performs the function of detecting a power failure and indirectly providing the necessary signals to the CPU for a startup or shutdown sequence.

The AT13 line driver is basically a cable driver used to drive the output signals of the WT22.

Although the primary power sources are optional, depending on user requirements, the primary power source shown in the simplified block diagram is single phase 120 Vac.

The application of primary power to the Sigma 5 system power supplies provides the power fail-safe feature with the voltage necessary to power the WT21, WT22, and AT13 modules. These standard dc voltages are provided by the internal power supply in the WT21 regulator. The power fail-safe feature receives 120 Vac and 60 Vdc power when primary power is applied. The 120 Vac power is transmitted to the WT21 regulator, which in turn is converted to regulated \(+4 \mathrm{Vdc},+8 \mathrm{Vdc}\), and -8 Vdc and unregulated +24 Vdc and +50 Vdc . These voltages are routed to the WT22 and AT13 circuits.

During three-phase operation, the 60 Vdc power output from the PT14 power supply is monitored directly to the WT22 line detector, which senses this input to determine whether it is within acceptable limits.

The requirements for a startup or shutdown sequence are governed by the WT22 line detector, which contains the basic sensing circuits within the power fail-safe feature. Detection of an out-of-tolerance voltage by the WT22 line detector generates the necessary logic signals to the AT13 line driver for a fail-safe shutdown. A subsequent return of voltage within tolerance generates the necessary logic signals to the ATI3 line driver for a fail-safe startup.

REAL-TIME CLOCK. The real-time clock circuit on the WT22 module generates a stable clock frequency synchronized to the line frequency. This real-time clock is not an integral part of the power fail-safe feature and is located on the WT22 primarily for purposes of convenience.

INPUT REQUIREMENTS. Note that the input power source will vary according to user requirements. For information on the various power sources, refer to the section on Power Distribution.

THREE-PHASE INPUT DETECTION. When three-phase detection is required, one phase supplies power to the power monitor. The presence of three phases is detected by sensing the presence of a three-phase rectified but unfiltered 60 Vdc signal supplied by the PT14 power supply.


901172A. 301

Figure 3-200. Power Monitor Assembly, Simplified Block Diagram

SINGLE-PHASE DETECTION. Single-phase detection is provided for by a simple rewiring in the power monitor. When rewired, this standard 110 Vac line is the only external input to the power monitor assembly.

INTERNAL POWER SUPPLY. The power monitor has its own internal power supply capable of delivering power to the WT21, WT22, and AT13 modules. This supply comes into operation when external power is applied. When power is shut off this internal supply outlasts the de supplies in the computer, thereby keeping logic signals in their appropriate state as power decays and the power-off subroutine is executed.

PARALLEL OPERATION. The power monitor is capable of paralleling its output with the output of other power monitors. This is necessary, since several power monitors may be used to monitor individual lines and power supplies in a system. Therefore, if more than one power monitor is used in a given installation, the equivalent logic outputs of the power monitors are ORed together.

OUTPUT SIGNALS. There are five output signals from the ATI3 line driver: ST, the master reset signal, ION, which initiates the startup sequence, IOFF, which initiates the shutdown sequence, IONEN, the ION enable signal, which performs an AND function for the output of the power monitor assembly, and RTC, the real-time clock signal, which is a clock synchronized to the line frequency, but is not used directly in the power fail-safe feature.

CIRCUIT DISCRIPTION. Figure 3-201 is a functional schematic of the power monitor assembly. Input power to the internal power supply on the WT21 regulator is shown to be single phase \(110 / 120\) Vac from pins 1 and 2 of the P1 connector. This input power is transmitted to transformer T1, which is in the internal power supply of the WT21 regulator package. Diodes CR1 through CR4 comprise a fullwave bridge rectifier and provide the dc inputs to the +8 Vdc and +4 Vdc regulator drivers. Diodes CR5 and CR6 act as a full-wave rectifier providing ac input to -8 Vdc regulator circuit.

WT21 REGULATOR. The WT21 (figure 3-202) is the voltage regulator-driver used to supply regulated dc to the WT22 power monitor and AT13 line driver. The WT21 contains a +8 Vdc regulator-driver, +4 Vdc regulator-driver, and -8 Vde regulator. The +8 volt and +4 volt drivers are used with external pass transistors. The -8 volt regulator contains the pass transistor located on the module. The -8 volt regulator contains a rectifier circuit to allow operation from ac inputs at pins 14 and 18 . The +8 and +4 volt regulator-drivers require de input voltages. Two additional bridge rectifying circuits are located on the WT21 to provide 24 Vdc and 50 Vdc.
Filter capacitors for input filtering to the series regulators are not located on the module; however, provisions are made for external connections. Surge resistors are located on the WT21 to prevent damage to the external rectifiers that supply current to the +8 Vdc and +4 Vdc regulators.


NOTE:
1. Dásh line indicates - three phase
2. REFERENCE SDS DWG: 132391-1B

901172 A .302

Figure 3-201. Power Monitor, Functional Schematic Diagram


NOTE: REFERENCE SDS DWG: 132374-18

Figure 3-202. WT21 Regulator, Schematic Diagram

R1 through R4 are the surge protection resistors. CRI through CR4 and CR5 through CR8 rectify the ac input voltages, which are then used to operate the power monitor with 24 Vdc and 50 Vdc .
+8 Vdc Regulator. Q2 and Q1 are the sense and drive transistors used in the +8 Vdc regulator. The input of the regulator is pin 17 (V2). Pin 27 (V1) is brought out to connect to an external filter capacitor. Voltage adjustment is accomplished by controlling the current in Q2. This current is determined by the emitter voltage, which is the reference voltage, and the sampled base voltage as adjusted by R8. The Q1 emitter output drives the external pass transistor.
+4 Vdc Regulator. Q3 and Q4 are the drive and sense transistors for the +4 volt regulator. Collector voltage to Q3 is derived from the +8 volt supply. Drive voltage to Q3 also comes from the +8 volts, therefore providing preregulation for the +4 volt regulator. Q3 drives a power transistor external to the WT21. The base of Q4 is connected to the +4 volt output. Current is controlled by changing the reference voltage, R12, at the emitter of Q4.
-8 Vdc Regulator. The -8 volt regulator, including pass transistor Q5, is located on the WT21. CR9 and CR10 provide a negative supply voltage when ac is applied to pins 18 and 14. Pin 20 is the common and external capacitor connection. R17 provides voltage control of the output.

WT22 LINE DETECTOR. Figure 3-203 is a block diagram of the WT22, figure 3-204 is the WT22 schematic, and figure 3-205 shows the WT22 waveforms. Basic timing and input power for the WT22 are as follows:
\begin{tabular}{ll} 
Delay time D & \begin{tabular}{l} 
Adjustable from 5 to 20 ms \\
(set @ 10 ms\()\)
\end{tabular} \\
ION time A & \(300 \mathrm{~ms} \pm 10 \%\)
\end{tabular} \begin{tabular}{ll}
\begin{tabular}{l} 
Power failure \\
detection time
\end{tabular} & \(<3 \mathrm{~ms}\) \\
Input power & \(+8 \mathrm{Vdc} @ 40 \mathrm{ma}\) \\
& \(+4 \mathrm{Vdc} @ 30 \mathrm{ma}\) \\
& \(+60 \mathrm{Vdc} @ 50 \mathrm{ma}\) for \(3 \varnothing\) detection \\
& \(+22 \mathrm{Vdc} @ 10 \mathrm{ma}\) for \(1 \varnothing\) detection \\
& \(+50 \mathrm{Vdc} @ 35 \mathrm{ma}\) for \(1 \varnothing\) detection
\end{tabular}

The WT22 is the line detector module that provides all output signals for the power monitor. This is the basic unit within the power fail-safe feature. The principal function of the WT22 is to detect a power failure and
provide the necessary reset and interrupt signals for the CPU. These signals initiate startup and shutdown sequences when power comes on and goes off.

Startup Sequence (see figure 3-204). When power is first turned on, the ST flip-flop is dc set by VI ( \(+8 \mathrm{Vdc} \mathrm{)}\), charging C8, causing ST to go high. VD, the sampled voltage, is also applied and charges C4 through R13. The voltage across C4 is determined by the magnitude of VD through R13, as well as the time constant R13-C4. This time constant determines the time after power is applied that the threshold sensing circuit will trigger the ION pulse. As shown in figure 3-205, the occurrence of ION is time \(A\), or the approximate time necessary for all dc power supplies in the computer to stabilize. The ION pulse resets the flip-flop and ST falls to 0 . If \(S T\) is 0 , the reset of the flip-flop is high and prevents C 4 from charging by holding the NOR gate on.

Shutdown Sequence. When the line detection circuit indicates power failing it generates the IOFF signal. The IOFF signal is delayed by the period \(D\) shown in figure 3-205. D is the approximate maximum time dc power supplies will remain within regulation after a power failure. IOFF is applied to the clock input of the ST flip-flop, and since the set is held high, the flip-flop sets when IOFF returns to 0 , which is at the conclusion of period D. IOFF pulses will continue to be generated as long as power is below the acceptable threshold level.

IOFF pulses and NST prevent C4 from charging in case of a short power interrupt, as shown in figure 3-205. As long as IOFF produces a pulse, C4 will discharge, preventing an ION pulse until C4 charges up again. During this time ST is held high by IOFF, setting the flip-flop continuously.

ST will go false when ION goes true and there are no IOFF pulses present. This means that any time an IOFF pulse occurs, the entire startup sequence will take place. When power returns, the line detection circuit will generate IOFF pulses whenever the line voltage drops below threshold. Threshold oscillation is prevented by a preset hysteresis. IOFF and ION, as determined by their respective threshold settings, may be set 10 v apart; for example, IOFF will be present at 80 v line and ION will occur at 90 v line. ST will go high when the line drops below 80 v and will remain high until the line raises above 90 v .

Real-Time Clock Signal (RTC). In addition to the ST, ION and IOFF signals, the WT22 generates a real-time clock pulse (RTC) synchronized to the line frequency. By selecting the 1 F or 2 F term on the module this pulse will be at the line frequency or twice the line frequency.

Circuit Description. The line detection circuit is that part of the WT22 module which detects an ac line failure. The detection scheme is slightly different for single phase and three phase operation; however, both phases are detected by the WT22.


1 PH = 22V UNREG TO 13 AND 45; CONN 5 TO 39 ; 1 AND 11 NO CONN
3 PH = INPUT TO 1; CONN 11 TO 45; 13 AND 39 NO CONN

Figure 3-203. WT22 Line Detector, Block Diagram



LEGEND
A. INITIAL TIME FOR DC SUPPLIES TO STABILIZE IS APPROXIMATELY 300 MS
B. \(5-100 \mu\) SEC AFTER ST FALLS
C. RESPONSE OF IOFF AFTER COMPLETE LINE FAILURE <I. 0 MS
D. TIME BETWEEN IOFF AND ST OR MAXIMUM TIME POWER SUPPLIES WILL REMAIN WITHIN SPECIFICATIONS AFTER A POWER FAILURE IS 5 TO 20 MS

Figure 3-205. Power Fail-Safe Waveforms

Single-phase operation is shown in figure 3-206. Cl cannot charge to level Vp if an as signal is present at Fin, the single-phase input. Ein is generated by an unfiltered dc signal that is clamped to provide a steep rise at the zero crossing. This rise time determines the minimum response time of the IOFF pulse. \(C 1\) must charge to \(V p\), and \(V p\) is determined by setting potentiometer R2. The time constant of R3C1 (T2) is longer than Tl as the voltage charges to Vp . In addition, the base voltage, VD, is derived from an unregulated source so it will decrease with line voltage, causing \(V p\) to be at a lower point, \(V_{p}=n\) VBB where \(n\) is 0.7 and \(V_{p}\) is the firing point of the unijunction transistor Q2. If power drops out completely, \(V_{B}\) decreases immediately and T 1 then equals or exceeds T 2 and triggers Q 2 in less than one-quarter of a cycle. If power goes down slowly below threshold, Q2 will fire at a worst-case condition of one-half cycle caused by the decrease in VBB; however, this is only if power drops slowly below threshold and is not
a worst-case condition. This happens because in this case the power supplies wi!! take longer to come out of regulation.

For three-phase operation the threshold is set within the dc range of the multiphase signal, as shown in figure 3-207. This unfiltered signal supplies the VBB source voltage in three-phase operation. If any phase falls below threshold the unijunction transistor will trigger. Since the voltage is now sampled at six times the line frequency, response time will be faster than in single-phase operation. The additional transistor across Cl is not used and is therefore disconnected in three-phase operation by selection of the proper input connections to the WT22 module.

Pin Connections. For single-phase detection, connect pin 5 to pin 35; connect pin 13 to pin 45. For three-phase detection, connect pin 11 to pin 45.


Figure 3-206. Single-Phase Detection


Figure 3-207. Three-Phase Detection

The ION one-shot is used to generate the ION pulse. This occurs when there are no IOFF pulses and the ST flip-flop is reset with ST low if the line is above the ION threshold. The one-shot, shown in figure 3-208, consists of a unijunction transistor threshold circuit, an inverter, and a 2-input NOR gate. If pulses are applied to \(D\), the emitter voltages will not reach \(V p\) on \(Q 6\); likewise, if \(R\) is positive \(Q 5\) will conduct and C4 will not charge. This provides the inhibit function of the one-shot. C4 will charge only if power is on and no IOFF pulses are present, which is the startup routine. When Q6 fires it produces a pulse across R15 that is used to generate ION.

The real-time clock puts out pulses at the line frequency or twice the line frequency, as shown in figure 3-209. Q7 derives its interbase voltage VBB from a clamped, high voltage, unfiltered, dc source. R20C7 is set to be longer than one cycle. As C7 charges, VBB suddenly reduces, and Q7 fires when \(V p=n V B B\) and produces a pulse at B1. If single frequency pulses are required, Q7 must not fire every half cycle. C7 is prevented from charging by diverting the current through R20 through CR1 every other cycle.

POWER MONITOR LOGIC. There are five power monitor logic signals put out by the ATI3 logic module. The signals and their cable pins are as follows:
\begin{tabular}{lc} 
Signal & Cable Pin \\
ST & 04 \\
RTC & 07 \\
IONEN & 08 \\
ION & 09 \\
IOFF & 10
\end{tabular}

The ION and IOFF signals are input to the LTI 6 interrupt module.

Startup Routine. The following steps outline the logic signals that make up the power monitor assembly startup routine.
a. ST is the master reset signal that is true during the time when power on-off transitions are occurring. When power is applied this signal comes true as soon as possible (determined by the internal power supply). ST remains high initially as the power supplies in the computer stabilize. This time is determined by ION occurring.
b. ION occurs only if the line voltage is above a preset level, which is the ION threshold. ION is then generated approximately 900 ms after power is turned on.

When ION occurs, ST falls to zero. ION should outlast ST by more than 2 usec but loss than 100 isec.
c. IONEN is a true signal as long as a power monitor is operating. This signal is necessary only when using more than one power monitor per system. It is available on an AT13 cable driver-receiver where the receivers and drivers are connected externally. This signal from a driver of one power monitor connects to the receiver of another, thus cascading the signals. IONEN then becomes an AND function which will only be true if all power monitors are operative:

As shown in figure 3-201, the IONEN switch, S1, is left open if only one power monitor is used in a system. If more than one is used, the IONEN switches are closed on all power monitors except the first switch in the cable scheme. This will be the IONEN switch closest to the cable terminator, and it is always left open. With SI open, the IONEN signal will be high as long as primary power is applied to the power monitor. IONEN is ANDed with ION to produce the PON signal for the LT16 interrupt module so that the power-on interrupt subroutine can be initiated.

RTC (Real-Time Clock). A clock pulse that is jitter-free and synchronized to the line frequency is one of the outputs. This output is arranged so that one RTC signal will
not be paralleled with other RTC signals by the interconnecting cables. One of the isolated receiver-drivers on the AT13 is used for this purpose. This precaution is necessary since these RTC signals may be on different phases of the line.
Shutdown Routine. The following steps outline the logic signals that make up the power monitor assembly shutdown routine.
a. IOFF is a signal that sets an interrupt channel indicating to the CPU that the line voltage is below a preset threshold. This interrupt initiates a shutdown subroutine that stores all volatile data into core storage before the master reset signal, ST, causes a cessation of memory operations. The IOFF pulse should be greater than \(2 \mu \mathrm{sec}\), but less than 20 ms . The delay between a power failure and the IOFF pulse going true should be minimized (less than 2 ms for single phase, less than 1 ms for three phase).
b. ST will go true, after a delay time, when power fails. This delay time is determined by the amount of time it takes for the external de supplies in the computer to fall below their specified tolerances. This delay time or the time between IOFF occurring and ST going true should be adjusted to as long a duration as possible to allow maximum time to store data before shutting down the input to the memory. The delay is adjustable between 5 and 20 ms ; however, it is set at 10 ms .


Figure 3-208. ION One-Shot Operation


Figure 3-209. Real-Time Clock Operation

\section*{3-88 FLOATING POINT UNIT}

The floating point unit consists of five registers, an adder, and control logic for the execution of the following Sigma 5 instructions:

Floating Add Short, code 3D
Floating Add Long, code ID
Floating Subtract Short, code 3C
Floating Subtract Long, code IC
Floating Multiply Short, code 3F
Floating Multiply Long, code IF
Floating Divide Short, code 3E
Floating Divide Long, code IE
The floating point registers are similar to the CPU arithmetic registers with the following exceptions:
a. The floating point registers contain 25 or 26 additional flip-flops.
b. Two additional registers, the E-and F-registers, are included to handle exponents.
c. Hexadecimal shift logic is included for normalizing.

A block diagram of the floating point unit is shown in figure 3-210. The floating point unit and the CPU communicate by means of 32 bidirectional data lines, FPO through FP31, and by control signals. The CPU transmits the following control signals to the floating point unit:
\begin{tabular}{ll} 
FS & (floating significance) \\
NFZ & (not floating zero) \\
FNF & (floating normalize) \\
R31 & (bit 31 of R-register)
\end{tabular}
\(\left.\begin{array}{l}\text { O2 } \\ \text { O6 } \\ \text { OP }\end{array}\right\} \quad\) (bits 2, 6, and 7 of O-register)

FPDIS (enables display of floating point register on PCP)

Signals from the floating point unit to the CPU are:
\begin{tabular}{l|l}
\begin{tabular}{l}
\(N(S / C C 1 / F P)\) \\
\(N(S / C C 2 / F P)\)
\end{tabular} & (to set condition code flip-flops) \\
NFPRR & (not floating point result ready)
\end{tabular}

Clock signals for the floating point unit flip-flops are derived from CPU delay line 1. The clocks are designated CLFP/1 through CLFP/2 in the CPU and are generated at the same time as the CPU ac clock signals. The floating point clock signals are enabled by signals FPCLEN/1, FPCLEN/2, and NCROSCL.

The functions of the floating point registers are described in the paragraphs below. The detailed functions of the registers during instruction execution are described in the floating point instruction sequence charts.

\section*{3-89 A-Register}

The A-register is used to hold the augend during addition and subtraction, the multiplier and then the product during multiplication, and the numerator and then the quotient during division. Left shifting for normalizing takes place in the A-register four bits at a time.

The inputs to the A-register and their enabling signals are shown in figure 3-211.

3-90 B-Register

The B-register holds the multiplier in reverse order and then the product during multiplication, and receives the quotient during division. This register also serves as a counter during postnormalizing.

The inputs to the B -register and their enabling signals are shown in figure 3-212.
3-91 D-Register

The D-register holds the addend and then the result in addition and subtraction, the multiplicand in multiplication, and the denominator in division. The inputs to the D-register and their enabling signals are shown in figure 3-213.


Figure 3-210. Floating Point Unit, Block Diagram


Figure 3-211. Floating Point A-Register Inputs and Enabling Signals (Sheet 1 of 2)


Figure 3-211. Floating Point A-Register Inputs and Enabling Signals (Sheet 2 of 2)


Figure 3-212. Floating Point B-Register Inputs and Enabling Signals


Figure 3-213. Floating Point D-Register Inputs and Enabling Signals


Figure 3-214. Floating Point F-Register Inputs and Enabling Signals

\section*{3-92 F-Register}

The F-register is used as an exponent buffer during floating addition and subtraction while the E-register is involved in pre-alignment logic. In multiplication and division, the Fregister is used as an iteration counter, subtracting one from the count with each iteration. The inputs to the F-register and their enabling signals are shown in figure 3-214.

\section*{3-93 E-Register}

The E-register receives the unbiased exponent for all floating point operations and is used as an alignment counter during addition and subtraction. The inputs to the E-register and their enabling signals are shown in figure 3-215.

\section*{3-94 Adder}

The adder in the floating point unit operates in the same manner as the adder in the arithmetic and control unit. The same type of adder preset terms are used; for example, S/SXA to transfer the contents of the A-register to the sum bus, and S/SXAPD to add the contents of the A- and Dregisters. Two preset terms not found in the CPU adder are used in the floating point adder: \(S / S X A \cup A\) to place the absolute value of the \(A\)-register contents on the sum bus, and \(S / S X A u D\) to place the absolute value of the \(D\)-register contents on the sum bus.

The preset terms set repeater flip-flops as in the CPU adder. These flip-flops produce propagate terms PRXAD, PRXAND, PRXNAD, and PRXNAND. Generate terms GXAD and GXAND and carry terms KO through K71 are also developed as a result of the preset logic, as in the CPU adder. The propagate, generate, and carry signals are combined in a parallel adder configuration to place on the sum bus the results of the adder functions shown in figure 3-210.

\section*{3-95 Floating Point Display}

The contents of the floating point registers may be displayed in the CPU DISPLAY indicators by placing the REGISTER SELECT switch in the EXT position and operating switches on the ST14 toggle switch module in location 6A in the floating point unit. To display the contents of registers A, B, D, the sum bus outputs, or a set of miscellaneous signals, \(51-1\) through \(\$ 1-5\) on the switch module are set as shown in table 3-96. Switches S1-1 through S1-5 are the five switches on the front of the module, 51-5 on the top and SI-1 on the bottom. The information displayed in the miscellaneous (FPXMISC), sum bus lower (FPXSL), and sum bus upper (FPXSU) positions is shown in figure 3-216.


Figure 3-215. Floating Point E-Register Inputs and Enabling Signals


Figure 3-216. Data on Floating Point Lines and Gating Terms

Table 3-96. Switch Positions for Floating Point Information Display
\begin{tabular}{|l|c|c|c|c|l|}
\hline \multicolumn{4}{|c|}{ SWITCH POSITIONS } & \multirow{2}{*}{ INFORMATION } \\
DISPLAYED
\end{tabular}

When the REGISTER SELECT switch is in the EXT position, signal NKDI in the CPU is true, gating the FP lines into the PCP DISPLAY indicators. When the REGISTER SELECT switch is in the \(A, B, C, D\), or \(S\) position, signal KDI is true, gating CPU sum bus information into the DISPLAY indicators.

A logic diagram of the display switches is shown in figure 3-217. The switch outputs are used to gate the desired information onto the FP lines. When signal KFPXSL or KFPXSU is true, the lower or upper portion of the sum bus contents is gated directly onto the FP lines with the equations
```

FPXSL = FPDIS KFPXSL
FPXSU = FPDIS KFPSU
FP0-FP31 = S0-S31 FPSL
FP8-FP31 = S48-S71 FPSU

```

The contents of the B-register are placed on the sum bus when KSXB is true with the equations
```

SXB = KSXB SDIS
S0-S71 = B0-B71 SXB

```


Figure 3-217. Floating Point Display Switches, Logic Diagram

The miscellaneous signals are displayed as a result of enabling signal FPXMISC with the equation
```

FPXMISC = FPDIS KFPXSMISC

```

The A-register and D-register contents are placed on the sum bus by way of the adder when NKSXA or NKSXD is false. The adder propagate terms are generated as follows:
\[
\begin{aligned}
& \text { PRXAD/ }=\text { SDIS }(K S X A+K S X D)+\ldots \\
& \text { PRXAND/ }=\text { SDIS KSXA }+\ldots \\
& \text { PRXNAD/ }=\text { SDIS KSXD }+\ldots
\end{aligned}
\]

The PRXNAND term, the \(G\) terms, and K31 are all qualified by NSDIS.
Using bit 12 as an example, figure 3-218 shows the transfer of data between the CPU and the floating point unit by means of the FP lines.


Figure 3-218. Floating Point Bit 12, Logic Diagram

\section*{3-96 PROCESSOR CONTROL PANEL (PCP)}

The Sigma 5 Processor Control Panel, with its switches, indicators and displays, is shown in figure 2-1. The PCP is divided into two separate functional sections. The upper section (labeled MAINTENANCE SECTION) is reserved for maintenance controls and indicators, and the lower section (not labeled) contains the controls and indicators for the computer operator.

\section*{3-97 Control Switches}

The PCP control switches, their designators, logic names, and true or false logic levels, as well as their functions, are given in table 3-97. The COMPUTE switch must be set to the IDLE position before the control switches, except in the case of the POWER and INTERRUPT pushbuttons and the CONTROL MODE, ADDR STOP, and INSTR ADDR switches, will function.

Three logic signals are not directly associated with any single control switch, but, rather, are the result of several combinations of switch settings. These logic signals are KAS/1, KAS/2, and NKAS/B. The following switch logic describes the conditions under which these signals are true.
```

KAS/1 = NFILL (DATA CLEAR + DATA ENTER)
+ NFILL (STORE INST ADDRESS
+ STORE SEL ADDRESS)
+ NFILL (KPSW1 + KPSW2)
+ NFILL (COMPUTE RUN
+ COMPUTE STEP)
+ NFILL (DISPLAY INST ADDRESS
+ DISPLAY SEL ADDRESS)
+ NFILL (INST ADDRESS INCREMENT)
+ FILL (DATA CNTR STORE CNTR
INSERT CNTR COMPUTE IDLE
DISPLAY CNTR INSTR ADDR CNTR)*
+ CONTROL MODE LOCK
KAS/2 = NFILL COMPUTE RUN
+ NFILL DISPLAY INST ADDR
+ DATA (ENTER + CLEAR) NFILL
+ NFILL INSERT PSW2
+ NFILL STORE INST ADDRESS
+ SEL ADDRESS
+ FILL
+ CONTROL MODE LOCK
NKAS/B = NFILL (DATA CNTR STORE CNTR
INSERT CNTR COMPUTE IDLE DISPLAY
CNTR INSTR ADDRESS CNTR)*

```

\footnotetext{
*Where CNTR = switch in center position
}

3-98 Indicators
The PCP indicators, their designators, and their associated lamp drivers are listed in table 3-98.

\section*{3-99 PCP Phase Sequencing}

Most control operations carried out by the PCP require one or more PCP phase sequences. These phase sequences are controlled by six flip-flops, PCP1 through PCP6. The logic for the PCP phase flip-flops is given in the sequence charts for the individual PCP functions.

\section*{3-100 CLOCK MODE Switch}

When the program is sequencing normally, the CLOCK MODE switch is in CONT and the clock enable signal, CLEN, is not inhibited, since switch signal KSC is false. When the switch is in the center position, however, KSC is true and the clock enable signal is inhibited. The equation for clock enable signal CLEN is as follows:
\[
\begin{aligned}
& \text { CLEN }=N[(\text { NCEINT KSC) NSC2 }] \\
& N[(\text { NCEINT KSC) SCL }]+\ldots
\end{aligned}
\]

If the switch is set to SINGLE STEP, KC goes true, causing SCl to set on the next \(1-\mathrm{MHz}\) clock with the equation
\[
\mathrm{S} / \mathrm{SCl}=\mathrm{KSC} \mathrm{KC}
\]

Flip-flop SC2 then sets on the next \(1-\mathrm{MHz}\) clock with the equation
\[
\mathrm{S} / \mathrm{SC} 2=\mathrm{SC} 1
\]

Signal CLEN is enabled momentarily when SC2 is set. The first ac clock generated sets latch SCL, which inhibits further clocks by disabling signal CLEN. The SCL latch resets when SC2 is reset:
\[
\mathrm{SCL}=\mathrm{SCL} \mathrm{SC2}+\mathrm{SC} 2 \text { NCEINT CL }
\]

When the CLOCK MODE switch is returned to the center position, \(N K C / B\) is true and \(S C 1\) is reset with the equation
\[
R / S C 1=N K C / B S C L
\]

Flip-flop SC2 is then reset with the equation
\[
R / S C 2=N S C 1
\]

At this point, signal CLEN is again inhibited.

\section*{3-101 CONTROL MODE Switch}

The CONTROL MODE switch is a two-position key lock. When the switch is in LOCAL, all controls and indicators on the PCP are operative. Except for the POWER and INTERRUPT pushbuttons and the SENSE and AUDIO switches, when the switch is in LOCK the gates associated with most control panel switches are inhibited and retain the functional status that was occupied when the CONTROL MODE switch was set to the LOCK position.

The switches listed in table 3-99 are interlocked to the states indicated when the CONTROL MODE switch is in the LOCK position.

Table 3-97. PCP Control Switches

(Continued)

Table 3-97. PCP Control Switches (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Switch Name & Designator & Logic Name & Switch Position & Logic Level & Function \\
\hline REGISTER DISPLAY & S4 & KD & \[
\begin{aligned}
& \text { ON } \\
& \text { Off }
\end{aligned}
\] & True False & When ON, permits REGISTER SELECT switch to display selected register in DISPLAY indicators. KD will be true only if REGISTER DISPLAY switch is ON and the CLOCK MODE switch is not in CONT \\
\hline \multirow[t]{6}{*}{REGISTER SELECT} & \multirow[t]{6}{*}{S 1} & KDI & \begin{tabular}{l}
A \\
B \\
C \\
D \\
S \\
EXT
\end{tabular} & \begin{tabular}{l}
True \\
True \\
True \\
True \\
True \\
False
\end{tabular} & Selects register whose contents will be transferred to sum bus \\
\hline & & KSXB & B & True & Force \(\mathrm{BO}-\mathrm{B} 31\) to sum bus for display if KDI \\
\hline & & KSXD & D & True & Force D0-D31 to sum bus for display if KDI \\
\hline & & KSXS & S & True & Display contents of sum bus SO - S 31 if KDI \\
\hline & & KSXA & A & True & Force A0-A31 to sum bus for display if KDI \\
\hline & & KSXC & C & True & Force C0-C31 to sum bus for display if KDI \\
\hline AUDIO & S2 & None & ON & & Closes speaker circuit to allow an audio alarm when alarm flip-flop is set \\
\hline POWER & S 19 & None & & & Supplies or removes ac power to power supplies PT14, PT15, PT16, and PT17. Causes signal ST (START) to initialize system. When power is supplied to or removed from the system PON or IOFF signals in the optional power monitor cause interrupts \\
\hline CPU RESET/ CLEAR & S 18 & KCPURESET NKCPURESET/B & Pressed & \begin{tabular}{l}
True \\
False
\end{tabular} & Initializes CPU. If pressed simultaneously with SYSTEM RESET/CLEAR switch, the CPU and the IOP are initialized and core memory is cleared to 0 's \\
\hline I/O RESET & S17 & KIORESET & Pressed & True & Initializes all I/O operations. All peripheral devices are halted, and all status and control indicators in the I/O system are reset. Does not affect the current operations of the CPU \\
\hline
\end{tabular}
(Continued)

Table 3-97. PCP Control Switches (Cont.)

(Continued)

Table 3-97. PCP Control Switches (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Switch Name & Designator & Logic Name & Switch Position & Logic Level & Function \\
\hline \multirow[t]{2}{*}{DATA} & \multirow[t]{2}{*}{S43} & KCLEAR/B & \begin{tabular}{l}
CLEAR \\
ENTER
\end{tabular} & \begin{tabular}{l}
True \\
False
\end{tabular} & Resets the DISPLAY indicators (Dregister) \\
\hline & & KENTER/B & ENTER
CLEAR & True
False & Enters the contents of the DISPLAY indicators according to the states of the 32 DATA switches. \\
\hline \multirow[t]{2}{*}{INSTR ADDR} & \multirow[t]{2}{*}{S20} & KINCRE/B & INCREMENT HOLD & True False & Momentary position. Causes the instruction address in the P -register to count up by 1 \\
\hline & & NKAHOLD & HOLD INCREMENT & \begin{tabular}{l}
False \\
True
\end{tabular} & Inhibits the P -register from counting \\
\hline \multirow[t]{2}{*}{DISPLAY} & \multirow[t]{2}{*}{S22} & KDISPLAK/B & SELECT ADDR INSTR ADDR & \begin{tabular}{l}
True \\
False
\end{tabular} & Displays in the DISPLAY indicators the contents of the location pointed to by the SELECT ADDRESS switches \\
\hline & & KDISPLAQ/B & INSTR ADDR SELECT ADDR & \begin{tabular}{l}
True \\
False
\end{tabular} & Displays in the DISPLAY indicators the contents of the location pointed to by the INSTRUCTION ADDRESS indicators \\
\hline COMPUTE & S42 & KRUN/B
KSTEP/B & RUN IDLE STEP RUN IDLE STEP & \begin{tabular}{l}
True False False \\
False False \\
True
\end{tabular} & With COMPUTE in RUN the CPU sequences normally through the program. With COMPUTE in IDLE the CPU waits in PCP2. When COMPUTE is set in the momentary STEP position from IDLE, the CPU executes the current instruction, reads the next instruction, and returns to PCP2 and waits \\
\hline \begin{tabular}{l}
SELECT \\
ADDRESS
\end{tabular} & \[
\begin{gathered}
\text { S24 } \\
\cdot \\
\cdot \\
\text { S40 }
\end{gathered}
\] & KSP3I
KSP15 & 1
0 & True
False & The 17 SELECT ADDRESS switches are used with the ADDR STOP switch to select the address at which the program is to be halted; with the STORE switch to select the address of a memory location to be altered; and with the DISPLAY switch to select the address of a memory location to be displayed \\
\hline ADDR STOP & S41 & KADDRSTOP & ON & True & When this switch is ON the CPU halts when the value of the memory address register equals the value set in the SELECT ADDRESS switches. At the halt, the instruction in the location pointed to by the INSTRUCTION ADDRESS indicators appears in the DISPLAY indicators. This instruction is the one that would have been executed next had the halt not occurred. With Jutip
\[
\begin{aligned}
& \text { instw. The corrp will ster even } \\
& \text { if the addres inserted will } \\
& \text { mot be renead. coudition for }
\end{aligned}
\] \\
\hline & & & (Continu & & pemp are not mell jtwim \\
\hline
\end{tabular}

Table 3-97. PCP Control Switches (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Switch Name & Designator & Logic Name & Switch Position & Logic Level & Function \\
\hline \multirow[t]{5}{*}{DATA 0} & \multirow[t]{2}{*}{S75} & \multirow[t]{2}{*}{KSO} & \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{True False} & \multirow[t]{5}{*}{The 32 DATA switches are used to enter a new value into PSW1 or PSW2 when used with the INSERT switch, or to enter a new value in the DISPLAY indicators when used with the DATA switch} \\
\hline & & & & & \\
\hline & - & - & - & . & \\
\hline & - & & - & & \\
\hline & - & - & - & - & \\
\hline \multirow[t]{2}{*}{DATA 31} & \multirow[t]{2}{*}{S44} & \multirow[t]{2}{*}{KS31} & 1 & True & \\
\hline & & & 0 & False & \\
\hline CLEAR PSW1 & S77 & KCLR PSWI & Up & True & Clears contents of PSWI \\
\hline CLEAR PSW2 & S76 & KCLR PSW2 & Up & True & Clears contents of PSW2 \\
\hline
\end{tabular}

Table 3-98. PCP Indicators
\begin{tabular}{|c|c|c|}
\hline Indicator Name & Designator & Lamp Driver Origin \\
\hline INSTRUCTION ADDRESS & \[
\begin{gathered}
\text { DS39 } \\
\vdots \\
\text { DS55 }
\end{gathered}
\] & \[
\begin{aligned}
& \text { P31/L } \\
& \vdots \\
& \text { P15/L }
\end{aligned}
\] \\
\hline TRAP ARITH & DS56 & AM L \\
\hline \[
\begin{aligned}
& \text { MODE } \\
& \text { SLAVE }
\end{aligned}
\] & DS59 & MASTER/L \\
\hline ```
FLOAT MODE
    NRMZ
    ZERO
    SIG
``` & \[
\begin{aligned}
& \text { DS60 } \\
& \text { DS61 } \\
& \text { DS62 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { FNF/L } \\
& \text { FZ/L } \\
& \text { FS/L }
\end{aligned}
\] \\
\hline \[
\begin{gathered}
\text { CONDITION CODE } \\
1 \\
2 \\
3 \\
4
\end{gathered}
\] & \begin{tabular}{l}
DS66 \\
DS65 \\
DS64 \\
DS63
\end{tabular} & \[
\begin{aligned}
& C C 1 / L \\
& C C 2 / L \\
& C C 3 / L \\
& C C 4 / L
\end{aligned}
\] \\
\hline POINTER & \[
\begin{gathered}
\text { DS29 } \\
\vdots \\
\text { DS32 }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{RP} 27 / \mathrm{L} \\
\vdots \\
\mathrm{RP} 24 / \mathrm{L}
\end{gathered}
\] \\
\hline
\end{tabular}

Table 3-98. PCP Indicators (Cont.)
\begin{tabular}{|c|c|c|}
\hline Indicator Name & Designator & Lamp Driver Origin \\
\hline \multicolumn{3}{|l|}{INTRPT INHIBIT} \\
\hline EXT & DS34 & \(\mathrm{El} / \mathrm{L}\) \\
\hline 1/O & DS35 & II/L \\
\hline CTR & DS36 & CIF/L \\
\hline \multirow[t]{2}{*}{WRITE KEY} & DS38 & WKO/L \\
\hline & DS37 & WK 1/L \\
\hline \multirow[t]{3}{*}{DISPLAY} & DS67 & S31/L \\
\hline & : & : \\
\hline & DS98 & SO/L \\
\hline POWER & DS28 & +8v \\
\hline NORMAL MODE & DS25 & Special from PT16 \\
\hline RUN & DS24 & RUN/L \\
\hline WAIT & DS23 & WAIT/L \\
\hline INTERRUPT & DS22 & CPI/L \\
\hline \multirow[t]{3}{*}{MEMORY FAULT} & DS21 & MFLO/L \\
\hline & - & \\
\hline & DS 14 & MFL7/L \\
\hline ALARM & DS 13 & ALARM L \\
\hline \multirow[t]{3}{*}{PHASES PREPARATION} & DS 12 & PRE4/L \\
\hline & DS 11 & PRE2/L \\
\hline & DS 10 & PRE1/L \\
\hline \multirow[t]{3}{*}{PCP} & DS9 & PCP4/L \\
\hline & DS8 & PCP2/L \\
\hline & DS7 & PCP1/L \\
\hline \multirow[t]{4}{*}{EXECUTION} & DS6 & PH8/L \\
\hline & DS5 & PH4/L \\
\hline & DS4 & PH2/L \\
\hline & DS3 & PHI/L \\
\hline \multirow[t]{2}{*}{INT/TRAP} & DS2 & INTRAP2/L \\
\hline & DS 1 & INTRAP1/L \\
\hline
\end{tabular}

Table 3-99. Control Mode Lock Switch Status
\begin{tabular}{|l|c|}
\hline Switch & Interlock State \\
\hline COMPUTE & RUN \\
WATCHDOG TIMER & NORMAL \\
INTERLEAVE SELECT & NORMAL \\
PARITY ERROR MODE & CONT \\
CLOCK MODE & CONT \\
\begin{tabular}{l} 
Unpredictable results may occur if the CONTROL \\
MODE switch is actuoted while the COMPUTE \\
switch is not in RUN
\end{tabular} \\
\hline
\end{tabular}

\section*{3-102 WATCHDOG TIMER Switch}

When the WATCHDOG TIMER switch is in NORMAL, the watchdog timer counter is reset (flip-flops WCTI-WCT6 set to all ones) by signal WDTR at each interruptible period during program execution.
\[
\mathrm{S} / \mathrm{WDTR}=\mathrm{IEN}+\mathrm{PH} 10+\ldots
\]

If the watchdog timer, which counts up by ones each microsecond, reaches a count of 42 without being reset, a watchdog timer runout condition exists and the program traps to location X'46'.

When the WATCHDOG TIMER switch is in OVERRIDE, WDTR is held true, and the watchdog timer flip-flops are constantly held to all ones and cannot count.
\[
\begin{aligned}
\text { WDTR }= & \text { KWDTR }+ \text { KSC }+ \text { NKRUN } \\
& + \text { PCPACT }
\end{aligned}
\]

\section*{3-103 INTERLEAVE SELECT Switch}

When the INTERLEAVE SELECT switch is in NORMAL, core memory interleaving is in effect. When the switch is in DIA GNOSTIC, memory interleaving is not in effect. Normally this switch is in DIA GNOSTIC only when the operator is performing memory diagnostic programs. Interleave logic is found in the core memory.

\section*{3-104 AUDIO Switch}

The AUDIO switch in the ON position connects the PCP speaker to either flip-flop MUSIC or flip-flop ALARM. If ALARM is true, and the AUDIO switch is ON, the speaker will emit a l-kHz signal. The ALARM and MUSIC flip-flops are set or reset by the write direct instruction.

3-105 SENSE Switches
The four SENSE switches on the PCP operate in either the local or lock control modes.

3-106 REGISTER DISPLAY Switch
The REGISTER DISPLAY switch is used with the REGISTER SELECT 12 -position switch to display the contents of the CPU internal registers. The logic signal KD generated by the REGISTER DISPLAY switch is true only when the REGISTER DISPLAY switch is ON and the CLOCK MODE switch is not in CONT.

\section*{3-107 REGISTER SELECT Switch}

The REGISTER SELECT switch is used to display the following information under the conditions noted:
a. Contents of the CPU registers or sum bus, as selected by positions A, B, C, D, and S on the panel above the switch when the REGISTER DISPLAY switch is ON. The display is in the DISPLAY indicators.
b. Contents of the floating point unit registers or sum bus, as selected by switches on the floating point unit (paragraph 3-95) when the REGISTER SELECT switch is in the EXT position. The display is in the DISPLAY indicators.
c. Integral IOP information as shown in table 2-2 when the REGISTER SELECT switch is set at EXT. The display is in the INSTRUCTION ADDRESS and EXECUTION, PCP, and PREPARATION PHASES indicators.

The DISPLAY indicators are lighted by lamp drivers SO/L through S31/L, which receive their inputs from the sum bus, S0 through S31, or the floating point unit, FPO through FP31 as follows:
\[
S 0 / L-S 31 / L=S 0-S 31 K D I+F P 0-F P 31 N K D I
\]
where NKDI is true when the REGISTER SELECT switch is in the EXT position.

The contents of the CPU B-and C-registers are gated onto the sum bus as follows:
\[
\begin{aligned}
S 0-S 31 & =\text { B0-B31 SXB }+C 0-C 31 S X C+\ldots \\
S X B & =\text { KSXB DIS }+\ldots \\
\text { SXC } & =\text { KSXC DIS }+\ldots \\
\text { DIS } & =\text { NKSXS KD KSC NSC1 }
\end{aligned}
\]

Signals KSXB and KSXC are the outputs of the REGISTER SELECT switch in the B and C positions respectively, signal KD is true when the REGISTER DISPLAY switch is ON, and KSC is true when the CLOCK MODE switch is in the center position.

The A- and D-register outputs are placed on the sum bus by way of the adder propagate signals, PRO through PR31.

REGISTER SELECT switch outputs KSXA and KSXD, true when the switch is in the \(A\) and \(D\) positions resoectively, are inverted and used in the adder enable terms PRXAD, PRXNAD, PRXAND, and PRXNAND in such a way that the propagate term for each bit will contain the \(A\) - or D-register information when the switch is in the appropriate position. The propagate logic is explained in detail in the discussion on the CPU adder.

If the REGISTER SELECT switch is in the \(S\) position, the REGISTER DISPLAY switch is off, or the CLOCK MODE switch is in the CONT position, signal NKSXS, KD, or KSC respectively is false, driving signal DIS false. In this case, any information that happens to be on the sum bus is displayed in the DISPLAY indicators.

The integral IOP information is displayed by way of the following lamp drivers:

INSTRUCTION ADDRESS
```

P16/L-P25/L
IOFRO-IOFR9
P26/L
IOFM

```

EXECUTION PHASES
PHI/L-PH4/L IOPH0-IOPH3

PCP PHASES
PCP4/L IOSC

\section*{PREPARATION PHASES}

> \begin{tabular}{ll}  PRE4/L, PRE2/L, PRE1/L & \(\begin{array}{l}\text { SW4/LP, SW2/LP, } \\ \\ \\ \\ \\ \\ \text { SW1/LP. States of } \\ \text { SW9-SW15, binary } \\ \text { coded from 001 (SW9) } \\ \text { to } 111 \text { (SW15) }\end{array}\) \\ \hline \end{tabular}

The I/O information is gated onto the appropriate lampdriver lines by signal NKDI, which is true when the REGISTER SELECT switch is in the EXT position. Typical equations are as follows:
\[
\begin{aligned}
& \mathrm{P} 19 / \mathrm{L}=\mathrm{P} 19 \mathrm{KDI}+\mathrm{IOFR3} \mathrm{NKDI} \\
& \mathrm{PCP} 4 / \mathrm{L}=\mathrm{PCP4} / \mathrm{LP} \text { KDI }+ \text { IOSC NKDI }
\end{aligned}
\]

\section*{3-108 1/O RESET Switch}

The I/O RESET switch generates signal KIORESET. KIORESET is gated with NKAS/B-1 to produce the I/O reset signal /RIOC/. Signal KIORESET is interlocked to the false state when the CONTROL MODE switch is in LOCK. The I/O RESET switch does not affect the current operation of the CPU.

3-109 UNIT ADDRESS Switches
The three UNIT ADDRESS switches are used with the LOAD switch to enter into the initial bootstrap load routine the address of the device, device controller and the IOP from
which the data is to be read into memory. The UNIT ADDRESS switches decode the hexadecimal numbers to their binary representations.

\section*{3-110 INTERRUPT Switch}

The CPU INTERRUPT switch generates the signal KINTRP, which causes the CPU to interrupt to location X'5D'. Unless PSW2 bit 6 is a zero and the interrupt level is armed, the interrupt will not occur.

\section*{3-111 SELECT ADDRESS Switches}

The 17 SELECT ADDRESS switches are used with the ADDR STOP switch to select the address at which the program is to be halted. They are used with the STORE switch to select the address of a memory location to be altered, and are also used with the DISPLAY switch to select the address of a memory location to be displayed.

\section*{3-112 DATA Switches}

The 32 DATA switches are used to alter the contents of PSW1 or PSW2 when used with the INSERT switch, or to change the value of the DISPLAY indicators ( \(D\)-register) when used with the DATA switch.

3-113 Entering PCP Phases (See figure 3-219.)
The PCP phases are entered when signal HALT/1 is true and phase 10 of the current instruction is reached.
\[
\begin{aligned}
S / P C P I= & \text { BRPCPI }+\ldots \\
B R P C P I= & \text { HALT/1 PH10 NFUEXU NIOSC } \\
& N(\text { INT IEN }) \quad \text { N(S/TRAP) }
\end{aligned}
\]

Signal HALT/I goes true under the following conditions:
a. The COMPUTE switch is set to IDLE and phase PREI of the current instruction is reached.
\(S /\) HALT \(=\) NKRUN PREI NFUEXU + ...
b. A wait instruction has been executed.
S/HALT = FUWAIT PHI + ...
c. The ADDR STOP switch is ON and the value in the SELECT ADDRESS switches is equal to the address on the memory address lines.
```

HALT/1 = DCSTOP + ...
DCSTOP = MR ADMATCH KADDRSTOP NIOACT + ...

```
d. A trap or interrupt has occurred and the instruction being executed is not a modify and test or exchange program status doubleword instruction.
e. Power is applied to or removed from the system.
\begin{tabular}{rl} 
S/PCP2 & \(=\) RESET/KS \(+\ldots\) \\
RESET/KS & \(=\) RESET NKCPURESET/B \\
RESET & \(=\) SYSR \(+\ldots\) \\
SYSR & \(=\) START \(+\ldots\) \\
START & \(=/ S T /\) (from power monitor)
\end{tabular}

Each of the above conditions, except condition e, causes the CPU to enter PCP1. When dc power is applied to or
removed from the system, signal START forces the CPU directly to PCP2. Phase PCP1 is entered at the end of any instruction, except execute, if signal HALT/1 is true and no trap or interrupt is active.

The program goes from PCP1 to PCP2 with the equations
\(R / P C P I=\ldots\)
\(S / P C P 2=P C P 1+\) RESET \(/ K S\)
The program remains in PCP2 until a control switch is operated.


Figure 3-219. Entering PCP Phases

The PCP phase sequencing following PCP2 is described under the various functions of the control switches.

An overall diagram of the PCP sequencing beyond the idle phase is shown in figure 3-220.

\section*{3-114 Reset Function}

To reset the CPU by pressing either the CPU RESET/CLEAR switch or the SYSTEM RESET/CLEAR switch, the COMPUTE switch must first be placed in the IDLE position. The logical sequence of events when either of these switches is pressed is shown in table 3-100 and figure 3-221.

\section*{3-115 Clear PSW1, PSW2 Function}

When the CPU is in PCP2 because the COMPUTE switch is in IDLE, setting the CLEAR switch to PSW1 or PSW2 clears program status doubleword 1 or 2 respectively. Signal KCLRPSW1 or KCLRPSW2 is generated at the switch output and signal PSWIXS or PSW2XS is developed:
```

PSWIXS = KCLRPSWI NIOCON NKAS/B +...
PSW2XS = KCLRPSW2 NIOCON NKAS/B +...

```

Zeros are placed on the sum bus by inhibiting signal S/SXD, which is normally true during PCP2:
\[
S / S X D=N K C L R P S W / B \text { PCP2/I NRESET/C NIOCON }
\]

Signal NKCLRPSW/B goes low when either of the CLEAR switches is operated.

The control flip-flops in PSWI are cleared as follows:
\(\mathrm{R} / \mathrm{CCl}-\mathrm{CC4}=\mathrm{CCXS} / 0\)
CCXS \(/ 0=\) PSWIXS
R/FS, R/FZ, R/FNF, R/NMASTER, R/AM = PSWIXS

The \(P\)-register (instruction address) is cleared by transferring the zeros on the sum bus into the \(P\)-register with PXS:
```

PXS = PSWIXS + ...

```

The control flip-flops in PSW2 are cleared as follows:
R/WKO, R/WK1, R/CIF, R/II, R/EI = PSW2XS + ...

The register pointer in PSW2 is cleared by transferring the zeros on the sum bus into the RP-register as follows:
```

R/RP24-RP27 = RPXS
RPXS = PSW2XS

```

\section*{3-116 STEP or RUN from Idle Operation}

When the CPU is idling in PCP2 because the COMPUTE switch is in IDLE, setting the switch to STEP causes the CPU to enter PCP3 and branch to phase 10, then perform the instruction execution. After execution, the signal BRPCPI goes true and the CPU sequences to PCP1 and PCP2 where it again remains in the idle state.

Table 3-100. Reset Sequence Chart
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline & Switches and signals involved CPU RESET/CLEAR \(\Rightarrow\) orSYSTEM RESET/CLEAR \(\Rightarrow\) COMPUTE in IDLE \(\Rightarrow\) & \begin{tabular}{l}
KCPURESET, KCPURESET/B \\
KSYSR, KSYSR/B \\
NKAS/B, NKRUN (necessary for either switch
\end{tabular} &  \\
\hline & & & Mnemonic: RESET \\
\hline
\end{tabular}

Table 3-100. Reset Sequence Chart (Cont.)

(Continued)

Table 3-100. Reset Sequence Chart (Cont.)



Figure 3-220. PCP Sequencing Beyond Idle State


Figure 3-221. CPU RESET/CLEAR and SYSTEM RESET/ CLEAR, Flow Diagram

When the COMPUTE switch is moved from IDLE to RUN, the CPU sequences to PCP3, branches to phase 10, and continues to sequence through the program in its normal manner. The sequence of operations when this switch is operated is shown in figure 3-219.

\section*{3-117 INSERT Function (See figure 3-222.)}

If in idle phase PCP2 the INSERT switch is placed in PSW1, a program status word PSW1 will be entered according to the settings of the DATA switches. If the INSERT switch is set to PSW2, the program status word PSW2 will be entered according to the settings of the DATA switches. The DATA switches can only set or cause no change in the correspond ing bits of PSW1 and PSW2. If a reset is required in any bit, the contents of PSW1 or PSW2 must be cleared before entering new data. The logic sequence for the INSERT function is provided in table 3-101.


Figure 3-222. Insert PSW1/Insert PSW2, Flow Diagram

\section*{3-118 DATA ENTER/CLEAR Function (See figure 3-223.)}

When the DATA switch is set to ENTER, the states of the 32 DATA switches are transferred to the D-register and are displayed in the 32 DISPLAY indicators. When the DATA switch is set to CLEAR, zeros are transferred to the Dregister. If after data has been transferred from the DATA

Table 3-101. Insert PSW1/Insert PSW2 Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PCP2 & \begin{tabular}{l}
Idle phase sustained until KAS/1 KAS/2 \\
Reset HALT flip-flop \\
\(\left.\begin{array}{c}\text { KPSW1 } \\ \text { or } \\ \text { KPSW2 }\end{array}\right\} \Longrightarrow K A S / 1, K A S / 2\) \\
Enable signal ( \(S / S X D\) ) \\
Set flip-flop PCP3
\end{tabular} & \[
\text { R/HALT } \quad=P C P 2 \text { NKAS } / B+\ldots
\] & \begin{tabular}{l}
Enable program to proceed to PCP3 \\
Preset adder for \\
\(D \longrightarrow S\) in PCP3
\end{tabular} \\
\hline PCP2/3 & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(B 0-B 31)
\end{aligned}
\] \\
Enable signal (S/SXA) \\
Insert PSWI \(\Longrightarrow\) \\
PSWI (bit 0-bit 11) \(\rightarrow\) \\
(A0-All) \\
\(0 \longrightarrow\) A bits not being set \\
INSERT PSW2 \(\Longrightarrow\) PSW2 (bit 2-bit 27) \(\rightarrow\) (A2-A27) \\
NIOFS \(\Longrightarrow\) RESET IOSC if set
\end{tabular} & \[
\begin{array}{ll}
\text { Adder preset at PCP2 clock } \\
\text { BXS } & =\text { PCP3 SWK12 }+\ldots \\
\text { SWK12 } & =\text { SWK1 }+ \text { SWK2 } \\
\text { SWK2 } & =\text { KPSW1 }+ \text { KPSW2 } \\
(S / S X A) & =P C P 3+\ldots \\
& =\text { KPSW1/B PCP3 }+\ldots \\
\text { AXPSW1 } & \\
& =\text { AXZ }+\ldots \\
\text { AX } & =\text { KPSWZ/B PCP3 }+\ldots \\
\text { AXZ } & \\
\text { AXPSW2 } & \\
& \\
\text { R/IOSC } & \text { PCP3 NIOFS }+\ldots \\
\text { R/PCP2 } & =P C P 3
\end{array}
\] & \begin{tabular}{l}
Transfer instruction currently in D-register to \(B\)-register \\
Preset adder for \\
\(A \longrightarrow S\) in PCP4 \\
Condition code, floating control bits, MS, \(D M, A M \longrightarrow A-\) register to save current PSWI \\
Enable reset inputs to A-register \\
Write key, inhibits, register pointer-A-register to save current PSW2 \\
Reset internal I/O service call flip-flop if no IO function strobe
\end{tabular} \\
\hline
\end{tabular}

Table 3-101. Insert PSW1/Insert PSW2 Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PCP4 & \begin{tabular}{l}
One clock long \\
Enable signal (S/SXAORD) \\
INSERT PSWI \(\Longrightarrow \quad(\) P15-P31 \() \longrightarrow\) \\
(S15-S31) \\
\((A 0-A 31) \longrightarrow(S 0-S 31)\) \\
\((S 0-S 31) \rightarrow(D 0-D 31)\) \\
\((K S 0-K S 31) \rightarrow(A 0-A 31)\) \\
Enable A-register reset inputs
\end{tabular} & \begin{tabular}{l}
\[
\begin{array}{ll}
(S / S X A O R D) & =P C P 4+\ldots \\
S X P & =P C P 4 \quad \text { KPSWI } / B \quad \text { NDIS }+\ldots
\end{array}
\] \\
Adder logic preset in PCP3
\[
\text { DXS } \quad=\text { PCP4 SWK } 12+\ldots
\] \\
AXK \(\quad=\) PCP4 SWK2 \(+\ldots\) \\
\(A X \quad=A X K+\ldots\)
\end{tabular} & \begin{tabular}{l}
Preset adder for \\
AuD \(\longrightarrow S\) in PCP5 \\
Transfer PSW1 or PSW2 to \(D\)-register \\
If PSW1, A15-A31 is empty, and S15-S31 comes from P -register (program address). If PSW2, all information going into \(D\) comes from A-register but only A2-A7 and A24-A27 contain useful information \\
Manually entered information from DATA switches \(\longrightarrow\) Aregister. KSO-KS31 are DATA switch outputs and are true when corresponding switches are in up position. Clear A-register flip-flops not set by switches.
\end{tabular} \\
\hline PCP5 & \begin{tabular}{l}
One clock long \\
(A0-A31) or (D0-D31) \(\longrightarrow\) (S0-S31) \\
INSERT PSWI \(\Longrightarrow(S 0-S 3) \longrightarrow\) (CCl-CC4); (S5-S8) \(\rightarrow\) FS, \\
FZ, FNF, NMASTER; (S10, S11) \\
\(\nrightarrow D M, A M\) \\
INSERT PSW2 \(\Longrightarrow(S 2, S 3) \longrightarrow\) WKO, WKI; (S5-S7) \(\rightarrow\) CI, II, EI
\[
(\text { S24-S27 }) \rightarrow(\text { RP24-RP27 })
\] \\
Enable signal ( \(\mathrm{S} / \mathrm{SXB}\) )
\end{tabular} & \[
\begin{array}{ll}
\text { Adder logic preset in PCP4 } \\
\text { PSWIXS } & =\text { PCP5 KPSW1/B }+\ldots \\
\text { PSW2XS } & =\text { PCP5 KPSW2/B }+\ldots \\
\text { RPXS } & =\text { PSW2XS }+\ldots \\
(S / S X B) & =\text { PCP5 NBRPCP5 }
\end{array}
\] & \begin{tabular}{l}
Sets PSW1 and PSW2 flip-flops if corresponding DATA switches are set to 1 . Causes no change where data switches are not set. (To enter zeros where the original PSW contained ones, the PSW must first be cleared with the PSWI or PSW2 CLEAR switch.) \\
Preset adder logic for \\
\(B \longrightarrow S\) in PCP6
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-101. Insert PSWI/Insert PSW2 Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PCP6 & \begin{tabular}{l}
One clock long
\[
(B 0-B 31) \longrightarrow(S 0-S 31)
\]
\[
(S 0-S 31) \rightarrow(D 0-D 31)
\] \\
Set flip-flop HALT
\end{tabular} & Adder logic set in PCP5
\[
\begin{array}{ll}
\text { DXS } & =\text { PCP6 SWK } 12 \\
\text { S/HALT } & =\text { PCP6 }+\ldots
\end{array}
\] & \begin{tabular}{l}
Return current instruction to D-register \\
Halt computer
\end{tabular} \\
\hline PCPI & \begin{tabular}{l}
One clock long \\
Enabie signai (S/SXD)
\end{tabular} & \((S / S X D) \quad=P C P I+\ldots\) & Preset adder İogic for \(D \longrightarrow S\) in PCP2 \\
\hline PCP2 & Idle indicators & Preset in PCPI & ( \\
\hline
\end{tabular}


Figure 3-223. DATA ENTER/DATA CLEAR, Flow Diagram
switches into D the COMPUTE switch is set to either RUN or STEP, the contents of the D-register will be accepted as the next instruction to be executed. The logic sequence for the DATA ENTER/CLEAR function is given in table 3-102.

\section*{3-119 STORE INSTR ADDR/SELECT ADDR Function (See figure 3-224.)}

The STORE switch is operative only while the CPU is in the idle state, PCP2. When the STORE switch is set to INSTR ADDR, the contents of the D-register are stored into the memory address currently in the P -register. When the STORE switch is set to SELECT ADDR, the contents of the D-register are stored into the address specified by the settings of the 17 SELECT ADDRESS switches. The logic sequence for the STORE INSTR ADDR/SELECT ADDR function is given in table 3-103.

\section*{3-120 DISPLAY INSTR ADDR/SELECT ADDR Function (See} figure 3-225.)

If the DISPLAY switch is set to INSTR ADDR in PCP2 idle state, the CPU reads into the D-register the contents of the memory location pointed to by the P-register. If the DISPLAY switch is set to SELECT ADDR in PCP2 wait state, the CPU reads into the \(D\)-register the contents of the memory location whose value is equal to the value of the 17 SELECT ADDRESS switches. The logic sequence for the DISPLAY INSTR ADDR/SELECT ADDR function is given in table 3-104.

\section*{3-121 INSTR ADDR HOLD/INCREMENT Function}

During normal program execution the INSTR ADDR switch is in the center position, and signals KAHOLD and KINCRE/B are false. When this switch is in the centerposition the contents of the P -register are incremented at the end of each instruction execution (ENDE).

With the INSTR ADDR switch in HOLD and the COMPUTE switch set to RUN, the CPU will repeatedly execute the instruction addressed by the INSTRUCTION ADDRESS display (P-register), and will not sequence to the next instruction.

With the COMPUTE switch in IDLE, moving the INSTR ADDR switch to INCREMENT will cause the current instruction address to be counted up by one, as shown in figure 3-226 and the contents of this updated address to be displayed in the DISPLAY indicators. Thus, the operator can display the contents of sequential memory locations by repeatedly moving the INSTR ADDR switch to INCREMENT. The logic sequence for the INCREMENT function is given in table 3-105.

\section*{3-122 Clear Memory Function}

When the CPU RESET/CLEAR and the SYSTEM RESET/CLEAR pushbuttons are pressed sumultaneously, signal CLEAR MEM is true, and all core memory locations are cleared to zero.

Table 3-102. DATA ENTER/CLEAR Sequence
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
PCP \\
Phase
\end{tabular} & Function Performed & Signals Involved & Comments \\
\hline PCP2 & Go to PCP3 & \[
\begin{aligned}
S / P C P 3= & (\text { NHALT KAS } / 1 \mathrm{KAS} / 2+\ldots) \\
& \text { PCP2 } / 1 \text { NIOCON NDCSTOP }
\end{aligned}
\] & \\
\hline PCP2/3 & One clock long
\[
O_{s} \leftrightarrows A
\] & \[
\begin{array}{ll}
A X & =A X Z+\ldots \\
A X Z & =P C P 3+\ldots
\end{array}
\] & \\
\hline PCP4 & \[
\begin{aligned}
& \text { One clock long } \\
& \text { KCLEAR } / B \Rightarrow \\
& (S 0-S 31) \rightarrow(D 0-D 31) \\
& \text { KENTER } / B \rightarrow \\
& \text { Data } S W \longrightarrow A \\
& \text { Preset } S \longrightarrow C \\
& \text { Preset } A \text { or } D \longrightarrow S
\end{aligned}
\] & \[
\begin{array}{ll}
\text { DXS } & =\text { PCP4 KCLEAR } / B+\ldots \\
\text { AXK } & =\text { PCP4 KENTER } / B+\ldots \\
(S / C X S) & =P C P 4 \text { KENTER } / B+\ldots \\
S / S X A O R D ~ & =P C P 4+\ldots
\end{array}
\] & \\
\hline PCP5 & One clock long
\[
\begin{aligned}
& \text { Enter Data } \Rightarrow \\
& \begin{array}{l}
(S 0-S 31) \rightarrow(D 0-D 31) \\
(S 0-S 31) \longrightarrow(C 0-C 31)
\end{array} \\
& (A 0-A 31) \text { or }(D 0-D 31) \longrightarrow(S 0-S 31) \\
& \text { Preset } B \longrightarrow S
\end{aligned}
\] & \[
\text { DXS } \quad=\text { PCP5 KENTER/B }+\ldots
\]
\[
S / S X B=\text { PCP5 NBRPCP5 }+\ldots
\] & Preset in PCP4 \\
\hline PCP6 & \begin{tabular}{l}
One clock long
\[
(B 0-831) \longrightarrow(S 0-531)
\] \\
Set HALT flip-flop
\end{tabular} & S/HALT \(=\) PCP6 + \(\ldots\) & Preset In PCP5 \\
\hline PCPI & \begin{tabular}{l}
One clock long \\
Preset \(D \longrightarrow S\) for PCP2
\end{tabular} & \((S / S X D)=P{ }^{\prime}{ }^{\prime}+\ldots\) & \\
\hline PCP2. & \begin{tabular}{l}
Idle
\[
\underset{\substack{\text { play indicators }}}{(\mathrm{DO}-\mathrm{O} 31) \longrightarrow \text { S31 }) \longrightarrow \text { dis - }}
\] \\
Reset HALT flip-flop
\end{tabular} & R/HALT \(=\) PCP2 NKAS \(/ B+\ldots\) & Preset during PCPI No control switch action \\
\hline
\end{tabular}


Figure 3-224. STORE INSTR ADDR/STORE SELECT ADDR, Flow Diagram


Figure 3-225. DISPLAY SELECT ADDR/DISPLAY INSTR ADDR, Flow Diagram

Table 3-103. Store INSTR ADDR/STORE SELECT ADDR Sequence
\begin{tabular}{|c|c|c|c|}
\hline PCP Phase & Function Performed & Signals Involved & Comments \\
\hline PCP2 & \begin{tabular}{l}
Enable signal (S/SXD) \\
Go to PCP3
\end{tabular} & \begin{tabular}{rl}
\((S / S X D)=\) & \\
& PCP2/1 NRESET/C \\
& NKCLRPSW/B NIOCON \\
S/PCP3 \(=\) & \\
& (NHALT KAS/1 KAS/2 + ...) \\
& PCP2/1 NIOCON NDCSTOP
\end{tabular} & \begin{tabular}{l}
Preset adder for \\
\(D \longrightarrow S\) in PCP3
\end{tabular} \\
\hline PCP2/3 & One clock long (D0-D31) \(\longrightarrow\) (S0-S31)
\[
(P 16-P 31) \rightarrow(B 16-B 31)
\] & Adder logic preset in PCP2
\[
\begin{array}{ll}
\text { AX } & =A X Z+\ldots \\
\mathbf{A X Z} & =P C P 3+\ldots \\
B X P & =\text { PCP3 SWK5 }+\ldots \\
\text { R/PCP2 } & =\text { PCP3 }
\end{array}
\] & \begin{tabular}{l}
For display PRESET during PCP2 \\
Transfer address in PSWI to B-register
\end{tabular} \\
\hline PCP4 & \begin{tabular}{l}
Enable signal (S/SXAORD) \\
STORE SELECT ADDR \(\Longrightarrow\) \\
Address switches \\
Set flip-flop MBXS \\
Set flip-fiop DRQ
\end{tabular} & \[
\begin{aligned}
(S / S X A O R D) & =P P C P 4+\ldots \\
& =P C P 4 \text { SWK5 } \\
\text { PXK } & \\
& \\
S / M B X S & (S / M B X S)+\ldots \\
(S / M B X S) & =P C P 4 S W K 3+\ldots \\
\text { S/DRQ } & =(S / M \bar{B} X S)+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Preset adder logic for \(A\) or \(D \longrightarrow S\) in PCP5 \\
Transfer address switch outputs to P -register \\
Prepare for memory write \\
Data request. Inhibits transmission of another clock until data release received from memory
\end{tabular} \\
\hline PCP5 & \[
\begin{aligned}
& \begin{array}{l}
\text { One clock long } \\
\text { (AO-A3I) or (DO-D31) } \longrightarrow(\text { SO-S3I) } \\
(\text { SO-S31 }) \longrightarrow(\text { MBO-MB3I) } \\
\text { Preset B } \longrightarrow \text { S for PCP6 }
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Adder logic preset in PCP4 \\
MBXS set in PCP4 \\
\(S / S X B \quad=\quad\) PCP5 NBRPCP5 \(+\ldots\)
\end{tabular} & Store address in Dregister in instruction address or address pointed to by SELECT ADDRESS switches \\
\hline PCP6 & One clock long
\[
\begin{aligned}
& (B 0-B 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(P 0-P 31)
\end{aligned}
\] & \[
\begin{aligned}
& \text { Preset in PCP5 } \\
& \text { PXS } \quad=\text { PCP6 SWK5 }+\ldots
\end{aligned}
\] & Return program address to \(P\)-register \\
\hline
\end{tabular}

Table 3-104. DISPLAY INSTR ADDR/DISPLAY SELECT ADDR Sequence


Table 3-106. Clear Memory Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline & \begin{tabular}{l}
Switches and signals invo CPU RESET/CLEAR \(\Longrightarrow\) \\
and \\
SYSTEM RESET/CLEAR \\
COMPUTE in IDLE \(\Longrightarrow\)
\end{tabular} & \begin{tabular}{l}
CPURESET, KCPURESET/B \\
KSYSR, KSYSR/B \\
AS/B, NKRUN (necessary for clear memory opera
\end{tabular} & \\
\hline PCP2 & \begin{tabular}{l}
Idle phase - sustained until CPU RESET/CLEAR and SYSTEM RESET/CLEAR uíe piéssed \\
Reset HALT flip-flop \\
Inhibit interrupts during idle phase \\
Enable signal ( \(S / S X D\) ) \\
Set flip-flop PCP3
\end{tabular} & \[
\begin{aligned}
\text { R/HALT }= & (\text { R/HALT }) \\
(\text { R/HALT })= & \text { PCP2 NKAS/B } \\
(S / \text { INTRAP })= & \text { N(PCP2 NKRUN }) \\
(S / S X D)= & \text { PCP2/1 NRESET/C } \\
& \text { NKCLRPSW/B NIOCON } \\
& +\ldots \\
= & (S / P C P 3) \\
S / P C P 3= & \text { PCP2/1 NIOCON } \\
(S / P C P 3)= & \text { NDCSTOP (CLEARMEM + ...) } \\
\text { CLEARMEM }= & \text { NKAS/B KSYSR/B } \\
& \text { KCPURESET/B }
\end{aligned}
\] & \begin{tabular}{l}
Inhibit setting of first of interrupt phase sequence flip-flops \\
Preset adder logic for \(D \longrightarrow S\) in PCP3 \\
Go to PCP phase 3
\end{tabular} \\
\hline PCP3 & \begin{tabular}{l}
One clock long \\
\((\) D0-D31) \(\longrightarrow(S 0-S 31)\) \\
\((\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{BO}-\mathrm{B} 31)\) \\
NIOFS \(=\) Reset IOSC \\
\(0 \rightarrow(A 0-A 31)\) \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) )
\end{tabular} & \[
\begin{array}{ll}
\text { Adder logic preset in PCP2 } \\
\text { BXS } & =\text { PCP3 SWK12 }+\ldots \\
\text { SWK12 } & =\text { SWK1 }+ \text { SWK2 } \\
\text { SWK1 } & =\text { CLEARMEM }+\ldots \\
\text { R/IOSC } & =\text { PCP3 NIOFS } \\
\text { AX } & =\text { AXZ }+\ldots \\
\text { AXZ } & =\text { PCP3 }+\ldots \\
(S / S X A) & =P C P 3+\ldots
\end{array}
\] & \begin{tabular}{l}
Transfer next instruction in D-register to B -register \\
Cancel internal I/O service call enable \\
Clear A-register \\
Preset adder logic for \\
\(A \longrightarrow S\) in PCP4
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-106. Clear Memory Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PCP4 & \begin{tabular}{l}
One clock long \\
Enable signal (S/SXAORD)
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(D 0-D 31)
\end{aligned}
\] \\
Set flip-flop MBXS \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
& (S / S X A O R D)=P C P 4+\ldots \\
& \text { Adder logic preset in PCP3 } \\
& \text { DXS } \\
& =P C P 4 \text { SWK12 }+\ldots \\
& S / M B X S=(S / M B X S) \\
& (S / M B X S)= \\
& S / D R Q
\end{aligned}=P C P 4 S W K 1 .
\] & \begin{tabular}{l}
Preset adder logic for \\
\(A\) or \(D \longrightarrow S\) in PCP5 \\
Clear D-register by transferring zeros in A-register to \(D\)-register \\
Prepare for memory write \\
Data request. Inhibits transmission of another clock until data release received from core memory
\end{tabular} \\
\hline PCP5 & \begin{tabular}{l}
Sustained until switches released
\[
\text { (A0-A31) or (D0-D31) } \longrightarrow
\]
(S0-S31)
\[
(S 0-S 31) \rightarrow(\text { MBO-MB31 })
\]
\[
p+1 \rightarrow p
\] \\
Set flip-flop MBXS \\
Set flip-flop DRQ
\end{tabular} & \[
\begin{aligned}
& \text { Adder logic preset in PCP4 } \\
& \text { Memory write preset in PCP4 } \\
& \text { PUC31 }=\text { PCP5 SWK1 } \\
& S / \text { MBXS }=(S / M B X S) \\
& (S / M B X S)=P C P 5 S W K 1+\ldots \\
& (S / D R Q)=(S / M B X S)+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Place zeros on memory bus ( A - and D -registers both contain zeros) \\
Add 1 to P-register each PCP5 to address all memory locations \\
Preset for memory write to write zeros into each addressed memory location as PCP5 repeats \\
Data request. Inhibits transmission of another clock until data release received from core memory with each memory access
\end{tabular} \\
\hline
\end{tabular}

Table 3-106. Clear Memory Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { PCP5 } \\
& \text { (Cont) }
\end{aligned}
\] & \begin{tabular}{l}
Enable signal (S/SXA) \\
Enable signal ( \(\mathrm{S} / \mathrm{SXB}\) ) \\
Repeat PCP5 as long as both switches are pressed \\
Set flip-flop PCP6 when switches are released
\end{tabular} & \[
\begin{array}{ll}
(S / S X A) & =\text { BRPCP5 }+\ldots \\
(S / S X B) & =\text { PCP5 NBRPCP5 } \\
\text { BRPCP5 } & =\text { PCP5 CLEARMEM }+\ldots \\
S / P C P 6 & =P C P 5 \text { NBRPCP5 }
\end{array}
\] & \begin{tabular}{l}
Preset adder logic for \(A \longrightarrow S\) with each repetition of PCP5 \\
Preset adder logic for \\
\(B \longrightarrow S\) in last PCP5 \\
All memory locations are cleared while switches are pressed \\
Go to PCP phase 6
\end{tabular} \\
\hline PCP6 & \begin{tabular}{l}
\[
\begin{aligned}
& (B O-B 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(D 0-D 31)
\end{aligned}
\] \\
Set HALT flip-flop
\end{tabular} & Adder logic preset in PCP5
\[
\begin{array}{ll}
\text { DXS } & =\text { PCP6 SWK } 12+\ldots \\
\text { S/HALT } & =(S / \text { HALT }) \\
(S / \text { HALT }) & =\text { PCP6 }+\ldots
\end{array}
\] & \begin{tabular}{l}
Return next instruction to \(D\)-register \\
Halt computer
\end{tabular} \\
\hline PCP 1 & Enable Signal (S/SXD) & \((S / S X D) \quad=P C P 1+\ldots\) & Preset adder logic for \(D \longrightarrow S\) in PCP2 \\
\hline PCP2 & Idle phase
\[
\begin{gathered}
(\mathrm{DO} 0-\mathrm{D} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \longrightarrow \\
\text { DISPLAY indicators }
\end{gathered}
\] & Preset in PCPi & \\
\hline
\end{tabular}

Table 3-107. Load Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline PCP2 & \begin{tabular}{l}
Signals true: \\
KFILL/B, KAS/1, KAS/2, SWKI \\
Idle phase \\
Reset HALT flip-flop \\
Inhibit signal (S/INTRAP)
\end{tabular} & \[
\begin{array}{ll}
\text { SWKI } & =\text { KFILL } / B+\ldots \\
\text { R/HALT } & =(\text { R/HALT }) \\
(\text { R/HALT }) & =\text { PCP2 NKAS } / B+\ldots \\
(S / \text { INTRAP }) & =N(P C P 2 \text { NKRUN })
\end{array}
\] & Inhibit interrupts during idle phase \\
\hline
\end{tabular}

Table 3-107. Load Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline | PCP2
(Cont.) & \begin{tabular}{l}
Enable signal ( \(\mathrm{S} / \mathrm{SXD}\) ) \\
Set flip-flop PCP3
\end{tabular} & \[
\begin{aligned}
(S / S X D)= & \\
& \text { PCP2/1 NRESET/C } \\
& \text { NKCLRSSW/B NIOCON }
\end{aligned}
\] & \begin{tabular}{l}
Preset adder logic for \(D \longrightarrow S\) in PCP3 \\
Go to PCP phase 3
\end{tabular} \\
\hline PCP3 & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(B 0-B 31)
\end{aligned}
\] \\
NIOFS \(\Rightarrow\) Reset IOSC \\
Enable signal (S/SXA)
\end{tabular} & \[
\begin{array}{ll}
\text { Adder logic preset in PCP2 } \\
& =\text { PCP3 SWK } 12 \\
\text { BXS } & =\text { SWK1 + SWK2 } \\
\text { SWK12 } & =\text { PCP3 NIOFS } \\
\text { R/IOSC } & =P C P 3+\ldots \\
(S / S X A) & \\
\text { R/PCP2 } & =P C P 3
\end{array}
\] & \begin{tabular}{l}
Save next instruction in B-register \\
Reset IO service call if no function strobe \\
Preset adder logic for \\
\(S \longrightarrow A\) in PCP4
\end{tabular} \\
\hline PCP4 & \begin{tabular}{l}
One clock long \\
Set flip-flop MBXS \\
Set flip-flop \(M R Q\) \\
Set flip-flop DRQ \\
\((\mathrm{AO}-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)\) \\
\((S 0-S 31) \rightarrow(D 0-D 31)\) \\
Enable signal (S/SXA ORD)
\end{tabular} & \begin{tabular}{l}
\[
\begin{array}{ll}
S / M B X S & =(S / M B X S) \\
(S / M B X S) & =P C P 4 S W K 1 \\
S / M R Q & =(S / M B X S)+\ldots \\
& \\
S / D R Q & (S / M B X S)+\ldots
\end{array}
\] \\
Adder logic preset in PCP3
\[
\begin{array}{ll}
\text { DXS } & =\text { PCP4 SWK } 12 \\
(S / S X A O R D) & =\text { PCP4 }+\ldots
\end{array}
\]
\end{tabular} & \begin{tabular}{l}
- Prepare for memory write \\
Request for core memory cycle \\
Data request. Inhibits transmission of another clock until data release received from memory \\
Zeros transferred from \\
A-register to \(D\)-register \\
Preset adder logic for \\
\(A\) or \(D \longrightarrow S\) in PCP5
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-107. Load Sequence (Cont.)

(Continued)

Table 3-107. Load Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left\lvert\, \begin{aligned}
& \text { PCP5 } \\
& \text { (Cont.) }
\end{aligned}\right.
\] & \begin{tabular}{l}
\[
P+1 \xrightarrow{P}
\] \\
Sustain PCP5 until P-register contains X'00000029' \\
Last pass \(\Longrightarrow\) \\
Set flip-flop PCP6
\end{tabular} & \[
\begin{aligned}
\text { PUC31 } & =\text { PCP5 SWK1 } \\
\text { BRPCP5 } & =\underset{ }{\text { PCP5 }} \begin{array}{l}
\text { KFILL/B28 } / B 31) \\
\text { S/PCP6 }
\end{array}=\begin{array}{l}
\text { PCP5 NBRPCP5 }
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Add one to P -register. Contents during each loop through PCP5 to address successive bootstrap locations \\
Location \(X^{\prime} 29\) ' is last bootstrap location \\
Go to PCP phase 6
\end{tabular} \\
\hline PCP6 & \begin{tabular}{l}
\[
\begin{aligned}
& (B 0-B 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \longrightarrow(D 0-D 31)
\end{aligned}
\] \\
Set HALT flip-flop \\
Set \(X^{\prime} 25^{\prime}\) in P -register \\
Set \(X^{\prime} 02000000^{\prime}\) in \(D\)-register
\end{tabular} & Adder logic preset in last PCP5
\[
\begin{aligned}
\text { DXS } & =\text { PCP6 }+\ldots \\
\text { S/HALT } & =(S / H A L T) \\
\left.\begin{array}{l}
(S / H A L T) \\
S / P 26 \\
S / P 29 \\
S / P 31
\end{array}\right\} & =\text { PCP6 }+\ldots \\
\text { RESET/C } & =\text { PESET/C } \\
\text { R/P15-P31 } & =\text { PX } \\
\text { PX } & =\text { PCPL KFILL/B }+\ldots \\
\text { S/D6 } & =\text { RESET / C } \\
\text { RESET/C } & =\text { PCP6 KFILL/B }
\end{aligned}
\] & \begin{tabular}{l}
X'02000000' into Dregister making next instruction a "no operation" (LCFI with zeros in bits 10 and 11) \\
Location \(X^{\prime} 26^{\prime}\) is first executed instruction in bootstrap program. \\
One is added to P register contents in PH 10 when COMPUTE switch is set to RUN \\
Ensure that no operation instruction is in Dregister
\end{tabular} \\
\hline PCPI & Enable signal ( \(\mathrm{S} / \mathrm{SXD}\) ) & \((\mathrm{S} / \mathrm{SXD})=\) PCPI \(+\ldots\) & \begin{tabular}{l}
Preset adder logic for \\
\(D \longrightarrow S\) in PCP2
\end{tabular} \\
\hline PCP2 & \[
\begin{aligned}
& \text { Idle } \\
& \underset{\substack{\text { (D0-D31) } \\
\text { DISPLAY indicators }}}{ } \text { (SO-S31) }
\end{aligned}
\] & Preset in PCPI & \\
\hline
\end{tabular}


Figure 3-227. Clear Memory, Flow Diagram


Figure 3-228. Load, Flow Diagram

\section*{3-126 INTEGRAL INPUT/OUTPUT PROCESSOR}

\section*{3-127 General}

The Sigma 5 integral IOP controls data transfer between core memory and one or more peripheral devices. To do this, the integral IOP uses standard CPU registers and circuits together with registers and circuits which have only an I/O function. Since portions of the integral IOP are an integral part of the CPU, the term integral IOP refers to a functional rather than a physical unit.

Figure 3-229 shows the functional circuit groups included in the integral IOP. Blocks with heavy lines denote circuit groups used only for I/O purposes.

3-128 Address and Priority Assignment
IOP address 000 is assigned exclusively to the integral IOP. Interrupt priority is determined by the relative position of an IOP within the interrupt priority chain; the integral IOP may be placed at the discretion of the user, at any level within the priority chain. The integral IOP is not involved in memory priority, since it cannot access memory independently, but only by normal CPU channels.

3-129 Capabilities
Eight I/O channels are standard equipment with the Sigma 5 integral IOP; that is, the integral IOP can service eight device controllers. Additional I/O channels are available, in 8 -channel increments, as an option. The maximum number of I/O channels, including the eight standard channels, is 32. For the remainder of this discussion it is assumed, unless stated otherwise, that the integral IOP has a full complement of \(32 \mathrm{I} / \mathrm{O}\) channels.

Each increment of eight I/O channels is termed a group, and labeled 1 through 4. Of these, group 1 controls multidevice device controllers, each capable of handling 16 devices. Therefore, the maximum number of devices that can be accommodated by the integral IOP is 152, as illustrated in figure 3-230.

\section*{3-130 I/O Fast Memory IOFM}

GENERAL. The I/O fast memory consists of 32 channel registers, distributed among four 8 -channel groups. Each group is made up of five FT25 fast memory modules. Group 1 is typical and is illustrated in figure 3-231. Each channel register is dedicated to a device controller and contains 80 bits. To form the 80 bits, each channel register is distributed twice across the five FT25 modules; 40 bits are contained in the top half channel and 40 bits in the bottom half channel. Channel 0 in figure \(3-231\) is detailed to show byte distribution, and channel 7 is detailed to show
byte information assignment. The bit index in figure 3-231 defines bit information assignment.

Each channel register is divided into four memory access areas, labeled 0 through 3; area selection is controlled by address bits IOFR8 and IOFR9. Areas 0 and 1 each contain four bytes in a channel (bytes 0 through 3), and areas 2 and 3 each contain one byte in a channel (byte 4). Group and channel selection is controlled by address bits LIO3 through LIO7 according to the codes shown in the group and channel selection charts in figure 3-231.

FT25 FAST MEMORY MODULE. Figure 3-232 is a simplified logic diagram of a typical FT25 fast memory module as used in the \(1 / O\) fast memory. The module depicted in figure 3-232 represents byte 0 for both upper and lower half channels of channels 0 through 7 in group 1. The basic unit of memory is memory element SDS 304. There are 16 memory elements in an FT25 module, labeled A1 through Al6, each with an 8-bit storage capacity. Data distribution is as follows: memory element Al stores eight bit \(0^{\prime} \mathrm{s}\), one for each of upper half channels 0 through 7; memory element A2 stores bit 1's for upper half channels 0 through 7; memory element A9 stores bit 0 's for lower half channels 0 through 7; and so on.

To write into the fast memory module, the information code is placed on the fast memory input (RW) lines and applied as data inputs. After entering the module, the input lines are changed to write I/O lines with designations applicable to each module. In the example shown in figure 3-232 the input line designations are \(\mathrm{W} / \mathrm{IO} 1 \mathrm{BO} / \mathrm{X}\), indicating that this module represents byte 0 's for all 16 half channels in group 1. When clock signal \(\mathrm{K} / \mathrm{IOBO} / 0\) and \(\mathrm{I} / \mathrm{O}\) enable term IOFM are both high, the information contained in the data input lines is stored in this module within the half channel specified by the address lines. The address configuration shown in figure 3-232 selects either half channel of channel 0 in group 1; the state of IOFR9 determines which half channel is selected.

Data is read out of the module without the use of the clock signal. When I/O enable term IOFM is high, the contents of the half channel selected by the address lines are placed on data output lines RRO through RR7 and become available for use.

In figure 3-232 the data input lines shown are RWO through RW7. These same input lines are connected to three additional FT25 modules (byte 0 group 2, byte 0 group 3, and byte 0 group 4). Similarly, input lines RW8 through RW15 are connected to the four byte 1 modules and input lines RW24 through RW31 are connected to the four byte 3 modules. Data input lines RW16 through RW23 are shared by the four byte 2 modules with the four byte 4 modules; when address bit IOFR8 is false, the byte 4 modules cannot be accessed; when address bit IOFR8 is true, only the byte 4 modules can be accessed.


Figure 3-229. Integral IOP, Functional Block Diagram


Figure 3-230. Integral IOP, Device Controller/Device Configuration


Figure 3-231. I/O Fast Memory, Group Organization


Figure 3-232. Fast Memory Module FT25, Logic Diagram

3-131. I/O Address Register IOFR
The I/O address register is a 10 -bit flip-flop register used for selecting the group number, channel number, and area in the IOFM register. Group and channel number selection are controlled by the eight high order bits IOFRO through IOFR7. Area selection is controlled by the two low order bits IOFR8 and IOFR9.

Input to the eight high order bits is obtained either from the A-register or from the function response lines, as follows:
\begin{tabular}{|c|c|}
\hline \[
\text { S/IOFRO }=
\] & AO IOFRXA + FRO IOFRXFR : \\
\hline S/IOFR7 \(=\) & A7 IOFRXA + FR7 IOFRXFR \\
\hline C/IOFR0-IOFR7 & \(=\mathrm{CL}\) \\
\hline R/IOFRO-IOFR7 & \(=\) IOFRX \\
\hline İOFRXA = & FAIO PH3 (Execution phase of an SIO, HIO, TIO, or TDV instruction when Aregister contains device controller/device address) \\
\hline IOFRXFR = & IOENIN + FUAIO P5.8.7 \\
\hline IOENIN \(=\) & Service call processing phase when device controller places its address on the function response lines FRO-FR7 in response to an ASC \\
\hline
\end{tabular}

FUAIO P5•8.7 = Execution phase for an AIO instruction when device controller places its address on function response lines FRO-FR7 in response to an interrupt query
IOFRX \(=\) FAIO PH3 + FUAIO P5.8.7 + IOENIN

The two low order bits, IOFR8 and IOFR9, are controlled by general transfer terms used for transferring data to and from the IOFM register, as follows:
```

S/IOFR8 = (S/IOFR8)
(S/IOFR8) = (S/AXRR/4) +(SRW/4)
C/IOFR8 = CL
R/IOFR8 = ...
S/IOFR9 = (S/IOFR9) IOPOP
(S/IOFR9) = (S/AXRR/3) +(SRW/3) + (S/AXRR/6)
C/IOFR9 = CL
R/IOFR9 = ...
(S/AXRR/3) = IOPHI SW8 ORDSW4
+ IOPHI SW8 NIODC DASW4
+ IOPHO SW9
+ IOPHO SW8 IOPHIO
+ IOPHO SWII IFAST

```
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{4}{*}{(S/AXRR/4)} & \(=\) & \[
\begin{aligned}
& \text { FAIO/1 PH5 } \\
& \text { (SW11 + SW10 NR31) }
\end{aligned}
\] \\
\hline & & + IOPHO SWI2 DOR IOR \\
\hline & & + IOPHI SW8 DASW4 IODC \\
\hline & & + IOPH3 SW8 \\
\hline \multirow[t]{2}{*}{(S/AXRR/6)} & \(=\) & \[
\begin{aligned}
& \text { FAIO/1 PH5 } \\
& \text { (SW11 + SW8 NSW7 NFUMH) }
\end{aligned}
\] \\
\hline & & + IOPH3 SW8 \\
\hline \multirow[t]{5}{*}{(S/RW/3)} & \(=\) & IOPHO SWIO NIOPHIO \\
\hline & & + FAIO PH9 SWO VALST \\
\hline & & + IOPHI SWI2 \\
\hline & & + IOPHI SW11 NSW3 NIFAM \\
\hline & & + IOPH3 SW12 \\
\hline \multirow[t]{3}{*}{(S/RWV/4)} & \(=\) & FAiOO Plis Swilo vailst \\
\hline & & + FAIO PH9 SW0 VALST \\
\hline & & + IOPH3 (SW11 + SW12) \\
\hline
\end{tabular}

\section*{3-132 1/O Data Register IODA}

The I/O data register is a 9-bit flip-flop register used for transmitting one byte of information (data, address, order, or terminal order) to the device controller. Eight of the nine bits, IODAO through IODA7, store the actual byte of information to be transmitted. The ninth, IODAP, is the data parity bit.

Input to the four high order bits, IODA0 through IODA3, is obtained either from the A-register or, in the case of a terminal order, from flags and status bits stored in the D-and B-registers, as follows:
\begin{tabular}{|c|c|c|}
\hline S/IODAO & = & \[
\begin{aligned}
& \text { (S/IODAO) + TODATA SWO DI } \\
& + \text { AO IODAXA }
\end{aligned}
\] \\
\hline (S/IODA0) & \(=\) & \((S / B 3)+(S / B 4)\) \\
\hline (S/B3) & \(=\) & TORDIN (...) \\
\hline (S/B4) & \(=\) & TORDIN (...) \\
\hline TODATA & = & Terminal order condition during the phase sequence of any of the four service cycles \\
\hline TORDIN & = & Terminal order condition during an order-in phase sequence \\
\hline IODAXA & \(=\) & \begin{tabular}{l}
Term used for transferring data from the A-register \\
IOPH3 SW15 NSW4 + FAIO PH3 \\
+ DATAOUT IOPHO SWI3 ND7
\end{tabular} \\
\hline
\end{tabular}

IOPH3 SW15 NSW4 = Phase during order-out phase sequence when Aregister stores order
FAIO PH3 \(=\) Execution phase during an \(\mathrm{I} / \mathrm{O}\) instruction when A-register stores device controller/device address
\begin{tabular}{rl} 
DATAOUT IOPH3 SW13 ND7 \(=\) & \begin{tabular}{l} 
Phase during data- \\
\\
\\
\\
\\
\\
\\
when A-register \\
stores data, and \\
\\
the skip flag is not
\end{tabular} \\
& high
\end{tabular}
\begin{tabular}{rl} 
R/IODA0 \(=\) & IODAX \\
IODAX \(=\) & (R/IODA) \\
\((\) R/IODA \()=\) & FUAIO PH5 SW8 NSW7 + TODATA \\
& + IOENIN + IODAXA
\end{tabular}
C/IODAO \(=C L\)
S/IODAI \(=\) TODATA SWO NDO + AI IODAXA
\(C / I O D A 1=C L\)
R/IODA1 \(=\) IODAX
S/IODA2 \(=\) TODATA D2 + A2 IODAXA
C/IODA2 \(=C L\)
R/IODA2 \(=\) IODAXA
S/IODA3 \(=\) TODATA B4 + A3 IODAXA
C/IODA3 \(=\) CL
R/IODA3 \(=\) IODAXA

Input to bits IODA4 through IODA7 is obtained from the A-register only:
\begin{tabular}{rl} 
S/IODA4 & \(=\) A4 IODAXA \\
\(\vdots\) & \(\vdots\) \\
S/IODA 7 & \(=\) A7 IODAXA \\
R/IODA4 & \(=\) R/IODA5-IODA7 \(=\) IODAXA \\
C/IODA4 & \(=\) C/IODA5-IODA \(7=C L\)
\end{tabular}

Parity flip-flop IODAP has a dual function: one for dataout and another for data-in. During data-out, odd parity is established by parity generator term IOPG. Flip-flop IODAP assumes the state of IOPG and, accordingly, drives the data parity line /DAP/. During data-in, flip-flop IODAP is set if the byte received from the device controller does not pass parity and a parity check is required. The complete logic for IODAP is as follows:
\begin{tabular}{rl} 
S/IODAP \(=\) & IOPHO SWI3 DATAOUT IOPG \\
& + IOPHO SW14 DATAIN NIOPC PC \\
IOPG \(=\) & Sum of true data bits is even \\
NIOPC \(=\) & \begin{tabular}{l} 
Byte from device controller did not \\
pass parity
\end{tabular} \\
PC & \begin{tabular}{l} 
Parity check required, as specified by \\
device controller
\end{tabular} \\
R/IODAP \(=\) & IOPHO SW13 \\
C/IODAP \(=\) & \(C L\)
\end{tabular}

\section*{3-133 Address Conversion Circuits}

The address conversion circuits sample bits IOFRO through IOFR7 of the address register and, accordingly, provide a 5-bit output, LIO3 through LIO7, to the 1/O fast memory. Bits LIO3 and LIO4 are used to select one of four channel groups, and bits LIO5 through LIO7 select one of eight channels within the selected group. Bits IOFR8 and IOFR9 of the address register are applied directly to the I/O fast memory and are used to select the proper area. The bit conversion logic is as follows:
\begin{tabular}{rl} 
LIO3 & \(=\) IOFR3 NIOFRO \\
NIOFRO & \(=\)\begin{tabular}{l} 
Specifies a single-device device \\
controller
\end{tabular} \\
LIO4 & \(=\) IOFR4 NIOFRO \\
LIO5 & \(=\) IOFR5 NIOFRO + IOFR1 IOFRO \\
IOFR0 & \(=\)\begin{tabular}{l} 
Specifies a multidevice device \\
controller
\end{tabular} \\
LIO6 & \(=\) IOFR6 NIOFRO + IOFR2 IOFRO \\
LIO7 & \(=\) IOFR7 NIOFRO + IOFR3 IOFRO
\end{tabular}

In the case of a single-device device controller (IOFRO \(=0\) ), bits LIO3 through LIO7 follow bits IOFR3 through IOFR7, allowing IOFR3 and IOFR4 to control group selection and bits IOFR5 through IOFR7 to control channel selection. In the case of a multidevice device controller (IOFRO = 1), channel selection is controlled by bits IOFRI through IOFR3 via LIO5 through LIO7, and group 1 is selected automatically by the logic NLIO3 NLIO4 (see figure 3-231 for the group selection chart).

3-134 Instructions, Commands, Orders
See Sigma 5 Computer Reference Manual, SDS Publication No. 900959.

\section*{3-135 Integral IOP/Device Controller Interface}

See Interface Design Manual, SDS Publication No. 900973.

\section*{3-136 Service Cycles}

See Interface Design Manual, SDS Publication No. 900973.

\section*{3-137 I/O Phase Sequencing}

GENERAL. Input/output operations fall into two categories: instructions, which are CPU-initiated, and service cycles, which are initiated when a device controller generates a service call. Instructions are processed in a sequence of CPU phases and subphases and are described in tables 3-89 through 3-92. The following paragraphs describe the device controller-initiated I/O operations.

I/O PHASES AND SUBPHASES. Service calls are processed in a sequence of connect phases, IOSC and IOEN NIOIN,
preliminary phase IOEN IOIN NIOPHI, and main phases IOPHO through IOPH3. Each main phase is divided into from one to eight subphases, SW8 through SW15. The four main phases are not necessarily sequential and are sustained until reset. The eight subphases are normally sequential; branching terms are used to alter the sequence. The logic for the main phases and subphases is shown below.
```

S/NIOPHO = RESET/A + (R/IOPHO )
(R/IOPHO)= IOR IOPHO SWI2
+ IOPHO SWI5
+ IOPHO SWI4 DATAOUT
NVDATAOUT
R/NIOPHO = (S/IOPHO)
(S/IOPHO)= IOENIN + (R/IOPH2)
+ (IOPH3 SWI5)
S/NIOPHI = RESET/A + (R/IOPHI)
(R/IOPHI)= IOPHI SW8 DASW4 IODC
R/NIOPHI = (S/IOPHI)
(S/IOPHI)= IOPHO SWI5
+ IOBO IOENNIN
+ IOPHO SWI4 DATAOUT
NVDATAOUT
S/NIOPH2 = RESET/A + (R/IOPH2)
(R/IOPH2)= BCZ IOPH2 (SW14 + SWI5)
R/NIOPH2 = (S/IOPH2)
(S/IOPH2)= IOPHO SW12 IOR NDOR
S/NIOPH3 = RESET/A + IOPH3 SW15
R/NIOPH3 = (S/IOPH3)
(S/IOPH3)= IOPH0 SW12 DOR IOR
+ IOPHI SW8 IODC DASW4
S/SW8 = NRESET/A BRSW8
R/SW8 = ...
S/SW9 = SW8 STEP815
STEP815 = NBRSW13 NBRSW15 NRESET/A
NBRSW8 NBRSW10 NBRSWIl
NBRSWI2
R/SW9 = ...
S/SW10 = NRESET/A BRSW11 + SW9 STEP815
R/SW10 = ...
S/SWII = NRESET/A BRSW11 + SW10 STEP815
R/SWII = ...

```
\begin{tabular}{rl} 
S/SW12 & \(=\)\begin{tabular}{l} 
NRESET/A BRSW12 + SW11 \\
STEP815
\end{tabular} \\
R/SW12 & \(=\cdots\) \\
S/SW13 & \(=\)\begin{tabular}{l} 
NRESET/A BRSW13 + SW12 \\
STEP815
\end{tabular} \\
R/SW13 & \(=\cdots\) \\
S/SW14 & \(=\) SW13 STEP815 \\
R/SW14 & \(=\cdots\) \\
S/SW15 & \(=\)\begin{tabular}{l} 
NRESET/A BRSW15 + SW14 \\
STEP815
\end{tabular} \\
R/SW15 & \(=\ldots\)
\end{tabular}

INDICATORS SWO THROUGH SW7. During the I/O phase sequencing, flip-flops SWO through SW7 indicete the following I/O-related conditions, as follows:
\begin{tabular}{rl} 
SW0 & \(=\) Zero byte count \\
SW1 & \(=\)\begin{tabular}{l} 
Order (when true) or data \\
(when false)
\end{tabular} \\
SW2 & \(=\) Out (when true) or in (when false) \\
SW3 & \(=\) Terminal order condition \\
SW4 & \(=\) Data chaining condition \\
SW5 & \(=\) Transfer in channel condition \\
SW6 & \(=\) End data; line \(/ E D /\) follows SW6 \\
SW7 & \(=\) End service; line/ES/ follows SW7
\end{tabular}

PHASE SEQUENCE CHARTS. The I/O phases associated with service cycles are described in eight phase sequence charts and one summary chart, as follows:

Table 3-108 - Service Call Connect Phases. Initiated when the first service call is received and ended when flip-flop IOIN is set. If two successive service calls are processed, the connect phases of the second service call overlap with the restoration phases of the first service call, as shown in table 3-115. A typical timing sequence of the service call connect phases is illustrated in figure 3-233.

Table 3-109-1/O Setup Phase Sequence. Deals with the saving of the interrupted instruction, storing the address of the device controller that generated the SC, and storing the service cycle type specified by the device controller. Events described in this table are common to all service cycles, and occur before the events described in table 3-110, table 3-112, table 3-113, or table 3-114, as applicable.

Table 3-110-Order-Out Phase Sequence. Describes a sequence of events applicable only to the order-out service cycle. Other events occurring during the order-out service
cycle, but which are common to all service cycles, are described in tables 3-109 and 3-115.

Table 3-111 - Data Chaining Phase Sequence. The sequence of events described in this table is similar to table 3-110, and is entered, under certain conditions, from a data-out or data-in phase sequence.

Table 3-112-Data-Out Phase Sequence. Describes a sequence of events that occurs only during the data-out service cycle.

Table 3-113-Data-In Phase Sequence. Describes a sequence of events that occurs only during a data-in service cycle.

Table 3-114-Order-In Phase Sequence. Describes a sequence of events that occurs only during an order-in service cycle.

Table 3-115-1/O Restoration Phase Sequence. Deals with the restoring of the interrupted instruction, and is common
to all service cycles. Note that certain phases of this table, such as IOPHI SW9, also appear in table 3-110. This is the same phase, and was placed in table 3-115 to avoid repeating events common to all service cycles.

Table 3-116-1/O Abort Phase Sequence. Deals with conditions resulting from an aborted service call.

Table 3-117 - Summary of I/O Phase Sequences. Combines the phases listed in tables \(3-109\) through \(3-115\) in a chronological order, and describes the main events occurring in each phase. Where no entry appears in the general activities column, that phase is entered only during those service cycles that have an entry in the corresponding special activities column. For example, phases IOPH2 are entered only during a data-out service cycle. On the other hand, if an entry appears in the general activities column, that phase is entered in the course of every service cycle, regardless of whether or not there is an entry in the corresponding special activities column.


Figure 3-233. Service Call Connect Phases, Typical Timing Sequence

Table 3-108. Service Call Connect Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline ENTRY & \begin{tabular}{l}
Device controller may raise service call during any CPU phase \\
Integral IOP will defer SC acknowledgement if SC inhibit is present \\
If not SCINH, set flip-flop IOSC
\end{tabular} & \[
\begin{aligned}
&= / \mathrm{SC} / \\
& \text { SCINH }= \text { PCP2 RQBZO } \\
&+ \text { PCP2/1 IOACT } \\
&+ \text { PCPACT } \\
&+ \text { IOWD } \\
&+ \text { FAIO NPH9 NPCP2 } \\
&+ \text { RESET/KS } \\
&+ \text { N(IOPH1 SW9) IOACT } \\
&=+ \text { PHIO } \\
&=(S / \text { IOSC }) \\
&= \text { SC NSCINH IOPOP } \\
&= \text { Integral IOP option present } \\
&= \text { PCP3 NIOFS } \\
& \text { (S/IOSC }=+ \text { IOPHI SWI3 IOBO } \\
& \text { IOPOP } \\
& \text { R/IOSC }+ \text { RESETIO } \\
&+ \text { IOPHO SW8 }
\end{aligned}
\] & \begin{tabular}{l}
Override interrupt busy \\
I/O active during PCP idle phase \\
PCP active \\
1/O watchdog timer runout \\
Execution phase of 1/O instruction \\
KS reset \\
I/O is processing previous service call, but IOPH! SW9 has not yet occurred \\
Prepare to acknowledge service call
\end{tabular} \\
\hline IOSC & \begin{tabular}{l}
Enable signal /ASC/ \\
Set flip-flop IOFS \\
Enable signal IOCON \\
Inhibit RESETIO \\
If PCP2: \\
Inhibit (S/CXS)
\end{tabular} &  & \begin{tabular}{l}
Acknowledge service call \\
IOP connect
\end{tabular} \\
\hline
\end{tabular}

Table 3-108. Service Call Connect Phase Sequence (Cont.)


Table 3-108. Service Call Connect Phase Sequence (Cont.)


Table 3-109. I/O Setup Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOEN \\
IOIN \\
NIOPHI \\
T5L or \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long. T8L if IFAMDS, T5L if IFAST/L \\
Reset flip-flops IODA0-IODA7 \\
\((A 0-A 31) \longrightarrow(S 0-S 31)\) \\
If IFAMDS:
\[
(\text { SO-S3I }) \longrightarrow(\text { RWO-RW3I) }
\]
\end{tabular} & \[
\begin{aligned}
\text { R/IODA0-IODA7 } & =\text { IODAX } \\
\text { IODAX } & =(\text { R/IODA }) \\
(\text { R/IODA }) & =\text { IOENIN }+\ldots \\
\text { SXA } & \begin{array}{l}
\text { Set at IOEN NIOIN } \\
\text { clock }
\end{array} \\
\text { RWXS/0-RWXS } / 3 & =\text { RW + ... } \\
\text { RW } & =\begin{array}{l}
\text { Set at IOEN NIOIN } \\
\text { clock }
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Clear IODA register \\
Transfer contents of Aregister to sum bus \\
Transfer contents of sum bus to private memory register \(R\)
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOEN \\
IOIN \\
NIOPH 1 \\
T5L or \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If IFAST/L:
\[
(\mathrm{SO}-\mathrm{S3} 1) \longrightarrow(\mathrm{CO}-\mathrm{C} 31)
\] \\
Reset flip-flop IOEN \\
Reset flip-flop IOFS
\[
(\text { FRO-FR7) } \rightarrow(\text { IOFRO-IOFR7 })
\] \\
Enable signal (S/AXRR/2) \\
Reset flip-flop NIOFM \\
Maintain flip-flops IOFR8 and IOFR9 in a reset state \\
Reset flip-flop NIOPHO \\
Enable signal BRSW8
\end{tabular} &  & \begin{tabular}{l}
Transfer contents of sum bus to the C-register \\
Drop function strobe \\
Transfer device controller/device address to the IOFR register \\
Prepare to transfer interrupt status, IOP status, and byte address from IOFM, area 00 , to the A-register during IOPHO SW8 \\
Prepare to exit to IOPHO SW8
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPH0 } \\
& \text { SW8 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Reset flip-flop IOSC
\[
(R R 0-R R 31) \longrightarrow(A 0-A 31)
\] \\
(IOFM): \(\square\) [00] \\
(A): \\
Disable signal PEM
\end{tabular} & \begin{tabular}{rl} 
R/IOSC & \(=\) IOPHO SW8 \\
S/IOSC & \(=\) SC (...) \\
AXRR & \(=\)\begin{tabular}{l} 
Set at NIOPHI IOEN IOIN \\
clock
\end{tabular} \\
IOFM & \(=\)\begin{tabular}{l} 
Set at NIOPHI IOEN IOIN \\
clock
\end{tabular} \\
NIOFR8 & \(=\)\begin{tabular}{l} 
Reset at NIOPHI IOEN IOIN \\
clock
\end{tabular} \\
NIOFR9 & \(=\)\begin{tabular}{l} 
Reset at NIOPHI IOEN IOIN \\
clock
\end{tabular} \\
PEM & \(=\) PEM N(R/PEM) \\
\((R / P E M)\) & \(=I O P H O\) SW8 + ...
\end{tabular} & \begin{tabular}{l}
Drop acknowledge service call signal ASC \\
Transfer byte address, IOP status, and interrupt status from IOFM, area 00, to the A-register \\
Erase previous parity error in memory condition
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)


Table 3-109. I/O Setup Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHO \\
SW8 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If IOPHIO \\
Enable signal (S/SXA) \\
Reset flip-flop NAXRR \\
Reset flip-flop NIOFM \\
Set flip-flop IOFR9 \\
Maintain flip-flop IOFR8 in a reset state \\
Enable signal BRSW 10
\end{tabular} &  & \begin{tabular}{l}
Prepare to transfer contents of IOFM, area 01, to A-register \\
Branch to IOPHO SW10
\end{tabular} \\
\hline  & \begin{tabular}{l}
Entered if NIOPH 10 \\
T8L minimum. Duration of clock controlled by device controller via RS
\[
\begin{aligned}
& (B 0-B 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(R W 0-R W 31)
\end{aligned}
\] \\
Enable signal (S/SXA)
\end{tabular} & \begin{tabular}{ll} 
SXB & \(=\) Set at IOPH0 SW8 clock \\
RW & \(=\) Set at IOPH0 SW8 clock \\
IOFM & \(=\) Set at IOPH0 SW8 clock \\
NIOFR8 & \(=\) Reset at IOPHO SW8 clock \\
NIOFR9 & \(=\) Reset at IOPH0 SW8 clock \\
(S/SXA) & \(=\) IOPH0 SW9 \(+\ldots\)
\end{tabular} & \begin{tabular}{l}
Transfer contents of B-register to sum bus \\
Transfer contents of sum bus to IOFM, area 00
\[
\text { Preset adder for } A \longrightarrow S
\]
in IOPHO SW10
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\left|\begin{array}{l}
\text { IOPHO } \\
\text { SW9 } \\
\text { T8L } \\
\text { (Cont.) }
\end{array}\right|
\] & \begin{tabular}{l}
Reset flip-flop NIOFM \\
Enable signal ( \(\mathrm{S} / \mathrm{AXRR} / 3\) ) \\
Set flip-flop IOFR9 \\
Reset flip-flop IOFR8 \\
When RS, enable signal CLEN
\end{tabular} & \[
\begin{aligned}
\text { R/NIOFM } & =\ldots \\
\text { S/NIOFM } & =\text { N(S/IOFM }) \\
(\text { S/IOFM }) & =(S / A X R R / 3)+\ldots \\
(S / A X R R / 3) & =\text { IOPHO SW9 }+\ldots \\
\text { S/IOFR9 } & =(S / \text { IOFR9 }) \text { IOPOP } \\
\text { IOPOP } & =\text { Integral IOP option present } \\
(\text { S/IOFR9 }) & =(S / \text { AXRR/3 })+\ldots \\
\text { R/IOFR9 } & =\cdots \\
\text { R/IOFR8 } & =\cdots \\
\text { CLEN } & =\text { RSCLEN NRSA RS }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Prepare to transfer contents of IOFM, area 01, to the A-register \\
Enable clock when RS is obtained from device controller
\end{tabular} \\
\hline \[
\left\{\begin{array}{l}
\text { IOPHO } \\
\text { SW } 10 \\
\mathrm{~T} 5 \mathrm{~L}
\end{array}\right.
\] & \begin{tabular}{l}
One clock long. This phase entered either from IOPH0 SW8 or IOPHO SW9. If entered from IOPHO SW8, duration of clock controlled by device controller via RS
\[
\begin{aligned}
& (\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 14) \rightarrow(\mathrm{BO}-\mathrm{B} 14)
\end{aligned}
\] \\
\((\mathrm{PI} 5-\mathrm{P} 31) \rightarrow(\mathrm{B} 15-\mathrm{B} 31)\) (P): \\
(A): \\
(s): \\
If IOPHIO:
\[
(\text { RRO-RR31 }) \rightarrow(\text { A0-A31 })
\] \\
(IOFM): \(\square\) [01] \\
(A):
\end{tabular} & \begin{tabular}{l}
Adder logic set at IOPHO SW8 clock or IOPHO SW9 clock, as applicable
\[
\begin{aligned}
B X S / 0 & =B X S / 1=B X P / 2+\ldots \\
B X P / 2 & =I O P H O S W 10+\ldots \\
B X P & =B X P / 2
\end{aligned}
\] \\
AXRR \(\quad=\quad\) Set at IOPHO SW8 clock or IOPHO SW9 clock \\
IOFM \(=\) Set at IOPHO SW8 clock or IOPHO SW9 clock \\
IOFR9 \(=\) Set at IOPHO SW8 clock or \\
IOPH0 SW9 clock \\
NIOFR8 \(=\) Reset at IOPH0 SW8 clock
\end{tabular} & \begin{tabular}{l}
Transfer status from Aregister through sum bus to the most significant half of B-register. Transfer contents of \(P\) register to the least significant half of \(B\) register \\
Transfer byte count and flags from IOFM, area 01, to the A-register
\end{tabular} \\
\hline
\end{tabular}

Table 3-109. I/O Setup Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHO \\
SW10 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable signal (S/SXA) \\
Enable signal BRSW 12 \\
If entered from IOPHO SW8, enable signal CLEN when RS \\
If NIOPHIO \\
Enable signal ( \(\mathrm{S} / \mathrm{SXC}\) ) \\
Reset flip-flop NIOFM \\
Set flip-flop IOFR9 \\
Maintain flip-flop IOFR8 in a reset state
\end{tabular} &  & \begin{tabular}{l}
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in IOPHO SW12, and branch to SWI2 \\
Enable clock when RS is obtained from device controller \\
Prepare to transfer contents of C-register via sum bus to IOFM, area 01, in IOPHO SWII
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHO } \\
& \text { SW11 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
Entered if NIOPH10 \\
One clock long \((\mathrm{CO}-\mathrm{C} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)\) \\
\((S 0-S 31)-\) (RW0-RW31) (01) \\
Enable signal (S/SXA)
\end{tabular} & \[
\begin{aligned}
& \text { SXC }=\text { SXCF NDIS }+\ldots \\
& \text { R/NSXCF }=\ldots \\
& S / N S X C F=N(S / S X C F) \\
&(S / S X C F)=\begin{array}{l}
\text { Came true at IOPHO SW10 } \\
\text { clock }
\end{array} \\
& \text { RWXS/0-RWXS } / 3=\text { RW }+\ldots \\
& \text { S/RW }=(S / R W / 1)+\ldots \\
&(S / R W / 1)=(S / R W)+\ldots \\
&(S / R W)=(S / R W / 3)+\ldots \\
&(S / R W / 3)=\text { Came true during IOPHO } \\
&(S / S X A)=\text { SW10 clock } \\
&(O P P H 0 \text { SWI } 1+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Transfer contents of Cregister via sum bus to IOFM, area 01 \\
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in IOPHO SW12
\end{tabular} \\
\hline  & One clock long
\[
(\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31)
\]
\[
(S 0-S 31) \rightarrow(D 0-D 31)
\] & \begin{tabular}{rl} 
SXA \(=\) & \begin{tabular}{l} 
Set at IOPHO SW10 clock or \\
\\
\\
\\
\\
IOPHO SWII clock, as \\
applicable
\end{tabular} \\
DXS = \(\quad\) IOPHO SWI \(2+\ldots\)
\end{tabular} & Transfer contents of Aregister via sum bus to D-register \\
\hline
\end{tabular}
(Continued)

Table 3-109. I/O Setup Phase Sequence (Cont.)

(Continued)

Table 3․109. I/O Setup Phase Sequence (Cont.)


Table 3-110. Order-Out Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { IOPH3 } \\
\text { SW8 } \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l}
One clock long \\
Enable signal (S/AXRR/4) \\
Enable signal (S/AXRR/6) \\
Set flip-flop IOFR8 \\
Set flip-flop IOFR9 \\
Reset flip-flop NIOFM \\
Set flip-flop SW3
\end{tabular} &  & \begin{tabular}{l}
Transfer most significant half of command doubleword address from IOFM, area 10, to A-register \\
Prepare to transfer least significant half of command doubleword address from IOFM, uiéu 11 , to A-register
\end{tabular} \\
\hline IOPH3 SW9 T5L & \begin{tabular}{l}
One clock long \\
Enable signal AXAL8 \\
Enable signal ( \(\mathrm{S} / \mathrm{SXAPI}\) )
\end{tabular} & \begin{tabular}{l}
AXAL8 \(=\) IOPH3 SW9 \(+\ldots\) \\
AXRR \(=\) Set at IOPH3 SW8 clock \\
IOFM \(=\) Set at IOPH3 SW8 clock \\
IOFR8 \(=\) Set at IOPH3 SW8 clock \\
IOFR9 \(=\) Set at IOPH3 SW8 clock
\[
(S / S X A P I)=\text { IOPH3 SW9 }+\ldots
\]
\end{tabular} & \begin{tabular}{l}
Shift contents of Aregister 8 places to the left \\
Transfer least significant half of command doubleword address from IOFM, area 11, into A-register \\
Preset adder logic for \(\mathrm{A}+1 \longrightarrow \mathrm{~A}\) in IOPH3 SWIO
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)


Table 3-110. Order-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPH3 \\
SWll \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
(A) \(\square\) \\
(S): \\
Set flip-flop MRQ and reset flip-flop NMRQPI \\
If NSW5, enable signal (R/PEM) \\
Enable signal AXSR1 \\
Enable signal ( \(S / S X A\) ) \\
Set flip-flop IOFR8 and maintain flip-flop IOFR9 in a reset state \\
Set flip-flop RW
\end{tabular} &  & \begin{tabular}{l}
Prepare to read even word of CDW from core memory \\
Delays setting of flipflop DRQ by one clock \\
If not transfer in channel, reset parity error in memory condition \\
Change word address stored in A-register to doubleword address by means of a right shift \\
Preset adder for \(A \longrightarrow S\) in IOPH3 SW12 \\
Prepare to transfer byte 2 of A-register via the sum bus to IOFM, area 10
\end{tabular} \\
\hline \[
\begin{array}{|l}
\text { IOPH3 } \\
\text { SW 12 } \\
\text { T8L }
\end{array}
\] & One clock long
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S 16-S 23) \longrightarrow(\text { RW16-RW23 })
\end{aligned}
\] & \[
\begin{aligned}
& \text { SXA }=\text { Set at IOPH3 SW11 clock } \\
& \text { RWXS/0-RWXS/3 }=\text { RW }+\ldots \\
& \text { RW } \quad=\text { Set at IOPH3 SWII clock }
\end{aligned}
\] & Load most significant half of current command doubleword address to IOFM, area 10 \\
\hline
\end{tabular}
(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)

(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPH3 \\
SW13 DR
\end{tabular} & \begin{tabular}{l}
One clock long \\
(5): \\
(MBO-MB31) \(\longrightarrow(C O-C 31)\) \\
(C): \\
Enable signal ( \(S / S X C\) ) \\
Enable signal PUC31
\end{tabular} & \begin{tabular}{l}
SXA \\
RW \\
IOFR8 \\
IOFR9 \\
IOFM \\
CXMB \\
(S/SXC) \\
PUC31
\end{tabular} & \[
\begin{aligned}
& =\text { Set at IOPH3 SW } 12 \text { clock } \\
& =\text { Set at IOPH3 SW11 clock } \\
& =\text { Set at IOPH3 SW } 12 \text { clock } \\
& =\text { Set at IOPH3 SW } 12 \text { clock } \\
& =\text { Set at IOPH3 SW } 12 \text { clock }
\end{aligned}
\]
\[
=D G=/ D G /
\]
\[
=I O P H 3 S W 13+\ldots
\]
\[
=I O P H 3 S W 13+\ldots
\] & \begin{tabular}{l}
Load LSH of command doubleword address from A-register to IOFM, area 11 \\
Load even word of command doubleword from core memory into the C-register \\
Preset adder for \(\mathrm{C} \longrightarrow \mathrm{S}\) in IOPH3 SW14 \\
Increment P-register by one to obtain the odd word of the CDW during IOPH3 SWI4
\end{tabular} \\
\hline \begin{tabular}{l}
IOPH3 \\
SW14 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{CO}-\mathrm{C} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{AO}-\mathrm{A} 31)
\end{aligned}
\] \\
(C): \\
(5): \\
Enable signal ( \(\mathrm{S} / \mathrm{SXA}\) ) \\
901172 A .3615
\end{tabular} & \begin{tabular}{l}
SXC \\
AXS
\[
(S / S X A)
\]
\end{tabular} & \[
\begin{aligned}
& =\text { Set at IOPH3 SW13 clock } \\
& =\text { IOPH3 SW14 }+\ldots \\
& =\text { IOPH3 SW14 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Load even command word into the A-register. If order, bits 13 through 31 contain the memory byte address. If TIC, bits 16 through 31 contain new command address \\
Prepare adder logic for \(A \longrightarrow S\) in IOPH3 SW15 or IOPH3 SW10, as applicable
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPH3 \\
SW14 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If IOTRIN (transfer in channel) \\
Set flip-flop SW5 \\
Enable signal BRSW 10 \\
If NIOTRIN (not transfer in channel) \\
Set flip-flop MRQ \\
Set flip-flop DRQ \\
Reset flip-flop SW5
\end{tabular} &  & \begin{tabular}{l}
Store transfer in channel condition in flip-flop SW5 \\
Return to IOPH3 SW10 NBI and obtain a new command from core memory, as specified by the address field of the Aregister \\
Prepare to read odd command word from core memory \\
Inhibits transmission of another clock until data release is received from core memory
\end{tabular} \\
\hline IOPH3 SW15 DR & \begin{tabular}{l}
One clock long (A0-A7) \(\rightarrow\) (IODA0-IODA7) \\
(IODAO-IODA7) \(\longrightarrow\) ( \(D A 0 /-/ D A 7 /)\)
\[
(A 0-A 31) \longrightarrow(S 0-S 31)
\] \\
Enable signal AXSR2 \\
If A30, set flip-flop P32 \\
If A31, set flip-flop P33
\end{tabular} & \[
\begin{array}{ll}
\text { IODAXA } & =\text { IOPH3 SW15 NSW4 }+\ldots \\
\text { /DAO/-/DA7/ } & =\text { IODA0-IODA7 } \\
\text { SXA } & =\text { Set at IOPH3 SW14 clock } \\
\text { AXSR2 } & =\text { IOPH3 SW15 }+\ldots \\
\text { S/P32 } & =\text { A30 AXSR2 }+\ldots \\
\text { R/P32 } & =P X+\ldots \\
\text { S/P33 } & =\text { A31 AXSR2 }+\ldots \\
\text { R/P33 } & =P X+\ldots
\end{array}
\] & \begin{tabular}{l}
Load order into the IODA register. From here the order is transmitted automatically, via data lines /DAO/-/DA7/, to the device controller \\
Shift the contents of the A-register two positions to the right \\
Transfer two least significant bits of the A-register to P32 and P33, respectively
\end{tabular} \\
\hline
\end{tabular}

Table 3-110. Order-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPH3 \\
SW15 \\
DR \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Reset flip-flop NIOPHO \\
Set flip-flop NIOPH3 \\
Enable signal BRSW 15
\end{tabular} & \[
\begin{aligned}
\text { CXMB } & =D G=/ D G / \\
\text { DXC } & =\text { VORDER } \\
& \\
\text { R/NIOPH0 } & =(S / I O P H 0) \\
(S / I O P H O) & =I O P H 3 \text { SW15 }+\ldots \\
\text { S/IOPHO } & =(\text { R/IOPH0 })+\ldots \\
\text { S/NIOPH3 } & =I O P H 3 S W 15+\ldots \\
\text { R/NIOPH3 } & =(S / I O P H 3) \\
\text { BRSW15 } & =I O P H 3 S W 15+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Load odd word into the C -register and then to the \(D\)-register \\
Branch to IOPHO SW15
\end{tabular} \\
\hline \[
\left|\begin{array}{l}
\text { IOPHO } \\
\text { SW } 15 \\
\text { T5L }
\end{array}\right|
\] & \begin{tabular}{l}
One clock long \\
Set flip-flop SW6 \\
Reset flip-flop SW7 \\
If VORDER, enable signal (S/SXA) \\
Set flip-flop NIOPHO \\
Reset flip-flop NIOPHI \\
Enable signal BRSW8
\end{tabular} &  & \begin{tabular}{l}
SW6 and NSW7 are used during IOPHI SW8 to instruct the device controller to request a terminal order \\
If VORDER, prepare adder for \(A \longrightarrow S\) in IOPHI SW8 \\
Advance to IOPHI SW8
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable signal /ED/ \\
Disable signal /ES/
\end{tabular} & \[
\begin{aligned}
/ E D /= & \text { SW6 }=\text { Set in IOPH0 SW15 } \\
\text { N/ES/ }= & \text { NSW7 }=\begin{array}{l}
\text { Reset in IOPH0 } \\
\end{array}
\end{aligned}
\] & Instruct device controller by means of /ED/N/ES/ to request a terminal order. Meaningful only when RSA is raised \\
\hline
\end{tabular}
(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)


Table 3-110. Order-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW8 \\
T8L \\
(Cont.)
\end{tabular} & Set flip-flop RSCLEN & \[
\begin{aligned}
\text { S/RSCLEN } & =(\text { S/RSCLEN }) \text { NCLEAR } \\
(S / \text { RSCLEN }) & =\text { IOPH1 SW8 ORDSW4 }+\ldots \\
\text { R/RSCLEN } & =\ldots \\
\text { CLEN } & =\text { NRSCLEN }+\ldots
\end{aligned}
\] & Advance to IOPHI SW9, then disable clock until device controller returns RS \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW9 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long. Duration of clock controlled by device controller via RS \\
Set flip-flops SW6 and SW7 \\
If DI and SWO, set flip-flop IODAO \\
If B14, set flip-flop IODA3 \\
If SWO and NDO (count done), set flip-flop IODAI \\
If D2 (command chaining), set flip-flop IODA2 \\
(IODA0-IODA7) \(\longrightarrow\) (DAO/-/DA7/) \\
When RS, enable signai CLEN
\end{tabular} & \[
\begin{aligned}
\text { S/SW6 } & =\text { TODATA }+\ldots \\
\text { TODATA } & =\text { IOPHI SW9 ORDSW4 }+\ldots \\
\text { ORDSW4 } & =\text { SWI }+ \text { SW4 } \\
\text { R/SW6 } & =\text { RESET/A } \\
\text { S/SW7 } & =\text { TODATA }+\ldots \\
\text { R/SW7 } & =\text { (R/SW7) }+\ldots \\
\text { S/IODA0 } & =\text { TODATA SW0 DI }+\ldots \\
\text { SW0 } & =\text { Zero byte count } \\
\text { D1 } & =\text { Interrupt on zero byte count } \\
\text { R/IODA0 } & =\text { IODAX } \\
\text { S/IODA3 } & =\text { B14 TODATA }+\ldots \\
\text { B14 } & =\text { IOP halt } \\
\text { R/IODA3 } & =\text { IODAX } \\
\text { S/IODAI } & =\text { TODATA SW0 ND0 }+\ldots \\
\text { NDO } & =\text { Not data chaining } \\
\text { R/IODAI } & =\text { IODAX } \\
\text { S/IODA2 } & =\text { D2 TODATA }+\ldots \\
\text { R/IODA2 } & =\text { IODAX } \\
\text { D2 } & =\text { Command chaining } \\
\text { /DA0/-/DA7/ } & =\text { IODA0-IODA7 } \\
\text { CLEN } & =\text { RSCLEN NRSA RS }+\ldots \\
& \\
& \\
& =1
\end{aligned}
\] & \begin{tabular}{l}
Prepare to specify final byte exchange between the integral IOP and the device controller \\
Assemble terminal order in IODA register. During an order-out sequence, IODA0 and IODA3 are the only two meaningful terminal order bits \\
From the IODA register the terminal order is transmitted automatically via data lines /DAO//DA7/ to the device controller \\
Enable clock when RS is obtained from device controller
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-110. Order-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { IOPHI } \\
\text { SW12 } \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l}
One clock long. Start of next clock controlled by device controller via NRS \\
Enable signai /ED/ \\
Enable signal/ES/ \\
Set flip-flop RSA \\
Set flip-flop RSACLEN
\end{tabular} & \[
\begin{array}{ll}
/ E D / & =\text { SW6 } \\
/ E S / & =\text { SW7 } \\
\text { S/RSA } & =(S / R S A) \\
(S / R S A) & =\text { IOPHI SW12 SW3 } \\
\text { SW3 } & =\text { Set at IOPH3 SW8 clock } \\
\text { E/RSA } & =\text { NRS } \\
\text { S/RSACLEN } & =(S / R S A C L E N) \text { NCLEAR } \\
(S / R S A C L E N) & =\text { IOPHI SW12 SW3 } \\
\text { R/RSACLEN } & =\cdots \\
\text { CLEN } & =\text { RSACLEN NRSA }+\ldots
\end{array}
\] & \begin{tabular}{l}
Specify final byte exchange by means of /ED/ and/ES/ \\
Raise request strobe acknowledge signal to device controller, then drop it when device controller drops request strobe \\
Delay start of next clock Dy setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dcresetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller
\end{tabular} \\
\hline
\end{tabular}

Table 3-111. Data Chaining Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { IOPH3 } \\
& \text { SW8 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
This phase is identical to IOPH3 SW8 of the order-out phase sequence. See table 3-110 \\
Conditions for entering this phase: \\
a. From IOPHI SW8 of the dataout phase sequence. See table 3-112 \\
b. From IOPHI SW8 of the datain phase sequence. See table 3-113
\end{tabular} & & \\
\hline \[
\begin{aligned}
& \text { IOPH3 } \\
& \text { SW9 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
This phase is similar to IOPH3 SW9 of the order-out phase sequence, with the following additions: \\
If parity error in memory, set flip-flop B10
\end{tabular} & \[
\begin{aligned}
S / \text { B10 } & =(S / \text { B10) IOPOP }+\ldots \\
(S / B 10) & =\text { PEM NSWI } \\
& (\text { IOPH3 SW9 SW4 }+\ldots) \\
\text { PEM } & =\text { Parity error in memory } \\
\text { NSW1 } & =\text { Data out or data in }
\end{aligned}
\] & Store transmission error condition \\
\hline
\end{tabular}
(Continued)

Table 3-11. Data Chaining Phase Sequence (Cont.)

(Continued)

Table 3-111. Data Chaining Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline IOPHO SW15 T5L & This phase is identical to IOPHO SW15 of the order-out phase sequence. See table 3-110 & & \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 } \\
& \text { T8L }
\end{aligned}
\] & This phase is identical to IOPHI SW8 of the order-out phase sequence. See table 3-110 & & \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW9 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
This phase is similar to IOPHI SW9 of the order-out phase sequence (see table 3-110), with the following exception: \\
Terminal order bit IODAl is also meaningful
\end{tabular} & & \\
\hline \begin{tabular}{l}
IOPHI \\
SW12 \\
T5L
\end{tabular} & This phase is identical to IOPHI SWI2 of the order-out phase sequence. See table 3-110 & & \\
\hline
\end{tabular}

Table 3-112. Data-Out Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPH2 \\
SWI3 DR
\end{tabular} & \begin{tabular}{l}
One clock long (MBO-MB31) \(\longrightarrow\) (C0-C31)
\[
\mathrm{P} 32 \rightarrow \mathrm{BCO}
\] \\
901172A. 3619
\[
\mathrm{P} 33 \longrightarrow \mathrm{BCl}
\] \\
Enable signal ( \(\mathrm{S} / \mathrm{SXC}\) )
\end{tabular} & \[
\begin{aligned}
& \mathrm{CXMB}= \mathrm{DG}=/ \mathrm{DG} / \\
& \\
& \\
& \mathrm{S} / \mathrm{BCO}= \\
&+\ldots \\
& \mathrm{R} / \mathrm{BCO}=(\mathrm{OPH} 2 \mathrm{SW} 13 \mathrm{P} 32 \mathrm{NPRE} / 34 \\
& \mathrm{S} / \mathrm{BCI}=(\mathrm{BCO}) \\
& \mathrm{R}= I O P H 2 \mathrm{SW} 13 \mathrm{P} 33 \mathrm{NPRE} / 34 \\
&+\ldots \\
& \mathrm{R} / \mathrm{BCI}=(\mathrm{R} / \mathrm{BCI}) \\
&(\mathrm{S} / \mathrm{SXC})= I O P H 2 \mathrm{SW} 13+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Load one word of data from core memory in the C-register \\
Load byte level from P32 and P33 in byte level indicators BCO and BCl , respectively \\
Prepare adder for C \(\qquad\) S in IOPH2 SW14
\end{tabular} \\
\hline \begin{tabular}{l}
IOPH2 \\
SW14 \\
T5L
\end{tabular} & One clock long
\[
\begin{aligned}
& (\mathrm{CO}-\mathrm{C} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \rightarrow(\mathrm{AO}-\mathrm{A} 31)
\end{aligned}
\]
\[
-1 \nrightarrow(\mathrm{BCO}-\mathrm{BC1})^{901172 \mathrm{~A} .3620}
\] & \[
\begin{aligned}
\text { SXC } & =\text { Set at IOPH2 SW13 } \\
\text { AXS } & =\text { IOPH2 SW14 }+\ldots \\
\text { BCDC1 } & =\text { IOPH2 SW14 }+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Load data word from Cregister via sum bus to A-register \\
Decrement byte level by one
\end{tabular} \\
\hline
\end{tabular}

Table 3-112. Data-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPH2 \\
SWI4 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If \(B C Z\) \\
Set flip-flop NIOPH2 \\
Reset flip-flop NIOPHO \\
Enable signal BRSW 13 \\
Enable signal (S/SXDMI)
\end{tabular} & \[
\begin{aligned}
\mathrm{BCZ} & =\mathrm{NBCO} \mathrm{NBC1} \\
\mathrm{~S} / \mathrm{NIOPH} 2 & =(\mathrm{R} / \mathrm{IOPH} 2) \\
(\mathrm{R} / \mathrm{IOPH} 2) & =\mathrm{BCZ} \mathrm{IOPH} 2 \mathrm{SW} 14+\ldots \\
\mathrm{R} / \mathrm{NIOPH} 2 & =(\mathrm{S} / \mathrm{IOPH} 2) \\
\mathrm{R} / \mathrm{NIOPHO} & =(\mathrm{S} / \mathrm{IOPH} 0) \\
(\mathrm{S} / \mathrm{IOPH} 0) & =(\mathrm{R} / \mathrm{IOPH} 2)+\ldots \\
\text { BRSW13 } & =1 O P H 2 S W 14 \mathrm{BCZ}+\ldots \\
(\mathrm{S} / \text { SXDMI }) & =I O P H 2 \mathrm{SW} 14 \mathrm{BCZ}+\ldots
\end{aligned}
\] & \begin{tabular}{l}
Test for BCZ; if true, exit to IOPHO SWI3. If BCZ occurs in this phase, byte 0 will be the first byte to be sent to the device controller in IOPHO SW13. If NBCZ, advance to IOPH2 SW15 \\
Prepare adder for ( \(D-1\) ) \(\longrightarrow\) D in IOPHO SWI3
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPH2 } \\
& \text { SW15 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One, two, or three clocks longr depending on the initial count stored in \(\mathrm{BCO}-\mathrm{BCl}\), until BCZ is reached \\
Enable signal AXAL8 \\
(A):
\[
-1 \rightarrow(B C 0-B C 1)
\] \\
If \(B C Z\) \\
Set flip-flop NIOPH2 \\
Reset flip-flop NIOPHO \\
Enable signal BRSW 13 \\
Enable signal (S/SXDMI) \\
If not BCZ \\
Enable signal BRSW 15
\end{tabular} &  & \begin{tabular}{l}
Shift contents of Aregister 8 places to the left \\
Decrement byte level by one \\
Test for \(B C Z\); if true, exit to IOPHO SWI3 \\
Prepare adder for ( \(D-1\) ) \\
\(\longrightarrow\) Din IOPHO SWI3 \\
Sustain IOPH2 SW15 until \(B C Z\) is reached. During each iteration the most significant byte is shifted out of the Aregister and \(B C O-B C 1\) is decremented by one. At \(B C Z\), any bytes (or byte) still remaining in the Aregister will eventually be transferred, one byte at a time, to the device controller
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)

(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{array}{|l}
\text { IOPHO } \\
\text { SWI4 } \\
\text { T8L }
\end{array}
\] & \begin{tabular}{l}
When VDATAOUT is true, this phase alternates with IOPHO SW13 for a maximum of four iterations. Each iteration transmits one byte of data to the device controller \\
Enable signal ( \(\mathrm{S} / \mathrm{T} 8 \mathrm{~L}\) ) \\
Test for VDATAOUT \\
If VDATAOUT \\
Enable signal BRSWI3 \\
Set flip-flop RSA \\
Set flip-flop RSCLEN \\
Enable signal (S/SXDMI) \\
If NVDATAOUT \\
Enable signal BRSW8 \\
Set flip-flop NIOPHO \\
Reset flip-flop NIOPHI
\end{tabular} &  & \begin{tabular}{l}
Not word boundary \\
Not zero byte count \\
Not parity error in memory \\
Not address not here \\
Not end data \\
Return to IOPHO SWI3 \\
Apply function strobe acknowledge signal to the device controller \\
Disable clock at the end of this phase until the device controller returns RS \\
Prepare adder for ( \(D-1\) ) \\
\(\longrightarrow\) D in IOPHO SWI3 \\
Branch to IOPHI SW8
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 } \\
& \text { TOL }
\end{aligned}
\] & One clock long
\[
1 \rightarrow(\mathrm{P} 15-\mathrm{P} 33)
\] & \[
\begin{aligned}
\text { PUC33 }= & \text { IOPHI SW8 DATAOUT NSW4 } \\
& +\ldots \\
\text { NSW4 }= & \text { Not data chaining; true in } \\
& \text { IOPHI SW8 }
\end{aligned}
\] & Increment byte address in P -register \\
\hline
\end{tabular}
(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)


Table 3-112. Data-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW8 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Enable signal BRSW8 \\
Enable signal (S/AXRR/4) \\
Reset flip-flop NIOFM \\
Set flip-flop IOFR8 \\
Maintain IOFR9 in a reset state
\end{tabular} & \[
\begin{aligned}
\text { BRSW8 }= & \text { IOPHI SW8 IODC DASW4 } \\
& +\ldots \\
(\text { S/AXRR/4) }= & \text { IOPHI SW8 DASW4 IODC } \\
& +\ldots \\
\text { R/NIOFM }= & \ldots \\
\text { S/NIOFM }= & \text { N(S/IOFM }) \\
(\text { S/IOFM })= & (S / \text { AXRR/4 })+\ldots \\
\text { S/IOFR8 }= & (\text { S/IOFR8 }) \\
(\text { S/IOFR8 })= & (S / \text { AXRR/4) }+\ldots \\
\text { R/IOFR8 }= & \ldots \\
\text { R/IOFR9 }= & \ldots
\end{aligned}
\] & \begin{tabular}{l}
Prepare adder for RR
\(\qquad\) of the data chaining phase sequence \\
Select IOFM, area 10, for source of RR
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW9 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Test for terminal order condition \\
If RTO9 \\
Set flip-flop SW3 \\
Maintain flip-flop SW6 in a set state \\
Reset flip-flop SW7 \\
Enable signal (S/B10) if parity error in memory exits \\
Set flip-flop B/14 if (S/B10) is true and halt on transmission error flag is high
\end{tabular} &  & \begin{tabular}{l}
Terminal order condition exists \\
Store terminal order condition \\
SW6 and NSW7 are used during IOPHI SW10 to instruct the device controller to request a terminal order
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW9 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If NRTO9 \\
Set flip-flop RSA \\
Set flip-flop RSACLEN \\
Enable signal /ED/ \\
Enable signal /ES/
\end{tabular} &  & \begin{tabular}{l}
If terminal order condition does not exist \\
Raise request strobe acknowledge signal to device controller then drop it when device controller drops RS \\
Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dcresetting RSA. NRSA RSACLEN drive clock enable signal CLEN true \\
Specify final byte exchange by means of /ED/ /ES/. Meaningful to the device controller only if RSA is high. With /ED/ and /ES/ high, falling edge of RS disconnects device controller
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW } 10 \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long. This portion of the data-out phase sequence (other than I/O restoration) is meaningful only if terminal order conditions (RTO9) existed in IOPHI SW9 \\
Set flip-flop RSA \\
Set flip-flop RSCLEN \\
Enable signal /ED/ \\
Disable signal /ES/
\end{tabular} &  & \begin{tabular}{l}
Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS \\
Advance to IOPHI SWII then disable clock until device controller returns RS \\
Instruct device controller to request terminal order by means of /ED/ and \(N / E S /\). The state of these two signals is meaningful only when accompanied by RSA
\end{tabular} \\
\hline
\end{tabular}

Table 3-112. Data-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline  & \begin{tabular}{l}
One clock long. Duration of clock controlled by device controller via RS \\
Set flip-flop SW7 \\
Assemble terminal order byte in IODA register, as follows: \\
Set flip-flop IODAO if applicable \\
Set flip-flop IODAI if applicable \\
Set flip-flop IODA2 if applicable \\
Set flip-flop IODA3 if applicable
\end{tabular} & \[
\begin{aligned}
\text { S/SW7 } & =\text { TODATA }+\ldots \\
\text { TODATA } & =\text { IOPHI SW1I DASW4 SW3 } \\
& +\ldots \\
\text { R/SW7 } & =(\text { R/SW7) } \\
\text { TODATA } & \\
\text { S/IODA0 } & =\text { TODATA D1 SW0 }+\ldots \\
\text { D1 } & =\text { Interrupt on zero byte count } \\
\text { SW0 } & =\text { Zero byte count } \\
\text { R/IODA0 } & =\text { IODAX } \\
\text { S/IODAI } & =\text { ND0 SW0 TODATA }+\ldots \\
\text { ND0 } & =\text { Data chain flag is low } \\
\text { R/IODA1 } & =\text { IODAX } \\
\text { S/IODA2 } & =\text { D2 TODATA }+\ldots \\
\text { D2 } & =\text { Command chain flag } \\
\text { R/IODA2 } & =\text { IODAX } \\
\text { S/IODA3 } & =\text { B14 TODATA }+\ldots \\
\text { B14 } & =\text { IOP halt status bit } \\
\text { R/IODA3 } & =\text { IODAX }
\end{aligned}
\] & \begin{tabular}{l}
Prepare to specify final byte exchange by means of SW6 and SW7 via /ED/ and /ES/. SW6 was set in IOPHI SW9 \\
Interrupt \\
Count done \\
Command chain \\
IOP halt
\end{tabular} \\
\hline \[
\begin{array}{|l|}
\text { IOPHI } \\
\text { SW } 12 \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l}
One clock long \\
Enable signal /ED/ \\
Enable signal /ES/ \\
Set flip-flop RSA
\end{tabular} & \[
\begin{array}{ll}
\text { /ED/ } & =\text { SW6 }=\begin{array}{l}
\text { Set at IOPHI SW9 } \\
\text { clock }
\end{array} \\
\text { /ES/ } & =\text { SW7 }=\begin{array}{l}
\text { Set at IOPH1 SW11 } \\
\text { clock }
\end{array} \\
\text { S/RSA } & =(S / \text { RSA }) \\
(S / R S A) & =1 O P H 1 \text { SW12 SW3 } \\
\text { SW3 } & =\text { Set at IOPHI SW9 clock } \\
\text { E/RSA } & =\text { NRS }
\end{array}
\] & \begin{tabular}{l}
Specify final byte exchange by means of /ED/ and /ES/ \\
Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-112. Data-Out Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW12 \\
T5L \\
(Cont.)
\end{tabular} & Set flip-flop RSACLEN & \[
\begin{aligned}
\text { S/RSACLEN } & =(\text { S/RSACLEN }) \text { NCLEAR } \\
(S / \text { RSACLEN }) & =1 O P H I \text { SW12 SW3 } \\
\text { R/RSACLEN } & =\cdots \\
\text { CLEN } & =\text { RSACLEN NRSA }
\end{aligned}
\] & Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dcresetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller \\
\hline
\end{tabular}

Table 3-113. Data-In Phase Sequence

(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHO \\
SW13 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Second and subsequent passes (RSCLEN) \\
If NP32 and P33, enable signal AXAR8 \\
If P32 and NP33, enable signal AXAR16 \\
If P32 and P33, enable signal AXAR24 \\
If NBO
\[
1 \rightarrow(P 32-P 33)
\] \\
If \(B O\)
\[
-1 \longrightarrow(\text { P32-P33) }
\]
\end{tabular} &  & \begin{tabular}{l}
Shift byte 0 in the Aregister 8 places to the right \\
Shift byte 0 in the Aregister 16 places to the right \\
Shift byte 0 in the Aregister 24 places to the right \\
If when read backward status bit is not high, increment (P32-P33) by one \\
If when read backward status bit is high, decrement (P32-P33) by one
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHO } \\
& \text { SW14 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
When VDATAIN is true, this phase alternates with IOPHO SW13 for a maximum of four iterations. Each iteration transfers one byte of data from the device controller to the A-register
\[
(D A 0-D A 7) \longrightarrow(S 0-S 7)
\]
\[
(S 0-S 7) \rightarrow(A 0-A 7)
\] \\
If P32 and P33 were both false during fhe initial pass of IOPHO SW13
\[
(\mathrm{SO}-\mathrm{S} 7) \longrightarrow(\mathrm{CO}-\mathrm{C} 7)
\] \\
Set byte control flip-flops MBXS \(/ 0\) through \(M B X S / 3\), as applicable
\end{tabular} & \[
\begin{aligned}
\text { SXDA } & =\text { IOPHO SWI4 DATAIN } \\
& \text { NDIS }+\ldots \\
\text { AXS } / 0 & =\text { AXS } / 4=\text { AXS } / 2+\ldots \\
\text { AXS } / 2 & =I O P H O \text { SWI4 DATAIN }
\end{aligned}
\]
\[
\begin{aligned}
\mathrm{CXS} & =\text { Set at IOPHO SW13 if } \\
& \text { NP32 NP33 } \\
\mathrm{S} / \mathrm{MBXS} / 0 & = \\
& \text { IOPHO SW14 DATAIN } \\
& \text { NP32 NP33 } \\
\mathrm{R} / \mathrm{MBXS} / 0= & \text { DRQ } \\
\mathrm{S} / \mathrm{MBXS} / 1= & \text { IOPHO SW14 DATAIN } \\
& \text { NP32 P33 }+\ldots \\
\mathrm{R} / \mathrm{MBXS} / 1= & \text { DRQ }
\end{aligned}
\] & \begin{tabular}{l}
Transfer data byte via the sum bus to the A-register \\
Load first data byte in the C-register \\
Allows byte 0 to be transferred to core memory in IOPHO SW15 \\
Allows byte 1 to be transferred to core memory in IOPHO SW15
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)


Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHO \\
SW14 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If VDATAIN \\
Set flip-flop RSA \\
Set flip-flop RSCLEN \\
Enable signal (S/SXDMI) \\
Enable signal BRSWI3 \\
If NVDATAIN, enable signal (S/SXC)
\end{tabular} &  & \begin{tabular}{l}
Not word boundary on read backward \\
Not word boundary on read forward \\
Apply function strobe acknowledge signal to the device controller, then drop it when NRS \\
Disable clock until device controller returns RS \\
Prepare adder for ( \(D-1\) ) \\
\(\longrightarrow\) D in IOPHO SW13 \\
Return to IOPHO SW13 \\
Prepare adder for \(\mathrm{C} \longrightarrow\) \\
S in IOPHO SWI5
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHO } \\
& \text { SW15 } \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
If NBO and NSW4
\[
\begin{aligned}
& (\mathrm{C} 0-\mathrm{C} 7) \longrightarrow(\mathrm{SO}-\mathrm{S} 7) \\
& (\mathrm{SO}-\mathrm{S} 7) \longrightarrow(\mathrm{A} 0-\mathrm{A} 7)
\end{aligned}
\] \\
Enable signal AXAR8, AXAR16, or AXAR24, as applicable \\
Enable signal (S/SXA) \\
If skip flag is not high enable signal ( \(S / M B X S\) )
\end{tabular} & \begin{tabular}{rl} 
SXC & \(=\) Set at IOPHO SWI4 clock \\
AXS \(/ 0\) & \(=\) AXS \(/ 4\) \\
AXS \(/ 4\) & \(=\) AXS \(/ 2+\ldots\) \\
AXS \(/ 2\) & \(=\) IOPHO SW15 DATAIN \\
& NSW4 NBO \\
NSW4 & \(=\) Not data chaining \\
NB0 & \(=\) Read forward \\
AXAR8 & \(=\) IOPH0 SW15 DATAIN NSW4 \\
& NP32 P33 + ... \\
AXAR16 & \(=\) IOPH0 SW15 DATAIN \\
& NSW4 P32 NP33 + ... \\
AXAR24 & \(=\) IOPH0 SW15 DATAIN NSW4 \\
& P32 P33 + ... \\
(S/SXA) \(=\) & IOPH0 SW15 DATAIN NSW4 \\
& \(+\ldots\) \\
(S/MBXS) \(=\) & IOPHO SW15 DATAIN NSW4 \\
& ND7 \(+\ldots\)
\end{tabular} & \begin{tabular}{l}
Transfer byte 0 from the C-register via the sum bus to the A-register \\
Fina! byte alignment in A-register \\
Prepare to store data word in core memory in IOPHI SW8
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHO \\
SWI5 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flops MRQ and DRQ \\
Reset flip-flop NIOPHI \\
Set flip-flop NIOPHO \\
Enable signal BRSW8 \\
Final byte alignment in Aregister at the end of this clock (continuation of example illustrated in IOPHO SW14 portion of phase sequence chart)
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
S / M R Q & =(S / M B X S)+\ldots \\
R / M R Q & =\ldots \\
S / D R Q & =(S / D R Q) \text { NCLEAR } \\
(S / D R Q) & =(S / M B X S)+\ldots \\
R / D R Q & =\ldots \\
\text { R/NIOPHI } & =(S / I O P H I) \\
(S / I O P H I) & =I O P H O \text { SW15 }+\ldots \\
\text { S/NIOPHI } & =\text { RESET/A }+(\text { R/IOPHI }) \\
\text { S/NIOPHO } & =(\text { R/IOPHO })+\ldots \\
(R / I O P H 0) & =I O P H O S W 15+\ldots \\
\text { R/NIOPHO } & =(S / I O P H O) \\
\text { BRSW8 } & =I O P H O S W 15+\ldots
\end{aligned}
\] \\
(A): \\
(C):
\end{tabular} & Advance to IOPHI SW8 \\
\hline \[
\begin{aligned}
& \text { IOPH } \\
& \text { SW8 } \\
& \text { DR }
\end{aligned}
\] & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{SO}-\mathrm{S} 31) \longrightarrow(\mathrm{MBO}-\mathrm{MB} 31)
\end{aligned}
\] \\
If NBO
\[
1 \rightarrow(P 15-P 31)
\] \\
If BO
\[
-1 \rightarrow(\text { P15-P31) }
\]
\end{tabular} &  & \begin{tabular}{l}
Store data word in core memory \\
Increment byte address in P -register \\
Decrement byte address in P-register
\end{tabular} \\
\hline
\end{tabular}

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW8 \\
DR \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flops SW6 and SW7 \\
If memory address error, set status bit B11 \\
If data parity error, set status bit B9 \\
If memory address error, or data priority error with halt on transmission flag high, set IOP halt flip-flop B14 \\
If zero byte count was detected in IOPHO SW 13 and interrupt on zero byte count flag is high, set flip-flop B2 \\
Test for data chaining condition \\
If IODC and DASW4 \\
Set flip-flop SW4
\end{tabular} &  & Preparation for disconnecting the device controller. If terminal order pending, SW7 will be reset before RSA is raised \\
\hline
\end{tabular}

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 } \\
& \text { DR } \\
& \text { (Conts) }
\end{aligned}
\] & \begin{tabular}{l}
Reset flip-flop NIOPH3 \\
Enable signal BRSW8 \\
Set flip-flop NIOPHI \\
Enable signal ( \(S / A X R R / 4\) ) \\
Reset flip-flop NIOFM \\
Set flip-flop IOFR8 \\
Maintain flip-flop IOFR9 in the reset state \\
If NIODC, exit to IOPHI SW9
\end{tabular} &  & \begin{tabular}{l}
Exit to IOPH3 SW8 of the data chaining phase sequence. See table 3-111 \\
Prepare adder for RR \(\longrightarrow\) A in IOPH3 SW8 of the data chaining phase sequence \\
Selećct IOFM register, area 10 , for source of RR
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHi } \\
& \text { SW9 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Test for terminal order condition \\
If RTO9 \\
Set flip-flop SW3 \\
Maintain flip-flop SW6 in a set state
\end{tabular} & \[
\left.\begin{array}{rl} 
& = \\
& \\
& + \text { BTO9 } / \text { B10 })
\end{array} \begin{array}{c}
\text { (Parity error in } \\
\text { memory) } \\
\text { (IOP halt) }
\end{array}\right)
\] & \begin{tabular}{l}
Terminal order condition exists \\
Store terminal order condition \\
SW6 and NSW7 are used during IOPHI SW10to instruct the device controller to request a terminal order
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW9 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Reset flip-flop SW7 \\
Enable signal (S/B10) if parity error in memory exits \\
Set flip-flop B/14 if (S/B10) is true and halt on transmission error flag is high \\
If NRTO9 \\
Set flip-flop RSA \\
Set flip-flop RSACLEN \\
Enable signal /ED/ \\
Enable signal /ES/
\end{tabular} &  & \begin{tabular}{l}
If terminal order condition does not exist \\
Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS \\
Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dcresetting RSA. NRSA RSACLEN drive clock enable signal CLEN true \\
Specify final byte exchange by means of /ED/ /ES/. Meaningful to the device controller only if RSA is high. With /ED/ and /ES/ high, falling edge of RS disconnects device controller
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW } 10 \\
& \text { T5L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long. This portion of the data-in phase sequence (other than I/O restoration) is meaningful only if terminal order conditions (RTO9) existed in IOPH1 SW9 \\
Set flip-flop RSA
\end{tabular} & \[
\begin{aligned}
S / \text { RSA } & =(S / \text { RSA }) \\
(S / R S A) & =\text { IOPHI SW10 DASW4 } \\
& S W 3+\ldots \\
E / R S A & =N R S
\end{aligned}
\] & Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS \\
\hline
\end{tabular}

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW10 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop RSCLEN \\
Enable signal /ED/ \\
Disable signal /ES/
\end{tabular} & \[
\begin{aligned}
& S / \text { RSCLEN }=(S / \text { RSCLEN }) \text { NCLEAR } \\
&(S / R S C L E N)= \text { IOPHI SW10 DASW4 SW3 } \\
&+\ldots \\
& R / \text { RSCLEN }= \ldots \\
& / E D /=\text { SW6 }= \text { Set at IOPH1 SW9 clock } \\
& N / E S /=N S W 7 ~=~ R e s e t ~ a t ~ I O P H 1 ~ S W 9 ~ c l o c k ~
\end{aligned}
\] & \begin{tabular}{l}
Advance to IOPHI SWII then disable clock until device controller returns RS \\
Instruct device controller to request ter minal order by means of /ED/ and N/ES/. The state of these two signals is meaningful only when accompanied by RSA
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW } 11 \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long. Duration of clock controlled by device controller via RS \\
Set flip-flop SW7 \\
Assemble terminal order byte in IODA register, as follows: \\
Set flip-flop IODAO if applicable \\
Set flip-flop IODA1 if applicable \\
Set flip-flop IODA2 if applicable \\
Set flip-flop IODA3 if applicable
\end{tabular} & \[
\begin{aligned}
\text { S/SW7 } & =\text { TODATA }+\ldots \\
\text { TODATA } & =\text { IOPHI SW11 DASW4 SW3 } \\
& +\ldots \\
\text { R/SW7 } & =(R / S W 7) \\
\text { TODATA } & \\
& \\
\text { S/IODA0 } & =\text { TODATA DI SW0 }+\ldots \\
\text { D1 } & =\text { Interrupt on zero byte count } \\
\text { SWO } & =\text { Zero byte count } \\
\text { R/IODA0 } & =\text { IODAX } \\
\text { S/IODA1 } & =\text { ND0 SW0 TODATA }+\ldots \\
\text { ND0 } & =\text { Data chain flag is low } \\
\text { R/IODA1 } & =\text { IODAX } \\
\text { S/IODA2 } & =\text { D2 TODATA }+\ldots \\
\text { D2 } & =\text { Command chain flag } \\
\text { R/IODA2 } & =\text { IODAX } \\
\text { S/IODA3 } & =\text { B14 TODATA }+\ldots \\
\text { B14 } & =\text { IOP halt status bit } \\
\text { R/IODA3 } & =\text { IODAX }
\end{aligned}
\] & \begin{tabular}{l}
Prepare to specify final byte exchange by means of SW6 and SW7 via /ED/ and /ES/. SW6 was set in IOPHI SW9 \\
Interrupt \\
Count done \\
Command chain \\
IOP halt
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW } 12 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable signal /ED/ \\
Enable signal/ES/
\end{tabular} & \[
\begin{aligned}
& \text { ED/ }=\text { SW6 }=\text { Set at IOPHI SW9 clock } \\
& / E S /=\text { SW7 }=\text { Set at IOPHI SW11 clock }
\end{aligned}
\] & Specify final byte exchange by means of /ED/ and /ES/ \\
\hline
\end{tabular}
(Continued)

Table 3-113. Data-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW12 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
Set flip-flop RSA \\
Set flip-flop RSACLEN
\end{tabular} & \[
\begin{aligned}
\text { S/RSA } & =(S / \text { RSA }) \\
(S / \text { RSA }) & =\text { IOPHI SW12 SW3 } \\
\text { SW3 } & =\text { Set at IOPHI SW9 clock } \\
\text { E/RSA } & =\text { NRS } \\
\text { S/RSACLEN } & =(S / \text { RSACLEN }) \text { NCLEAR } \\
(S / \text { RSACLEN }) & =\text { IOPHI SW12 SW3 } \\
\text { R/RSACLEN } & =\cdots \\
\text { CLEN } & =\text { RSACLEN NRSA }
\end{aligned}
\] & \begin{tabular}{l}
Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS \\
Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dcresetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller
\end{tabular} \\
\hline
\end{tabular}

Table 3-114. Order-In Phase Sequence
\begin{tabular}{|c|c|c|c|c|}
\hline Phase & Function Performed & & Signals Involved & Comments \\
\hline IOPHO SW13 T5L & \begin{tabular}{l}
\[
\text { ( } D A O /-/ D A 7 /) \longrightarrow(S 0-S 7)
\]
\[
(\mathrm{SO}-\mathrm{S} 7) \rightarrow(\mathrm{A} 0-\mathrm{A} 7)
\] \\
( \(\$\) ): \\
(A): \\
Enable signal BRSW15
\end{tabular} & \begin{tabular}{l}
SXDA \\
\(A X S / 0\) \\
AXS/4 \\
AXS/2 \\
ORDERIN \\
BRSW15
\end{tabular} & \[
\begin{aligned}
& =\quad \text { NDIS ORDERIN IOPHO } \\
& =\quad \text { SWI3 }+\ldots \\
& =\quad \text { AXS } / 4 \\
& =\quad \text { AXS } / 2+\ldots \\
& =\quad \text { IOPHO SWI3 ORDERIN }+\ldots \\
& =\quad \text { SWI NSW } 2 \\
& = \\
& \\
& \\
& \\
&
\end{aligned}
\] & Load order-in byte, supplied by the device controller via data lines /DAO/-/DA7/, into the A-register \\
\hline \begin{tabular}{l}
IOPHO \\
SW15 \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long \\
Set status flip-flops as applicable \\
If A0, set flip-flop B9 \\
If AI, set flip-flop B8
\end{tabular} & \[
\begin{aligned}
& \text { S/B9 } \\
& (S / B 9) \\
& \text { ODINST } \\
& \text { R/B9 } \\
& \text { S/B8 } \\
& \text { (S/B8) } \\
& \text { R/B8 }
\end{aligned}
\] & \[
\begin{aligned}
& =(S / B 9) \text { IOPOP }+\ldots \\
& =\text { ODINST AO }+\ldots \\
& =\text { ORDERIN IOPHO SW15 } \\
& =B X / 1 \\
& =(S / B 8) \text { IOPOP }+\ldots \\
& =\text { ODINST AI } \\
& =B X / 1
\end{aligned}
\] & \begin{tabular}{l}
A0 represents the transmission error bit of the order-in byte \\
Al represents the incorrect length bit of the order-in byte
\end{tabular} \\
\hline
\end{tabular}

Table 3-114. Order-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHO \\
SW15 \\
T5L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If (S/B9) and D4, or (S/B8) and D4 and ND6, set flip-flop B14 \\
Set flip-flop IOPHO \\
Reset flip-flop NIOPHI \\
Enable signal BRSW8 \\
Set flip-flop SW6 \\
Reset flip-flop SW7 \\
Set flip-flop SW3
\end{tabular} &  & \begin{tabular}{l}
D4 represents the halt on transmission error flag; D6 represents the suppress incorrect length flag \\
Change to IOPHI SW8 \\
SW6 and NSW7 are used during IOPHI SW8 to instruct the device controller to request a terminal order \\
Flip-flop SW3 stores a terminal order condition, and is used during IOPHI SW12 as a qualifying term
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
One clock long \\
Enable signal/ED/ \\
Disable signal/ES/ \\
Set flip-flop RSA \\
Set flip-flop RSCLEN
\end{tabular} & \[
\begin{array}{ll}
\text { /ED/ } & =\text { SW6 } \\
\text { N/ES/ } & =\text { NSW7 } \\
& \\
\text { S/RSA } & =(S / R S A) \\
(S / R S A) & =\text { IOPHI SW8 ORDSW4 } \\
\text { ORDSW4 } & =\text { SWI }+ \text { SW4 } \\
\text { E/RSA } & =\text { NRS } \\
\text { /RSA } & =\text { RSA } \\
\text { S/RSCLEN } & =(S / R S C L E N) \text { NCLEAR } \\
\text { (S/RSCLEN }) & \text { IOPHI SW8 ORDSW4 }+\ldots \\
\text { R/RSCLEN } & =\cdots \\
\text { CLEN } & =\text { NRSCLEN }+\ldots
\end{array}
\] & \begin{tabular}{l}
Instruct device controller by means of /ED/and N/ES/ to request a terminal order \\
Raise request strobe acknowledge to device controller, then drop it when device controller drops request strobe \\
Advance to IOPHI SW9, then disable clock until device controller returns RS
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-114. Order-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI SW9 \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long. Duration of clock controlled by device controller via RS \\
Set flip-flop SW6 \\
Set flip-flop SW7 \\
Set the following status flipflops, as applicable \\
Set flip-flop B1 \\
Set flip-flop B3 \\
Set flip-flop B4 \\
If \((S / B 3)\), or \((S / B 4)\), set flip-flop IODAO
\end{tabular} &  & \begin{tabular}{l}
Prepare to specify final byte exchange between integral IOP and device controller \\
Bits 0 through 7 of the A-register contain the order-in byte supplied by the device controller. Bits 0 through 7 of the D-register contain flags originally obtained from the IOFM register
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-114. Order-In Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW9 } \\
& \text { T8L } \\
& \text { (Cont.) }
\end{aligned}
\] & \begin{tabular}{l}
If D2, set flip-flop IODA2 \\
If B14, set flip-flop IODA3
\[
\begin{aligned}
& \text { (IODAO-IODA7) } \longrightarrow \\
& \text { (DDAO/-/DA7/) }
\end{aligned}
\] \\
When RS, enable signal CLEN
\end{tabular} & \[
\begin{aligned}
\text { S/IODA2 } & =\text { TODATA D2 }+\ldots \\
\text { D2 } & =\text { Command chaining } \\
\text { R/IODA2 } & =\text { IODAX } \\
\text { S/IODA3 } & =\text { TODATA B14 }+\ldots \\
\text { B14 } & =\text { IOP halt } \\
\text { R/IODA3 } & =\text { IODAX } \\
\text { /DA0/-/DA7/ } & =\text { IODA0-IODA7 }+\ldots \\
& \\
\text { CLEN } & =\text { RSCLEN NRSA RS }
\end{aligned}
\] & \begin{tabular}{l}
From the IODA register the terminal order is transmitted automatically by data !ines /DAO//DA7/ to the device controller \\
Enable clock when RS is obtained from device controller
\end{tabular} \\
\hline IOPHI SW12 T5L & \begin{tabular}{l}
One clock long. Start of next clock controlled by device controller via NRS \\
Enable signal /ED/ \\
Enable signal /ES/ \\
Set flip-flop RSA \\
Set flip-flop RSACLEN
\end{tabular} & \[
\begin{aligned}
\text { /ED/ } & =\text { SW6 } \\
/ E S / & =\text { SW7 } \\
\text { S/RSA } & =(S / R S A) \\
(S / R S A) & =\text { IOPHI SW12 SW3 } \\
\text { SW3 } & =\text { Set at IOPH0 SW15 clock } \\
\text { E/RSA } & =\text { NRS } \\
\text { S/RSACLEN } & =(S / R S A C L E N) \text { NCLEAR } \\
\text { (S/RSACLEN) } & =\text { IOPHI SW12 SW3 } \\
\text { R/RSACLEN } & =\cdots \\
\text { CLEN } & =\text { RSACLEN NRSA }
\end{aligned}
\] & \begin{tabular}{l}
Specify final byte exchange by means of /ED/ and /ES/ \\
Raise request strobe acknowledge signal to device controller, then drop it when device controller drops request strobe \\
Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dcresetting RSA. NRSA and RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller
\end{tabular} \\
\hline
\end{tabular}

Table 3-115. I/O Restoration Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 } \\
& \text { T8L }
\end{aligned}
\] & \begin{tabular}{l}
Enable signal ( \(S / A X R R / 3\) ) \\
Reset flip-flop NIOFM \\
Set flip-flop IOFR9 \\
Maintain IOFR8 in a reset state
\end{tabular} & \[
\begin{aligned}
(S / \text { AXRR } / 3) & =\text { IOPHI SW8 } \\
& \text { (ORDSW4 }+ \text { DASW4 IODC }) \\
R / \text { NIOFM } & =\cdots \\
\text { S/NIOFM } & =\mathrm{N}(\text { S/IOFM }) \\
(S / \text { IOFM }) & =(S / \text { AXRR/3 })+\ldots \\
\text { S/IOFR9 } & =(S / \text { IOFR9 }) \text { IOPOP } \\
(\text { S/IOFR9 }) & =(S / \text { AXRR/3 })+\ldots \\
\text { R/IOFR8 } & =\cdots \\
\text { S/IOFR8 } & =(S / \text { IOFR8 })
\end{aligned}
\] & Prepare to transfer contents of IOFM, area 01, to the A-register \\
\hline IOPHI SW9 T8L & \begin{tabular}{l}
\[
\begin{aligned}
& (R R 0-R R 31) \rightarrow(A 0-A 31) \\
& (B 15-B 31) \longrightarrow(S 15-S 31) \\
& (S 15-S 31) \rightarrow(P 15-P 31) \\
& (P 15-P 31) \rightarrow(B 15-B 31)
\end{aligned}
\] \\
Set flip-flop BRP \\
If NIFAM NRTO9 Enable signal BRSW 11 \\
Enable signal (S/RW/2) \\
Reset flip-flop NIOFM \\
Enable signal ( \(S / S \times B\) ) \\
If SC, set flip-flop IOSC
\end{tabular} &  & \begin{tabular}{l}
Transfer contents of IOFM, area 01 , to the A-register \\
Exchange contents of P register with contents of B-register \\
Indicates that P -register contains the program address \\
If IOPH 10, advance to IOPHI SWII \\
If another service call is pending, acknowledge it at this point
\end{tabular} \\
\hline
\end{tabular}

Table 3-115. I/O Restoration Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SW9 \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If IFAM \\
Enable signal (S/AXRR) \\
Reset flip-flop NIOFM \\
Maintain flip-flops IOFR8 and IOFR9 in the reset state \\
Enable signal (S/CXS) \\
Enable signal (S/SXA)
\end{tabular} &  & \begin{tabular}{l}
Prepare to transfer contents of IOFM, area 00, to the A-register \\
Prepare to transfer contents of sum bus to the C-register \\
Preset adder for \(\mathrm{A} \longrightarrow \mathrm{S}\) in IOPHI SWIO
\end{tabular} \\
\hline  & \begin{tabular}{l}
This phase entered from IOPHO SW9 if IFAM \\
One clock long (A0-A31) \(\longrightarrow(S 0-S 31)\) \\
\((S O-S 31) \longrightarrow(C O-C 31)\) \\
(RRO-RR31) \(\rightarrow\) (A0-A31) \\
If IOSC, set flip-flop IOFS \\
Enable signal ( \(\mathrm{S} / \mathrm{RW} / 2\) ) \\
Enable signal (S/SXB) \\
Reset flip-flop NIOFM \\
Maintain flip-flops IOFR8 and IOFR9 in their reset states
\end{tabular} & \begin{tabular}{rl} 
SXA & \(=\) Set at IOPHI SW9 clock \\
CXS & \(=\) Set at IOPHI SW9 clock \\
AXRR & \(=\) Set at IOPHI SW9 clock \\
NIOFR8 & \(=\) Reset at IOPH1 SW9 clock \\
NIOFR9 & \(=\) Reset at IOPH1 SW9 clock \\
S/IOFS & \(=\) IOSC NPCP3 \(+\ldots\) \\
& \\
(S/RW/2) & \(=\) IOPHI SW10 \(+\ldots\) \\
(S/SXB) & \(=\) IOPHI SW10 \\
R/NIOFM & \(=\ldots\) \\
S/NIOFM & \(=\) N(S/IOFM) \\
(S/NIOFM) & \(=(S / R W / 2)+\ldots\) \\
R/IOFR8 & \(=\) R/IOFR9 \(+\ldots\) \\
S/IOFR8 & \(=(S /\) IOFR8 \()\) \\
S/IOFR9 & \(=(S /\) IOFR9 \()\) IOPOP
\end{tabular} & \begin{tabular}{l}
Transfer contents of Aregister via sum bus to C-register \\
Transfer contents of IOFM, area 00, to the A-register \\
If flip-flop IOSC was set at the end of IOPHI SW9, raise function strobe \\
Prepare to transfer new IOP status from \(B\) register to IOFM, area 00
\end{tabular} \\
\hline
\end{tabular}

Table 3-115. 1/O Restoration Phase Sequence (Cont.)

(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline \begin{tabular}{l}
IOPHI \\
SWII \\
T8L \\
(Cont.)
\end{tabular} & \begin{tabular}{l}
If IFAST \\
Enable signal ( \(S / A X R R\) ) \\
Reset flip-flop NIOFM \\
Set flip-flop IOFR9 \\
Leave flip-flop IOFR8 in a reset state \\
If IOPH 10 and not SW3, enable signal BRSW 13
\end{tabular} & \[
\begin{aligned}
(\mathrm{S} / \text { AXRR }) & =(\mathrm{S} / \text { AXRR/3 })+\ldots \\
(\mathrm{S} / \text { AXRR/3 }) & =\text { IOPHI SWII IFAST }+\ldots \\
\text { R/NIOFM } & =\ldots \\
\mathrm{S} / \text { NIOFM } & =\mathrm{N}(\mathrm{~S} / \text { IOFM }) \\
(\mathrm{S} / \text { IOFM }) & =(\mathrm{S} / \text { AXRR/3 })+\ldots \\
\mathrm{S} / \text { IOFR9 } & =(\mathrm{S} / \text { IOFR9 }) \text { IOPOP } \\
(\mathrm{S} / \text { IOFR9 }) & =(\mathrm{S} / \text { AXRR/3 })+\ldots \\
\text { R/IOFR9 } & =\ldots \\
\text { R/IOFR8 } & =\cdots \\
\text { S/IOFR8 } & =(S / \text { IOFR8 }) \\
\text { BRSWI3 } & =1 O P H 1 \text { SW1 NIFAM NSW3 } \\
\text { NIFAM } & \Rightarrow 1 O P H 10
\end{aligned}
\] & \begin{tabular}{l}
Prepare to transfer conrents of IOFM, area 01, to the A-register \\
Branch to SW13
\end{tabular} \\
\hline IOPHI SWI2 & \begin{tabular}{l}
\[
\begin{aligned}
& \text { If IFAST } \\
& (\mathrm{A} 0-\mathrm{A} 31) \longrightarrow(\mathrm{SO}-\mathrm{S} 31) \\
& (\mathrm{S} 15-\mathrm{S} 31) \rightarrow(\mathrm{P} 15-\mathrm{P} 31) \\
& (\mathrm{P} 15-\mathrm{P} 31) \rightarrow(\mathrm{B} 15-\mathrm{B} 31)
\end{aligned}
\] \\
If IFAMDS
\[
\begin{aligned}
& (A 0-A 31) \longrightarrow(S 0-S 31) \\
& (S O-S 31) \longrightarrow(B 0-B 31) \\
& (R R O-R R 31) \longrightarrow(A 0-A 31)
\end{aligned}
\] \\
If IFAST
\[
(\text { RRO-RR31 }) \longrightarrow(\mathrm{A} 0-\mathrm{A} 31)
\] \\
Enable signal (S/SXD) \\
Enable signal ( \(S / R W\) )
\end{tabular} &  & \begin{tabular}{l}
Transfer contents of Aregister to P -register \\
Transfer contents of P register to \(B\)-register \\
Transfer contents of Aregister to \(B\)-register \\
Transfer contents of general register R to A-register \\
Transfer contents of IOFM register, area 01, to A-register \\
Prepare adder for D S in IOPHI SWI3 \\
Prepare to transfer contents of sum bus to IOFM, area 01
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline IOPHI SW12 (Cont.) & \begin{tabular}{l}
Reset flip-flop NIOFM \\
Set flip-flop IOFR9 \\
Leave flip-flop IOFR8 in the reset state
\end{tabular} & \[
\begin{aligned}
R / \text { NIOFM } & =\cdots \\
\text { S/NIOFM } & =N(\text { S/IOFM }) \\
(S / \text { IOFM }) & =(S / R W / 3)+\ldots \\
\text { S/IOFR9 } & =(S / \text { IOFR9 }) \text { IOPOP } \\
(S / \text { IOFR9 }) & =(S / R W / 3)+\ldots \\
R / \text { IOFR9 } & =\ldots \\
R / \text { IOFR8 } & =\cdots \\
S / \text { IOFR8 } & =(S / \text { IOFR8 })
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
IOPHI \\
SW 13 \\
NIOBO \\
T8L
\end{tabular} & \begin{tabular}{l}
One clock long
\[
\begin{aligned}
& (D 0-D 31) \longrightarrow(S 0-S 31) \\
& (S 0-S 31) \rightarrow(\text { RW0-RW31 })
\end{aligned}
\] \\
P32 \(\longrightarrow S 8\) \\
P33 \(\longrightarrow\) S9
\[
(C 0-C 31) \rightarrow(D 0-D 31)
\] \\
If flip-flop IOEN was set in IOPHI SWII and FSL is returned by device controller, maintain flip-flop IOIN in a set state; otherwise, reset flip-flop IOIN
\end{tabular} &  & \begin{tabular}{l}
Transfer contents of Dregister via sum bus to IOFM, area 01 \\
Transfer byte level bits via sum bus into IOFM, area 01, bit positions 8 and 9 \\
Transfer contents of Cregister to D-register \\
Setting of flip-flop IOIN prepares CPU to process new service call and inhibits all other CPU functions
\end{tabular} \\
\hline
\end{tabular}
(Continued)

Table 3-115. I/O Restoration Phase Sequence (Cont.)


Table 3-115. I/O Restoration Phase Sequence (Cont.)


Table 3-116. I/O Abort Phase Sequence
\begin{tabular}{|c|c|c|c|}
\hline Phase & Function Performed & Signals Involved & Comments \\
\hline IOEN NIOIN NIOPHI NIOBO T5L & \begin{tabular}{l}
One clock long \\
Enable signal IOENNIN \\
Reset flip-flop NIOBO
\end{tabular} & \[
\begin{aligned}
\text { IOENNIN } & =\text { IOEN NIOIN NIOPHI } \\
\text { R/NIOBO } & =(\text { S/IOBO }) \\
(S / I O B O) & =\text { IOENNIN NIOINH AVO } \\
\text { S/NIOBO } & =\text { IOPHI SWI3 + RESET/A }
\end{aligned}
\] & \begin{tabular}{l}
Indicates I/O disable condition \\
Stores I/O abort condition at clock following AVO. Signal AVO supplied by the device controller system following a new service call, specifies an unusual condition
\end{tabular} \\
\hline \begin{tabular}{l}
IOEN \\
NIOIN \\
NIOPH 1 \\
IOBO \\
T5L
\end{tabular} & \begin{tabular}{l}
One clock long Reset flip-flop NIOPHI \\
Enable signal BRSW 13
\end{tabular} & \[
\begin{aligned}
\text { R/NIOPHI } & =(\text { S/IOPHI }) \\
(S / I O P H I) & =\text { IOENNIN IOBO }+\ldots \\
\text { S/NIOPHI } & =(\text { R/IOPHI })+\text { RESET } / A \\
\text { BRSWI3 } & =\text { AVO IOBO IOENNIN }+\ldots
\end{aligned}
\] & Return to IOPHI SWI3 (See table 3-115.) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PHASE AND CLOCK} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)}} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & & Order Out and Data Chaining & Order In & Data Out & Data ln \\
\hline \begin{tabular}{l}
IOEN \\
IOIN \\
NIOPHI \\
T8L \\
or \\
T5L
\end{tabular} & \begin{tabular}{l}
I/O \\
Setup
\end{tabular} & \[
\left\{\begin{array}{l}
\text { S/IOPHO } \\
\text { S/SW8 } \\
\text { R/IOEN } \\
\text { R/IOFS } \\
\text { (S/AXRR/2) } \\
\text { S/IOFM } \\
\text { DC/D Address } \\
\text { To IOFR } \\
\text { FR } H \text { IOFR } \\
\text { IFAMDS } \Longrightarrow A \longrightarrow S \\
S \rightarrow-W W(R) \\
\text { IFAST/L } \longrightarrow A \longrightarrow S \\
S \rightarrow C
\end{array}\right.
\] & & & & \\
\hline  & \begin{tabular}{l}
1/O \\
Setup
\end{tabular} &  & . & & & \\
\hline \[
\begin{aligned}
& \text { IOPHO } \\
& \text { SW9 } \\
& \text { T8L (RS) }
\end{aligned}
\] & 1/O Setup & \[
\left\{\begin{array}{c}
\mathrm{PCP2} \\
\text { or } \\
\text { IFAMDS } \\
\text { or } \\
\text { IFAST/L } \\
\text { or } \\
\text { IFAST/S }
\end{array}\right\} \begin{array}{ll} 
\\
\text { CLEN }
\end{array}
\] & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\left\lvert\, \begin{gathered}
\text { PHASE } \\
\text { AND } \\
\text { CLOCK }
\end{gathered}\right.
\]} & \multirow[b]{2}{*}{General Activities (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & Order Out and Data Chaining & Order In & Data Out & Data In \\
\hline \begin{tabular}{l}
IOPHO SWIO \\
T5L
\end{tabular} &  & & & & \\
\hline \[
\begin{aligned}
& \text { IOPHO } \\
& \text { SW11 } \\
& \text { T8L }
\end{aligned}
\] &  & & & & \\
\hline IOPHO SWI2 T5L & Setup \(\begin{aligned} & \text { I/O } \\ & \left\{\begin{array}{l}A \longrightarrow S \\ S \rightarrow D \\ A 8 \Longrightarrow S / P 32 \\ A 9 \Rightarrow S / P 33 \\ D O R=S / S W 1 \\ I O R \Rightarrow S / S W 2\end{array}\right.\end{aligned}\) & \[
\begin{aligned}
& \text { (S/AXRR/4) } \\
& \text { S/IIFM } \\
& \text { S/IOFR8 } \\
& \text { S/IOPH3 } \\
& \text { R/IOPHO } \\
& \text { BRSW8 }
\end{aligned}
\] & & \begin{tabular}{l}
S/MRQ \\
S/DRQ \\
S/IOPH2 \\
R/IOPHO
\end{tabular} & (S/SXDMI) \\
\hline  & & & & \[
\begin{aligned}
& M B \longrightarrow C \\
& P 32 \neq B C O \\
& \text { P3 } \underset{\rightarrow}{\longrightarrow} B C O \\
& (S / S X C)
\end{aligned}
\] & \\
\hline \[
\begin{aligned}
& \mathrm{IOPH} 2 \\
& \text { SW14 } \\
& \text { T5L }
\end{aligned}
\] & & & &  & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { PHASE } \\
& \text { AND } \\
& \text { CLOCK }
\end{aligned}
\]} & \multirow[b]{2}{*}{GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & Order Out and Data Chaining & Order In & Data Out & Data In \\
\hline \[
\begin{aligned}
& \text { IOPHO } \\
& \text { SW } 15 \\
& \text { T5L }
\end{aligned}
\] & & \begin{tabular}{l}
S/SW6 (ED) \\
R/SW7 (NES) \\
VORDER \(\Longrightarrow(S / S X A)\) \\
R/IOPHO \\
S/IOPHI \\
BRSW8
\end{tabular} &  & & \[
\begin{aligned}
& \left.\begin{array}{l}
\text { NBO } \\
\text { NSW4 }
\end{array}\right\} \Rightarrow C \rightarrow S \rightarrow A \\
& \text { NP32 P33 } \Rightarrow \text { AXAR8 } \\
& \text { P32 NP33 } \Rightarrow \text { AXAR16 } \\
& \text { P32 P33 } \Rightarrow \text { AXAR24 } \\
& \text { NSW4 } \Rightarrow(\text { S/SXA }) \\
& \text { ND7 } \Rightarrow\left\{\begin{array}{l}
\text { (S/MBXS }) \\
\text { S/MRQ } \\
\text { S/DRQ }
\end{array}\right. \\
& \begin{array}{l}
\text { R/IOPH0 } \\
\text { S/IOPHI } \\
\text { BRSW8 }
\end{array}
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \text { IOPHI } \\
& \text { SW8 }
\end{aligned}
\] &  & \begin{tabular}{l}
T8L \\
ED \\
NES \\
S/RSA \\
VORDER \(\Rightarrow A \longrightarrow S\) \\
Read Backward \(\Rightarrow S / B O\) \\
\(\left.\begin{array}{l}\text { IOP Control } \\ \text { Error }\end{array}\right\} \Rightarrow S /\) B13 \\
\(\left.\begin{array}{l}\text { IOP Memory } \\ \text { Error }\end{array}\right\} \Rightarrow S / B 12\) \\
IOP Halt \(\Rightarrow\) S/B14 \\
\(A D N H \Rightarrow S / B 11\) \\
S/RSCLEN
\end{tabular} & \begin{tabular}{l}
T8L \\
ED \\
NES \\
S/RSA \\
S/RSCLEN
\end{tabular} & \begin{tabular}{l}
T8L \\
\(1 \rightarrow P\) \\
S/SW6 \\
S/SW7 \\
ADNH \(\Rightarrow S / B 11\) \\
PEM + SW4 \(\Rightarrow\) S/B14 \\
SWO DI \(\Rightarrow S / B 2\) \\
IODC DASW4 \(\Rightarrow\left\{\begin{array}{l}\text { S/SW4 } \\ \text { R/IOPHI } \\ \text { S/IOPH3 } \\ \text { BRSW8 } \\ \text { S/AXRR/4) } \\ \text { S/IOFM } \\ \text { S/IOFR8 }\end{array}\right.\)
\end{tabular} &  \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { PHASE } \\
& \text { AND } \\
& \text { ANOCK } \\
& \hline
\end{aligned}
\]} & \multirow[b]{2}{*}{general activities (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & Order Out and Data
Chaining & Order In & Data Out & Data In \\
\hline \[
\begin{aligned}
& \mathrm{IOPH} 2 \\
& \mathrm{SW} 15 \\
& \mathrm{~T} 5 \mathrm{~L}
\end{aligned}
\] & & & & \begin{tabular}{l}
AXAL8 \\
\(D E C R \rightarrow(B C O-B C I)\) \\
NBCZ \(\Longrightarrow\) BRSW 15 \\
\(B C Z \Rightarrow S / 1 O P H O\) R/IOPH2 BRSW 13 (S/SXDMI)
\end{tabular} & \\
\hline \[
\begin{aligned}
& \text { IOPH3 } \\
& \text { SW8 } \\
& \text { T5L }
\end{aligned}
\] & &  & & & \\
\hline \[
\begin{aligned}
& \text { IOPH3 } \\
& \text { SW9 } \\
& \text { T5L }
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{RR} \longrightarrow A[11] \\
& A X A L 8 \\
& (S / 5 \times A P I)
\end{aligned}
\] & & & \\
\hline  & & \[
\begin{aligned}
& A+I \longrightarrow S \\
& S \xrightarrow{S+B} \\
& R / B 1 \\
& (S / S X P I) \\
& B R S W 10
\end{aligned}
\] & & & \\
\hline IOPH3 SWIO NBI T5L & & \begin{tabular}{l}
AXSLI \\
(S/SXA)
\[
\begin{aligned}
& S X A P I \Longrightarrow A+1 \longrightarrow S \\
& S X A \Longrightarrow A \longrightarrow S
\end{aligned}
\]
\end{tabular} & & & \\
\hline \[
\begin{aligned}
& \text { IOPH3 } \\
& \text { SW11 } \\
& \text { TWL }
\end{aligned}
\] & & \(\underset{\substack{\text { P } \\ S \\ S / M R Q \\ S / M R Q P I \\ A X R 1 \\(S / S X A) \\ P}}{ }\) & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{gathered}
\text { PHASE } \\
\text { AND } \\
\text { CLOCK }
\end{gathered}
\]} & \multirow[b]{2}{*}{GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & Order Out and Data Chaining & Order In & Data Out & Data In \\
\hline \begin{tabular}{l}
IOPH3 \\
SWII \\
T5L \\
(Cont.)
\end{tabular} & & \[
\begin{aligned}
& \text { (S/RW/4) } \\
& \text { S/IOFM } \\
& \text { S/IOFR8 } \\
& \text { R/IOFR9 } \\
& \text { NSW } 5 \Rightarrow(R / \text { PEM })
\end{aligned}
\] & & & \\
\hline \begin{tabular}{l}
IOPH3 \\
SW 12 \\
T8L
\end{tabular} & & \(A \longrightarrow S\)
\(S \longrightarrow\) RW [10]
S/DRQ
(S/RW/3)
(S/RW/4)
S/RW8
S/RW9
S/IOFM
AXAL8
(S/SXA) & & & \\
\hline IOPH3 SW13 DR & & \[
\begin{aligned}
& A \longrightarrow S \longrightarrow C H \\
& M B \longrightarrow C \text { [11] } \\
& (S / S X C) \\
& P+1 \rightarrow P
\end{aligned}
\] & & & \\
\hline \begin{tabular}{l}
IOPH3
SW14 \\
T5L
\end{tabular} & &  & & & \\
\hline \begin{tabular}{l}
IOPH3 SW 15 \\
DR
\end{tabular} & & \[
\begin{aligned}
& A \rightarrow \text { IODA } \longrightarrow \text { DA/ } \\
& A \longrightarrow S \\
& A 30 \rightarrow \text { P32 } \\
& \text { A31 } \longrightarrow \text { P33 } \\
& A X S R 2 \\
& \text { MB } C \\
& S / \text { IOPHO } \\
& \text { R/IOPH3 } \\
& \text { BRSW15 }
\end{aligned}
\] & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { PHASE } \\
& \text { AND } \\
& \text { CLOCK }
\end{aligned}
\]} & \multirow[b]{2}{*}{General activities (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & Order Out and Data Chaining & Order In & Data Out & Data In \\
\hline \[
\begin{array}{|l|l|l|}
\text { IOPHO } \\
\text { SW13 }
\end{array}
\] & & & \begin{tabular}{l}
\[
T 5 L
\]
\[
\underset{\rightarrow A}{ } \mathrm{DA} / \longrightarrow S
\] \\
BRSW15
\end{tabular} & \begin{tabular}{l}
T8L
\[
\begin{aligned}
& (D-1) \longrightarrow S \rightarrow D \\
& S 1631 Z \Rightarrow S / S W 10
\end{aligned}
\] \\
\(A \longrightarrow I O D A \longrightarrow / D A /\) \\
(AO-A7) Even \(\Rightarrow\) S/IODAP
\[
\text { Odd } \Rightarrow R / \text { IODAP }
\] \\
AXAL8
\[
\begin{aligned}
& \text { RSCLEN } \Rightarrow 1 \rightarrow \text { (P32-P33) } \\
& R S \Longrightarrow C L E N
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
T8L \\
\((D-1) \longrightarrow S \rightarrow D\) \\
S1631Z \(\Rightarrow S /\) SWO \\
R/IODAP \\
\(\left.\begin{array}{l}\text { NRSCLEN } \\ \text { NP32 NP33 }\end{array}\right\} \Rightarrow\) (S/CXS) \\
\(\left.\begin{array}{l}\text { RSCLEN } \\ \text { NP32 P33 }\end{array}\right\} \Rightarrow\) AXAR8 \\
\(\left.\begin{array}{l}\text { RSCLEN } \\ \text { P32 NP33 }\end{array}\right\} \Rightarrow\) AXAR16 \\
\(\left.\begin{array}{l}\text { RSCLEN } \\ \text { P32 P33 }\end{array}\right\} \Rightarrow\) AXAR24 \\
\(\left.\begin{array}{l}\text { RSCLEN } \\ \text { NBO }\end{array}\right\} \Rightarrow 1 \neq(\) P32-P33) \\
\(\left.\begin{array}{l}\text { RSCLEN } \\ \text { BO }\end{array}\right\} \Rightarrow-1+\) (P32-P33) \\
RS \(\Rightarrow\) CLEN
\end{tabular} \\
\hline IOPHO SW14 T8L & & & & \[
\begin{aligned}
\text { VDATAOUT } \Rightarrow & \text { BRSWI3 } \\
& \text { S/RSA } \\
& \text { S/RSCLEN } \\
& (\text { S/SXDMI) } \\
\text { NVDATAOUT } \Rightarrow & \text { BRSW8 } \\
& \text { R/IOPHO } \\
& \text { S/IOPHI }
\end{aligned}
\] &  \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\[
\begin{gathered}
\text { PHASE } \\
\text { AND } \\
\text { CLOCK }
\end{gathered}
\]}} & \multirow[b]{2}{*}{GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & & Order Out and Data Chaining & Order In & Data Dut & Data In \\
\hline & \[
\left\lvert\, \begin{aligned}
& \text { IOPHI } \\
& \text { SW9 } \\
& \text { T8L }
\end{aligned}\right.
\] &  & \[
\begin{aligned}
& \text { S/SW6 } \\
& \text { S/SW7 } \\
& \text { D1 SW0 } \Rightarrow \text { S/IODAO } \\
& \text { NDO SWO } \Rightarrow \text { S/IODAI } \\
& \text { D2 } \Rightarrow \text { S/IODA2 } \\
& \text { B14 } \Rightarrow \text { S/IODA3 } \\
& \text { RS } \Rightarrow \text { CLEN }
\end{aligned}
\] & \[
\begin{aligned}
& \left.\begin{array}{l}
S / S W 6 \\
S / S W 7 \\
A 2 \Rightarrow S / B 1 \\
A 3 D 3 \Rightarrow S / B 3 \\
A 4 D 5 \Rightarrow S / B 4 \\
(S / B 3) \\
+ \\
(S / B 4)
\end{array}\right\} \Rightarrow S / \text { IODA0 } \\
& D 2 \Rightarrow S / \text { IODA2 } \\
& B 14 \Longrightarrow S / \text { IODA3 } \\
& R S \Longrightarrow C L E N
\end{aligned}
\] & \[
\begin{aligned}
& \text { RTO9 } \Rightarrow\left\{\begin{array}{l}
\text { S/'SW3 } \\
\text { S/'SW6 } \\
\text { R/SW7 } \\
\text { PEM } \Rightarrow \text { S/B14 }
\end{array}\right. \\
& \text { NRTO9 } \Rightarrow\left\{\begin{array}{l}
\text { S/RSA } \\
\text { S/RSCLEN } \\
\text { ED } \\
\text { ES }
\end{array}\right.
\end{aligned}
\] & \[
\begin{aligned}
& \text { RTO9 } \Rightarrow\left\{\begin{array}{l}
\text { S/SW3 } \\
\text { S/SW6 } \\
\text { R/SW7 } \\
\text { PEM } \Rightarrow S / B 14
\end{array}\right. \\
& \text { NRTO9 } \Rightarrow\left\{\begin{array}{l}
\text { S/RSA } \\
\text { S/RSCLEN } \\
\text { ED } \\
\text { ES }
\end{array}\right.
\end{aligned}
\] \\
\hline  & \[
\begin{array}{|l}
\text { IOPH } 1 \\
\text { SWIO } \\
\text { T5L }
\end{array}
\] & \begin{tabular}{l} 
I/O \\
Resto- \\
ration \\
and \\
process- \\
ing of \\
new \\
service \\
call
\end{tabular} \(\left\{\begin{array}{l}A \longrightarrow S \longrightarrow C \\
R R \rightarrow A[00] \\
I O S C \Longrightarrow S / I O F S \\
(S / R W / 2) \\
(S / S X B) \\
S / I O F M\end{array}\right.\) & & & \begin{tabular}{l}
S/RSA \\
S/RSCLEN \\
ED \\
NES
\end{tabular} & \begin{tabular}{l}
S/RSA \\
S/RSCLEN \\
ED \\
NES
\end{tabular} \\
\hline & \[
\begin{array}{|l}
\text { IOPH } \\
\text { SWII } \\
\text { T8L }
\end{array}
\] &  & & & \[
\begin{aligned}
& S / S W 7 \\
& \text { TODATA } \\
& \text { SWO DI } \Rightarrow \text { S/IODAO } \\
& \text { SWO NDO } \Rightarrow \text { S/IODAI } \\
& D 2 \Rightarrow S / I O D A: 2 \\
& B 14 \Rightarrow S / I O D A .3
\end{aligned}
\] & \[
\begin{aligned}
& \text { S/SW7 } \\
& \text { TODATA } \\
& \text { SWO DI } \Rightarrow \text { S/IODAO } \\
& \text { SWO NDO } \Rightarrow \text { S/IODA1 } \\
& \text { D2 } \Rightarrow \text { S/IODA2 } \\
& \text { B14 } \Rightarrow \text { S/IODA3 }
\end{aligned}
\] \\
\hline
\end{tabular}


\footnotetext{
Table 3-117. Summary of I/O Phase Sequences (Cont.)
}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { PHASE } \\
& \text { AND } \\
& \text { CLOCK }
\end{aligned}
\]} & \multirow[b]{2}{*}{GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)} & \multicolumn{4}{|c|}{SPECIAL ACTIVITIES} \\
\hline & & Order Out and Data Chaining & Order In & Data Out & Data In \\
\hline \[
\begin{gathered}
\text { NIOBO } \\
+ \\
\text { IOEN } \\
\text { (Cont.) }
\end{gathered}
\] & \(\left.\left.\begin{array}{l}\text { I/O } \\
\begin{array}{l}\text { Resto- } \\
\text { ration } \\
\text { and } \\
\text { process- } \\
\text { ing of }\end{array} \\
\begin{array}{l}\text { new } \\
\text { service } \\
\text { call }\end{array}\end{array}\left\{\begin{array}{l}\text { NIOEN } \\
\text { IFAST/L }\end{array}\right\} \Rightarrow \begin{array}{l}\text { NIOEN } \\
\text { NIPHIO } \\
\text { NPCP2 }\end{array}\right\} \Rightarrow \begin{array}{l}\text { SIOEN } / \mathrm{MRQ} \\
\mathrm{S} / \mathrm{DRQ} \\
\text { IPH } 10\end{array}\right\} \Rightarrow\left\{\begin{array}{l}\text { S/PH6 } \\
\text { S/DRQ } \\
S / P H 10\end{array}\right.\)
\begin{tabular}{l} 
IOBO \(\Rightarrow R / I O B O\)
\end{tabular} & & & & \\
\hline
\end{tabular}

\section*{3-138 POWER DISTRIBUTION}

The following units supply and distribute power in the Sigma 5 CPU , memory, and peripheral equipment:
a. Main power distribution box
b. Power junction box
c. PT14 converter power supply
d. PT15 inverter power supply
e. PT16 logic power supply
f. PTI7 memory power supply
g. PT18 interface power supply

3-139 Main Power Distribution Box

Primary power is supplied to the Sigma 5 system through the main power distribution box in the CPU. The power distribution box, as shown in figure 3-234, contains a LOCAL-OFF-REMOTE switch, five connectors, a contactor, terminal board, and power monitor assembly. Details of the power monitor assembly are presented under the description of the power fail-safe feature in this section.


Figure 3-234. Main Power Distribution Box, Schematic Diagram

The LOCAL-OFF-REMOTE switch (S1, figure 3-234), allows the operator to select whether power shall be turned on and off at the PCP or at some unit of peripheral equipment. The solenoid-actuated contactor (CBI) is controlled through switch SI; this contactor connects the primary power source with the PT14 power supply and the five connectors in the main power distribution box. Duplex connectors J3 and J4 supply power at \(120 \mathrm{v} / 60 \mathrm{~Hz}\) to unit ventilating fans and to the power junction box. Connectors Jl and PI connect local and remote power controls, respectively, to S1. The local power control is on the processor control panel; the remote power controls are on the peripheral equipment. Connector J2 supplies source power to the power monitor assembly. Terminal board TBI serves as a connection point for primary power input.

\section*{3-140 Power Junction Box}

The power junction box provides four \(120 \mathrm{v} / 60 \mathrm{~Hz}\) connectors and six \(1 \underline{20 y} / 2 \mathrm{kHz}\) connectors. The 60 Hz power is derived from the main power distribution box; the 2 kHz power is obtained from the PTI5 power supply.

\section*{3-141 Power Supplies}

The PT14/PT15 power supply combination changes the 60 Hz source power to 2 kHz , which serves as input to PT16, PTI7, and PTI8. Detailed descriptions and theories of
operation for the PT-series power supplies are covered in associated technical manuals applicable to each power supply.

A power frequency of 2 kHz is used so that the individual low-voltage high-current power supplies may be small enough to be mounted on each frame. As a result, short, direct connections to the high-current loads are used.

The physical and electrical configuration of power supplies and the locations of voltage terminals are presented in a series of illustrations. Figure 3-235 emphasizes PT16 and PT17 details and shows the mounting of these power supplies relative to the PT14 and PT15 power supplies and main power distribution box. Figure 3-236 shows PT14 and PT15 power supplies, main power distribution box, and power junction box physical details. Figure 3-237 shows the CPU and memory backwiring, with terminals that provide ground, \(+4 \mathrm{v},+8 \mathrm{v},-8 \mathrm{v},+21.5 \mathrm{v}\), +24 v , and +10.25 v . Refer to table 3-118 for jacks and pins on which the voltages appear.

Power interconnection varies with the Sigma 5 configuration and peripheral equipment used. Therefore, typical power connections are shown in figure 3-238. One Sigma 5 cabinet and an accessory cabinet for optional equipment are shown as examples. More than one power junction box may be used when a greater number of outlets are required.



Figure 3-236. Physical Details of PT14 and PT15 Power Supplies, Main Power Distribution Box, and Power Junction Box
NOTES
. ALL JACKS IN CPU +4V ON PIN 49 +8 V ON PIN 51 GROUND ON PINS \(0,16,32,48\). SEE TABLE 3-20 FOR JACK AND PIN NUMBERS FOR: -8V IN CPU AND ALL MEMORY VOLTAGES




Table 3-118. Voltages on Pins and Jacks in Backwiring
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Row & Ground & +4v & +8v & -8v & \(v c+24 v\) & vd +21.5v & \(v m+10.25 v\) \\
\hline A & Pins 0,16,32, 48; all jacks & Pin 49; all jacks & Pin 51; all jacks & Pins 50; jacks 1, 2, 3,4,28,30,32 & & & \\
\hline B & Pins 0,16,32, 48; all jacks & Pin 49; all jacks & Pin 51; all jacks & Pin 50; jacks 1,3, \(5,6,7,8,30,32\) & & & \\
\hline C & Pins 0, 16,32, 48; all jacks & Pin 49; all jacks & Pin 51; all jacks & Pin 50; jacks 1,3, 5,7,11,25,27 & & & \\
\hline D & Pins 0,16,32, 48; all jacks & Pin 49; all jacks & Pin 51; all jacks & Pin 4, jack 32 & & & \\
\hline E & Pins 0,16,32, 48; all jacks & Pin 49; all jacks & Pin 51; all jacks & \[
\begin{aligned}
& \text { Pin } 50 \text {; jacks } 2,3 \text {, } \\
& 22
\end{aligned}
\] & & & \\
\hline F & Pins 0, 16,32, 48; all jacks & Pin 49; all jacks & Pin 51; all jacks & Pin 50; jacks 3 thru 12, 27 thru 32 & & & \\
\hline G & \begin{tabular}{l}
Pins \(0,16,32\), 48; jacks I, 2,11,16 \\
Pins \(0,16,48\); jacks 3 thru 8, 12,13,14 \\
Pins \(0,20,48\); jacks 9,10 \\
Pins 16,32; jack 15
\end{tabular} & Pin 49; jacks 3 thru 8, 11 thru 16 & Pin 51; jacks 3 thru 8, 12 thru 16 & & Pin 1, jack 15 & \begin{tabular}{l}
Pin 31; jacks 9, 10 \\
Pin 20; jack 15
\end{tabular} & \[
\begin{aligned}
& \text { Pin } 21 \text {; jacks } 9, \\
& 10
\end{aligned}
\] \\
\hline H & Pins 3, 20; jacks 1 thru 16 & & & & & Pin 51; jacks 1 thru 16 & Pin 21; jacks 1 thru 16 \\
\hline J & \begin{tabular}{l}
Pins \(0,16,32\), 48; jacks 1,4, 7,10,13,16 thru 32 \\
Pins \(0,20,48\); jacks 2,3,5,6, \(8,9,11,12,14\), 15
\end{tabular} & & & & & & \\
\hline
\end{tabular}

\section*{SECTION IV}

MAINTENANCE AND PARTS LIST

\section*{4-1 MAINTENANCE}

Maintenance requirements for the Sigma 5 computer depend upon the selection of optional features and device controllers included in the CPU and core memory. Reference documents for basic and optional features are identified in this section. For maintenance of an item of peripheral equipment and its controller, refer to the appropriate technical and programming manuals.

\section*{4-2 SPECIAL TOOLS AND TEST EQUIPMENT}

Special tools and test equipment recommended for repair or maintenance of the Sigma 5 computer are listed in table 4-1.

\section*{4-3 PREVENTIVE MAINTENANCE}

Preventive maintenance of the Sigma 5 computer consists of scheduled diagnostic testing in addition to visual inspection and routine maintenance. Because there are no mechanical devices in the Sigma 5, lubrication and mechanical adjustments are not required.
External surfaces of the Sigma 5 computer cabinets must be kept clean and free of dust. Doors and panels must close completely and be in reasonable alignment. Tops of cabinets must be cleared of all materials so that fan assemblies are able to expel the air taken in at the bottom of the cabinets.

The interior of cabinets must be free of wire cuttings, dust, and other foreign matter. No clip leads or push-on jumpers should be in use during normal operation, and all cables must be neatly dressed by sufficient clamps or routing. All chassis and frames must be properly bolted down, with all hardware in place.

The air filters (SDS part number 117427) should be checked for cleanliness periodically. They may be washed with water and detergent, and reinstalled.

\section*{Note}

Do not spray the Sigma series filters with adhesive fluid, since it inhibits air flow.

Table 4-1. Special Tools and Test Equipment
\begin{tabular}{|c|c|c|}
\hline Name & Manufacturer's Part No. & Manufacturer \\
\hline \begin{tabular}{l}
P6010 IBM accessories and probe package \\
Oscilloscope
\end{tabular} & \[
010-0186-00
\]
\[
453
\] & Tektronix Beaverton, Oregon \\
\hline \begin{tabular}{l}
Wirewrap tool \\
Wirewrap bit \\
Wirewrap sleeve \\
Wire unwrap tool
\end{tabular} & \[
\begin{aligned}
& 14 \mathrm{XA} 2 \\
& 502128 \\
& 502129 \\
& 505084(\mathrm{LH})
\end{aligned}
\] & Gardner-Denver Grand Haven, Mich. \\
\hline \begin{tabular}{l}
Module extractor \\
Extender Module ZTIO \\
Solder sucker \\
Device controller simulator JK58
\end{tabular} & \begin{tabular}{l}
126668 \\
117037 \\
(None) \\
124300
\end{tabular} & SDS \\
\hline
\end{tabular}

\section*{4-4 DIAGNOSTIC TESTING}

Diagnostic test procedures for features of the Sigma 5 computer are described in the documents listed in table 4-2. The diagnostic test programs should be run at intervals not longer than those indicated in table 4-3. Diagnostic test procedures should be run with power supplies at normal, +10 percent level, and -10 percent level.

\section*{4-5 ELECTRONIC TESTING}

For two- or three-port memories, make the following electrical performance monitoring measurements each time the MEDIC 75 diagnostic program is run.
a. Remove AT11 modules from 6C, 4D, and 8D to present continuous memory requests from all ports.
b. Place address switches for each port to a starting address of zero (see table 4-11).
c. Ground pins 8D-36 (signal ORAB), 4D-36 (signal ORAC), 6C-36 (signal ORBC), and 3D-35 (signal MR).
d. Check that memory cycles (period approximately 860 nsec ) are initiated at the following pins by signal CFA.
\begin{tabular}{lcc} 
Pin & Signal & Duration \\
\(29 \mathrm{C}-7\) & CFA & True approximately 350 nsec \\
\(29 \mathrm{C}-21\) & CFB & True approximately 60 nsec
\end{tabular}
e. Ground pin \(29 \mathrm{C}-7\) (signal CFA).
f. Check that signal CFB initiates memory accesses approximately every 860 nsec.
g. Ground pin 29C-21 (signal CFB).
h. Check that signal APA causes memory cycles with a period of \(1.1 \mu \mathrm{sec}(1100 \mathrm{nsec})\) at the following pins.
\begin{tabular}{ccl} 
Pin & Signal & \multicolumn{1}{c}{ Duration } \\
27D-18 & APA & \begin{tabular}{l} 
True for approximately \\
250 nsec
\end{tabular} \\
27D-2 & APB & True for less than 60 nsec
\end{tabular}
i. Ground pin 27D-18 (signal APA).
i. Check that signal APB causes memory cycles approximately every 1100 nsec , and is true for approximately 250 nsec.
k. Ground pin 27D-2 (signal APB).
I. Check that there are no memory cycles, and that signal MI (pin 28D-2) is false.
m . Remove all grounds attached in steps \(\mathrm{c}, \mathrm{e}, \mathrm{g}, \mathrm{i}\), and \(k\), except the one on pin 3D-35 (signal MR).
n. Check that continuous memory cycles are generated from port \(C\) (indicating that signals MQA and MQB are locked out), that signal ADC (pin 29D-15) is true, and that MI (pin 28D-2) is true approximately every 860 nsec .
o. Ground pin 8D-36 (signal ORAB).
p. Check that port B initiates memory cycles and that signal CFB (pin 29C-21) is true for approximately 350 nsec.
q. Ground pin 4D-36 (signal ORAC).
r. Check that port A causes memory cycles and that signal CFA (pin 29C-7) is true for approximately 350 nsec.
s. Remove all grounds, and restore address switches to original value.

\section*{4-6 SWITCH SETTINGS}

Modules ST14 and LT26, included in features of the Sigma 5 computer, require specific settings of switches to enable proper operation of the computer, as summarized in
table 4-4. The reference designations for switches on these modules are indicated in figure 4-1 and figure 4-2.

Primary sources for switch position data are listed in table 4-4. Table 4-5 summarizes functions of switches associated with the memory. Tables 4-6 through 4-17 locate modules ST14 and LT26 as specified in module location charts for each feature. Basic and optional features of the Sigma 5 computer are normally assigned locations in accordance with the Sigma 5 System Installation Drawing (137112). However, locations in a specific installation should be verified by consulting documents included with the equipment.

Switches associated with the floating point feature permit display of data stored in the floating point registers on the CPU DISPLAY indicators when the REGISTER SELECT switch is in the EXT position. The type of data displayed is described in detail in Section III of this manual and is summarized in table 4-18.

Table 4-2. Diagnostic Programming Manuals
\begin{tabular}{|c|c|}
\hline Publication Number & Publication Title \\
\hline 900712 & Sigma 5 and 7 Diagnostic Control Program \\
\hline 900825 & Sigma 5 and 7 Memory ( \(\geq 8 \mathrm{~K}\) ) Test (MEDIC 75) \\
\hline 900870 & Sigma 5 and 7 CPU Diagnostic System (Verify) \\
\hline 900891 & Sigma 5 and 7 CPU Diagnostic System (Pattern) \\
\hline 900898 & Sigma 5 and 7 CPU Diagnostic System (Float) \\
\hline 900972 & Sigma 5 and 7 Relocatable Diagnostic Program Loader \\
\hline 901071 & Sigma 5 and 7 Memory Interleaving Test (MIT) \\
\hline 901076 & Sigma 5 and 7 Systems Monitor \\
\hline 901126 & Sigma 5 and 7 Multiplexor IOP Test \\
\hline 901134 & Sigma 5 and 7 Interrupt Test \\
\hline 901135 & Sigma 5 and 7 Power Fail-Safe Test \\
\hline 901136 & Sigma 5 and 7 Real-Time Clock Test \\
\hline 901158 & Sigma 5 and 7 Selector IOP Channel Test \\
\hline 901516 & Sigma 5 and 7 CPU Diagnostic Program (Memory Protect) \\
\hline 901519 & Sigma 5 CPU Diagnostic System (Suffix) \\
\hline 901523 & Sigma 5 CPU Diagnostic System (Auto) \\
\hline
\end{tabular}


Figure 4-1. Address Selector Module ST14

Table 4-3. Diagnostic Programming Schedule
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Feature } & Publication & Interval \\
\hline Central Processing Unit & \(*\) & 2 weeks \\
4 K Memory & \(\dagger\) & 2 weeks \\
Multiplexing IOP & 901126 & 2 weeks \\
Real-Time Clock & 901136 & 4 weeks \\
Power Fail-Safe & 901135 & 8 weeks \\
Memory Protection & 901516 & 2 weeks \\
Private Memory Register Extension & 900891 & 2 weeks \\
Floating Point & 900898 & 2 weeks \\
External Interrupt Chassis & 901134 & 2 weeks \\
Memory Expansion (8K, 12K, 16K) & 900825 & 2 weeks \\
\hline
\end{tabular}

Table 4-3. Diagnostic Programming Schedule (Cont.)
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Feature } & Publication & Interval \\
\hline \begin{tabular}{l} 
Two- to Three-Port Expansion \\
Three- to Six-Port Expansion
\end{tabular} & \(* *\) & \\
Additional Eight Subchannels & 901126 & 2 weeks \\
Selector IOP & 901158 & 4 weeks \\
Additional Selector Channel & 901158 & 4 weeks \\
\hline \begin{tabular}{l} 
* CPU is tested by five programs (described in publi- \\
cations 900870, 900891, 900898, 901519, and 901523) \\
which also test optional features. \\
t No test for 4K memory; see publication number
\end{tabular} \\
\begin{tabular}{l} 
900825 for memory of 8K and greater. \\
** No test for expansion units. Malfunction detected
\end{tabular} \\
as part of memory test.
\end{tabular}


Figure 4-2. Switch Comparator LT26

Table 4-4. Switch Setting Data
\begin{tabular}{|l|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Function } & MLC & \begin{tabular}{l} 
Instal- \\
lation
\end{tabular} & Module & Table \\
\hline Real-Time Clock & 135273 & 133279 & ST14 & \(4-6\) \\
Port Expansion & 117652 & 127409 & ST14 & \(4-1\) \\
Memory Interleave & 117652 & 127409 & ST14 & \(4-8\) \\
Memory Fault Number & 117652 & 127409 & ST14 & \(4-9\) \\
Memory Size & 117652 & 127409 & ST14 & \(4-10\) \\
MIOP Address & 123656 & 123652 & LT26 & \(4-17\) \\
Priority Interrupt & & & & \\
Most Significant Digit & 129700 & 124469 & LT26 & \(4-14\) \\
Least Significant Digit & 129700 & 124469 & LT26 & \(4-12\) \\
Register Extension Unit & 124819 & 124816 & LT26 & \(4-13\) \\
SIOP Address & 134000 & 133995 & LT26 & \(4-15\) \\
SIOP Bus Share & 134000 & 133995 & LT26 & \(4-16\) \\
Floating Point & 145613 & 136253 & ST14 & \(4-18\) \\
Starting Address & 117652 & 127409 & ST14 & \(4-11\) \\
\hline
\end{tabular}

Table 4-5. Memory Setup Switches
in ST14 Modules


Table 4-6. Address Selector Module ST14 Switch Settings for Counters (Location 3K)
\begin{tabular}{|l|l|l|l|l|}
\hline Counter 1 & S1-12 & S1-13 & S1-14 & S1-15 \\
\hline Counter 2 & S1-7 & S1-8 & S1-9 & S1-10 \\
\hline Counter 3 & S1-2 & S1-3 & S1-4 & S1-5 \\
\hline External Freq & 0 & 0 & 0 & 0 \\
500 Hz & 1 & 0 & 0 & 0 \\
2000 Hz & \(X\) & 1 & 0 & 0 \\
8000 Hz & \(X\) & \(X\) & 0 & 1 \\
\hline \multicolumn{5}{|c|}{ Notes } \\
\hline
\end{tabular}
1. X denotes that switch setting is irrelevant
2. Input counter 4 always wired to 500 Hz

Table 4-7. Switch Settings for ST14 Modules in Port Expansion (Location 20C)
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ Condition } & Switch \\
\hline Port A Expanded & S1-2 set to 1 \\
Port A Not Expanded & S1-2 set to 0 \\
Port B Expanded & S1-1 set to 1 \\
Port B Not Expanded & SI-1 set to 0 \\
\hline
\end{tabular}

Table 4-8. Switch Settings for ST14 Modules in Memory Interleave (Location 21C)
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Interleave \\
Size
\end{tabular} & \(S 1-3\) & \(S 1-4\) & \(S 1-5\) & S1-6 \\
\hline None & 0 & 0 & 0 & 0 \\
8 K & 1 & 0 & 0 & 0 \\
16 K & 0 & 1 & 0 & 0 \\
32 K & 0 & 0 & 1 & 0 \\
64 K & 0 & 0 & 0 & 1 \\
\hline
\end{tabular}

Table 4-9. Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 2IC)
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Memory \\
Number
\end{tabular} & S1-8 & S1-9 & S1-10 \\
\hline 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 \\
2 & 0 & 1 & 0 \\
3 & 0 & 1 & 1 \\
4 & 1 & 0 & 0 \\
\hline
\end{tabular}

Table 4-9. Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C) (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Memory \\
Number
\end{tabular} & S1-8 & s1-9 & s1-10 \\
\hline 5 & 1 & 0 & 1 \\
6 & 1 & 1 & 0 \\
7 & 1 & 1 & 1 \\
\hline \multicolumn{3}{|c|}{ Note } \\
Memory fault lights are numbered 1 through 8, so \\
that light number is one greater than switch code.
\end{tabular}

Table 4-10. Switch Settings for ST14 Modules Which Indicate Memory Size (Location 21C)
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{c} 
Memory \\
Size
\end{tabular} & S1-1 & S1-2 \\
\hline \(4 K\) & 0 & 0 \\
\(8 K\) & 0 & 1 \\
\(12 K\) & 1 & 0 \\
\(16 K\) & 1 & 1 \\
\hline
\end{tabular}

Table 4-11. Starting Address in ST14 Modules
\begin{tabular}{|c|l|l|l|l|l|}
\hline Port A (20 C) & S11 & S 12 & S 13 & S 14 & S 15 \\
\hline Port B (20 C) & S 6 & S 7 & S 8 & S 9 & S 10 \\
\hline Port C (21 C) & S 11 & S 12 & S 13 & S 14 & S 15 \\
\hline Memory & & & & & \\
Size & & & & & \\
\cline { 1 - 1 } OK & 0 & 0 & 0 & 0 & 0 \\
\(4 K\) & 0 & 0 & 0 & 0 & 1 \\
\(8 K\) & 0 & 0 & 0 & 1 & 0 \\
\(12 K\) & 0 & 0 & 0 & 1 & 1 \\
\(16 K\) & 0 & 0 & 1 & 0 & 0 \\
\(20 K\) & 0 & 0 & 1 & 0 & 1 \\
\(24 K\) & 0 & 0 & 1 & 1 & 0 \\
\(28 K\) & 0 & 0 & 1 & 1 & 1 \\
\hline
\end{tabular}
(Continued)

Table 4-11. Starting Address in ST14 Modules (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Port A (20 C) & S11 & S 12 & S13 & S14 & S15 \\
\hline Port B (20 C) & S6 & S7 & 58 & S9 & 510 \\
\hline Port C (21 C) & S11 & S12 & S13 & S14 & S15 \\
\hline Memory Size & & & & & \\
\hline 32K & 0 & 1 & 0 & 0 & 0 \\
\hline 36 K & 0 & 1 & 0 & 0 & 1 \\
\hline 40K & 0 & 1 & 0 & 1 & 0 \\
\hline 44K & 0 & 1 & 0 & 1 & 1 \\
\hline 48 K & 0 & 1 & 1 & 0 & 0 \\
\hline 52K & 0 & 1 & 1 & 0 & 1 \\
\hline 56K & 0 & 1 & 1 & 1 & 0 \\
\hline 60K & 0 & 1 & 1 & 1 & 1 \\
\hline 64K & 1 & 0 & 0 & 0 & 0 \\
\hline 68K & 1 & 0 & 0 & 0 & 1 \\
\hline 72K & 1 & 0 & 0 & 1 & 0 \\
\hline 76K & 1 & 0 & 0 & 1 & 1 \\
\hline 80K & 1 & 0 & 1 & 0 & 0 \\
\hline 84K & 1 & 0 & 1 & 0 & 1 \\
\hline 88K & 1 & 0 & 1 & 1 & 0 \\
\hline 92K & 1 & 0 & 1 & 1. & 1 \\
\hline 96 K & 1 & 1 & 0 & 0 & 0 \\
\hline 100K & 1 & 1 & 0 & 0 & 1 \\
\hline 104K & 1 & 1 & 0 & 1 & 0 \\
\hline 108K & 1 & 1 & 0 & 1 & 1 \\
\hline 112K & 1 & 1 & 1 & 0 & 0 \\
\hline 116K & 1 & 1 & 1 & 0 & 1 \\
\hline 120K & 1 & 1 & 1 & 1 & 0 \\
\hline 124K & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Table 4-12. Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit)
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Module \\
Location
\end{tabular} & \begin{tabular}{c} 
Interrupt Level \\
Address*
\end{tabular} & \begin{tabular}{c} 
Switch Module \\
(1J)
\end{tabular} & \begin{tabular}{c} 
Switch \\
Setting
\end{tabular} \\
\hline 7 J & \(\mathrm{K0}\) & None & 0 \\
& KI & None & 0 \\
\hline
\end{tabular}

Table 4-12. Switch Settings for LT26 Modules in Priority Interrupt (Least Significant

Address Digit) (Cont.)
\begin{tabular}{|c|c|c|c|}
\hline Module Location & Interrupt Level Address* & Switch Module
\[
\text { ( } \mathrm{IJ} \text { ) }
\] & Switch Setting \({ }^{\dagger}\) \\
\hline \multirow[t]{2}{*}{8J} & X2 & S1-1 & 1 \\
\hline & X3 & S1-2 & 1 \\
\hline \multirow[t]{2}{*}{91} & X4 & S1-3 & 1 \\
\hline & X5 & S1-4 & 1 \\
\hline \multirow[t]{2}{*}{10J} & X6 & S1-5 & 1 \\
\hline & X7 & S1-6 & 1 \\
\hline \multirow[t]{2}{*}{14J} & X8 & S1-7 & 1 \\
\hline & X9 & S1-8 & 1 \\
\hline \multirow[t]{2}{*}{15J} & XA & S1-9 & 1 \\
\hline & XB & S1-10 & 1 \\
\hline \multirow[t]{2}{*}{16 J} & XC & S1-11 & 1 \\
\hline & XD & S1-12 & 1 \\
\hline \multirow[t]{2}{*}{17J} & XE & None & 0 \\
\hline & XF & S1-13 & 1 \\
\hline \multicolumn{4}{|c|}{Notes} \\
\hline \multicolumn{4}{|l|}{\begin{tabular}{l}
* X denotes the most significant digit of the address, and is determined by the group select switches in the priority interrupt chassis \\
\({ }^{\dagger}\) Switches corresponding to vacant module locations must be set to 0
\end{tabular}} \\
\hline
\end{tabular}

Table 4-13. Switch Settings for LT26 Modules in Register Extension Units (Location 32A)
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
Register Extension \\
Unit Assembly
\end{tabular} & S3-2 & S3-1 & S2-2 \\
\hline 4 thru 7 & 0 & 0 & 1 \\
8 thru 11 & 0 & 1 & 0 \\
12 thru 15 & 0 & 1 & 1 \\
16 thru 19 & 1 & 0 & 0 \\
20 thru 23 & 1 & 0 & 1 \\
24 thru 27 & 1 & 1 & 0 \\
28 thru 31 & 1 & 1 & 1 \\
Positions of S2-i, Si-1, S4-1, and S4-2 irrelevant \\
\hline
\end{tabular}

Table 4-14. Switch Settings for LT26 Module in Location 30J of Priority Interrupt (Most Significant Address Digit)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Required Group No. & Address & S1-1 & S2-1 & S3-1 & S4-1 \\
\hline 2 & 60-6F & 0 & 0 & 1 & 0 \\
\hline 3 & 70-7F & 0 & 0 & 1 & 1 \\
\hline 4 & 80-8F & 0 & 1 & 0 & 0 \\
\hline 5 & 90-9F & 0 & 1 & 0 & 1 \\
\hline 6 & AO-AF & 0 & 1 & 1 & 0 \\
\hline 7 & \(B O-B F\) & 0 & 1 & 1 & 1 \\
\hline 8 & \(\mathrm{CO}-\mathrm{CF}\) & 1 & 0 & 0 & 0 \\
\hline 9 & DO-DF & 1 & 0 & 0 & 1 \\
\hline A & EO-EF & 1 & 0 & 1 & 0 \\
\hline B & FO-FF & 1 & 0 & 1 & 1 \\
\hline C & 100-10F & 1 & 1 & 0 & 0 \\
\hline D & 110-11F & 1 & 1 & 0 & 1 \\
\hline E & 120-12F & 1 & 1 & 1 & 0 \\
\hline F & 130-13F & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Note
Settings of S1-2, S2-2, S3-2, and S4-2 irrelevant

Table 4-15. Switch Settings for LT26 Module in SIOP Unit (Location 8F)
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Unit \\
Address
\end{tabular} & S1-1 & S2-1 & S3-1 & S4-1 \\
\hline 0 & 0 & 0 & 0 & \(X\) \\
1 & 0 & 0 & 1 & \(X\) \\
2 & 0 & 1 & 0 & \(X\) \\
3 & 0 & 1 & 1 & \(x\) \\
4 & 1 & 0 & 0 & \(x\) \\
5 & 1 & 0 & 1 & \(x\) \\
\hline
\end{tabular}

Table 4-15. Switch Settings for LT26 Module in SIOP Unit (Location 8F) (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Unit \\
Address
\end{tabular} & S1-1 & S2-1 & S3-1 & S4-1 \\
\hline 6 & 1 & 1 & 0 & \(x\) \\
7 & 1 & 1 & 1 & \(x\) \\
\hline \multicolumn{5}{c|}{ Notes } \\
\hline
\end{tabular}
1. S1-2 and S2-2 used for optional bus share
2. S4-1 must be 1 for last IOP in system, 0 for all others

Table 4-16. Switch Settings for LT26 Module Using Optional Bus Share with SIOP (Location 8F)
\begin{tabular}{|l|c|c|}
\hline SIOP & S1-2 & S2-2 \\
\hline First & 1 & 1 \\
Second & 0 & 1 \\
\hline
\end{tabular}

Table 4-17. Switch Settings for LT26 Module in MIOP Unit (Location 13C)
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Unit \\
Address
\end{tabular} & S1-1 & S2-1 & S3-1 & S1-2* \\
\hline 0 & 0 & 0 & 0 & \(x\) \\
1 & 0 & 0 & 1 & \(x\) \\
2 & 0 & 1 & 0 & \(x\) \\
3 & 0 & 1 & 1 & \(x\) \\
4 & 1 & 0 & 0 & \(x\) \\
5 & 1 & 0 & 1 & \(x\) \\
6 & 1 & 1 & 0 & \(x\) \\
7 & 1 & 1 & 1 & \(X\) \\
\hline
\end{tabular}

Table 4-18. Switch Settings for Display of Floating Point Register Information* (Location 6A)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{SWITCH SETTINGS \({ }^{\dagger}\)} & \multirow[b]{2}{*}{INFORMATION DISPLAYED} \\
\hline S1-5 & S1-4 & S1-3 & S1-2 & S1-1 & \\
\hline 0 & X & X & X & \(x\) & Miscellaneous \\
\hline 1 & 0 & 0 & 0 & 0 & Sum Bus, Lower \\
\hline 1 & 0 & 0 & 0 & 1 & Sum Bus, Upper \\
\hline 1 & 1 & 0 & 0 & 0 & A-Register, Lower \\
\hline 1 & 1 & 0 & 0 & 1 & A-Register, Upper \\
\hline 1 & 0 & 1 & 0 & 0 & B-Register, Lower \\
\hline 1 & 0 & 1 & 0 & 1 & B-Register, Upper \\
\hline 1 & 0 & 0 & 1 & 0 & D-Register, Lower \\
\hline 1 & 0 & 0 & 1 & 1 & D-Register, Upper \\
\hline \multicolumn{6}{|l|}{REGISTER SELECT switch on PCP must be set to EXT and REGISTER DISPLAY switch must be set to ON} \\
\hline
\end{tabular}
\({ }^{\dagger} X\) indicates that the switch position is irrelevant

\section*{4-7 CORRECTIVE MAINTENANCE}

\section*{4-8 Wirewrap Techniques}

Solderless wirewrap is done with the wirewrap tools listed in table 4-1. For detailed information about solderless wirewrap, see SDS Application Bulletin 64-51-07.

\section*{4-9 Power Supplies}

Power supplies are installed on the frames of the Sigma 5 computer as described in section I. Reference documents for maintenance of the power supplies are listed in table 4-19.

\section*{4-10 PARTS LISTS}

The tables and figures in this section list and illustrate replaceable parts of the Sigma 5 computer group, including the accessory cabinet, the central processing unit, and the memory cabinet, with optional equipment listed in typical arrangements.
\({ }^{1}\) Although typical arrangements are listed in this section, customer requirements would determine exac \(\dagger\) arrangements.

\section*{4-11 TABULAR LISTINGS (Tables 4-20 through 4-51)}

The replaceable parts are arranged in tables of parts lists, starting with the listing of the main assemblies of the equipment, table 4-20. Each main assembly is then broken down into subassemblies or component parts. Breakdown by table continues until all replaceable parts down to a field-replaceable level have been listed and illustrated.

4-12 ILLUSTRATIONS (Figures 4-3 through 4-14)
Each parts list table has an accompanying illustration that indicates the parts described in the table and their lacations in the assembly that has been listed.

\section*{4-13 PARTS LIST TABLES}

Each parts list table is arranged in six columns as follows:
a. Figure and index number of the listed part.
b. Brief description of the part.
c. The reference designator of the part as shown on the schematic diagrams for that part.
d. Manufacturer's code for the part.
e. Manufacturer's part number for the part.
f. Quantity of the part used per assembly.

\section*{4-14 MANUFACTURER CODE INDEX (Table 4-52)}

The manufacturers of parts listed in these tables are identified by code numbers. Their names and addresses may be found by consulting the manufacturer code index at the end of this section.

Table 4-19. Reference Documents for Sigma 5 Power Supplies
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Power \\
Supply
\end{tabular} & \begin{tabular}{c} 
Assembly \\
Drawing
\end{tabular} & \begin{tabular}{c} 
Installation \\
Drawing
\end{tabular} & \begin{tabular}{c} 
Schematic \\
Diagram
\end{tabular} & \begin{tabular}{c} 
Technical \\
Manual
\end{tabular} \\
\hline PT14 & 117262 & 123310 & 123311 & SDS 901078 \\
PT15 & 117263 & 123310 & 123381 & SDS 901078 \\
PT16 & 117264 & 123352 & 123533 & SDS 901080 \\
PT17 & 117265 & 123636 & 123637 & SDS 901079 \\
PT18 & 127137 & 127156 & 127157 & SDS 900866 \\
\hline
\end{tabular}

Table 4-20. Sigma 5 Computer Group, Replaceable Parts
\begin{tabular}{|c|l|l|l|c|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{c} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No.
\end{tabular} Qty
*The Sigma 5 group may consist of a Central Processing Unit without integral IOP, Mọdel 8202, in place of the Central Processing Unit with integral IOP Model 8201. Modules required for the integral IOP are shown in figure 4-8.

Table 4-20. Sigma 5 Computer Group, Replaceable Parts (Cont.)


Table 4-21. Central Processing Unit With Integral IOP, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{12}{*}{4-3} & \begin{tabular}{l}
Central Processing Unit With Integral IOP (see table 4-20 for next higher assembly) \\
CPU Cabinet No. 1: \\
- Frame No. 1 (see table 4-22 for parts breakdown) \\
- Frame No. 2 (see table 4-22 for parts breakdown)
\end{tabular} & & SDS & 117282 & Ref
1
1 \\
\hline & . Power Distribution Assembly (see table 4-25 for parts breakdown) & & SDS & 130155 & 1 \\
\hline & . Power Supply, PT14 (see SDS publication No. 901078 for parts breakdown) & & SDS & 117262 & 1 \\
\hline & - Power Supply, PT15 (see SDS publication No. 901078 for parts breakdown) & & SDS & 117263 & 1 \\
\hline & - Power Supply, PT16 (see SDS publication No. 901080 for parts breakdown) & & SDS & 117264 & 2 \\
\hline & - Power Distribution Box Assembly (see table 4-27 for parts breakdown) & & SDS & 117428 & 1 \\
\hline & - Module Assembly (see table 4-28 for parts breakdown) & & SDS & 146275 & 1 \\
\hline & \begin{tabular}{l}
Accessory Cabinet No. 1: \\
- Frame No. 2 (see table 4-22 for parts breakdown)
\end{tabular} & & & & 1 \\
\hline & - Power Supply, PT18 (see SDS publication No. 900866 for parts breakdown) & & SDS & 127137 & 1 \\
\hline & - Power Supply, PTI6 (see SDS publication No. 901080 for parts breakdown) & & SDS & 117264 & 1 \\
\hline & . Processor Control Panel (see table 4-29 for parts breakdown) & & SDS & 133280 & 1 \\
\hline & - Power Distribution Box Assembly (see table 4-27 for parts breakdown) & & SDS & 117428 & 1 \\
\hline
\end{tabular}

Table 4-22. Frame Assembly, Replaceable Parts
\begin{tabular}{|c|l|l|l|c|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{c} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. \\
\hline \(4-4\) & \begin{tabular}{l} 
Frame Assembly (see table 4-2l for next \\
higher assembly) \\
Fan, Top, Assembly (see table 4-23 \\
for parts breakdown) \\
fan, Bottom, Assembly (see table 4-24 \\
for parts breakdown)
\end{tabular} & SDS \\
\hline
\end{tabular}


Figure 4-4. Frame Assembly With Fan Arrangement

Table 4-23. Fan, Top, Assembly, Replaceable Parts
\begin{tabular}{|c|l|l|l|l|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{l} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. \\
\hline 4 Qty \\
\hline & \begin{tabular}{l} 
Fan, Top, Assembly (see table 4-22 \\
for next higher assembly) \\
. Fan, electric \\
. Cord, ac
\end{tabular} & & SDS & \\
\hline
\end{tabular}

Table 4-24. Fan, Bottom, Assembly, Replaceable Parts
\begin{tabular}{|c|l|l|l|l|l|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{l} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \(4-4\) & \begin{tabular}{l} 
Fan, Bottom, Assembly (see table 4-22 \\
for next higher assembly) \\
. Fan, electric \\
. Cord, ac
\end{tabular} & & SDS & & Ref \\
& & & 139 & 117320 & \\
\hline
\end{tabular}

Table 4-25. Power Distribution Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline 4-5 & Power Distribution Assembly (see table 4-21 for next higher assembly) & & SDS & 130155 & Ref \\
\hline -1 & . Contactor, 3-pole & CB1 & 211 & 130422-001 & 1 \\
\hline -2 & . Switch, toggle, 3-position & S 1 & 54 & 130462 & 1 \\
\hline -3 & - Outlet, duplex, female & J3, J4 & 106 & 127672 & 2 \\
\hline -4 & - Block, terminal & TB1 & 107 & 109432-007 & 5 \\
\hline -5 & . Inlet, flanged, male & P1 & 365 & 127675 & 1 \\
\hline -6 & - Connector, female & J1 & 365 & 101430 & 1 \\
\hline -7 & - Socket, female & J2 & 51 & 100544 & 1 \\
\hline -8 & Power Monitor Assembly (see table 4-26 for parts breakdown) & & SDS & 132389 & 1 \\
\hline
\end{tabular}


Figure 4-5. Power Distribution Assembly

Table 4-26. Power Monitor Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline 4-6 & Power Monitor Assembly (see table 4-25 for next higher assembly) & & SDS & 132389 & Ref \\
\hline -1 & - Fan, electric & & 139 & 104052 & 1 \\
\hline -2 & - Connector, solder tail & J1, J2, J3 & 356 & 117874 & 3 \\
\hline -3 & . Transistor, SDS 225, 01, 02 & & 1 & 107820 & 2 \\
\hline -4 & . Post, extractor, fuse & XFI & 49 & 100331 & 1 \\
\hline -5 & . Switch, subminiature toggle, spdt & S 1 & 54 & 107396 & 1 \\
\hline -6 & . Diode, rectifier, SDS 125 & \[
\begin{aligned}
& \text { CR1, CR2, CR3 } \\
& \text { CR4, CR5, CR6 }
\end{aligned}
\] & 211 & 123939 & 6 \\
\hline -7 & - Transformer, power supply & TI & 145 & 117115 & 1 \\
\hline -8 & - Resistor, wirewound, 20w & R1 & 45 & 101155-102 & 1 \\
\hline -9 & - Capacitor, electrolytic & C2 & 20 & 108474-019 & 1 \\
\hline -10 & - Capacitor, electrolytic & C1, C3 & 20 & 108474-004 & 2 \\
\hline -11 & - Plug, 10 pin & P1 & 51 & 100532 & 1 \\
\hline -12 & - Cable Driver Assembly, ATI3 & & SDS & 125260 & 1 \\
\hline -13 & - Detector Assembly, WT22 & & SDS & 131183 & 1 \\
\hline -14 & - Regulator Assembly, WT2 1 & & SDS & 131181 & 1 \\
\hline -15 & . Fuse, 3 AG, slow burning & FI & 48 & 124865-011 & 1 \\
\hline
\end{tabular}


Figure 4-6. Power Monitor Assembly

Table 4-27. Power Distribution Box Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline 4-7 & Power Distribution Box Assembly (see table 4-21 for next higher assembly) & & SDS & 117428 & Ref \\
\hline -1 & - Power Distribution Box & & SDS & 126846 & 1 \\
\hline -2 & - Receptacle, female (twist lock) & & 106 & 127677 & 3 \\
\hline -3 & - Receptacle, female & - & 106 & 127672 & 2 \\
\hline -4 & - Connector, male & & 365 & 127679 & 1 \\
\hline -5 & - Connector, male & & 365 & 127674 & 1 \\
\hline
\end{tabular}


Figure 4-7. Power Distribution Box Assembly

Table 4-28. Module Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{22}{*}{4-8} & Module Assembly (see table 4-21 for next higher assembly) & & SDS & 146275 & Ref \\
\hline & . Cable Receiver, printed wire assembly, AT 10 & & SDS & 123018 & 1 \\
\hline & - Cable Driver Receiver, printed wire assembly, ATII & & SDS & 123019 & 4 \\
\hline & Cable Driver, printed wire assembly, AT 12 & & SDS & 124629 & 2 \\
\hline & - Cable Driver, printed wire assembly, AT21 & & SDS & 127797 & 7 \\
\hline & . Clock Driver, printed wire assembly, AT23 & & SDS & 128166 & 4 \\
\hline & . Clock Driver, printed wire assembly, AT 13 & & SDS & 125260 & 2 \\
\hline & . Buffered AND/OR Gate, printed wire assembly, BT 10 & & SDS & 116056 & 9 \\
\hline & - Band Gate, printed wire assembly, BT 11 & & SDS & 116029 & 22 \\
\hline & . Gated Buffer, printed wire assembly, BT 16 & & SDS & 125262 & 21 \\
\hline & - Gated Buffer, printed wire assembly, BT 17 & & SDS & 126330 & 2 \\
\hline & . Band Gate, printed wire assembly, BT 18 & & SDS & 126613 & 7 \\
\hline & . Buffered Matrix, printed wire assembly, BT13 & & SDS & 116407 & 1 \\
\hline & . Clock Oscillator, printed wire assembly, CT 16 & & SDS & 133694 & 1 \\
\hline & - Delay Line, printed wire assembly, DT14 & & SDS & 127319 & 3 \\
\hline & . Register Flip-Flop, printed wire assembly, FT17 & & SDS & 124628 & 6 \\
\hline & . Counter Flip-Flop, printed wire assembly, FT 18 & & SDS & 124634 & 10 \\
\hline & - Universal Flip-Flop, printed wire assembly, FT22 & & SDS & 124713 & 24 \\
\hline & . Fast Access Memory, 16X18, printed wire assembly, FT25 & & SDS & 126743 & 4 \\
\hline & - Buffered Latch No. 3, printed wire assembly, FT26 & & SDS & 126856 & 1 \\
\hline & - Register Flip-Flop, printed wire assembly, FT41 & & SDS & 133251 & 1 \\
\hline & - Gate Expander No. 1, printed wire assembly, GT10 & & SDS & 124750 & 2 \\
\hline
\end{tabular}
(Continued)

Table 4-28. Module Assembly, Replaceable Parts (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{21}{*}{\[
\begin{gathered}
4-8 \\
\text { (Cont.) }
\end{gathered}
\]} & - Gate Expander No. 2, printed wire assembly, GTII & & SDS & 125271 & 6 \\
\hline & . Gate Expander, printed wire assembly, GT12 & & SDS & 133375 & 8 \\
\hline & - Delay Line Sensors, printed wire assembly, HT15 & & SDS & 127391 & 2 \\
\hline & - Gated Delay Line Sensors, printed wire assembly, HT16 & & SDS & 128011 & 1 \\
\hline & . Inverter Matrix, printed wire assembly, IT13 & & SDS & 117000 & 1 \\
\hline & - Gated Inverter, printed wire assembly, IT16 & & SDS & 125264 & 33 \\
\hline & : Gated Inverter, printed wire assembly, IT17 & & SDS & 126331 & 4 \\
\hline & - Gated Inverter, printed wire assembly, IT20 & & SDS & 126747 & 18 \\
\hline & . NAND Gate, printed wire assembly, IT25 & & SDS & 128190 & 29 \\
\hline & . NAND Gate, printed wire assembly, IT18 & & SDS & 126372 & 1 \\
\hline & . NAND Gate, printed wire assembly, IT26 & & SDS & 128192 & 1 \\
\hline & . Buffer Inverter No. 1, printed wire assembly, LT13 & & SDS & 123016 & 5 \\
\hline & - Buffer Inverter No. 2, printed wire assembly, LT14 & & SDS & 123017 & 12 \\
\hline & . Priority Interrupt, printed wire assembly, LT 16 & & SDS & 123379 & 4 \\
\hline & . Carry No. 1, printed wire assembly, LT18 & & SDS & 123590 & 5 \\
\hline & . Logic Element, printed wire assembly, LT20 & & SDS & 124717 & 8 \\
\hline & . Logic Element, printed wire assembly, LT2 1 & & SDS & 126615 & 4 \\
\hline & . Clock Logic, printed wire assembly,
LT29 & & SDS & 127643 & 1 \\
\hline & . Adder No. 3, printed wire assembly, LT42 & & SDS & 133383 & 17 \\
\hline & . SW Module, printed wire assembly, ST14 & & SDS & 123008 & 1 \\
\hline & - Time Base Selector, printed wire assembly, ST29 & & SDS & 129460 & 1 \\
\hline
\end{tabular}
(Continued)

Table 4-28. Module Assembly, Replaceable Parts (Cont.)



Table 4-29. Processor Control Panel Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline 4-9 & Processor Control Panel Assembly (see table 4-21 for next higher assembly) & & SDS & 133280 & Ref \\
\hline -1 & Switch, lever, single state & \[
\begin{aligned}
& \text { S2, S4, S6 thruS } 12, \\
& \text { S41, \& S41 }
\end{aligned}
\] & 384 & 124406-001 & 11 \\
\hline -2 & Switch, lever & S76, S77 & 384 & 124406-003 & 2 \\
\hline -3 & Switch, lever, 8 station & \[
\begin{aligned}
& \text { S24 thru S39 } \\
& \text { S44 thru S75 }
\end{aligned}
\] & 384 & 124404 & 6 \\
\hline -4 & Switch, lever & S21, S22, S23, S43 & 156, 384 & 126993 & 4 \\
\hline -5 & Switch, lever & S5, S20, S42 & 156, 384 & 126994 & 3 \\
\hline -6 & Switch, alternating action dpdt & S 19 & 162, 203, 381 & 111455 & 1 \\
\hline -7 & Switch, momentary, dpdt & \[
\begin{aligned}
& \text { S } 13, \text { S } 14, \text { S } 16, \\
& \text { S } 17, \text { S } 18
\end{aligned}
\] & 162, 203, 381 & 111459 & 5 \\
\hline -8 & Switch, rotary & S 1 & 55, 208 & 115928 & 1 \\
\hline -9 & Switch, rotary & S3 & SDS & 133967 & 1 \\
\hline -10 & Switch, thumbwheel, 1-6 position & S 16 & 82, 140, 387 & 126600-003 & 1 \\
\hline -11 & Lamp, miniature, incandescent & & 83, 84, 211, 382 & 102266 & 18 \\
\hline -12 & Lamp, miniature, incandescent & & 56, 63, 104 & 123710 & 88 \\
\hline \(=13\) & Receptacle, female & j32 & 365 & 101430 & 1 \\
\hline -14 & Speaker, miniature & SPI & 379, 380 & 108042 & 1 \\
\hline -15 & Receptacle, male & J31 & 365 & 127675 & 1 \\
\hline -16 & Lampholder (INTERRUPT) & DS22 & 162, 203, 381 & 116284-002 & 1 \\
\hline -17 & Lampholder (WAIT) & DS23 & 162, 203, 381 & 116284-003 & 1 \\
\hline -18 & Lampholder (RUN) & DS24 & 162, 203, 381 & 116284-004 & 1 \\
\hline -19 & Lampholder (NORMAL MODE) & DS25 & 162, 203, 381 & 116284-005 & 1 \\
\hline -20 & Lampholder (CLEAR) & DS26 & 162, 203, 381 & 116284-006 & 1 \\
\hline -21 & Lampholder (LOAD) & DS27 & 162, 203, 381 & 116284-007 & 1 \\
\hline -22 & Lampholder (I/O RESET) & DS99 & 162, 203, 381 & 116284-008 & 1 \\
\hline -23 & Lampholder (CPU RESET) & DS 100 & 162, 203, 381 & 116284-009 & 1 \\
\hline
\end{tabular}

Table 4-29. Processor Control Panel Assembly, Replaceable Parts (Cont.)




Table 4-30. Memory Module, Basic 4K, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{7}{*}{4-3} & Memory Module, basic 4K (see table 4-20 for next higher assembly)) & & SDS & \multirow[t]{3}{*}{132546} & Ref \\
\hline & . Frame No. 1 (see table 4-22 for parts breakdown)* & & SDS & & 1 \\
\hline & . Frame No. 2 (see table 4-22 for parts breakdown)* & & SDS & & 1 \\
\hline & . Power Supply, PT16 (see SDS publication No. 901080 for parts breakdown) & & SDS & 117264 & 1 \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
. Power Suppiy, PTī (see SDS publication No. 901079 for parts breakdown) \\
. Module Assembly (see table 4-3i for
\end{tabular}} & & SDS & \multirow[t]{2}{*}{117265} & \multirow[t]{2}{*}{1
1} \\
\hline & & & SDS & & \\
\hline & . Memory Cabinet \({ }^{\dagger}\) Assembly, power distribution box (see table 4-27 for parts breakdown) & & SDS & 117428 & 1 \\
\hline
\end{tabular}

Table 4-31. Module Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No, & Qty \\
\hline \multirow[t]{25}{*}{4-10} & Module Assembly (see table 4-30 for next higher assembly) & & SDS & & Ref \\
\hline & . Core Diode Module Assembly & & SDS & 111550 & 1 \\
\hline & - Core Diode Module Assembly & & SDS & 111549 & 3 \\
\hline & . Cable Receiver, ATIO & & SDS & 123018 & 1 \\
\hline & - Cable Driver Receiver, ATIl & & SDS & 123019 & 6 \\
\hline & . Rejection Gate, AT 16 & & SDS & 126611 & 2 \\
\hline & - Cable Driver Receiver, AT31 & & SDS & 133053 & 1 \\
\hline & - Gated Buffer, BT 16 & & SDS & 125265 & 6 \\
\hline & . Fast Buffer, BT22 & & SDS & 127393 & 11 \\
\hline & . Buffered AND/OR Gate, BT24 & & SDS & 130967 & 3 \\
\hline & - Band Gate, BT25 & & SDS & 130947 & 1 \\
\hline & - Delay Line, DTII & & SDS & 126963 & 2 \\
\hline & - Buffered Latch No. 2, FT37 & & SDS & 130942 & 3 \\
\hline & - Buffered Latch No. 3, FT38 & & SDS & 130952 & 7 \\
\hline & - Memory Sense Amplifier, HTIl & & SDS & 123010 & 6 \\
\hline & - Delay Line Sensor, HT15 & & SDS & 127391 & 3 \\
\hline & . Memory Preamplifier, HT26 & & SDS & 131633 & 6 \\
\hline & . Gated Inverter, IT14 & & SDS & 126617 & 6 \\
\hline & . Gated Inverter, IT 16 & & SDS & 125264 & 3 \\
\hline & . NAND/NOR Gate, IT24 & & SDS & 128188 & 2 \\
\hline & . NAND Gate, IT25 & & SDS & 128190 & 2 \\
\hline & - Logic Element, LT19 & & SDS & 123915 & 1 \\
\hline & - Logic Element with inverter, LT20 & & SDS & 124717 & 1 \\
\hline & - Logic Element with buffer, LT21 & & SDS & 126615 & 5 \\
\hline & . Parity Generator, LT34 & & SDS & 130958 & 9 \\
\hline
\end{tabular}
(Continued)

Table 4-31 Module Assembly, Replaceable Parts (Cont.)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{14}{*}{\[
\begin{gathered}
4-10 \\
\text { (Cont.) }
\end{gathered}
\]} & . Memory Switch A, STIO & & SDS & 123005 & 10 \\
\hline & - Memory Switch B, STll & & SDS & 123006 & 16 \\
\hline & - Toggle Switch Module, ST14 & & SDS & 123008 & 2 \\
\hline & . Memory Preamp Selector, STI5 & & SDS & 123012 & 1 \\
\hline & - Voltage Regulator, ST17 & & SDS & 131292 & 1 \\
\hline & . Inhibit Driver, ST21 & & SDS & 132153 & 6 \\
\hline & . Memory Driver, ST22 & & SDS & 132159 & 1 \\
\hline & . Strobe Generator, ST34 & & SDS & 130902 & 2 \\
\hline & - Terminator Module, XTIO & & SDS & 116257 & 16 \\
\hline & - Resistor Module C, XTI3 & & SDS & 127791 & 9 \\
\hline & - Resistor Module D, XT14 & & SDS & 127793 & 1 \\
\hline & - Cable Intra-frame Assembly, ZT35 & & SDS & 132411-171 & 3 \\
\hline & - Coaxial Cable Connection & & SDS & 115832 & 2 \\
\hline & - Resistor Connector Assembly & & SDS & 127315 & 2 \\
\hline
\end{tabular}


Table 4-32. Real-Time Clock, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{l} 
Description \\
\(4-8\) \\
\hline
\end{tabular} \begin{tabular}{l} 
Real-Time Clock (see table 4-20 \\
for next higher assembly) \\
Printed Wire Assembly, LT16
\end{tabular}} & \begin{tabular}{l} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline
\end{tabular}

Table 4-33. Power Fail-Safe, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline 4-8 & \begin{tabular}{l}
Power Fail-Safe (see table 4-20 for next higher assembly) \\
- Printed Wire Assembly, LT 16
\end{tabular} & & \[
\begin{aligned}
& \text { SDS } \\
& \text { SDS }
\end{aligned}
\] & \[
\begin{aligned}
& 117612 \\
& 123379
\end{aligned}
\] & \begin{tabular}{l}
Ref \\
1
\end{tabular} \\
\hline
\end{tabular}

Table 4-34. Memory Protection Feature, Replaceable Parts
\begin{tabular}{|c|l|l|l|l|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{c} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. \\
\hline \(4-8\) & \begin{tabular}{l} 
Memory Protection Feature (see table \\
\(4-20\) for next higher assembly) \\
. Fast Access Memory, FT25 \\
- NAND/NOR Gate, IT24
\end{tabular} & & SDS \\
\hline
\end{tabular}

Table 4-35. Additional Register Block, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{4}{*}{4-8} & \multirow[t]{4}{*}{\begin{tabular}{l}
Additional Register Block (see table 4-20 for next higher assembly) \\
. High-Speed Register Page (see table 4-36 for parts breakdown) \\
- Register Extension Unit (see table 4-37 for parts breakdown) \\
- Register Extension Unit Interface (see table 4-38 for parts breakdown)
\end{tabular}} & & SDS & \multirow[b]{2}{*}{117621} & Ref \\
\hline & & & SDS & & 1 \\
\hline & & & SDS & 130071 & 1* \\
\hline & & & SDS & 132208 & \(i^{\dagger}\) \\
\hline ment the assembli & first three additional register blocks ( 0 t additional register blocks. The next four and one register extention unit, as do the & ire only one nal register b blocks and & speed register pag ( 4 to 7 ) require on 12 to 15) blocks. & bly to supp \(r\) register & \\
\hline & extension unit interface is adde & irst regis & sion unit onl & & \\
\hline
\end{tabular}

Table 4-36. High-Speed Register Page, Replaceable Parts


Table 4-37. Register Extension Unit, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{6}{*}{4-11} & Register Extension Unit (see table 4-35 for next higher assembly) & & SDS & 130071 & Ref \\
\hline & . Printed Wire Board Assembly, ATII & & SDS & 123019 & 5 \\
\hline & - Printed Wire Board Assembly, BT16 & & SDS & 125262 & 2 \\
\hline & - Printed Wire Board Assembly, IT 16 & & SDS & 125264 & 1 \\
\hline & - Printed Wire Board Assembly, LT26 & & SDS & 126982 & 1 \\
\hline & . Printed Wire Board Assembly, XTIO & & SDS & 116257 & 3 \\
\hline
\end{tabular}


NOTES:


MODULES REQUIRED FOR EACH REGISTER EXTENSION UNIT CHASSIS, ASSEMBLY NUMBER 130071
(2) MODULES REQUIRED FOR REGISTER EXTENSION UNIT INTERFACE, ASSEMBLY NUMBER 132208
(3) MODULES REQUIRED FOR FIRST HIGH-SPEED REGISTER PAGE, ASSEMBLY NUMBER 117621
(4) MODULES REQUIRED FOR SECOND PAGE
(5) MODULES REQUIRED FOR THIRD PAGE
(6) MODULES REQUIRED FOR FOURTH PAGE
(7) When 3 pages are installed, remove xilo
(8) When 4 Pages are installed, remove xilo

Figure 4-11. Module Assembly, Register Extension Unit, Register Interface, High-Speed Register Page

Table 4-38. Register Extension Unit Interface, Replaceable Parts


Table 4-39. Floating Point Arithmetic, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{24}{*}{\[
\begin{aligned}
& 4-8 \\
& 4-12
\end{aligned}
\]} & Floating Point Arithmetic (see table 4-20 for next higher assembly) & & SDS & 134099 & Ref. \\
\hline & . Cable, single condition coaxial & & SDS & 128147-372 & 14 \\
\hline & . Printed Wire Board Assembly, AT23 & & SDS & 128166 & 2 \\
\hline & . Printed Wire Board Assembly, BT 10 & & SDS & 116056 & 3 \\
\hline & . Printed Wire Board Assembly, BTII & & SDS & 116029 & 2 \\
\hline & . Printed Wire Board Assembly, BT 16 & & SDS & 125262 & 3 \\
\hline & - Printed Wire Board Assembly, BT 18 & & SDS & 126613 & 1 \\
\hline & - Printed Wire Board Assembly, FT18 & & SDS & 124634 & 4 \\
\hline & - Printed Wire Board Assembly, FT22 & & SDS & 124713 & 10 \\
\hline & - Printed Wire Board Assembly, FT26 & & SDS & 126856 & 4 \\
\hline & . Printed Wire Board Assembly, FT41 & & SDS & 133251 & 7 \\
\hline & . Printed Wire Board Assembly, GTll & & SDS & 124881 & 2 \\
\hline & . Printed Wire Board Assembly, GT12 & & SDS & 133375 & 7 \\
\hline & . Printed Wire Board Assembly, IT 16 & & SDS & 125264 & 9 \\
\hline & - Printed Wire Board Assembly, IT17 & & SDS & 126331 & 1 \\
\hline & - Printed Wire Board Assembly, IT25 & & SDS & 128190 & 3 \\
\hline & - Printed Wire Board Assembly, IT26 & & SDS & 128192 & 1 \\
\hline & . Printed Wire Board Assembly, LT18 & & SDS & 123590 & 9 \\
\hline & - Printed Wire Board Assembly, LT20 & & SDS & 124717 & 2 \\
\hline & - Printed Wire Board Assembly, LT42 & & SDS & 133383 & 29 \\
\hline & - Printed Wire Board Assembly, ST14 & & SDS & 123008 & 1 \\
\hline & . Printed Wire Board Assembly, XT10 & & SDS & 116257 & 11 \\
\hline & . Printed Wire Board Assembly, ZT25 & & SDS & 128164 & 1 \\
\hline & . Ribbon Cable Assembly, ZT46 & & SDS & 133204-113 & 1 \\
\hline
\end{tabular}

SIGMA 5
ACCESSORY CABINEI NO. 1
O. 1 (FLOATING POINT)



Table 4-40. Interrupt, 2 Level Assembly, Replaceable Parts



NOTES: (1) MODULES REQUIRED FOR TOTAL OF 16 PRIORITY INTERRUPTS (EIGHT TWO-LEVEL INTERRUPT ASSEMBLIES, ASSEMBLY NO. 132206)
(2) MODULES PROVIDED WITH EACH INTERRUPT CONTROL CHASSIS, ASSEMBLY NO. 117330 . ONE INTERRUPT CONTROL CHASSIS REQUIRED FOR EACH İ AdDitional interrupts. Three interrupt control CHASSIS MAY FIT IN CPU CABINET, FRAME I, LOCATIONS G, H, AND J. ADDITIONAL CHASSIS INSTALLED IN ACCESSORY CABINET

Figure 4-13. Module Assembly, Interrupt Control Chassis

Table 4-41. Interrupt Control Chassis, Replaceable Parts


Table 4-42. Additional Groups of Eight Multiplexer Channels for Integral IOP, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{c} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \(4-8\) & \begin{tabular}{l} 
Additional Groups of Eight Multiplexer \\
Channels for Integral IOP (see table \\
\(4-20\) for next higher assembly) \\
. Printed Wire Board Assembly, FT25
\end{tabular} & & SDS & & Ref. \\
& & & SDS & & 4 \\
\hline
\end{tabular}

Table 4-43. Memory Expansion Kit, 4 K to 8 K , Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{7}{*}{4-10} & Memory Expansion Kit, 4K to 8K (see table 4-20 for next higher assembly) & & SDS & 117638 & Ref. \\
\hline & . Core Diode Module Assembly & & SDS & 111549 & 3 \\
\hline & . Core Diode Module Assembly & & SDS & 111550 & 1 \\
\hline & - Memory Preamplifier & & SDS & 131633 & 5 \\
\hline & - Memory Switch A, HT26 & & SDS & 123005 & 2 \\
\hline & - Memory Switch B, STll & & SDS & 123006 & 16 \\
\hline & . Memory Driver, ST22 & & SDS & 132159 & 1 \\
\hline
\end{tabular}

Table 4-44. Memory Expansion Kit, 8 K to 12K, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{6}{*}{4-10} & Memory Expansion Kit, 8 K to 12 K , (see table 4-20 for next higher assembly) & & SDS & 117639 & Ref. \\
\hline & - Core Diode Module Assembly & & SDS & 111549 & 3 \\
\hline & - Core Diode Module Assembly & & SDS & 111550 & 1 \\
\hline & - Memory Switch A, ST10 & & SDS & 123005 & 8 \\
\hline & - Memory Driver, ST22 & & SDS & 132159 & 1 \\
\hline & . Memory Preamplifier, HT26 & & SDS & 131633 & 6 \\
\hline
\end{tabular}

Table 4-45. Memory Expansion Kit, 12K to 16K, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{4}{*}{4-10} & Memory Expansion Kit, 12K to 16K (see table 4-20 for next higher assembly) & & SDS & 117640 & Ref. \\
\hline & . Core Diode Module Assembly & & SDS & 111549 & 3 \\
\hline & - Core Diode Module Assembly & & SDS & 111550 & 1 \\
\hline & - Memory Preamplifier, HT26 & & SDS & 131633 & 5 \\
\hline
\end{tabular}

Table 4-46. Two-Way Access, Replaceable Parts
\begin{tabular}{|c|l|l|l|l|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & \multicolumn{1}{c|}{\begin{tabular}{c} 
Description
\end{tabular}} & \begin{tabular}{l} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No.
\end{tabular} Qty

Table 4-47. Three-Way Access, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{6}{*}{4-10} & Three-Way Access (see table 4-20 for next higher assembly) & & SDS & 128125 & Ref. \\
\hline & - Cable Receiver, AT10 & & SDS & 123018 & 1 \\
\hline & - Cable Driver Receiver, ATII & & SDS & 123019 & 3 \\
\hline & . Buffered Latch, FT37 & & SDS & 130942 & 3 \\
\hline & - Logic Element with Inverter, LT20 & & SDS & 124717 & 1 \\
\hline & - Logic Element with Buffer, LT21 & & SDS & 126615 & 1 \\
\hline
\end{tabular}

Table 4-48. Port Expander F Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & \begin{tabular}{l}
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{21}{*}{4-14} & Port Expander F Assembly* (see table 4-20 for next higher assembly) & & SDS & 130625 & Ref. \\
\hline & \begin{tabular}{l}
- Memory Cabinet, Frame No. 3 \\
. Power Supply, PT16 (see SDS publication No. 901080 for parts breakdown)
\end{tabular} & & SDS & 117264 & 1 \\
\hline & - Cable Plug Module Assembly & & SDS & 133763 & 5 \\
\hline & - Cable Receiver Assembly, AT10 & & SDS & 123018 & 4 \\
\hline & - Cable Driver Receiver Assembly, ATII & & SDS & 123019 & 16 \\
\hline & - Rejection Gate, printed wire assembly, AT16 & & SDS & 126611 & 2 \\
\hline & - Gated Buffer, printed wire assembly, BT 15 & & SDS & 117389 & 1 \\
\hline & . Fast Buffer, printed wire assembly, BT22 & & SDS & 127393 & 2 \\
\hline & . Buffered AND/OR Gate, printed wire assembly, BT24 & & SDS & 130967 & 1 \\
\hline & . Buffered Latch No. 3, printed wire assembly, FT26 & & SDS & 126856 & 1 \\
\hline & - Buffered Latch No. 2a, printed wire assembly, FT37 & & SDS & 130942 & 14 \\
\hline & . Buffered Latch No. 3a, printed wire assembly, FT38 & & SDS & 130952 & 7 \\
\hline & - Gated Inverter, printed wire assembly, IT 15 & & SDS & 117375 & 1 \\
\hline & - Gated Inverter, printed wire assembly, IT 16 & & SDS & 125264 & 6 \\
\hline & - Logic Element with inverter, printed wire assembly, LT20 & & SDS & 124717 & 4 \\
\hline & . Logic Element with buffer, printed wire assembly, LT21 & & SDS & 126615 & 4 \\
\hline & . Address Selector, printed wire assembly, ST14 & & SDS & 123008 & 2 \\
\hline & - Terminator Module, printed wire assembly, XT 10 & & SDS & 116257 & 10 \\
\hline & - Cable Plug Module Assembly & P252-P253 & SDS & 133763-201 & 2 \\
\hline & . Cable Plug Module Assembly & P252-P253 & SDS & 133763-301 & 2 \\
\hline & . Cable Plug Module Assembly & P252-P253 & SDS & 133763-401 & 1 \\
\hline
\end{tabular}
*Port expander \(F\) is the first port expander installed in a memory cabinet and is used to expand the first block of memory (frame 2) in the cabinet.

Table 4-49. Port Expander S Assembly, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{16}{*}{4-14} & Port Expander S Assembly* (see table 4-20 for next higher assembly) & & SDS & 130626 & Ref. \\
\hline & - Memory Port Expander S Assembly & & SDS & 133651 & 1 \\
\hline & . Cable Plug Module Assembly & & SDS & 133763 & 5 \\
\hline & . Rejection Gate, printed wire assembly, AT16 & & SDS & 126611 & 2 \\
\hline & - Gate Buffer, printed wire assembly, BT15 & & SDS & 117389 & 1 \\
\hline & . Fast Buffer, printed wire assembly, BT22 & & SDS & 127393 & 2 \\
\hline & . Buffered AND/OR Gate, printed wire assembly, BT24 & & SDS & 130967 & 1 \\
\hline & . Buffered Latch No. 3a, printed wire assembly, FT38 & & SDS & 130952 & 7 \\
\hline & . Gated Inverter, printed wire assembly, IT 15 & & SDS & 117375 & 1 \\
\hline & - Logic Element with inverter, printed wire assembly, LT20 & & SDS & 124717 & 4 \\
\hline & - Logic Element with inverter, printed wire assembly, LT21 & & SDS & 126615 & 4 \\
\hline & . Address Selector, printed wire assembly, ST14 & & SDS & 123008 & 2 \\
\hline & - Terminator Module, printed wire assembly, XT10 & & SDS & 116257 & 3 \\
\hline & - Ribbon Cable, printed wire assembly, ZT45 & & SDS & 133212-171 & 2 \\
\hline & . Cable Plug Modules, printed wire assembly & P252-P253 & SDS & 133763-601 & 3 \\
\hline & . Cable Plug Modules, printed wire assembly & P252-P253 & SDS & 133763-651 & 2 \\
\hline
\end{tabular}

Table 4-50. External Interface Feature, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline Fig. \& Index No. & Description & Reference Designator & Manufacturer & Part No. & Qty \\
\hline \multirow[t]{6}{*}{4-8} & External Interface Feature (see table & & SDS & 137086 & Ref. \\
\hline & - Cable Driver Receiver Assembly, ATIl & & & 123019 & 4 \\
\hline & . Cable Driver Assembly, AT12 & & & 124629 & 1 \\
\hline & . Universal Flip-Flop Assembly, FT22 & & & 124713 & 6 \\
\hline & . Gate Expander No. 1 Assembly, GTII & & & 124881 & 2 \\
\hline & . Inverter Matrix Assembly, IT13 & & & 117000 & 1 \\
\hline
\end{tabular}

Table 4-51. External IOP Interface Feature, Replaceable Parts
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Fig. \& \\
Index No.
\end{tabular} & Description & \begin{tabular}{c} 
Reference \\
Designator
\end{tabular} & Manufacturer & Part No. & Qty \\
\hline \(4-8\) & \begin{tabular}{l} 
External IOP Interface (see table 4-20 \\
for next higher assembly) \\
- Printed Wire Board Assembly, AT13
\end{tabular} & & SDS & & \\
\hline
\end{tabular}

SIGMA 5
MEMORY PORT EXPANDERS FRAME 3




Table 4-52. Manufacturer Code Index
\begin{tabular}{|c|c|c|}
\hline Code No. & Name & Address \\
\hline 1 & Motorola Semiconductor Products, Inc. & P. O. Box 2953, Phoenix, Ariz. 85002 \\
\hline 7 & RCA, Electronic Components \& Devices & 415 S. 5th St., Harrison, N. J. 07029 \\
\hline 8 & Silicon Transistor Corp. & 150 Glen Cove Rd., Carle Place, N. Y. 11514 \\
\hline 20 & Sangamo Electric Co. & Box 359, 1301 N. Eleventh St., Springfield, III. 62705 \\
\hline 23 & Sprague Electric Co. & 481 Marshall St., N. Adams, Mass. 01248 \\
\hline 25 & General Electric Co., Capacitor Dept. & P. O. Box 158, Irmo, S. C. 29063 \\
\hline 45 & Dale Electronics, Inc. & 1342 28th Avenue, Columbus, Neb. 68601 \\
\hline 48 & Littlelfuse, Inc. & 800 E. Northwest Hwy., Des Plaines, III. 60016 \\
\hline 49 & Bussman Manufacturing Div. McGraw-Edison Co. & University at Jefferson, St. Lovis, Mo. 63107 \\
\hline 51 & Cinch Manufacturing Co. & 1026 S. Homan Avenue, Chicago, Ill. 60624 \\
\hline 53 & Ohmite Manufacturing Co. & 3635 Howard St., Skokie, III. 60076 \\
\hline 54 & Cutler-Hammer, Inc. & 321 N. 12th St., Milwaukee, Wisc. 53201 \\
\hline 55 & Centralab Electronics & 900 E. Keefe Ave., Milwaukee, Wisc. 63201 \\
\hline 56 & Eldema Corp. & 18435 Susana Rd., Compton, Calif. 90221 \\
\hline 63 & Transitron Electronic Corp. & 168-182 Albion St., Wakefield, Mass. 01881 \\
\hline 82 & Elco Corp. & Maryland Rd. \& Computer Ave., Willow Willow Grove, Md. 19090 \\
\hline 83 & Chicago Miniature Lamp Works & Dept. E, 4433 Ravenswood Ave. Chicago, III. 60640 \\
\hline 84 & General Electric Co., Miniature Lamp Dept. & Nela Park, Cleveland, Ohio 44112 \\
\hline 104 & Dialight Corp. & 60 Stewart Ave, , Brooklyn, N. Y. 11237 \\
\hline 106 & Arrow-Hart \& Hegeman Electric Co. & 103 Hawthorne St., Hartford, Conn. 06106 \\
\hline 107 & Allen-Bradley Co. & 1201 Second St., Milwaukee, Wisc. 53204 \\
\hline 121 & Astro Dynamics, Inc. & 2nd Ave., Northwest Industrial Pk., Burlington, Mass. \\
\hline 139 & Rotron Manufacturing Co. & Woodstock, N. Y. 12498 \\
\hline 140 & The Digitran Co. & 855 S. Arroyo Pkwy., Pasadena, Calif. 91105 \\
\hline
\end{tabular}

Table 4-52. Manufacturer Code Index (Cont.)
\begin{tabular}{|c|c|c|}
\hline Code No. & Name & Address \\
\hline 145 & Malco Manufacturing Co., Inc. & 4025 W. Lake St., Chicago, Ill. 60624 \\
\hline 156 & Capitol Machine \& Switch Co. & 36 Balmforth St., Danbury, Conn. 06813 \\
\hline 162 & Honeywell, Micro Switch Div. & 11 W. Spring St., Freeport, Ill. 61033 \\
\hline 175 & Ward Leonard Electric Co. & 75 South St., Mt. Vernon, N. Y. 10550 \\
\hline 194 & P. R. Mallory \& Co., Inc. & 3029 E. Washington St., Indianapolis, Ind. 46206 \\
\hline 203 & Master Specialities Co. & 15020 Figueroa, Gardena, Calif. 90247 \\
\hline 204 & Alco Electronic Products, Inc. & 3 Wolcott Ave., Lawrence, Mass. 01843 \\
\hline 208 & Oak Maniufucturing Co. & E. Crysial Lake Àve., Depi, EiL, Crystal Lake, III. 60014 \\
\hline 211 & Westinghouse Electric Corp., Lamp Div. & MacArthur Blvd., Bloomfield, N. J. 07003 \\
\hline 244 & Hardwick, Hindle Products & Huntington, Ind. 46750 \\
\hline 340 & Bryant Electric & 1421 State, Bridgeport, Conn. 06600 \\
\hline 365 & Harvey Hubbell, Inc. & Narvey Street \& Boxtwick, Bridgeport, Conn. \\
\hline 376 & C \& K Components & 103 Morse St., Newton, Mass. 02158 \\
\hline 377 & Standard Tool \& Manufacturing Co. & 738 Schuyler Ave., Lyndhurst, N. J. \\
\hline 378 & Electric Parts Manufacturing Co., Inc. & 508-10 25th St., Union City, N. J. 07087 \\
\hline 381 & Korry Manufacturing Co. & 233 8th St., N., Seattle, Wash. 98109 \\
\hline 382 & Union Carbide & 270 Park Avenue, N. Y., N. Y. 10017 \\
\hline 383 & Pass and Seymour, Inc. & Solvay Station, Syracuse, N. Y. 13209 \\
\hline 384 & Switcheraft, Inc. & 5533 N. Elston Ave., Chicago, Ill. 60630 \\
\hline 385 & Lectrohm, Inc. & 5560 Northwest Hwy, Chicago, Ill. 60600 \\
\hline 387 & Cycle-Dyne, Inc. & 134-20 Jamaica Ave., Jamaica, N. Y. 11418 \\
\hline
\end{tabular}```

