

Xerox Data Systems 701 South Aviation Blvd., El Segundo, California 90245 (213) 772-4511, 679-4511

Effective Pages SDS 901172 LIST OF EFFECTIVE PAGES Total number of pages is 860, as follows: Page No. Issue Page No. Issue Title Original A.OriginalA.Originali thru xivOriginal1-1 thru 1-12Original2-1 thru 2-20Original3-1 thru 3-758Original4-1 thru 4-54Original

TABLE OF CONTENTS

Section		Title	Page
I	GENER	AL DESCRIPTION	1-1
	1-1	Introduction	1-1
	1-2	Physical Description.	1-1
	1-3	Basic Computer.	1-1
	1-4		1-1
		Equipment Breakdown	
	1-5	Computer Configuration	1-2
	1-6	Optional Features	1-2
	1-7	Functional Description	1-2
	1-8	Basic Computer Description	1-2
	1-9	Computer Optional	1-8
	1-10	Two Additional Real-Time Clocks	1-8
	1-11	Power Fail–Safe Feature	1-8
	1-12	Memory Protection	1-8
	1-13	Private Memory Register Extension	1-8
	1-14	Floating Point	1-8
	1-15	External Interrupts	1-9
	1-16	Memory Expansion	1-9
	1-17	Port Expansion	1-9
	1-18	Multiplexing Input/Output Processor	1-9
	1-19	Additional Eight Subchannels (IOP)	1-9
	1-20	Selector Input/Output Processor	1-9
	1-21	Six Internal Interrupt Levels	1-9
	1-22	Maximum Computer System	1-9
	1-23	Specifications and Leading Particulars	1-9
II	OPERAI	IION AND PROGRAMMING	2-1
	2-1	General	2-1
	2-2	Operation	2-1
	2-3	Controls and Indicators	2-1
	2-4	Operating Procedures	2-1
	2-5	Applying Power	2-1
	2-6	Displaying Contents of Memory Location	2-1
	2-7	Storing Into Memory	2-1
	2-8	Clearing the Program Status Words	2-9
	2-9	Altering the Current Program Status Doubleword	2-9
	2-10	Branching From the PCP	2-10
	2-11	Stepping Through a Program	2-10
	2-12	Single Clocking an Instruction	2-10
	2-13	Single Instruction Repetition	2-10
	2-14	Loading a Program.	2-10
	2-15	Programming	2-11
	2-16	Word Formats	2-11
	2-18		2-11
		Data Word Formats	
	2-18	Instruction Formats	2-13
	2-19	Memory Addressing	2-14
	2-20	Reference Address	2-14
	2-21	Effective Address	2-14
	2-22	Indirect Address	2-14
	2-23	Indexed Addressing	2-14

i

TABLE OF CONTENTS (Cont.)

Title Page Section 2 - 142-24 Indirect Indexed Addressing..... 2 - 152-25 2-26 2 - 152 - 152-27 Halfword Addressing 2-28 2 - 16Byte Addressing 2-17 2-29 Basic Instructions PRINCIPLES OF OPERATION..... 3-1 Ш 3-1 3-1 3-2 General Principles of Operation 3 - 13-3 3-1 3-1 3-4 Arithmetic, Control, and Address Functions 3-5 3-5 3-7 3-6 Interrupt/Trap Functions...... 3-7 Private Memory Organization 3-8 3-8 3-8 Processor Control Panel 3-9 3-8 3-10 3-8 3-9 3-11 3-10 3-12 3-10 3-13 3-14 Memory Input-Output 3-11 3-15 3-11 3-16 3-13 3-17 3 - 14Integral IOP 3-16 3-18 Chaining 3-19 3-16 3-20 3-16 3-21 Detailed Principles of Operation 3-16 3-22 3-21 3-23 3-21 3-24 3 - 503-25 CPU Phases and Timing 3-61 3-26 Real-Time Clock.... 3-61 3-27 3-62 3-28 Memory Protection 3-65 3-29 3-71 3-30 3 - 793-31 Memory..... 3 - 953 - 953-32 3-95 3-33 3-99 3-34 3-35 3-99 3-36 3-101 3-37 3 - 101Memory Configuration 3-38 3 - 101Interleave Transformation 3-39 3 - 109Memory Access Request..... 3-40 3-109 3-41 Address Release..... 3-109 3-42 3-109 3-43 Memory Delay Lines. 3-113 3-44 3-118 3-45 Memory Reset..... 3-119 3-46 3-119

3-121

3-47

TABLE OF CONTENTS (Cont.)

Section

Title

3-48	Read Timing and Data Flow	3-121
3-49	Full Write Timing and Data Flow	3-121
3-50	Partial Write Timing and Data Flow	3-121
3-51	Parity Checking and Parity Generation	3-125
3-52	Sigma 5 Core Selection.	3-127
3-53	Core Characteristics	3-127
3-54	Basic Core Switching	3-127
3-55	Reading From Memory	3-127
3-56	Writing Into Memory	3-130
3-57	Core Diode Module	3-130
3-58	Operation Code Implementation	3-130
3-59		
	Preparation Phases	3-174
3-60	Family of Load Instructions (FALOAD)	3-204
3-61	Family of Load Absolute Instructions (FALOAD/A)	3-224
3-62	Family of Store Instructions (FASTORE)	3-235
3-63	Family of Selective Instructions (FASEL) LOAD SELECTIVE (LS; 4A, CA)	3-249
3-64	Family of Analyze Instructions	3-261
3-6 5	Interpret (INT; 6B, EB)	3-270
3-66	Family of Arithmetic Instructions (FAARITH)	3-274
3-67	Family of Multiply Instructions (FAMUL)	3-286
3-68	Family of Divide Instructions (FADIV)	3-301
3-69	Family of Modify and Test Instructions	3-317
3-70	Family of Compare Instructions	3-330
3-71	Family of Compare With Limits Instructions (FACOMP/L).	3-340
3-72	Family of Logical Instructions (FALOGIC)	3-349
3-73	Family of Shift Instructions (FASH)	3-353
3-74	Family of Floating Point Instructions	3-378
3-75	Family of Stack and Multiple Instructions (FAST)	3-438
3-76	Family of Branch Instructions (FABRANCH)	3-508
3-77	Family of Call Instructions (FACAL)	3-522
3-78	Family of Program Status Doubleword Instructions (FAPSD)	3-524
3-79	Move to Memory Control (MMC; 6F, EF)	3-538
3-80	Wait (WAIT; 2E, AE)	3-551
3-81	Family of Direct Instructions (FARWD)	3-553
3-82	Family of Input/Output Instructions (FAIO)	3-564
3-83	Glossary of Terms	3-600
3-84	Power Fail–Safe	3-624
3-85	General	3-624
3-86	Interrupts	3-624
3-87	Power Monitor Assembly	3-624
3-88	Floating Point Unit	3-638
3-89	A-Register	3-638
3-90	B-Register	3-638
3-91	D-Register	3-638
3-92	F-Register	3-644
3-93	-	3-644
	E-Register	3-644
3-94	Adder	3-644 3-644
3-95	Floating Point Display	-
3-96	Processor Control Panel (PCP)	3-648
3-97	Control Switches	3-648
3-98	Indicators	3-648
3-99	PCP Phase Sequencing	3-648
3-100	CLOCK MODE Switch	3-648
3-101	CONTROL MODE Switch	3-648
3-102	WATCHDOG TIMER Switch	3-655

.

TABLE OF CONTENTS (Cont.)

Section

Title

Page

3-103	INTERLEAVE SELECT Switch	3-655
3-104	AUDIO Switch	3 -6 55
3-105	SENSE Switches	3-6 55
3-106	REGISTER DISPLAY Switch	3-655
3-107	REGISTER SELECT Switch	3-655
3-108	I/O RESET Switch	3-656
3-109	UNIT ADDRESS Switches	3-656
3-110	INTERRUPT Switch	3-656
3-111	SELECT ADDRESS Switches.	3-656
3-112	DATA Switches	3-656
3-113	Entering PCP Phases.	3-656
3-114	Reset Function	3-658
3-115	Clear PSW1, PSW2 Function	3-658
3-116	STEP or RUN from Idle Operation	3-658
3-117	INSERT Function.	3-662
3-118	DATA ENTER/CLEAR Function	3-662
3-119	STORE INSTR ADDR/SELECT ADDR Function.	3-666
3-119	DISPLAY INSTRADDR/SELECT ADDR Function	3-666
3-121	INSTR ADDR HOLD/INCREMENT Function	3-666
3-122	Clear Memory Function	3-666
3-123	LOAD Function	3-672
3-124	PARITY ERROR MODE Function	3-672
3-125	Indicator Lamp Drive Operation	3-672
3-126	Integral Input/Output Processor	3-680
3-127	General	3-680
3-128	Address and Priority Assignment	3-680
3-129	Capabilities	3-680
3-130	I/O Fast Memory IOFM	3-680
3-131	I/O Address Register IOFR	3-685
3-132	I/O Data Register IODA	3-685
3-133	Address Conversion Circuits	3-686
3-134	Instructions, Commands, Orders	3-686
3-135	Integral IOP/Device Controller Interface	3-686
3-136	Service Cycles	3-686
3-137	I/O Phase Sequencing	3-686
3-138	Power Distribution	3-748
3-139	Main Power Distribution Box	3-748
3-140	Power Junction Box	3-749
3-141	Power Supplies	3-749
MAINTE	NANCE AND PARTS LIST	4-1
4-1	Maintenance	4-1
4-2	Special Tools and Test Equipment	4-1
4-3	Preventive Maintenance.	4-1
4-4	Diagnostic Testing.	4-1
4-5		4-1
4-6	Electronic Testing	4-1
4-0 4-7	Switch Settings	4-2 4-8
4-7 4-8	Corrective Maintenance	
4-0 4-9	Wirewrap Techniques	4-8
4-9 4-10	Power Supplies	4-8
4-10 4-11	Parts Lists	4-8
	Tabular Listings	4-8
4-12	Illustrations	4-8

IV

TABLE OF CONTENTS (Cont.)

Section	Title			
	4-13 4-14	Parts List Tables	4-8 4-8	

LIST OF ILLUSTRATIONS

Figure	Title	Page
1-1	Sigma 5 Computer (Typical Configuration)	1-1
1-2	Equipment Breakdown	1-3
1-3	CPU Cabinet	1-4
ī-4	Memory Cabinet (Typical)	1-5
1-5	Accessory Cabinet No. 1 (Typical)	1-6
1-6	Sigma 5 Minimum System With Integral IOP	1-8
1-7	Sigma 5 Minimum System Without Integral IOP	1-8
1-8	Sigma 5 Maximum System (Typical)	1-10
2-1	Sigma 5 Processor Control Panel (PCP)	2-2
3-1	Sigma 5 Major Elements	3-1
3-2	Central Processing Unit, Functional Block Diagram	3-2
3-3	Arithmetic, Control, and Address Functions, Block Diagram	3-3
3-4	CPU Clock Generator, Simplified Block Diagram	3-6
3-5	Oscillator Clock Generator, Simplified Block Diagram	3-7
3-6	Core Memory Organization	3-9
3-7	Memory Connections and Port Expansion	3-10
3-8	Typical X and Y Core Wiring	3-11
3-9	Example of Interleaving in Read-Restore Mode	3-12
3-10	Multiplexing IOP, Simplified Block Diagram	3-13
3-11	Selector IOP, Simplified Block Diagram	3-15
3-12	Typical IOP Priority Arrangement	3-17
3-13	Basic Logic Symbols Chart	3-18
3-14	Arithmetic and Control Circuits	3-23
3-15	C–Register Inputs and Enabling Signals	3-25
3-16	C-Register Bit 1 Logic Diagram	3-25
3-17	A–Register Inputs and Enabling Signals.	3-26
3-18	O–Register Inputs and Enabling Signals	3-28
3-19	RP-Register and R-Register Inputs and Enabling Signals	3-28
3-20	D–Register Inputs and Enabling Signals	3-29
3-21	B-Register Inputs and Enabling Signals	3-30
3-22	P-Register Inputs and Enabling Signals	3-31
3-23	DIO-Register Inputs and Enabling Signals	3-32
3-24	Macro-Counter Inputs and Enabling Signals	3-33
3-25	Condition Code Flip-Flop Register Inputs and Enabling Signals	3-33
3-26	A Plus D Adder Logic.	3-34
3-27	Sum Bus Inputs and Enabling Signals	3-38
3-28	Private Memory Register Block	3-43
3-29	Word Distribution in Private Memory Block	3-44
3-30	SDS 304 Memory Element, Simplified Diagram	3-44
3-31	FT25 Module, Page 0, Byte 0, Simplified Program	3-45
3-32	Private Memory Data Organization	3-47
3-33	Bit Addressing on FT25 Module.	3-48
3-34	Register Extension Chassis, Simplified Logic Diagram	3-49

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
3-35	Register Extension FT25 Module, Page 0, Byte 0, Simplified Diagram	3-51
3 -36	Clock Generator, Simplified Block Diagram	3-54
3-37	Delay Line 1, Logic Diagram	3-55
3-38	Delay Line 2, Logic Diagram	3-56
3-39	Delay Line 3, Logic Diagram	3-58
3-40	Clock Enabling Gates	3-59
3-41	Store Operation Timing Diagram	3-59
3-42	Data Release Latch, Logic Diagram	3-60
3-43	Single Clock Generation	3-61
3-44	Oscillator Clock Generator, Block Diagram	3-62
3-45	Real-Time Clock, Simplified Diagram	3-63
3-46	Watchdog Timer Control Circuits, Logic Diagram	3-64
3-47	Watchdog Timer Runout, Timing Diagram	3-65
3-48	Write Lock Registers	3-66
3-49	Organization of Write Lock Bits on SDS 304 Integrated Circuit	3-67
3-50	Write Lock Addressing	3-70
3-51	Trap Sequence, Flow Diagram	3-74
3-52	Operation Codes Resulting in Trap	3-76
3-53	Interrupt Phases	3-83
3-54	Interrupt Sequence, Flow Diagram	3-84
3-55	Power-On and Power-Off Interrupt Circuits, Cycle of Operation	3-85
3-56	Service Routine, Timing Diagram	3-90
3-57	Write Direct Sequence, Timing Diagram	3-93
3-58	Memory System Interconnection for Eight Memory Modules, One CPU, and Three IOP's	3-96
3-59	Sigma 5 Memory Bank, Functional Diagram	3-97
3-60	Port Expanders F and S (First and Second)	3-100
3-61	Toggle Switch Modules (ST14)	3-102
3-62	32K Interleaved Memory, Example 1	3-103
3-63	32K Interleaved Memory, Example 2	3-103
3-64	32K Interleaved Memory, Example 3	3-104
3-65	Bank Size, Interleave Size, and Bank Number Switches	3-105
3-66	Address Transformation for Interleaving (Port C), Simplified Diagram	3-106
3-67	Memory Address Register and Interleave Transformation Logic	3-107
3-68	Address Here Logic, Ports A, B, and C	3-110
3-69	Memory Request and Port Override Logic	3-111
3-70	Port Priority and Address Release Logic	3-112
3-71	Read, Full Write, and Partial Write Logic Diagram	3-114
3-72	Read and Write Delay Lines	3-115
3 - 73	Read–Restore and Full Write Delay Line Timing for Port C	3-116
3-74	Partial Write Delay Line Timing for Port C	3-117
3-75	Read–Restore Delay Line Timing for Ports A or B	3-117
3-76	Ports A and B Delay Line	3-118
3 - 77	Memory Busy (MB), Logic Diagram	3-119
3-78	Power Fail–Safe, Reset, and Memory Fault, Logic Diagram	3-120
3-79	M-Register (M00, Typical of M00–M31)	3-122
3-80	Read Timing Diagram	3-123
3-81	Full Write Timing Diagram	3-124
3-82	Partial Write Timing Diagram	3 - 125
3-83	Parity Determination Logic Scheme	3-126
3-84	Basic Core Switching	3-128
3-85	Simplified Memory, Read–Restore Operation	3-129
3-86	Simplified Memory, Clear Write Operation	3-131
3-87	Bit Plane Layout in a Core Diode Module	3-132
3-88	Core Diode Module, Open to Expose Bit Planes	3-133
3-89	Core Diode Module, Closed, as Inserted	3-134

Illustrations

SDS 901172

LIST OF ILLUSTRATIONS (Cont.)

Figure

Title

3-90	Core Diode Module, Bit Planes, X Wire Crossover	3-135
3-91	Core Diode Module, Jack Pins and Signals	3-136
3-92	Core Diode Module, Left Half Wiring Details	3-137
3-93	Core Diode Module, Right Half Wiring Details	3-138
3-94	Sense Line Wiring in a 4K Core Diode Module	3-139
3-95	Memory Core Drive System, Simplified Schematic	3-142
3-96	X Current and Voltage Switch Matrix for 16K Memory.	3-145
3-97	X Current and Voltage Switch Matrix, Byte 0, 4K Stack	3-147
3-98	Y Current and Voltage Switch Matrix for 16K Memory.	3-148
3-99	Y Current and Voltage Switch Matrix for Bit 0.	3-149
3-100	Y Positive Current Predrive/Drive Coupling, Simplified Schematic	3-150
3-101	X Positive Current Predrive Matrix, Simplified Schematic	3-151
3-102	X and Y Predrive Selection Relative to Memory Address.	3-152
3-103	X Positive Current Predrive Matrix	3-154
3-104	X Negative Current Predrive Matrix	3-155
3-105	X Positive Voltage Predrive Matrix	3-156
3-106	X Negative Voltage Predrive Matrix	3-156
3-107	Y Positive Current Predrive/Drive Coupling System	3-157
3-108	Y Negative Current Predrive/Drive Coupling System	3-158
3-109	Y Positive/Negative Predrive/Drive Coupling System	3-159
3-110	Magnetics Timing Diagram	3-160
3-111	Sense Preamplifier (HT26) Simplified Schematic, Bit 0, Stack 0	3-161
3-112	Sensing System for Bit 0 (Typical)	3-162
3-113	Sense Line/Preamp/Sense Amplifier System (Bytes 0 and 1)	3-163
3-114	Basic Sense Amplifier, Logic Diagram	3-166
3-115	Sense Waveforms	3-167
3-116	Sense Amplifier, Simplified Schematic	3-167
3-117	Y Current Inhibit Circuits, Simplified Diagram	3-168
3-118	Positive and Negative Y Current Inhibit, Bit 0	3-169
3-119	Read-Restore, Timing Diagram	3-170
3-120	Full Clear Write, Timing Diagram	3-171
3-121	Partial Write, Timing Diagram	3-172
3-122	Memory Module Location Chart	3-173
3-123	Preparation Phases General Functions, Block Diagram	3-177
3-124	Immediate Instruction Preparation Phases, Flow Diagram	3-194
3-125	Preparation Phase PRE1, Flow Diagram	3-195
3-126	Preparation Phase PRE2 (Not PRE/12), Flow Diagram	3-196
3-127	Preparation Phase PRE2 (PRE/12 Time), Flow Diagram	3-197
3-128	Preparation Phase PRE3, Flow Diagram	3-198
3-129	Preparation Phase PRE4, Flow Diagram	3-199
3-130	Index Register Contents for Byte, Halfword, Word, Doubleword, and Shift Operations	3-201
3-131	Index Register Alignment for Effective Address Computation	3-202
3-132	Load Absolute Halfword Phases	3-224
3-133	Load Absolute Word Phases	3-227
3-134	Load Absolute Doubleword Phases	3-230
3-135	Store Doubleword Phases	3-240
3-136	Load Selective Phases	3-250
3-137	Store Selective Phases	3-254
3-138	Compare Selective Phases	3-258
3-139	Analyze Instruction, Phase Sequence Diagram	3 -262
3-140	Analyze Instruction, Preparation Phases Flow Diagram.	3-263
3-141	Interpret Examples	3-270
3-142	Interpret Phases	3-271
3-143	Add Doubleword and Subtract Doubleword Instruction, Phase Diagram.	3-280
3-144	Bit-Pair Multiplication	3-287
	· · · · · · · · · · · · · · · · · · ·	

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
3-145	Multiply Immediate and Multiply Word Instructions, Phase Sequence Diagram	3-289
3-146	Multiply Halfword Instruction, Phase Sequence Diagram	3-295
3-147	Nonrestoring Division	3-301
3-148	Nonrestoring Division, Graphic Representation	3-302
3-149	Nonrestoring Division With Two's Complement Addition	3-303
3-150	Divide Halfword Instruction, Phase Sequence Diagram	3-304
3-151	Divide Word Instruction, Phase Sequence Diagram	3-310
3-152	Modify and Test Byte and Modify and Test Halfword Instructions, Phase Sequence Diagram	3-317
3-153	Modify and Test Word Instruction, Phase Sequence Diagram	3-326
3-154	Compare Immediate, Compare Byte, Compare Halfword, and Compare Word Instructions, Phase Diagram	3-335
3-155	Compare Doubleword Instruction, Phase Diagram	3-336
3-156	Compare With Limits in Register, Phase Diagram	3-341
3-157	Compare With Limits in Memory, Phase Diagram.	3-345
3-158	AND Instruction Phase Sequence.	3-350
3-159	Shift Examples	3-354
3-160	Implementation of Left Shift	3-355
3-161	Implementation of Right Shift.	3-356
3-162	Shift Floating Examples.	3-365
3-163	Implementation of Left Shift Floating.	3-366
3-164	Implementation of Right Shift Floating	3-367
3-165	Floating Point Number Formats.	3-378
3-166	Floating Point Number Example	3-379
3-167	Normalization of Floating Point Numbers	3-380
3-168	Floating Add and Subtract Implementation	3-382
3-169	Floating Multiply Implementation	3-401
3-170	Floating Divide Implementation	3-401
3-171	Push Word Instruction, Phase Sequence Diagram.	3-440
3-172	Pull Word Instruction, Phase Sequence Diagram	3-440
3-172	Push Multiple Instruction, Phase Sequence Diagram	3-452
3-173	Pull Multiple Instruction, Phase Sequence Diagram	3-404
3-174	Modify Stack Pointer Instruction, Phase Sequence Diagram	3-478
3-175	Load Multiple Instruction, Phase Sequence Diagram	3-501
3-170	Store Multiple Instruction, Phase Sequence Diagram	3-505
3-178	BCS Instruction, Phase Sequence Diagram	3-508
3-179	BCR Instruction, Phase Sequence Diagram	3 - 511
3-177	BAL Instruction, Phase Sequence Diagram	3-513
3-180	BDR Instruction, Phase Sequence Diagram	3-515
3-182	BIR Instruction, Phase Sequence Diagram	3-515
3-182	EXU Instruction, Phase Sequence Diagram.	3-520
3-183	Load Program Status Doubleword Instruction, Phase Sequence Diagram	3-525
3-185	Exchange Program Status Doubleword Instruction, Flow Diagram	3-530
3-186	Exchange Program Status Doubleword Instruction, Phase Sequence Diagram	3-531
3-187	Write-Lock Configuration	3-538
3-188	Contents of Private Memory Registers R and Rul	3-539
3-189	Move to Memory Control Example	3-540
3-190	Move to Memory Control, Flow Diagram	3-541
3-191	Read Direct Instruction, Phase Sequence Diagram	3-554
3-192	DIO Timing Flip-Flops, Simplified Logic Diagram	3-557
3-193	Write Direct Instruction, Phase Sequence Diagram	3-559
3-194	Start Input/Output Instruction Format.	3-565
3-195	Acknowledge Input/Output Interrupt Instruction Format	3-566
3-196	SIO, HIO, TIO, TDV, Flow Diagram for MIOP	3-567
3-197	SIO, HIO, TIO, TDV Flow Diagram for Integral IOP	3-575
3-198	AIO Instruction Flow Diagram for MIOP	3-588

٠

LIST OF ILLUSTRATIONS (Cont.)

Figure	Title	Page
3-199	AIO Instruction Flow Diagram for Integral IOP	3-592
3-200	Power Monitor Assembly, Simplified Block Diagram	3-625
3-201	Power Monitor, Functional Schematic Diagram	3-626
3-202	WT21 Regulator, Schematic Diagram	3-627
3-203	WT22 Line Detector, Block Diagram	3-629
3-204	WT22 Line Detector, Schematic Diagram	3-631
3-205	Power Fail-Safe Waveforms	3-633
3-206	Single-Phase Detection	3-634
3-207	Three-Phase Detection	3-635
3-208	ION One-Shot Operation	3-636
3-209	Real-Time Clock Operation	3-637
3-210	Floating Point Unit, Block Diagram	3-639
3-211	Floating Point A-Register Inputs and Enabling Signals	3-640
3-212	Floating Point B-Register Inputs and Enabling Signals	3-642
3-213	Floating Point D-Register Inputs and Enabling Signals	3-643
3-214	Floating Point F-Register Inputs and Enabling Signals	3-644
3-215	Floating Point E-Register Inputs and Enabling Signals	3-644
3-216	Data on Floating Point Lines and Gating Terms	3-645
3-217	Floating Point Display Switches, Logic Diagram	3-646
3-218	Floating Point Bit 12, Logic Diagram	3-647
3-219	Entering PCP Phases	3-657
3-220	PCP Sequencing Beyond Wait State	3-661
3-221	CPU RESET/CLEAR and SYSTEM RESET/CLEAR, Flow Diagram	3-662
3-222	Insert PSW1/Insert PSW2, Flow Diagram	3-662
3-223	DATA ENTER/DATA CLEAR, Flow Diagram	3-666
3-224	STORE INSTR ADDR/STORE SELECT ADDR, Flow Diagram	3-668
3-225	DISPLAY SELECT ADDR/DISPLAY INSTR ADDR, Flow Diagram	3 -66 8
3-226	INSTR ADDR INCREMENT, Flow Diagram	3-671
3-227	Clear Memory, Flow Diagram	3-679
3-228	Load, Flow Diagram	3-679
3-229	Integral IOP, Functional Block Diagram	3-681
3-230	Integral IOP, Device Controller/Device Configuration	3-682
3-231	I/O Fast Memory, Group Organization	3 -6 83
3-232	Fast Memory Module FT25, Logic Diagram	3 -6 84
3-233	Service Call Connect Phases, Typical Timing Sequence	3-688
3-234	Main Power Distribution Box, Schematic Diagram	3-748
3-235	Physical Details of Sigma 5 PT16 and PT17 Power Supplies	3-751
3-236	Physical Details of PT14 and PT15 Power Supplies, Main Power Distribution Box, and	
	Power Junction Box	3-753
3-237	Voltage Terminals on Backwiring Boards and PT16 and PT17 Power Supplies	3-755
3-238	Typical Power Distribution Diagram	3-757
4-1	Address Selector Module ST14	4-3
4-2	Switch Comparator LT26	4-4
4-3	Sigma 5 Computer Group	4-9
4-4	Frame Assembly With Fan Arrangement	4-13
4-5	Power Distribution Assembly	4-16
4-6	Power Monitor Assembly	4-18
4-7	Power Distribution Box Assembly	4-19
4-8	Module Assembly, CPU Cabinet No. 1, Frame 1	4-23
4-9	Processor Control Panel Assembly	4-29
4-10	Module Assembly, Memory Cabinet, Frames 1 and 2	4-35
4-11	Module Assembly, Register Extension Unit, Register Interface, High-Speed Register Page	4-39 4-42
4-12	Module Assemblies, Accessory Cabinet No. 1, Frame 1, Floating Point	4-42 4-43
4-13	Module Assembly, Interrupt Control Chassis.	4-43 4-51
4-14	Assemblies, Memory Port Expanders, Frame 3	4-31

•

LIST OF TABLES

Table	Title	Page
1-1	Main Units	1-7
1-2	Optional Features	1-7
1-3	Maximum Computer System IOP Combinations	1-9
1-4	General Specifications	1-11
1-5	Power Supply Input Power Specifications	1-11
1-6	Computer Power Requirements	1-11
2-1	Controls and Indicators, PCP Programmer's Section	2-3
2-2	Controls and Indicators, PCP Maintenance Section	2-7
2-3	Basic Instructions	2-17
3-1	Adder Operations	3-34
3-2	A Plus D Truth Table	3-35
3-3	A Minus D Truth Table	3-35
3-4	D Minus A Truth Table	3-36
3-5	A Minus 1 Truth Table	3-36
3-6	D Minus 1 Truth Table	3-37
3-7	REU Interface Signals	3–50
3–8	Memory Protection Functions	3-65
3-9	Trap Sequence	3-71
3-10	Trap Codes and Address Digits	3-73
3-11	Interrupt Sequence	3-80
3-12	Significant States of Interrupt Circuit	3-86
3-13	Function of Codes for WD Interrupt Control Mode	3-93
3-14	Signals Enabled by Codes for WD Interrupt Control Mode, and Resulting Changes of State	3-94
3-15	Sigma 5 Memory Models and Options	3-95
3-16	Interleaving Address Bit Exchange	3-101
3-17	Core Characteristics	3-127
3-18	Phase 10 (ENDE) Sequence	3-174
3-19	Preparation Phases Sequence	3-178
3-20	Load Immediate Sequence	3-204
3-21	Load Byte Sequence	3-206
3-22	Load Word and Load Halfword Sequence	3-208
3-23	Load Doubleword Sequence	3-210
3-24	Load Complement Halfword Sequence	3-213
3-25	Load Complement Word Sequence	3-215
3-26	Load Complement Doubleword Sequence	3-217
3-27	Load Conditions and Floating Control Sequence	3-220
3-28	Load Conditions and Floating Control Immediate Sequence	3-221
3-29	Load Register Pointer Sequence	3-223
330	Load Absolute Halfword Sequence	3-225
3-31	Load Absolute Word Sequence	3-227
3-32	Load Absolute Doubleword Sequence	3-230
3-33	Store Byte Sequence	3-235
3-34	Store Halfword Sequence	3-237
3-35	Store Word Sequence	3-239
336	Store Doubleword Sequence	3-241
3-37	Store Conditions and Floating Control	3-243 3-244
3-38	Add Word to Memory Sequence	
3-39	Exchange Word Sequence	3-247
3-40	Load Selective Sequence	3-250
3-41	Store Selective Sequence	3-254
3-42 3-43	Compare Selective Sequence	3-258
3-43 3-44	Analyze Sequence	3 -264 3 - 271
3-44 3-45	Interpret Sequence	3-271
3-45 3-46	Add Immediate Sequence	3-274
3-40	AH and SH Sequence	3-2/0

LIST OF TABLES (Cont.)

Table	Title	Page
3-47	AW and SW Sequence	3 -2 78
3-48	Add Doubleword and Subtract Doubleword Sequence	3-281
3-49	Bit Weights and Operations for Bit–Pair Multiplication	3-288
3 - 50	Multiply Immediate and Multiply Word Sequence	3-290
3-51	Multiply Halfword Sequence	3-296
3 - 52	Divide Halfword and Divide Word With Odd R Field Sequence	3-305
3-53	Divide Word Sequence (Even R Field)	3-311
3-54	Modify and Test Byte Sequence	3-318
3 - 55	Modify and Test Halfword Sequence	3-322
3-56	Modify and Test Word Sequence	3-327
3 - 57	Compare Sequence (CI, CB, CH, CW)	3-332
3-58	Compare Doubleword Sequence	3-337
3-59	Compare With Limits in Register Sequence	3-341
3-60	Compare With Limits in Memory Sequence	3-345
3-61	OR, EOR, AND Sequence	3-350
3-62	Shift Sequence	3-357
3-63	Shift Floating Sequence	3-368
3-64	Floating Point Condition Code Setting	3-381
3-65	FAS, FSS, FAL, FSL Sequence	3-383
3-66	FMS, FML Sequence	3-402
3-67	FDS, FDL Sequence	3-421
3-68	Push Word Sequence	3-442
3-69	Pull Word Sequence	3-454
3-70	Push Multiple Sequence	3-467
3-71	Pull Multiple Sequence	3-480
3-72	Modify Stack Pointer Sequence	3-494
3-73	Load Multiple Sequence	3-502
3-74	Store Multiple Sequence	3-505
3-75	Branch on Conditions Set Sequence	3-509
3-76	Branch on Conditions Reset Sequence	3-511
3-77	Branch and Link Sequence	3-514
3-78	Branch on Decrementing Register Sequence	3-516
3-79	Branch on Incrementing Register Sequence	3-518
3-80	Execute Sequence	3-521
3-81	CAL1 Through CAL4 Sequence	3-522
3-82	Program Status Doubleword Storage	3-524
3-83	Load Program Status Doubleword Sequence	3-526
3-84	Exchange Program Status Doubleword Sequence	3-532
3-85	Move to Memory Control Sequence	3-544
3-86	Wait Sequence	3-551
3-87	Read Direct Sequence	3-554
3-88	Write Direct Sequence	3-559
3-89	SIO, TIO, TDV, HIO Sequence for MIOP	3-568
3-90	SIO, TIO, TDV, HIO Sequence for Integral IOP.	3-577
3-91	AIO Sequence, MIOP	3-589
3-92	AIO Sequence for Integral IOP	3-593
3-93	Glossary of CPU and Integral IOP Signals	3-600
3-94	Glossary of Floating Point Signals	3-612
3-95	Glossary of Memory Signals	3-616
3-96	Switch Positions for Floating Point Information Display	3-645
3-97	PCP Control Switches.	3-649
3-98	PCP Indicators	3-653
3-99	Control Mode Lock Switch Status	3-655
3-100	Reset Sequence Chart	3-658
3-101	Insert PSW1/Insert PSW2 Sequence	3-663

LIST OF TABLES (Cont.)

Table	Title	Page
3-102	DATA ENTER/CLEAR Sequence	3-667
3-103	Store INSTR ADDR/STORE SELECT ADDR Sequence	3-669
3-104	DISPLAY INSTR ADDR/DISPLAY SELECT ADDR Sequence	3 -6 70
3-105	INSTR ADDR INCREMENT Sequence	3-671
3-106	Clear Memory Sequence	3-6 73
3-107	Load Sequence	3-675
3-108	Service Call Connect Phase Sequence	3-689
3-109	1/O Setup Phase Sequence	3-691
3-110	Order-Out Phase Sequence	3-699
3-111	Data Chaining Phase Sequence	3-709
3-112	Data-Out Phase Sequence	3-711
3-113	Data–In Phase Sequence	3-719
3-114	Order-In Phase Sequence	3-728
3-115	I/O Restoration Phase Sequence	3-732
3-116	I/O Abort Phase Sequence	3-738
3-117	Summary of I/O Phase Sequences	3-739
3-118	Voltages on Pins and Jacks in Backwiring	3-758
4-1	Special Tools and Test Equipment	4-1
4-2	Diagnostic Programming Manuals	4-2
4-3	Diagnostic Programming Schedule	4-3
4-4	Switch Setting Data	4-4
4-5	Memory Setup Switches in ST14 Modules	4-4
4-6	Address Selector Module ST14 Switch Settings for Counters (Location 3K)	4-5
4-7	Switch Settings for ST14 Modules in Port Expansion (Location 20C).	4-5
4-8	Switch Settings for ST14 Modules in Memory Interleave (Location 21C)	4-5
4-9	Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C)	4-5
4-10	Switch Settings for ST14 Modules Which Indicate Memory Size (Location 21C)	4-5
4-11	Starting Address in ST14 Modules	4-5
4-12	Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit)	4-6
4-13	Switch Settings for LT26 Modules in Register Extension Units (Location 32A).	4-6
4-14	Switch Settings for LT26 Module in Location 30J of Priority Interrupt (Most	4 7
4	Significant Address Digit)	4-7
4-15	Switch Settings for LT26 Module in SIOP Unit (Location 8F)	4-7
4-16	Switch Settings for LT26 Module Using Optional Bus Share with SIOP (Location 8F)	4-7
4-17	Switch Settings for LT26 Module in MIOP Unit (Location 13C)	4-7 4-8
4-18	Switch Settings for Display of Floating Point Register Information* (Location 6A)	4-8 4-8
4-19	Reference Documents for Sigma 5 Power Supplies	4-8 4-10
4-20	Sigma 5 Computer Group, Replaceable Parts	4-10 4-12
4-21	Central Processing Unit With Integral IOP, Replaceable Parts	4-12 4-13
4-22 4-23	Frame Assembly, Replaceable Parts	4-13 4-14
	Fan, Top, Assembly, Replaceable Parts	4-14
4-24	Fan, Bottom, Assembly, Replaceable Parts	4-14 4-15
4-25 4-26	Power Distribution Assembly, Replaceable Parts	4-15 4-17
4-20 4-27	Power Monitor Assembly, Replaceable Parts	4-17 4-19
4-27 4-28	Adadula Assembly, Replaced and Protection for the second s	4-19 4-20
4-28 4-29	Module Assembly, Replaceable Parts Processor Control Panel Assembly, Replaceable Parts	4-20 4-27
4-29 4-30	Memory Module, Basic 4K, Replaceable Parts	4-27
4-30 4-31	Menuly Module, Dasic 4K, Replaceable Paris	4-31
4-31	Module Assembly, Replaceable Parts	4-32 4-37
4-32 4-33	Real-Time Clock, Replaceable Parts	4-37 4-37
4-33 4-34	Power Fail-Safe, Replaceable Parts	4-37 4-37
4-34 4-35	Memory Protection Feature, Replaceable Parts	4-37 4-38
4-30 4-36	High-Speed Register Page, Replaceable Parts	4-38 4-38
4-30 4-37	Register Extension Unit, Replaceable Parts	4-38 4-39
- U/		4-37

LIST OF TABLES (Cont.)

Table	Title	Page
4-38	Register Extension Unit Interface, Replaceable Parts	4-40
4-39	Floating Point Arithmetic, Replaceable Parts	4-41
4-40	Interrupt, 2 Level Assembly, Replaceable Parts	4-43
4-4]	Interrupt Control Chassis, Replaceable Parts	4-44
4-42	Additional Groups of Eight Multiplexer Channels for Integral IOP, Replaceable Parts	4-45
4-43	Memory Expansion Kit, 4K to 8K, Replaceable Parts	4-45
4-44	Memory Expansion Kit, 8K to 12K, Replaceable Parts	4-46
4-45	Memory Expansion Kit, 12K to 16K, Replaceable Parts	4-46
4-46	Two-Way Access, Replaceable Parts	4-47
4-47	Three–Way Access, Replaceable Parts	4-47
4-48	Port Expander F Assembly, Replaceable Parts	4-48
4-49	Port Expander S Assembly, Replaceable Parts	4-49
4-50	External Interface Feature, Replaceable Parts	4-50
4-51	External IOP Interface Feature, Replaceable Parts	4-51
4-52	Manufacturer Code Index	4-52

RELATED PUBLICATIONS

The following publications contain information not included in this manual, but necessary for a complete understanding of the Sigma 5 computer.

Publication Title	Publication No.
Sigma 5/7 Memory (≥8K) Test (Medic 75) Diagnostic Program Manual	900825
Sigma Fortran IV Reference Manual for Sigma 5/7 Computers	900956
Fortran IV-H Reference Manual for SDS Sigma 5/7 Computers	900966
Sigma 5/7 Relocatable Diagnostic Program Loader Diagnostic Program Manual	900972
Sigma Computer Systems Interface Design Manual	900973
Sigma 5/7 Memory Interleaving Test (MIT) Diagnostic Program Manual	901071
Sigma 5/7 Systems Test Monitor Diagnostic Program Manual	901076
Sigma 5/7 Interrupt Test Diagnostic Program Manual	901134
Sigma 5/7 Power Fail–Safe Test Diagnostic Program Manual	901135
Sigma 5/7 Real-Time Clock Test Diagnostic Program Manual	901136
Fortran IV–H Library/Run Time Technical Manual	901138
Fortran IV–H Operations Manual for Sigma 5/7 Computers	901144
Sigma 5/7 Selector IOP Channel Test Diagnostic Program Manual	901158
Sigma 5 Integral IOP Channel Test Diagnostic Program Manual	901161
Sigma 5/7 Computer Numerical Subroutine Package Technical Manual	901505
Sigma 5/7 CPU Diagnostic Program (Memory Protect) Diagnostic Program Manual	901516
Sigma 5 CPU (Suffix) Diagnostic Program Manual	901519
Sigma 5 CPU Program Test (AUTO) Diagnostic Program Manual	901523
Sigma 5 Computer Reference Manual	900959

SECTION I GENERAL DESCRIPTION

1-1 INTRODUCTION

This manual contains information necessary to operate and maintain the Sigma 5 computer, manufactured by Scientific Data Systems, Santa Monica, California. Following the general physical and functional description in this section, the material presented includes a section on operation and programming, basic and detailed principles of operation, maintenance instructions, performance testing, and a tabular list of replaceable parts.

Technical manuals describing equipment associated with the Sigma 5 computer and programming manuals are referred to in the List of Related Publications in the front matter of this manual.

The Sigma 5 computer is a high-speed, multipurpose, digital computer for use in business, scientific, process control, hybrid, and systems applications. The computer, which is organized around one or more high-speed central processing units with an integral input/output processor and fast magnetic core memory, functions efficiently in real-time, time-sharing, and multiusage computing environments. Figure 1–1 shows a typical Sigma 5 computer configuration.

1-2 PHYSICAL DESCRIPTION

1-3 BASIC COMPUTER

The basic Sigma 5 computer contains a central processing unit (CPU) and integral input/output processor contained in a single cabinet, an expandable memory contained in one to four cabinets, and at least one I/O device controller and a processor control panel, contained in an accessory cabinet. The CPU and memory are composed of printed circuit modules inserted into slots in chassis. Each chassis may contain up to 32 modules. Pins at the rear of the modules are plugged into sockets mounted on a rear wiring board that contains all wire connections. Module sizes are all identical except for the core diode modules in the memory units. These modules occupy the vertical space normally filled by two standard modules, and therefore require a double-sized chassis.




Figure 1-1. Sigma 5 Computer (Typical Configuration)

1-4 EQUIPMENT BREAKDOWN

Within each Sigma 5 system cabinet are two or three racks, either hinged or stationary, identified as frames. One frame may contain a maximum of nine module chassis. A module is a printed circuit board that fits into a slot in a chassis. Figure 1-2 shows the location of a module, chassis, and frame in a computer cabinet.

Table 1-1 lists the models in a basic Sigma 5 system, but does not include any of the several available input/output controllers which are normally housed in accessory cabinets.

1-5 COMPUTER CONFIGURATION

The Sigma 5 computer consists of one CPU cabinet, one to four memory cabinets, and at least one accessory cabinet.

The CPU cabinet contains two swinging frames that hold the active circuit boards and logic wiring and one stationary frame that mounts the PT14 and PT15 ac/dc and dc/ac power converters and the power distribution box. The logic power supply, PT16, is mounted on the sides of the swinging frames. See figure 1-3.

Each memory cabinet contains one or two swinging frames that hold from 4K to 16K of memory each. One stationary frame holds one or two memory port expanders if this option is present. For example, a memory cabinet containing only 8K of memory and no port expander will contain only a single frame. The PT17 memory power supplies are mounted on the sides of the memory frame. See figure 1-4.

The first accessory cabinet (accessory cabinet No. 1) contains the processor control panel (PCP) and at least one I/O device controller. This cabinet may also contain the optional floating point feature and an external multiplexing I/O processor. See figure 1-5. The frame-mounted PT18 power supply is required for input/output device controllers in the accessory cabinets. Power supplies PT14 and PT15 may be mounted in frame 3 of the accessory cabinets to meet power-loading requirements.

Additional accessory cabinets may be required to house additional priority interrupts and I/O equipment such as magnetic tape and disc file controllers, A/D and D/A converters, and so forth.

1-6 OPTIONAL FEATURES

Optional features that may be added to the basic computer are listed in table 1–2. Many of these features are made up of additional modules to be plugged into the CPU; others are added to accessory cabinets or to memory cabinets.

The following optional equipment is added by plugging additional modules into the chassis in the CPU cabinet: power fail-safe, floating point arithmetic, two additional real-time clocks (two real-time clocks are part of the basic computer), and memory protection. Three private memory register blocks, in addition to the one block contained in the basic computer, may be included in the CPU logic modules in the CPU cabinet. The remaining additional register blocks are obtained by adding separate chassis to accessory cabinets. Each register extension chassis may contain four private memory register blocks. The first three external interrupt chassis have a specific location in the CPU cabinet; others are added to the accessory cabinets. Each external interrupt chassis provides control and mounting space for up to eight interrupt modules, with two interrupt levels per module. In the memory cabinets, the first memory is always in frame 2, and the second is always in frame 1. Port expansion logic for both memories is located in frame 3. The first multiplexing IOP is always placed in accessory cabinet No. 1, frame 1; additional external IOP's are located in other accessory cabinets.

1-7 FUNCTIONAL DESCRIPTION

1-8 BASIC COMPUTER DESCRIPTION

For purposes of description, a minimum system is defined as one comprising a CPU, a 4K memory, a device controller, and a device, as shown in figures 1–6 and 1–7. The computer may comprise a CPU with an integral IOP (Model 8201) or a CPU without an integral IOP (Model 8202) and a 4K memory.

Although the CPU consists, physically, of rows of modules, certain basic functional elements can be identified. These are two real-time clocks, a watchdog timer, seven internal interrupt levels, arithmetic and control logic and associated register, a clock generator, a 1.024-mhz clock oscillator, and a 16-register block of private memory. The functions of the CPU are to address core memory, fetch and store information, perform arithmetic and logical operations, sequence and control instruction execution, and control the exchange of information between core memory and other elements of the system.

The memory contains magnetic core storage, addressing logic, port priority logic, control logic, a timing signal generator; also drive, predrive, inhibit, and sensing circuits. All memory is directly addressable by both the CPU and the IOP. Partial words may be stored in the form of 8-bit bytes and 16-bit halfwords.

The integral IOP contains input and output data storage registers and buffers, fast-access memory register for command manipulation, a timing signal generator, and control logic. The function of the integral IOP is to control and sequence input and output operations for eight (expandable to 32) peripheral devices simultaneously, allowing the CPU to concentrate on program execution. The active devices time-share the hardware in the integral IOP. For each device connected to the integral IOP, a storage unit called a subchannel is included in the IOP. All input/output events that require CPU intervention are brought to the attention of the CPU by means of the interrupt system. The device controllers and devices are described in other technical manuals.




Figure 1-2. Equipment Breakdown




Figure 1-3. CPU Cabinet




Figure 1-4. Memory Cabinet (Typical)




Figure 1-5. Accessory Cabinet No. 1 (Typical)

Model No.	Nameplate Nomenclature or Assembly Drawing Title	Common Name	Assembly Drawing No.	Location
8201	SDS Sigma 5	Central processing unit (CPU) with integral IOP	117282	CPU cabinet and accessory cabinet No. 1
8202	SDS Sigma 5	Central processing unit (CPU) without integral IOP		CPU cabinet and accessory cabinet No. 1
8203	Integral IOP	Integral IOP	137086	CPU cabinet

Basic 4K x 33 bit

8251

Table 1-1. Main Units

Table 1-2. Optional Features

132546

Memory cabinet

4K memory

Model No.	Nameplate Nomenclature or Assembly Drawing Title	Common Name	Assembly Drawing No.	Location
8211	Real-time clock	Two additional real-time clocks	117616	CPU cabinet
8213	Power fail-safe	Power fail-safe	117612	CPU cabinet
8214	Memory protection feature	Memory protection	117617	CPU cabinet
8216	Additional register block	Private memory		
8218	High speed register page		117621	CPU or Accessory cabinet
8221	Register extension unit		130071	Accessory cabinet
8222	REU Interface		132208	Accessory cabinet
8218	Floating point feature	Floating point	134099	Accessory cabinet
8221	Priority interrupt	External interrupt chassis	117330	CPU cabinet or accessory cabinet
8222	Interrupt 2 level	Interrupt, two levels	132206	CPU cabinet or accessory cabinet
8252	Memory expansion kit 4K to 8K	Memory expansion to 8K	117638	Memory cabinets 1, 2, 3, or 4
	Memory expansion kit 8K to 12K	Memory expansion to 12K	117639	Memory cabinets 1, 2, 3, or 4
	Memory expansion kit 12K to 16K	Memory expansion to 16K	117640	Memory cabinets 1, 2, 3, or 4
8255	Two-way access	One- to two-port expander	129463	Memory cabinets 1, 2, 3, or 4
8256	Three-way access	Two- to three-port expander	128125	Memory cabinets 1, 2, 3, or 4
8257	Memory port expander F	Three- to six-port expander (first)	130625 (one memory)	Memory cabinets 1, 2, 3, or 4
	Memory port expander S	Three- to six-port expander (second)	130626 (two memories)	
8270	External interface feature	External interface	137086	Accessory cabinet
8271	Input/output processor	Multiplexing input/output	117610	Accessory cabinet
8272	IOP/DC expansion	Additional eight subchannels	117618	Accessory cabinet
8281	Selector I/O processor A	Selector IOP	117620	Accessory cabinet
8284	Selector I/O processor B	Selector IOP chassis mod kit	117620	Accessory cabinet




Figure 1-6. Sigma 5 Minimum System With Integral IOP




Figure 1-7. Sigma 5 Minimum System Without Integral IOP

1-9 COMPUTER OPTIONAL FEATURES

1-10 Two Additional Real-Time Clocks

This feature adds interrupt capability for two additional real-time clocks in addition to the two already in the CPU. With this feature installed, the CPU has four independent real-time clocks, each separately controlled by programming. The clocks can be used either as elapsed time counters or as real-pulse accumulators.

1-11 Power Fail-Safe Feature

The power fail-safe feature detects an imminent failure of primary power and, with the help of programming, brings the system to an orderly halt while power is still at a sufficient level to permit reliable operation. After shutdown, this feature automatically senses that power has returned to a normal level, and causes the machine to resume computation under program control at the point of prior interruption. The contents of all volatile registers are saved in nonvolatile magnetic core memory before shutdown occurs. The register contents are restored as part of the startup routine.

1-12 Memory Protection

The memory protection feature allows both real-time (foreground) programs and background programs to be run concurrently. A foreground program is protected against destruction by an unchecked background program. The memory protection feature allows protected areas of memory to be written into only under specified conditions.

1-13 Private Memory Register Extension

The private memory register extension provides additional private memory registers in blocks of 16 registers each. Up to 15 additional private memory register blocks may be added, making a total of 16 blocks in the computer.

1-14 Floating Point

The floating point feature enables floating point arithmetic to be performed, using both 32- and 64-bit precision.

Normalized or unnormalized modes of addition and subtraction may be selected by the program.

1-15 External Interrupts

The maximum external interrupt system provides 224 interrupt levels in addition to those already existing internally in the CPU. Each level can be individually armed or enabled under program control. External interrupts are added to the computer in groups of 16, and priorities are established at the time of installation.

1-16 Memory Expansion

Memory size can be expanded in increments of 4096 words up to a maximum of 131,072 words.

1-17 Port Expansion

Each memory block may have from one to six entry ports, each of which may be connected to a memory bus containing data and address lines and control signal lines. Each memory bus provides access to memory for one CPU or IOP. The basic computer includes one port for each memory block; an optional second or third port may be added for two- or three-way access. An optional expander to four ports may be added to either the second or third ports to provide six-way memory access. Since each CPU or IOP has its own bus to any memory block, a computer with more than one memory block can have more than one memory access occurring simultaneously.

1-18 Multiplexing Input/Output Processor

The multiplexing input/output processor controls and sequences input/output operations for eight to thirty-two peripheral devices simultaneously to provide input/output capabilities in addition to those provided by the optional Sigma 5 integral IOP. The MIOP incorporates up to 32 input/output channels in eight channel increments. The device controllers attached to the first eight channels of the MIOP can handle up to 16 devices each; the remaining channels can handle one device each.

1-19 Additional Eight Subchannels (IOP)

To increase the number of devices connected to one IOP, additional subchannels may be added in increments of eight up to a maximum of 32 subchannels for 32 devices.

1-20 Selector Input/Output Processor

The selector IOP provides control, sequencing, and data transmission for up to 32 high-speed peripheral devices operating one at a time. These devices may have data rates that would exceed the bandwidth of the multiplexing IOP or would use up so large a percentage of that bandwidth as to make it impractical to run any other device concurrently. In case a second high-speed data path is required, an optional additional selector channel may be

1-21 Six Internal Interrupt Levels

In addition to the seven internal interrupt levels included in the standard computer, six more internal interrupts are optional.

1-22 MAXIMUM COMPUTER SYSTEM

A maximum Sigma 5 computer system may consist of up to eight 16K memories, eight three- to six-port expansion units, three register extension units, and 14 external interrupt chassis, in addition to the standard features in the CPU. For maximum I/O capabilities, input/output processors may be connected in any of the combinations listed in table 1-3.

Table 1-3. Maximum Computer System IOP Combinations

Multiplexing	Selector	Additional Selector	Total				
IOP's*	IOP's	Channels	IOP's				
5	0	0	5				
4	2	2	8				
3	3	2	8				
2	3	3	8				
1	4	3	8				
0	4	4	8				
*Includes integral IOP							


A block diagram of a typical maximum computer system is shown in figure 1–8.

1-23 SPECIFICATIONS AND LEADING PARTICULARS

The general specifications for the Sigma 5 are given in table 1-4.

The input power specifications for the power supplies used in the computer are given in table 1-5. Power supply PT14 receives 60-hz power from the main power source and supplies 60 vdc to the PT15 power supply. The 120-vac, 2000-hz output of the PT15 power supply is used as an input to the PT16, PT17, and PT18 power supplies. Since the PT14 and PT15 power supplies are always in series, the input and output power specifications are given as if the two were one power supply. The power output from the PT16, PT17, and PT18 power supplies, in watts, is determined by the power requirements of the computer as indicated in table 1-6. This table represents an arbitrary computer containing all possible optional features in the CPU. The total power requirements from table 1-6 may be used to calculate the necessary power supply input in table 1-5. Power requirements for peripheral devices are given in the technical manuals for those devices.

Figure 1–8. Sigma 5 Maximum System (Typical)



1-10

Table 1-4. General Specificati	ons
--------------------------------	-----

Characteristic	Specification
Temperature (electronics)	
Nonoperating	-40°C to +60°C (-40°F to +140°F)
Operating	5°C to 50°C (41°F to 122°F)
Relative Humidity (operating)	10% to 95%
Altitude	
Nonoperating	20,000 feet maximum
Operating	10,000 feet maximum
Memory cycle	
Without interleaving	800 nanoseconds
With interleaving	635 nanoseconds, effective
Logic signal levels	ONE: +4v; ZERO: 0v
Word length	32-bits plus parity bit
Data format	8-bit byte, 16-bit halfword, fixed point and floating point word, fixed point and floating point doubleword
Coding .	Binary, Hexadecimal, EBCDIC

Table 1-5. Power Supply Input Power Specifications

Power Supply	Power Input (volt-amperes)		
PT14, PT15	1.66 times volt-amperes output (2000 Hz)		
PT16 (2400-Hz input)	150 + 1.36 times dc output in watts (table 1–6)		
PT17 (2400-Hz input)	150 + 1.36 times dc output in watts (table 1–6)		
PT18 (2400-Hz input)	150 + 1.36 times dc output in watts (table 1–6)		

Table 1-6. Computer Power Requirements

UNIT		POWER REQUIREMENTS OF PT16 (AMPS)		POWER REQUIREMENTS OF PT17 (AMPS)		TOTAL DC POWER (WATTS)
	+8v	-8v	+4v	+24v	Drive Voltage (25v max)	
CPU, frame 1	18.5	2.6	19.0			245
CPU, frame 2	20.0	1.3	35.0			310
16K memory	11.0	5.1	14.0	2.0	20.0	484

UNIT	POWER REQUIREMENTS OF PT16 (AMPS)		POWER REQUIREMENTS OF PT17 (AMPS)		TOTAL DC POWER (WATTS)	
	+8v	-8v	+4v	+24v	Drive Voltage (25v max)	
Port expander (1)	1.0	0.4	4.0			27
Multiplexing IOP	9.0	2.4	20.0			171
Register extension unit, including 4 register blocks	4.0	0.4	13.0			87
Processor control panel	3.5	2.5	0			48

Table 1-6. Computer Power Requirements (Cont.)

SECTION II OPERATION AND PROGRAMMING

2-1 GENERAL

This section is divided into two main categories: operating instructions and programming description. Sigma 5 operating instructions describe the purpose and function of the processor control panel (PCP), its control switches and displays. The paragraphs describing programming include instruction and data formats, memory addressing, indexing, and indirect addressing. Descriptions of individual instructions can be found in the Sigma 5 Computer Reference Manual (SDS 900959), or in the operation code descriptions in section III of this manual.

2-2 OPERATION

The following paragraphs describe the operating procedures required during maintenance of the computer. All operations are carried out from the PCP.

2-3 CONTROLS AND INDICATORS

The PCP is divided into two parts: a maintenance section on the upper half of the panel, and an operator's or programmer's section on the lower half. The various control switches, indicators, and displays on the PCP are shown in figure 2-1. Table 2-1 lists the switches and indicators found on the programmer's section of the PCP with their reference designators and a brief description of their functions. A similar list for the switches and indicators on the maintenance section of the PCP is given in table 2-2.

2-4 OPERATING PROCEDURES

The following paragraphs describe step by step manual procedures for the various operations from the processor control panel.

2-5 Applying Power

When the POWER switch is pressed both ac and dc power are applied to the CPU and to all units connected to it. When ac power is applied to the system, the POWER switch is lit. Application of power sets the CPU to initial conditions as described in table 2-1.

2-6 Displaying Contents of Memory Location

To display the contents of any memory location or the contents of any current private memory register perform the following steps:

a. Set the COMPUTE switch to IDLE. The PHASE display will indicate that the CPU is in phase PCP2.

b. Place the address of the memory location (or of the register of the current register block) into the SELECT ADDRESS switches by moving the DISPLAY switch to the SELECT ADDR position. c. Move the DISPLAY switch to the momentary SELECT ADDR position and return to center.

d. Observe the binary contents of the selected address in the DISPLAY indicators. Memory protection, if included, is inhibited in this PCP operation.

To observe the contents of a private memory register in a register block other than the one currently displayed by the POINTER field of PSW2, the contents of the POINTER field must first be changed to point to the desired register block. This operation is described in paragraph 2–9.

The contents of the memory location pointed to by the instruction address indicators (address currently in the P-register) may be displayed by performing the following steps:

a. Move the DISPLAY switch to the momentary INSTR ADDR position and return to center.

b. The display indicators will now contain the contents of the location pointed to by the instruction address indicators.

If successive memory locations are to be displayed, move the INSTR ADDR switch to INCREMENT position momentarily and repeat steps a and b.

2-7 Storing Into Memory

Storing data or instructions into memory locations, either in core memory or in private memory, is accomplished by the following steps:

a. Set the COMPUTE switch to IDLE. The PHASE display will indicate that the CPU is in phase PCP2.

b. Place the address of the memory location into which the data is to be stored into the SELECT ADDRESS switches.

c. Set the single DATA switch to CLEAR. This resets the DISPLAY indicators (D-register).

d. Place the binary information to be stored into the DATA switches. In the DATA switches binary ones are indicated when a switch is in the upper position. The center position of a DATA switch cannot change the current state of the corresponding bit in the D-register.

e. Set the single DATA switch to ENTER and then release. The DISPLAY indicators (contents of D-register) will now assume the same information as the DATA switches.

f. Set the STORE switch to the SELECT ADDR position momentarily and release. The data will be stored in the selected memory location.




Figure 2-1. Sigma 5 Processor Control Panel (PCP)

2-2

Control or Indicator	Reference Designator	Function
POWER	Switch S19 Indicator D528	Push-on, push-off switch that supplies ac power to CPU and all units under its control. When power is first applied, indicator DS28 lights, and a signal is generated in memory power supply to initialize system. All reset functions normally performed by CPU RESET and SYSTEM RESET switches are performed by the POWER switch. When power is applied to the system (indicator DS28 lit), pressing the POWER switch will remove power from the system.
CPU RESET/CLEAR	Switch \$18 Indicator D\$100	 Pressing switch establishes following initial conditions within CPU: a. All interrupts are disarmed and disabled b. WRITE KEY, INTRPT INHIBIT, POINTER, CONDITION CODE, FLOAT MODE, MODE and TRAP indicators are reset c. INSTRUCTION ADDRESS indicators are set to X'25' d. DISPLAY indicators are set to X'02000000', which is load conditions and floating control immediate instruction with R field of zero, to produce "no operation" instruction e. Resets MEMORY FAULT indicators Setting the CPU to initial conditions by pressing CPU RESET switch does not affect any current input-output operation that may be in
I/O RESET	Switch S17 Indicator DS99	progress This switch is used to initialize the standard input-output system by halting all peripheral devices under control of the CPU and resetting all status and control indicators in the input-output system. The I/O RESET switch does not affect any current CPU operation
LOAD	Switch \$16 Indicator D\$27	Pressing the LOAD switch sets memory to initial conditions to accept an input operation using peripheral input device selected by UNIT ADDRESS switch
UNIT ADDRESS	Switches \$15A, \$15B, \$15C	The three UNIT ADDRESS switches select the peripheral unit to be used in loading process. Unit addresses are hexadecimally notated and provide for up to 2048 different addressing combinations. Addresses of peripheral devices may vary from system to system
SYSTEM RESET/ CLEAR	Switch S18 Indicator DS100	Pressing SYSTEM RESET/CLEAR causes all controls and indicators in the Sigma 5 system to reset. Pressing this switch initializes the memory control logic, resets the MEMORY FAULT indicators, and causes the CPU to perform all the operations described for both the CPU RESET/CLEAR and I/O RESET/CLEAR switches. The SYSTEM RESET/CLEAR and the CPU RESET/CLEAR switches are interlocked so that pressing both switches simultaneously clears core memory to zeros
NORMAL MODE	Indicator DS25	 Indicator lights when all the following conditions are satisfied: a. WATCHDOG TIMER switch is set to NORMAL b. INTERLEAVE SELECT switch is set to NORMAL c. PARITY ERROR MODE switch is set to CONT (continue) d. CLOCK MODE switch is set to CONT (continuous) e. All voltage margins are normal

(Continued)

Table 2-1.	Controls and	Indicators,	PCP	Programmer's	Section	(Cont.)
100.0 2 11	00.000 000	1		riogrammet s	00011011	(00000)

Control or Indicator	Reference Designator	Function
RUN	Indicator DS24	Indicator lights when COMPUTE switch is set to RUN, and no halt condition exists
WAIT	Indicator DS23	Indicator lights when any of following conditions exist:
		a. CPU is executing wait instruction
		b. Program is stopped because of ADDR STOP switch
		c. CPU has attempted to execute instruction in interrupt location other than load or exchange program status doubleword or modify and test instruction
INTERRUPT	Switch S13 Indicator DS22	Switch is used by operator to activate control panel interrupt. If PCP interrupt level is armed, a single pulse is transmitted to interrupt level, advancing it to waiting state. INTERRUPT switch lights when this interrupt level is in waiting state and remains lit until interrupt level advances to active state
WRITE KEY	Indicators DS37–DS38	Two indicators, part of program status word 2 (PSW2), used to control write access in areas of memory when memory protection option is used
INTRPT INHIBIT	Indicators DS34, DS35, DS36	Three indicators, part of PSW2, used to designate which groups of interrupts are allowed or inhibited
pointer	Indicators DS29–DS32	Four indicators, part of PSW2, used to represent current status of register pointer in CPU
CONDITION CODE	Indicators DS63–DS66	Four condition code indicators, part of program status word 1 (PSW1), used to indicate nature of results of instruction after instruction has been executed
FLOAT MODE SIG ZERO NRMZ	Indicators DS60, DS61, DS62	These three indicators, part of PSW1, represent current control modes for floating point operations: significance, zero, and normalize
MODE SLAVE	Indicator D\$59	This indicator, part of PSW1, represents current mode of operation of CPU. Indicator lights when CPU is in slave mode
TRAP ARITH	Indicator D\$56	Indicator ARITH, when lit, designates that trap conditions can occur with certain fixed point arithmetic operations. This indicator is part of PSW1
INSTRUCTION ADDRESS	Indicators DS39–DS55	These indicators normally represent the current contents of the P- register in the CPU and are part of PSW1. Address displayed in this field is address of next instruction when REGISTER SELECT switch is at EXT, the indicators normally displaying bits 16 through 25 of the P-register display the I/O address and the indicator normally dis- playing bit 26 of the P-register displays an internal I/O fast memory signal
CLEAR PSW1	Switch S77	This switch is used to clear the contents of the first program status word to zeros. Resets the condition code bits, the floating arithmetic code bits, the master mode flip-flop, and resets the contents of the P-register to zeros

Control or Indicator	Reference Designator	Function
PSW2	Switch S76	This switch is used to clear the contents of the second program status word to zeros. Resets the write key code bits, the interrupt inhibit flip-flops, and resets the register pointer to zeros
ADDR STOP	Switch S41	ADDR STOP (address stop) switch causes CPU to halt whenever value of INSTRUCTION ADDRESS indicators and value set in SELECT AD- DRESS switches or the value of the operand address are equal. When halt occurs, WAIT indicator lights, and instruction in location dis- played by INSTRUCTION ADDRESS indicators appears in DISPLAY in- dicators. Instruction displayed is one that would have been executed next had halt not occurred. Address stop halt is reset when COMPUTE switch is moved from RUN to IDLE. If COMPUTE switch is then moved back to RUN (or to STEP), instruction shown in DISPLAY indicators is next instruction executed. ADDR STOP switch is not effective when selected address is that of private memory registers 00 through OF
SELECT ADDRESS	Switches S24-S40	Used with ADDR STOP switch to select virtual address at which pro- gram is to be halted. They are used to select virtual address of location to be altered when used with STORE switch, and are used to select virtual address of word to be displayed when used with DISPLAY switch
DISPLAY	Indicators DS67–DS98	Indicators display contents of memory word when used with INSTR ADDR, STORE, DISPLAY, and DATA switches. DISPLAY indicators show current contents of internal CPU sum bus and represent the next instruction to be executed when the CPU is placed in the RUN mode
DATA	Switches S44-S75	Thirty-two DATA switches are used to change contents of program status doubleword when used with INSERT switch and to alter value of DISPLAY indicators when used with single DATA CLEAR/ENTER switch. Each DATA switch is inactive in center position and is latching in center and upper (1) positions. In center position, DATA switch represents no change. In upper position each switch represents 1
INSERT	Switch S21	Used to make changes in program status doubleword by manual manip- ulation. Switch is inactive in center position and is momentary in upper (PSW2) and lower (PSW1) positions. When switch is moved to either PSW1 or PSW2, corresponding portion of program status double- word is altered according to current state of DATA switches
STORE	Switch S23	Used to change contents of either general register or memory location. Switch is inactive in center position and is momentary in INSTR ADDR and SELECT ADDR positions. When switch is moved to INSTR ADDR, current value of DISPLAY indicators is stored in location shown by INSTRUCTION ADDRESS indicators. When switch is moved to SELECT ADDR, current value of DISPLAY indicators is stored in location shown by SELECT ADDRESS switches
DATA	Switch S43	Single DATA switch is used to change state of DISPLAY indicators. Switch is not active in center position and is momentary in CLEAR and ENTER positions. When switch is moved to CLEAR, all DISPLAY indi- cators are reset (turned off). When switch is moved to ENTER, display indicators are altered according to state of 32 DATA switches

Table 2-1. Controls and Indicators, PCP Programmer's Section (Cont.)

Table 2–1.	Controls and	Indicators,	PCP Programmer'	s Section	(Cont.)
		••••••			(000)

Control or Indicator	Reference Designator	Function
INSTR ADDR	Switch S20	INSTR ADDR (instruction address) switch is inactive in center position. Upper position (HOLD) is latching, and lower position (INCREMENT) is momentary. When switch is placed in HOLD, the normal process of modifying instruction address portion of program doubleword with each instruction is inhibited. If COMPUTE switch is placed in RUN while INSTR ADDR switch is at HOLD, instruction in location displayed by INSTRUCTION ADDRESS indicators remaining unchanged unless the instruction contains a branch or is a load or exchange doubleword in- struction. If COMPUTE switch is moved to STEP while INSTR ADDR switch is at HOLD, instruction is executed once each time COMPUTE switch is moved to STEP, and INSTRUCTION ADDRESS indicators re- main unchanged. Each time INSTR ADDR switch is moved from center position to INCREMENT, the following operations are performed:
		 Current value of INSTRUCTION ADDRESS indicators is counted up by one
		 Contents of virtual address displayed by INSTRUCTION ADDRESS indicators are shown in DISPLAY indicators
DISPLAY	Switch S22	Displays contents of either general register or memory location. Switch is inactive in center position and is momentary in both INSTR ADDR and SELECT ADDR positions. When switch is moved to INSTR ADDR or SELECT ADDR, contents of location shown by indicators or switches, respectively, appear in DISPLAY indicators
COMPUTE	Switch S42	Controls execution of instructions. Center position (IDLE) and upper position (RUN) are both latching. Lower position (STEP) is momen- tary. When COMPUTE switch is at IDLE, all other control panel switches are operative. When COMPUTE switch is moved from IDLE to RUN, RUN indicator lights and CPU begins to execute instructions as follows:
		a. Current setting of DISPLAY indicators is taken as next instruction to be executed regardless of contents of location shown by current value of INSTRUCTION ADDRESS indicators
		 b. Value in INSTRUCTION ADDRESS indicators is counted up by one
		c. Instruction execution continues with instruction in location shown by new value of INSTRUCTION ADDRESS indicators
		d. Steps b and c are repeated unless program branches out of sequence
		When COMPUTE switch is in RUN, the only switches operative are POWER, INTERRUPT, ADDR STOP, INSTR ADDR (in HOLD position), and switches in the maintenance section of control panel. Each time COMPUTE is moved from IDLE to STEP, the following operations occur:
		a. Current setting of DISPLAY indicators is taken as an instruc- tion, and instruction is executed.

Control or Indicator	Reference Designator	Function
COMPUTE (Cont.)		 b. Current value of INSTRUCTION ADDRESS indicators is counted up by one. If stepped instruction was a branch instruction and branch should occur, INSTRUCTION ADDRESS indicators are set to the value of the effective address of branch instruction c. Instruction in location shown by new value of INSTRUCTION ADDRESS indicators is displayed in DISPLAY indicators
		If instruction is being stepped (executed by moving COMPUTE switch from IDLE to STEP), all controllable interrupt levels are temporarily inhibited while instruction is being executed; however, traps can occur. In this case, the XPSD instruction in the appropriate trap location is executed as if the COMPUTE switch were in RUN. Thus, if trap occurs during stepped instruction, program status doubleword display (PSW1 and PSW2) automatically reflects effects of XPSD instruction, and DISPLAY indicators then contain first instruction of trap routine

Table 2–1.	Controls and Indicators,	PCP Programmer's Section (Cont.)
------------	--------------------------	----------------------------------

Table 2-2.	Controls	and Indicators,	PCP	Maintenance	Section
------------	----------	-----------------	-----	-------------	---------

Control or Indicator	Reference Designator	Function	
CONTROL MODE	Switch S3	CONTROL MODE switch is a two-position key lock. When switch is in LOCAL, all controls and indicators on the PCP are operative. In LOCK, the following switches on the PCP are operative: POWEI INTERRUPT, all SENSE switches, and AUDIO. When the CONTRO MODE switch is in LOCK the following switches are interlocked to the following states regardless of their actual settings	
		a. COMPUTE switch to RUN	
		b. WATCHDOG TIMER switch to NORMAL	
		c. INTERLEAVE SELECT switch to NORMAL	
		d. PARITY ERROR MODE switch to CONT	
		e. CLOCK MODE switch to CONT	
MEMORY FAULT	Indicators DS14–DS21	Since the system is limited to no more than eight memory blocks, each MEMORY FAULT indicator corresponds to a specific memory block. Whenever a memory parity error occurs or an overtemperature con- dition exists in a memory block, the appropriate indicator lights and remains lit until indicator is reset. The MEMORY FAULT indicators can be reset by pressing CPU RESET or SYSTEM RESET switch or by read direct instruction coded to read MEMORY FAULT indicators. If MEMORY FAULT indicator is lit because corresponding memory block is beyond its maximum temperature range, and condition still exists when indicator is reset, it will immediately be turned on again	
ALARM AUDIO	Indicator DS13 Switch S2	Indicator is used to attract operator's attention to some urgent opera- ting condition, and is turned on and off under program control by execution of properly coded write direct instruction. When ALARM	

(Continued)

•

Reference Designator	Function
	indicator is lighted and AUDIO switch is ON, a 1-kHz signal is set to PCP speaker. ALARM indicator is reset by CPU RESET or SYS RESET switch
Indicators DS10, DS11, DS12	Display one of four CPU phases during instruction preparation, or IOP subphases with REGISTER SELECT switch at EXT
Indicators DS7, DS8, DS9	Display CPU phases (PCP1 through PCP7 in binary notation) during PCP operation, or I/O service call in indicator 4 (DS9) when REGISTER SELECT switch is at EXT
Indicators DS3–DS6	Display CPU phases (PH1 through PH10 in binary notation) during instruction execution, or internal IOP execution phases with REGISTER SELECT switch at EXT
Indicators DS1, DS2	Indicators are lighted when either an interrupt or a trap condition occurs to display the interrupt/trap phases of operation
Switch S1	 Used to display contents of selected internal registers. With COMPUTE switch at IDLE, register selected by REGISTER SELECT switch may be shown in DISPLAY indicators by moving REGISTER DISPLAY switch to ON. When REGISTER DISPLAY switch is returned to inactive position, DISPLAY indicators display contents of sum bus. With REGISTER SELECT switch at EXT and CLOCK MODE switch in center position: a. I/O phases are displayed in EXECUTION PHASE indicators DS3-DS6, I/O subphases are displayed in PREPARATION PHASE indicators DS10-DS12, I/O service call is displayed in PCP phase indicator 4 (DS9), I/O address is displayed in the INSTRUCTION ADDRESS indicators that normally display bits 16 through 25 of the P-register (DS45-DS54), and internal I/O fast memory signal is displayed in the INSTRUCTION ADDRESS indicator bit 26 (DS44) b. Floating point data (if option present) is displayed in DISPLAY indicators DS67-DS98 according to switch settings on ST14 module in location 06A of floating point unit. Switches permit display of contents of floating point sum bus and A-, B-, and D-registers
Switch 512	 (upper and lower), as well as miscellaneous floating point control signals CPU can be interrupted at end of each instruction and at certain points during execution of some instructions. An interval of not more than 40 µsec may occur between any two interruptible points. Watchdog timer is reset at each interruptible point and counts at a rate of 1-mhz between interruptible points. If count in watchdog timer reaches 40, CPU traps to location X'46'. When WATCHDOG TIMER switch is in OVERRIDE, watchdog timer is inoperative. When switch is in NORMAL watchdog timer is operative
	Indicators DS10, DS11, DS12 Indicators DS7, DS8, DS9 Indicators DS3-DS6 Indicators DS1, DS2 Switch S1

Control or Indicator	Reference Designator	Function
INTERLEAVE SELECT	Switch S11	With this switch in NORMAL, interleaving between memory blocks is in effect. When switch is at DIAGNOSTIC, memory addresses are not interleaved between memory blocks
PARITY ERROR MODE	Switch S10	Controls action of CPU when a memory error occurs. If switch is at CONT (continue) when parity error occurs, appropriate MEMORY FAULT indicator lights, and an interrupt signal is transmitted to memory parity interrupt level. If switch is at HALT when a parity error occurs, appropriate MEMORY FAULT indicator lights, and CPU halts operation. Memory block in which error has occurred will not be available until its MEMORY FAULT indicator is reset
SENSE	Switches S6-S9	Switches are used under program control to set condition code portion of program status doubleword. When write direct instruction is exe- cuted in internal control mode, condition code is set according to state of the four SENSE switches, which are always operative. Normally, SENSE switches are used in this manner during diagnostic or other test routines
CLOCK MODE	Switch S5	Controls internal CPU clock. When switch is at CONT (continuous), clock operates at normal speed. When switch is in inactive (center) position, however, CPU clock pulses are inhibited. Under these circumstances a single clock will be generated each time CLOCK MODE switch is moved to SINGLE STEP position. As clock is stepped manually in this manner, PHASE indicators reflect CPU phase during each pulse of the clock
REGISTER DISPLAY	Switch S4	When switch is at ON, contents of register selected by REGISTER SELECT switch will be displayed in DISPLAY indicators. Switch is active only when CLOCK MODE switch is in center position

Table 2-2.	Controls and Indicators,	PCP Maintenance Section (Cont.)	
------------	--------------------------	---------------------------------	--

Memory protection, if included, is inhibited in this PCP operation. To store data into a private memory register block other than the one currently displayed by the POINTER field of PSW2, the contents of the POINTER field must be changed to point to the desired register block. This operation is described in the next paragraph.

Storing data into the memory location pointed to by the instruction address register (current address in the P-register) can also be accomplished by performing steps a, c, and d, and substituting step f1, following, for step f.

fl. Set the STORE switch to the INSTR ADDR position momentarily and release. The data will be stored in the memory location addressed by the instruction address indicators (current address in the P-register).

2-8 Clearing the Program Status Words

The contents of PSW1 may be reset to zeros by moving the CLEAR PSW1 switch to the momentary PSW1 position. The contents of PSW2 may be reset to zeros by moving the CLEAR PSW2 switch to the momentary PSW2 position.

2-9 Altering the Current Program Status Doubleword

Changing any of the data in the current PSD requires that PSW1 and PSW2 be treated separately. Changing any field of the PSD is accomplished by the following steps:

a. Set the COMPUTE switch to idle.

b. Enter the desired information into the 32 DATA switches only in those bit positions of PSW1 or PSW2 to be changed. In those bit positions in the fields where no change is to be made, the corresponding DATA switches must be in the center (no change) position. If any bit positions are to be changed from ONES to ZEROS, the PSW1 or PSW2 must be cleared with the CLEAR PSW1 or PSW2 switch.

c. Set the INSERT switch to PSW1 if the change is to be made in that portion of the PSD, or to PSW2 if the change is to be made in that portion of the PSD.

d. Release the INSERT switch. The new information will be entered into the program status doubleword.

2-10 Branching From the PCP

To cause the CPU to branch to any instruction in memory, regardless of what instruction is currently being executed, the following steps should be carried out:

a. Set the COMPUTE switch to IDLE.

b. Enter the address of the instruction to which it is desired to branch in the 17 least significant bits of the INSTRUCTION ADDRESS field of PSW1. (See paragraph 2-9.)

c. Move the DISPLAY switch momentarily to INSTR ADDR.

d. The instruction has been read from memory and will be the next instruction performed by the CPU.

e. Set the COMPUTE switch to either RUN or STEP.

2-11 Stepping Through a Program

It is often necessary when debugging programs or when maintaining the equipment to sequence slowly through the program one instruction at a time, observing the results of each instruction after it has been executed. This is accomplished by performing the following steps:

a. Set the COMPUTE switch to IDLE, and branch to that part of the program from where it is desired to step. See paragraph 2–10.

b. Set the COMPUTE switch to STEP. In the DIS-PLAY indicators the contents of the next instruction will be displayed.

c. The results of the instruction just executed can be seen by displaying the contents of the memory location or private memory register affected by the instruction. See paragraph 2-6, steps b, c, d, and e.

d. Repeat steps b, c, and d above to continue the program sequence step by step.

2-12 Single Clocking an Instruction

During maintenance operations it is often necessary to sequence through individual instructions from one clock period to the next, observing the results of the CPU internal registers after each clock pulse. To single clock instructions in this manner, the following steps are performed:

a. Branch to the malfunctioning instruction (see paragraph 2–10), or enter an identical instruction into the display (see paragraph 2–7).

b. Set the CLOCK MODE switch to its center position. This inhibits all clock pulses. The COMPUTE switch may be set to RUN at this point.

c. Set the CLOCK MODE switch to SINGLE STEP. This causes the instruction to sequence to its next phase.

d. Observe the contents of the affected internal registers by setting the REGISTER SELECT switch to the proper register position and by setting the REGISTER DIS-PLAY switch to ON.

e. After all affected internal registers have been observed and if no malfunction is seen, repeat steps c, d, and e.

In most single clock operations as just described, the INSTR ADDR switch can be placed in the HOLD position if it is desired to repeat the single clock operation through the instruction more than once.

2-13 Single Instruction Repetition

Single clocking a malfunctioning instruction as described in paragraph 2-12 may pinpoint the area of the malfunction without actually allowing the observer to determine what is causing the faulty condition. In some cases, an error may consistently occur while the CLOCK MODE switch is in the CONT (continuous) position, but may never occur when the switch is in the SINGLE STEP position. This could be caused by a slow gate or active circuit element. In such case, the operator should run the single malfunctioning instruction repeatedly using the oscilloscope to observe all signals that could be the cause of the error condition.

To run a single instruction repeatedly, the following steps should be followed:

a. Branch to the malfunctioning instruction. (See paragraph 2–10.)

b. Set the INSTR ADDR switch to HOLD. This prevents the instruction address field of PSW1 from changing after each execution of the instruction.

c. Set the COMPUTE switch to RUN, and observe all pertinent signals on the oscilloscope as the instruction is executed repeatedly.

Certain instructions (those, for example, in which an operand is changed each time the instruction is executed) cannot be repeated in this manner without destroying data meaningful to the observer. The multiply and divide instructions are examples of this. For this type of instruction it may be necessary to enter a small four- or five-word instruction program loop to establish initial conditions each time the instruction is observed.

2-14 Loading a Program

After the input device has been loaded with the program tape or cards and has been properly prepared to read,

S

the following steps should be followed to load the program into memory:

- a. Set the COMPUTE switch to IDLE.
- b. Press the SYSTEM RESET switch.

c. Set the UNIT ADDRESS switches to the address of the desired input peripheral device.

d. Press the LOAD switch.

e. Set the COMPUTE switch to RUN. The CPU will now read the program from the input device and store it in memory.

2-15 PROGRAMMING


The following discussion of programming is intended to clarify some of the functions and requirements of the Sigma 5 computer. It includes data and instruction formats, addressing requirements, modes of operation, and the instruction repertoire in tabular form. For more detailed operation of individual instructions, see the Sigma 5 Reference Manual (SDS 900959), or refer to section III of this manual.

2-16 WORD FORMATS


2-17 Data Word Formats

Data words consist of 32 binary digits or bits. The CPU is capable of addressing words, doublewords, halfwords, or bytes (quarterwords) for many of its operations.

Word. A single word contains 32 bits numbered 0 through $\overline{31}$, from the most significant bit to the least significant bit.




If the binary configuration of ones and zeros in the 32 bit positions of a word represent a numeric value, the binary content of bit 0 is the sign of the value, and the binary configuration in bits 1 through 31 represents the magnitude of the value. Negative numbers in the computer are always held in two's complement form. If the sign bit is a zero, the magnitude of the number is positive; if the sign bit is a one, the magnitude of the number is negative and is represented as the two's complement of its positive form. For example, the decimal number +29 would appear in its hexadecimal form in a word as 0000001D, and the decimal number -29 would appear in its hexadecimal form in a word as FFFFFE3. <u>Doubleword</u>. A doubleword in the computer consists of two consecutive 32-bit words, and contains 64 bits numbered 0 through 63.



32¹ 33¹ 34¹ 35¹ 36¹ 37¹ 38¹ 39¹ 40¹ 41¹ 42¹ 43¹ 44¹ 45¹ 46¹ 47¹ 48¹ 49¹ 50¹ 51¹ 52¹ 53¹ 54¹ 55¹ 56¹ 57¹ 58¹ 59¹ 60¹ 61¹ 62¹ 63¹ 901060A. 202

In doublewords which represent a numeric value, bit 0 represents the sign of the magnitude, and bits 1 through 63 represent the magnitude of the value. A doubleword always consists of two consecutive single words whose addresses are n and n + 1, where n is an even-numbered address.


Halfword. Sigma 5 is capable of addressing halfwords. Two halfwords are contained in one single word where halfword HWO consists of bits 0 through 15, and halfword HW1 consists of bits 16 through 31.



901060A, 203

Each halfword is treated by the CPU as though it contains a signed value. Bit 0 of halfword HW0 is the sign of the magnitude contained in bits 1 through 15; bit 16 of halfword HW1 is the sign of the magnitude contained in bits 17 through 31. During halfword operations the integrity of the number contained within the addressed halfword is maintained by extending the sign of the halfword magnitude 16 bit positions to the left. For example, if a halfword is loaded into one of the private memory registers, it will consist of 32 bits with its sign bit extended from bit 16 of the register to bit 0. Halfwords used in all arithmetic operations have their signs extended in the CPU internal registers in this same manner.

Byte. Four bytes of eight bits each can be contained in one single word where byte 0 consists of bits 0 through 7, byte 1 consists of bits 8 through 15, byte 2 consists of bits 16 through 23, and byte 3 consists of bits 24 through 31.




Bytes are addressable singly. Bytes normally contain absolute magnitudes in binary-coded decimal (BCD) form, extended binary-coded decimal interchange code (EBCDIC) characters, or similar types of data.

Floating Point Formats. The computer provides two formats for representing floating point numbers: a short format of 32 bits, and for extra precision, a longer format of 64 bits. The short floating point format consists of a 24-bit fractional magnitude, a 1-bit sign that establishes whether the fraction is positive or negative, and a 7-bit biased exponent. The short format for floating point numbers is shown below.

	FRACTION
0 1 2 3 4 5 6 7	8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
	001040A 207


The long floating point format is similar to the short format except that the fraction field is increased from 24 to 56 bits.



EXTRA FRACTIONAL PRECISION

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 901060A. 206

Each incremental value of the exponent multiplies the binary value of the fraction by a power of 16; thus, floating point numbers are hexadecimally oriented. For example:



901060A.205


In this illustration the magnitude of the floating point number is the magnitude of the fraction (3/4) multiplied by 16^5 , or 0.75 x 64, 536 = 46, 402.

The floating point fraction is determined by the placement of its binary point, which is fixed at the left of the fraction between bit positions 7 and 8.

The fractional values of any floating point number, n, can be either positive or negative and its exponent can be either positive or negative. Thus, the four different combinations can be grouped in the following manner: $+(16^{e})$ n; $+(16^{-e})$ n; $-(16^{e})$ n; and $-(16^{-e})$ n. Since the most significant bit of the exponent is the complement of its state, the exponent is always biased by a value of 64. For positive fractional values the positive exponents are not two's complemented; for positive fractional values the negative exponents are two's complemented. The following two positive fractions, one with a positive exponent of 16^4 and the other with a negative exponent of 16^{-4} , illustrate this rule.

For negative fractional values, positive and negative exponents are the one's complements of the corresponding exponents of the positive fractional values.

A simple method of determining the actual value of any floating point number, whether an integer, a fraction, or a mixed number, is to move the fixed binary point to the right or to the left the number of bit positions equal to four times the value in the exponent field. For example, to determine the value of the following floating point number, move the fixed point from its position between bit positions 7 and 8 to the right a number of bit positions determined by multiplying the exponent value by 4.



The value of this mixed number (integer and fraction) is the decimal equivalent 152. 375. This method of determining the actual value of a floating point number may be simpler than the method of determining the fractional value and then multiplying this value by the third power of 16; for example, 1219/32, 768 x 4096 = 152. 375.

The following examples of floating point numbers are shown in hexadecimal notation with their corresponding decimal values.

Hexadecimal	Decimal
435F5000	+1525
425F5000	+95.625
415F5000	+5.95703125
4105F500	+0.372314453
405F5000	+0.372314453
BDA0B000	-1525
BEA0B000	-95.625
BFA0B000	-5.95703125

A normalized floating point number is one in which the fractional value is equal to or greater than 1/16. For example, the floating point number X'43100000' is normalized, but the floating point number X'4401000' is not, although both numbers are equal.

2–18 Instruction Formats

Instructions in the CPU fall into two general classes: those that require a reference address field and those that contain an operand within the instruction word.

Reference Address Instructions. The normal reference address instruction has the following format:

A	OPERATION CODE	ĸ	х	REFERENCE ADDRESS
Ļ,	1234567	8 9 10 11	12 13 14	15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
				901060A, 211

The basic operation code of the instruction is contained in bits 1 through 7 of the instruction word.

The R-field, bits 8 through 11, addresses one of 16 private memory registers (R0 through RF). The reference address field, bits 15 through 31, represents the address of a location in memory from which the operand is to be taken or into which data is to be stored.

The X-field, bits 12 through 14, addresses one of seven private memory registers (R1 through R7), which indexes the address contained in the reference address field. If the X-field contains all zeros, the instruction is not indexed; if the X-field does not contain all zeros, then the address contained within the reference address field will be modified by the addition of the contents of the register specified in the X-field.

Bit 0 of the instruction (IA) is an indirect addressing bit. If this bit is a zero, the reference address is the address of the operand. If bit 0 is a one, the reference address is the virtual address of a word in memory which, in turn, contains the virtual address of the operand. Indirect addressing is limited to a single level.

Operation codes are described by two hexadecimal characters and include bits 0 through 7. The most significant of the two hexadecimal digits of a normally addressed instruction will always be a number less than X'8'. Any operation code with its most significant hexadecimal digit 8 or greater means that the instruction is indirectly addressed. For example, a normal add word instruction has the normal operation code X'30'. If the add word instruction is indirectly addressed, the operation code would be X'B0'.

Some instructions with reference address fields do not address memory. In these instructions the contents of the reference address field contain types of information other than memory addresses — usually control or conditional information relating to the operation of the instruction. Instructions that fall into this category are shifts, inputoutput, read direct, and write direct.

Immediate Operand Instructions. The format for immediate operand instructions follows.



901060A, 212

The operation code of an immediate operand instruction specifies that the operand is contained within the instruction itself, that no access to memory is necessary, and that indexing is not possible. Immediate operand instructions cannot be indirectly addressed. If bit 0 of any immediate operand instruction contains a one, the instruction is aborted, and the CPU traps to location X'40'.

In an immediate operand instruction the contents of the R-field specify one of the private memory registers in the CPU. The number contained within the operand field is made up of a sign (bit 12) and a magnitude (bits 13 through 31). During the execution of an immediate operand instruction, the integrity of the value in the operand field is maintained by extending the sign bit 12 places to the left. Thus, the 20-bit immediate operand in bits 12 through 31 may be X'FFF2E' (-210 decimal), but in the course of executing the instruction the value becomes X'FFFFF2E' (-210 decimal).

Throughout the following paragraphs, several examples of instructions are given. The instructions in these examples use the format indicated in example 1 which, in this case, is an indexed load word (LW) instruction.

Example 1. Instruction Format for Instruction Examples

I/A	C	pcode	R	<u>X=3</u>	_	Refe	rence	Addre	ss
Q	•	1 0010							
Ó	-	LW -	B –	3	-		ÂЗ	3	
<u> </u>	~	\sim	\frown	\sim		\sim	\smile	\sim	\frown
	3	2	В	6		0	0	Α	3

In all examples wherever the instruction format is shown, its hexadecimal equivalent will also be indicated; for example:

Instruction 0-LW-B-3-A3 X'32B600A3'

Leading hexadecimal zeros of the reference address are omitted.

2-19 MEMORY ADDRESSING

Reference address instructions that require access to memory contain an address location in the reference address field. This reference address is subject to modification by indirect addressing or by indexing, and is referred to as the virtual address.

2-20 Reference Address

The address contained in the reference address field is the reference address. A reference address may or may not be the address of the memory location from which the operand is finally taken since this address is subject to change. If the reference address is not modified in any way during the execution of the instruction, the reference address is also the effective address.

2-21 Effective Address

The effective address is the final address seen by memory and is the address location from which the effective word (or actual operand) is taken or into which it is stored. A reference address may undergo one or two transformations before the address of the effective word is finally defined.


2-22 Indirect Addressing

The address in the reference address field of an indirectly addressed instruction (bit 0 = 1) does not refer to the location of the effective word or actual operand. Rather, it points to a location in memory where the effective operand is to be found. The memory access operation of an indirectly addressed load word (LW) instruction is shown in example 2.

Example 2. Indirect Addressing

```
Instruction 1-LW-B-0-103A X'B2B0103A'
```

The instruction addresses the operand indirectly through the contents of location X'103A'.




The reference address (X'103A') of the instruction is indirectly addressed (bit 0 = 1); therefore, the contents of this location (X'103A') contain the actual address (X'B42') of the operand or effective word. The operand finally loaded into register B is X'113'.

2-23 Indexed Addressing

If the X-field (bits 12 through 14) of an instruction does not contain all zeros, the instruction is indexed. The contents of the X-field determine which index register (R1 through R7) is to be used in the indexing operation.

When an indexed instruction is executed, the contents of the register specified by the X-field are added to the virtual address of the instruction and the resultant sum becomes the effective address of the operand or storage location. The following example of an indexed subtract word instruction illustrates the operation of an indexed instruction.


Example 3. Indexed Addressing




In this example memory location X'407' is not actually addressed and its contents are not affected in any way. The contents of register R5 added to the virtual address of the instruction result in an effective address of X'48ED'. The contents of memory location X'48ED' are subtracted from the contents of register RC and the difference is stored in register RC.

2-24 Indirect Indexed Addressing

An instruction may be both indexed and indirectly addressed. When this is the case, indexing occurs after indirect addressing takes place rather than before. This is called post-indexing. The following example of a store word (STW) instruction that is both indexed and indirectly addressed shows the addressing relationships. The operand in this instance is located in register R9. The location into which the operand is to be stored is the location resulting from the indirect and indexed addressing.





The virtual address X'5B6' in the instruction word is translated into a second virtual address X'AAB'. The contents of register R3 are added to this second virtual address and the sum (CBE) becomes the effective address of the memory location into which the operand in register R9 is stored.


2-25 Doubleword Addressing

A doubleword consists of one even-numbered word and the next consecutive odd-numbered word. This convention applies to doublewords that exist either in core memory or in private memory. An attempt to address an odd-even doubleword combination will result in the CPU forcing an even-odd doubleword address where the first even numbered word is the addressed odd word minus one. For example, the load doubleword instruction 0-LD-2-0-537 will address the memory doubleword located in addresses X'536' and X'537', and not X'537' and X'538'.

The doubleword location in the private memory registers is addressed by the R-field of the instruction. To address the register doubleword, the address in the R-field must be an even-numbered address. Unlike the doubleword address for memory, however, an odd address in the R-field addresses only the odd word of the register doubleword.


The following examples of a load doubleword instruction (LD) illustrate the effect of the instruction when both evenand odd-numbered doubleword addresses are used.

Example 5. Even Doubleword Addresses



Where even doubleword addresses are specified, the data transfer is from memory even word to register even word, and memory odd word to register odd word.

Example 6. Odd Doubleword Addresses



901060A.214


When an odd-numbered register address is placed in the R-field, both words of the effective doubleword are loaded into the same private memory register. As the most significant word of the doubleword is the last to be loaded, private memory register R contains the most significant word at the end of the instruction.

Using an odd-numbered register address in a doubleword instruction is a legitimate programming strategem and is not forbidden.

2-26 Indexed Doubleword Instructions

The least significant binary digit of a memory doubleword address in an instruction is always considered by the CPU to be a zero even though it may actually be a one. Thus, doubleword address boundaries start with even-numbered word locations. For example, a doubleword could consist of word X'406' and X'407', but not of words X'407' and X'408'. If the programmer were to address a memory doubleword as X'407', the CPU would address the doubleword contained in memory locations X'406' and X'407'.


When a doubleword address instruction is indexed, the index register is shifted to the left one bit position before the addition takes place, and therefore, any number in the index register is, in effect, twice its normal value when used for indexing. For example, an instruction addressing the doubleword X'713' will address words X'712' and X'713'. If the contents of the index register are equal to 5, the actual doubleword addressed in memory will be the doubleword located in X'71C' and X'71D'.



2-27 Halfword Addressing

Two halfwords, HWO and HW1, can be placed within one 32-bit register or memory location. Halfword HWO consists of bits 0 through 15, and halfword HW1 consists of bits 16 through 31. (See paragraph 2-17.)


A halfword instruction addressing the left-hand halfword HWO uses the same address as though it were addressing the full word. The halfword instruction addressing the righthand halfword HWI also uses the full word address, but the instruction X-field must refer to one of the index registers in private memory, and this index register must contain a one in its low order bit. The next two examples show the operation and addressing scheme for loading halfwords HWO and HW1 into register RF.



In each of the load halfword instructions shown in examples 7 and 8, the sign of the halfword is extended 16 places to the left before it is loaded into register RF. Thus, if the contents of instruction HW0 in example 7 were X'FFOA', register RF would be loaded with X'FFFFFFOA'; if the contents of instruction HW1 in example 8 were X'0004', register RF would be loaded with X'00000004'.

Use of the index register in example 8 to designate that HW1 was addressed does not imply that the instruction was an indexed instruction or that the contents of the reference address was modified in any manner. Neither should it be inferred that halfword instructions cannot be indexed. Example 9 shows how the halfword instruction in example 8 could have been indexed.

Example 9. Indexing Halfword Instructions



901060A, 217

In halfword instructions that are indexed, the index register is shifted to the right by one bit position so that bit 30 of the index register is aligned with bit 31 of the reference address. Bit 31 of the index register does not modify the actual operand address, but is used by the internal logic of the CPU to distinguish which halfword is addressed. The binary addition of index register R5 to the reference address of the instruction in halfword operations is shown below.

Reference address	0	0000	0011	0011	1010	
+ Index register		0000	0011	0000	0001	1
Sum (actual address)	0	0000	0110	0011	1011	

If no indexing is desired when addressing halfword HW1, the referenced index register must contain a one in bit position 31 and zeros in bit positions 14 through 30. (See example 8.)

2-28 Byte Addressing


Four 8-bit bytes can be contained within one 32-bit register or memory location. Byte 0 consists of bits 0 through 7, byte 1 consists of bits 8 through 15, byte 2 consists of bits 16 through 23, and byte 3 consists of bits 24 through 31.

An instruction that addresses bytes operates in a manner similar to one addressing halfwords in that no indexing is required for the left-hand byte, but the index register must be specified and contain the proper information for the other bytes. The index register is displaced by two bits (instead of one as for halfword addressing) for byte operations affecting bytes 1, 2, and 3. The two least significant bits of the index register (bits 30 and 31) determine which of the three right-hand bytes is addressed.


The following four examples show how each of the four bytes are addressed in a load byte (LB) instruction. In each of the examples of the LB instructions that follow, the addressed byte is loaded into bit positions 24 through 31 of the addressed register, and bits 0 through 23 are cleared to zeros.

Example 10. Load Byte 0

Instruction 0-LB-0-0-4037 X'72004037'



⁹⁰¹⁰⁶⁰A.218




Example 11. Load Byte 1

Core memory is not involved during the execution of the instruction in example 13 since reference address 0 refers to a private memory register rather than to a core address.

None of the operand addresses in the load byte instructions in examples 11, 12, and 13 are indexed since all of the indexed registers contain zeros in bit positions 0 through 29. During the execution of these load byte instructions the index register is shifted right two places in respect to the reference address. Thus, only bits 13 through 29 can be added to the virtual address. If these index bits are all zeros, the virtual address remains unchanged. The following example shows how the load byte instruction may be indexed.

Example 14. Indexing a Byte Address Instruction

Instruction 0-LB-F-4-100 X'72F80100'



The binary addition of the contents of index register R4 to the virtual operand address of the instruction is performed in the following manner:

Virtual address	000000010000000				
+ Index register	0000000000010110				
Sum (actual address)	0000000100000101				

The two least significant bits of the index register are used to designate which byte (byte 2 in this instance) is to be loaded. These bits are not added to the virtual address. Bits 13 and 14 of the index register are added to bits 15 and 16 of the virtual address.

2-29 BASIC INSTRUCTIONS

Table 2-3 lists all the basic operation codes, including those instructions that are optional or privileged. For detailed operation of each instruction see Sigma 5 Reference Manual (SDS 900959), or refer to the operation code descriptions in section III of this technical manual.

Table 2-3. Basic Instructions

Mnemonic	Code	Instruction Name
Load – Store		
LI	22	Load Immediate
LB	72	Load Byte
LH	52	Load Halfword
LW	32	Load Word
LD	12	Load Doubleword
LCH	5A	Load Complement
		Halfword
LAH	5B	Load Absolute
		Halfword

(Continued)

Table 2-3. Basic Instructions (Cont.)

Mnemonic	Code	Instruction Name]	Mnemonic	Code
Load-Store (Cont.)				Fixed Point Arithmetic	
LCW	3A	Load Complement		AI	20
Len		Word		AH	50
LAW	ЗB	Load Absolute Word		AW	30
LCD	1A	Load Complement		AD	10
		Doubleword		SH	58
LAD	1B	Load Absolute		SW	38
		Doubleword		SD	18
LS	4A	Load Selective			
LM	2A	Load Multiple		MI	23
LCFI	02	Load Conditions and		MH	57
		Floating Control		MW	37
		Immediate		DH	56
LCF	70	Load Conditions and		DW	36
		Floating Control		AWM	66
XW	46	Exchange Word			
STB	75	Store Byte		MTB	73
STH	55	Store Halfword			
STW	35	Store Word		MTH	53
STD	15	Store Doubleword			
STS	47	Store Selective		MTW	33
STM	2B	Store Multiple			
STCF	74	Store Conditions and			
		Floating Control			
				Comparison	
Analyze–Interpret				CI	21
ANLZ	44	Analyze		СВ	71
INT	6B	Interpret		СН	51
				CW	31
Logical				CD	11
OR	49	OR Word			
EOR	48	Exclusive OR Word		CS	45
AND	4B	AND Word		CLR	39
			1		
Floating Point Arithmetic				CLM	19
(Optional Instructions)					
FAS	3D	Floating Add Short		ch to	
FAL	1D	Floating Add Long		<u>Shift</u>	
FSS	3C	Floating Subtract		S	25
- FCI	1.0	Short		SF	24
FSL	1C	Floating Subtract			
TAAS	25	Long			
FMS	3F	Floating Multiply		Push – Down	
EAAL	1.5	Short Election Multiplu		PSW	00
FML	1F	Floating Multiply		PSW PLW	09
FDS	3E	Long Floating Divide		PSM	60 0B
רטז נטז	JSE	Short		PSM PLM	0B
FDL	1E	Floating Divide		MSP	13
	1	Long		ITIOT	13
		Long			
L	1	L	J		_L

Table 2-3. Basic Instructions (Cont.)

Instruction Name

Add Immediate Add Halfword Add Word Add Doubleword Subtract Halfword Subtract Word Subtract Double-

Multiply Immediate Multiply Halfword Divide Halfword Divide Word Add Word to Memory

Modify and Test

Modify and Test Halfword Modify and Test

Compare Immediate Compare Byte Compare Halfword Compare Word Compare Double-

Compare Selective Compare With Limits in Register Compare With Limits in Memory

word

Byte

Word

word

Shift

Shift Floating

Push Word Pull Word Push Multiple Pull Multiple Modify Stack Pointer

(Continued)

(Continued)

Mnemonic	Code	Instruction Name
Execute-Branch		
EXU BCS	67 69	Execute Branch on Conditions Set
BCR	68	Branch on Conditions Reset
BIR	65	Branch on Incre-
BDR	64	menting Register Branch on Decre– monting Posistor
BAL	6A	menting Register Branch and Link
<u>Call</u>		
CAL1 CAL2	04 05	Call 1 Call 2
CAL3 CAL4	06 07	Call 3 Call 4

Table 2-3. Basic Instructions (Cont.)

Table 2-3. Basic Instructions (Cont.)

Mnemonic	Code	Instruction Name
Control		
(Privileged Instructions)	1	
LPSD	OE	Load Program Status
		Doubleword
XPSD	OF	Exchange Program
LRP	2F	Status Doubleword Load Register
	21	Pointer
ММС	6F	Move to Memory
WAIT	2E	Control Wait
RD	6C	Read Direct
WD	6D	Write Direct
Input-Output (Privileged Instructions)		
SIO	4C	Start Input-Output
HIO	4C 4F	Halt Input-Output
TIO	4D	Test Input-Output
TDV	4E	Test Device
AIO	6E	Acknowledge Input-Output

(Continued)

SECTION III PRINCIPLES OF OPERATION

3-1 INTRODUCTION

This section provides general and detailed principles of operation of the Sigma 5 computer. The general principles are presented on a block diagram level and stress the overall functions of the equipment. The detailed principles are presented on a logic and circuit diagram level and emphasize the operation of logical functions within the major elements of the equipment.

3-2 GENERAL PRINCIPLES OF OPERATION

The Sigma 5 is organized around one or more central processor units (CPU), magnetic core memories, inputoutput processors (IOP), device controllers, and peripheral devices. One of each major element is shown in figure 3-1. These elements operate asynchronously in relation to each other. The IOP shown in the figure may be a multiplexing type or a selector type. A multiplexing IOP allows up to 32 devices to operate simultaneously. A selector IOP allows only one device to operate at a time, but at a high transfer rate. The CPU may also be equipped internally with an integral IOP which allows the CPU to perform input-output operations with no external IOP. In that case, some CPU registers and control circuits are combined with IOP registers to perform input-output operations. The peripheral device in figure 3-1 is shown with a dashed block to indicate that it is not strictly a part of the basic computer, but nevertheless is a major element, its use being implied by the device controller.

3-3 CENTRAL PROCESSOR UNIT

The CPU sequences and controls program execution. In executing operations, the CPU performs arithmetic and logic functions, addresses private memory and core memory, fetches and stores instructions and data, controls information transfer between core memory and other elements connected to the CPU, and performs other subfunctions. The CPU also controls internal and external interrupts and provides manual program control through the processor control panel (PCP). A functional block diagram of the CPU is shown in figure 3-2.

3-4 Arithmetic, Control, and Address Functions

Arithmetic, control, and address functions are performed by the adder, sum bus, CPU registers, and associated control logic (see figure 3-3). In general, registers A and D combined with the adder and sum bus perform the arithmetic operations and other control functions. Register C is used for CPU input; register O holds the opcodes; and registers-R, Rp, and P are used for addressing. Register B is used for temporary storage of the program address and as an extended accumulator with the A-register. Registers IOFR, IODA, and IOFM are components of the integral IOP, and the DIO registers are used for read direct and write direct operations. Register MC (macro-counter) is used for iteration counting.




Figure 3-1. Sigma 5 Major Elements

SDS 901172





Figure 3-2. Central Processing Unit, Functional Block Diagram

Instructions or data from core memory enter the CPU through the C-register. From the C-register, operation codes are transferred to the O-register, private memory addresses are transferred to the R-register, and the entire word, including reference and index addresses, is transferred to the Dregister. Operation codes in the O-register are decoded and activate the signal families peculiar to the operation. Instructions and data from private memory and from I/O fast memory enter the CPU through the C-register or the Aregister. The A-register is used during many operations, examples of which include arithmetic functions, left and right shifts, and indexing.

PRIVATE MEMORY ADDRESSING. The address in the Rregister is placed on the private memory address lines to address private memory. If private memory is extended to more than one block (page) of 16 registers by a private memory extension unit, the block in which the addressed register is located (current register block) is specified by the contents of the Rp-register. This register is part of the program status doubleword and is loaded by program control. Registers 1 through 7 of the current register block in private memory may be used as index registers. The index registers are addressed by the X field in the instruction at the time the instruction is in the D-register.

Private memory may also be addressed by the P-register. If an instruction produces an effective address in the range of 'X'0 through 'X'F, the four low order bits of the reference address are used to address the register in the current register block of private memory which corresponds to the address. The private memory register may be used as the



SDS 901172

source of an operand, the location of a direct address, or the destination of a result. In this case core memory is not affected.

<u>CORE MEMORY ADDRESSING</u>. Core memory is addressed by the effective address in the P-register. The effective address is the final address produced for an instruction. With direct addressing the reference address of the instruction is the effective address. With indirect addressing, the initial reference address in the instruction corresponds to a location in core memory or private memory which contains an address value. This address value is accessed and transferred to the P-register where it becomes the effective address. When this occurs, the initial reference address is not lost but is temporarily stored in the Bregister to be later updated and used in addressing the next instruction in the program sequence.

When an instruction specifies indexing with direct addressing, the effective address is produced by adding the contents of the index register to the reference address in the instruction. This function is performed by the adder, the A-register (containing the index value), and the D-register (containing the reference address). Index alignment is performed for byte, halfword, word, doubleword, and shift operations, and is a function which varies the effective length of the P-register to change the effective address displacement value. Index alignment is described in the Sigma 5 Reference Manual under Address Modification.

An instruction may specify both indexing and indirect addressing. In this case, the effective address is produced by adding the contents of the index register to the contents of the memory location corresponding to the initial reference address. Indexing occurs after the indirect location is accessed. Therefore, the initial reference address is not modified.

3-5 CPU Timing

Basic CPU timing for instruction execution is controlled by ac clock pulses having variable time intervals. The clock pulses are generated by the CPU clock generator. Phase control flip-flops toggled by the variable clock pulses determine the phase of the instruction being performed. Only one phase control flip-flop is set at any time. There are four preparation phases (PRE1 through PRE4) and ten execution phases (PH1 through PH10). In the preparation phases the functions common to most instructions are performed. In the execution phases the functions to complete the instruction are performed. In general, phases progress in numerical sequence, but a phase can be repeated or skipped depending on the instruction requirements. Most instructions require only a few phases. All instructions require at least two preparation phases (PRE1, and PRE3 or PRE4) and two execution phases (PH1 and PH10).

In a typical instruction, conditions are set during phase PH10 of the present instruction to read the next instruction into the C-register, and from there to transfer the instruction to the D-register, and the operation code and R field to the O- and R-registers, respectively, and to update the program address in the P-register. These functions are executed at the trailing edge of the next clock when phase PH10 ends and PRE1 begins. The phase which follows PRE1 may be any one of the other preparation phases depending on the instruction format. Typically, during preparation phase PRE1 the operation code is decoded and conditions are set to transfer the reference address from the D-register to the P-register. Phase PRE2 is used to compute the effective address and may require two clock times. Phase PRE3 is used to fetch the operand from core memory or private memory, and PRE4 is used for halfword or byte alignment and sign extension. PRE4 may require four clock times. At the end of the last preparation phase (PRE3 or PRE4) on the trailing edge of the clock, execution phase PH1 begins. When the instruction is nearly completed the phase sequence branches to PH10 to accomplish the final operations of the instruction and the normal end functions common to most instructions. The conditions are set to read the next instruction into the C-register. The process is then repeated for that instruction.

For operations other than those involved in preparation and execution of instructions, the CPU also has six phase control flip-flops (PCP1 through PCP6) for operating in the processor control panel mode, two flip-flops (INTRAP1 and 2) for interrupt trap mode, and four flip-flops (IOPH1 through IOPH4) for the input-output mode. The IOPH flip-flops operate in conjunction with sixteen generalpurpose switch phase flip-flops (SW0 through SW15). Phases PCP, INTRAP, and IOPH operate in their respective modes in a way similar to the PRE and PH phases.

CPU CLOCK GENERATOR. Three tapped delay lines make up the CPU clock generator (see figure 3-4). The generator produces ac clocks for triggering ac flipflops in the CPU and the floating-point option, ac clocks for triggering private memory, and dc clocks to trigger the C-register buffer flip-flops. A clock pulse is initiated each time delay line 1 is enabled. The pulse is tapped off at fixed intervals to form the required clock pulses. One of the tapped pulses is applied to the ac clock gates which generate an ac clock unless inhibited by a disabling function. The disable function shown in the simplified block diagram can be either a high disabling signal or the lack of a high enabling signal. In general, the ac clock gates provide a means of inhibiting a clock pulse until a certain time. An example is when a memory request has been generated but the data has not been released from core memory. Until the data is released, all clocks are inhibited. When data is released from memory, a data release function again enables the clock.




Figure 3-4. CPU Clock Generator, Simplified Block Diagram

Clock pulses CL and CK are outputs of the AC clock drivers. These clocks are 40 nsec and 50 nsec pulses, respectively, and recur at variable time intervals. The time intervals, designated T5, T8, and T11, are established by enabling or disabling delay line sensors associated with delay line 2. Nominal intervals for T5, T8, and T11 are 280, 380, and 500 nsec, respectively. Another variable interval occurs with the clock that initiates delay line 2. This clock is selected from either the 180 nsec or the 210 nsec tap of delay line 1. The tap selected depends on the status of the data request flip-flop. The 180 nsec tap is selected if the flip-flop is reset and the 210 nsec tap is selected with the flip-flop set.

If not inhibited by the clock enable/disable logic, delay line 1 is reinitiated by clock ACCLG (AC Clock Gate) from delay line 3 each time the clock reaches that point in the cycle. One of the conditions which inhibits an ac clock to the CPU is crossover. Crossover exists when private memory is addressed by the P-register, that is, when the effective address is in the range of 'X'0 through 'X'F. When this occurs, the private memory clock is generated as usual but the CPU ac clock is inhibited. The other functions which affect the clock enable/disable logic shown in figure 3-4 are described in the detailed principles of operation. Also shown in figure 3-4 is the address-not-here clock (ADNH) taken from delay line 3. This clock ensures that delay line 1 is enabled again in case a nonexistent location is addressed in core memory. If such a location is addressed, the memory request inhibits delay line 1 and the lack of a data release keeps the delay line inhibited. In that case, the address-not-here clock enables delay line 1 and sets the trap condition.


OSCILLATOR CLOCK GENERATOR. The oscillator clock generator consists of a 2-MHz sine wave oscillator followed by a frequency divider with seven flip-flops (see figure 3-5). Clocks of 1 MHz and 16 kHz are taken from the frequency divider. The 1 MHz clock steps the watchdog timer; is supplied to the input-output processors where it is routed to the device controllers; is fed to the CLOCK MODE switch on the PCP for single step operations; and is the source for the interrupt gate clocks which trigger the interrupt control flip-flops. The 16-kHz clock from the frequency divider supplies the time base selector which produces clock pulses for the real-time counter interrupts.


WATCHDOG TIMER. The watchdog timer ensures that the program periodically reaches interruptible points during instruction execution. The timer is a 6-bit counter triggered by the 1-MHz clock from the oscillator clock generator (see figure 3-5). The counter starts at the end of every instruction and at interruptible points in long instructions. The watchdog timer initiates the trap circuits if the count reaches 42 ms before another interruptible point or the end of an instruction occurs in the program sequence.

<u>REAL-TIME CLOCK</u>. The real-time clock, of which there are two standard levels and two optional levels, consists of a fixed interrupt routine preset to trigger at a frequency determined by the time base selector. Frequencies of 8 kHz, 4kHz, 2kHz, and 500 Hz are available from the time base selector. External frequencies and a 60-Hz line frequency may also be connected to control a real-time clock. In a typical application, when a real-time clock interrupt level is triggered, a fixed location in memory is accessed and the value contained in the location is decremented and restored to the fixed location. When the value becomes zero, the corresponding counter-equals-zero interrupt level is triggered. The counter-equals-zero interrupt level is associated with another interrupt routine at the discretion of the programmer.

3-6 Interrupt/Trap Functions

Interrupts and traps cause the normal program sequence to be interrupted. In general, interrupts allow the current instruction to be completed before entering the interrupt sequence and provide for returning to the interrupted point in the program to resume normal program operation after the interrupt is cleared. Traps cause the immediate execution of an instruction in a unique location in memory without necessarily allowing the current instruction to be completed. Traps are usually caused by program errors. A summary of the interrupts and traps is described in the SDS Sigma 5 Computer Reference Manual under Interrupt System and Trap System, respectively.





<u>INTERRUPTS</u>. Each interrupt has an assigned priority determined by its position in a priority chain. In general, external interrupts have lower priority than internal levels. A level may be in one of six states depending on the condition of three control flip-flops assigned to each level. These states include armed, enabled, disarmed, disabled, waiting or active. When a level advances to the active state, the program branches to a memory address assigned to the interrupt and the instruction in that address is executed. The interrupt location may contain a single instruction (as in the real-time clocks) or the instruction may take the program to an interrupt subroutine. Interrupt operations are controlled by phase flip-flops INTRAP1 and INTRAP2. The phase flip-flops are clocked by the CPU ac clocks.

TRAPS. A trap is indicated by such conditions as nonexistent instructions, addressing a nonexistent memory location, watchdog timer runout, or an instruction calling for operation of an option when the option is not included in the equipment. As in the interrupts, each trap is associated with an instruction stored in a location assigned to the trap. When a trap condition is detected, the trap state is set, causing phases INTRAP1 and INTRAP2 to be entered. The current instruction may or may not be carried to completion, but in either case the instruction is terminated by the trap sequence. During the trap sequence, the instruction address of the current program status doubleword (which had already been incremented) is decremented and the instruction in the location associated with the trap is executed. The instruction in the trap location is an exchange program status doubleword (XPSD).

POWER FAIL-SAFE. The power fail-safe option includes a power monitor and two levels of interrupts. The poweron level (00) and the power-off level (01) have the highest priority in the interrupt chain. They are always armed and enabled while power is operating in the normal range. If the power monitor detects a power loss below a preset threshold, the monitor generates a power-off request signal which activates the power-off interrupt. The interrupt waits until the current instruction is completed. If the power-off request occurs during a service call and the service call had interrupted an instruction, then both the service call and the interrupted instruction are completed before the CPU services the power-off routine. The CPU has approximately 5 milliseconds after the power-off request goes true to complete the current operations, to store all the volatile information into core memory, and to shut down the computer. When power is restored to a level above the threshold, the CPU is initiated and a recovery subroutine associated with the power-on interrupt is executed. The CPU is returned to the state it was in before power failure.

3-7 Private Memory Organization

The standard private memory (CPU fast memory) in the Sigma 5 contains one block of 16 general registers. Each register has 32 bits. The term private implies that the registers may only be accessed by the CPU and by no other equipment. Optional register extension units may be added to the standard block to enlarge private memory. Each register extension unit contains a block of 16 registers. A total of 16 blocks, including the standard block, may be contained in a Sigma 5.

Registers in any block are addressed X'0' through X'F'. The block of registers currently available to a program is called the current register block. Register 0 in the current register block is used for special applications by the CPU. For example, during input-output operations the address of the first command doubleword in a sequence is obtained from register X'0'. Registers X'1' through X'7' are used in indexing operations and all the registers in a block may be used as accumulators (fixed point and floating point) and to hold control information.

3-8 Processor Control Panel

The PCP displays the states of selected registers in the central processor and provides switch-controlled signals for manual computer operation. The upper section of the panel is reserved for maintenance personnel, the lower section for the computer operator.

Most switches on the PCP are inhibited while in the run mode. When any control switch is operated while in the idle mode a phase sequence (PCP phases) similar to the CPU phases is entered. The PCP phases are controlled by six flip-flops, PCP1 through PCP6. The phases have uniform length. Placing the COMPUTE switch to IDLE places the PCP logic in phase PCP2. Placing the COMPUTE switch to RUN or STEP takes the PCP from the idle phase to PCP3, from which the CPU branches to PH10 of the current instruction. The preparation phases follow PH10 to execute the instruction.

3-9 Floating Point Unit

The floating point optional unit provides the CPU with floating point arithmetic capability. The unit is controlled by the floating point clocks generated by the CPU delay line clock generator. During floating point operations the unit is loaded from the CPU sum bus and the operation is performed by the registers and adder in the unit. The registers are expanded to accommodate both long and short number formats. After the operation is completed, the number is returned through the CPU B-register. The internal functions of the floating point unit are described in the detailed principles of operation.

3-10 Memory Protection

The memory protection option in the CPU consists of one 2-bit write-lock register for each 512-word block of core memory and one 2-bit write key. The write key is contained in bits 34 and 35 of the program status doubleword. The write locks and write keys allow access to core memory locations to be program controlled. The write lock codes are first written into memory as a lock control image, 16 codes to a memory word. The lock control image is transferred to the write lock registers by a move-to-memorycontrol instruction. During memory access, the write lock codes are compared with the two write key bits in the program status doubleword to determine if the addressed block of memory can be accessed. Access control bit configurations are described in section II of this manual.

3-11 CORE MEMORY

The maximum core memory storage is 128K, comprising eight memory blocks, each containing 16K. A memory block may contain 4K, 8K, 12K, or 16K by adding optional 4K memory expansion kits. A minimum 4K block is standard with each computer. Each memory block is organized in stacks, core diode modules, bytes, and bit planes (see figure 3-6).

A 4K memory is called a stack; it comprises four core diode modules. Each stack has a capacity of 4096 words of 32 bits plus a parity bit. One byte in each of the 4096 words is held in a core diode module, hence, each word embraces all four modules in the stack. The cores on a module are arranged in matrices, 32 by 128 cores, called memory bit




Figure 3-6. Core Memory Organization

planes. Each core in a bit plane corresponds to one bit in each of the 4096 words in the stack. Modules for bytes 0, 1, and 2 contain eight bit planes. The module for byte 3 contains nine bit planes to include the parity bit.

3-12 Port Expansion

Memory blocks are connected in parallel to the CPU (see figure 3-7). Each memory block has a standard port designated as port C.

A port is a section of memory logic that controls entry priority during memory access. Port C is always connected to the controlling CPU and is sufficient in systems where the only input-output processor is an integral IOP in the CPU. For each external IOP or CPU connected to a memory block an optional port is added. The first additional port is port B. It is commonly called a one-to-two port expander and provides a second access path. The next port added is port A and is commonly called a two-to-three port expander. Port A provides a third access path and has the highest priority. Port C has the lowest priority. For maximum port expansion on any memory block, a three-to-six port expander may be added to either port A or port B. The three-to-six port expander has four additional ports providing a total of six access paths when connected. The additional ports are numbered 1 through 4. Port 1 of the expander has the highest priority and port 4 the lowest.

3-13 Three-Wire Core Selection

The Sigma 5 combines the three-dimensional coincident current core selection method with the two-dimensional linear core selection method. This combination is commonly known as the 2-1/2 D system. The 2-1/2 D system has a coincident current read cycle and a linear select write cycle. Three wires are threaded through each core: an X wire (word wire), a Y wire, and a sense wire. No inhibit winding is present.

On each bit plane there are 128 X wires. Each X wire also threads all other bit planes on a core module. A bit plane contains 16 Y wires which are separate for each bit plane. Each Y wire doubles back through a second row of cores to provide 32 Y wires in all. Typical X and Y wiring for two cores in each of two bit planes on a memory module is shown in figure 3-8. A sense wire threads through all of the cores in one bit plane. Since each Y wire passes through two rows of cores there are two core intersections for each combination of X and Y wires. For a given direction, currents add in the core at one intersection and cancel in the other. Hence, core selection is determined by current direction as well as wire location.

To write ones, half current is passed through one word wire; half current is also passed through the selected Y wire to affect one core out of 4,096. The two half currents add at




Figure 3-7. Memory Connections and Port Expansion




Figure 3-8. Typical X and Y Core Wiring

the intersection and force the core to the one state. To write zeros, the Y current is inhibited on the bit planes where zero bits are to be written. This method is similar to the linear select method in that the digit current is added to, rather than subtracted from, the word current.

To read, half current is passed through the appropriate X wire, half current is also passed through the same Y wire on all bit planes. All cores in the selected location are forced to zero, and the sense wires detect current from the bit planes that contained ones in the selected location.

3-14 Memory Input-Output

Data is interchanged between core memory and the CPU or IOP on a 32-bit bidirectional memory bus. Each memory block contains control logic, port priority logic, and core selection logic to control information flow within the block. Two latch registers are provided: one to hold location addresses (L-register) and the other to handle data entering and leaving memory (M-register). Data entering memory is gated from the CPU sum bus or IOP memory bus onto the core memory bus and loaded into the M-register. Data leaving memory is loaded into the M-register from sense amplifiers and is transmitted on the memory bus to the CPU C-register or IOP M-register. Addresses entering a core memory block may be modified by interleave logic before loading the L-register to address the cores.

<u>MEMORY TIMING</u>. Two delay lines in each memory block control timing: one controls the read cycles, the other controls the write cycles. The delay lines provide pulses at 20 nsec intervals. Memory access occurs in three modes: readrestore, full clear write, and partial clear write. Regardless of the mode, a read and a write cycle are required for each memory access. Every read cycle must be followed by a write cycle to replace the information in the same memory location. A write operation must be preceded by a read cycle to clear the location for storage.

In the read-restore mode a memory request signal sends a pulse down the read delay line. Outputs from the delay line

taps provide timing signals to energize the X and Y drive lines, enable the register latches and strobe data into the M-register. Parity is checked in this mode. In the full clear write mode, a read cycle is executed to clear the location, but the read data is not gated into the M-register and is lost. During the partial clear write mode, the data from the read cycle is gated into the M-register and parity is checked. One, two, or three new bytes are inserted into the word and new parity is generated before the word is written into memory.

To execute a write cycle for the read-restore and full clear write modes, an output from the read delay line starts a pulse down the write delay line. Outputs from the write delay line energize the X and Y drive lines in the opposite direction from that in the read cycle, and inhibit the Y lines in bit planes where zeros are to be stored. Zeros are present in all bit positions of a word following a destructive read operation and remain in bit positions where writing a one is inhibited. Odd parity is checked in the full clear write mode, setting the parity error flip-flop if the M-register contains an even amount of ones. Timing for the write cycle in the partial clear write mode is the same as that for the read-restore and full clear write modes except that energizing the drive lines is delayed long enough to set byte indicators and route the information into the addressed byte locations.

INTERLEAVING. Memory access speed can be increased by overlapping the second cycle of one access with the first cycle of the next access. An example of interleave timing in a read-restore mode is shown in figure 3-9. The interleave method requires that successive words be stored in different memory blocks because in addressing the same memory block successively both the read and write cycles must be completed before another access is started. As an example of interleaving, consider two 4K memory blocks and a program that calls for storing data in sequential memory locations. The first word is stored in one of the blocks. the second word is stored in the other block in the same numbered location as the first, and the third word is again stored in the first block. In larger memories and different clock sizes, interleaving becomes more complex, but two successive words are never stored in the same block. Interleaving is performed by transforming certain bits in the address before entering the recognition logic of the port. Four switches on switch modules, and starting-address switches on the ports, are provided for interleave setup.

3-15 INPUT-OUTPUT CHANNEL

An input-output channel consists of an input-output processor (IOP) connected to one or more device controllers, each controlling one or more peripheral devices. The IOP controls data exchange between core memory and the device controllers. This discussion describes the three types of IOP's which a Sigma 5 system may contain: multiplexing (MIOP), selector (SIOP), and internal (integral) IOP. Device controllers and devices are not included in this discussion since their arrangements are unique to each system.




Figure 3-9. Example of Interleaving in Read-Restore Mode

Multiplexing and selector IOP's are external to the CPU and each is connected to one port in core memory by a single memory bus. This allows the I/O channels to communicate with core memory simultaneously with the CPU. The integral IOP is internal to the CPU and shares the CPU memory bus. Therefore, either the CPU or the integral IOP, but not both, may communicate with core memory at any time.

Once started by the CPU, the external IOP's operate independently in transferring data between device controllers and core memory. Data is transferred in words (four bytes at a time) between the IOP and core memory. Between MIOP's and device controllers, transfers are made a byte at a time up to four bytes per service cycle. Then a new order is executed. Between SIOP's and the device controllers transfers are made in bytes, halfwords, and words continuously until the specified number of bytes has been transferred without disconnecting and reconnecting the device for each byte or word.

Command doublewords stored in memory by the CPU before an I/O operation are used as instructions by the IOP. The doublewords contain an IOP order, byte address, flags, and byte count. An IOP order designates the operation to be performed such as read, write, and read backward; the byte address is the address of the next byte location in core memory where data is to be read or stored; the flags designate how the operation is to be handled (e.g., data chaining, command chaining); and the byte count is the number of bytes remaining to be transferred. The IOP's have four operating states: order out, data out, data in, and order in. These are defined as follows: Order Out. During order out, the IOP accesses a command doubleword from memory, stores the doubleword in fast access memory except for the order, sends the order to the device controller, and terminates the operation.

Data Out. During data out, the IOP accesses the memory location determined by the current byte address and transmits the data from that location to the device controller. The IOP decrements the byte count to reflect the number of bytes remaining to be transferred and adjusts the byte address to access the next byte location. When the byte count is reduced to zero the IOP accesses another command doubleword and, if data chaining or command chaining is specified by either chaining flag, continues to transfer data. Otherwise, the data transfer is terminated.

Data In. During data in, the IOP transmits data from the device controller to core memory by accessing the memory locations where the data is to be stored. The byte count and byte address are decremented with each byte. When the byte count is reduced to zero, the IOP accesses the next command doubleword only if data chaining or command chaining is specified by either of the chaining flags. Otherwise the data transfer is terminated.

Order In. During order in, the device controller transmits the operational status of the device to the IOP and then terminates the operation. An order in is always followed by a terminal order. Terminal orders are sent from the IOP to the device controller to transfer control information when any one of four conditions occur: count done, command chaining, IOP halt, and interrupt-onchannel-end.

3-16 Multiplexing IOP

The principal elements contained in the MIOP include a data register, address registers, fast access memory, adder, input and output registers, timing delay lines, and a function register (see figure 3-10). Timing and some control functions are not shown. The CPU communicates with the MIOP on three IOP address lines, three function code lines, and two condition code lines. The IOP address code designates one of eight possible MIOP's, the function code designates the operation to be performed (SIO, HIO, TIO, TDV, or AIO), and the condition code informs the CPU whether the IOP address or interrupt has been recognized. All other communication between the CPU and the MIOP is through locations X'20' and X'21' in core memory. For example, during an SIO instruction the CPU supplies the IOP with the address of the first command doubleword, the address of the device controller, and the device number through locations X'20' and X'21'. These locations are also used to transmit response information and device status to the CPU.

The fast access memory in the MIOP contains 32 subchannels, one for each possible device controller. Stored in each subchannel is the device controller number to which the subchannel is assigned. Each subchannel has an 80-bit capacity contained in six registers. Multiplexing occurs on a subchannel level and therefore on a device controller level. Devices connected to the same device controller are not multiplexed. A new start instruction is required to access two devices consecutively on the same device controller.




Figure 3-10. Multiplexing IOP, Simplified Block Diagram

The CPU starts an input-output operation by executing an SIO instruction. In a typical operation during an SIO, the address of the first command doubleword in core memory, the device controller address, and the device number are sent to locations X'20' and X'21' where they are accessed by the addressed MIOP. At the same time, the MIOP is addressed by the CPU and the function code is sent to the device controller. The condition codes respond to the CPU and indicate whether the device controller address is recognized, busy, or not recognized. If recognized, the device controller responds with device status on the function response lines. The status is stored in either location X'20' or X'21' or both so that it is available to the CPU. If ready, the device controller directs a service call to the MIOP and if no higher priority service call is pending, an order out service cycle is entered.

During an order out, the MIOP accesses the first command doubleword which is loaded into the M-register. The order is sent to the device controller while the remaining portion, containing the byte address, byte count, and flags, is loaded into the assigned subchannel in fast access memory. The order out is followed by either a data out or data in service cycle as specified by the order. From one to four bytes are transferred during each succeeding service cycle depending on the capabilities of the device and the conditions specified by the command. The byte count and byte address are decremented by the adder for each byte transferred. A service call is generated for each service cycle (after a maximum of four bytes are transferred). This allows a higher priority device controller to interrupt for service. Logically, the device controller is disconnected at the end of each service cycle and is reconnected after the MIOP acknowledges the new service call.

When the byte count has reached zero, the operation is terminated by an order in service cycle and a terminal order if neither command chaining nor data chaining flags specify chaining. If chaining is specified, the MIOP accesses the next command doubleword in sequence and continues the operation. When all data has been transferred, the I/O operation is ended with the order in and terminal order.

3-17 Selector IOP

The principal elements contained in the SIOP include a data register, memory address register (S), data buffer, register for counters and flags, input-output register, function register, and timing delay lines (see figure 3-11). The timing delay lines and some control functions are not shown. Since the SIOP is designed for high speed input-output devices such as RAD files and high speed tape stations, it only services one channel at a time and continues the data transfer without connecting and disconnecting the device controller as in multiplexing operations. The equivalent of one fast access memory subchannel is provided to store the byte count, byte address, and flags. The data buffer allows for memory port interference, provides delays in the IOP data path, assembles and disassembles data, decrements the CPU interface and core memory interface to the SIOP are the same as those for the MIOP. The SIOP is similarly addressed by the CPU, and communication between the CPU, core memory locations X'20' and X'21', and the SIOP are also similar. The SIOP may be equipped with an optional bus-sharing feature which allows the SIOP to time-share a core memory bus with another SIOP equipped with a similar bus-sharing feature.

Interface between the device controller and the SIOP may consist of 8, 16, or 32 bit data paths to transfer bytes, halfwords, or words, respectively. The SIOP responds to device controller service calls and performs order out, data out, data in, and order in functions. Once started, a data exchange continues until the entire record is transmitted, as indicated by a zero byte count or until the exchange is terminated by the device controller.

During the order out operation, the IOP accesses the command doubleword from core memory, sends the order to the device controller, stores the byte address, byte count and flags, and then terminates the order out. During the data out operation, the SIOP accesses core memory as determined by the byte address and loads the data into the data buffer. In response to device controller request strobes, the SIOP accesses the data buffer, aligns the data as required by the state of the byte address and byte count registers, generates odd parity for a one byte data path, and transmits the data to the device controller. When the byte count is reduced to zero, data chaining is performed if specified by the data chaining flag; otherwise the order out is terminated.

During a data in operation the SIOP responds to device controller requests and loads the data buffer. One byte odd parity checks are made if specified. The data buffer aligns the data according to the state of the byte count and byte address registers, accesses the core memory location designated by the current byte address, and controls partial or full write operations to core memory. The byte address is incremented if it is a forward operation and decremented if a backward operation. The byte count is decremented each time core memory is accessed. When the byte count is reduced to zero, the SIOP performs data chaining if specified by the data chaining flag; otherwise the order is terminated.

During order in, the SIOP accepts the operational status byte from the device controller in which any of the following conditions are reported: transmission error, incorrect length, chaining modifier, channel end, or unusual end. The SIOP responds to the conditions reported and then terminates the operation. The service sequence is terminated with a terminal order sent to the device controller. The terminal order may report any of the following: interrupt, count done, command chain, or IOP halt. SDS 901172




Figure 3-11. Selector IOP, Simplified Block Diagram

3-18 Integral IOP

The integral IOP is a multiplexing IOP which uses most of the CPU registers to perform I/O operations. A CPU equipped with an optional integral IOP contains additional registers IODA, IOFR, and IOFM, and a 32-channel fast access memory. The registers and their functions are shown on the CPU arithmetic, control, and address functions block diagram, figure 3-3. The fast access memory is not shown. The integral IOP responds to service calls from the device controllers and performs order out, data out, data in and order in operations in a manner similar to the MIOP. Timing is accomplished by the CPU clocks which control four input-output phase flip-flops and sixteen switch phase flip-flops. Data chaining and command chaining may also be performed.

3-19 Chaining

Chaining permits an IOP to execute two or more commands from memory for a single start instruction executed by the CPU. Command chaining is specified by setting the command chain flag in the command doubleword. Instead of terminating service when a command has been executed, the next command doubleword in sequence is read by the IOP. If the command chaining flag is also set in the new command doubleword, another command doubleword is read after the present one has been executed. Finally, when a command doubleword is accessed in which the command chaining flag is not set, the operation is termingted at the end of the current command doubleword.

Data chaining is specified by a data chaining flag in the command doubleword. Data chaining permits scatter reading and gather writing. Scatter reading is placing information from one physical record in a device into one or more noncontiguous memory locations. Gather writing takes information from one or more noncontiguous memory locations and writes it into one physical record in a device. When a data chain flag is detected, the IOP needs a command doubleword from the next successive memory location as in command chaining. but the order bits in the doubleword are not transmitted to the device controller. Thus, the operation called for in the previous order is continued without starting a new record. Data chaining stops when a zero is detected in the data chaining flag bit of the current command doubleword.

3-20 IOP Priority

IOP priority for external IOP's is established in relation to the CPU and in relation to core memory (see figure 3-12). In relation to the CPU, IOP's are connected in trunktail fashion. The IOP closest to the CPU has the highest priority; the one farthest from the CPU has the lowest. All of the IOP's share a single interrupt request line to the CPU. In relation to core memory, priority is determined by the memory port to which the IOP is connected. Port A has a higher priority than port B, and of the four port expander outputs, port 1 has the highest and port 4 the lowest priority.

3-21 DETAILED PRINCIPLES OF OPERATION

The detailed principles of operation describe the logical and nonlogical functions performed by each major equipment element. Detailed logical and circuit diagrams are used to develop the explanations of the logical functions. When a detail needs further clarification, a simplified diagram is included. Basic logic symbols used in the equipment documentation are defined in figure 3-13.




Figure 3-12. Typical IOP Priority Arrangement

LOGIC FUNCTION	SYMBOL	DESCRIPTION		
AND	A F	INPUT OUTPUT A B F L L L L H L H L L H H H		
OR	A F	INPUT OUTPUT A B F L L L L H H H L H H H H H H H		
STATE INDICATOR	O	INPUT CONDITION: A SMALL CIRCLE AT AN INPUT TO ANY ELEMENT (LOGICAL OR NONLOGICAL) INDICATES THAT THE RELATIVELY LOW (L) SIGNAL ACTIVATES THE FUNCTION. CONVERSELY, THE ABSENCE OF A SMALL CIRCLE INDICATES THAT THE RELATIVELY HIGH (H) SIGNAL ACTIVATES THE FUNCTION. OUTPUT CONDITION: A SMALL CIRCLE AT THE SYMBOL OUTPUT INDICATES THAT THE OUTPUT TERMINAL IS RELATIVELY LOW WHEN THE FUNCTION IS ACTIVATED.		
NAND		INPUT OUTPUT A B F L L H L H H H L H H H L H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H		
NOR		INPUT OUTPUT A B F L L H L H L H L L H H L OUTPUT LOW IF ONE OR MORE INPUTS ARE HIGH		
EXCLUSIVE OR		INPUT OUTPUT A B F L L L L H H H L H H H L H H L		
GATED FLIP-FLOP		THE FLIP-FLOP ASSUMES THE 1 STATE WITH: A. INPUT S HIGH AND INPUT C CLOCKED OR B. INPUT M HIGH THE FLIP-FLOP ASSUMES THE 0 STATE WITH: A. INPUT R HIGH AND INPUT C CLOCKED OR B. INPUT E HIGH THE FLIP-FLOP ASSUMES THE 1 STATE IF BOTH INPUTS S AND R ARE HIGH AND INPUT C IS CLOCKED. THE FLIP-FLOP TOGGLES AT TRAILING EDGE OF CLOCK PULSE AND LEADING EDGE OF PULSE AT DIRECT INPUTS M AND E.		
REPEATER FLIP-FLOP	S C R FF 1 0	THIS FLIP-FLOP ASSUMES THE 0 STATE WHEN THE S INPUT IS LOW AND THE C INPUT IS CLOCKED. THE FLIP-FLOP TOGGLES AT THE TRAILING EDGE OF THE CLOCK PULSE. 901172A, 34/1		

Figure 3-13. Basic Logic Symbols Chart (Sheet 1 of 3)

901172A. 34/1




Figure 3-13. Basic Logic Symbols Chart (Sheet 2 of 3)

SDS 901172

LOGIC FUNCTION	SYMBOL	DESCRIPTION		
SCHMITT TRIGGER	ONE OUTPUT	THE SCHMITT TRIGGER ACTUATES WHEN THE INPUT SIGNAL EXCEEDS A THRESHOLD VOLTAGE. THE UNACTUATED STATE OF ST IS EITHER ZERO OR ONE. WHEN ACTUATED, IT CHANGES TO THE OPPOSITE STATE AND REMAINS IN THAT STATE UNTIL THE INPUT SIGNAL NO LONGER EXCEEDS THE THRESHOLD VALUE. THE OUTPUT SIGNAL AMPLITUDE AND POLARITY ARE DETERMINED BY THE DEVICE CHARACTERISTICS AND NOT BY THE INPUT SIGNAL. A STYLIZED WAVEFORM MAY BE SHOWN INSIDE OR OUTSIDE THE SYMBOL TO INDICATE AMPLITUDE, POLARITY, THRESHOLD VOLTAGE AND DURATION.		
AMPLIFIER		THE SYMBOL REPRESENTS A LINEAR OR NONLINEAR CURRENT OR VOLTAGE AMPLIFIER. THE AMPLIFIER MAY HAVE ONE OR MORE STAGES AND MAY OR MAY NOT PRODUCE GAIN OR INVERSION. LEVEL CHANGERS AND INVERTERS, CABLE DRIVERS AND RECEIVERS, EMITTER FOLLOWERS, RELAY DRIVERS, LAMP DRIVERS AND SENSE AMPLIFIERS ARE EXAMPLES OF DEVICES THIS SYMBOL APPLIES. THE AMPLIFIER FUNCTION IS IDENTIFIED BY A LETTER DESIGNATION INSIDE THE SYMBOL. LETTER DESIGNATIONS FOR THE LOGIC SYMBOLS ARE LISTED AT THE END OF THIS CHART.		
DOT AND	A = FUNCTION $B = FUNCTION$ $B = FUNCTION$ $B = FUNCTION$ $B = FUNCTION$	WHERE FUNCTIONS HAVE THE CAPABILITY OF BEING COMBINED ACCORDING TO THE AND OR THE OR FUNCTION SIMPLY BY CONNECTING THE OUTPUTS THAT CAPABILITY IS SHOWN BY ENVELOPING THE BRANCHED CONNECTION WITH AN AND OR AN OR SYMBOL OF SMALLER SIZE		
DOT OR	A FUNCTION B U A FUNCTION B V FUNCTION B V			
		SINGLE CHANNEL SIGNAL FLOW		
SIGNAL PATHS	<i>H</i>	2 CHANNEL		
		3 CHANNEL	- MULTIPLE CHANNEL	
	N/	N = NUMBER OF CHANNELS	J ,	
		MULTIPLE CHANNEL WITH TAKEOFF		
	<u> </u>	SIGNAL PATHS CROSSING WITH NO CONNECTION (NOT NECESSARILY PERPENDICULAR)		
	В	BUFFER AMPLIFIER		
	c	CLOCK		
SYMBOL DESIGNATIONS	CD	CABLE DRIVER		
	CR E	CABLE RECEIVER ERASE (DIRECT RESET INPUT)		
	EF	EMITTER FOLLOWER		
	FF	FLIP-FLOP		
	LD	LAMP DRIVER		
	LS	LEVEL SETTER MARK (DIRECT SET INPUT)		
	(N)	NUMBER OF STAGES		
	R	RESET		
	RD	RELAY DRIVER		
	RG(N)	REGISTER, N STAGES		
	S SA	SET SENSE AMPLIFIER		
	SA SR	SHIFT REGISTER		
	JK	SINGLE SHOT		
	SS			

Figure 3–13. Basic Logic Symbols Chart (Sheet 3 of 3)

901172A. 34/3

3-22 CENTRAL PROCESSING UNIT

The following is the detailed theory of the logic circuits contained in the central processing unit. The arithmetic and control circuits are discussed in terms of registers and control signals. The generation of clock pulses and the use of these clock pulses to establish variable time intervals, or phases, during instruction execution are also described. The operation of the real-time clock, the watchdog timer, and the power fail-safe option are discussed individually, and the interrupts or traps caused by outputs from these circuits are described under interrupt and trap operation. The logic theory of the processor control panel is included.

3-23 Arithmetic and Control Circuits

The arithmetic and control circuits in the CPU consist of registers, an adder, control flip-flops, and 32 multifunction lines called the sum bus. The registers are designated A, B, C, CC, D, DIO, MC, O, P, R, RP, IODA, and IOFR. The last two registers are part of the integral IOP, and are described in that section of the manual. A block diagram of the arithmetic and control circuits is shown in figure 3-14.

<u>C-REGISTER (CO-C31)</u>. The C-register serves as an instruction register and is used in arithmetic calculations with the A- and D-registers. All core memory information enters the CPU by means of the C-register, and this register is one of two entrance paths for private memory information. During some calculation processes, the C-register receives sum bus outputs for shifting operands and is also used as a temporary storage register for numerical values to be later transferred to the D-register. Data may be transferred to other registers or stored in private memory from the C-register by means of the sum bus. A diagram of C-register inputs and their respective enabling signals is shown in figure 3-15.

The C-register is unique among the CPU registers in that its storage circuits are made up of buffered latches instead of flip-flops. In the logic equations, these buffered latches are referred to as buffer flip-flops, identified by the symbol FB.

The operation of a buffered latch is shown in figure 3-16, using bit 1 of the C-register as an example. When the C-register is to be loaded from private memory, core memory, or the sum bus, one of the three lower inputs to the OR gate goes true, and buffer output C1 is driven true. The C1 output is fed back to the input of an AND gate containing holding term HOLDC. As long as HOLDC is true, C1 will contain a logical one, even after the qualifying signal has dropped. A zero is placed in C1 when either early data release signal EDR from memory, DCCL/1, or DCCL/2 goes true, causing HOLDC to drop. Signals DCCL/1 and DCCL/2 are timing outputs from the CPU delay lines.

When an instruction is in the C-register, outputs are taken to control flip-flops for indexing and indirect addressing, to the R-register for private memory addressing, and to the O-register for opcode decoding.

A-REGISTER (A0-A31). The A-register is one of two inputs to the adder and is one of two entrance paths to the CPU from private memory. This register is used for arithmetic calculations, alignment, shifting, checking arithmetic results, masking certain bits during comparison operations, and as an intermediate register for transfer of information through the adder to other registers and to core and private memory.

The arithmetic function of the A-register is used for indexing, incrementing and decrementing count figures, modifying numerical values, and for addition, subtraction, multiplication, and division. The alignment function (left and right shifting from the A-register or the sum bus) is used for aligning such information as bytes, halfwords, count values, I/O addresses, and I/O status. When comparison operations are taking place, the A-register contains one of the numbers to be compared in the adder.

When arithmetic results are to be checked, the information is gated into the adder from the A-register, and the adder output on the sum bus is tested.

The inputs to the A-register and their enabling signals are shown in figure 3-17.

O-REGISTER (01-07). The O-register, or opcode register, receives the 7-bit operation code from the C-register. The O-register outputs are decoded to provide logic signals appropriate to the instruction being executed.

The inputs to the O-register and their enabling signals are shown in figure 3-18.

<u>RP-REGISTER (RP24-RP27</u>). The RP-register, or register block pointer, provides the address of one 16-register block out of 16 blocks in private memory. The private memory block selected by the register block pointer is referred to as the current register block. This register is part of the program status doubleword, occupying bits 56 through 59 of PSW2. The register block number is placed in the RPregister by way of the sum bus during a load register pointer, load program status doubleword, or exchange program status doubleword instruction. The RP-register outputs are used to set the four most significant bits of the private memory address lines, LR24 through LR27.

The inputs to the RP-register and their enabling signals are shown in figure 3-19.

<u>R-REGISTER (R28-R31</u>). The R-register holds the four-bit private memory address which specifies one of a block of 16 fast memory registers. The number is taken from the instruction word in the C-register, and the outputs of the R-register are used to set the four least significant bits of the private memory address lines, LR28 through LR31.




Figure 3-14. Arithmetic and Control Circuits

901172A.60

3-23/3-2

SDS 901172




Figure 3-15. C-Register Inputs and Enabling Signals




Figure 3-16. C-Register Bit 1 Logic Diagram




Figure 3-17. A-Register Inputs and Enabling Signals (Sheet 1 of 2)

KSO-KS31 (PCP DATA KEYS)		
DIO0/1-DIO31/1 (DIRECT INPUT/OUTPUT REGISTER)		
AXDIO		
RRO-RR31 (PRIVATE MEMORY)		
AXRR		
5000, 500, 50-529 (SUM BUS) RIGHT SHIFT 2		
AXSR2		
SOO, SO-S30 (SUM BUS) RIGHT SHIFT 1		
S1-S31 (SUM BUS), A31EN/1 LEFT SHIFT 1 AXSL1		
SO-S31 (SUM BUS)		
AXS		
PROGRAM STATUS DOUBLEWORD 2		
AXPSW2		
NR28-NR31 (COMPLEMENT OF PRIVATE MEMORY ADDRESS)		
AXNR		
TR28-TR31 (TRAP ADDRESS MODIFIER)		
A-REGISTER		
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31		
901172A, 63/2		

Figure 3-17. A-Register Inputs and Enabling Signals (Sheet 2 of 2)






Figure 3-18. O-Register Inputs and Enabling Signals





The R-register contents may be increased or decreased by one to obtain the most or least significant half of a doubleword. The inputs to the R-register and their enabling signals are shown in figure 3-19.

<u>D-REGISTER (D0-D31</u>). The D-register is one of two inputs to the adder. This register is used for arithmetic calculations and logic operations, sign extension, alignment, comparison, storing in core and private memory, and holding flags and status information for I/O operation.

The arithmetic functions of the D-register are used for indexing, incrementing and decrementing count figures, modifying, and for addition, subtraction, multiplication, and division.

The shift logic into the D-register from its own outputs and from the sum bus is used for alignment of bytes and half-words before arithmetic operations and of addresses for I/O operation.

A portion of the D-register output is used to develop a private memory index register address from the index field of an instruction received from the C-register.

The inputs to the D-register and their enabling signals are shown in figure 3-20.

<u>B-REGISTER (B0-B31)</u>. The B-register is used for temporary storage of the program address while the P-register is being used for other functions. An address in the B-register may be loaded into private memory by means of the sum bus.

During arithmetic calculations, the B-register is used to hold the multiplier, the partial product, the numerator, or the quotient. This register is also used for shifting these values when required. During direct input and output, the B-register holds the DIO effective address. During floating point operation, the B-register is used to transfer information from the floating point unit to private memory. The B-register also holds status information during I/O operation.

The B-register inputs and their enabling signals are shown in figure 3-21.

<u>P-REGISTER (P15-P33)</u>. The P-register is primarily an address register and is used to develop core memory, private memory, and memory protection write lock addresses. The register may be incremented or decremented to obtain the next instruction in sequence, to return to an instruction after an interrupt, or to obtain the upper or lower address of a doubleword. Processor control panel addresses are transferred directly to the P-register from the PCP switches, and PCP address indicators are connected to the P-register outputs. Bits 15 through 31 of the P-register are used for addressing, and bits 32 and 33 are used for control during byte and halfword operation and for some I/O control functions.

The P-register inputs and their enabling signals are shown in figure 3-22.




Figure 3-20. D-Register Inputs and Enabling Signals






Figure 3-21. B-Register Inputs and Enabling Signals





DIO-REGISTER (DIO0/1-DIO47/1). The DIO-register holds direct input or output data and addresses during read direct and write direct instruction execution. Flip-flops DIO0/1 through DIO31/1 contain the data, and are loaded from the direct input/output lines during read direct operation and from the sum bus during write direct operation. Flip-flops DIO32/1 through DIO47/1 contain the address and are loaded from the B-register. The data outputs of the DIO-register are gated onto the sum bus during read direct operation and onto the direct input/output lines during write direct operation.

The inputs to the DIO-register and their enabling signals are shown in figure 3-23.

<u>MC-REGISTER (MC0-MC7</u>). The MC-register, or macrocounter, is used to keep track of the number of words for multiple-word instructions, the number of shifts for shift instructions, and the number of iterations for multiplication and division instructions. The counter is decremented by one each time the count is to be changed.

The macro-counter is loaded from the P-register during shift instructions, from the condition code register during stack and multiple instructions, and from the sum bus during the move to memory control instruction. The outputs of the counter are transferred to the A-register or are applied directly in control equations.

The inputs to the macro-counter and their enabling signals are shown in figure 3-24.

<u>CONDITION CODE FLIP-FLOPS (CC1-CC4</u>). The condition code flip-flops are part of the program status doubleword, occupying bit positions 0 through 3 of PSW1. These flip-flops are used as a 4-bit register in some operations. In other operations the flip-flops store bits representing the results of certain calculations. Only the register function will be discussed in this section.

During read and write direct internal mode operation, the condition code flip-flops are used to store the states of the four processor control panel sense switches, KSS1 through KSS4. When a trap occurs during program status double-word operation, the CC flip-flops store the contents of the trap accumulator register, TRACC1 through TRACC4. During interpret and program status doubleword operation, bits 0 through 3 of the sum bus are loaded into the condition code flip-flops, and during the load conditions and floating control instruction, S24 through S27 are loaded into CC1 through CC4.




Figure 3-23. DIO-Register Inputs and Enabling Signals




Figure 3-24. Macro-Counter Inputs and Enabling Signals

The inputs to the condition code flip-flops when used as a register are shown with their enabling signals in figure 3-25.

<u>ADDER</u>. The adder performs the basic arithmetic and logic operations of the computer. All adder inputs are taken from the A- and D-registers, and the sum bus, S0 through S31, is the common output for all of the results obtained in the adder.

The operations performed in the adder are listed in table 3-1. The gating terms at the top of the table are used to develop the generate and propagate signals used for parallel addition and subtraction. The enabling signals are the results of instruction decoding and are used to form the gating terms.

In parallel addition, all the bits of both arguments enter the adder at once, and all the bits of the sum or difference are formed at once. Typical addition logic is shown in figure 3-26, using bits 27 through 31 as an example. The generate terms, G_n , the propagate terms, PR_n , and the sum bits, S_n , are formed as follows:

$$G_{n} = A_{n} D_{n}$$
$$PR_{n} = A_{n} \oplus D_{n}$$
$$S_{n} = K_{n} \oplus PR_{n}$$

The outputs to the sum bus are gated by enabling term SXADD. The carry terms, K_n , are generated as shown in the figure.

The arrowheads pointing to each K term block represent an OR gate whose output is the appropriate carry term. Each continuous line, touching the K and PR term blocks, represents an AND gate containing the terms touched by the line and with its output at the arrowhead. From each group of four adder stages a higher order carry, represented in the figure by K27, is developed, and this term is used as the carry into the next group of four stages. The truth table for the A plus D operation is shown in table 3-2.

In the A minus D operation, the generate and propagate terms are developed as follows:

$$G_n = A ND$$

PR_n = A D + NA ND




Figure 3-25. Condition Code Flip-Flop Register Inputs and Enabling Signals




Figure 3-26. A Plus D Adder Logic

					GATING TE	RM			
OPERATION	enabling signal	PRXAD AD	PRXAND A ND	PRXNAD NA D	PRXNAND NA ND	GXAD AD	GXAND A ND	GXNAD NA D	К31
A+D	S/SXAPD		x	х		Х			
A+D+1	*		x	X		X			X
A-D	s/sxamd	×			x		x		x
A-D-1	t	x			x		x		
D-A	s/sxdma	X			x			×	x
D-A-1	S/SXDMAM1	X			x			X	
A o D	S/PRXAD	X							
NA o D	s/prxnad			X					
AnND	S/PRXAND		x						
AnD	S/SXAORD	X	x	X					
A⊕ D	S/SXAEORD		x	X					
А	S/SXA	×	x						
D	S/SXD	x		x					
NA	s/sxna			х	×				

Table 3-1. Adder Operations

(Continued)

				F	GATING TE	RMS		•····	
OPERATION	ENABLING SIGNAL	PRXAD AD	PRXAND A ND	PRXNAD NA D	PRXNAND NA ND	GXAD AD	GXAND A ND	GXNAD NA D	К31
ND	s/sxnd		x		x				
-A	s/sxma			x	×				x
-D	s/sxmd		х		x				x
A+1	S/SXAP1	x	х						x
D+1	S/SXDP1	x		x					x
A-1	S/SXAM1			x	x	x	x		
D-1	S/SXDM1		x		x	x		x	

Table 3-1. Adder Operations (Cont.)

Table 3-2. A Plus D Truth Table

A _n	D _n	G _n	PRn	Kn	S _n		
		No C	Carry				
0	0	0	0	0	0		
0	1	0	1	0	1		
1	0	0	1	0	1		
1	1	1	0	0	0		
	Carry						
0	0	0	0	1	1		
0	1	0	1	1	0		
1	0	0	1	1	0		
1	1	1	0	1	1		

The carry and sum bits are generated in the same manner as in the A plus D operation. The truth table for A minus D is shown in table 3-16.

Table 3-	-3. A	Minus	Dì	Truth	Table

A _n	D _n	G _n	PRn	K n	S n	
		No Co	ırry			
0	0	0	1	0	1	
0	1	0	0	. 0	0	
1	0	1	0	0	0	
1	1	0	1	0	1	
	Carry					
0	0	0	1	I	0	
0	1	0	0	1	1	
1	0	1	0	1	1	
1	1	0	1	1	0	

In the D minus A operation, the generate and propagate terms are developed as follows:

$$G_n = NAD$$

 $PR_n = AD + NAND$

The carry and sum bits are generated in the same manner as in the A plus D operation, with flip-flop K31 initially set. The truth table for the D minus A operation is shown in table 3-17.

Table 3-4. D Minus A Truth Tabl	Table 3-4.	D Minus A	Truth Table
---------------------------------	------------	-----------	-------------

A _n	D n	G _n	PR	Kn	S n		
	No Carry						
0	0	0	1	0	1		
0	1	1	0	0	0		
1	0	0	0	0	0		
1	1	0	1	0	1		
Carry							
0	0	0	1	1	0		
0	1	1	0	1	1		
1	0	0	0	1	1		
1	1	0	1	1	0		

The logic for the D minus A minus 1 operation is the same as for D minus A except that flip-flop K31 is not set.

In the AND, OR, and exclusive OR logic operations, no generates or carries are formed, and the logic is developed in the PR term. This PR term becomes the result, since the sum is the exclusive OR of the PR term and a nonexistent carry. The following equation for the A AND D operation is typical of the logic operation in the adder:

$$PR_n = A_n D_n PRXAD$$

where PRXAD is the gating term for A AND D

The adder is used to gate the outputs of the A- or Dregister, or the one's complement of these outputs, onto the sum bus. The enabling signals are S/SXA, S/SXD, S/SXNA, and S/SXND. In these cases, no generates or carries are formed, and the logic is developed in the PR term as in the logic operations. The following equation for A—S, enabled by signal S/SXA, is typical of this operation:

$$PR_{n} = A_{n} D_{n} PRXAD$$
$$+ A_{n} ND_{n} PRXAND$$

where PRXAD and PRXAND are the gating terms for A-----S

The two's complement of the A- or D-register output is placed on the sum bus by enabling signal S/SXMA or S/SXMD. The gating signals used for S/SXNA and S/SXND are used in these cases, and flip-flop K31 is set. This is equivalent to adding one to the one's complement of the number in the register. Carries are generated in the same manner as in the A plus D operation. The same propagates are generated as in S/SXNA and S/SXND.

The A plus 1 and D plus 1 operations, enabled by S/SXAP1 and S/SXDP1, are performed by using the same gating terms as S/SXA and S/SXD and setting K31. This is equivalent to adding one to the number in the register. Carries are generated in the same manner as in the A plus D operation. The same propagates are generated as in S/SXA and S/SXD.

The A minus 1 and D minus 1 operations are performed by using the same gating terms as S/SXNA and S/SXND and developing generate terms. In the A minus 1 operation, the generate and propagate terms are as follows:

$$G_{n} = A_{n}D_{n} + A_{n}ND_{n}$$
$$PR_{n} = NA_{n}D_{n} + NA_{n}ND_{n}$$

Since the D-register is not used in this operation, the terms containing D_n are insignificant; therefore, a generate term is developed when the A-register bit is true, and a PR term is developed when the A-register bit is false.

Carries are generated as in the A plus D operation. The truth table for A minus 1 is shown in table 3–18.

A _n	G _n	PR	K n	S n		
No Carry						
0	0	1	0	1		
1	1	0	0	0		
	Carry					
0	0	1	1	0		
1	1	0	1	1		

Table 3-5. A Minus 1 Truth Table

In the D minus 1 operation, the generate and propagate terms are as follows:

$$G_{n} = A_{n}D_{n} + NA_{n}D_{n}$$
$$PR_{n} = A_{n}ND_{n} + NA_{n}ND_{n}$$

Since the A-register is not used in this operation, the terms containing A_n are insignificant; therefore, a generate term is developed when the D-register bit is true, and a PR term is developed when the D-register is false. Carries are generated as in the A plus D operation. The truth table for D minus 1 is shown in table 3-6.

<u>SUM BUS</u>. The sum bus is made up of 32 lines, S0 through S31. These lines receive inputs from several sources and have several destinations. The use of the sum bus in the arithmetic and control circuits is shown in the block diagram in figure 3-14.

All the adder outputs are carried by the sum bus. Other sources that feed the sum bus are the B-register, the Pregister, the C-register, and the I/O data lines. Certain individual bits of the sum bus are set by single setting terms. All of the sum bus inputs and their enabling signals are shown in figure 3-27.

CONTROL SIGNALS. Control signals used in the CPU fall into three categories: timing signals, enabling or gating terms, and control flip-flop outputs.

Timing signals are generated by oscillators of various frequencies and from three CPU delay lines. The timing signals are discussed in the section on CPU timing.

Enabling signals are generated from instruction decoding and phase flip-flop outputs and are used to control the basic adder operation. The enabling signals are described in the adder discussion. Gating terms are derived from enabling signals, instruction decoding, and phase logic, and are used to transfer groups of information bits in parallel from one register or set of lines to another. The primary gating terms in the CPU are shown in the diagrams of the registers, the adder, and the sum bus.

Table 3-6.	D Minus	1 Truth	Table
------------	---------	---------	-------

D _n	G _n	PR n	K _n	S _n		
No Carry						
0	0	1	0	1		
1	1	0	0	0		
Carry						
0	0	1	1	0		
1	1	0	1	1		

Control flip-flops are used extensively in the CPU control circuits. Phase flip-flops and interrupt and trap flip-flops are discussed elsewhere in the detailed theory. Other important control flip-flops are described below. The detailed logic of the control functions of these flip-flops is described in the sequence charts for the instructions in which they are used.

Flip-Flop AM. Flip-flop AM is the arithmetic mask flipflop in the program status doubleword. The fixed point arithmetic overflow trap is in effect when this flip-flop is set (bit 11 of the current PSW1 is a one). The trap is not in effect when the flip-flop is reset (bit 11 of the current PSW1 is a zero). Flip-flop AM is set by bit 11 of PSW1 during a load or exchange program status doubleword instruction (XPSD) or by inserting a one into bit 11 of PSW1 from the PCP with the equation:

S/AM =	S11 PSW1XS
R/AM =	PSW1XS
PSW1XS =	FAPSD PH4 + PCP5 KPSW1/B

Flip-Flops BCO, BC1. Flip-flops BCO and BC1 are the byte counter. The four states of the counter, 00, 01, 10, and 11, are used in the alignment of bytes or halfwords in the A-register or D-register before loading or storing takes place. The counter states represent byte numbers as follows:

	<u>BCO</u>	<u>BÇ1</u>	
Byte O	1	١	(I/O, 0-0)
Byte 1	٦	0	(I/O, 0-1)
Byte 2	0	1	(I/O, 1-0)
Byte 3	0	0	(I/O, 1-1)
Halfword 0	1	0	
Halfword 1	0	0	

During input/output operation, the counter is set in the reverse order from the CPU setting.

The byte counter contents are decreased by increments of one to control shifting of the appropriate register right or left eight bits at a time until the addressed byte or halfword is aligned in the right or left end of the register.

The byte counter is set during halfword addressing instructions according to the state of flip-flop P32, which contains the halfword number after index alignment has taken place. The counter is set during byte addressing instructions according to the states of P32 and P33, which contain the byte number in binary form after index alignment. In I/Ooperation, P32 and P33 also reflect the byte count, but receive the count from the byte count field in a private memory register rather than from the effective address.

The counter is set in IOPH2 during I/O instruction and during PH2 during modify and test instructions. The byte

count is decreased by one with control signals BCDC1 and BCDC0. The equations for the byte counter are as follows:

- S/BC0 = PRE3 NP32 OI NPRE/34 + FAMT PH2 NRZ OI NP32 ; IOPH2 SW13 P32 NPRE/34 + NBC0 NBC1 BCDC1 R/BC0 = N(NBCX NCLEAR NBCDC0) NBCDC0 = N(BCDC1 NBC1 BC0) BCDC1 = FUMMC PH6 + IOPH2 SW15 + NBCZ PRE4
 - + IOPH2 SW14

S/BC1 = PRE3 OU7 NPRE/34 NP33 + FAMT PH2 NRZ OU7 NP33 + IOPH2 SW13 P33 NPRE/34 + NBC1 BCDC1 R/BC1 = N(NBCX NCLEAR NBCDC1)

<u>Flip-Flops CC1 through CC4</u>. Flip-flops CC1 through CC4 are condition code flip-flops which occupy bits 0 through 3 of the program status doubleword. They are set during load or exchange program status doubleword instructions or during load conditions and floating control instructions, or from the PCP. During certain other instructions they are set to indicate the nature of the results of the instruction. Loading the condition code flip-flops in parallel as a register is described in the paragraphs on registers.




Figure 3-27. Sum Bus Inputs and Enabling Signals

Flip-Flop DM. Flip-flop DM is the decimal mask flip-flop, which occupies bit position 10 in the program status doubleword. The flip-flop is set by bit 10 of the sum bus during a program status doubleword instruction or from the PCP as follows:

S/DM = PSW1XS S10R/DM = PSW1XS

The decimal mask bit does not affect the operation of the Sigma 5 computer. The bit position is used only to preserve the status of the Sigma 7 decimal arithmetic fault trap mask when a Sigma 7 program is being executed.

Flag Flip-Flops FL1 Through FL3. These flip-flops are used to store conditions during multiply, floating shift, divide, and modify and test instructions.

Flip-flop FL1 stores the sign in floating shift and divide instructions and serves with FL2 as part of a 2-bit extension of the A-register during multiply instructions in case of I/O intervention. The equations for FL1 are as follows:

S/FL1 = RR0 PRE3 + S30 MIT R/FL1 = MIT + CLEAR

Flip-flop FL2 serves, with FL1, as part of a 2-bit extension of the A-register during multiply instructions in case of I/O intervention. This flip-flop also stores the sign of the shift count in a shift instruction. If FL2 is set, a right shift is indicated. The equations for FL2 are as follows:

S/FL2 = P25 PRE3 + S31 MIT R/FL2 = MIT + CLEAR

Flag flip-flop FL3 has four functions and is set and reset according to the following equations:

The four functions are:

a. Stores the state of P31, which contains the shift count in a shift instruction. If FL3 is set, indicating an odd shift count, a fixed point shift instruction starts out with a 1-bit right shift, then shifts right by twos.

b. Indicates that the mantissa equals zero in a floating shift instruction (FUSF/1). Setting FL3 in this instruction causes CC1 to be set (fraction normalized) and CC2 to be reset (no characteristic underflow). Flip-flop FL3 also generates FSHEX in a floating shift instruction so that the instruction will exit from the shift operation when the mantissa equals zero.

c. During doubleword arithmetic instructions and load absolute instructions, stores a carry bit until the next phase of the instruction. Flip-flop K00 contains the carry, and K00HOLD is driven true by FADW/1 PH1 or FALOAD/A PH2.

d. Indicates a byte instruction in the family of modify and test instructions. The equation for CC1XK23, the setting term in this case, is as follows:

CC1XK23 = FAMT PH2 NINTRAP OU7

where OU7 defines byte addressing in modify and test instructions.

Floating Mode Control Flip-Flops FS, FZ, and FNF. Flipflops FS, FZ, and FNF are floating significance, floating zero, and floating normalize flip-flops and occupy bits 5 through 7, respectively, in the program status doubleword. The outputs of these flip-flops are transmitted to the floating point unit to be used for control purposes. The flip-flops are set and reset by program status doubleword or from the PCP (PSW1XS) and load conditions and floating control instructions (FCXS).

Flip-flop FS controls the floating point unit with respect to floating point significance checking. The flip-flop is set and reset as follows:

$$S/FS = S5 PSW1XS + S29 FCXS$$

 $R/FS = FCXS + PSW1XS$

Flip-flop FZ controls the floating point unit with respect to the generation of zero results. The flip-flop is set and reset as follows:

$$S/FZ = S6 PSW1XS + S30 FCXS$$

 $R/FZ = FCXS + PSW1XS$

Flip-flop FNF controls the floating point unit with respect to the normalization of the results of floating point additions and subtractions. The flip-flop is set and reset as follows:

<u>Flip-Flop IA</u>. Flip-flop IA is the indirect address flip-flop, used to control indirect addressing during instruction preparation phases. The flip-flop is set during phase PRE1 if bit position zero of the instruction word contains a one as follows:

If flip-flop IA is set during an immediate instruction, signal FAILL is generated from IA and FAIM (immediate family) to start a trap sequence for the nonexistent instruction category. In this case, the trap routine is entered because an immediate instruction may not be indirectly addressed.

The IA outputs are used to control memory access during the preparation phases to read the indirect address from core memory. Signal BRPRE2, which causes preparation phase PRE2 to repeat, is qualified by a one in IA. Signal IA also helps to control the timing of the adder during addition of the contents of the A- and D-registers for indexing if the instruction is indirectly addressed. During an analyze instruction, signal IA is used to set condition code flip-flop CC3 to indicate indirect addressing.

Interrupt Group Inhibit Flip-Flops CI, II, and EI. Flip-flops CI, II, and EI are interrupt inhibit flip-flops and occupy bit positions 37 through 39 in the program status doubleword. If any of these flip-flops contain a one, the associated interrupt is inhibited. Zeros in these flip-flops permit the associated interrupts to occur.

The flip-flops are set with the PCP switches or a load or exchange program status doubleword instruction (PSW2XS) or a write direct instruction (INHXWD). A write direct instruction sets the interrupt inhibits in the internal mode when bit positions 26, 27, and 29 through 31 contain ones. A one in bit 29 sets flip-flop CIF; a one in bit 30 sets flipflop II, and a one in bit 31 sets flip-flop EI. A write direct internal mode instruction resets the interrupt inhibit flipflops with a zero in bit 27, a one in bit 26, and ones in the desired interrupt bit positions (29 through 31).

Flip-flop CIF, bit position 37 in the program status doubleword, is the counter interrupt group inhibit flip-flop and allows or prevents the four counter-equals-zero groups of interrupts. The equations are as follows:

S/CIF = S5 PSW2XS + INHXWD B27 B29 INHXWD = CCXRWD B26 + OLD CCXRWD = FARWD B1619Z PH1 R/CIF = INHXWD B29 + PSW2XS

where FARWD is the read/write direct family and B1619Z indicates that bit positions 16 through 19 of the instruction word contain zeros (internal mode).

The false output of the CIF flip-flop is used to keep signal ENCNTR from enabling the counter-equals-zero interrupt levels as follows:

$$ENCNTR = NCIF NHRQBZC (R89 + R1011)$$

Flip-flop II, bit position 38 in the program status doubleword, is the input/output group inhibit flip-flop and allows or prevents the input/output and the control panel interrupts. The equations are as follows: S/II = S6 PSW2XS + INHXWD B27 B30 R/II = B30 INHXWD + PSW2XS

The false output of flip-flop II is used to keep signal ENIO from enabling the input/output and control panel interrupts as follows:

$$ENIO = NII NHRQBZI (R1213 + R1415)$$

Flip-flop EI, bit position 29 of the program status doubleword, is the external interrupt group inhibit flip-flop and allows or prevents the 14 groups of external interrupts. The equations are as follows:

The false output of flip-flop EI is used to keep signal DAT29 from enabling the external interrupt levels as follows:

DAT29 = NEI NEWDM + ...

<u>Flip-Flop IX</u>. Index flip-flop IX is used to control indexing in the instruction preparation phases. The flip-flop is set in phase PRE1 if the index field of the instruction word is nonzero. The equations are as follows:

$$S/IX = INDX PRE1$$

INDX = (C12 + C13 + C14) (C3 + C4 + C5)
 $R/IX = PRE/12 + CLEAR$

The second AND gate on the INDX term is used to prevent indexing in instructions that may not be indexed.

The IX outputs are used to control the adder logic during the preparation phases when the contents of the A- and D-registers are being added.

Flip-Flop IXAL. Index alignment flip-flop IXAL is used to control register alignment according to byte, halfword, and doubleword addressing during indexing operation. The flipflop is always set in PRE1 when the instruction is indexed unless word addressing is being used. The equations are as follows:

The IXAL outputs are used to control the right or left shifting of the A-register in preparation phase PRE2 so that the index displacement value is correctly lined up with the word in the instruction register. (See the indexing discussion in the section on preparation phases.) Signal IXAL is also used to enable setting P32 in PRE2 during halfword operation.

<u>Flip-Flop NMASTER</u>. Master/slave mode control flip-flop NMASTER occupies bit position 8 in the program status doubleword. The computer is in the master mode when this bit contains a zero and in the slave mode when the bit contains a one.

The flip-flop is set either from the PCP or with a load or exchange program status doubleword instruction as follows:

S/NMASTER = S8 PSW1XS R/NMASTER = PSW1XS

The outputs of the NMASTER flip-flop are used with signal FAPRIV (family of privileged instructions) to set trap flipflop TRAP and trap accumulator flip-flop TRACC3. Setting TRAP causes the program to trap to location X'40' because of a nonallowed operation. Signal TRACC3 causes condition code flip-flop CC3 to be set when an exchange program status doubleword instruction is executed as the result of the nonallowed operation trap.

Switch Flip-Flops SW0 Through SW15. Switch flip-flops SW0 through SW15 are used to define certain states in the CPU and to define subphases during CPU instruction execution and integral IOP service. The functions of switches SW0 through SW7 are listed below:

a. SWO

1. Indicates that S is not equal to zero in floating point, load absolute, and some doubleword instructions.

2. Indicates that proceed signal PR was not received in I/O instruction execution.

3. Indicates zero byte count in the integral IOP service operation.

b. SW1

1. Indicates space count overflow or underflow in stack instructions.

2. Indicates order in or order out during integral IOP service operation.

c. SW2

1. Indicates nonzero value in the R-register during modify and test instructions.

2. Indicates space count equals zero in stack instructions.

3. Sustains PH4 until control strobe signal is received during I/O instruction execution.

4. Indicates order out or data out during integral IOP service operation.

d. SW3

1. Indicates word count overflow or underflow in stack instructions.

2. Stores the state of P23 for IOP address purposes in I/O instruction execution.

3. Stores terminal order condition during integral IOP service operation.

e. SW4

1. Indicates word count equals zero in stack instructions.

2. Indicates data chaining during integral IOP service operation.

f. SW5

1. Stores the trap-on-space inhibit bit in stack pointer doubleword during stack instructions.

2. Indicates indirect addressing in analyze instruction.

3. Stores the state of P21 for IOP address purposes in I/O instruction execution.

4. Indicates transfer in channel condition during integral IOP service operation.

g. SW6

1. Stores the trap-on-word inhibit bit in the stack pointer doubleword during stack instructions.

2. Stores the state of P22 for IOP address purposes in I/O instruction execution.

3. Controls interface end data signal ED during integral IOP service operation.

h. SW7

1. Distinguishes between modify stack pointer and other instructions in stack family.

2. Indicates positive sign in load absolute word or doubleword instructions.

3. Stores function strobe leading acknowledge signal FSL or available output priority signal AVO during I/O instruction execution.

4. Controls end service signal ES during integral IOP service operation.

Switch flip-flops SW8 through SW15 define subphases in instruction execution and integral IOP service operation. The flip-flops are set sequentially by step signal STEP815. They may also be set as specified in the individual instructions or I/O operations by branch signals such as BRSW8. The following is a typical equation for these flip-flops:

S/SW11 = NRESET BRSW11 + SW10 STEP815

Flip-Flops WK0, WK1. Write key flip-flops WK0 and WK1 occupy bit positions 34 and 35 in the program status doubleword. These flip-flops contain the 2-bit write key used with the 2-bit write locks stored in the memory protection registers for each page of memory addresses. In order to read from the addressed memory location, the write key in the program status doubleword must match the write lock stored for the page containing the addressed memory location. The write key flip-flops are set from the PCP or by a program status doubleword instruction as follows:

S/WK0 = S2 PSW2XS R/WK0 = PSW2XS S/WK1 = S3 PSW2XS R/WK1 = PSW2XS

The write key outputs are compared with the memory protection register outputs LCK0 and LCK1, and if a mismatch is detected where both are non-zero, a trap sequence is entered. The detailed logic of the write keys and write locks is given in the paragraphs on memory protection.

PRIVATE MEMORY REGISTERS. The private memory registers are located on a set of FT25 fast access memory modules. The registers are installed in blocks of 16, numbered register 0 through F in hexadecimal notation, as shown in figure 3-28. Each register contains a 32-bit word.


A maximum of 16 private memory blocks may be installed in the computer. Each block is assigned a page number, 0 through 16, and is addressed by the RP-register with codes from 0000 to 1111. Page 0 is included in the standard computer; pages 1 through 15 are optional.

Each private memory block consists of four FT25 fast access memory modules. The distribution of the words among the four modules is shown in block diagram form in figure 3-29. Each module contains one byte of any given word.

One FT25 module contains 16 SDS 304 8-bit integrated circuit memory elements. A simplified diagram of a single memory element is shown in figure 3-30. Although not shown in the diagram, the control, address, and V_{CC} inputs are applied to all flip-flops in the element.

Each bit of the element is addressed individually by the address lines on pins 2, 3, and 4. The 3-bit address code selects one of the eight flip-flops. The control line, also, contains address information. When the control line is false, the states of all bits in the memory element remain unchanged, regardless of the state of the read-write clock. When the control line is true, bits of the element may change state if the read-write clock is true. When a control line is false, the data output lines from all flip-flops under the control of that line are high. All the data output lines in one memory element are connected in parallel. The output lines from the two memory elements representing one bit on a module are also connected in parallel. Using this arrangement, it is possible to combine address and control lines to select the memory element and the flip-flop within the memory element that controls any one data output line.

The arrangement of bits in the memory elements on one FT25 fast access memory module is shown in figure 3-31. The module shown contains byte 0 of the standard private memory block, designated page 0. Each of the 16 memory elements contains eight corresponding bits in eight registers. The data, address, and write clock signals are interpreted as follows:



Input and output data signals for the four modules in a memory block are shown in figure 3-32. Address lines in the four modules are identical.

Individual bits in each memory element on the FT25 modules are selected by address lines LR28 through LR31. As indicated in figure 3-31, a memory element contains a corresponding bit for each of eight registers. Dividing the memory elements into two sets of eight, as shown in figure 3-31, the three least significant bits (LR29, LR30, and LR31) select one of eight registers in each set (see figure 3-33). Address line NLR28 gates information into the memory elements containing registers 0 through 7, and LR28 gates information into the elements containing registers 8 through F. Signal NIOFM, indicating that I/O fast memory is not being addressed, is connected to both control line gates. The gating signal is connected to the control line input of every memory element. The total effect of the LR28 through LR31 address lines is to select one of 16 registers for input or output of data. Gating signals RP24 through RP27, which designate the private memory page, are taken from the RP-register. Since each memory block is equivalent to one page, all four FT25 modules in one block receive the same code from the RPregister and are enabled at one time. The RP lines for the module in figure 3-31 contain NRP24 through NRP27, which select page 0000.

		0	0 31	
		1	0 31	
		2	0 31	
		3	0 31]
		4	0 31]
		5	0 31	
		6	0 31]
	REGISTER	7	0 31]
	NUMBER	8	0 31]
		9	0 31]
		A	0 31]
		В	0 31]
		с	0 31]
		D	0 31]
		E	0 31]
		F	0 31]
				901060A. 3350

Figure 3-28. Private Memory Register Block




Figure 3-29. Word Distribution in Private Memory Block





Figure 3-30. SDS 304 Memory Element, Simplified Diagram



3-45/3-46




Figure 3-32. Private Memory Data Organization

LR28		LR29	LR30	LR31	
0		0	0	0	8 BITS IN
		ТH	ROUG	ЭН	REGISTERS
0		1	1	1	0-7
1		0	0	0	8 BITS IN
		тн	ROUG	θH	REGISTERS
		Ι,	1	1	8-F
	0	0	0 0 TH 1 0	0 0 0 THROUG 0 1 1	0 0 0 0 THROUGH 0 1 1 1

Figure 3-33. Bit Addressing on FT25 Module

Address signals LR28 through LR31 are generated, in general, from either the R-register or the D-register. The R-register contains the number of the private memory register to be addressed and is used whenever no crossover occurs. The equation is as follows:

LR28-LR31 = R28-R31 (LRXR) + ...

Crossover takes place when a core memory location with an address of less than 16_{10} is addressed. During crossover, LR28 through LR30 are taken from the P-register with the equation

LR28-LR31 = (P28-P31) CROSSEN + ...

In cases of doubleword or multiple word operation, LR31 is generated from other sources either to select an oddnumbered register or to implement the function Ru1, as explained in the discussions on individual instructions. During the indexing operation, the private memory address is taken from bits 12 through 14 (the index field) of the D-register:

$$LR29-LR31 = D12-D14 LRXD + ...$$

The equation for the register-write byte signal is as follows:

$$RWBO-RWB3 = RW + (MBOCRO-MB3CRO)$$

where RW is a register-write enabling signal and MBOCRO-MB3CRO are signals indicating crossover from core memory. The CK clock signal, gated with the write byte signals, is the private memory clock which comes true later than the ac clock signal.

Data signals are gated from the sum bus into the private memory as follows:

RWO-RW31 = SO-S31 RWXS

Register Extension Chassis (REU). A register extension chassis may contain up to 16 FT25 fast access memory modules and adds from one to four blocks of additional private memory to the central processor. Since one block of private memory requires four FT25's, these modules in the register extension chassis must be added in multiples of four. Up to three register extension chassis may be added to the computer, making a maximum of 16 private memory blocks, including the four blocks in the CPU.

Additional modules in the REU provide cable drivers and receivers, terminators, chassis-selection switches and switch comparators, and logic circuits for selection and conversion of addresses and data signals. A simplified logic diagram is shown in figure 3-34.

Address, data, and control signals are transmitted from the CPU on cables and applied to cable receivers in the register extension unit. The data cables, being bidirectional, also have cable driver inputs from the REU. Clock signals are taken from the private memory clock circuit, CK/6, in the CPU. The nomenclature, functions, and decoding of the interface signals between the CPU and the REU are given in table 3-7.

Each register extension chassis is assigned an address from 01 through 11 by manually setting switches S3-1 and S2-2 on the LT26 switch comparator module in the desired configuration, with S2-2 as the least significant bit. The outputs of the switches are designated SWI1 for S3-1 and SWI2 for S2-2. A MATCH signal is generated in the selected REU by comparing the switch signals with the chassis-selection bits in the address as follows:

MATCH = N(SWI1 NREU1 + NSWI1 REU1 + SWI2 NREU2 + NSWI2 REU2)

This MATCH signal is applied to an AND gate containing another input, NREUZ, indicating that page 0 is not being addressed, and the AND gate output, REUSEL (register extension unit select) is connected to all of the FT25 modules in the selected register extension unit.





Figure 3-34. Register Extension Chassis, Simplified Logic Diagram

Input Cable	Function	Cable Receiver Output	Address Decoding
/LR24/ /LR25/	Address Address	REU1 REU2	Three chassis (in addition to one 4- module set in CPU)
/LR26/	Address	PAG0	Four 16-register blocks in a chassis
/LR27/	Address	PAG1	
/LR28/	Address	WDA0 or WDB0	Two sets of 8 memory elements on an FT25
/LR29/	Address	WDA1 or WDB1	
/LR30/	Address	WDA2 or WDB2	Eight flip-flops in a memory element
/LR31/	Address	WDA3 or WDB3	
/RRWO- RRW31/	Data	Cable receiver output: WR0-WR31	
		Cable driver input: FD0-FD31 RDB0-RDB3	
/RWBO- RWB 3 /	Write byte	WRBO-WRB3	

Table 3-7. REU Interface Signals

Address lines LR26 and LR27, designated PAG0 and PAG1 in the REU, are decoded to select one of four blocks in the selected REU. A simplified logic diagram of page 0 of the selected REU, a typical connection, is shown in figure 3-35. The data, address, and clock signals are interpreted as follows:



Within each register extension unit, the blocks are individually numbered 0 through 3.

Read byte signals RDB0 through RDB3 are generated when the switch settings match the chassis-selecting address lines and when the write byte signals are low, as shown in figure 3-35. The SW01 term is added to save power by turning off circuits in the unselected REU's.

Data is gated from the sum bus into the private memories in the CPU and in the REU as follows:

RWO-RW31 = SO-S31 RWXS/0 through RWXS/3


(CPU private memory)

/RRW0/-/RRW31/ = S0-S31 RRWXS/0 through RRWXS/3

(cables to REU)

3-24 Clock Logic

<u>CLOCK GENERATOR</u>. The clock generator in the CPU consists of three delay lines with associated gates and sense amplifiers to tap off pulses at the desired time intervals. Four basic types of clock signals are produced: a 40 nsec ac clock signal for trailing edge triggering of flip-flops throughout the CPU, a 40 nsec ac clock signal for use in the floating point unit, a 50 nsec private memory clock signal to gate information into the private memory registers, and a 50 nsec dc holding signal to clock data into the Cregister buffer flip-flops. The C-register flip-flops are latching circuits and do not use an ac clock signal.



3-51/3-52

A simplified block diagram of the clock generator is shown in figure 3-36. Only the basic timing functions are shown. Gating, latching, pulse shaping, enabling, and other timing control functions are shown in detail later in this section. All clock signals except the first one originate with a recirculated clock input to delay line 1. A 40 nsec clock pulse is tapped off at the zero point on the delay line and is gated to clock drivers, from which the clock signals are distributed to the CPU and floating point unit flip-flops. At the 160 nsec tap, a signal is sensed and applied to the gate that produces a dc holding clock for the C-register during transfer of the sum outputs to the C-register.

From delay line 1, outputs are taken from the 180 nsec or the 210 nsec tap, depending on the state of data request flip-flop DRQ, to the input of delay line 2. Taps are taken from this delay line according to the time interval needed between one clock pulse and the next. These taps are indirectly controlled by flip-flops T8L, T11L, and signal T5EN, which is true when T8L and T11L are false. The control signal used is selected according to the number of logic operations to be performed before another clock signal is needed.

The T5, T8, and T11 outputs from delay line 2 are fed to delay line 3, from which the private memory clock signals are tapped at the zero point. A pulse tapped at 40 nsec is fed back to the input to delay line 1, and the clock cycle is started again if an enable signal is true. If the enable signal is false, the pulse is held in a latching circuit until the clock enable signal rises.

The ultimate clock intervals are affected by circuit and cable delays following the delay line taps. Each clock signal is transmitted through an 18-foot, 14-conductor coaxial cable and a 3-foot single-conductor cable. These cables introduce delays in addition to those encountered in the clock logic circuits.

Timing signals other than clock signals taken from the delay lines are applied to gates in the CPU and are discussed in the following detailed descriptions of each delay line.

Delay Line 1. A detailed logic diagram of the circuits associated with delay line 1 is shown in figure 3-37.

The first pulse is started down the delay line by force clock signal FORCL if force clock enable signal FORCLEN is true. Signal FORCL goes true as a result of pressing the CPU RESET button on the processor control panel. Enable signal FORCLEN is true until the pulse reaches the 60 nsec point. The equation for buffer flip-flop FORCLEN is as follows:

NFORCLEN = FORCL NFORCLEN + DL1/060S FORCL

Subsequent inputs to delay line 1 are provided by recirculation feedback signal ACCLG/1, from delay line 3, or by ACCLG, the output of a latching circuit set by ACCLG/1. Clock enable signal CLEN must be true for either input to start the delay line. Since clock pulse ACCLG/1 is lost when CLEN is false, ACCLG reserves the signal for use when CLEN goes true.

The CPU and floating point clock tap is ACCL/1, which rises as the delay line is triggered and is cut off by an inverting delay line sensor at 40 nsec. This shapes the ac clock pulse to a 40 nsec width. The CPU clock signals, CL/1 through CL/12, and floating point clock signals, CLFP/1 through CLFP/12, are gated by NCROSCL, which indicates that crossover from core to private memory is not taking place. The floating point clock signals are also gated by floating point clock enable signals FPCLEN/1 and FPCLEN/2, whose equations are:

FPCLEN/1 = NIOEN NIOIN + NFPRRFPCLEN/2 = NT5EN

At the 50 nsec point on delay line 1, a signal is tapped and inverted to form R/ACCLG, which when low resets clock-storing latch ACCLG. Signal DL1/060S, taken from the 60 nsec tap, is used to set the force clock buffer latch. The inverted tap at 80 nsec shapes the delay line pulse to an 80 nsec width. The 160 nsec tap provides dc holding signal DCCL/2, an input to the HOLDC gate which controls the latching of information into the C-register buffer flipflops. Signal DCCL/2 is true only when CXS is true, indicating that sum bus information is being transferred to the C-register. This signal is shaped to a 50 nsec width by the inverted 210 nsec tap. Signal R/DPL, at the 170 nsec tap, is used to reset dead pulse latches T5DP, NT5DP/1, and T8DP, explained later under delay line 2. Signal CROSSDCL, also from the 170 nsec tap, is part of the setting logic for the CROSSD latching circuit, which disables the ac clock during memory crossover operation.

A signal from the 180 nsec point and one from the 210 nsec point are applied to the input of delay line 2 to provide a 30 nsec variation in clock time, depending on whether data request flip-flop DRQ is set. Signal MRCL, at the 240 nsec point, is used to gate the memory request signal to core memory.

<u>Delay Line 2</u>. A detailed logic diagram of delay line 2 is shown in figure 3-38. As explained above, DL2 is set at 180 or 210 nsec according to the state of flip-flop DRQ. Timing signal T5 is tapped off at the zero point if T5 enable signal T5EN is true and crossover is not taking place as the result of a memory request. Signal T5 is fed to delay line 3 so that the clock interval during an instruction phase when T5EN is true is nominally 280 nsec. The T5 enable signal is true when flip-flops T8L and T11L are reset and instruction logic indicates that this clock interval is needed. Dead pulse latch T5DP prevents the T8, T11, and DCCL/1 outputs from the delay line from going true after a T5 pulse has been tapped.




Figure 3-36. Clock Generator, Simplified Block Diagram




Figure 3-37. Delay Line 1, Logic Diagram




Figure 3-38. Delay Line 2, Logic Diagram

ì

A T8 timing signal is tapped from delay line 2 at 70 nsec and fed to delay line 3 to provide a nominal 380 nsec interval between ac clock signals when crossover is not taking place. When flip-flop T8L is set at the end of an instruction phase, T5EN is driven false, and this drives T8EN true if T11L is reset and other instruction logic requests this particular clock interval. Dead pulse latch T8DP prevents the T11 and DCCL/1 outputs from the delay line from going true after a T8 pulse has been tapped. An ABOT signal from the 110 nsec tap clocks buffer flip-flop ABO/1, used when a memory access has been aborted.

At 180 nsec, dc hold signal DCCL/1 goes true and is shaped to 50 nsec by the inverting delay line sensor at the 230 nsec tap. This clock signal gates information into the Cregister during crossover operation, when crossover read signal CROSSENR is true.

A T11 timing pulse is tapped from delay line 2 at 200 nsec and fed to delay line 3 to provide a nominal 500 nsec interval between ac clock signals. This pulse is allowed if no T5 or T8 pulse has been enabled. Flip-flop T11L, set during instruction phases when the following phase should be nominally 500 nsec long, is used to disable the T5 and T8 enable signals.

Delay Line 3. A detailed logic diagram of delay line 3 is shown in figure 3-39. A T5, T8, or T11 timing pulse starts a pulse down delay line 3. This pulse is shaped to 80 nsec by an inverting delay line sensor at 80 nsec. At the zero point on the delay line, FMCL/1 is tapped off and is shaped to 50 nsec by an inverting delay line sensor at 50 nsec. Signal FMCL/1 is applied to clock drivers to produce private memory clock signals CK/1 through CK/12, used to clock information into the private memory registers. At 40 nsec, clock generation signal ACCLG/1 is tapped off and fed back to the input of delay line 1 to start another clock pulse cycle if clock enable signal CLEN is true. The pulse from delay line 3 is shaped to 40 nsec by an inverting delay line sensor at the 80 nsec tap. Signal ACCLG/1 is applied to a buffer latch, where the pulse is stored as ACCLG in case CLEN is false. Signal ACCLG is gated into delay line 1 by signal CLEN. The ACCLG latch is reset by signal (R/ACCLG) from delay line 1. A signal identified as (NAH AHCL) is tapped at 150 nsec if there is no address here signal from core memory. Memory address not here clock ADNHC is tapped at 300 nsec from delay line 3.

<u>Clock Enable Signal</u>. As explained above, recirculated clock pulse ACCLG/1 sets delay line 1 only if clock enable signal CLEN is true. This signal is the output of a six-input AND gate, and all of the inputs must be true in order to generate signal CLEN.

To illustrate the functions of the clock-enabling gates, the equation for CLEN is divided into sections in figure 3-40. The function of each section is described separately.

Gate 1 disables the ac clock signal if none of the following conditions exist:

- a. Data request flip-flop DRQ reset
- b. DRQ set and data release signal DR received
- c. DRQ set and data release latch DR/1 set

d. DRQ set, no memory request sent to memory, and CPU RESET switch not pressed

An example of the ac clock inhibiting logic during a memory cycle is shown in figure 3-41, using a full write store operation as an example. On the trailing edge of the clock signal, flip-flops MBXS, MRQ, MRC, and DRQ are set. As soon as DRQ is set, clock enable signal CLEN is driven low by gate 1. Memory request clock signal MRCL is tapped from delay line 1 240 nsec later, and /MQC/ is sent to memory. The ac clock generate latch, ACCLG, is set at 50 nsec on delay line 3 to store the clock pulse while CLEN is low. Data release signal DR is received from memory after /MQC/ is sent. This re-enables CLEN at gate 1, and CLEN plus ACCLG at the input to delay line 1 starts another pulse down the delay line.

A logic diagram of data release latch DR/1 is shown in figure 3-42. The latch is set by one of the following conditions:

a. Address here signal not received from core memory at 150 nsec on delay line 3

b. Effective address less than 16 (crossover), memory request and data request made, and T11 clock signal

c. Memory request made and data release signal received from memory

The latch is held by feedback to the AND gate containing DRQAC and NRESET/F. Signal NRESET/F is dropped by pressing the CPU RESET switch, thereby resetting the data release latch. The latch is also reset at the first clock signal following the setting of data request flip-flop DRQ.

Outputs from the DR/1 latch are also used in the circuits that enable or disable the ac clock and floating point clock outputs from delay line 1 during crossover operation.

Gates 2 and 3 disable the CPU clock signal during parts of the I/O operation. If no input or output is taking place, request service clock enable signal RSCLEN is false, holding the output of gate 2 true. During an I/O instruction, RSCLEN goes true, disabling the NRSCLEN gate. In this case, since request strobe acknowledge signal RSA has not been generated, (RSCLEN NRSA) is true and the ac clock signal is disabled until request strobe signal RS is received from the device controller. When RS is received, clock enable signal CLEN is again generated, and the resulting clock signal resets flip-flop RSCLEN.

At the end of an I/O operation, when the last byte is being transferred, flip-flop RSACLEN is set as the result of a




Figure 3-39. Delay Line 3, Logic Diagram

GATE 1		GATE 2		GATE 3		GATE 4		GATE 5		GATE 6
NDRQ + DR/1 DRQ + DRQ DR DR	AND	NRSCLEN + RSCLEN NRSA RS	AND	NRSACLEN + RSACLEN NRSA	AND	NCEINT + CEINT ARE	AND	CEINT + NKSC +	 AND 	CEINT + NKSC +
+ DRQ NMRC NRESET/F								SC2		NSCL
	1 1		1		i i		! !		1 1	901172/

Figure 3-40. Clock Enabling Gates




Figure 3-41. Store Operation Timing Diagram




Figure 3-42. Data Release Latch, Logic Diagram

terminal order. This disables the NRSACLEN gate, and the clock signal is inhibited. Since RSA is set at this time, the clock signal is inhibited until the fall of signal RS dc resets flip-flop RSACLEN. At this time, CLEN is developed, and a clock is generated.

Gate 4 inhibits the clock signal during interrupts and watchdog timer runout. During watchdog timer runout, CEINT ensures that a clock has not just been sent down the delay line. During interrupt processing, CEINT inhibits the clock signal until action response signal ARE is received from the interrupt logic.

Gates 5 and 6 are used to disable the clock signal when the CPU CLOCK MODE switch goes into the center position. They also provide a temporary clock enabling signal when the CLOCK MODE switch is set to SINGLE STEP. A timing diagram of this single clock type of operation is shown in figure 3-43.

When the CLOCK MODE switch is set to the center position, signal KSC goes true and the output of gate 5 drops, driving clock enable signal CLEN low. Setting the CLOCK MODE switch to SINGLE STEP drives KC true and KSC remains true. Because flip-flop SC1 is clocked by the 1-MHz clock signal rather than by the continuous delay line clock signal enabled by CLEN, SC1 is set on the trailing edge of the following clock signal from the 1-MHz oscillator. The equations for flip-flop SC1 are as follows:

S/SC1 = KSC KC

$$R/SC1 = NKC/B SCL + NKSC$$

where NKC/B is true when the CLOCK MODE switch is in the CONT or center position and false in the single step mode. Signal SCL is the output of a buffer latch used to disable CLEN after a single step clock signal has occurred.

Flip-flop SC2 sets on the trailing edge of the next 1-MHz clock signal, and the output of gate 5 goes true, generating an ac clock signal. The equations for SC2 are as follows:

$$S/SC2 = SC1$$

R/SC2 = NSC1

Setting SC2 sets single clock buffer latch SCL when the clock enabled by CLEN is generated, according to the equation:

$$SCL = SCL SC2 + (SC2 NCEINT) CL32P14$$

where CL32P14 is the result of a clock output from the delay lines. Signal SCL is latched by feedback as long as the switch is kept in the SINGLE STEP position, and signal CLEN is disabled by gate 6. Releasing the switch resets SC1 with NKC/B and SCL, and SC2 is reset on the following 1-MHz clock signal. Signal CLEN is now disabled by gate 5 until the switch is set in SINGLE STEP again. Resetting SC2 drops the latch holding SCL true.

<u>Crossover Clocks</u>. When an effective address less than 16 generates a CROSSADD signal, the ac clock signal from delay line 1 is disabled by gating ac clock output ACCL/1 with a crossover signal, NCROSCL. When NCROSCL is low, ACCL/1 does not produce any clock signals, and the

fast memory clock signals from delay line 3 are used to clock the private memory registers. The equation for NCROSCL is as follows:

NCROSCL = N(DR/1 CROSSEN) CROSSEN = CROSSADD MRC DRQ NCROSSD CROSSD = CROSSD (R/ACCLG) + CROSS CROSSDCL DR/1

OSCILLATOR CLOCK GENERATOR. A 1-MHz signal used to clock flip-flops in certain CPU circuits such as the interrupt circuits, the watchdog timer, and the single clock generator, is taken from a CT16 medium frequency oscillator module as shown in figure 3-44. A sine wave from a 2-MHz oscillator goes through a frequency divider consisting of seven flip-flops, each of which divides the frequency by two. Outputs from the 1-MHz flip-flop are distributed to the points where this frequency is needed, and the output of the 16-KHz flip-flop is connected to the ST29 time base selector to be used in the generation of real-time clock signals.

3-25 CPU Phases and Timing

PHASES. The CPU phases are variable time intervals separated by ac clock pulses from the CPU delay lines. The phases are identified as preparation phases 1 through 4 and execution phases 1 through 10. Each phase is entered by setting one of the phase flip-flops; PRE1 through PRE4 and PH1 through PH10. The setting logic for the phase flip-flops is determined by the type of instruction being executed, the previous phase in the phase sequence, and certain conditions peculiar to the individual instruction.

The length of a phase is determined by the time that a clock signal is sensed and gated from one of the CPU delay lines. During each phase, the length of the following phase is established by resetting flip-flops NT8L or NT11L, or by allowing both of these flip-flops to remain set. If neither NT8L nor NT11L is reset, the clock interval is set by T5EN, an enable signal that can be true only when NT8L and NT11L are true. Another time element is introduced by the presence of a memory request with data request flip-flop DRQ set. In this case, the clock signal is delayed until a data release signal is received from core memory.

Ac clock signal generation is described in the section on clock logic. The phase flip-flop setting logic for each phase is explained in the phase sequence charts included with the instruction descriptions.

3-26 Real-Time Clock

The real-time clock signals are generated in a frequency divider circuit on an ST29 time base selector module. Outputs from the frequency divider are switched on a ST14 toggle switch module to four clock pulse flip-flops on the time base selector. Outputs from these flip-flops are applied to the interrupt circuits on the appropriate LT16




Figure 3-43. Single Clock Generation

Paragraph 3-27




Figure 3-44. Oscillator Clock Generator, Block Diagram

priority interrupt modules. A simplified diagram of the real-time clock circuits is shown in figure **3-45**.

A 16-kHz signal from the CT16 medium frequency oscillator described under Oscillator Clock Generator is applied to the input of the first of five frequency divider flip-flops on the time base selector. The frequency is divided by two each time it goes through a frequency divider flip-flop, so that the five frequencies are 8 kHz, 4 kHz, 2 kHz, 1 kHz, and 500 Hz. The outputs of the 8 kHz, 2 kHz, and 500 Hz flip-flops are connected through switches to flip-flops CPUL1, CPUL2, and CPUL3, respectively, as shown in the figure. Flip-flop CPUL4 is clocked by the 500 Hz signal, unswitched.

Each clock pulse flip-flop is connected to a group of four switches in series. These switch groups are switches 15-14-13-12 for flip-flop CPUL1, switches 10-9-8-7 for flip-flop CPUL2, and switches 5-4-3-2 for flip-flop CPUL3. When one switch in a group is in the up position and the other three switches are in the down position, the frequency connected to the up switch clocks its corresponding clock pulse flip-flop. The inputs designated RTC are optional frequencies from sources external to the CPU. The line frequency of 50 or 60 Hz may be used at any of these inputs.

The outputs of flip-flops CPUL3 and CPUL4 are taken to the priority interrupt modules used to process the standard counter 3 count pulse and counter 4 count pulse interrupts. The outputs of flip-flops CPUL1 and CPUL2 are used only if the optional counter 1 count pulse and counter 2 count pulse interrupt levels are included in the CPU. The events that occur after a count pulse signal enters the interrupt circuits are described in the section on interrupts.

3-27 Watchdog Timer

The watchdog timer is a 6-bit flip-flop binary counter clocked by the 1-MHz clock signal. The counter is set at interruptible points in the program and counts up by ones to 42, thereby allowing 42 µsec before runout. If the timer runs out before another interruptible point is reached, a trap sequence is entered.

A logic diagram of the watchdog timer control circuits is shown in figure 3-46. The counter is started by loading it with ones at one of the following interruptible points:

a. At the first ac clock pulse after interrupt enable signal IEN goes true.

b. When flip-flop PH10 is set to start the final execution phase of an instruction.

c. At the start of phase 8 (PH8) of a move to memory control instruction if the last control image word has not been loaded.

d. During I/O phase 1 (PH1) of an I/O operation if switch 13 is set.

Any one of these conditions sets flip-flop WDTRAC, and WDTRAC sets all of the watchdog timer flip-flops, WCT1 through WCT6.

When the counter has counted from 111111 to 000000 and then to 42 without being restarted, timer runout has occurred, indicating that 42 microseconds have elapsed since the last interruptible point was reached. A timing diagram of watchdog timer runout is shown in figure 3-47. Flip-flop WDTA is set by WCT1, NWCT2, WCT3, and WCT5. A one at the set output of WDTA causes flip-flop WDTRAC to be set, restarting the counter. At the same time, clock inhibit flip-flop CEINT is dc set, and signal STRAP is generated from CEINT, WDTA, and WDTRAC. Signal (S/TRAP) sets flip-flop INTRAP to start a trap sequence, which takes the CPU to location X'46'.

When flip-flop CEINT is set, clock enable signal CLEN is driven low and the CPU clock is disabled. Since CEINT must be reset by a clock signal, the CPU clock must be started by another signal. In this case the signal is force clock signal FORCL:

FORCL = STRAP 1MC 2MC

Signal FORCL is one of the setting inputs to delay line 1; therefore, an ac clock signal is immediately generated. Flip-flop CEINT is reset by this clock.





Figure 3-45. Real-Time Clock, Simplified Diagram

Figure 3-46. Watchdog Timer Control Circuits, Logic Diagram



3-64




Figure 3-47. Watchdog Timer Runout, Timing Diagram

The watchdog timer is inhibited under the following conditions: (See figure 3-47.)

a. The continuous clock is disabled by placing the CLOCK MODE switch in the center position (KSC true).

b. The COMPUTE switch is set to IDLE (NKRUN true).

c. The WATCHDOG TIMER switch is placed in the OVERRIDE position (KWDTR true).

d. The CPU is in PCP phase PCP1, PCP3, PCP4, PCP5, or PCP6 (PCPACT true).

e. The COMPUTE switch is placed in RUN in PCP2 (KRUN and PCP2 true).

3-28 Memory Protection

The memory protection feature prevents alteration of specified areas of address in memory. The program is subjected to memory protection in both master and slave modes. Memory locations are protected in groups of addresses referred to as pages. Each page contains 512 memory locations. A 2-bit write lock code for each page of core memory is stored on a set of four FT25 fast access memory modules. There are 256 of these write locks. The association of the write locks with the pages of memory addresses may be represented as shown in figure 3-48. During memory access, two flip-flops designated the write key, bits 3 and 4 of program status doubleword 2, are compared with the write lock bits for the memory page being addressed. The write locks and write key are interpreted as shown in table 3-8.

Table 3–8.	Memory	Protection	Functions
------------	--------	------------	-----------

Write Lock	Write Key	Protection
0 0	хx	Write access permitted in- dependent of key value
××	0 0	Write access permitted in- dependent of lock value
01 through 11	01 through 11	Write access permitted only if lock value matches key value




Figure 3-48. Write Lock Registers

If an instruction attempts to write into a protected memory page, the trap flip-flop is set and a trap sequence is entered.

The actual organization of the write lock bits in the SDS 304 integrated circuit memory elements on an FT25 module is shown in figure 3-49, using the first FT25 as an example. The memory elements on the left half of the diagram contain the write locks for pages 0 through 1F; those on the right half contain the write locks for pages 20 through 3F, for a total of 128 bits, or 64 write locks, on one module. Only the first, second, and last bits in each memory element are shown in the diagram.

LOADING THE WRITE LOCKS. A move to memory control instruction with a one in bit 14 transfers the write locks in core memory, referred to in the reference manual as the memory lock control image, from core memory to the memory protection registers. The instruction sequence is described in the move to memory control opcode description. The data is first placed in the C-register, then transferred to the A-register. From the A-register the memory lock control image is transferred a byte at a time by means of the sum bus onto the write lock data lines. The equations are:

The data is shifted left in the A-register eight bits at a time to align it with sum bus bits 0 through 7.

The individual bits in the memory elements are selected by address signals generated from the P-register with the equations

L/LK0/3	Ξ	P18
L/LK0/4	=	P19
L/LK0/5	=	P20


for the first FT25 module. The modules are selected by decoding P-register bits P15 and P16, inputs to the AND gates in figure 3-49. The two halves of the module are selected by P-register bit 17 as shown in the figure.

The write lock clock signal is generated from a write lock signal LOCKW and a private memory clock signal with the equation

K/LK0-K/LK3 = LOCKW CK

S/LOCKW = FUMMC [PH3 + PH6 N(BC = 1)]

where FUMMC is the move to memory control function.



USING THE WRITE LOCKS. To read the memory protection register outputs, a module of write lock registers, a control line for half the module, and one bit in each of the eight memory elements are addressed by P-register outputs P15 through P20, as shown in figure 3-49. A one on the control line allows outputs LOCK0 through LOCK7 to be sensed. P-register bits P21 and P22 are decoded to select one of four 2-bit codes in the half module of write locks, as shown in figure 3-50. The outputs of the decoding circuit, LCK0 and LCK1, contain the write lock stored with the selected page address.

A mismatch of a write lock and the write key generates an ABO signal, as shown below:

Write Lock	Write Key
01	1X
10	X1
١X	0X
XI	XO

The logic equation for the ABO signal is as follows:

ABO = ABO/1 ABO/2

$$ABO/2 = (LCK0 WK1 + LCK1 WK0)$$

N(LCK0 LCK1 WK0 WK1)

ABO/1 = [ABO/1 (R/DPL) + ABOT MBXS NPCPACT NIOACT NINTRAP N(FAIO PH3)] NCROSSADD

Signal ABO sets flip-flop TRAP, and a trap sequence is entered to take the program to trap location X'40'. An /ABOC/ signal is sent to core memory to prevent writing into the addressed location.

<u>INHIBITING MEMORY PROTECTION</u>. Memory protection is inhibited by disabling the signal ABO under the following conditions:

a. The CPU is in phase PCP1, PCP3, PCP4, PCP5, or PCP6 (PCPACT true).

- b. Integral I/O operation in process (IOACT true).
- c. Trap or interrupt in effect (INTRAP true).

d. Writing into memory location 20 during I/O operation (FAIO PH3 true).

e. Crossover in effect (CROSSADD true).




Figure 3-50. Write Lock Addressing

3-29 Traps

<u>GENERAL</u>. The primary use of the trap system is detection of program errors. A trap indication results from a condition such as nonexistent instruction, addressing a nonexistent memory location, watchdog timer runout, or an instruction calling for floating point operation when the option is not included in the system. Unless a power-on or power-off interrupt has been detected, a trap operation has priority over any interrupt. The detection of a trap condition causes the execution of a trap instruction in a specified location in memory. The trap instruction is executed in place of the next instruction in normal sequence.

Trap operations are also used to simulate instructions not included in the system logic. In such cases, a call instruction (CAL1, CAL2, CAL3, or CAL4) causes the program to trap to a specified location, from which a branch is made to a subroutine to carry out the desired operation.

Trap operations are controlled by interrupt/trap flip-flops INTRAP, INTRAP1, and INTRAP2, and are distinguished from interrupt operations by flip-flop TRAP, which is set during trap operations. A trap sequence may be entered in the first clock cycle following the end phase of the instruction in process, but most frequently takes place before the instruction is completed. During the trap sequence, the address of the next instruction in sequence is stored, and the trap address associated with the trap signal received is presented to memory for access. The program then branches to the memory address stored in the trap location. The conditions that result in trap operations are listed in the Sigma 5 Computer Reference Manual, along with the corresponding assigned trap locations in core memory, the time of occurrence, and special actions. An outline of the trap sequence is presented in table 3-9.

Table	3-9.	Trap	Sequence

Phase	Function Performed		Sig	nals Involved	Comments
Pre-	Set four flip-flops (TRAP, INTRAP,	S/TRAP	=	(S/TRAP) NRESET	True (S/TRAP) signal
limin - ary	INTRAP1, and INTRAP2) to establish trap condition	(S/TRAP)	=	Indication of trap condition	distinguishes trap con- dition from interrupt
ury	Trap condition	R/TRAP	=	(R/TRAP)	condition and is gener-
		(R/TRAP)	Ŧ	RESET + FAPSD PH5	ated during preparation phases or execution
		S/INTRAP	=	(S/INTRAP) NRESET	phases of instructions
		(S/INTRAP)	=	(S/TRAP) NINTRAP +	
		R/INTRAP	=	(R/INTRAP) = (R/TRAP) +	
		S/INTRAP1	=	(S/INTRAP) NRESET	
		R/INTRAP1	=	(R/INTRAPI)	
		(R/INTRAP1)	=	RESET + NINTRAP2	
		S/INTRAP2	=	(S/INTRAP2) NRESET	
		(S/INTRAP2)	=	(S/INTRAP) + INTRAPI	
				NINTRAP2	
		R/INTRAP2	=	•••	
	Inhibit reset of flip-flop NPRE1	S/NPRE1	=	N(SPRE1)	Entry into PREP phase o
		(S/PRE1)	=	PRE1EN PH10 +	subsequent instruction
		NPREIEN	=	(S/TRAP) +	(S/TRAP) signal
		R/NPRE1	=	•••	
	Enable CLEAR signal	CLEAR	=	(S/INTRAP) +	Clear selected flip-flop
	If watchdog timer runout trap, direct set CEINT	F/CEINT	н	(F/CEINT) = WDTA N(1MC 2MC) NTRAP	CPU clock inhibited while CEINT set
		R/CEINT	=	•••	

(Continued)

Table 3-9. Trap Sequence (Cont.)

Phase (Function Performed		Sig	nals Involved	Comments
I N	Clock enable for reset of CEINT (required only for watchdog timer runout trap)	S/DL1 FORCL	=	FORCL FORCLEN + STRAP 1MC 2MC +	Clock pulse to delay line generated by STRAP sig-
T R		STRAP	=	WDTA WDTRAC CEINT +	nal and timing signals
A P 1		NFORCLEN	=	NFORCLEN FORCL + DL1/060S FORCL	
•		R/CEINT	÷	•••	
I N	(P15-P31)	Bn = Pn BXP +	=	BXP/1 +	Address of next instruc-
T R		BXP/1	=	INTRAP BRP +	tion in normal sequence of program
А Р 2	Reset flip-flop BRP	R/BRP	-	INTRAP1 +	Indicates that address of next instruction in sequence is in the B-
	Reset flip-flop INTRAP2	R/INTRAP2	=	•••	register
	Set flip-flop DRQ	S/DRQ (S/DRQ) (S/DRQ/2) R/DRQ	N N N	(S/DRQ) NCLEAR (S/DRQ/2) + INTRAP1 TRAP + 	Enable complete cycle of data release if MRQ set before trap
I	Enable clock if NMRC	CLEN		DRQ NMRC NRESET/F +	MRC set if MRQ set
Ν					
T R	Sustain B15	S/B15	=	(S/B15) +	Prevent reset of B15 if set
A P		(S/B15) R/B15	=	B15 NBRP INTRAP1 +	
Р 1			=	INTRAP1 +	
	Set P25	S/P25	Ξ	PXTR +	Store address of trap instruction (40 through 44, 46, 48 through 4B)
	Transfer (TR28-TR31)	PXTR	=	INTRAP1 NINTRAP2 TRAP	
		R/P25	=	PX + = INTRAP1 NINTRAP2 +	
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/2) +	Request for core memory
		(S/MRQ/2)	=	INTRAPI NINTRAP2 +	cycle
		r/mrQ	=	•••	
	Set flip-flop DRQ	s/drq	=	(S/DRQ) NCLEAR	Inhibit transmission of
		(S/DRQ)	=	(S/MRQ/2) +	CPU clock until data release from core memory
		r/drq	Ξ	•••	
	Reset flip-flop INTRAP1	R/INTRAP1	=	NINTRAP2	
	Set flip-flop INTRAP2	s/intrap2	=	INTRAP1 NINTRAP2 +	

Table 3-9. Trap	Sequence	(Cont.)
-----------------	----------	---------

Phase	Function Performed		Sig	nals Involved	Comments
I N T R	(MB0-MB31)	CXMB (S/SXD) OXC	-	/DG/ NINTRAP1 INTRAP2 + NINTRAP1 INTRAP2 +	Extract addressed word and store for execution of instruction (XPSD)
A P 2	(C8-C11)(R28-R31) Reset flip-flop NPRE1	RXC S/NPRE1 (S/PRE1) R/NPRE1		NINTRAP1 INTRAP2 + N(S/PRE1) + NINTRAP1 INTRAP2 	Enable entry into PREP phase
	Reset flip-flop INTRAP2 Reset flip-flop TRAP Reset flip-flop INTRAP	R/INTRAP2 R/TRAP (R/TRAP) R/INTRAP		··· (R/TRAP) FAPSD PH5 + (R/INTRAP)	Exit from TRAP at PH5 of XPSD instruction
	Trap sequence ended	(R/INTRAP)		(R/TRAP) +	

<u>TRAP SEQUENCE</u>. The trap sequence is illustrated in figure 3-51. When signal (S/TRAP) is true, flip-flops TRAP, INTRAP, INTRAP1, and INTRAP2 are set. At the same time, one of the codes listed in table 3-10 is stored in the trap accumulator register (TRACC1 through TRACC4), and the least significant hexadecimal digit of the trap address is stored in the trap address register (TR28 through TR31). The controlling equations are listed in the paragraphs describing trap conditions.

After the address of the next instruction in normal sequence is transferred from the P-register to the B-register, and BRP is reset, the trap circuits enter the INTRAP1 phase. The least significant hexadecimal digit of the trap address is transferred from the trap address register to the least significant flip-flops of the P-register.

S/P28	=	TR28 PXTR +
PXTR	=	INTRAP1 NINTRAP2 TRAP +
(R/P28-R/P31)	=	PX + = INTRAP1 NINTRAP2 +
S/P29	=	TR29 PXTR +
S/P30	=	TR30 PXTR +
S/P31	=	TR31 PXTR +

Table 3-10.	Trap	Codes and	Address	Digits
-------------	------	-----------	---------	--------

Cause of Trap	Trap Accumulator Register (TRACC1-TRACC4)	Trap Address* Register (TR28–TR31)	
Abort	0001	0000	
Watchdog timer runout	0000	0110	
Floating point fault	0000	0100	
Fixed point overflow	0000	0011	
Privileged instruction	0010	0000	
Nonexistent memory a ddre ss	0100	0000	
Not implemented	0000	0001	
Illegal	1000	0000	
Stack fault	0000	0010	
CAL1 instruction CAL2 instruction CAL3 instruction CAL4 instruction	(R28-R31) [†]	{ 1000 1001 1010 1011	
*Stores least significant hexadecimal digit of trap			

location

[†]Contents of (R28–R31) transferred to (TRACC1–TRACC4)




Figure 3-51. Trap Sequence, Flow Diagram

The most significant hexadecimal digit (4) is established by setting P25. Flip-flops MRQ and DRQ are set to permit access to memory during the INTRAP2 phase. The XPSD instruction stored in memory is placed in the D-, O-, and R-registers, and the trap address register is cleared.

$$(R/TR28-R/TR31) = (R/TR) = NINTRAP1 INTRAP2 + ...$$

During execution of the XPSD instruction, the 17-bit instruction address is decremented by one before storage in memory. This operation is required to reduce the address, which was previously incremented by one. The code stored in the trap accumulator register is transferred to the trap address register.

S/TR28	=	NSTRAP (S/TR28) +
(S/TR28)	=	TRACC1 FAPSD PH1
S/TR29	=	NSTRAP (S/TR29) +
(S/TR29)	=	TRACC2 FAPSD PH1
s/tr30	=	NSTRAP (S/TR30)
(S/TR30)	=	TRACC3 FAPSD PH1 +
S/TR31	=	NSTRAP (S/TR31)
(S/TR31)	=	TRACC4 FAPSD PH1 +

Signal NSTRAP is true unless a watchdog timer runout has occurred.

If bit 9 of the XPSD instruction (now in R29) is a one, the code is transferred from the trap address register to the least significant bits of the A-register.

S/A28	=	TR28 AXTR +
AXTR	=	FAPSD 07 PH3 TRAP R29
S/A29	=	TR29 AXTR +
R/A30	=	TR30 AXTR +
S/A31	=	TR31 AXTR +

This number is added to the contents of the D-register and stored in the P-register during PH4. The number is also retained in the trap accumulator register so that during PH4 it is merged with the existing condition code (S0 through S3) to form a new condition code.

s/cc1	=	(S/CC1/3) + SO CCXS/0 +
(S/CC1/3)	=	(S/CC1/1) + = CCXTRACC TRACC1
		+
CCXTRACC	=	FAPSD 07 PH4 TRAP
CCXS/0	=	PSW1XS + = FAPSD PH4 +
s/cc2	=	CCXTRACC TRACC2 + S1 CCXS/0
		+ •••
s/cc3	=	CCXTRACC TRACC3 + S1 CCXS/0
		+
s/cc4	=	CCXTRACC TRACC4 + S3 CCXS/0
		+
(R/CC1-R/CC	:4)	= CCXS/0 +

During phase 5 of the XPSD instruction, the trap accumulator register and the trap address register are cleared.

$$(R/TR28-R/TR31) = (R/TR) = (R/TRACC/1) + ... = FAPSD PH5$$

The trap sequence is terminated at the same time.

<u>TRAP CONDITIONS</u>. The conditions for entering the trap sequence are represented by the inputs to signal (S/TRAP).

- (S/TRAP) = ABO (Abort)
 - + STRAP (Watchdog timer runout)
 - + FAFL NRW ENDE NINTRAP (Floating point)
 - + FACAL PH1 (Call)
 - + ENDE AM CC2 OVERIND (Fixed point overflow)
 - + FAPRIV NMASTER PRETR NINTRAP (Privileged)
 - + ADNH NIOACT (Address not here)
 - + FANIMP PRETR (Not implemented)
 - + FAILL PRETR (Illegal)
 - + FAST PH2 SW1 NSW5 (Stack)
 - + FAST PH2 SW3 NSW6 (Stack)

Figure 3-52 indicates all opcodes that might generate a true (S/TRAP) signal. Opcodes for which no operation is defined unconditionally generate a true (S/TRAP) signal. Some opcodes generate a true (S/TRAP) signal only for selected conditions. For example, an immediate instruction (FAIM) with an indirect address bit (IA) equal to one will cause a trap sequence. Conditions such as watchdog timer runout or addressing nonexistent locations are not associated with particular opcodes.

<u>Call Instructions</u>. The four call instructions (CAL1, CAL2, CAL3, and CAL4) cause the computer to trap to location X'48', X'49', X'4A', and X'4B', respectively.

For the CAL1 instruction (opcode 04), only TR28 is set.

S/TR28 = FACAL PH1 NTRAP NSTRAP + ...

(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...

For the CAL2 instruction (opcode 05), TR28 and TR31 are set.

s/tr31	=	NSTRAP (S/TR31)
(C/TD21)		

(S/TR31) = FACAL PH1 NTRAP NSTRAP O7 + ...

For the CAL3 instruction (opcode 06), TR28 and TR30 are set.

s/tr30	=	NSTRAP (S/TR30) +
(S/TR30)	=	FACAL PHI NTRAP NSTRAP O6

For the CAL4 instruction (opcode 07), TR28, TR30, and TR31 are set, since inputs to all three flip-flops are true.




Figure 3-52. Operation Codes Resulting in Trap

The contents of R28 through R31 are stored in the trap accumulator register as the address code is stored in the trap address register.

S/TRACC1	=	FACAL PH1 +	NTRAP	NSTRAP	R28
(R/TRACC1-	r/tr	ACC4) = (R/ +	/TRACC)	= (S/TR	AP)
S/TRACC2	=	FACAL PH1 +	NTRAP	NSTRAP	R 29
S/TRACC3	=	FACAL PH1 +	NTRAP	NSTRAP	R 30
S/TRACC4	=	FACAL PH1 +	NTRAP	NSTRAP	R31

This code is transferred to the trap address register during the XPSD instruction. If bit 9 of the XPSD instruction is a one, it is added to the contents of the D-register and merged with the contents of the trap accumulator register to set condition code flip-flops CC1 through CC4.

<u>Push-Down Stack Limit Instructions</u>. During the execution of any stack-manipulating instruction, words are either added to or removed from the stack. In either case, the space count fields of the stack pointer doubleword are tested before moving any words. If the execution of the instruction would cause the space count to become less than zero or greater than $(2^{15}-1)$, the instruction is aborted with memory and register unchanged; then, if bit 32 (TS) of the stack pointer doubleword is zero, the CPU traps to location X'42'. (S/TRAP) = FAST PH2 SW1 NSW5 + ...

If execution of the instruction would cause the word count to become less than zero or greater than $(2^{15}-1)$, the instruction is aborted with memory and registers unchanged; then, if bit 48 (TW) of the stack pointer doubleword is a zero, the CPU traps to location X'42'.

(S/TRAP)	=	FAST PH2 SW3 NSW6 +
FAST	=	FAST/A + FUMSP
FAST/A	=	OU0 O4 NO5 (PLW, PSW, PLM, PSM)
FUMSP	=	OU1 OL3 (MSP)

When a trap is caused by a stack fault, the trap accumulator register is cleared.

(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP)+ ...

The least significant hexadecimal digit is set to 2 by setting TR30.

$$S/TR30 = NSTRAP (S/TR30) + ...$$

 $(S/TR30) = FAST PH2 SW1 NSW5$
 $+ FAST PH2 SW3 NSW6 + ...$
 $(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...$

Therefore, a stack fault causes a trap to location X'42' with a code of 0000.

<u>Floating Point Fault</u>. A floating point fault is detected after the operation called for by the instruction code is performed, but before any results are actually loaded in to the general registers. If no error is detected, signal (S/RW/FP) from logic in the floating-point box sets flipflop RW.

s/rw	=	(S/RW/1)
(S/RW/1)	=	(S/RW/FP) +
R/RW	=	• • •

This signal may be generated during floating point operations, as described elsewhere in this manual:

Opcodes	Phase	Reference
FAS, FSS, FAL, FSL	CPU PH7, box PH9	Table 3–65
FAS, FSS, FAL, FSL	CPU PH8, box PH10	Table 3-65
FMS, FML	CPU PH7, box PH9	Table 3-óó
FMS, FML	CPU PH8, box PH10	Table 3-66
FDS, FDL	CPU PH7, box PH9	Table 3-67
FDS, FDL	CPU PH8, box PH10	Table 3-67

If RW is not set during floating point operations, a trap occurs during the end phase of the CPU, and the trap accumulator register is cleared:

(S/TRAP)	=	FAFL NRW ENDE NINTRAP +	•
FAFL	=	NO1 O3 O4 O5	
(R/TRACCI	-R/TR	$ACC4) = (R/TRACC) = (S/TRAP) + \dots$	

The least significant hexadecimal digit is set to 4 by setting TR29 and resetting TR28, TR30, and TR31.

S/TR29 = FAFL NRW PH10 + ...(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...

Therefore, a floating point fault causes a trap to location X'44' with a code of 0000.

When a trap is caused by a floating point fault, the trap accumulator register is cleared.

(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + ...

The least significant hexadecimal digit is set to 4 by setting P29.

S/TR29 = FAFL NRW PH10

Therefore, a floating point fault causes a trap to location X'44' with a code of 0000.

$$(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...$$

Nonexistent Memory Address. Any attempt to access a nonexistent memory address causes a trap to location X'40' at the time of the request for memory service.

(S/TRAP)	=	ADNH NIOACT +
F/ADNH	=	ADNHL (Direct set)
ADNHL	=	ADNHL NACCL/1 + DRQ/1 (NAH AHCL)
R/ADNH	=	(R/ADNH)

(R/ADNH) = NIOACT + IOPH1 SW11

Flip-flop ADNH is direct set after the memory has had sufficient time to recognize the address. If the internal I/O is not active, (NIOACT) the trap sequence is initiated.

When a trap is caused by addressing a nonexistent memory location, the trap accumulator register is set to 0100 by setting TRACC2.

S/TRACC2 = NTRAP NSTRAP ADNH TRACC2 INH + ...

TRACC2 INH= N(FAILL PRETR) N(FANIMP PRETR)

(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + ...

The least significant hexadecimal digit is set to 0.

(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...

Therefore, a nonexistent memory trap causes a trap to location X'40' with a code of 0100.

Nonexistent Instructions. Any instruction on Sigma 5 that is neither standard nor optional is defined as nonexistent. This classification includes immediate addressing instructions that are indirectly addressed. If the execution of a nonexistent instruction is attempted, the CPU traps to location X'40' at the time the instruction is decoded.

(S/TRAP)	=	FAILL PRETR +
S/PRETR	=	NANLZ PREI

 $R/PRETR = \dots$

+ FUMMC N(ND12 ND13 D14) (Move to memory control with invalid X code)

	+ OU2 O4 NO5 NO6	(28, 29)
	+ OU1 NO4 O5 O6	(16, 17)
	+ OU7 NO4 O5 O6	(76, 77)
	+ OU2 NO4 O5 O6	(26, 27)
	+ OU7 O4	(78 through 7F)
	+ 01 NO3 NO4 NO5	(40 through 43, 60 through 63)
	+ OU0 NO4 NO5 NFALCF	(00, 01, 03)
	+ OU5 OL9	(59)
	+ OL4 O3 NFABYTE	(14, 34, 54)
	+ FAILL/1	
FAILL/1 =	04 05 01 03	(5C through 5F, 7C through 7F)
	+ 04 05 NO3 NO6 NO1	(0C, 0D, 2C, 2D)

When a trap is caused by attempted execution of an illegal instruction, the trap accumulator register is set to 1000 by setting TRACC1.

S/TRACC1 = FAILL PRETR NTRAP NSTRAP + ...

 $(R/TRACC1-R/TRACC4) = (R/TR) = (S/TRAP) + \dots$

The least significant hexadecimal digit is set to 0.

 $(R/TR28-R/TR31) = (R/TRACC) = (S/TRAP) + \dots$

Therefore, attempted execution of an illegal instruction causes a trap to location X'40' with a code of 1000.

<u>Privileged Instructions</u>. Privileged instructions can be implemented only by a CPU operating in the master mode, as indicated by flip-flop NMASTER. If this flip-flop, which is part of the program status doubleword (PSD), is set, privileged instructions cannot be implemented, but cause a trap to location X'40' at the time of instruction decoding.

(S/TRAP) = FAPRIV NMASTER PRETR NINTRAP + ... FAPRIV = O4 O5 NO3 S/PRETR = NANLZ PRE1 R/PRETR = ... S/NMASTER = S8 PSW1XS (Load bit 8 of PSD) R/NMASTER = PSW1XS

The privileged instructions are LPSD, XPSD, WAIT, LRP, SIO, TIO, TDV, HIO, RD, WD, AIO, and MMC.

When a trap is caused by attempted execution of a privileged instruction by a CPU operating in the slave mode, the trap accumulator register is set to 0100 by setting TRACC3.

S/TRACC3 = FAPRIV NMASTER PRETR NTRAP NSTRAP + ...

 $(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$

The least significant hexadecimal digit is set to 0.

 $(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + \dots$

Therefore, a privileged instruction trap causes a trap to location X'40' with a code of 0100.

<u>Unimplemented Instructions</u>. Unimplemented instructions consist of all floating point instructions. If the floating point option is not included in the CPU, any floating point opcode generates an (S/TRAP) signal and causes a trap to location X'41' at the time of instruction decode.

(S/TRAP) = FANIMP PRETR

FANIMP = NO1 03 04 05 NEPOPTION

NFPOPTION = Floating-point option not installed

The floating point opcodes are FSL, FAL, FDL, FML, FSS, FAS, FDS, and FMS.

When a trap is caused by an unimplemented instruction, the trap accumulator register is cleared.

 $(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$

The least significant hexadecimal digit is set to 0001 by setting TR31.

Therefore, an unimplemented instruction trap causes a trap to location X'41' with a code of 0000.

Fixed Point Overflow Instructions. Fixed point overflow can occur for the LCW, LAW, LCD, LAD, AI, AH, AW, AD, SH, SW, SD, DH, DW, AWM, MTH, and MTW instructions. Except for the DH and DW instructions, execution is allowed to proceed to completion. For DH and DW, the instruction execution is aborted without changing any register. If the trap mask (AM) is a one, the CPU traps to location X'43' instead of executing the next instruction in sequence.

- (S/TRAP) = ENDE AM CC2 OVERIND + ...
- S/AM = S11 PSW1XS (Set when PSD stored)

R/AM = PSW1XS

- + FADIV PH4 + ...
- R/CC2 = (After exit from trap)
- OVERIND = FADIV + OVERIND/1
- FADIV = FUDW NR31 + FADIVH (DW, DH)
- S/OVERIND/1 = PROBOVER + PROBOVER/H
- R/OVERIND/1 = CLEAR
- PROBOVER/H = FAMT PH2 NINTRAP OU5 (MTW, MTH)
- PROBOVER = FUAWM (PH1 + PH3) (AWM) + FALOAD/C (PH1 + PH3) NO1 (LCD, LCW)
 - + FALOAD/A PH4 (LAD, LAW)
 - + FALOAD/A PH2 NO1
 - + FAARITH (PH1 + PH3) (AD, AI, AW, AH, SD, SW, SH)
 - + FAMT PH2 NINTRAP (MTW, MTH, MTB)

An overflow resulting from a division instruction is detected before the instruction is executed; therefore, the divide instruction which would cause an overflow is aborted. An addition with the addend and augend having like signs, or a subtraction with a minuend and subtrahend having unlike signs, can cause an overflow.

When a trap is caused by a fixed point overflow fault, the trap accumulator register is cleared.

$$(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$$

The least significant hexadecimal digit is set to 3 by setting TR30 and TR31.

S/TR30 = NSTRAP (S/TR30) + ... (S/TR30) = OVERIND PH10 AM CC2 + ... S/TR31 = NSTRAP (S/TR31) + ... (S/TR31) = OVERIND PH10 AM CC2 + ... (R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...

Therefore, a fixed point overflow fault causes a trap to location X'43' with a code of 0000.

<u>Memory Write-Protection Violation</u>. A memory protection violation occurs when any instruction attempts to alter write-protected memory and the correct write key is nonzero and does not match the write lock for the memory page. When a memory protection violation occurs, the CPU aborts execution of the current instruction (without changing protected memory) and traps to location X'40'. The trap occurs before memory access.

(S/TRAP)	=	ABO +
ABO	=	ABO/1 ABO/2
ABO/1	=	[(S/ABO/1) ABOT +] NCROSSADD
(S/ABO/	′1)	= MBXS NPCPACT NIOACT NINTRAP N(FAIO PH3)
ABOT	=	DL2/110
ABO/2	=	(LCK0 WK1 + LCK1 WK0) N(LCK0 LCK1 WK0 WK1)

When a trap is caused by a memory write-protection violation, the trap accumulator register is set to 0001 by setting TRACC4.

The least significant hexadecimal digit is set to 0.

(R/TR28-R/TR31) = (R/TR) = (S/TRAP) + ...

Therefore, a memory write-protection violation causes a trap to location X'40' with a code of 0001.

WATCHDOG TIMER. The watchdog timer (WDT) ensures that the CPU must periodically reach interruptible points of operation in the execution of instructions. An interruptible point is a time during the execution of a program when an interrupt request (if present) would be acknowledged. Interruptible points occur at the end of every instruction and during the execution of some instructions. The WDT measures elapsed time from the last interruptible point. If the maximum allowable time has been reached before the next time that an interrupt could be recognized, the current instruction is aborted and the WDT runout trap is activated. Except for a nonexistent address used with RD or WD, programs trapped by the WDT cannot (in general) be continued. After a WDT runout, the CPU traps to location X'46'.

WDT signal STRAP is controlled by a binary counter and control flip-flops.

STRAP = WDTA WDTRAC CEINT + ...

In the 6-bit binary counter, WCT1 represents the most significant bit, and WCT6 represents the least significant bit. The counter is advanced by the 1-MHz clock signal (1MC).

When a trap is caused by watchdog timer runout, all flipflops of the trap accumulator register are reset.

 $(R/TRACC1-R/TRACC4) = (R/TRACC) = (S/TRAP) + \dots$

The least significant hexadecimal digit is set to 6 by setting TR29 and TR30.

Therefore, a watchdog timer runout trap causes a trap to location X'46' with a code of 0000.

3-30 Interrupts

GENERAL. The interrupt system provides for a maximum of 237 interrupt levels, of which 13 are internal and 224 are external. The 13 internal interrupt levels include seven standard features (two count-pulse interrupts, a memory parity interrupt, two counter-equals-zero interrupts, an input/output interrupt, and a control panel interrupt) and six optional features (the power-on interrupt, the power-off interrupt, two additional count-pulse interrupts, and two additional counter-equals-zero interrupts). The 224 external interrupts are divided into 14 groups of 16 interrupt levels each. Chassis writing in the CPU divides the internal interrupts into the override group, the counter-equals-zero group, and the input/output group. The override group has priority over all interrupt groups. The priority sequence of all other groups is optional, as described in the Sigma 5 Computer Reference Manual under the Interrupt System heading.

<u>Interrupt Control</u>. Interrupt operations are controlled by logic and by programming. Each of the 237 interrupt levels is assigned a unique memory location to which the CPU branches when the interrupt level is acknowledged. The contents of the memory location are transferred to the CPU. The interrupt location must contain one of the following instructions: modify and test byte (MTB), modify and test halfword (MTH), modify and test word (MTW), or exchange program status doubleword (XPSD). The MTB, MTH, and MTW instructions are single instruction interrupts. The XPSD instruction transfers control of the CPU to a service routine stored in memory. The service routine must end with a load program status doubleword instruction (LPSD).

Operation of groups of interrupt levels is controlled by the program status doubleword. If bit 37 is a one, CIF is set, and the count-equals-zero interrupts are inhibited. If bit 38 is a one, II is set, and the input/output interrupts are inhibited. If bit 39 is a one, EI is set, and all external interrupt groups are inhibited. The power-on and power-off interrupts, if installed, are always enabled and armed, and cannot be inhibited. The override interrupts also cannot be inhibited.

The address of the memory location associated with each interrupt level is controlled by signals which indicate that an interrupt level is waiting, enabled, and has priority over other interrupt levels.

Interrupt Levels. Each of the 237 interrupt levels includes an interrupt circuit consisting of three flip-flops. The state of the interrupt circuit indicates the status of the interrupt level. A circuit which is disarmed is effectively removed from the interrupt system. A circuit which is armed is

transferred to the waiting state when an event or condition associated with the circuit is detected. (The event or condition may be a power failure, a programmed count sequence, or a control panel operation, as typical examples.) If a circuit in the waiting state is enabled, it causes an interrupt operation to begin when that interrupt level has priority. Priority is established by a combination of signals generated by interrupt circuits and by system cabling. Priority is also controlled by bits 37, 38, and 39 of a program status doubleword (PSD), which in turn are controlled by write direct instructions. An interrupt circuit may be enabled only by a write direct instruction, or by an XPSD or LPSD instruction. When an enabled circuit in the waiting state is acknowledged, it is transferred to the active state. Any number of interrupt circuits may be in the waiting and enabled state, but only one may be in the active state at any one time.

Interrupt Sequence. The interrupt system permits the interruption. Interrupt operations are controlled by interrupt/trap phase flip-flops INTRAP, INTRAP1, and INTRAP2, as sumoperation is usually later resumed from the point of interruption. Interrupt operations are controlled by interrupt/ trap phase flip-flops INTRAP, INTRAP1, and INTRAP2, as summarized in table 3-11 and illustrated in figure 3-53.

Phase	Function Performed		Sig	nals Involved	Comments
Pre- limin- ary	Set flip-flop INT	s/int r/int	=	INT9 	Flip-flop INT set when an interrupt circuit is waiting, enabled, and has priority
	Enable signal IEN	IEN	=	KRUN PH10 NIOSC NDCSTOP	IEN can be true only at end of execution (PH10)
	Set flip-flops INTRAP, INTRAP1,	S/INTRAP	=	(S/INTRAP) NRESET	True (S/INTRAP) signal
	and INTRAP2 to establish interrupt condition	(S/INTRAP)	=	INT IEN NINTRAP +	sets three flip-flops when interrupt enabled (INT
		R/INTRAP	=	(R/TRAP) + FAMT PH9	IEN). Flip-flop TRAP
		(R/TRAP)	=	FAPSD PH5 + RESET	remains in reset state to distinguish interrupt and
		S/INTRAP1	=	(S/INTRAP) NRESET	trap
		R/INTRAP1	=	RESET + NINTRAP2	
		S/INTRAP2	=	(S/INTRAP2) NRESET	
		(S/INTRAP2)	Ξ	(S/INTRAP) + INTRAP1 NINTRAP2	
		R/INTRAP2	=	•••	
	Inhibit reset of flip-flop NPRE1	S/NPRE1	=	N(S/PRE1)	Entry into PREP phase of
		(S/PRE1)	=	PRE1EN PH10 +	subsequent instruction inhibited by true
		NPREIEN	H	(S/INTRAP) +	(S/INTRAP) signal
		R/NPRE1	=	•••	

Table 3-11. Interrupt Sequence

(Continued)

Table 3-11	Interrupt	Sequence	(Cont.)
------------	-----------	----------	---------

Phase	Function Performed		Sig	inals Involved	Comments
Pre- limin- ary (Cont.)	Enable CLEAR signal	CLEAR	=	(S/INTRAP) +	Clear selected flip-flops
I N T	Set flip-flop CEINT	s/ceint	=	INTRAP1 INTRAP2 NTRAP +	Inhibits CPU clock during next phase, until action response from interrupt
R		R/CEINT	=	•••	circuits
A	(P15-P31)(B15-B31)	Bn	=	Pn BXP +	Next instruction in
i		вхр	=	BXP1 +	program sequence
I		BXP/1	=	INTRAP1 BRP +	
N T R A	Reset flip-flop BRP	R/BRP	=	INTRAPI +	Indicate next instruction in sequence is in B- register
Р 2	Reset flip-flop INTRAP2	R/INTRAP2	=	•••	
I	Sustain B15	S/B15	=	(S/B15) +	Prevent reset of B15 if set
N		(S/B15)	=	B15 NBRP INTRAP1 +	
T R		R/B15	=	INTRAP1 +	
A P 1	Inhibit CPU clock until ARE	CLEN	=	NCEINT + CEINT ARE	ARE controlled by inter- rupt sequence
		ARE	=	AIE1 1MC +	
	(INTO-INT8)	PXINT	=	INTRAP1 NINTRAP2 NTRAP	Clear P-register and store interrupt address
		PX	=	INTRAPI NINTRAP2 +	
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/2) +	Request for core memory
		(S/MRQ/2)	=	INTRAP1 NINTRAP2 +	cycle
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibiting
		(S/DRQ)	=	(S/MRQ/2) +	transmission of another clock until data release
		R/DRQ	=	•••	
	Reset flip-flop CEINT	R/CEINT	=	•••	Enable CPU clock
	Reset flip-flop INTRAP1	R/INTRAP1	=	NINTRAP2	
	Set flip-flop INTRAP2	S/INTRAP2	=	INTRAPI NINTRAP2 +	
I	(MB0-MB31)	СХМВ	=	DG	Extract addressed word
N T	(C0-C31)	(S/SXD)	=	NINTRAP1 INTRAP2	and store for execution of instruction (MTB, MTH,
R	(C0-C7)	DXC	=	INTRAP2 +	MTW, or XPSD)
A P	C10	охс	=	NINTRAP1 INTRAP2 +	
2	C11	RXC	=	NINTRAP1 INTRAP2 +	

Table 3-11. Interrupt Sequence (Cont.)

Phase	Function Performed		Sig	nals Involved	Comments
I N T R A P	Reset flip-flop NPRE1	S/NPRE1 (S/PRE1) R/NPRE1	H H	N(S/PRE1) + NINTRAP1 INTRAP2 +	Enable entry into PREP phase
2 (Cont.)	Reset flip-flop INTRAP2	R/INTRAP2	=		
	If instruction is modify and test, reset INTRAP during phase 9	R/INTRAP	=	FAMT PH9 +	
	If count reduced to zero, CNTZREQ during phase 2	CNTZREQ	=	SOO31Z FAMT PH2 INTRAP	Enable interrupt level
	If instruction is XPSD, execute service routine, terminate with LPSD unless service routine interrupted	R/INTRAP	=	FAPSD PH5 +	
	Trap sequence ended				

The interrupt/trap phase flip-flops are clocked by CPU ac signals; however, actual control of the phases is in the interrupt circuits, which are clocked by a 1-MHz clock from the CPU. Synchronization of the clocks is done by disabling the CPU clock until a 1-MHz clock is received from the interrupt chassis. During the interrupt phases, the next instruction address is stored and the interrupt address associated with the interrupt in progress is received by the CPU for memory access. The general sequence of operations for an interrupt is illustrated in figure 3-54.

The program is executed in normal sequence until an interrupt is detected. A signal generated by the interrupt circuits is sampled at the end of each instruction, during iterated sequences, and during execution of a move to memory control instruction. If any interrupt circuit is waiting and enabled, is not inhibited, and has priority an interrupt sequence begins.

The contents of the P-register, which contains the address of the next program instruction in normal sequence, are stored in the B-register. The code from interrupt signals INTO through INT8, which is the address of the memory location associated with the interrupt, are stored in the P-register. The CPU then accesses that location in memory, transfers the contents to the C-register, and stores the data in the D-, O-, and R-registers. If the contents of the memory location are not an XPSD, MTB, MTH, or MTW instruction, a program error has occurred, and subsequent operations are meaningless.




Figure 3–53. Interrupt Phases




Figure 3-54. Interrupt Sequence, Flow Diagram




Figure 3-55. Power-On and Power-Off Interrupt Circuits, Cycle of Operation

After the XPSD instruction in the interrupt location has been executed, the associated service routine is followed, and the interrupt circuit returns to the armed state.

R/IS1	=	NISNIPO NIPI IBO
IBO	=	AIB LEVACT
LEVACT	=	FAPSD PH5 NO7 R30
S/IP1	Ξ	ISI NISNIPO IBO

Signal AIB is a timing signal generated during the interrupt sequence. Signal LEVACT is generated by an LPSD signal in the service routine.

When power is applied, signal PON is true, and interrupt circuit 0 goes through a similar sequence of operations.

s/ipo	=	ISO IBO + RESET
R∕IP0	æ	RO IEO
RO	=	INO IPO ISO
S/IS0	=	IPO PON
R/ISO	=	NIPO IBO + RESET

If a modify and test instruction is accessed, the instruction is executed, and the modified contents of the addressed location are sampled. If the count is not zero, the CPU returns to the program. If the count is zero, an additional interrupt circuit may be placed in the waiting state (not the circuit which caused the interrupt sequence to start). If the circuit now placed in the waiting state is enabled and has priority, the CPU will begin a new interrupt cycle. If the interrupt circuit is not enabled or does not have priority, the CPU returns to the program.

If an XPSD instruction is accessed, the instruction is executed and the CPU is controlled by a service routine stored in memory. This service routine may itself be interrupted at the end of any instruction in the routine. If the service routine is not interrupted, it is terminated by an LPSD instruction. When the LPSD instruction is executed, the interrupt circuit which caused the interrupt sequence to start is transferred from the active state to either the armed or the disarmed state. If a new interrupt circuit is waiting and enabled and has priority, a new interrupt sequence is begun; otherwise, the CPU returns to the program.

<u>INTERRUPT CIRCUITS</u>. Each interrupt level is controlled by an interrupt circuit which establishes the state of interrupt level and generates signals which control priority of each level. Each interrupt circuit consists of three flipflops – ISn, IPn, INn (n = 0, 1, 2, ... 15). The five significant states of an interrupt circuit and the conditions established for the level are summarized in table 3-12.

<u>Power Fail-Safe Interrupts</u>. Interrupt levels 0 and 1 are the power-on and power-off interrupts, which are controlled by optional equipment. These circuits have the highest priority level, and are always enabled. The cycle of operation for the power fail-safe interrupts is illustrated in figure 3-55.

These interrupt levels are always enabled because the inputs to INn flip-flops are hardwired.

S/IN0 = ... R/IN0 = GND S/IN1 = ... R/IN1 = GND

They are placed in the armed state by a reset signal, and are normally in the armed and enabled state.

S/IPO	Ξ	RESET +
R/ISO	=	RESET +
S/IP1	=	RESET +
R/IS1	=	RESET +

When power fails, signal IOFF is true, and interrupt level 1 is placed in the waiting and enabled state.

Table 3-12. Significant States of Ir	nterrupt Circuit	
--------------------------------------	------------------	--

FL	IP-FL	OPS	STATE
ISn	IPn	INn*	
(n=(), 1, 2,	15)	
0	0	X	Disarmed. Circuit effectively removed from interrupt system. Interrupt signal neither accepted nor remembered. Change of state only by program intervention
0	1	Х	Armed. Can accept and remember inter- rupt signal. Advances to waiting state when interrupt signal is recognized
1	1	0	Waiting and disabled. Cannot advance to active state. Requires program intervention to be enabled
1	1	1	Waiting and enabled. Can advance to active state if interrupt circuit has highest priority
1	0	1	Active or waiting. The highest priority circuit in this state will become active when accepted as an interrupt by the CPU. Other circuits in this state wait for acceptance in priority sequence
*Power fail-safe interrupt circuits (0 and 1) are always enabled, so that state of flip-flops is XX1 at all times (INn set).			

An interrupt sequence takes place, during which the interrupt level is placed in the active state.

R/IP1	=	REIP1 IEO
REIP1	=	IN1 IP1 IS1 NISINO NISNIPO
NISIN) =	NISO + NINO
nisnii	P0 =	N(ISO NIPO) = NISO + IPO
IEO	=	AIE1 ENOVRD
enovi	RD =	R01 +
R01	=	REIP1 +

Signals NISINO and NISNIPO are priority signals that prevent a change of state if the higher priority O level is waiting and enabled, or active. Signal ENOVRD initiates the interrupt sequence. Signal AIE1 is a timing signal generated during an interrupt sequence. All interrupt circuits are clocked by the 1-MHz signal (1MCS). Because interrupt level 0 has the highest priority of all interrupts, no priority signals such as NISNIPO or NISINO are required. Signal ENOVRD is enabled by signal R0.

ENOVRD	=	RO1 +
R01	=	RO +

<u>Count-Pulse Interrupts</u>. Interrupt levels 2 through 5 are count-pulse interrupts, two of which are standard and two of which are optional. The feature of an interrupt circuit that distinguishes its function is the input that enables the change of state from armed to waiting (01X to 11X). For the count-pulse interrupts, the signals are CPUL1 through CPUL4.

s/is2	=	IP2 CPUL1 +
s/Is3	=	IP3 CPUL2 +
s/IS4	=	IP4 CPUL3 +
S/IS5	=	IP5 CPUL4 +

These signals are generated by flip-flops of the real-time counters, which are direct reset after the transfer from the armed state (01X) to the waiting state (11X).

E/CPUL1	=	I S2
E/CPUL2	=	153
E/CPUL3	=	IS4
E/CPUL4	=	I \$ 5

The inputs to interrupt circuit 2 are typical of interrupt circuits 2 through 15.

s/IN2	=	DAT16 AEENLE			
R∕IN2	=	DAT16 ADBDB + REN			
S/IP2	=	IS2 NISNIP1 ARMOVD + DAT16 AEADB			
NISN	IP1 :	= NISI NISNIPO + IPI NISNIPO			
ARMC	OVD	= IBO LEVARM			
LEVA	RM	= LEVACT N(FAPSD PH5 NR31)			
R/IP2	=	R2 IEO + DAT16 DARM			
R2	=	IS2 IP2 IN2 NISIN1			
NISIN1 = NIS1 NISINO NISNIPO + NIN1 NISINO NISNIPO					
s/IS2	=	IP2 CPUL1 + DAT16 IP2 TRIG			
R/IS2	=	NIP2 NISNIP1 IBO + DAT16 DARM			

Signals associated with DAT16 are controlled by a write direct instruction. Therefore, the circuit can be enabled (placed in state XX1) only during a WD instruction. The circuit is also initially placed in the armed state (010 or 011) by a WD instruction. Signals NISNIP1, NISNIP0, NISIN0, and NISIN1 are priority signals that prevent changes of state when higher priority circuits are active, or waiting and enabled. Signals such as this are generated at all levels, making it possible for only one interrupt circuit to transfer to the active state (101) at any time. More than one interrupt circuit can be in the active state, if a higher priority interrupt circuit goes active during a subroutine for a lower priority interrupt circuit. Several interrupt circuits may be in the waiting and enabled state (111) at one time. However, only the circuit having the highest priority can be transferred to the active state (111 to 101).

Signals IEO, IBO, and ARMOVD are generated during the interrupt sequence for the override interrupts. Corresponding signals for the counter-equals-zero interrupts are IEC, IBC, and ARMCNTR. Corresponding signals for the input/output interrupts are IEI, IBI, and ARMIO.

The normal sequence of operations for an interrupt circuit begins when the circuit is armed (placed in state 01X). When the triggering signal is true, the circuit is placed in the waiting state (11X).

 $S/IS2 = IP2 CPUL1 + \dots$

When the circuit is enabled and waiting, and has highest priority, it initiates an interrupt sequence and is transferred to the active state (101).

 $R/IP2 = R2 IEO + \dots$

While the interrupt circuit is in the active state, the instruction stored in the associated memory location is executed. After all operations associated with the interrupt have been completed, the interrupt circuit leaves the active state (101 to 011 or 001). (The circuit cannot be disabled by an interrupt sequence.)

S/IP2	=	IS2 NISNIP1 ARMOVD +
R/IS2	=	NIP2 NISNIP1 IBO +
ARMC	DVD	= IBO LEVARM

Signal IBO will always be true at the end of the interrupt sequence, causing a transfer from state 101 to state 0X1. If signal LEVARM is also true at the end of the active state, the transfer is from state 101 to 011; if LEVARM is false, the transfer is from state 101 to 001.

<u>Memory Parity Interrupt</u>. Interrupt circuit 6 is transferred from the armed state to the waiting state (01X to 11X) if flip-flop PEINT is set, indicating parity error.

S/IS6 = IP6 PEINT + ...

Flip-flop PEINT is reset after the interrupt circuit exits from the active state.

 $R/PEINT = (R/PEINT/2) + \dots$ (R/PEINT/2) = IN6 NIS6 <u>Counter-Equals-Zero Interrupts</u>. Interrupt circuits 8, 9, 10, and 11 are controlled by interrupt circuits 2, 3, 4, and 5, respectively.

S/1S8	=	IP8 SR8
SR8	=	CNTZREQ ISNIP2
CNTZREQ	=	FAMT PH2 INTRAP SO031Z
ISNIP2	=	IS2 NIP2
S/IS9	=	IP9 SR9
SR9	=	CNTZREQ IS3 NIP3
S/IS10	=	IP10 SR10
SR10	=	CNTZREQ ISNIP4
ISNIP4	=	IS4 NIP4
S/IS11	=	IP11 SR11
SR11	=	CNTZREQ IS5 NIP5

Whenever one of the count-pulse interrupt circuits is in the active state (101) and the count has been reduced to zero (S0031Z) one of the counter-equals-zero interrupt circuits is placed in the waiting state (01X to 11X).

<u>Input-Output Interrupt</u>. Interrupt circuit 12 is placed in the waiting state (11X) by an IOP interrupt request signal.

S/IS12 = IP12 IR

<u>Control Panel Interrupt</u>. Interrupt circuit 13 is placed in the waiting state (11X) by a control panel switch interlocked with a flip-flop.

S/IS13	=	IP13 SR13
SR13	Ξ	KINTRP NCNLK
s/CNLK	=	IS13
R/CNLK	=	nkintrp/b
C/CNLK	=	NIMCS

<u>PRIORITY SIGNALS</u>. Signals generated by interrupt circuits are interconnected in order to control priority of interrupt levels. Interrupt levels 0 through 7 have the highest priority. Counter-equals-zero interrupts, input/output interrupts, and external interrupts in groups of 16 may be connected in any priority sequence at the option of the user. Signals external to the CPU control all priority assignments after interrupt level 7.

The priority signals permit only one interrupt circuit in the waiting and enabled state (111) to be transferred to the active or waiting state (101) on a particular interrupt clock. More than one interrupt circuit may be in the active or waiting state at a given time. For example, if a high-priority interrupt circuit is transferred to the active or wait-ing state while a low-priority interrupt circuit is active, the high-priority circuit will override the low-priority circuit. While the high-priority circuit is active, the high-priority circuit previously active will be domant until the high-priority circuit has completed its operation. The

low-priority circuit, having remained in the active or waiting state (101), then resumes operation.

<u>Interrupt Circuit Priority Signals.</u> Associated with each interrupt circuit are priority signals. Typical signals for even-numbered circuits are:

R10	=	IN10 IP10 IS10 NISIN9
NISIN10	=	N(IS10 IN10)
NISNIP10	=	N(IS10 NIP10)

Thus, R10 can be true only if interrupt circuit 10 is waiting and enabled and if no high priority interrupt in that group is waiting or active. Signal NISIN10 is true only if circuit 10 is not active, and not waiting and enabled, and NISNIP10 is true only if circuit 10 is not active.

Typical signals for odd-numbered circuits are:

REIP11	=	IN11 IP11 IS11 NISIN10 NISNIP10 NISIN9
NISIN11	Ξ	NIS11 NISIN10 NISNIP10 NISIN9 + NIN11 NISIN10 NISNIP10 NISIN9
NISNIP11	=	NIS11 NISNIP10 NISNIP9 + IP11 NISNIP10 NISNIP9

Thus, REIP11 can be true only if interrupt circuit 11 is waiting and enabled and no higher priority interrupt in that group is waiting or active. Signal NISIN11 can be true only if interrupt circuit 11 is not active, and not waiting and enabled and no higher priority interrupt in that group is waiting or active. In addition, signals NISIN10 NISNIP10 prevent REIP11 or NISIN11 from being true unless interrupt circuit 10 is not active, and not waiting and enabled. Signal NISNIP11 can be true only if interrupt circuit 11 is not active and interrupt circuit 10 is not active.

Signals NISIN9 and NISNIP9 are controlled by all interrupt circuits from 0 through 9. Similar signals are generated at all levels of interrupts.

Signals generated by odd-numbered circuits and evennumbered circuits are combined into such signals as:

R1011 = R10 + REIP11

Signal R1011 will be true if either circuit 10 or circuit 11 is waiting and enabled, and no higher priority circuit is waiting and enabled.

<u>Priority Chain Signals.</u> An interrupt sequence is initiated after signal INT9 is true, enabling flip-flop INT to be set. Signal INT9 is controlled by inputs from all interrupt circuits, including external interrupts.

INT9 = ENOVRD + ENCNTR + ENIO + ...

Signal ENOVRD is true if any of the first eight interrupt circuits is waiting and enabled.

ENOVRD	=	R01 + R23 + R45 + R67
R01	=	RO + REIP1 (typical)

More than one interrupt circuit may be waiting and enabled; however, only one can generate a true Rx signal or REIPy signal.

Signal ENCNTR is true if any of interrupt circuits 8 through 11 iswaiting and enabled (R89 + R1011), provided the group is not inhibited by the program status doubleword (NCIF), and no higher priority group is waiting and enabled.

ENCNTR	=	NCIF NHRQBZC (R89 + R1011)
HRQBZC	=	/HRQBZC/ = RQBZO
NRQBZO	=	NENOVRD NISNIP7 NIEO

Signal HRQBZC goes outside the CPU to provide for the option of external interrupts with higher priority than the counter-equals-zero interrupt group or the input/output interrupt group. Signal NISNIP7 is generated by interrupt circuit 7. Signal NIEO is generated during an operation sequence.

Signal ENIO is true if any of interrupt circuits 12 through 15 is waiting and enabled (R1213 + R1415), provided the group is not inhibited by the program status doubleword (NII), and no higher priority group is waiting and enabled.

ENIO NII NHRQBZI (R1213 + R1415) = = /HRQBZI/ = RQBZC HRQBZI NRQBZC = NENCNTR NHRQBZC NISNIP11 NIEC

Signal LINREQ is generated in external equipment when an external interrupt is waiting and enabled, and starts an interrupt sequence if no write direct instruction in the interrupt mode (0001) is active. The NEWDM term is required because /DATm/ lines are shared between trigger arm, enable data on output during a write direct instruction, and memory address data on input during interrupt operations.

INT9 = LINREQ NEWDM + ... LINREQ = /DAT25/= NB16 NB17 NB18 B19 DIOWD EWDM

Group Control. Priority signals generated by the interrupt circuits also control signals which cause changes of state in the interrupt circuits during an interrupt sequence. These signals permit only one group of interrupts to be controlled at any time. The family of IEx signals cause a change of state from waiting and enabled (111) to active (101).

IEO	=	AIE1 ENOVRD
IEC	=	AIE1 ENCNTR
IEI	=	AIE1 ENIO

The family of IBx signals remove an interrupt circuit from the active state.

IBO	=	AIB LEVACT		
IBC	=	AIB LEVACT NHBZC		
HBZC = /HBZC/ = BZO				

BZO	=	ISNIP7
IBI	=	AIB LEVACT NHBZI
HBZI	=	/HBZI/ = BZC
BZC	Ξ	N(NHBZC NISNIP11)
BZI	=	N(NHBZI NISNIP15)

The family of ARMx signals cause a change of state from active to armed (011).

ARMOVD	=	IBO LEVARM
ARMCTR	=	IBC LEVARM
ARMIO	=	IBI LEVARM

Signals AIE1, AIB, LEVACT, and LEVARM are generated during an interrupt sequence. If the LEVARM signal is false, the interrupt circuit will be left in the disarmed state (001) after transfer from the active state. Signal BZI enables external interrupts to be controlled.

Memory Address Control. Signals INTO through INT8 retain a code addressing the memory location associated with an interrupt level. This code, which is transferred to the P-register during the interrupt sequence, is established by priority signals generated in the interrupt circuits.

Signals INTO, INTI, and INT3 are false for any internal interrupt level. Signals INT2 and INT4 are true for any internal interrupt level.

INT2	=	ENOVRD + ENCNTR + ENIO +
INT4		ENOVRD + ENCNTR + ENIO +
Thus signa for any int	ls IN ernal	ENOVRD + ENCNTR + ENIO +

Signals INT5 through INT8 hold a code dependent upon the internal interrupt level enabled.

IN15 =	ENCNTR + ENIO +
INT6 =	OVLN6 ENOVRD + ENIO +
OVLN6 =	= R45 + R67
INT7 =	OVLN7 ENOVRD + CNLN7 ENCNTR + IOLN7 ENIO +
OVLN7 =	= R23 + R67
CNLN7 =	= R1011
IOLN7 =	= R1415
INT8 =	OVLN8 ENOVRD + CNLN8 ENCNTR + IOLN8 ENIO +
OVLN8 =	= REIP1 + REIP3 + REIP5 + REIP7
CNLN8 =	= R911
IOLN8 =	= REIP13 + REIP15

5111

Although more than one circuit may be waiting and enabled at a time, only one of the Rx or REIPy signals associated with the internal interrupt circuits can be true at any time. The last four bits of the code held by signals INTO through INT8 will be any of 0000 through 1111, depending upon the interrupt circuit which controls the interrupt. Therefore, the address code for an internal interrupt will be any value between 0 0101 0000 and 0 0101 1111 (hexadecimal 050 through 05F).

<u>SERVICE ROUTINE SEQUENCE</u>. A timing diagram for an interrupt operation which transfers control to a stored service routine is illustrated in figure 3–56.

When an interrupt circuit is waiting and enabled, INT is set.

S/INT = INT9 = ENOVRD + ENCNTR + ENIO + LINREQ NEWDM

The three interrupt flip-flops are then set at the end of phase 10 of a program instruction.

S/INTRAP = (S/INTRAP) NRESET (S/INTRAP) = INT IEN NINTRAP IEN = KRUN PH10 NIOSC NDCSTOP S/INTRAP1 = (S/INTRAP) NRESET S/INTRAP2 = (S/INTRAP2) NRESET (S/INTRAP2) = (S/INTRAP) + ...

At the following CPU clock, CEINT is set and INTRAP2 is reset.

S/CEINT = INTRAP1 INTRAP2 NTRAP + ... R/INTRAP2 = ...

The CPU clock is inhibited until signal ARE is true, and signal PXINT is true to enable transfer of address data to the P-register.

CLEN	=	NCEINT + CEINT ARE +
ARE	=	AIEI 1MC
PXINT	=	INTRAPI NINTRAP2 NTRAP

Signal ARE is controlled by the 1-MHz clock and prevents changes of state in the interrupt circuit by inhibiting gated clock signal GCLK.




Figure 3-56. Service Routine, Timing Diagram

S/AIB	=	(S/AIB) NAIB
(S/AIB)	=	PXINT NAIE1 +
R/AIB	=	•••
C/AIB	=	NIMCS
S/AIE1	=	AIB PXINT
R/AIE1	=	•••
C/AIE1	=	N1MCS
GCLK	=	1MC (NAIB + NPXINT)

While signal AIE1 is true, a true IEO, IEC, or IEI signal causes the interrupt circuit to transfer from waiting and enabled (111) to active (101).

R/IPn	=	Rn IEx + (typical)
IEO	=	AIE1 ENOVRD
IEC	=	AIEI ENCNTR
IEI	=	AIE1 ENIO

If the interrupt logic is servicing an external interrupt, signal DAT26 is generated to enable the change of state in the external circuit.

 $DAT26 = AIE1 + \dots$

After signal ARE is true, a CPU clock is generated, resetting INTRAP1, setting INTRAP2, and resetting CEINT.

r/intrapi	=	NINTRAP	2		
s/intrap2	=	INTRAPI	NINTRAP2	÷	•••
R/CEINT	=	•••			

At this time, the XPSD instruction in the assigned memory location is extracted from memory and executed. The service routine addressed by the XPSD instruction may itself be interrupted. A service routine which is not interrupted is terminated by an LPSD instruction which sets CEINT at exit from phase 4 and causes LEVACT to be true during phase 5.

s/ceint	=	FAPSD	PH4	NO7	R30 +
LEVACT	=	FAPSD	PH5	N07	R30 +

The CPU clock is inhibited until signal ARE is true.

CLEN	=	NCEINT + CEINT ARE +
ARE	Ξ	AIE2 1MC +
S/AIB	=	(S/AIB) NAIB
(S/AIB)) =	LEVACT NAIE2 +
R/AIB	=	•••
C/AIB	=	NIMCS
S/AIE2	=	AIB LEVACT
R/AIE2		
C/AIE2	=	NIMCS

As the interrupt service routine ends, the interrupt circuit which initiated the operation is transferred from the active state (101) to either the disarmed state (001) or the armed state (011). For any change of state, bit position 10 of the LPSD instruction must contain a one, causing R30 to be set, and enabling LEVACT to be true.

R/ISn	=	NIPn NISNIPy IBO +	(typical)
IBO	=	AIB LEVACT	

If bit position 11 of the LPSD instruction contains a one, R31 will be set, LEVARM will be true, and the change of state will be from active to armed (101 to 011).

S/LPn =	ISn NISNIPy ARMOVD +	. (typical)
ARMOVD	= IBO LEVARM	
LEVARM	= LEVACT N(FAPSD PH5 N	R31)

If bit position 11 of the LPSD instruction contains a zero, R31 will not be set, and the change of state will be from active to disarmed (101 to 001).

If the interrupt logic is servicing an external interrupt, signals DAT27 and DAT28 are generated to enable changes of state in the external circuit.

DAT27 = AIB LEVACT DAT28 = LEVARM

After signal ARE is true, CEINT is reset to return all signals to the state existing before start of the interrupt operation.

R/CEINT = ...

MODIFY AND TEST SEQUENCE. The sequence of operations for an interrupt that transfers control to a modify and test instruction is similar to the sequence that transfers control to an XPSD instruction and the associated service routine. When the interrupt circuit is waiting and enabled and has priority, INT is set, and the interrupt operations follow phase 10 of the program instruction. After INTRAP, INTRAP1, and INTRAP2 are set, the CPU clock is inhibited, the interrupt circuit is placed in the active state, and the contents of the memory location are extracted and executed, as described for the service routine sequence.

During a modify and test sequence of a counter interrupt, count-equals-zero signal S0031Z is sampled, and a countequals-zero interrupt circuit may be placed in the waiting state (11X) if the register contains all zeros.

s/IS8	=	IP8 SR8 (typical)
SR8	=	CNTZREQ ISNIP2
CNTZREQ	=	FAMT PH2 INTRAP SO031Z
ISNIP2	=	IS2 NIP2

The interrupt circuit is always transferred from the active state (101) to the armed state (011), because LEVARM is always true.

R/ISn	=	NIPn NISNIPy IBO + (typical)
IBO	=	AIB LEVACT
LEVACT	=	FAMT PH2 INTRAP +
S/IPn	=	ISn NISNIPy ARMOVD +
ARMOVD	=	IBO LEVARM
LEVARM	=	LEVACT N(FAPSD PH5 NR31)

After the modify and test instruction has been extracted from memory, it inhibits the CPU clock by setting CEINT,

S/CEINT = FAMT PH1 INTRAP + ...

enables the CPU clock by controlling AIB and AIE2,

(S/AIB) = LEVACT NAIE2 + ... S/AIE2 = AIB LEVACT LEVACT = FAMT PH2 INTRAP

and terminates the sequence by resetting INTRAP.

R/INTRAP = FAMT PH9

The modify and test sequence is controlled by the modify and test word instruction described in paragraph 3-69. The address of the next instruction in sequence is stored during PREP phases. Therefore, a modify and test sequence is a singleinstruction interrupt.

EXTERNAL INTERRUPTS. External interrupts also control an interrupt circuit containing three flip-flops. The priority of an external interrupt depends upon cable connections with the CPU and the position of the external interrupt in the set of 16.

When an external interrupt is waiting and enabled and has priority, it will generate a true INT9 signal, and cause INT to be set, as for an internal interrupt. The true INT9 signal is generated by a DAT25 signal when no WD instruction in the interrupt mode is active.

INT9	=	LINREQ NEWDM +
LINREQ	=	/DAT25/
EWDM	=	NB16 NB17 NB18 B19 DIOWD

The address of the interrupt is transmitted over lines DAT16 through DAT24.

INT0	=	LIN00 NEWDM +
:		÷
INT8	=	LIN08 NEWDM
	Ξ	/DAT16/
LIN08	=	/DAT24/

Change of state of the external interrupt circuit from waiting and enabled (111) to active (101) is controlled by line DAT26.

 $DAT26 = AIE1 + \dots$

Change of state from active to armed (011) or disarmed (001) is controlled by lines DAT27 and DAT28.

```
DAT27 = AIB LEVACT + ...
DAT28 = LEVARM + ...
```

All external interrupts are inhibited if EI of the program status doubleword is set.

DAT29 = NEI NEWDM + ...

<u>WRITE DIRECTION OPERATION</u>. A write direction (WD) instruction can control the interrupt operation in two ways. When operating in the internal mode, it may control the states of flip-flops CIF, EI, and II, which may inhibit the priority chain signals. When operating in the interrupt mode, it enables signals DAT16 through DAT31, which are inputs to interrupt circuits 2 through 15. These inputs have the following general form, in which y = x + 14 for x = 2, 3, ... 15.

s/in×	=	DATy AEENLE
DATy		Sy EWDM
R/IN×	=	DATy ADBDB + REN
S/IP×	=	DATy AEADB +
R/IP×	=	DATy DARM +
S/IS×	=	DATy IPx TRIG +
R/IS×	=	DATy DARM +

These signals change the state of interrupt circuits when a WD instruction in the interrupt control mode (bits 16 through 19) presents a code (bits 21 through 23) addressed to any group (bits 28 through 31). The details of this operation are explained in the following paragraphs.

When a WD instruction in the interrupt control mode is executed, NDIOWD is reset and signal EWDM is true.

r/ndiowd	=	FARWD PH1 OLD (WD instruction)
EWDM	=	NB16 NB17 NB18 B19 DIOWD
		(Interrupt control mode 0001)

These signals initiate the sequence of operations illustrated in the timing diagram of figure 3-57.

During phase 3 of the WD instruction, NDIOFS is reset and CNA is set.

R/NDIOFS = FARWD PH3 S/CNA = DIOFS EWDM NCNB




Figure 3-57. Write Direct Sequence, Timing Diagram

If the WD instruction is addressed to group 0, signals DAT16 through DAT29 control the interrupt circuits while CNA remains in the set state.

GRP0	H	NB28 NB29 NB30 NB31 CNA (Group 0000)
AEENLE	=	NB23 GRP0 (Code XX0)
ADBDB	=	B21 NB22 GRP0 + NB21 B22 GRP0 (Code 10X + 01X)
AEADB	=	NB21 B22 GRP0 (Code 01X)
DARM	=	NB21 GRPO (Code 0XX)
REN	=	B21 B22 NB23 GRP0 + RESET (Code 110)
TRIG	=	B21 B22 B23 GRP0 (Code 111)

The code stored in bits B21, B22, and B23 cause changes of state in the interrupt circuits as summarized in tables 3-13 and 3-14.

While signals DIOFS and EWDM are true, flip-flops CNA and CNB cycle through states (00, 10, 11, 01). at the 1-MHz clock rate. Return to state 00 cannot occur until signal NDIOFS is true.

DIOFS EWDN	NCNB
NIMCS	
CNA	
NDIOFS	
NIMCS	
	DIOFS EWDM NIMCS CNA NDIOFS NIMCS

Table 3–13.	Function	of Codes	for	WD	Interrupt
	Contr	rol Mode			

	CODE		OPERATION		
B21	B22	B23			
0	0	0	Undefined		
0	0	1	Disarm all levels selected by a 1; all levels selected by a 0 are not affected		

(Continued)

	CODE		OPERATION
B21	B22	B23	
0	1	0	Arm and enable all levels selected by a 1; all levels selected by a 0 are not affected
0	1	1	Arm and disable all levels selected by a 1; all levels selected by a 0 are not affected
1	0	0	Enable all levels selected by a 1; all levels selected by a 0 are not affected
1	0	1	Disable all levels selected by a 1; all levels selected by a 0 are not affected
1	1	0	Enable all levels selected by a 1 and disable all levels selected by a 0
1	1	1	Trigger all levels selected by a 1. All such levels that are currently armed advance to the waiting state. Those levels currently disarmed are not altered, and all levels selected by a 0 are not affected

Table 3-13.	Function of Codes for WD Interrupt Control Mode (Cont.)		
	Control Mode (Cont.)		

Table 3-14.	Signals Enabled by Codes for WD Interrupt
Control	Mode, and Resulting Changes of State

CODE	TRUE CONTROL SIGNALS	CHANGE OF STATE (ISn, IPn, INn)		
		DATy = 1	DATy = 0	
001	DARM	XXX00X	No change	
010	AEENLE, ADBDB, AEADB, DARM	XXX011	No change	
011	ADBDB, AEADB, DARM	XXX	No change	
100	AEENLE, ADBDB	XXX——XXI	No change	
101	ADBDB	XXXXX0	No change	

Table 3-1	4. Sig	nals Er	abled b	y Codes	for	WD Interrupt
Control	Mode,	and Ro	sulting	Changes	of	State (Cont.)

CODE	TRUE CONTROL SIGNALS	CHANGE OF STATE (ISn, IPn, INn)	
		DATy = 1	DATy = 0
110	AEENLE, REN	xxxxx1	xxxxx0
111	TRIG (if IPn)	X1X	No chan ge
	(if NIPn)	x0x	

When CNA and CNB reach the 01 state, they generate a true FSA signal (function strobe acknowledge) which sets DIOT3.

FSA	=	NCNA CNB +
s/diot3	=	FSA +

Flip-flops DIOT1, DIOT2, and DIOT3 cycle through a sequence (000, 001, 111, 110, 010) and wait for a false IOACT (input/output active) signal.

s/dioti	=	DIOIND
DIOIND	=	NDIOT2 DIOT3
s/ndiofs	=	DIOIND +
R/DIOTI	=	NDIOT3
s/diot2	=	DIOTI + DIOIND
R/DIOT2	=	NIOACT
s/diot3	=	DIOIND +
R/DIOT3	=	•••
C/DIOTI	=	C/DIOT2 = C/DIOT3 = CL (CPU clock rate)

When these flip-flops reach state 010, they generate a true DIOEXIT signal and set NDIOWD.

DIOEXIT	=	NDIOT1 DIOT2
s/ndiowd	=	DIOEXIT +

3-31 MEMORY

3-32 Introduction

The Sigma 5 memory has a maximum storage capability of 131,072 33-bit words. Physically, a memory of this size occupies eight separate frames mounted in four memory cabinets. The total memory size of any Sigma 5 computer can range from 4K to 128K words in increments of 4K. The abbreviations for memory sizes (4K, 8K, 16K, 32K, 64K, etc.) are used for convenience throughout this manual. The factor K is equal to 1024; thus, for example, a 128K memory contains 131,072 words.

The various standard and optional units that make up the total Sigma 5 memory are listed in table 3–15.

Figure 3-58 shows the interconnection for eight memory banks and three ports that make up the total Sigma 5 memory system consisting of one CPU and two input/output processors.

3-33 Memory Bank

Figure 3-59 shows a functional block diagram of a memory bank. A sigma 5 computer system can have up to eight of these memory banks, each bank containing from 4K to 16K words in increments of 4K. This diagram also shows the ports (A, B, and C) through which data, address, and control signals flow.

The magnetics section contains the following:

- a. Ferrite cores
- b. Decoding logic

- c. Current and voltage switches
- d. Current and voltage predrivers
- e. Sense amplifiers

Data is stored in the ferrite cores. The decoding logic, electronic switches, drivers, and sense amplifiers are used to put data into the cores and to read the data out of the cores.

<u>MEMORY PORTS</u>. The memory ports provide a means of accessing memory from different sources. The standard Sigma 5 computer is provided with one port (port C) through which the CPU (and the integral IOP) accesses memory. A second port (port B) and a third port (port A) may be added as options to provide memory access by input/output device controllers and input/output devices via multiplexing or selector IOP's.

The L-register holds address information fed through the port address paths. Addresses are fed through the ports as follows:

a. LA15 through LA31 are fed through the port A address path to the L-register.

b. LB15 through LB31 are fed through the port B address path to the L-register.

c. LC15 through LC31 are fed through the port C address path to the L-register.

Model	Description	Prerequisite	Maximum Number Required
8251	4K Memory, Single Access (Port C)	8201	8
8252	4K–8K Memory Expansion	8251	8
8252	8K–12K Memory Expansion	8252	8
8252	12K-16K Memory Expansion	8252	8
8255	Two-Way Access (Port B)	8251	8
8256	Three-Way Access (Port A)	8255	8
8257	Port Expander F (First) (Six-Way Access, One Memory)	8256	4
8257	Port Expander S (Second) (One Memory–Two Memory Six–Way Access Expander)	8257 (F)	4





Figure 3-58. Memory System Interconnection for Eight Memory Modules, One CPU, and Three IOP's



Before data is processed and stored in the magnetics section, the data is transferred to the M-register. For example, for data to be stored, the sequence occurs as follows:

a. MA00 through MA31 are fed through the port A data path to the M-register. The data then goes from the M-register to the magnetics section.

b. MB00 through MB31 are fed through the port B data path to the M-register. The data then goes from the M-register to the magnetics section.

c. MC00 through MC31 are fed through the port C data path to the M-register. The data then goes from the M-register to the magnetics section.

Similarly, data read out of the magnetics section goes through the ports via the M-register. Parity is generated in the section labeled Parity.

Control logic is contained in the central control section and individual port controls (port A control, port B control, and port C control). The logic controls port priority. In case of memory access conflict, port A has the highest priority, port B second highest, and port C the lowest.

Signals fed into the memory via the ports are shown in the functional block diagram, figure 3-59. Note that the last letter of a signal in the block diagram usually indicates in which port the signal originates. For example, signal AHA comes from port A logic, AHB comes from port B logic, and AHC comes from port C logic. Exceptions are signals ORBC, ORAC, and ORAB, which are port override signals. Signal ORBC, for example, is fed to port A to override ports B and C.

<u>PORT EXPANDERS</u>. A port expander unit accepts up to four input buses and connects to a memory port to expand that port from one to four inputs specified as 0, 1, 2, and 3. A port expander can be connected to either port A or port B, but not both, in a Sigma 5 memory. The port expander must provide address modification for each of its four inputs so that the memory may be assigned independent addresses for each input bus. The four inputs to the expander have a fixed priority relationship for the resolution of access request conflicts in decreasing numerical order.

Figure 3-60 shows a port expander connected to port A of memory banks 0 and 1. Port expander F is connected to bank 0, and port expander S is connected to bank 1.

3-34 Interleaving

Address interleaving between any two or more memory banks in a Sigma 5 system exists whenever the INTER-LEAVE SELECT switch on the PCP is in NORMAL position and certain addressing constraints have been met. The objective of interleaving is to obtain a faster average access time for a sequence of addresses. With interleaving in effect, no two consecutive addresses will reside in the same memory bank. Since each memory bank is independent of the others, memory access to two or more modules simultaneously is possible. This simultaneous access to memory is common between the CPU and the I/O channels. Whenever addressing conflict occurs, as when two separate sources attempt to access the same bank at the same time, access is granted on a port priority basis with port A having the highest priority, port B the next highest priority, and port C the lowest priority.

Each memory bank is assigned a set of addresses to which it responds. As viewed from any of the memory ports, each memory bank may have a different set of addresses. In general, however, each bank is assigned the same addresses for each port to which it is attached.

The basic interleaving constraints are:

a. The starting address of a memory bank must be a multiple of the bank size.

b. The total interleaved memory must be on its own boundary.

c. The starting addresses for each bank must be assigned so that no gaps or overlaps exist in the address field for the noninterleaved mode.

d. The total interleaved memory size must be 8K, 16K, 32K, or 64K. Interleaving cannot extend from the first 64K memory into the second 64K memory.

e. No more than four banks can be interleaved.

f. 12K banks cannot be interleaved, and their starting addresses must begin on an integral boundary of 16K.

Any combination of memory banks that satisfies the above constraints can be interleaved. The interleaved address field will cover the same range as the noninterleaved field. All interleaving capabilities are nullified when the INTER-LEAVE SELECT switch on the PCP is placed in the DIAG-NOSTIC position.

3-35 Memory Elements

The elements making up the total memory are defined as follows:

<u>MEMORY</u>. A memory consists of the total number of memory words in a Sigma 5 system. The minimum memory consists of 4K words, the maximum memory consists of 128K words.




Figure 3-60. Port Expanders F and S (First and Second)

<u>BANK</u>. A memory bank is a complete and independent memory unit and consists of from one to four memory stacks located in a single memory frame. The memory bank is made up of 4 to 16 core diode modules plus other control and timing electronics. A memory bank is mounted on four wired backboards together with a PT16 logic supply and a PT17 memory supply side-mounted to the frame. All memory banks are wired in exactly the same way and differ only in the complement of core diode modules (or stacks) which are mounted on the frame.

<u>STACK</u>. A memory stack is the smallest memory increment. It consists of 4096 (4K) words of core memory mounted on four core diode modules.

3-36 Memory Switches

Several toggle switches are associated with each memory bank. These switches, mounted on ST14 switch modules, are set to designate the bank number, the total interleave memory size, the memory bank size, and ports A, B, and C starting addresses for each memory bank. (See figure 3-61.)

BANK NUMBER SWITCHES. Three bank number switches, NO, N1, and N2, are provided on each frame. These switches are set to a binary configuration representing the number assigned to that bank and are associated with the number of the memory fault light appearing on the PCP. A maximum of eight memory banks can be incorporated in a Sigma system. These banks are assigned numbers 0 through 7, representing all the combinations of the three toggle switches. In general, memory banks in the left-most memory cabinet are assigned numbers 0 and 1; the next memory cabinet to the right contains banks 2 and 3, and so on until all banks have been assigned numbers.

BANK SIZE SWITCHES. Bank sizes are available in 4K, 8K, 12K, and 16K words. Two toggle switches, S0 and S1, are provided on the switch module in each bank for identifying memory size. These switches must be set to the number corresponding to the bank size. The binary configuration 00 represents 4K, 01 represents 8K, 10 represents 12K, and 11 represents 16K.

STARTING ADDRESS SWITCHES. Five toggle switches, S15 through S19, are provided in each memory bank for each port that the bank contains. These five switches are set to represent the five most significant bits of the starting address contained in that bank. The five most significant bits of the bank address are address lines L15 through L19.

INTERLEAVE SIZE SWITCHES. Each memory bank has four toggle switches to designate the total interleaved memory size. These switches, S64, S32, S16, S8, are used to indicate the total size of the memory to be interleaved. Only one of these switches can be true at the same time since only 8K, 16K, 32K, or 64K size memories can be interleaved.

PORT EXPANDER SWITCHES. Each bank has a port expander switch for port A and another port expander switch for port B. If a port expander is connected to either one of these ports, its port expander switch must be set to a one; otherwise, the port expander switches must be set to zero.

3-37 Memory Configuration

Many Sigma memory configurations are possible. Figures 3-62 through 3-64 show these examples of several possible combinations of an interleaved memory, their physical placements in frames and cabinets, their interleaving capabilities, and their corresponding switch settings. Note that there is no fixed and arbitrary relationship between the memory addresses and their physical placement. However, it is general practice to designate the banks in the left-most cabinet (cabinet 1) as banks 0 and 1; the banks in the cabinet to the right (cabinet 2) has modules 2 and 3, and so on until all memory banks have been assigned numbers. Note that the example shown in figure 3-54 does not follow this convention. It would be preferable to locate the two 8K banks in cabinet 1 and the 12K bank in cabinet 2. It is not possible, in this example, to assign the 12K bank any number other than bank 2.

3-38 Interleave Transformation

With interleaving of memory addresses in effect, the port address lines are transformed by exchanging two of address bits 16, 17, 18, and 19 with address bits 30 and 31, depending upon the configurations of the bank size switches, the interleave size switches, and the bank number switches. (See figure 3-65.) The discussion of interleaving in the following paragraphs is limited to port C, although all statements apply to ports A and B as well.

Interleaving occurs only when the INTERLEAVE SELECT switch on the PCP is in the NORMAL position. When this switch is in DIAGNOSTIC, interleaving is inhibited. The override interleave signal, ORIL, is derived from the INTERLEAVE SELECT switch, and is true with the switch in the DIAGNOSTIC position.

Figure 3-66 shows a simplified diagram of how the address lines of port C, LC15 through LC31, are transformed to the interleaved address that selects the memory bank and the X and Y predrive selection circuits of core memory. The address bit exchanges that perform the interleave address transformation are indicated in table 3-16. Detailed interleave transformation logic for port C is shown in figure 3-67.

Table 3-16. Interleaving Address Bit Exchange

Memory Interleave Size	Bank Size	Address Bit Exchange
8K	4K (NS0 NS1)	1931
16K	4K (NS0 NS1) 8K (NS0 S1)	19
32K	4K (NS0 NS1) 8K (NS0 S1)	17
64K	16K (S0 S1)	1731
	16K (SO S1)	17




Figure 3-61. Toggle Switch Modules (ST14)




Figure 3–62. 32K Interleaved Memory, Example 1




Figure 3-63. 32K Interleaved Memory, Example 2




Figure 3-64. 32K Interleaved Memory, Example 3

.




Figure 3-65. Bank Size, Interleave Size, and Bank Number Switches




Figure 3-66. Address Transformation for Interleaving (Port C), Simplified Diagram






Figure 3-67. Memory Address Register and Interleave Transformation Logic (Sheet 1 of 2)





<u>ADDRESS HERE</u>. After address transformation takes place, the five most significant address bits are compared with the configuration set into the starting address switches for each port. These five address bits make a valid comparison with the starting address switches in only one bank. (See figure 3-68.)

Signal AHC is returned to the source requesting memory access to indicate that the address exists. Note that if address lines L18 and L19 are true in a 12K memory bank, the address here signal will be inhibited.

3-39 Memory Access Request

The memory request interface signals, /MQA/, /MQB/, and /MQC/, are initiated by the source through either ports A, B, or C. After these signals are received by the memory bank, they are subjected to port override logic gating. (See figure 3-69.) The port override signals are available for special system uses to allow any designated port access to memory at the exclusion of the other two ports.

The port override signal, ORAB, when true, allows a request from port C to be initiated, but denies all access to ports A and B. Signal ORAC, when true, allows a request from port B to be initiated, but denies all access to ports A and C. Signal ORBC, when true, allows a request for port A to be initiated, but denies all access to ports B and C.

3-40 Port Priority

The three ports – A, B, and C – are assigned priority in alphabetic sequence. Port A has the highest priority, port B has the next highest, and port C has the lowest. Ports A and B are called the slow ports because of delays involved in assigning priority before the memory cycle. Port C is called the fast port because the logic is designed to favor it. In the absence of requests from either port A or port B, the logic is already set up to handle a request from port C; that is, signal ADC is normally true when no requests are present from ports A or B.

Ports A and B have two separate logic paths by which priority is assigned. One logic path is used when the memory is idle or not busy (NMB). The other logic path is used when requests arrive while the memory is busy processing a previous request (MB).

Port priority logic is shown in figure 3-70. Signals ADA, ADB, and ADC establish priority for ports A, B, and C, respectively. If neither port A nor port B is requesting access to memory, signals ADA and ADB are false, forcing signal ADC true. (See figure 3-70.)

ADC = NADA NADB

The two separate logic paths previously mentioned by which priority between ports A and B is established are shown in figure 3-70 A and B. The first path (logic for APA and APB) is used when a request from port A or port B is made and the memory is not busy processing a previous request (NMB).

APA	=	AHAEXP MQAT NMB NCFA NCFB
APB	=	AHBEXP MQBT NMB NCFA NCFB NAPA

Note that if APA is true, APB is forced false, thus establishing port A priority over port B.

The second path (logic for CFA and CFB) is used when a request from port A or port B is made while the memory is busy processing a previous request (MB).

CFA	=	AHAEXP MQAT TW320 NTW360
CFB	=	AHBEXP MQBT TW320 NTW360 NCFA

Note that if CFA is true, CFB is forced false, thus establishing port A priority over port B.

3-41 Address Release

After a memory request has been made and port priority established, the memory cycle is initiated.

MI	=	AHC MQC NMB NAB
		+ TP200 (ADA + ADB)
		+ NMB (CFA + CFB)

At this point, the source making a request has not been informed whether its request has been accepted or not. Sixty nanoseconds after the memory cycle has been initiated, the address release signal for the active port is raised. (See figure 3-70.)

/ARA/	=	AROA	=	ADACO	TR060
/ARB/	=	AROB	=	ADBCO	TR060
/ARC/	=	AROC	=	ADCCO	TR060

It is this signal that informs the source requesting memory access that its request has been honored and that it may now release its address.

3-42 Memory Cycles

Information is transmitted to or accepted from memory in the form of words accompanied by byte presence indicators. Parity checking and generation is provided for all memory operations on a word basis. Thus, the Sigma 5 has three modes of operation:

- a. Read-restore
- b. Full clear-write
- c. Partial clear-write




Figure 3–68. Address Here Logic, Ports A, B, and C




Figure 3-69. Memory Request and Port Override Logic




Figure 3-70. Port Priority and Address Release Logic

READ-RESTORE. The read-restore operation consists of:

- a. Reading a word from a specified address in memory.
- b. Gating the word into the M-register.
- c. Checking parity.

d. Writing (restoring) the word that has just been read and gated into the M-register back into memory. The word is written back into the same address from which it was extracted.

FULL CLEAR-WRITE. A full clear-write operation consists of:

a. Clearing the memory location. This is done by reading the word but not gating it into the M-register.

b. Placing a new word into the M-register.

c. Writing the new word into memory.

PARTIAL CLEAR-WRITE. A partial clear-write operation consists of:

a. Reading a word from a specified address in memory.

- b. Gating the word into the M-register.
- c. Checking parity.

d. Inserting the new byte or bytes into the M-register under control of the byte presence indicators without disturbing the remaining bytes.

e. Generating new parity.

f. Writing the contents of the M-register into memory.

The mode of memory operation is determined by either the CPU or the IOP by setting the byte presence indicators, MW0, MW1, MW2, and MW3 in the memory via ports A, B, or C. The basic logic for read-restore, full write, and partial write is:

RD	=	NMW0 NMW1 NMW2 NMW3
WF	=	MW0 MW1 MW2 MW3
WP	=	NRD NWF

Figure 3–71 shows detailed logic for the memory mode determination.

3-43 Memory Delay Lines

Memory timing is controlled by two 600 nsec delay lines. Each delay line has taps at every 20 nsec interval. Buffer or inverter delay sensors pick off the delay line pulse at strategic intervals. The outputs of these buffers and inverters are distributed to the memory control logic to provide the basic memory timing.

One memory delay line is associated with the first halfcycle of a memory operation and is initiated by signal S/READDL. The other delay line is associated with the second half-cycle of a memory operation and is initiated by the signal S/WRITEDL. Two separate delay lines are required for the partial write mode in order to split the first and second half-cycles because of the time involved in checking parity after the read half-cycle, and regenerating a new parity before the write half-cycle is initiated. For this mode of operation the two half-cycles must be separated by more than the normal amount of time.

Figure 3-72 shows all the major input logic and output timing signals associated with these two delay lines.


Communication between the memory and units connected to memory through the ports is asynchronous. For this reason the timing of many signals is referenced to an interval time designated as t0. Time t0 corresponds to the actual start of a cycle for any given port.


The time interval between the receipt of a memory request at the port and the occurrence of t0 is called the selection interval. The time interval between t0 and the end of the memory cycle (when the memory is no longer busy) is called the active interval and is dependent upon the mode of operation. The active interval satisfies the following requirements:

Mode	Minimum <u>Nanoseconds</u>	Maximum <u>Nanoseconds</u>
Read-restore	755	830
Full clear-write	755	830
Partial clear-write	1155	1230

The active interval and the basic cycle time are not the same. The basic cycle time is the inverse of the maximum cycle rate in nanoseconds and can vary as follows:

Mode	Minimum Nanoseconds	Maximum Nanoseconds
Read-restore	770	870
Full clear-write	770	870
Partial clear-write	1170	1270








Figure 3-72. Read and Write Delay Lines

In contrast to the precision of the active interval, the selection interval is widely variable. The selection interval is dependent upon the following:

a. The port requesting service.

- b. The current state of the memory.
- c. The mode of operation.

d. Current and subsequent requests presented to other ports.

With respect to the start-up condition (that is, with memory not initially busy and no request on other ports), the following conditions exist:

Port	Minimum Nanoseconds	Maximum Nanoseconds
А	235	330
В	235	330
С	25	80

The start-up condition corresponds to the minimum selection interval that would be observed for a given port of a given memory. The sum of an access interval and a selection interval is not necessarily related to the cycle time of the memory. This is so because the selection interval of a request may be overlapped with the active interval of the previous request.

An example of basic memory cycle timing for both a readrestore and a full-write operation for a memory request from port C is shown in figure 3-73. An example of a memory cycle timing for a partial-write operation for a request from port C is shown in figure 3-74. In this latter case, the clear half-cycle and the write half-cycle are separated in time by 260 nsec to allow for parity checking and regeneration.

The selection interval time required when either port A or port B initiates a memory request is shown in figure 3-75.

With the memory not busy (NMB) the selection interval is provided by the port delay line. (See figure 3-76.) The port delay line is initiated only when a request is made from port A or port B and the memory is not busy.

S/PORTDL	=	IPD
IPD	=	NMB (APA + APB)
APA	=	MQAT AHAEXP NMB NCFA NAPA NAPB + APA NMI
APB	=	MQBT AHBEXP NMB NCFB NCFB NCFC NAPA + APB NMI

After 200 nanoseconds, the memory cycle is initiated by setting a timing pulse into the read delay line.

S/READL	=	MI
MI	=	TP200 (ADA + ADB)
ADA	=	APA TP060 NMI + ADA NTW340
		+
ADB	=	APB TP060 MI + ADB NTW340
		+






Figure 3-73. Read-Restore and Full Write Delay Line Timing for Port C












Figure 3-76. Ports A and B Delay Line

If a memory request is made from either port A or port B while the memory is busy with a previous request, but has not yet reached TW320 time of the current memory cycle, signals CFA or CFB anticipate the required selection interval delay by latching at TW320 time. Thus, at the end of the current memory cycle, the read delay line will be initiated. This condition is also shown in figure 3–75.

MI	=	NMB (CFA + CFB)
CFA	=	MQAT AHAEXP TW320 NTW360
		+ CFA NMI
CFB	=	MQBT AHBEXP TW320 NTW360
		+ CFB NMI
ADA	=	CFA TW400 + ADA NTW340 +
ADB	=	CFB TW400 + ADB NTW340
s/readdl	=	MI

The memory busy signal MB, when true, indicates that the memory is engaged in a read or write operation. This signal is also held true during a memory halt condition to prevent any new memory requests from being honored. (See logic diagram 3-77.)

MB	=	MI + IPD + NMBDLD	HALT + NTW560
HALT	=	MR	Memory reset
		+ HOF MF	Halt on memory fault
MF	=	PE	Parity error
		+ MF NMFR	

3-44 Abort

If an instruction attempts to write into a protected area of memory, the CPU will raise the abort signal ABOC. This signal must be seen in the memory within 100 nsec after the read delay line has been initiated. With ABOC true, the byte presence indicators, MW0 through MW3, will unlatch and be set to zeros.

With the byte presence indicators set to zeros, the memory cycle is changed from write mode to read mode, thus preserving the integrity of the protected memory location. If a partial write operation is aborted, a special gate exists to initiate the write delay line earlier than it would have been if the instruction had not been aborted.

S/WRITEDL = IWD IWD = ABO TR160

This timing is shown in figure 3-74.

3-45 Memory Reset

Memory is reset when power is applied to the Sigma 5 computer (ST) or when the SYSTEM RESET button on the PCP is pushed (MR). When MR goes true, signal HALT goes high and inhibits any more memory cycles from starting. After a 1 to 3 μ s delay to allow the current cycle to be completed, MRD goes true. Signal PFSRDLD, which is normally false during memory operation, goes true and sets signal NTSSTB to inhibit the memory strobe. Signal PFSRDLD also causes the memory fault indicators to drop. Signals NPFSRDLDT1, NPFSDLDT2, NPFSRDLDM and NPFSRDLDC1 go false to drop other latches. In this way the system is returned to its initial state. The data latches are not reset.

3–46 Memory Fault

Each memory module contains eight memory fault gates. (See figure 3-78.) Only one gate in each module can go true, however, when a parity error occurs, depending upon the setting of the module number switches N0, N1, and N2, which is different in each module.

When a parity error occurs, the memory fault lamp associated with the memory module in which the error occurred will light. Memory fault lights will be turned off when either the I/O RESET or the SYSTEM RESET button is pressed, when power is first applied to the system, or when the proper read direct instruction is executed in the internal control mode.




Figure 3-77. Memory Busy (MB), Logic Diagram




Figure 3-78. Power Fail-Safe, Reset, and Memory Fault, Logic Diagram

3-47 Data Register

The M-register, which is made up of the 32 buffer latches, M00 through M31, accepts data from the memory core sense amplifiers (MD00-MD31) during read and partial write operations. During full write and partial write operations the M-register accepts the port data and holds this data until it is written into the core memory by means of Y inhibit circuits.

Figure 3-79 shows all input and output gating for the most significant bit of the M-register, M00. Gating for M00 is typical of all M-register bits, M00 through M31. The parity bit, M32, is discussed separately in paragraph 3-51.

3-48 Read Timing and Data Flow

Figure 3-80 describes the basic timing requirements of memory read operations. During the read operation the M-register is cleared at TR020 time, and the core data is gated into the register at TR220 time, latched by signal MXM0/3.

M00	=	MD00 MXD0B + M00 MXM0
M31	=	MD31 MXD3B + M31 MXM3
MXD0B/3B	=	MWF TR220 + MXD0B/3B NTR420
MXM0/3	=	NTR020 (NMW0/3 + NTR380 + NWP)

Actually, the core data MD00-MD31 is placed onto the data bus lines, MC00-MC31, before the M-register can latch, by the following speedup gates.

MC00	=	DGC0 MD00 + DGC0 M00
•		•
•	· ·	•
•		•
MC31	=	DGC3 MD31 + DGC3 M31

The core data is also gated to the inverse M-register bits, NM00-NM31, by speedup gates.

NM00	=	N(MD00 MXD0I)
: NM31	-	: N(MD31 MXD3I
MXD0I/3I	=	TR220 NWF + MXD0I/3I NTR420

The data remains on the memory bus only as long as the data gate signal, DGC, is true – that is, from TR240 to TR420 time.

DGC0/3	=	DG
DG	=	RD TR240 + DG NTR420

The data in the M-register, however, remains latched until TR020 time of the next memory operation.

3-49 Full Write Timing and Data Flow

During a full write operation, the M-register is cleared at TR020 time. (See figure 3-81.) The data is read from the addressed core location as in the read operation; however, the core data is not gated to the M-register since the transfer terms MXD0B/3B cannot come true. At TR160 time the data to be written into memory is gated into the Mregister by signals MXC0B/3B.

M00	=	MXCOB MCOO + MOO MXMO
: M31	=	MXC3B MC31 + M31 MXM3
MXM0/3	=	NTR020 (NMW0 + NTR480 + NWP)

3-50 Partial Write Timing and Data Flow

A partial write operation is distinguished by the configuration of the byte presence indicators, MW0 through MW3. (See figure 3-81.) If these indicators are neither all zeros (read) nor all ones (full write), the operation to be performed is a partial write.

RD	=	(NMWO NMWI NMW2 NMW3)
WF	=	(MW0 MW1 MW2 MW3)
WP	=	N(RD + WF)

A partial write operation reads a word from the addressed memory location, retains those bytes of the word for which the corresponding byte presence indicator is false, inserts into the word new data into those bytes for which the corresponding byte presence indicator is true, and writes the result back into the same memory location. Parity is checked on the contents of the original memory word, and new parity is generated before the modified word is written back into memory.

Timing and data flow for this operation is indicated in figure 3-82.

The M-register is cleared of its previous contents at TR020 time, and the memory word is read into the M-register at TR220, gated by the signals MXD0B-MXD3B.

MXDOB/3B = NWF TR220

The contents of the M-register are then checked for parity. At TR480 time those bytes of the original memory word now in the M-register are cleared to zeros. This is accomplished by dropping the latches of those bytes for which the corresponding byte presence indicator is true.

M00	=	M00 MXM0 +
•		•
M31	=	M31 MXM3 +
мхм0 :	=	N(MWO TR480 WP) NTR020
мхмз	=	N(MW3 TR480 WP) NTR020




Figure 3-79. M-Register (M00, Typical of M00-M31)




Figure 3-80. Read Timing Diagram




Figure 3-81. Full Write Timing Diagram




Figure 3-82. Partial Write Timing Diagram

At TR560 time the new data bytes on the port bus are inserted into the previously cleared byte positions of the M-register by signals MXC0B-MXC3B.

MXC0B	=	MW0	WP	TR560
•			•	
•			•	
•			•	
MXC3B	=	MW3	WP	TR560

and the write delay line is initiated.

S/WRITEDL	=	IWD
IWD	=	WP TR560

3-51 Parity Checking and Parity Generation

The Sigma 5 memory employs odd parity; that is, if any memory word contains an even number of one-bits, its accompanying parity bit will contain a one, or if any memory word contains an odd number of one-bits, its accompanying parity bit will contain a zero. Thus, each word in memory is made up of 33 bits, 32 data bits plus one parity bit, and the total number of one-bits in each 33-bit word must always be an odd number. Whenever a word is read from memory, its parity bit is also read into the buffer latch, M32.

M32	=	MD32 MXD3B + M32 MXN	\32
MXM32	=	NTR020 (NWP + NTR560)	Latch

Parity determination for both reading (parity checking) and for writing (parity generation) is similar and shares much of the same logic. Parity checking consists of checking bits M00 through M32 for an odd number of one-bits. If these 33 bits contain an odd number of ones, signal POK is raised. If these 33 bits contain an even number of ones, the parity error signal, PE, is raised. Parity generation consists of checking bits M00 through M31 for an odd number of one-bits. If these 32 bits contain an odd number of ones, M32 is allowed to remain in its reset state. If these 32 bits contain an even number of ones, M32 is set to a one.

Figure 3-83 shows the scheme for determining the odd/ even one-bit contents of the M-register. Four logic levels consisting of parity generator circuits are required for parity generation and parity checking. The first level consisting of PF00 through PF27 determines odd/even configurations of the M-register in groups of three bits. PF30 performs the same function except on only the two bits, M30 and M31 and is true only if these two bits do not contain an odd number of ones. The following logic is typical of the first level.

PF00	=	NM00 NM01 NM02
		+ NM00 M01 NM02
		+ M00 NM01 NM02
		+ M00 M01 M02

Logic for PF30, however, is

PF30 = NM30 NM31 + M30 M31

The second level parity determination gates, PS00, PS09, PS18, and PS27, use first level parity determination for their inputs. The logic for PS00 is typical of PS09 and PS18. PS27 compares first level terms PF27 and PF30 only.

PS00	=	NPFO0 NPFO3 PFO6
		+ NPF00 PF03 NPF06
		+ PFO0 NPF03 NPF06
		+ PF00 PF03 PF06
PS27	=	PF27 PF30
		+ NPF27 NPF30

Third level parity determination signal AP uses the second level signals PS00, PS09, and PS18 as inputs while the fourth level priority determination signal APE uses the third level term AP together with PS27 and M32 as its inputs.

AP	=	NPS00 NPS09 PS18
		+ NPS00 PS09 NPS18
		+ PS00 NPS09 NPS18
		+ PS00 PS09 PS18
ΑΡΕ	=	NAP PS27 M32 + AP NPS27 M32 + AP PS27 NM32
		+ NAP NPS27 NM32

PARITY CHECKING. Checking for parity occurs as soon as a word has been read from the memory cores and is transferred to the M-register. If all 33 bits of the word (including the parity bit) contain an odd number of onebits, signal POK will go true at TR460 time.

POK	=	AP PS27 M32 PG
		+ NAPE PG
		+ POK TR460
PG	=	NWFS TR460 NTR500

If all 33 bits of the word (including the parity bit) contain an even number of ones, signal PE will go true at TR460 time.

PE	=	NAP NPS27 NM32 PG + APE PG + PE TR460
PG	=	NWFS TR460 NTR500




Figure 3-83. Parity Determination Logic Scheme

PARITY GENERATION. Parity generation is required whenever new data in the M-register is to be stored into the memory cores. This is accomplished by setting the parity bit of the M-register, M32, to correspond to the 32 data bits of the M-register so that all 33 bits contain an odd number of ones.

M32 = AP PS27 M32XP + NAP NPS27 M32XP + M32 MXM32 MX32P = WFS TR300 + WP TW100

3-52 Sigma 5 Core Selection

Current technical literature explaining the basics of magnetic core operation is readily available; therefore, the following discussion on the operation of Sigma 5 memory omits these fundamentals. It is assumed that the reader is familiar with such subjects pertaining to core switching as magnetomotive force, hysteresis effect, flux density, permeability, retentivity, etc. Emphasis is placed on core selection, control, and timing as they apply to the Sigma 5 memory.

3-53 Core Characteristics

Table 3–17 gives the characteristics of cores used in Sigma 5 memory.

3-54 Basic Core Switching

Sigma 5 memory employs a three-wire memory system, sometimes referred to as the common Y-digit or 2-1/2 D system in which three wires are strung through each core. These wires are:

- a. X wire
- b. Y wire
- c. Sense wire

Outer diameter of core	0.022 in.
Switching time	240 nsec approx
Nominal full drive current at 25 ⁰ C	700 ma
Current compensation for temperature	4 ma/°C
Core output	-25 mv approx

This system does not use an inhibit winding. The X and Y wires that are activated to address a specific memory core are selected by an X-Y matrix composed of positive and negative X current and voltage switches in one direction, and positive and negative Y current and voltage switches in the other direction. The current through both the X and Y windings is approximately 350 ma, or half the total current required to switch the core from one state to the other. When the two half-currents through the X and Y windings at the junction of any core are in such a direction as to be additive, the core senses sufficient current to cause it to switch its state. When the two half-currents through the X and Y windings at the junction of any core are in such a direction as to be subtractive, the two currents cancel, and the core senses no switching current. In this case, the state of the core is not affected.

Each core senses one of four different current conditions. These conditions are:

a. X and Y half-currents are additive in a direction to cause the core to switch from a one to a zero.

b. X and Y half-currents are additive in a direction to cause the core to switch from a zero to a one.

c. X and Y half-currents flow in a direction so as to be subtractive – each half-current canceling the effects of the other. In this case the core is not affected.


d. Current does not flow in one or the other, or neither, of the X and Y windings. In this case the core is not affected.

Figure 3-84 is a sequence of drawings that show the principles of core switching in Sigma 5 memory. Note that the Y winding is folded back in such a manner as to form a junction with the X winding at two cores – core 1 and core 3. The X and Y half-currents flow either from the positive current switch to the negative voltage switch or from the positive voltage switch to the negative current switch. The direction of the X and Y current flow depends ultimately on the anticoincident bits of the core address in the Lregister – bits L22, L23, and L25.

3-55 Reading From Memory

Figure 3-85 shows a memory of 16 three-bit words, including an address register (L-register), a data register (M-register), X and Y address selection circuits, and bit plane sense amplifiers.

Assume that the data word stored in location X'7' is equal to 101_2 . Note that each bit plane has one sense wire. The sense wire in each bit plane is strung through each core in its plane and is returned to a sense amplifier. To read the data word from memory, the X address selection circuits feed a positive half-current on line X3. The Y selection circuits feed a positive half-current on line Y1.





`




Figure 3-85. Simplified Memory, Read-Restore Operation

.

When additive coincident half-currents are simultaneously fed through a core, a core in the one state will be switched to the zero state. This causes a pulse to be induced in the sense wire. At the output of the sense amplifier this pulse is interpreted as a one. If the addressed core is already in the zero state, it remains a zero, and no pulse is induced in the sense wire. The absence of a pulse is interpreted as a zero at the output of the sense amplifier. Thus, with respect to a word stored in a particular memory location, either ones or zeros are read out of each bit plane. The outputs of the sense amplifiers are gated into the M-register.

A memory read operation consists of two half-cycles – a read half-cycle and a write half-cycle. Because the cores that stored ones are switched to zeros during the read halfcycle, the readout is called destructive. For this reason, the information that was read out must be restored by writing the data word back into memory again in the second half-cycle. Therefore, during the restore phase of the read-restore cycle, the word that was read out is taken from the M-register and written back into memory.

3-56 Writing Into Memory

Assume that a data word containing the number 101_2 is to be written into memory location (address) X'7'. (See figure 3-86.) First, the memory location is cleared by reading out the data in location X'7'. The data, however, is not gated to the M-register as it is during read operations. Because the cores must be cleared to zeros before a new word can be written into the cores, the write operation consists of a clear half-cycle followed by a write halfcycle. During the write half-cycle the new data to be written is in the M-register.

One of four X lines is selected by the X address selection circuits. In the example shown in figure 3-86, a negative pulse is fed through the X3 wire causing that half-current to travel through cores 3, 7, 11, and 15 in each bit plane.

During write half-cycles, an inhibit circuit controls each Y current. An inhibit circuit will either allow current to pass through or will block (inhibit) it. If the inhibit circuit receives a one from the M-register, the inhibit circuit allows current to pass through. If the inhibit circuit receives a zero from the M-register, the inhibit circuit blocks the flow of current through the Y wire.

In the example shown in figure 3-86, only the Y1 line of bit plane 1 is inhibited. Current does not flow through Y1 of bit plane 1. A negative half-current is fed through the noninhibited Y wires on which cores 4, 5, 6, and 7 are strung. This occurs in bit planes 0 and 2. The cores that receive coincident additive current switch to the one state. This occurs in bit planes 0 and 2. Therefore, the following occurs:

- a. A one is written into bit plane 0.
- b. A zero remains in bit plane 1.
- c. A one is written into bit plane 2.

3-57 Core Diode Module

The core diode module contains 4096 bytes of either eight or nine bits. Figure 3-87 shows a nine-bit module with each bit place labeled. The ninth bit (used for parity) is designated bit 8A, and is shared by both halves of the core diode module. Figure 3-88 shows a photograph of a core diode module lying open to expose the bit planes. Also shown in the open view is the printed circuit wiring for the diodes. The diodes are mounted on the reverse side of the board shown in the photographs. The individual cores, which form the bit planes, are too small to be seen in the photograph.

The core diode module consists of two halves that are hinged together. In the photograph, figure 3-89, the X wires can be seen jumpered across the hinge. When the core diode module is put into use by being inserted into its socket, both halves are folded together and look like the one shown in figure 3-89.

The core diode module is completely symmetrical, both physically and electrically. This means that the module will operate whichever way it is inserted into the chassis.

In addition to the diodes required in the decode system, two extra diodes used in a temperature sensing network are also included. This network controls the output of the memory power supply for drive current compensation to automatically raise or lower drive current to the core diode modules inversely as the temperature varies. Because less current is required to switch a core at higher temperatures, it is necessary that the drive current tracks inversely with temperature. The temperature compensation network reduces core current at higher temperatures by lowering the supply voltage. The reverse occurs if core diode module temperature is reduced.

Figures 3-90 through 3-94 are relatively detailed core diode module drawings. Certain symbols used in the drawings are defined as follows:

a. Symbol 8YC3- means bit 8, Y current bus number 3, negative.

- b. Symbol XV15 means X voltage bus number 15.
- c. 550+ means bit 5, sense wire 0, positive side.




Figure 3-86. Simplified Memory, Clear Write Operation




Figure 3-87. Bit Plane Layout in a Core Diode Module





Figure 3-88. Core Diode Module, Open to Expose Bit Planes

NYLON SPACER SCREW X-DECODING DIODES NYLON SPACER SCREW EXTRACTOR LEVERS PRINTED WIRING TEMPERATURE SENSING DIODE PRINTED CIRCUIT CONNECTOR CONTACTS NYLON SPACER SCREW POLYPROPYLENE HINGE Y-DECODING DIODES NYLON SPACER SCREW 901060A.3113

Figure 3-89. Core Diode Module, Closed, as Inserted








Figure 3-91. Core Diode Module, Jack Pins and Signals

	CHART 1 (BIT 1)					CHART 3 (BIT 3)				CHART 4 (BIT 8A)				
	SIGNAL	PIN	CONNECTS TO Y-LINE	SIGNAL	PIN	CONNECTS	SIGNA	PIN	CONNE TO Y-LI		SIGNAL	PIN	CONNECT TO Y-LINE	
JIG-31 <u>XV15</u> TO X-LINES 15, 31, 47, 63, 79, 95, 111, 127 JIG-32 <u>XV13</u> TO X-LINES 13, 29, 45, 61, 77, 93, 109, 125 XV11 FO X-LINES 13, 29, 45, 61, 77, 93, 109, 125	1YC0+ 1YC0- 1YC1+ 1YC1- 1YC2+ 1YC2- 1YC3+ 1YC3- 1YV0	J1H-26 J1H-27 J1H-28 J1H-29 J1H-30 J1H-31 J1G-27	0, 3, 4, 7 8, 11, 12, 15 16, 19, 20, 23 24, 27, 28, 31 2, 10, 18, 26	2YC0+ 2YC0- 2YC1+ 2YC1- 2YC2+ 2YC2- 2YC3+ 2YC3- 2YV0	J1H-34 J1H-35 J1H-36 J1H-37 J1H-38 J1H-39 J1G-23	0,3,4,7 8,11,12,15 16,19,20,23 24,27,28,31 2,10,18,26	3YC3- 3YC3- 3YV0	J1H-42 J1H-43 J1H-44 J1H-45 J1H-46 J1H-47 J1H-47 J1G-19	0,3,4,7 8,11,12 16,19,20 24,27,20 2,10,18	,15),23 8,31 ,26	8YC0+ 8YC0- 8YC1+ 8YC1- 8YV1- 8YV1 8YV2 8YV3		1, 9 6, 14,	
JIG-33 <u>XV11</u> TO X-LINES 11, 27, 43, 59, 75, 91, 107, 123 JIG-34 <u>XV9</u> TO X-LINES 9, 25, 41, 57, 73, 89, 105, 121	1YV1 1YV2	JIG-29	1, 9, 17, 25 6, 14, 22, 30	2YV1 2YV2	J1G-25	1, 9, 17, 25 6, 14, 22, 30	3YV1 3YV2	JIG-21	1, 9, 17, 6, 14, 22	, 30				
JIG-35 TO X-LINES 7, 23, 39, 55, 71, 87, 103, 119	17V3	J1G-28	5, 13, 21, 29	27/3	J1G-24	5, 13, 21, 29	37/3	JIG-20	5, 13, 21	, 29				J
JIG-36 <u>XV5</u> TO X-LINES 5, 21, 37, 53, 69, 85, 101, 117 JIG-37 <u>XV3</u> TO X-LINES 3, 19, 35, 51, 67, 83, 99, 115				BIT 0			BITI	ר רי	BIT 2	_ _	iī 3 🗍	BIT 8A	Ъ	,
JIG-38 XV1 TO X-LINES 1, 17, 33, 49, 65, 81, 97, 113	m	M				m	(SAME A BIT O)	si i(s	AME AS	(SA		(SAME AS BIT 0)		
JIG-15 <u>XC7+</u> SAME AS TO X-LINES JIG-14 <u>XC7-</u> XC0 120, 122, 124, 126												 		
JIG-13 XC6+ SAME AS 76, 98, 100, 102, JIG-12 XC6- XC0 104, 106, 108, 110												 		
JIG-11 XC5+ SAME AS JIG-10 XC5- XC0 XC4+												 		
JIG-9 XC4+ JIG-8 XC4- JIG-8 XC4- XC0 XC0 XC0 XC0 XC0 XC0 XC0 XC0 XC0 XC0														
JIG-7 <u>XC3+</u> SAME AS TO X-LINES JIG-6 <u>XC3-</u> XC0 48, 50, 52, 54, 56, 58, 60, 62												, 		
JIG-5 <u>XC2+</u> JIG-4 <u>XC2-</u> JIG-4 <u>XC2-</u> SAME AS TO X-LINES XC0 40, 42, 44, 46												 		O BITS A
JIG-3 <u>XC1+</u> SAME AS TO X-LINES JIG-2 <u>XC1-</u> JIG-2 <u>XC1-</u> JIG-2 <u>XC1-</u> JIG-2 <u>XC1-</u> JIG-2 <u>XC1-</u> JIG-3 <u>XC1-</u> XC1- XC1- XC1- JIG-3 <u>XC1-</u> XC1- XC1- XC1- XC1- XC1- XC1- XC1- XC1-												 		
	$\frac{1}{1}$	╋╋ ╋╋╋										! ! !	<u>+</u>	
		++++											$\frac{1}{1}$	
						-++++				+		1	<u>+</u>	
8 - 7 - 7	╏	┼┽┼┼								<u> </u>		1	$\frac{1}{1}$	
6	╞┼┼┼											1	<u>+</u>	
4 - 3 -	┊┼┼┼	┼┼┼┼						+ +		<u> </u>		i i	$\frac{1}{1}$	
JIG-1 XCO-	┇╻┥┥	╅╫┽						++		<u> </u>		1	 	
JIG-0 <u>XCO-</u> 0 -	╘╴╽╼╎╼╎	┥┥┥┥					 		لمبا	_Ļ_	i		┟╴╻	
	0 - 0 I	1 1 00 44 00 40				3 3 3 3						° ~~	2 	
ЛН-10 ЛН-12 ЛН-11 темр sensing DIODE			45 - TO Y-LINES	As 10 Y-LINES	AS TO Y-LINES) Y-LINES 1, 9, 17, 25) Y-LINES 2, 10, 18, 26) Y-LINES 5, 13, 21, 29) Y-LINES 6, 14, 22, 30	SEE CHART I FOR SIGNALS		SEE CHART 2 FOR SIGNALS & CONNECTIONS	SEE CHART 3	FOR SIGNALS & CONNECTIONS	SEE CHART 4 FOR SIGNALS & CONNECTIONS		
NOTE: THIS DRAWING WAS PREPARED FROM THE FOLLOWING ENGINEERING DRAWING: 111526-3C	JIH-20 0YC0-	ŢŢŢŢ	JIH-I8 0YCI+ SAME AS	JIH-16_0YC2-F =	JIH-22 0YC3+ 5AME AS JIH-23 0YC3- 0YC0	JIG-30 07VI JIH-13 07V0 TO Y-L JIH-14 07V2 TO Y-L JIH-15 07V2 TO Y-L								




) BITS 4 THRU 7 ND 8B

Figure 3–92. Core Diode Module, Left Half Wiring Details

901060A.3152

4



ેન

-/-

3-138

Figure 3–93. Core Diode Module, Right Half Wiring Details 901060A, 3153




Figure 3-90 shows a nine-bit core diode module, lying open, as seen from the core side. The presence of diodes on the reverse side of the core diode module is indicated by the dotted lines. The X lines, which are connected across the hinge, are indicated by the two X lines shown in the diagram. In an actual core diode module, there are a total of 128 X wires jumpered across the hinge connecting the left half of the core diode module with the right half.

The designations J1G, J1H, J2G, and J2H indicate the jacks that receive one core diode module. Jacks J1G, J1H, J2G, and J2H are shown as typical. The signals to be found on the pins on the wiring side of the jacks are shown in figure 3-91.

Considerable detail concerning the wiring of one half of a nine-bit core diode module is shown in figure 3-87. Not all wires are shown, however. Instead, their presence is implied. For example, there are 128 X wires. Figure 3-92 shows X wires 0 through 15. The gap indicates that X wires continue from 16 to 127. The diagram also contains the implication that the X wires continue through bit planes 0, 1, 2, 3, 8A and to the second half of the core diode module shown in figure 3-93. In the latter drawing, the bit planes are shown in reverse order if the core side of the module is being viewed. In both drawings (of both halves of a ninebit core diode module), a portion of the diode decode matrix is shown, with pin and signal numbers given. In studying both drawings, note the way the Y wire is folded back. The foldback is concerned with the anticoincidence principle discussed in the following paragraphs. The temperature sensing diode, explained in paragraph 3-57, is shown in both diagrams, with pin numbers included.

Figure 3-94 shows a nine-bit core diode module with emphasis placed on the sense windings. The bit planes are shown as they appear on both halves of an open core diode module. Details are shown for bit plane 0. The remaining bit planes are shown as blocks with pin and signal numbers shown at sense winding terminations. In figure 3-94, although considerable detail is shown for bit plane 0, all detail is not shown because of the repetitive and greatly detailed nature of this type of unit. A complete bit plane has 4,096 cores. A lesser number of cores is shown in the diagram, with the remainder implied.

Each core, shown schematically in figure 3-94 as a straight line, represents a core standing on end, as the rim of the core is seen when viewed from above. The sense wire goes through the hole in the core. Sense wires terminate with the pin and signal number shown.

DRIVE SYSTEM MODULES ST10 AND ST11. Figure 3-95 shows a simplified diagram of the Sigma 5 memory drive system. In this discussion of the drive system, references to letters refer to lettered points shown in the diagram. The term "switch" means "electronic switch." In the Sigma 5 memory drive system diagram, only one drive wire is shown with its pair of decode diodes. The number of drive wires used varies with the size of the memory. For example, with a 16K memory, the X drive system would have 32 additional diodes connected to point A and 32 additional diodes connected to point B. Each diode connects, through a drive line, to one of the 32 voltage switches in the X drive matrix. In the same 16K memory (X drive system), there would be a total of 16 drive wires connected to point C. Each drive wire is connected to one of the 16 current switches in the X drive matrix.

The mode of operation is as follows: To pass a positive current through the drive wire, the positive current switch and negative voltage switch are turned on. The flow of current takes the following path: From the $+V_D$ supply (point D in figure 3-95), through the 53-ohm resistor, through the positive current switch, through the drive wire (and cores), through the negative voltage switch, to ground.

To pass a negative current, the positive voltage switch and negative current switch are turned on. The flow of current takes the following path: From the $+V_D$ supply (point E in figure 3-95), through the positive voltage switch, through the drive wire (and cores), through the negative current switch, through the 53-ohm resistors, to ground.

The supply Vm is not externally generated in the power supply system. Instead, Vm is the product of 37 (4X and 33Y) 53-ohm divider chains passing current continuously through the Vm clamp diodes. On each switch module there are decoupling capacitors for Vm, as shown in figure 3-95.

The 1K resistors connected to the voltage switches bias all drive wires quiescently to Vm. The 1K resistors connected to the current switches reverse-bias all the diodes, so that drive current is not lost into other lines as charging current. The Vm diodes prevent the voltage at the current switches (developed across the inductance of the drive line during the rise of the current) from exceeding Vm. Thus, forwardbiasing the decode diodes is prevented.

The current and voltage switches are all SDS 226 transistors. Their bases are driven by transformers whose primaries consist of one turn and secondaries consist of four turns. The magnetizing current built up in the transformer during the time the transistor is on serves to turn the transistor off when base drive is removed.

The drive circuit described is used for all four X drive matrices and all 33 Y drive matrices. The 53-ohm resistors are located in the uppermost chassis underneath the fans to provide heat dissipation. Connection is made to the resistors by means of twisted pairs to minimize the inductance of the drive loop.




Figure 3-95. Memory Core Drive System, Simplified Schematic

<u>X Core Matrix</u>. The X matrix for each 4K core memory increment consists of 32 positive and negative current switches and 16 positive and negative voltage switches. As the size of the core memory is increased, current and voltage switches must be added. Current and voltage switches for each 4K increment are shared in matrix form, as shown in figure 3-96, so that a 16K memory requires 64 positive and negative X current switches and 32 positive and negative voltage switches. Note that the same number of X current and voltage switches is required for a 12K memory as for a 16K memory.

The relationship of positive and negative X current switches to positive and negative voltage switches is shown in figure 3-97. Each X current switch connects to 16X buses. The corresponding X bus wires (first, second ... through sixteenth) of each current switch are connected and tied to a corresponding X voltage switch.

<u>Y Core Matrix</u>. The Y matrices, which are bit oriented, consist of four positive and negative current switches and four positive and negative voltage switches for each bit. Current and voltage switches for each 4K increment of core memory are shared in a matrix arrangement as indicated in figure 3-98. One set of current switches selects the 0 through 4K and 8K through 12K memory stacks, and another set selects the 4K through 8K and 12K through 16K memory stacks. One set of voltage switches selects the 0 through 4K and 4K through 8K stacks, and another set selects the 8K through 12K through 16K stacks.

The Y current and voltage switches for a single bit are shown in figure 3-99. This matrix arrangement is typical of all bits. Note that each of the 16 Y wires is folded back on itself through the cores and that in the bit plane the X and Y wires intersect at two cores. For given directions of current flow, the currents add in the core at one intersection and cancel at the other. A reversal of one of the currents enables the other core to be accessed. This technique is called anticoincidence. Current direction flow in the Y windings is dependent on the status of the address bits L22, L23, and L25.

<u>Predrive System, Model ST22</u>. In this discussion of the predrive system, the term "switch" means "electronic switch." As indicated in the previous discussion of the drive system, to read a word of memory it is necessary to do the following: Turn on, simultaneously, four X positive current switches, four X negative voltage switches, 33 Y positive current switches, and 33 Y negative voltage switches, or a similar combination. To restore the word on the second half-cycle, the complementary (interchange positive and negative) set of switches is operated.

To operate 33 Y positive current switches, the primaries of the transformers belonging to this group of switches are connected in series. Other groups of switches are operated similarly. Because the primaries consist of one turn, switches are arranged in groups of four on ST10 and ST11 modules. One wire passes through each set of four transformers. In the case of the Y switches, nine of the transformer groups are in series. Therefore, 36 electronic switches (three of which are not used) are operated by one predrive current. Because of the 4:1 step-down in current through the transformer, the predrive current is approximately 300 ma. Therefore, a power transistor is used in the predrive circuit.

Figure 3-100 shows a typical Y predrive circuit. The three address lines and a timing signal, TPYC (time for positive Y current), are ANDed into an integrated inverter. The output of the AND gate drives the primary of a 6:4 transformer on the base of the power transistor (SDS 226). The output of the SDS 226 transistor drives approximately 300 ma into the string of 36 (of which 33 are used) voltage or current switch primaries.

The Y decode for each bit has the following:

- a. Eight positive current switches
- b. Eight negative current switches
- c. Eight positive voltage switches
- d. Eight negative voltage switches


Because of the number of electronic switches mentioned above, there are eight circuits like the one shown in figure 3-100. Therefore, there are a total of 32 such Y predrive circuits.

The X predrive system uses predrive circuits identical to the Y predrive circuits (ST22), but the outputs of the circuits are arranged in the form of a matrix. This is done because a larger number of electronic switches are used in the X drive switch matrices. For example, 16×32 electronic switches are used in the X drive system. The number of electronic switches used in the Y drive system is 8×8 , as explained earlier.

The X positive current predrive matrix is shown in figure 3-101. Note that there are only four transformer primaries in series because there are only four X drive switch matrices. Matrices of the type shown in the diagram are used for the following:

- a. Positive X current
- b. Negative X current
- c. Positive X voltage
- d. Negative X voltage

The relationship of the X and Y matrix predrive circuits to the transformed address bits in the L-register is shown in figure 3–102.



-

	BYTE 1	BYTE 2	BYTE 3
	IXCOP-IXCON	2X COP-2X CON	3XCOP-3XCON
	IXCIP-IXCIN	2XCIP-2XCIN	3XC1P-3XC1N
	1XC2P-1XC2N	2XC2P-2XC2N	3XC2P-3XC2N
	1XC3P-1XC3N	2XC3P-2XC3N	3XC3P-3XC3N
	IXC4P-IXC4N	2XC4P-2XC4N	3XC4P-3XC4N
	1XC5P-1XC5N	2XC5P-2XC5N	3XC5P-3XC5N
	IXC6P-IXC6N	2X C6P-2X C6N	3 X C6P-3X C6N
	IXC7P-IXC7N	2XC7P-2XC7N	3XC7P-3XC7N
			•
			-
	IXC8P-IXC8N	2XC8P-2XC8N	3XC8P-3XC8N
	1XC9P-1XC9N	2XC9P-2XC9N	3XC9P-3XC9N
l	1XC10P-1XC10N	2XC10P-2XC10N	
1	IXCIIP-IXCIIN	2XC11P-2XC11N	3XC11P-3XC11N
ł	1XC12P-1XC12N	2XC12P-2XC12N	
	IXCI3P-IXCI3N	2XC13P-2XC13N	3XC13P-3XC13N
	IXC14P-IXC14N	2XC14P-2XC14N	3XC14P-3XC14N
	IXCISP-IXCISN	2XC15P-2XC15N	3XC15P-3XC15N

Figure 3–96. X Current and Voltage Switch Matrix for 16K Memory 901172A. 3338





Figure 3–97. X Current and Voltage Switch Matrix, Byte 0, 4K Stack








Figure 3-99. Y Current and Voltage Switch Matrix for Bit 0





Figure 3-100. Y Positive Current Predrive/Drive Coupling, Simplified Schematic



SDS 901172




Figure 3-102. X and Y Predrive Selection Relative to Memory Address

Figures 3–103 through 3–106 show the X predrive matrices for positive and negative X current and X voltage switches, module locations, and output pin numbers.

Figures 3-107 through 3-109 show the Y predrive matrices for positive and negative Y current and Y voltage switches, module locations, and output pin numbers.

<u>Current Direction Control</u>. The effects of X and Y halfcurrent direction through the memory cores was shown in figure 3-84. Current polarity is determined ultimately by the transformed address bits L22, L23, and L25. X current polarity is determined by the status of the address bits L22 and L25. If these bits are equal to each other, signal X will be true. If these bits are not equal to each other, signal NX will be true.

X = NL22 NL25 + L22 L25NX = NL22 L25 + L22 NL25

Y current polarity is determined by the status of the address bits L22, L23, and L25. If these three bits contain an even number of ones (or all zeros), signal Y will be true. If these bits contain an odd number of ones, signal NX will be true.

Y = NL22 NL23 NL25 + L22 L23 NL25+ L22 NL23 L25 + NL22 L23 L25NY = L22 L23 L25 + NL22 NL23 L25+ NL22 L23 NL25 + L22 NL23 NL25+ NL22 L23 NL25 + L22 NL23 NL25+ NL22 L23 NL25 + L22 NL23 + L22 NL23 NL25 + L22 NL23 + L22 NL23 + L22 NL23 + L22 + L22

The input logic to the positive or negative X and Y positive or negative current and voltage drivers includes not only the polarity determination logic (X or NX and Y or NY), but the proper timing signals as well. With the system of current reversals used in the Sigma 5 memory, a timing signal can occur either in the read or the write half-cycle. Timing signal TPXC (time for positive X current) is an example of a signal that can occur either in the read or the write half-cycle, depending upon the address selected.

The timing diagram, figure 3-110, shows the principal memory timing signals relating to the memory cores. Note that during the read half-cycle, the X-current lags the Y-current in time by 80 nsec. This is done purposely during the read half-cycle to minimize the effects of delta noise. Delta noise is the result of the nonsquareness of the BH curve, and causes a small flux change to be generated in the read winding when a half-current is passed through either the X or Y winding of a nonselected core.

The following buffer latch logic describes how the positive and negative current and voltage predrivers are controlled according to the read and write half-cycle timing and the status of the X, NX, Y, and NY signals.

- TPXC = TPXC N TR320 N TW480 + X TR080 + NX TW240
- TNXC = TNXC NTR320 NTW480 + NX TR080 + X TW240
- TNXV = TNXV NTR320 NTW480 + X TR000 + NX TW240
- TPXV = TPXV NTR320 NTW480 + NX TR000 + X TW240
- TPYC = TPYC NTR320 NTW480 + Y TR000 + NY TW240
- TNYC = TNYC NTR320 NTW480 + NY TR000 + Y TW240
- TPYV = TPYV NTR320 NTW480 + NY TR000 + Y TW240
- TNYV = TNYV NTR320 NTW480 + Y TR000 + NY TW240

Sense Preamplifier, Module HT26. The sense preamplifier is a differential pair transistor, Q1, shown in figure 3-111. Input to the sense preamplifier is buffered from severe common mode excursions by transformer T1, called the common mode transformer or balun. The gain of the differential pair is controlled by the internal emitter resistance of each transistor. The emitter resistance serves as a feedback resistor. The emitter current is derived from a current source, Q2, and the precision 1,000-ohm resistor. Voltage Ve controls the gain of the preamplifier by changing the emitter current and thus the emitter resistance of Q1. Module ST17 supplies the voltage Ve, which is temperature controlled. This is done to provide gain compensation of preamplifier with temperature.

Transistors Q1 and Q2 are physically located in one housing and are pairs with matched Vbe characteristics. Using matched pairs eliminates Vbe offset error. The preamplifier is made operative or inoperative by switching the emitter current of Q1 on or off. This is done by means of the selector circuit, module ST15, which ANDs address and timing signals and produces an output. The output voltage varies between ground and -8v to activate the preamplifier. The outputs of two preamplifiers are connected on a module. Four module outputs - one for each 4K stack are connected to a sense amplifier, making a total of eight preamplifiers feeding one sense amplifier. This arrangement is shown in figure 3-112 for bit 0 of four 4K memory stacks, which is typical for all bits 0 through 32. Figure 3-113 lists the sense lines, preamplifiers, preamplifier select circuits, and sense amplifiers for a maximum of 16K memory.




Figure 3-103. X Positive Current Predrive Matrix




Figure 3-104. X Negative Current Predrive Matrix




Figure 3-105. X Positive Voltage Predrive Matrix




Figure 3-106. X Negative Voltage Predrive Matrix

NL19		YPCOP IYPCON	IYPCOP	2YPCON	2YPCOP	3YPCON]	3YPCOP		
NL20 NL21 YPC K0	00YCOP 22 04YC 01YCOP 19 05YC 02YCOP 12 06YC	COP 19 09YCOP 19 COP 12 10YCOP 12	12YCOP 22 13YCOP 19 14YCOP 12		20YCOP 22 21YCOP 19 22YCOP 12	24YCOP 22 25YCOP 19 26YCOP 12	29YCOP 19 30YCOP 12	NOT USED	
	03YC0P 24 07YC MODULE 32F MOD	COP 24 11YCOP 24 DULE 31F MODULE 24F	MODULE 23F	MODULE 16F	23YC0P 24 MODULE 15F	27YC0P 24 MODULE 08F		MOT USED MODULE 04E	
NL19	OYPCIN OY	YPCIP IYPCIN	1YPC1P	2YPC1N	2YPC1P	3YPC1N	3YPC1P		
NL20 L21 YPC K1	00YC1P 01 04YC 01YC1P 34 05YC 02YC1P 31 06YC 03YC1P 28 07YC	C1P 34 09YC1P 34 C1P 31 10YC1P 31	12YC1P 01 13YC1P 34 14YC1P 31 15YC1P 28	18YC1P 31	20YC1P 01 21YC1P 34 22YC1P 31 23YC1P 28	24YC1P 01 25YC1P 34 26YC1P 31 27YC1P 28	29YC1P 34 30YC1P 31	NOT USED NOT USED NOT USED NOT USED	
	MODULE 32F MOD	DULE 31F MODULE 24F	MODULE 23F	MODULE 16F	MODULE 15F	MODULE 08F	MODULE 07F	MODULE 04E	
NL19	OYPC2N OY	YPC2P IYPC2N	1YPC2P	2YPC2N	2YPC2P	3YPC2N	3YPC2P		
L20 NL21 YPC K2	00YC2P 22 04YC 01YC2P 19 05YC 02YC2P 12 06YC 03YC2P 24 07YC	C2P 19 09YC2P 19 C2P 12 10YC2P 12	12YC2P 22 13YC2P 19 14YC2P 12 15YC2P 24	17YC2P 19 18YC2P 12	20YC2P2221YC2P1922YC2P1223YC2P24		29YC2P 19 30YC2P 12	2YC2P 22 NOT USED NOT USED NOT USED	
	MODULE 30F MOD	DULE 29F MODULE 22F	MODULE 21F	MODULE 14F	MODULE 13F	MODULE 06F	MODULE 05F	MODULE 03E	
NL19	OYPC3N OY	PC3P IYPC3N	1YPC3P	2YPC3N	2YPC3P	3YPC3N	3YPC3P		
L20 L21 YPC K3	00YC3P 01 04YC 01YC3P 34 05YC 02YC3P 31 06YC 03YC3P 28 07YC	C3P 34 09YC3P 34 C3P 31 10YC3P 31	12YC3P 01 13YC3P 34 14YC3P 31 15YC3P 28	18YC3P 31	20YC3P 01 21YC3P 34 22YC3P 31 23YC3P 28		29YC3P 34 30YC3P 31	01 NOT USED NOT USED NOT USED	
	MODULE 30F MOD	OULE 29F MODULE 22F	MODULE 21F	MODULE 14F	MODULE 13F	MODULE 06F	MODULE 05F	MODULE 03E	
L19	OYPC4N OY	YPC4P IYPC4N	1 YPC4P	2YPC4N	2YPC4P	3YPC4N	3YPC4P		ĺ
NL20 NL21 YPCK4	00YC4P 22 04YC 01YC4P 19 05YC 02YC4P 12 06YC 03YC4P 24 07YC MODULE 28F MOD	C4P 19 09YC4P 19 C4P 12 10YC4P 12	12YC4P 22 13YC4P 19 14YC4P 12 15YC4P 24 MODULE 19F	16YC4P 22 17YC4P 19 18YC4P 12 19YC4P 24 MODULE 12F	20YC4P 22 21YC4P 19 22YC4P 12 23YC4P 24 MODULE 11F	24YC4P 22 25YC4P 19 26YC4P 12 27YC4P 24 MODULE 04F	29YC 4P 19 30YC 4P 12 31YC 4P 24	MOT USED NOT USED NOT USED NOT USED MODULE 02E	
		(PC5P 1YPC5N	1YPC5P	2YPC5N	2YPC5P	3YPC5N	3YPC5P		
L19 NL20 L21 YPCK5	00YC5P 01 04YC 01YC5P 34 05YC 02YC5P 31 06YC 03YC5P 28 02YC	C5P 01 08YC5P 01 C5P 34 09YC5P 34 C5P 31 10YC5P 31	12YC5P 01 13YC5P 34 14YC5P 31 15YC5P 28	16YC 5P 01 17YC 5P 34 18YC 5P 31 19YC 5P 28	20YC5P 01 21YC5P 34 22YC5P 31 23YC5P 28	24YC5P 01 25YC5P 34 26YC5P 31 27YC5P 28	28YC5P 01 29YC5P 34 30YC5P 31	32YC 5P 01 NOT USED NOT USED NOT USED	
	MODULE 28F MOD	DULE 27F MODULE 20F	MODULE 19F	MODULE 12F		MODULE 04F	MODULE 03F	MODULE 02E	
	OYPC6N OY	PC6P IYPC6N	1 YPC6P	2YPC6N	2YPC6P	3YPC6N	3YPC6P		
L 19 L 20	00YC6P 22 04YC		12YC6P 22	16YC6P 22	20YC6P 22	24YC6P 22	28YC6P 22	32YC6P 22	
NL21 YPC K6	01YC6P 19 05YC 02YC6P 12 06YC 03YC6P 24 07YC	C6P 12 10YC6P 12 C6P 24 11YC6P 24	F	17YC6P 19 18YC6P 12 19YC6P 24	21YC6P 19 22YC6P 12 23YC6P 24	25YC6P 19 26YC6P 12 27YC6P 24	30YC6P 12 31YC6P 24]	
	MODULE 26F MOD			MODULE 10F	MODULE 09F		MODULE 01F	MODULE 01E	
L19				2YPC7N	2YPC7P	3YPC7N	3YPC7P		
L20 L21 YPC K7	00YC7P 01 04YC 01YC7P 34 05YC 02YC7P 31 06YC 03YC7P 28 07YC MODULE 26F MOD	C7P 34 09YC7P 34 C7P 31 10YC7P 31	12YC 7P 01 13YC 7P 34 14YC 7P 31 15YC 7P 28 MODULE 17F	16YC7P 01 17YC7P 34 18YC7P 31 19YC7P 28 MODULE 10F	20YC7P 01 21YC7P 34 22YC7P 31 23YC7P 28 MODULE 09F	24YC7P 01 25YC7P 34 26YC7P 31 27YC7P 28 MODULE 02F	29YC7P 34 30YC7P 31 31YC7P 28	32YC7P 01 NOT USED NOT USED NOT USED MODULE 01E	
		WRITE				READ			
						/ \ 			
	F	SUM OF L22, L23, L2				.22, L23, L25 =			
		PVS	Y NCS		PVS	·/· \ ·/ ·\			
		SUM OF L22, L23, L2	25 = EVEN		SUM OF	L22, L23, L25 =	ODD	901	172A, 3349

Figure 3-107. Y Positive Current Predrive/Drive Coupling System




Figure 3-108. Y Negative Current Predrive/Drive Coupling System

NL18	OY NVON OY PVON	OYNVOP OYPVOP	IYNVON IYPVON	IYNVOP IYPVOP	2YNVON 2YPVON	2YNVOP 2YPVOP	3YNVON 3YPVON	3YNVOP 3YPVOP	
NL22 NL24 YNVK0 YPVK0	00YV0 48 01YV0 50 02YV0 47 03YV0 49 MODULE 32F	04YV0 48 05YV0 50 06YV0 47 07YV0 49 MODULE 31F	08YV0 48 09YV0 50 10YV0 47 11YV0 49 MODULE 24F	12YV0 48 13YV0 50 14YV0 47 15YV0 49 MODULE 23F	16YV0 48 17YV0 50 18YV0 47 19YV0 49 MODULE 16F	20YV0 48 21YV0 50 22YV0 47 23YV0 49 MODULE 15F	24YV0 48 25YV0 50 26YV0 47 27YV0 49 MODULE 08F	29Y∨0 50 30Y∨0 47	32YV0 48 NOT USED NOT USED NOT USED MODULE 04E
NL18	OYNVIN OYPVIN	OYNVIP OYPVIP			2YNVIN 2YPVIN	2YNV1P 2YPV1P	3YNVIN 3YPVIN	3YNV1P 3YPV1P	
NL22 L24 YNVK1 YPVK1	00YV1 46 01YV1 45 02YV1 40 03YV1 39 MODULE 32F	04YV1 46 05YV1 45 06YV1 40 07YV1 39 MODULE 31F	08YV1 46 09YV1 45 10YV1 40 11YV1 39 MODULE 24F	12YV1 46 13YV1 45 14YV1 40 15YV1 39 MODULE 23F	16YV1 46 17YV1 45 18YV1 40 19YV1 39 MODULE 16F	20YV1 46 21YV1 45 22YV1 40 23YV1 39 MODULE 15F	24YV1 46 25YV1 45 26YV1 40 27YV1 39 MODULE 08F	29YV1 45 30YV1 40	32YV1 46 NOT USED NOT USED NOT USED MODULE 04E
NL18	OYNV2N OYPV2N	OYNV2P OYPV2P	1YNV2N 1YPV2N	1YNV2P 1YPV2P	2YNV2N 2YPV2N	2YNV2P 2YPV2P	3YNV2N 3YPV2N	3YNV2P 3YPV2P	
L22 NL24 YNVK2 YPVK2	00YV2 48 01YV2 50 02YV2 47 03YV2 49 MODULE 30F	04YV2 48 05YV2 50 06YV2 47 07YV2 49 MODULE 29F	08YV2 48 09YV2 50 10YV2 47 11YV2 49 MODULE 22F	12YV2 48 13YV2 50 14YV2 47 15YV2 49 MODULE 21F	16YV2 48 17YV2 50 18YV2 47 19YV2 49 MODULE 14F	20YV2 48 21YV2 50 22YV2 47 23YV2 49 MODULE 13F	24YV2 48 25YV2 50 26YV2 47 27YV2 49 MODULE 06F	29YV2 50 30YV2 47	32YV2 48 NOT USED NOT USED NOT USED MODULE 03E
NL18	OYNV3N OYPV3N	OYNV3P OYPV3P	1YNV3N 1YPV3N	IYNV3P IYPV3P	2YNV3N 2YPV3N	2YNV3P 2YPV3P	3YNV3N 3YPV3N	3YNV3P 3YPV3P	
L22 L24 YNVK3 YPVK3	00YV3 46 01YV3 45 02YV3 40 03YV3 39 MODULE 30F	04YV3 46 05YV3 45 06YV3 40 07YV3 39 MODULE 29F	08YV3 46 09YV3 45 10YV3 40 11YV3 39 MODULE 22F	12YV3 46 13YV3 45 14YV3 40 15YV3 39 MODULE 21F	16YV3 46 17YV3 45 18YV3 40 19YV3 39 MODULE 14F	20YV3 46 21YV3 45 22YV3 40 23YV3 39 MODULE 13F	24YV3 46 25YV3 45 26YV3 40 27YV3 39 MODULE 06F	29YV3 45 30YV3 40	32YV3 NOT USED NOT USED NOT USED MODULE 03E
L18	OYNV4N OYPV4N	OYNV4P OYPV4P	IYNV4N IYPV4N		2YNV4N 2YPV4N	2YNV4P 2YPV4P	3YNV4N 3YPV4N	3YNV4P 3YPV4P	
L18 NL22 NL24 YNVK4 YPVK4	00YV4 48 01YV4 50 02YV4 47 03YV4 49 MODULE 28F	04YV4 48 05YV4 50 06YV4 47 07YV4 49 MODULE 27F	08YV4 48 09YV4 50 10YV4 47 11YV4 49 MODULE 20F	12YV4 48 13YV4 50 14YV4 47 15YV4 49 MODULE 19F	16YV4 48 17YV4 50 18YV4 47 19YV4 49 MODULE 12F	20YV4 48 21YV4 50 22YV4 47 23YV4 49 MODULE 11F	24YV4 48 25YV4 50 26YV4 47 27YV4 49 MODULE 04F	29YV4 50 30YV4 47	32YV4 48 NOT USED NOT USED NOT USED MODULE 02E
L18	0YNV5N 0YPV5N	OYNV5P OYPV5P	1 YNV5N 1 YPV5N	1 YNV5P 1 YPV5P	2YNV5N 2YPV5N	2YNV5P 2YPV5P	3YNV5N 3YPV5N	3YNV5P 3YPV5P	
NL22 L24 YNVK5 YPVK5	00YV5 46 01YV5 45 02YV5 40 03YV5 39	04YV5 46 05YV5 45 06YV5 40 07YV5 39	08YV5 46 09YV5 45 10YV5 40 11YV5 39	12YV5 46 13YV5 45 14YV5 40 15YV5 39	16YV5 46 17YV5 45 18YV5 40 19YV5 39	20YV5 46 21YV5 45 22YV5 40 23YV5 39	24YV5 46 25YV5 45 26YV5 40 27YV5 39	29YV5 45 30YV5 40	32YV5 46 NOT USED NOT USED NOT USED
	OYNV6N OYPV6N	MODULE 27F	MODULE 20F	MODULE 19F	MODULE 12F	MODULE 11F	MODULE 04F	MODULE 03F	
L18 L22 NL24 YNVK6 YPVK6	00YV6 48 01YV6 50 02YV6 47 03YV6 49	04YV6 48 05YV6 50 06YV6 47 07YV6 49	08YV6 48 09YV6 50 10YV6 47 11YV6 49	12YV6 48 13YV6 50 14YV6 47 15YV6 49	16YV6 48 17YV6 50 18YV6 47 19YV6 49	20YV6 48 21YV6 50 22YV6 47 23YV6 49	24YV6 48 25YV6 50 26YV6 47 27YV6 49	29YV6 50 30YV6 47	32YV6 48 NOT USED NOT USED NOT USED
	MODULE 26F	MODULE 25F	MODULE 18F	MODULE 17F	MODULE 10F	MODULE 09F	MODULE 02F	MODULE 01F	
L18 L22 L24 YNVK7 YPVK7	0YPV7N 01YV7 46 01YV7 45 02YV7 40 03YV7 39 MODULE 26F	04YV7 46 05YV7 45 06YV7 40 07YV7 39 MODULE 25F	1YPV7N 08YV7 46 09YV7 45 10YV7 40 11YV7 39 MODULE 18F	12YV7 46 13YV7 45 14YV7 40 15YV7 39 MODULE 17F	22 PV7N 16YV7 46 17YV7 45 18YV7 40 19YV7 39 MODULE 10F	20YV7 46 21YV7 45 22YV7 40 23YV7 39 MODULE 09F	3YPV7N 24YV7 46 25YV7 45 26YV7 40 27YV7 39 MODULE 02F	29YV7 45 30YV7 40	32YV7 46 NOT USED NOT USED NOT USED MODULE 01E

Figure 3-109. Y Positive/Negative Predrive/Drive Coupling System

•




Figure 3–110. Magnetics Timing Diagram




Figure 3-111. Sense Preamplifier (HT26) Simplified Schematic, Bit 0, Stack 0




Figure 3-112. Sensing System for Bit 0 (Typical)




Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 0 and 1) (Sheet 1 of 3)




Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 1 and 2) (Sheet 2 of 3)




Figure 3-113. Sense Line/Preamp/Sense Amplifier System (Bytes 2 and 3) (Sheet 3 of 3)

The preamplifier select terms PASLO through PASL7 drop at TR000 time and remain false for 60 nsec during the critical delta noise time. Timing for these select circuits is controlled by signal SDECEN. Two preamplifier select buffers are required for each 4K memory stack. (See figure 3-129.)

PASLO	=	NL18 NL19 NL23 SDECEN
PASL1	=	
•		•
PASL7	=	LIB LI9 L23 SDECEN

Sense Amplifier, Module HT11. The sense amplifier can be understood by regarding it as a differential amplifier with feedback connections, as shown in figure 3-114. Idealized waveforms are shown in figure 3-115. Assuming that there is no differential input present, the circuit acts as a unity gain amplifier to the strobe signal. The strobe signal swings over a range of 3v to approximately 0.7v.

In operation, the core output, of about 26 mV, causes the output to go negative by about 1v from its quiescent 3v level. The application of the strobe causes the output to swing down through 0 to about -0.5v. The discriminator discriminates about ground, and therefore responds to such a signal. In the absence of either a strobe signal or a core output signal, the output of the sense amplifier does not fall to ground and therefore no discriminator output is produced.

Figure 3-116 shows a schematic diagram of the sense amplifier. Transistors Q1 and Q2 are grounded base buffer amplifiers and provide a low impedance into which the preamplifier outputs are fed. The outputs of Q1 and Q2 provide a high impedance to drive the sense amplifier in a differential fashion. Transistors Q3, Q4, and Q5 form the sense amplifier, while transistors Q6, Q7, and Q8 make up the discriminator. The strobe signal is generated on module ST34, which also has the Vs and Vt regulators which set the voltage levels between which the strobe output varies. The application of the strobe signals to the memory amplifiers is byte-oriented, as indicated in figure 3-113.

SAST0	=	NTSSTB
SASTI	=	NTSSTB
SAST2	=	NTSSTB
SAST3	=	NTSSTB
NTSSTB	-	NTSSTB NTR140 + TR360 +

Inhibit System. The operation of addressing the cores during the read (or clear) half-cycle sets all the selected cores to the zero state. Therefore, during write or restore half-cycle operations, ones are written only into those cores that correspond to M-register bits containing ones. It is not necessary to write zeros into those cores that already contain zeros.

To avoid writing a one in a particular location, it is necessary to inhibit the Y current for that bit. It is not possible to inhibit Y current by turning on Y switches in bit planes where a zero is to be written because all 33 Y switches share the same primary wire. The method used for writing zeros (or rather, for not writing ones) is shown in figure 3-117. The drive switch matrix is short-circuited by the inhibit drivers. The circuit used, ST21, is internally identical to the predrive circuit, ST22. The data register signal output is inverted and this output is ANDed with a timing signal TPYI (time for positive Y inhibit) or TNYI (time for negative Y inhibit).

00YPIP	=	NMOO TPYI
00YNIN	=	NMOO TNYI
OIYPIP	=	NM01 TPYI
01YNIN	=	NMOI TNYI
:		
•		•
31YPIP	=	NM31 TPYI
31YNIN	=	NM31 TNYI
32ypip	=	NM32 TPYI
32ynin	=	NM32 TNYI
TPYI	=	TPYI NTW560 + NY TW200
TNYI	=	TNYI NTW560 + Y TW200




Figure 3-114. Basic Sense Amplifier, Logic Diagram




Figure 3-115. Sense Waveforms

Distribution of the Y inhibit circuit outputs for bit 0 to the positive and negative current switches of each 4K memory stack is shown in figure 3-118. This drawing is typical of the distribution of Y inhibits for all bits, 0 through 32.

Timing for the three modes of memory operations – readrestore, clear-write, and partial-write – is shown in figures 3-119 through 3-121.

Figure 3-122 is a module location chart showing the location of all modules required for a 4K, 8K, 12K, or 16K memory.




Figure 3-116. Sense Amplifier, Simplified Schematic




Figure 3-117. Y Current Inhibit Circuits, Simplified Diagram




Figure 3-118. Positive and Negative Y Current Inhibit, Bit 0




Figure 3-119. Read-Restore, Timing Diagram




Figure 3-120. Full Clear Write, Timing Diagram




Figure 3-121. Partial Write, Timing Diagram

Figure 3-122. Memory Module Location Chart

٩

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 ⑦	5	4	3 ©	2	
B				XT13	XT13						1		LT34		LT34							XT10			ATII	Ø	Ø	0	atii 7	6	AT11 2	
с		Z T 35 Z T 35		BT22	1116				1114 DT11	FT38 HT15					LT21	Ø	FT38	6	6			B"16 XT10		FT37	AT11 AT11	FT37 FT37	6	FT37 BT16	AT11 (5) AT10		AT11 AT31	
D	XT10	XT10	BT 16	IT16	AT16	AT16	BT22	BT22	BT22	BT22	BT22	BT 22	XT10	IT 25	BT25	BT16	IT 16	FT38	IT14	LT34	FT38	1114	XT10	LT21	AT11	BT 22	AT 10	LT19	⑦ AT11	FT38	⑦ AT 10	хтіо
E	ST21	ST21	ST21	ST21	ST21	ST21	② 5T 10	② 5T 10	② 5T10	② 5T10	② 5710	② 5710	② 5T10	② 5T 10	ST10	ST 10	ST10	ST 10	ST10	ST10	ST10	ST10	ST:22	ST22	ST22	ST22	(1) 5T22	② 5122	ST 10	ST10	1) ST 10	
F	STII	STII	STII	ST11	(1) 5711	() 5711	(1) ST11	() 5711	STII	STII	STII	STII	(1) STI 1	() 5711	() 5711	(1) 5711	STII	STII	STII	ST I I	() 5711	(]) 5111	() ST11	(1) STI1	STII	STII	STII	STII	() ST11	() 5711	() 5111	() 5711
G Н		1549	(11	2) 1549) 1549		3) 1549	111	549	111) 549		D 549		3) 1549	111	549	111	2) 1549	111	D 1549	111		111	550	111) 550	0		3	
" L		0	0	3		0]	0	3		0	0	3			0	0	E 2		0					0	те з (3)		0	
, 901172A. 3364		ADD FC ADD FC ADD FC ADD FC	DR 4-8 DR 8-1 DR 8-1 DR 12- DR POR	L 2K 16K RT A	НТ26	HT26	HTII	НТІІ	ST34	ΗΤΙΙ	HT26	HT26	HT26	HT26	НТ26	HT 26	ST 15	HT26	HT26	HT26	HT26	HT 26	HT 26	нтт	ΗΤΙΙ	ST34	ΗΤΙΙ	HT 26	HT26	HT26	HT26 S	.117

12

NOU 12 1986 PRUTY PRUTY SDS 901172

3-173

3-58 OPERATION CODE IMPLEMENTATION

3–59 Preparation Phases

Every instruction performs certain preliminary operations that are common to many other instructions. The clock phases during which these operations are performed are identified as preparation phases PRE1 through PRE4. Each instruction goes through two or more of these preparation phases before entering its individual execution phases.

Preparation for instruction execution is actually started during the last phase of the previous instruction. This phase is identified as PH10, and signal ENDE is true. In phase 10 the next instruction is read from core memory and placed in the C-register and the D-register. The operation code is stored in the O-register and the private memory address in the R field is transferred to the R-register. The contents of the P-register are increased by one to update the current instruction address. If indexing is specified, preset signals are generated to load the index displacement value into the A-register in preparation for phase PRE1. A sequence chart of the operations performed in phase 10 is shown in table 3-18.

Every instruction enters preparation phase PRE1. At the end of this phase the program moves to PRE2, PRE3, or PRE4, depending on whether the instruction is indexed, indirectly addressed, or is an immediate instruction. A block diagram of the general functions of the preparation phases and their sequence is shown in figure 3-123.

During PRE1 or PRE2, signal PRE/12 is true if the phase is the last one in which effective address computation takes place. This computation includes reading the indirect address from memory if required and, if indexing is specified, adding the index displacement value to the reference address or the indirect address. Indirect addressing always precedes indexing. If the instruction is indirectly addressed or if it is an indexed byte, halfword, or doubleword instruction, phase PRE2 is repeated and PRE/12 is true during the second pass.

During PRE3 or PRE4, signal PRE/34 is true if the phase is the last preparation phase. Signal PRE/34 is true during PRE3 except during byte, halfword (except multiply halfword), or absolute instructions, when the program goes to PRE4. During PRE4, when a zero value in the byte counter indicates that byte or halfword alignment in the D-register is complete, PRE/34 is true and the program goes to PH1.

A sequence chart of all the preparation phases is shown in table 3-19. A flow chart of the preparation phase sequence for immediate instructions is shown in figure 3-124. A detailed flow chart of each phase for nonimmediate instructions is shown in figures 3-125 through 3-129.

i 🍣	implies	
	transfer	1-

+> Clock framper 1- Table 3-18. Phase 10 (ENDE) Sequence

Phase	Function Performed		Signals Involved	Comments
РН10	One clock long			
DR	Enable signal ENDE	ENDE S/EXC	= PH10 EXC = PRE1 NCLEAR	Signal ENDE signifies end of instruction exe- cution. Flip-flop EXC was set at previous PRE1
	(MB0-MB31)	СХМВ	= DG = /DG/	Next instruction —— C- register if MRQ set at previous clock. P- register was incremented during previous ENDE
	(C0-C31) //= (D0-D31)	DXC	= PH10 +	Next instruction -/ D-register
	(C1-C7) / - (O1-O7)	охс	= PH10 +	Opcode of next instruc- tion -/O-register
	(C8-C11) -/- (R28-R31)	RXC	= PH10 +	R field of next instruc- tion / → R-register
				Mnemonic: ENDE

Table 3-18.	Phase	10 (ENDE) Sequence	(Cont.)
-------------	-------	--------------------	---------

Phase	Function Performed		Signals Involved	Comments		
PH10 DR	Change address in P-register as follows:					
(Cont.)	Increment program address unless one of the following conditions is present:	PUC31	= N(FUEXU ENDE) PH10 NHALT NIOSC N(INT KR0N) NKAHOLD +	Point to new instruction in sequence. P-register holds address of instruc- tion just executed +1		
	EXU instruction			before incrementing		
	I/O service call					
	Interrupt					
	Halt condition					
	PCP INSTR ADDR switch in HOLD position					
	Decrement program address	PDC31	= FUEXU (INT + IOSC) ENDE	Repeat instruction if		
	if instruction is to be repeated		+ FUMMC PH10 NMCZ	EXU or MMC was just executed and interrupt		
			ende (Int + iosc) +	or I/O service call is present		
	Enable signal (S/SXD)	(S/SXD)	= PH10 +	Preset adder for D		
	Set flip-flop LRXD	S/LRXD	= OXC +	For index operations		
		R∕LRXD	=	in PREP phases		
	Reset flip-flop NAXRR	s/naxrr	= N(S/AXRR)	For index operations		
		(S/AXRR)	= PH10 +	in PREP phases		
		R∕NAXRR	=			
	Branch to PRE1 unless one of the following conditions is present:	PREIEN	= N(S/TRAP) N(S/INTRAP) NIOSC NHALT			
		S/NPRE1	= N(S/PRE1)			
		(S/PRE1	= PRE1EN PH10 +			
		R/NPRE1	=			
	Trap. If trap, branch to	(S/INTRAP)	= (S/TRAP) +			
	INTRAP phases	(S/TRAP)	= FAFL NRW ENDE NTRAP	Floating-point trap		
			+ ENDE AM CC2 OVERIND	condition Fixed-point arithmetic		
			+	overflow		

Mnemonic: ENDE

Table 3-18. Phase 10(ENDE) Sequence (Cont.)

Phase	Function Performed		Signals Involved	Comments
PH10	Interrupt. If interrupt pending,	(S/INTRAP)	= INT IEN +	-
(Cont.)	branch to INTRAP phases	IEN	= KRUN PH10 NIOSC	Interruptible point in
	I/O service call. If I/O service call pending, branch to I/O	(S/IOSC)	= SC NSCINH	instruction specified by signal JEN
	phases	(S/IOEN)	= IOSC PH10 NIOINH +	(S/IOSC) indicates that I/O service call is pending. (S/IOEN)
	Halt condition. If HALT flip- flop is set, branch to PCP phases	S/HALT	= (S/HALT)	enables branch to I/O phases
	hop is set, bidlich to t ci phuses	(S/HALT)	= FUWAIT PH1	HALT flip-flop is set
			+ INTRAP PRETR	previous to PH10
			N(FAMT + XPSD)	
			+ NKRUN PRE1 NFUEXU	
		BRPCP1	= NFUEXU PH10 NIOSC HALT	
	Clear and reset functions	CLEAR	= PH10 +	General reset terms for various CPU flip- flops
		RE SE T/A	= CLEAR +	
L	L			Mnemonic: ENDE

.




Figure 3-123. Preparation Phases General Functions, Block Diagram

Table 3–19.	Preparation	Phases	Sequence
-------------	-------------	--------	----------

Phase	Function Performed		Signals Involved	Comments
PRE1	One clock long			
T5L	NANLZ ⇒ (P15-P31) / - (B15-B31)	BXP/1	= BRP PRE1 +	Move program address from P- to B-register. BRP set during previous instruction execution when B-register con- tents transferred to P-register
	(D0-D31)	SXD preset during PH10 of previous instruction		D-register contains current instruction
2	NFAIM ===> (\$15-\$31) - / -> (P15-P31)	PXS	= NFAIM PRE1 +	Move operand reference address to P-register if not immediate instruc- tion
	Indexed instruction 	INDX	= (C3 + C4 + C5) (C12 + C13 + C14)	C-register contains instruction word. Indexing specified by instruction bits 12 through 14
	(D12-D14)/LR29/-/LR31/	(LR29-LR31) S/LRXD R/LRXD	= D12-D14 LRXD + = OXC =	If indexing specified, place index register address on private memory address lines
	(RRO-RR31) -/ (AO-A31)	NAXRR reset during PH10 of previous instruction		Move displacement value in index regis- ter to A-register
	INDX ⇒ set flip-flop IX INDX NFAW⇒ set index alignment flip-flop IXAL	S/IX R/IX (R/IX) S/IXAL (S/IXAL)	= INDX PRE1 = (R/IX) = PRE/12 + CLEAR = (S/IXAL) NCLEAR = INDX PRE1 NFAW +	Index value must be aligned if byte, half– word, or doubleword operation
	C0 	S/IA R/IA	= C0 PRE1 =	Bit 0 of instruction word specifies indirect addressing
	C0 ===> set flip-flops MRQ and DRQ	S/MRQ (S/MRQ/2) R/MRQ S/DRQ (S/DRQ) R/DRQ	= (S/MRQ/2) + = C0 PRE1 NFAIM + = = (S/DRQ) NCLEAR = (S/MRQ/2) + =	Request for core memory cycle Inhibits transmission of another clock until data release is received from memory
		<u></u>		

Mnemonic: PREP

Table 3-19. Preparation Phases Sequence (Cont	Table 3–19.	Preparation	Phases	Sequence	(Cont.
---	-------------	-------------	--------	----------	--------

Phase	Function Performed		Signals Involved	Comments
PRE1 T5L (Cont.)	Word operation, indexed, without indirect addressing ⇒ enable signal (S∕SXAPD)	(S/SXAPD)	= FAW PRE1 NC0 INDX +	Preset adder for A plus D
	Indexing with byte, halfword, or doubleword operation ⇒ enable signal (S∕SXA)	(S/SXA)	= (S/IXAL) +	Preset adder for A S in PRE2
	LI, LCFI ⇒ enable signal (S/SXD), sign extension, and branch to PRE4	(S/SXD)	= (FULI + FULCFI) PRE1 +	Preset adder for D S in PRE/12
		SPIM	= (FULI + FULCFI) PRE1 +	Sign-pad immediate signal
		s/spw	= SPIM D12	Sign-pad ones if D12
		R,∕ SP₩	=	in LI instruction is 1. Bit 1 in load immediate is sign bit
		s/spz	= SPIM ND12	Sign-pad zeros if D12
		R/SPZ	=	in load immediate instruction is 0
		BRPRE4	= (FULI + FULCFI) PREI NCO NANLZ +	PRE2 and PRE3 not entered if no indexing, indirect addressing, or memory access
	Indexing or indirect addressing	BRPRE2	= INDX PRE1 + CO PRE1 +	Go to PRE2 to fetch indirect address or align word for indexing
	Enable trap	S/PRETR	= PRE1 NANLZ	Permit trap operation in
		R/PRETR	=	case of nonexistent operation code, unim- plemented instruction, or privileged instruction in slave mode
	Set HALT flip-flop if compute switch is moved out of RUN position	S/HALT (S/HALT) R/HALT (R/HALT)	= (S/HALT) + = NKRUN PRE1 NFUEXU + = (R/HALT) = INTRAP1 + NKAS/B PCP2	Halts preparation phases
PRE2	One clock long or sustained until data release			
lst Pass DR or	IXAL → (A0-A31)	Adder preset	in PRE1	Place index register value in A-register on sum bus
T5L			·	

(Continued)

Table 3–19. Preparation Phases Sequence (Cont.)

Phase	Function Performed		Signals Involved	Comments
PRE2 1st Pass	Byte alignment ==> 1/45 - ∕ -> A	AXSR2	= IXAL PRE2 FABYTE +	Move index displace- ment value two bit positions right if byte addressing
DR or T5L (Cont.)	Halfword alignment 	AXSR1	= IXAL PRE2 FAHW +	Move index displace- ment value one bit position right if half- word addressing
	Doubleword alignment ⇒ 25 -/-> A	AXSL1	= IXAL PRE2 FADW +	Move index displace- ment value one bit position left if double- word addressing
	Set flip-flop P32 according to byte count in two least signif- icant bits or halfword count in least significant bit of index displacement value in A-register	S/P32	= A30 AXSR2 + A31 IXAL AXSR1 +	A31 contains least sig- nificant bit of byte count; A30 contains most significant bit. A30 contains halfword count
	Set flip-flop P33 according to byte count	S/P33	= A31 AXSR2	
	(MB0-MB31)	СХМВ	= DG	Read indirect address from memory into C– register
	(C0-C31) / - (D0-D31)	DXC	= IA PRE2 +	Move indirect address from C-register into D-register
	IA and not IX ⇒ enable signal (S/SXD)	(S/SXD)	= IA NIX PRE2	Preset adder for DS in second PRE2
	IA and IX or reference address and IX with alignment 	(S/SXAPD)	= IA IX PRE2 + IXAL PRE2 +	Preset adder for A plus D
	Sustain PRE2 if indirect address- ing or index alignment	BRPRE2	= IXAL PRE2 + IA PRE2 +	
L		<u> </u>		Mnemonic: PREP

Phase	Function Performed		Signals Involved	Comments
PRE2	One clock long			
2nd Pass	$IA \Longrightarrow (D0-D31) \longrightarrow (S0-S31)$	Adder logic pr	eset in first PRE2	Place indirect address on sum bus
rass	IA and IX or index alignment \Rightarrow	Adder logic pr	eset in first PRE2	Place indirect address
T5L	(A0-A31) + (D0-D31) (S0-S31)			plus index displacement or reference address plus index displacement on sum bus
	(S15-S31) / - (P15-P31)	PXS	= PRE2 +	Transfer effective address from sum bus into P- register
PRE/12	PRE/12 is not a phase flip-flop; it is the output of a gate whose simplified equation is as follows:			
(PRE1 or	PRE/12 = PRE1 NINDX NC0 + PRE2 NIA NIXAL			
PRE2)	The signal PRE/12 is therefore true during either PRE1 or PRE2 when the phase represents the end of address modification. When either PRE1 or PRE2 is equivalent to PRE/12, the next phase entered is PRE3			
	The following operations take place during either PRE1 or PRE2 if PRE/12 is true during the phase:			
	Reset flip-flop IX	R/IX (R/IX)	= (R/IX) = PRE/12 + CLEAR	Reset index flip-flop
	Set flip-flop MRQ	s/m r q	= (S/MRQ/2) + (S/MRQ/1)	Request for core memory
		(S/MRQ/2)	+ = PREOPER PRE/12 +	cycle. PREOPER is true for instructions that re- quire reading contents of effective address
		(S/MRQ/1)	= FABRANCH PRE/12 NANL	
		r/mrq	=	by this memory request during a branch instruc – tion
	Set flip-flop DRQ	s/drq	= (S/DRQ)	Inhibits transmission of
		(S/DRQ)	= (S/MRQ/2) + (S/DRQ/2) +	another clock until data release is received from memory. Execute in-
		(S/DRQ/2)	= OU6 OL7 PRE/12 +	struction is in FABRANCH
		R/DRQ	=	and therefore requires special setting equation for data request. DRQ is set in PH1 after (S/MRQ (S/MRQ/1)
		<u></u>		Mnemonic: PREP

Table 3-19. Preparation Phases Sequence (Cont.)

Table 3-19.	Preparation	Phases	Sequence	(Cont.)	

Phase	Function Performed	S	ignals Involved	Comments
PRE/	Reset flip-flop NAXRR	S/NAXRR	= N(S/AXRR)	Preset for transfer of
12		(S/AXRR)	= PRE/12 +	private memory R con- tents into A-register
(PRE1 or PRE2)		R/NAXRR	=	in PRE3
(Cont.)	Merge one	S/NLR31F	= N(S/LR31)	Set odd-numbered address in private mem-
		(S/LR31)	= PRE/12 (S/LR31/12) +	ory address lines
		(S/LR31/12)	= (S/LR31/1) + FAMULNH + FASEL +	
		(S/LR31/1)	= OU1 OL0 + OU1 OL1 + OU1 OL5 + OU1 OL8 + OU3 OL9 + OU2 OL5	
		R/NLR31F	=	
	FADW and not LAD or floating- point ==> merge one into LB lines	/ LR31/ (S/P31/1)	= P31 = FADW PRE/12 N(O4 O5) (NOU1 OLB) +	Set odd-numbered address in core memory address lines
	No indexing →→ (D0-D31) (S0-S31)	(S/SXD) pre of previous i	set in PRE2 first pass or PH10 instruction	Place indirect address or reference address on sum bus
	Indexing ⇒⇒ (A0-A31) + (D0-D31)(S0-S31)	(S/SXAPD) prese	t in PRE1 or first PRE2	Place reference address plus index displacement on sum bus
	(SO-S31) -/ (PO-P31)	PXS	= NFAIM PRE1 + PRE2 +	Place effective address in P-register if PRE2 or if PRE1 and not imme- diate instruction
	FAIO ⇒ (S0-S31) / ► (D0-D31)	DXS	= FAIO PRE/12 +	Effective I/O address ———D-register
	FADW → force zero into \$31	S31INH	= FADW PRE/12	Inhibit least significant bit of address to place even–numbered double– word address in P– register. This addresses most significant half of doubleword
	Reset flip-flop NT8L	s/nt8l	= N(S/T8L)	Set T8L clock for PRE3
		(S/T8L)	= PRE/12 +	
		R/NT8L	= +	
L		l	· · · · · · · · · · · · · · · · · · ·	

Mnemonic: PREP

Phase	Function Performed		Signals Involved	Сог	mments	
PRE/ 12	Enable signal (S/SXB) if not immediate instruction	(S/SXB)	= PRE/12 NFAIM +	Preset add BS i		
(PRE1 or	Reset flip-flop NPRE3	S/NPRE3	= N(S/PRE3)	Go to pre phase PRE		n
PRE2) (Cont .)		(S/PRE3)	= PRE/12 NBR			
		R∕NPRE3	=			
PRE3 T8L	(BO-B31)	(S/SXB) prese	t in PRE/12	Return pro to P-regis B-register	ter fro	
or DR	(\$15-\$31)- /- (P15-P31)	PXS	= FAS10 NFAIM PRE3 NANLZ			
			+ FUWAIT PRE3 NANLZ			
			+ FASEL PRE3 NOL7 NANLZ			
			+ FUEXU PRE3 NANLZ			
			+ FARWD PRE3 NANLZ			
			+ FAMDS NFAIM PRE3 NANLZ			
			+			
	Not word operation —> load byte counter	S/BC0	= NP32 PRE3 NPRE/34 O1 +	Byte coun BC1 are ir follows:		
		S/BC1	= NP33 PRE3 NPRE/34 OU7			
			+	Byte 0	BCO 0	BC
				Byte U Byte 1	0	0 1
				Byte 2	1	0
				Byte 3	1	1
				Halfword 0	0	0
				Halfword 1	1	0
		L <u></u>				

Table 3-19. Preparation Phases Sequence (Cont	Table 3-19.	Preparation	Phases	Sequence	(Cont.)
---	-------------	-------------	--------	----------	--------	---

Mnemonic: PREP

Table 3–19. Prepa	ration Phases	Sequence	(Cont.)
-------------------	---------------	----------	---------

Phase	Function Performed	<u> </u>	Signals Involved	Comments
PRE3	Not word operation \implies set sign extention			
or DR (Cont.)	Set flip-flop SPW	S/SPW	= SPIM D12 + FAHW C16 P32 PRE3	Sign pad ones if sign is 1. In an immediate instruction (SPIM) bit
		SPIM	+ FAIM PRE3 +	12 contains the sign. In a halfword instruc-
		R/ SPW	=	tion (FAHW) bit 16 contains the sign. P32 indicates halfword 1
	Set flip-flop SPZ	S/SPZ	= SPIM ND12 + FAHW NC16 P32 PRE3 + FABYTE P32 P33 PRE3 +	Sign-pad zeros if sign is 0. In byte operatio this refers only to byte 3 (P32 and P33), when bits 0 through 23 of th contents of register R
		R∕SPZ	=	are to be cleared
	Enable signal (S/SXD)	(S/SXD)	= PRE3 BRPRE4 +	Preset adder for DS in PRE4
	Set flip-flop PRE4	S/PRE4 R/PRE4 BRPRE4	= BRPRE4 NCLEAR = = PRE3 NPRE/34 NANLZ	Branch to PRE4. PRE/ is true if multiply half word or word or double word operation
	FUMI and FADIVH \implies reset	s/NCXS	= N(S/CXS)	Preset for transfer of
	flip-flop NCXS	(S/CXS)	= FUMI PRE3	SC in PRE4
			+ FADIVH BREPRE4	
		R∕NCSX	=	
	$\frac{PREOPER \Longrightarrow}{(CO-C31)}$	СХМВ	= DG = /DG/	Read contents of effec- tive address, or effec-
	(C0-C31)- /- (D0-D31)	DXC	= PREOPER PRE3 +	tive address u 1 if doubleword operation, from core memory into D-register via C- register
	(RRO-RR31) - / - (AO-A31)	AXRR set at PR	E/12 clock	Read contents of pri-
		S/A _n	– RR _n AXRR NAXRRINH +	vate memory register R into A-register. Inhibit AXRR for given instructions
				Mnemonic: PREP

Phase	Function Performed	5	Signals Involved	Comments
PRE3 T8L or DR (Cont.)		AXRRINH	 FASTORE PRE3 OL4 + FAPSD PRE3 + FAST/M PRE3 + FARWD OLC PRE3 + 	
	STCF → CF / (A24-A31)	AXFC	= FASTORE PRE3 OL4	Move contents of con- dition code and float- ing control flip-flops to A-register if store con- ditions and floating control instruction
	XPSD → PSW1 / → (A0-A31)	AXPSW1	= FAPSD PRE3 +	Move contents of pro- gram status doubleword 1 into A-register for exchange program status doubleword in- struction
	PSM, PLM, LM, STM → CC - / → (A28-A31) CC - / → (MC4-MC7)	AXCC	= FAST/M O6 (PRE3 +)	AXCC places condition code in A-register and macro-counter during specified instructions. Condition code con- tains number of words
	PSW, PLW ⇒ 1 - / - MC	S/MC7	= FAST/M PRE3 NO6	Set one into macro- counter for push word and pull word instruc- tions
	FAIO → 0 → LR lines	LRXZ	= FUSIO PRE3	Address private memory register 0 to get com- mand doubleword address
	P-1- ∕- P	PDC31	= FADW/1 PRE3 + FAST PRE3 + FACOMP PRE3 OU1	Increment P-register to get address of most sig- nificant word of double- word
	FULAD \Longrightarrow set flip-flop MRQ	S/MRQ (S/MRQ/2) R/MRQ	= (S/MRQ/2) + = FALOAD/A OU1 PRE3 + =	Core memory request if load absolute double- word instruction
	Set flip-flop DRQ	(S/DRQ) R/DRQ	= (S/MRQ/2) + =	Inhibits transmission of another clock until data release is received from memory
1				Mnemonic: PREP

Table 3-19.	Preparation	Phases	Sequence	(Cont.)
-------------	-------------	--------	----------	---------

Phase	Function Performed		Signals Involved	Comments	
PRE3 T8L	P + 1/P	PUC31	= FULAD PRE3 +	Increment P-register to get address of least sig- nificant word	
or DR (Cont.)	Branch to execution phase if PRE/34	See PRE/34			
	Go to PRE4 if not PRE/34	BRPRE4	= PRE3 NPRE/34 NANLZ		
PRE4	One clock long				
T5L	Set sign extension				
	Enable signal (S/SXD)	(S/SXD)	= PRE4 (BC=1) +	Preset adder for DS in next PRE4	
	Set flip-flop SPW	S/SPW (S/SPW) R/SPW	= (S/SPW) + = FAHW D8 (BC=1) PRE4 + =	Sign-pad ones if sign is 1. Flip-flop D8 contains sign when halfword 0 has been moved right eight	
	Set flip-flop SPZ	S/SPZ (S/SPZ) R/SPZ	<pre>= (S/SPZ) + = FAHW ND8 (BC = 1) PRE4 + FABYTE (BC = 1) PRE4 +</pre>	positions (BC = 1) Sign-pad zeros if sign is 0 for halfword oper- ation. Clears bits 0 through 23 for load byte instruction	
	(D0-D31) (S0-S31)		= n PRE3 or previous PRE4	Propagates are inhib-	
	(S0-S31) -// (D0-D31)	DXS	= BCZ PRE4 NFULAD +	ited (SPZ) or enabled (SPZ) or enabled (SPW upward from sign posi-	
	(S0-S31) (C0-C31)	NCXS reset in	n PRE3	tion. Sign extended value placed in C- register as well as D- register for multiply immediate and divide halfword, and for divide word with even R field	
	FULAD \implies (MB0-MB31) \longrightarrow (C0-C31)	СХМВ	= DG	Read least significant word of doubleword from memory into C- register	
				Mnemonic: PREP	

Mnemonic: PREP

Phase	Function Performed		Signals Involved	Comments
PRE4	(C0-C31)	DXC	= FULAD PRE4 +	Load least significant word into D-register
T5L (Cont.)	P-1- / ► P	PDC31	= FULAD PRE4 +	Decrement P-register to get address of most significant word
	L∞ad —→ down align D-register	DXDR8	= NBCZ PRE4 +	For load operation, align byte or halfword to right end of D- register by shifting D-register right one byte at a time until byte counter = 0
	Store ⇒ left align A-register	AXAL8	= FASTORE NBCZ PRE4 + FAMT SW2 NBCZ PRE4 +	For store operation or for modify and test instructions when R field is nonzero, align A-register left one byte at a time until informa- tion is in proper position for effective location (byte count = 0)
	BC \neq 0 \implies decrement byte counter	BCDC1	= NBCZ PRE4 +	Subtract one from byte count during each PRE4 until BC=0, NBCZ false
	Compare byte ⇒ 0 -/ (A0-A23)	AXZ/012	= FACOMP/1 OU7 PRE4	Clear lower bit posi- tions of aligned effec- tive byte for comparison with contents of register R
	BC ≠ 0 → sustain PRE4	BRPRE4	= PRE4 NBCZ +	Repeat PRE4 until byte count = 0 indicates that alignment is com- plete
				Mnemonic: PREP

Table 3-19. Preparation Phases Sequence (Cont.)

Table 3-19. Pr	eparation Phases	Sequence	(Cont.)	1
----------------	------------------	----------	----------	---

Phase	Function Performed		Signals Involved	Comments
PRE/ 34	PRE/34 is not a phase flip-flop; it is the output of a gate whose simplified equation is as follows: PRE/34 = PRE3 FAWORDW NFALOAD/A + PRE3 FUMH + PRE4 NBC1 NBC0 NANLZ The signal PRE/34 is true during the last preparation phase when register alignment is taking place. Signal PRE/34 is true during PRE3 when a branch to an execution phase is to be made, and during PRE4 when the byte count is zero The following operations take place during either PRE3 or PRE4 if PRE/34 is true during the phase: Enable signal (S/AXAPD)	(S/SXAPD)	= FAADD (PRE/34 +)	Preset adder for A plus
	Enable signal (S/SXAMD)	(S/SXAMD)	= FASUB (PRE/34 +)	DS to add two operands Preset adder for A minus DS to sub- tract one operand from another
	Enable signal (SXDMA)	(S/SXDMA)	= FUPLM (PRE3 +)	Preset adder for D minu: AS to check for word count underflow in stack pointer double- word during pull mul- tiple instruction
	Enable signal (S/SXA)	(S/SXA)	<pre>= FASTORE PRE/34 + FAMT (PRE/34 +) + FUMMC PRE3 + FUS PRE3 + FAMUL (PRE/34 +) + FARWD NRZ (PRE/34 +) +</pre>	Preset adder for A
1		L		

Mnemonic: PREP

Table 3-19.	Preparation	Phases	Sequence	(Cont.)
-------------	-------------	--------	----------	---------

Phase	Function Performed	Si	Signals Involved		
PRE/ 34 (Cont)	Enable signal (S/SXD)	(S/SXD)	 = FUINT PRE3 + FALCFP PRE/34 + FALOAD (PRE/34 +) + FUXW PRE3 + 	Preset adder for D S in first execution phase	
	Enable signal (S/SXDM1)	(S/SXDM1)	= FUPLW (PRE3 +)	Preset adder for D minus 1————————————————————————————————————	
	Enable signal (S/SXDP1)	(S/SXDP1)	= FUPSW (PRE3 +)	Preset adder for D plus 1 S to check for word count overflow during push word instruction	
	Enable signal (S/SXAP1)	(S/SXAP1)	= FUBIR PRE3 +	Preset adder for A plus 1————————————————————————————————————	
	Enable signal (S/SXAM1)	(S/SXAM1)	= FUBDR PRE3 +	Preset adder for A minus 1————————————————————————————————————	
	Enable signal (S/SXMD)	(S/SXMD)	= FALOAD/C (PRE/34 +)	Preset adder for minus DS to load two's complement of effec- tive word into private memory during load complement instructions	
	Set flip-flop NPRXAD	S/NPRXAD (S/PRXAD)	 N(S/PRXAD) N(S/SXAMD/1) FASEL PRE3 NOL7 	Preset for A AND D S during AND word and compare and load selective instruc-	
		R/NPRXAD	+ OU4 OLB PRE3 +	tions	
				Mnemonic: PREP	

Mnemonic: PREP

Table 3–19.	Preparation	Phases	Sequence	(Cont.)

Phase	Function Performed	Sig	nals Involved	Comments
PRE/ 34 (Cont.)	Reset flip-flop NPRXNAD	S/NPRXNAD (S/PRXNAD) R/NPRXNAD	 = N(S/PRXNAD) N(S/SXAPD/1) = FASEL PRE3 OL7 + = 	Preset adder for NA AND D———————————————————————————————————
	Enable signal (S/SXAEORD)	(S/SXAEORD)	= OU4 OL8 PRE3	Preset adder for A \oplus D for exclusive OR oper- ation in exclusive OR word instruction
	Enable signal (S/SXAORD)	(S/SXA ORD)	= OU4 OL9 PRE3 +	Preset adder for A OR D
	Set flip-flop MRQ	S/MRQ	= (S/MRQ/1) + (S/MRQ/2) + (S/MRQ/3) +	Core memory request, inhibited in PRE3 if analyze instruction
	Set memory request	(S/MRQ/1)	= FUINT PRE3 + FUWAIT PRE3 + FAS10 PRE/34 +	No data release re- quested. Fetches next instruction during short instructions that do not require use of C-
	Set data release memory request	(S/MRQ/2) R/MRQ	 FAPSD (PRE/34 +) + FAST/M PRE3 NOU0 OLA = 	register Fetches next PSW1 in program status double- word instructions and first word to be loaded in load multiple in- struction
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	= (S/DRQ) + NCLEAR = (S/MRQ/2) + =	Inhibits transmission of another clock until data release is received from memory
	Set delayed data release memory request	(S/MRQ/3)	= [(FADW/1 (PRE/34 +) + FACOMP/L OU1 PRE3)] NANLZ +	Fetches effective word for some doubleword instructions (FADW/1) and compare with limits in memory in- struction
	••••••••••••••••••••••••••••••••••••••	· .		Mnemonic: PREP

Phase	Function Performed		Sig	nals Involved	Comments
PRE/34	Reset flip-flop NMRQP1	s/nmrqp1	=	N(S/MRQ/3)	Delays setting data request
(Cont.)		R/NMRQP1	=	• • •	flip-flop until next phase
	Set flip-flop DRQ	s/drq	=	(S/DRQ) NCLEAR	Data request
		(S/DRQ)	=	MRQP1 +	
		R/DRQ	=	• • •	
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Presets for S
		(S/MBXS)	=	FASTORE PRE/34 + FAMT SW2 PRE/34 + FAPSD PRE3 O7 +	first execution phase to place on memory bus information to be stored in core memory
		R/MBXS	=	•••	In core memory
	Set flip-flop DRQ	s/drq	=	(S/DRQ) NCLEAR	Data request
		(S/DRQ)	=	(S/MBXS) +	
	Enable signal (S/SXB)	(S/SXB)	=	FUBAL PRE3 + FALOAD/A (PRE/34 +) +	Preset adder for B————————————————————————————————————
	Reset flip-flop NCXS	s/ncxs	=	N(S/CXS)	Preset adder for SC
		(S/CXS)	=	FAST PRE3 + FASEL PRE3 +	in first execution phase
		R/NCXS	=	•••	
	Reset flip-flop NAXRR	S/NAXR	=	N(S/AX RR)	Preset logic for transfer of
		(S/A×RR)	=	PRE3 (FUDW NR31) + + FASTORE PRE/34 NO2 + (FAST/M PRE3 NOU0) NOLA + FUMMC PRE3 +	contents of private memory register contents into A- register
		R/NAXRR	=	•••	
	Merge 1	(S/LR31)	=	FADW/1 PRE3 NANLZ	Address odd-numbered
		(,,,		+ FUMMC PRE3 NANLZ	private memory register
	•				Mnemonic: PREP

Table 3–19.	Preparation	Phases	Sequence	(Cont.)
-------------	-------------	--------	----------	---------

et flip-flop RW AST ⇒ set flip-flop SW8 JMSP → set flip-flop SW7	S/RW S/SW8 BRSW8 S/SW7 (S/SW7)	 FUXW PRE3 NANLZ + FAS11 NOL1 (PRE/34 +) + FUBAL PRE3 NANLZ + FUBDR PRE3 NANLZ + FUBIR PRE3 NANLZ + = BRSW8 NRESET/A + = FAST PRE3 + = (S/SW7) = FAST PRE3 NO4 	Prepare to write into private memory SW8 identifies PH1 as PH1/A in stack and multiple instructions SW7 indicates first
	BRSW8 S/SW7	 + FUBAL PRE3 NANLZ + FUBDR PRE3 NANLZ + FUBIR PRE3 NANLZ + = BRSW8 NRESET/A + = FAST PRE3 + = (S/SW7) 	PH1/A in stack and multiple instructions SW7 indicates first
	BRSW8 S/SW7	+ = BRSW8 NRESET/A + = FAST PRE3 + = (S/SW7)	PH1/A in stack and multiple instructions SW7 indicates first
	BRSW8 S/SW7	= FAST PRE3 + = (S/SW7)	PH1/A in stack and multiple instructions SW7 indicates first
JMSP 	S/SW7	= (S/SW7)	SW7 indicates first
JMSP ===> set flip-flop SW7			
		+ FULAWORDW NDO PRE/34 + FALOAD/A OU5 ND16 PRE/34 +	pass through phases in stack and multiple instructions and sign in load absolute in- struction
⁻ M → P - 1 -/ → P	PDC31	= (FAST/M PRE3 NOU0) NOLA +	Obtain address of first core memory location in sequential set during store multiple instruc- tion
$M \Longrightarrow R - 1 \xrightarrow{/ \rightarrow} R$	RDC31	= (FAST/M PRE3 NOU0) OLA +	Obtain address of first private memory registe in sequential set for load multiple instruc- tion
set flip-flop NT11L	S/NTIIL	= N(S/TIIL)	Set clock T11L for PH1
	(S/TIIL)	= FACOMP/1 (PRE/34 +)	
		+ FAST PRE3	
		+ (ANLZ PRE3)	
		+ FACOMP/1 (PRE/34 +)	
		set flip-flop NT11L S/NT11L	S/NTIIL S/NTIIL = N(S/TIIL) (S/TIIL) = FACOMP/1 (PRE/34 +) + FAST PRE3 + (ANLZ PRE3) + FACOMP/1


Mnemonic: PREP


Phase	Function Performed	S	ignals Involved	Comments
PRE/ 34	Set flip-flop PH3	S/РНЗ	= BRPH3 NCLEAR +	Branch to phase 3 for multiply and divide
(Cont.)		BRPH3	= FAMDS PRE/34 NBRPH5 NANLZ + FAPSD P RE3 NANLZ NANLZ NO7	instructions
		R∕PH3	=	
	Set flip-flop PH5	S/PH5	= BRPH5 NCLEAR +	Branch to phase 5 for analyze and shift
		BRPH5	= ANLZ PRE3	instructions
			+ FUS PRE3	
			+ FUSF PRE3 ND23	
		R∕PH5	+ =	
	Set flip-flop PH6	S/РН6	= (BRPH6 NIOEN) NCLEAR	Branch to phase 6 for if store multiple or
		BRPH6	= FAST/M PRE3 NOU0 NANLZ	modify stack counter instruction
		R∕PH6	=	
	Set flip-flop PH8	S/PH8	= BRPH8 NCLEAR +	Branch to phase 8 if modify and test instruc- tion
		BRPH8	= FAMT SW2 PRE/34 +	
		R/PH8	=	
	Set flip-flop PH10	S/PH10	= BRPH10 NCLEAR +	Branch to phase 10 if execute instruction
		BRPH 10	= FUEXU PRE3 NANLZ +	
		R/PH10	=	
				Mnemonic: PREP

Table 3–19. Preparation Phases Sequence (Co	ont.)
---	-------

INDIRECT ADDRESSING. When bit position 0 of the instruction word contains a one, indirect addressing is to be performed during the preparation phases. Indirect address flip-flop IA is set during PRE1, the indirect address is read from the contents of the reference location in the first PRE2 and placed in the C- and D-registers. If no indexing is required, this address is the effective address and is transferred to the P-register in the second pass through PRE2. If indexing is specified, the index displacement value is added to the indirect address is transferred to the P-register. The effective address is transferred to the P-register. The effective address in the P-register is used to read the operand from memory in PRE3. The logic used to implement the indirect addressing feature is shown in table 3-19.

INDEXING. Indexing is done in the Sigma 5 computer by adding a displacement value in one of seven index registers to the reference address in the instruction word, or to the indirect address from core memory if indirect addressing is specified. Registers 1 through 7 in the first private memory block are used as index registers. Register 0 is not used for indexing. A nonzero value in the X field causes the contents of the specified index register to be transferred to the Aregister for addition to the reference or indirect address in the D-register.








Figure 3-125. Preparation Phase PRE1, Flow Diagram




Figure 3-126. Preparation Phase PRE2 (Not PRE/12), Flow Diagram




Figure 3-127. Preparation Phase PRE2 (PRE/12 Time), Flow Diagram




Figure 3-128. Preparation Phase PRE3, Flow Diagram




Figure 3-129. Preparation Phase PRE4, Flow Diagram

The index registers are used for byte and halfword addressing as well as for memory address displacement. Byte 0 or halfword 0 of any word may be selected simply by using a byte or halfword instruction. If byte 1, 2, or 3 or halfword 1 is desired, indexing must be performed. To address halfword 1 of any word, the X field of the instruction must designate a register that contains a one in its low-order bit position. To address bytes 1, 2, or 3 of a word, the X field of the instruction must designate a register that contains 01, 10, or 11, respectively, in its two low-order bit positions. The significance of the index register contents for various types of addressing is shown in figure 3-130.

Before the contents of the A-register and D-register are added to obtain the effective address, the A-register must be aligned so that the memory address displacement bits match the effective address bits in the D-register. This alignment operation is shown in figure 3-131. In the case of word operation, the index value is properly placed in the A-register as the value comes from private memory.

For byte operation, bit positions 30 and 31 of the index value contain the byte number and should not be added to the core memory address. In PRE2 the A-register contents are shifted right two bit positions so that the least significant bits of the reference address and the address displacement value are aligned. At the time the shift is made, the byte number is transferred to flip-flops P32 and P33. The outputs of these flip-flops are used to set byte counter BC0 and BC1 in PRE3, and the outputs of the counter flip-flops are used in PRE4 to shift the operand in the D-register or the A-register until the specified byte is in the proper position for instruction execution. The logic used to perform byte indexing is described in table 3-19.

For halfword operation, bit position 31 of the index value contains a one if halfword 1 is to be addressed. In PRE2, the A-register contents are shifted right one bit position to align the address displacement value with the reference address or indirect address. At the time the shift is made, if halfword 1 is designated the one in A31 is transferred to flip-flop P32. The output of this flip-flop is used to set the byte counter in PRE3, and the counter outputs are used in PRE4 to shift the operand right in the D-register for load operation, or left in the A-register for store operation, until the specified halfword is in the proper position for instruction execution. The logic used to perform halfword indexing is described in table 3-19.

In doubleword operation, the memory address displacement value is treated as an even number by shifting the A-register left one bit position and clearing A31. Bit 31 of the instruction reference address is ignored. The instruction plus the index value, therefore, always addresses the evennumbered location of the specified doubleword. The oddnumbered location is addressed when required by setting flip-flop P31 during PRE/12. Bit 31 of the effective address is inhibited by S31INH when the effective address is placed on the sum bus in PRE/12. At the same time flip-flop P31 is set for all doubleword instructions except floating-point and load absolute doubleword. In shift operation, the index value alters the shift count and direction and has nothing to do with addressing.

The detailed logic used to implement the indexing feature is explained in table 3–19.

<u>BYTE COUNTER</u>. The byte counter, BCO and BC1, is used in preparation phase PRE4 to control the shifting of bytes and halfwords in the A- and D-registers before instruction execution.

For load operation, the effective byte is read into the Dregister and moved to the least significant end of the register in PRE4. Byte 0 is shifted eight bit positions to the right three times, byte 1 is shifted right twice, and byte 2 is shifted right once. If the effective byte is byte 0, the counter is loaded with 11; if the effective byte is byte 1, the counter is loaded with 10; if the effective byte is byte 2, the counter is loaded with 01. The counter contents are decreased by one with each pass through PRE4 so that shifting is complete. Byte 3 requires no shifting; therefore, the counter remains in the zero state when byte 3 is addressed.

For halfword load operation, the byte counter remains clear for halfword 1 and is set to 10 for halfword 0. This causes the halfword to be shifted right twice in PRE4 to place it in the least significant half of the register.

For store operation or a modify and test instruction, the effective byte or halfword or the byte or halfword from private memory loaded into the A-register must be shifted left for computation or for storage in the effective memory byte or halfword location. The byte counter is set in the same manner as for load operation. If the effective byte is 0, the byte in A24 through A31 must be shifted left three times; therefore, the byte counter is set to 11. The byte must be shifted twice to reach effective byte location 1 and once to reach byte location 2; therefore, the counter is set to 10 and 01, respectively. Similarly, the byte counter is set to 10 for halfword 0 store or modify and test operation, because two 8-bit shifts are required to move the halfword from the least significant end of the register to the halfword 0 location. During a modify and test instruction, the phase sequence returns to PRE4 for register shifting after some of the execution phases have taken place.

<u>SIGN EXTENSION</u>. Sign extension is required for most immediate and halfword instructions, and the load byte instruction requires clearing the most significant bits of the effective memory location. Preparation for sign extension is done in PRE3 or PRE4 by setting flip-flop SPW for sign-padding ones and flip-flop SPZ for sign-padding zeros. The equations for setting these flip-flops are given in table 3-19 under phases PRE3 and PRE4. The outputs of flip-flops SPW and SPZ are used in the adder propagate logic to generate ones or zeros where needed.




Figure 3-130. Index Register Contents for Byte, Halfword, Word, Doubleword, and Shift Operations




Figure 3-131. Index Register Alignment for Effective Address Computation

The following equations illustrate the generation of propagate terms in the adder and their use in sign extension. Bits 0 through 7 of the sum bus are used as an example.

S0-S7	=	PRO-PR7
PRO-PR7	=	(A0 D0)-(A7 D7) PRXAD/0
		+ (A0 ND0)-(A7 ND7) PRXAND/0
		+ (NA0 D0)-(NA7 D7) PRXNAD/0
		+ (NA0 ND0)-(NA7 ND7) PRXNAND/0
PRXAD/0	=	prxad/1b N(spz NDIS)
PRXAD/1B	=	N(NFAIM (PZ NDIS)
PRXAND/0	=	PRXAND/1A
PRXAND/1A	=	N(NPRXAND NDIS NSPW)

PRXNAD/0 = PRXNAD/1B N(SPZ NDIS) PRXNAD/1B = N(NFAIM SPZ NDIS) PRXNAND/0 = (PRXNAND + SPW) NDIS

Therefore:

 $SPZ \implies NPRXAD/0 NPRXAND/0$ NPRXNAD/0 NPRXNAND/0

SPW \implies PRXAD/0 PRXAND/0 PRXNAD/0 PRXNAND/0

If SPZ is true, the propagates for bits 0 through 7 of the sum bus are disabled regardless of the states of A- and D-register flip-flops 0 through 7, and the propagates are unconditionally enabled if SPW is true. This causes zeros to be placed on sum bus bits 0 through 7 if SPZ is true and ones to be placed in the same bits if SPW is true. This type of logic operates for bits 8 through 15, except that the logic differs for immediate instructions, since only bits 8 through 11 are affected.

3-60 Family of Load Instructions (FALOAD)

LOAD IMMEDIATE (L1; 22). The LI instruction extends the sign (bit 12) of the value field of the instruction word (bits 12 through 31) 12 bit positions to the left and loads the 32-bit result into private memory register R.

<u>General</u>. This instruction is of the immediate addressing type. Therefore, the value field in the instruction word contains an operand which is used as part of the instruction execution. Sign extension is executed in the preparation phases to produce a 32-bit effective word. <u>Condition Codes</u>. If the effective word is positive and not zero, condition code flip-flop CC3 is set. If the effective word is negative, condition code flip-flop CC4 is set. Both flip-flops CC3 and CC4 are reset if the effective word is zero.

Load Immediate Phase Sequences. Preparation phases for the LI instruction are the same as the general PREP phases for immediate instructions, paragraph 3–59. Table 3–20 lists the detailed logic sequence during the LI execution phases.

Phase	Function Performed		S	ignals Involved	Comments
PREP	<u>At end of PREP</u> : (C) : Value field _{SE}				Sign-extended value field of instruction word
	(D) : Value field _{SE}				
	(P) : Program address				Address of next instruc- tion in sequence
	Enable signal (S/SXD)	(S/SXD)	=	FALOAD (PRE/34 + PH2) +	Preset adder for DS in PH1
	Set flip-flop MRQ	FALOAD S/MRQ (S/MRQ/1) FAS10) =	NOU0 OL2 (S/MRQ/1) + FAS10 PRE/34 + FAS11/1 NOU1	Core memory request for next instruction in sequence
		FAS11/1 R/MRQ		FALOAD +	
	Set flip-flop RW			(S/RW/1) + FAS11 (PRE/34 + PH2) NOL1 +	Preset to write value field into private memory register R in PH1
		R/RW	=	•••	
PH1	One clock long				
T8EN (OR T11L)	(D0-D31) →(RR0-RR31)	-	XS/3	ut last PREP clock 3 = RW + Set at last PREP clock	Transfer value field into private memory register R
	Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3	S/CC3 SGTZ TESTS R/CC3	=	SGTZ TESTS + (S0 + S1 + + S31) NS0 FAS11 (PH1 + PH3) + TESTS +	Set condition codes if applicable
	<u> </u>	A			Mnemonic: LI (22)

Table 3-20. Load Immediate Sequence

Table 3–20.	Load Immediate	Sequence	(Cont.)	
-------------	----------------	----------	---------	--

Phase	Function Performed			Signals Involved	Comments
PH1	Set flip-flop CC4 if (S0-S31)	S/CC4	=	SO TESTS +	
T8EN (OR	is negative; otherwise reset CC4	R/CC4	=	TESTS +	
T11L) (Cont.)	Enable clock T8 if R is in register blocks 0–3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4–15	T8EN	=	NT5EN NTIIL N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW
	Branch to PH10	BRPH10 S/PH10 R/PH10	=	FAS10 PH1 + BRPH10 NCLEAR-1 +	
	· · ·	S/DRQ (S/DRQ) R/DRQ	=	(S/DRQ) NCLEAR-2 BRPH10 +	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-	-18		

Mnemonic: LI (22)

LOAD BYTE (LB; 72, F2). The LB instruction loads the effective byte into bit positions 24 through 31 of private memory register R and clears bit positions 0 through 23 of the register.

<u>General</u>. The effective byte is transferred to the Dregister during the load byte PREP phases. If the effective byte is not located in bits 24 through 31 (byte position 3) of the word, the byte is shifted one, two, or three bytes to the right to place the byte in byte position 3. Zeros are then placed in bit positions 0 through 23. The 32-bit result is transferred to private memory register R during execution phase PH1.

<u>Condition Codes</u>. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero, the condition codes are set to XX10.

Load Byte Phase Sequences. Preparation phases for the LB instruction are the same as the general PREP phases for byte instructions, paragraph 3–59. Table 3–21 lists the detailed logic sequence during the LB execution phases.

Phase	Function Performed			Signals Involved	Comments
PREP	<u>At end of PREP</u> : (C) : EB				Effective byte
	(D) : EB (P) : Program address				Address of next instruc- tion in sequence
	Enable signal (S/SXD)	(S/SXD)	=	FALOAD (PRE34/ + PH2) +	Preset to place EB on sum bus
		FALOAD	=	NOU0 OL2	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/1) +	Core memory request for
		(S/MRQ/1) =	FAS10 PRE/34 +	next instruction in sequence
		FAS10	=	FAS11/1 +	
		FAS11/1	=	FALOAD +	
		R/MRQ	=		
	Set flip-flop RW	S/RW	=	(S/RW/1) +	Prepare to write EB into
		(S/RW/1)	=	FAS11 (PRE/34 + PH2) NOL1 +	private memory register R
		R/RW	=		
PH1 T8EN	One clock long	Adder Janie	cot a	it last PREP clock	
(OR	(PPO, PP31)	-		$3 = RW + \dots$	Transfor offective word to
TIIL)		RW	=	Set at last PREP clock	Transfer effective word to private memory register R
	Set flip-flop CC3 if at least	S/CC3	= -	SGTZ TESTS +	
	one bit in EB is a one; otherwise reset CC3	SGTZ	=	(S0 + S1 + + S31) NS0	
		TESTS	=	FAS11 (PH1 + PH3) +	
		R/CC3	=	TESTS +	
	Leonador	I			Mnemonic: LB (72, F2)

Table 3-21. Lo	ad Byte	Sequence	(Cont.)
----------------	---------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH1 T8EN (OR	Reset flip-flop CC4	S/CC4 R/CC4	=	SO TESTS + TESTS +	CC4 does not set because S0 = 0
T11L) (Cont.)	Enable clock T8 if R is in register blocks 0–3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4–15	TBEN	=	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW
	Branch to PH10	BRPH10 S/PH10 R/PH10	=	FAS10 PH1 + BRPH10 NCLEAR-1 + 	
		S/DRQ (S/DRQ) R/DRQ	=	(S/DRQ) NCLEAR-2 BRPH10 +	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-	-18		
		I <u></u>		<u></u>	Mnemonic: LB (72, F2)

LOAD HALFWORD (LH; 52, D2). The LH instruction loads the sign-extended effective halfword into private memory register R.

<u>General</u>. The effective halfword is transferred to bit positions 16 through 31 of the D-register during the LH PREP phases. The sign of the effective halfword is extended to occupy bit positions 0 through 15 of the D-register. The 32-bit result is transferred to private memory register R during execution phase PH1.

<u>Condition Codes</u>. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Load Halfword Phase Sequences. Preparation phases for the LH instruction are the same as the general PREP phases for halfword instructions, paragraph 3–59. Table 3–22 lists the detailed logic sequence during all LH execution phases.

LOAD WORD (LW; 32, B2). The LW instruction loads the effective word into private memory register R. Condition codes are set as in the LH instruction.

Load Word Phase Sequences. Preparation phases for the LW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-22 lists the detailed logic sequence during all LW execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EW (D) : EW		Effective word (in half- word instructions, D contains sign-extended effective halfword)
	(P) : Program address		Address of next instruc- tion in sequence
	Enable signal (S/SXD)	(S/SXD) = FALOAD (PRE/+)	34 + PH2) Preset adder for D
		FALOAD = NOU0 OL2	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) +	
		(S/MRQ/1) = FAS10 PRE/34	+ next instruction in sequence
		FAS10 = FAS11/1 +	
		$FAS11/1 = FALOAD + \dots$	
		R/MRQ =	
	Set flip-flop RW	S/RW = (S/RW/1) +	
		(S/RW/1) = FAS11 (PRE/34 NOL1 +	+ PH2) R R
		R/RW =	
PH1	One clock long	Adder logic set at last PREP clock	
t8en (Or	(D0-D31) (S0-S31)	$RWXS/O-RWXS/3 = RW + \dots$	Transfer effective word to private memory
TIIL)		RW = Set at last PREF	clock register R
	Set flip-flop CC3 if (S0-S31)	S/CC3 = SGTZ TESTS +	
	is positive and nonzero; otherwise reset CC3	SGTZ = (S0 + S1 + NS0	. + S31)
		TESTS = FAS11 PH1 +	
		R/CC3 = TESTS +	
	L	<u> </u>	Mnemonic: LW (32, B2 LH (52, D2

Table 3-22. Lo	oad Word and	Load Halfword	Sequence
----------------	--------------	---------------	----------

Phase	Function Performed			Signals Involved	Comments
PH1 T8EN (OR T11L)	Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4	S/CC4 R/CC4	=	SO TESTS + TESTS +	
(Cont.)	Enable clock T8 if R is in register blocks 0–3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4–15.	T8EN	=	NT5EN NTIIL N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW
	Branch to PH10	BRPH10 S/PH10 R/PH10		FAS10 PH1 + BRPH10 NCLEAR-1 +	
		S/DRQ (S/DRQ) R/DRQ	=	(S/DRQ) NCLEAR-2 BRPH10 +	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3	-18		
		[Mnemonic: LW (32, B2) LH (52, D2)

Table 3-22. Load Word and Load Halfword Sequence (Cont.)

LOAD DOUBLEWORD (LD; 12, 92). The LD instruction loads the least significant word (bits 32 through 63) of the effective doubleword into private memory register Ru1 and the most significant word (bits 0 through 31) of the effective doubleword is loaded into private memory register R.

If the R field is odd, both words of the effective doubleword are loaded into the same private memory register. At the end of the instruction, private memory register R contains the most significant word of the doubleword (since it is the last to be loaded). <u>Condition Codes</u>. If the effective doubleword is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Load Doubleword Phase Sequences. Preparation phases for the LD instruction are the same as the general PREP phases for doubleword instructions, described in paragraph 3-59. Table 3-23 lists the detailed logic sequence during all LD execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (D) : ED _{LSW}		Least significant word of effective doubleword
	(C) : ED _{LSW} (P) : ED _{MSW} address		Address of most significant word of effective double- word
	(B) : Program address		Address of next instruc- tion in sequence
	Enable signal (S/SXD)	(S/SXD) = FALOAD (PRE/34 + PH2) + FALOAD = NOU0 OL2	Preset adder for DS in PH1
	Set flip-flop MRQ	$\begin{array}{llllllllllllllllllllllllllllllllllll$	Preset to fetch most sig- nificant word of double- word from memory
	Reset flip-flop NMRQP1	S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 =	Used to delay setting flip-flop DRQ
	Set flip-flop RW	S/RW = (S/RW/1) + (S/RW/1) = FAS11 PRE/34 NOL1 + R/RW =	Prepare to write least significant word of effec- tive doubleword into private memory register Rul
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = FADW/1 (NANLZ PRE3) + R/NLR31F =	Force a one on private memory address line LR31 during PH1 to select private memory register Ru1
PHI T8EN (OR T11L)	One clock long (D0-D31)	Adder logic set at last PREP clock RWXS/0-RWXS/3 = RW + RW = Set at last PREP clock	Transfer least significant word of effective double- word to private memory register Ru1
	*		Mnemonic: LD (12, 92)

Table 3-23. Load Doubleword Sequence

Table 3-23.	Load Doubleword Sequ	ence (Cont.)
-------------	----------------------	--------------

Phase	Function Performed			Signals Involved	Comments
PH1 T8EN (OR T11L) (Cont.)	Set condition codes	S/CC3 SGTZ TESTS R/CC3 S/CC4 R/CC4		SGTZ TESTS + (See PH3) (S0 + S1 + + S31) NS0 FAS11 PH1 + TESTS S0 TESTS + TESTS +	Condition codes set at this time but have no significance. They are set again during PH3
	Reset flip-flop NSXBF	S/NSXBF (S/SXB) R/NSXBF	н н	N(S/SXB) FADW/1 PH1 +	Preset logic for BS in PH2
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR=		N(S/AXRR) FADW/1 PH1 +	No significance during LD
	Enable clock T8 if R and Ru1 are in register blocks 0-3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 8-15	T8EN	=	NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW. T11L is enabled by REU and RW
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ		(S/DRQ) NCLEAR-2 MRQP1 + 	Inhibits transmission of another clock until data release received from core memory
PH2 DR	One clock long (MB0-MB31)	СХМВ DXC	=	DG = /DG/ FADW/1 PH2 +	Read most significant word of doubleword into C-register and transfer to D-register
	(BO-B31)	SXB SXBF PXS		NDIS SXBF + Set at PH1 clock FADW/1 PH2 +	Transfer program address to P-register
	Enable signal (S/SXD)	(S/SXD)	=	FALOAD PH2 +	Preset adder for DS in PH3
		S/RW (S/RW/1) R/RW		(S/RW/1) + FAS11 PH2 NOL1 	Prepare to write most sig- nificant word of effective doubleword into register R
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ	11 11 11	(S/MRQ/3) + FADW/1 PH2 	Core memory request for next instruction
	L	L		······································	Admonstria (1D) (12, 02)

Mnemonic: LD (12, 92)

Table 3-23. Load Doubleword Sequence (Cont.	able 3-23.	Load Doubleword	Sequence	(Cont.)
---	------------	-----------------	----------	--------	---

Phase	Function Performed			Signals Involved	Comments
PH2 DR (Cont.)	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1		N(S/MRQ/3)	Prepare to set DRQ at end of PH3
РНЗ	One clock long	SXD	=	Set at PH2 clock	
T8EN	(D0-D31)	Adder logic	set a	it PH2 clock	Write most significant
(OR	/	RWXS/0-RW	'XS/3	$3 = RW + \dots$	word of effective double-
TIIL)		RW	=	Set at PH2 clock	word into private memory register R
	Set flip-flop CC3 if (S0-S31)	s/cc3	=	SGTZ TESTS +	Set condition codes if
	is positive and nonzero; otherwise reset CC3	SGTZ	=	(S0 + S1 + + S31) NS0	applicable
		TESTS	=	FAS11 PH3 +	
		R/CC3	=	TESTS +	
	Set flip-flop CC4 if (S0–S31) is negative; otherwise reset CC4	S/CC4	=	SO TESTS +	
		R/CC4	=	TESTS +	
	Enable clock T8 if R and Ru1 are in register blocks 0–3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 4–15	T8EN	=	NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW. T11L is enabled if T8EN is disabled by REU and RW
	Branch to PH10	BRPH10		FADW/1 PH3 +	
		S/PH10	=	BRPH10 NCLEAR-1	
		R/PH10	=	•••	
		s/drq	=	(S/DRQ) NCLEAR-2	Inhibits transmission of
		(S/DRQ)	=	BRPH10 + MRQP1 +	another clock until data release received from
		R/DRQ	=	•••	core memory
PH10 DR	ENDE functions	See table 3-	18		
		l			Mnemonic: ID (12, 92)

Mnemonic: LD (12, 92)

LOAD COMPLEMENT HALFWORD (LCH; 5A, DA). The LCH instruction loads the sign-extended effective halfword into private memory register R.

<u>General</u>. The effective halfword is transferred to bit positions 16 through 31 of the D-register during the LCH PREP phases. The sign of the effective halfword is extended to occupy bit positions 0 through 15 of the D-register. The two's complement of the 32-bit result is transferred to private memory register R during execution phase PH1. <u>Condition Codes</u>. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01.

Load Complement Halfword Phase Sequences. Preparation phases for the LCH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-24 lists the detailed logic sequence during allLCH execution phases.

At end of PREP:				
(C) : EH _{SE} (D) : EH _{SE}				Sign-extended effective halfword
(P) : Program address				Address of next instruc- tion in sequence
Enable signal (S/SXMD)				Preset adder for -DS in PH1
Set flip-flop MRQ	(S/MRQ/1) FAS10		FAS10 PRE/34 + FAS11/1 + FALOAD/C +	Prepare to read next instruction
Set flip-flop RW	(S/RW/1)	=	FAS11 (PRE/34 + PH2) NOL1 +	Preset to transfer two's complemented effective halfword into private memory register R during PH1
One clock long				
-(D0-D31)	_	x s/3	$B = RW + \dots$	Transfer two's comple- mented effective half- word into private memory register R
Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3	S/CC3 SGTZ TESTS R/CC3		SGTZ TESTS + (S0 + S1 + + S31) NS0 FAS11 (PH1 + PH3) + TESTS +	Set condition codes if applicable
	 (D) : EH_{SE} (P) : Program address Enable signal (S/SXMD) Set flip-flop MRQ Set flip-flop RW One clock long (D0-D31) (S0-S31) (RW0-RW31) Set flip-flop CC3 if (S0-S31) is positive and nonzero; 	(D) : EH _{SE} (P) : Program address Enable signal (S/SXMD) Set flip-flop MRQ Set flip-flop MRQ Set flip-flop RW Set flip-flop RW Cone clock long -(D0-D31) (S0-S31) Adder logic s (RW0-RW31) Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3 (RW0-RW31) (S/SXMD) (S/SXMD) FALOAD/C S/MRQ (S/SXMD) FALOAD/C S/MRQ (S/SXMD) FALOAD/C S/MRQ (S/MRQ/1) FAS11 R/MRQ S/RW (S/RW/1) FAS11 R/RW S/RW S/RW S/RW (S/RW/1) S/CC3 SGTZ TESTS	(D) : EH_{SE} (P) : Program addressEnable signal (S/SXMD)Set flip-flop MRQSet flip-flop MRQSet flip-flop RWSet flip-flop CC3 if (S0-S31)Adder logic set a RWXS/0-RWXS/3 RWSet flip-flop CC3 if (S0-S31)Set flip-flop CC3 if (S0-S31) <tr< td=""><td></td></tr<>	

Table 3-24.	Load Complement	Halfword Sequence
-------------	-----------------	-------------------

Phase	Function Performed		:	Signals Involved	Comments
PH1 T8EN (OR	Set flip-flop CC4 if (S0-S31) is negative; otherwise reset CC4	S/CC4 R/CC4	=	TESTS NFACOMP SO +	
T11L) (Cont.)	Enable clock T8 if R is in register blocks 0–3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4–15	T8EN	=	NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW
	Branch to PH10	BRPH10 S/PH10 R/PH10		FAS10 PH1 + BRPH10 NCLEAR-1 + 	
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	=	(S/DRQ) NCLEAR-2 BRPH10 +	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-	-18		
	1	<u> </u>			Mnemonic: ICH (5A DA

Table 3-24. Load	Complement	Halfword	Sequence	(Cont.)
------------------	------------	----------	----------	---------

Mnemonic: LCH (5A, DA)

LOAD COMPLEMENT WORD (LCW; 3A, BA). The LCW instruction loads the two's complemented effective word into private memory register R.

Condition Codes. If the result in the R-register is zero, the condition codes are set to X000. If the result is negative, the condition code flip-flops are set to XX01. A positive result produces condition code flip-flop settings of X010. Overflow can only occur if the effective word is -2^{31} (X'8000000'). Overflow is indicated by setting flip-flop CC1 to produce condition code settings of X101. <u>Trap Conditions</u>. A trap to memory location X'43' occurs if there is arithmetic overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Load Complement Word Phase Sequences. Preparation phases for the PCW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-38 lists the detailed logic sequence during all LCW execution phases.

Phase	Function Performed		Signals Involved	Comments
PREP	At end of PREP:			
	(D) : EW			Effective word
	(P) : Program address			Next instruction in sequence
	Enable signal (S/SXMD)	(S/SXMD) =	FALOAD/C PRE/34 +	Preset adder for -D
		FALOAD/C =	OLA O3	in PH1
	Set flip-flop MRQ	S/MRQ =	(S/MRQ/1) +	Prepare to read next
		(S/MRQ/1) =	FAS10 PRE/34 +	instruction
	FASIO = FASI	FAS11/1 +		
		FAS11/1 =	FALOAD/C +	
		R/MRQ =	•••	
	Set flip-flop RW $S/RW = (S/RW/1) + \dots$ $(S/RW/1) = FAS11 (PRE/34 + PH2)$ $NOL1 + \dots$	Preset to transfer two's		
		(S/RW/1) =		complemented effective word into private memory register R during PH1
		FAS11 =	FAS11/1 +	
		R/RW =		
PH1	One clock long			
T8EN (OR	-(D0-D31)	Adder logic set	at last PREP clock	
τηι)	- /-> (RWO-RW31)	RWXS/0-RWXS	/3 = RW +	Transfer two's comple- mented effective word
		RW =	Set at last PREP clock	into private memory register R
	Set flip-flop CC2 if overflow occurs; otherwise reset CC2	S/CC2 =	(SOO ⊕ SO) PROBOVER +	Set condition codes if applicable. Fixed-point overflow only occurs in
		PROBOVER =	FALOAD/C PH1 NO1-1 +	this operation when the effective word to be complemented is
		R/CC2 =	PROBOVER +	-2 ³¹ (X'80000000')
				Admonstrate LCW/ (2A DA

Table 3-25.	Load Complement	Word S	equence

Mnemonic: LCW (3A, BA)

Phase	Function Performed		S	ignals Involved	Comments
PH1 T8EN (OR T11L) (Cont.)	Set flip-flop CC3 if (S0–S31) is positive and nonzero; otherwise reset CC3	S/CC3 SGTZ TESTS R/CC3	=	SGTZ TESTS + (S0 + S1 + + S31) NS0 FAS11 PH1 + TESTS +	
	Set flip-flop CC4 if (S0–S31) is negative; otherwise reset CC4	s/CC4 R/CC4	=	SO TESTS NFACOMP +	
	Enable clock T8 if R is in register blocks 0–3; disable clock T8, allowing T11L, if R is in register extension unit, blocks 4–15	T8EN	=	NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW T11L is enabled if T8EN is disabled by REU and RW
	Branch to PH10	BRPH10 S/PH10 R/PH10	=	FAS10 PH1 + BRPH10 NCLEAR-1 +	
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	E II	(S/DRQ) NCLEAR-2 BRPH10 +	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-	•18		
		····			Mnemonic: LCW (3A, BA)

Table 3-25. Load Complement Word Sequence (Cont.)

Mnemonic: LCW (3A, BA)

LOAD COMPLEMENT DOUBLEWORD (LCD; 1A, 9A). The LCD instruction loads the two's complement of the effective doubleword into private memory registers R and Rul. If the R field is odd, both words of the effective doubleword are loaded into the same private memory register. At the end of the instruction, private memory register R contains the most significant word of the doubleword (since it is the last to be loaded).

<u>Condition Codes</u>. If the two's complemented result is zero, the condition code flip-flops are set to X000. If the result is nonzero and positive, the condition code flip-flops are set to X010. A negative result produces condition code flip-flop settings of XX01. Overflow can only occur if the effective doubleword is -2^{63} (X'8000000000000000). Overflow is indicated by setting flip-flop CC1, to produce condition code settings of X101.

<u>Irap Conditions</u>. A trap to memory location X'43' occurs if there is arithmetic overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Load Complement Doubleword Phase Sequences. Preparation phases for the LCD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Table 3-26 lists the detailed logic sequence during all LCD execution phases.

Phase	Function Performed	Signals	Involved	Comments
PREP	At end of PREP:			
	(C) : ED _{LSW}			Least significant word of effective doubleword
	(D) : ED _{LSW}			Least significant word of effective doubleword
	(P) : ED _{MSW} address			Address of most significant word of effective double- word
	(B) : Program address			Address of next instruc- tion in sequence
	Enable signal (S/SXMD)	(S/SXMD) = FALC FALOAD/C = OLA		Preset adder for -DS in PH1
	Set flip-flop MRQ	(S/MRQ) = (S/M (S/MRQ/3) = FADW FADW1 = OU1 FAS11 = FAS1	W1 (PRE/34 + PH2) +	Memory request for most significant word of effective doubleword
	Reset flip-flop NMRQP1	S/NMRQP1 = N(S/ R/NMRQP1 =	(MRQ/3)	Used to delay setting flip–flop DRQ
	Set flip-flop RW	S/RW = (S/RV (S/RW/1) = FAS1 R/RW =		Prepare to write least significant word of two's complemented double- word into private memory register Rul
	Reset flip-flop NLR31F	S/NLR31F = N(S/ (S/LR31) = FADV R/NLR31F =	/LR31) W/1 (NANLZ PRE3) +	Force a one on private memory address line LR31 during PH1 to select private memory register Ru1
PH1	One clock long			
T8 (OR TIIL)	-(D0-D31)	Adder logic set at last F RWXS/0-RWXS/3 = RW = Set at		Transfer two's comple- mented least significant word of effective double- word to private memory register Ru1
	Reset flip-flop NSX BF	S/NSXBF = N(S/S/SXB) = FADVR/NSXBF =	∕SXB) N∕1 PH1 +	Preset logic for B
A				Mnemonic: LCD (1A, 9A)

Phase	Function Performed		S	ignals Involved	Comments
PH1 T8 (OR T11L) (Cont.)	Set flip-flop SW0 if result is not equal to zero	S/SW0 NS0031Z (S/SW0/N; R/SW0	= = Z) = =	NS0031Z (S/SW0/NZ) + (S0 + S1 + + S31) K00HOLD + RESET/A +	SWO is used in PH3 to set CC3. CC2 through CC4 may be set in this phase, but action is meaningless since they are also set in PH3
(Com.)	Set flip-flop FL3 if end carry	S/FL3 R/FL3	=	K00 K00HOLD N(FUSF PH8 + FUS PH5)	K00 is end carry from complementing the least significant word of the effective doubleword. Flip-flop NK31 will be reset in PH2 if end carry exists
	Enable clock T8 if R and Ru1 are in register blocks 0–3; disable clock T8, allowing T11L, if R and Ru1 are in register extension unit, blocks 4–15	T8EN	=	NT5EN NT11 N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW. T11L is enabled if T8EN is disabled by REU and RW
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	=	(S/DRQ) NCLEAR-2 MRQP1 + 	Inhibits transmission of another clock until data release received from core memory
PH2	One clock long				
DR	(MB0-MB31) (C0-C31) 	СХМВ DXC	=	DG = /DG/ FADW/1 PH2 +	Read most significant word of doubleword into C- register and clock into D-register
	(BO-B31)	SXB SXBF PXS		SXBF NDIS + Set at PH1 clock FADW/1 PH2 +	Transfer program address to P-register
	Set flip-flop BRP	S/BRP R/BRP	=	FADW/1 PH2 + PRE1 NFAIM +	Signifies that program address is in P-register
	Enable signal (SXMD)	(S/SXMD)	=	FALOAD/C PH2 +	Preset adder for -D
	Reset flip-flop NK31 if there was end carry in PH1; if no end carry, set flip-flop NK31 with N(S/K31/1)	S/NK31 (S/K31) (S/K31/1) (S/K31/3)	н н н	N(S/K31) N(S/SXAMD/1) + N(S/K31/1) FADW/1 PH2 + K00 (S/K31/3) + N(FADW/1 PH2 NFL3) +	Provides carry to comple- menting of most signifi- cant word of effective doubleword
	Set flip-flop RW	S/RW (S/RW/1) R/RW		(S/RW/1) + FAS11 PH2 NOL1 +	Prepare to write two's complemented most sig- nificant word of effective doubleword into private memory register R
					Mnemonic: LCD (1A, 9A)

Table 3-26. Load Complement Doubleword Sequence (Cont.)

et flip-flop MRQ eset flip-flop NMRQP1 One clock long (D0-D31)	S/MRQ (S/MRQ/3) R/MRQ S/NMRQP1 R/NMRQP1 RWXS/0-RW> RW S/CC2 PROBOVER	=	(S/MRQ/3) + FADW/1 (PRE/34 + PH2) N(S/MRQ/3) 3 = RW + Set at PH2 clock	Core memory request for next instruction in sequence Used to delay setting DRQ Write two's complemented most significant word of doubleword into private
One clock long (D0-D31)	R/MRQ S/NMRQP1 R/NMRQP1 RWXS/0-RW> RW S/CC2	= = =	 N(S/MRQ/3) B = RW +	Used to delay setting DRQ Write two's complemented most significant word of doubleword into private
One clock long (D0-D31)	S/NMRQP1 R/NMRQP1 RWXS/0-RW> RW S/CC2	= = (S/3 =	N(S/MRQ/3) 3 = RW +	DRQ Write two's complemented most significant word of doubleword into private
One clock long (D0-D31)	R/NMRQP1 RWXS/0-RWX RW S/CC2	= (S/3 =	 B = RW +	DRQ Write two's complemented most significant word of doubleword into private
(D0-D31) (S0-S31) (RW0-RW31) et flip-flop CC2 if overflow occurs; therwise reset CC2. Fixed point verflow occurs if the effective word	RWXS/0-RW> RW S/CC2	< <u>s</u> /3 =	$3 = RW + \dots$	Write two's complemented most significant word of doubleword into private
(D0-D31) (S0-S31) (RW0-RW31) et flip-flop CC2 if overflow occurs; therwise reset CC2. Fixed point verflow occurs if the effective word	RW S/CC2	=		most significant word of doubleword into private
(RW0-RW31) et flip-flop CC2 if overflow occurs; therwise reset CC2. Fixed point verflow occurs if the effective word	RW S/CC2	=		most significant word of doubleword into private
(RW0-RW31) et flip-flop CC2 if overflow occurs; therwise reset CC2. Fixed point verflow occurs if the effective word	RW S/CC2	=		most significant word of doubleword into private
therwise reset CC2. Fixed point verflow occurs if the effective word		=		memory register R
verflow occurs if the effective word	PROBOVER		(SOO (+) SO) PROBOVER +	Set condition codes if
b be complemented is -2^{63}		=	FALOAD/C PH3 NO1-1	applicable
to be complemented is -2 ⁶³ ('800 00')	R/CC2	=	PROBOVER +	
Set flip-flop CC3 if (S0-S31) is positive and nonzero; otherwise reset CC3	S/CC3	=	SGTZ TESTS +	SWO was set in PH1 if two's complement of leas significant word of effec- tive doubleword was nonzero
	SGTZ	=	(S0 + S1 + + S31 + SW0 +) NS0	
	TESTS	=	FAS11 PH3 +	
	R/CC3	=	TESTS +	
et flip-flop CC4 if (S0–S31) is	S/CC4	=	SO TESTS +	
egative; otherwise reset CC4	R/CC4	=	TESTS +	
nable clock T8 if R and Ru1 are in egister blocks 0–3; disable clock 8, allowing T11L, if R and Ru1 re in register extension unit, locks 4–15	T8EN	=	NT5EN NT11 N(SXADD/1) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW. T11L is enabled if T8EN is disabled by REU and RW
ranch to PH10	BRPH10	=	FAS10 PH1 +	
	S/PH10	=	BRPH10 NCLEAR-1	
	R/PH10	=	•••	
Set flip-flop DRQ	s/drq	=	(S/DRQ) NCLEAR-2	Inhibits transmission of
	(S/DRQ)	=	BRPH10 + MRQP1 +	another clock until data release received from
· · · · · · · · · · · · · · · · · · ·	R/DRQ	=	•••	core memory
	See table 3–1	8		
n ≥8rl r	able clock T8 if R and Ru1 are in gister blocks 0–3; disable clock 8, allowing T11L, if R and Ru1 e in register extension unit, ocks 4–15 anch to PH10	able clock T8 if R and Ru1 are in gister blocks 0-3; disable clock allowing T11L, if R and Ru1 e in register extension unit, ocks 4-15 anch to PH10 s/PH10 R/PH10 s/DRQ (S/DRQ) R/DRQ	able clock T8 if R and Ru1 are in gister blocks 0-3; disable clock B, allowing T11L, if R and Ru1 e in register extension unit, ocks 4-15 anch to PH10 = S/PH10 = R/PH10 = S/DRQ = (S/DRQ) = R/DRQ =	able clock T8 if R and Ru1 are in gister blocks 0-3; disable clock T8EN = NT5EN NT11 N(SXADD/1) N(RW REU) N(SXADD/1) N(RW REU) N(REU AXRR) anch to PH10 = FAS10 PH1 + brind to PH10 = FAS10 PH1 + st flip-flop DRQ S/DRQ = st flip-flop DRQ S/DRQ = st flip-flop DRQ = NCLEAR-2 (S/DRQ) = BRPH10 + MRQP1 + R/DRQ =

Table 3-26. Load Complement Doubleword Sequence (Cont.)

LOAD CONDITIONS AND FLOATING CONTROL (LCF;

70, F0). If bit position 10 of the instruction word is a one, LCF loads bit positions 0 through 3 of the effective byte into condition code flip-flops CC1 through CC4. If bit position 11 of the instruction word is a one, LCF loads bits 5 through 7 of the effective byte into floating-point mode control flip-flops FS, FZ, and FNF. If bit position 10 or 11 is a zero, the corresponding transfer is not made.

Load Conditions and Floating Control Phase Sequences. Preparation phases for the LCF instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-27 lists the detailed logic sequence during all LCF execution phases.

LOAD CONDITIONS AND FLOATING CONTROL

IMMEDIATE (LCFI, 02). If bit position 10 of the instruction word is a one, LCFI loads bit positions 24 through 27 of the instruction word into condition code flip-flops CC1 through CC4. If bit position 11 of the instruction word is a one, LCFI loads bit positions 29 through 31 of the instruction word into floating-point mode control flip-flops FS, FZ, and FNF. If bit position 10 or 11 is a zero, the corresponding transfer is not made.

Load Conditions and Floating Control Immediate Phase Sequences. Preparation phases for the LCFI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Table 3-28 lists the detailed logic sequence during all LCFI execution phases.

Table 3-27.	Load Conditions	and Floating	Control	Sequence
-------------	-----------------	--------------	---------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EB		Effective byte (C24-C31)
	(D) : EB		Effective byte (D24-D31)
	(R) : R field of instruction word		The R field of the instruc- tion word contains the two control bits, 10 and 11
	(P) : Program address		Address of next instruc- tion in sequence
	Enable signal (S/SXD)	(S/SXD) = FALCFP PRE/34 + FALCFP = FALCF + FALCF = OU7 OL0 +	Preset adder for DS in PH1
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FAS10 PRE/34 + FAS10 = FAS11/1 NOU1 FAS11/1 = FALCF + R/MRQ =	Core memory request for next instruction in sequence
PH1	One clock long		
T5L	(D0-D31)	Adder logic set at last PREP clock S/CC1 = S24 CCXS/3 + : S/CC4 = S27 CCXS/3 + R/CC1-R/CC4 = (R/CC) + (R/CC) = CCXS/3 + CCXS/3 = FALCF PH1 R30	Load condition code bits from effective byte into CC1 through CC4, pro- viding bit 10 is a one. (R30 holds bit 10 of instruction word)
L	L		Mnemonic: LCF (70, F0)

Phase	Function Performed			Signals Involved	Comments
PH1 T5L (Cont.)	\$29 - / → F\$	S/FS R/FS FCXS	=	S29 FCXS + FCXS + FALCF PH1 R31	Load floating-point mode control bits from effective byte into FS, FZ, and FNF, providing bit 11 is a one. (R31 holds bit 11 of instruction word)
	\$30 -/ FZ	S/FZ R/FZ		S30 FCXS + FCXS +	
	531 -/- FNF	S/FNF R/FNF	=	S31 FCXS + FCXS +	
	Branch to PH10	BRPH10 S/PH10 R/PH10		FAS10 PH1 + BRPH10 NCLEAR-1 +	
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	=	 (S/DRQ) NCLEAR-2 BRPH10 + 	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-	-18		
L	L	<u>l</u>			Mnemonic: LCF (70, F0)

Table 3-27.	Load Conditions ar	nd Floating Contro	ol Sequence (Cont.)
-------------	--------------------	--------------------	---------------------

Table 3–28. Load Conditions and Floating Control Immediate Sequence	Table 3–28.	Load Conditions and	Floating Control	Immediate Sequence
---	-------------	---------------------	-------------------------	--------------------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : Value field _{SE}		Sign-extended value field of instruction word
	(D) : Value field _{SE}		Sign-extended value field of instruction word
	(R) : R field of instruction		The R field of instruction word contains the two control bits, bits 10 and 11
	(P) : Program address		Address of next instruc- tion in sequence
			Mnemonic: LCFI (02)

Table 3-28.	Load Conditions and Floating Control Immediate Sequence (Cont.)
-------------	---

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	Enable signal (S/SXD)	(S/SXD) = FALCFP PRE/34 + FALCFP = FALCF + FALCF = FULCFI +	Preset adder for D
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FAS10 PRE/34 + FAS10 = FAS11/1 NOU1 FAS11/1 = FALCF + R/MRQ =	Core memory request for next instruction in sequence
PH1	One clock long		
T5L	(D0-D31)(S0-S31)	Adder logic set at last PREP clock	
	(S24-S27)►(CC1-CC4)	$\begin{array}{rcl} S/CC1 & = & S24 \ CCXS/3 \ + \ \\ \vdots & & \vdots \\ S/CC4 & = & S27 \ CCXS/3 \ + \ \\ R/CC1-R/CC4 \ = & (R/CC) \ + \ \\ (R/CC) & = & CCXS/3 \ + \ \\ CCXS/3 \ = & FALCF \ PH1 \ R30 \end{array}$	Load condition code bits from value field into CC1 through CC4, providing bit 10 is a one. (R30 holds bit 10 of instruc- tion word)
	S29 - ∕ - FS	S/FS = S29 FCXS + R/FS = FCXS + FCXS = FALCF PH1 R31	Load floating-point mode control bits from value field into FS, FZ, and FNF, providing bit 11 is
	S30 - ∕ - ► FZ	S/FZ = S30 FCXS + R/FZ = FCXS +	a one. (R31 holds bit 11 of instruction word)
	S31 - ∕ - FNF	S/FNF = S31 FCXS + R/FNF = FCXS +	
	Branch to PH10	BRPH10 = FAS10 PH1 + S/PH10 = BRPH10 NCLEAR-1 + R/PH10 =	
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR-2 (S/DRQ) = BRPH10 + R/DRQ =	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3-18	
L	4		Mnemonic: LCFI (02)

LOAD REGISTER POINTER (LRP; 2F, AF). The LRP instruction loads bits 24 through 27 of the effective word into flip-flops RP24 through RP27, respectively. These flipflops correspond to bits 56 through 59 of the program status doubleword. If the computer contains less than the maximum number of 16 blocks of general registers, it is possible to load the pointer with a value that points to a nonexistent register block. If the pointer is loaded with such a value, all ones are generated when a register of the nonexistent block is addressed by the R field of a subsequent instruction.

Load Register Pointer Phase Sequences. Preparation phases for the LRP instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-29 lists the detailed logic sequence during all LRP execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EW		Effective word
	(D) : EW		Effective word (bit posi- tions 24 through 27 con- tain the number of the current register block to be loaded into register RP)
	(P) : Program address		Address of next instruc- tion in sequence
	Enable signal (S/SXD)	(S/SXD) = FALCFP PRE/34-A + FALCFP = FULRP +	Preset adder for DS in PH1
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FAS10 PRE/34$ $FAS10 = FAS11/1 NOU1$ $FAS11/1 = FULRP + \dots$ $FULRP = OU2 OLF$ $R/MRQ = \dots$	Core memory request for next instruction in sequence
PH1	One clock long		
T5L	(D0-D31)(S0-S31)	Adder logic set at last PREP clock	
	(S24-S27)	$S/RP24 = S24 RPXS + \dots$	Transfer bits 24 through 27 of effective word to register RP
ĺ		S/RP27 = S27 RPXS +	
		$R/RP24-R/RP27 = RPXS$ $RPXS = FULRP PH1-F + \dots$	
	Branch to PH10	BRPH10 = FAS10 PH1 +	
		S/PHIO = BRPHIO NCLEAR-1	
		R/PH10 =	
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR-2	Inhibits transmission of another clock until data
		$(S/DRQ) = BRPH10 + \dots$	release received from
		$R/DRQ = \dots$	core memory
PH10	ENDE functions	See table 3-18	
DR			
	·		Mnemonic: LRP (2F, AF)

Table 3-29. Load Register Pointer Sequence

3-61 Family of Load Absolute Instructions (FALOAD/A)

LOAD ABSOLUTE HALFWORD (LAH, 5B, DB). The LAH instruction extends the sign of the effective halfword 16 bit positions to the left and takes the absolute value of the resulting 32-bit number. The absolute value equals the number when the sign is positive or the two's complement when the sign is negative. The absolute value is then loaded into private memory register R. Examples of an LAH are:

EH 1111111111101110 (-18₁₀)

<u>Condition Codes</u>. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero, the condition codes are set to XX10. A nonzero result is always positive.

LAH Phase Sequence. LAH preparation phases are the same as the general PREP phases for halfword instructions as described in paragraph 3-59. Figure 3-132 shows the simplified phase sequence for the instruction during execution and table 3–31 lists the detailed logic sequence during the LAH execution phases.

LOAD ABSOLUTE WORD (LAW, 3B, BB). The LAW instruction loads the absolute value of the effective word into private memory register R. The absolute value equals the effective word if the sign of the effective word is positive. If the effective word is negative, the absolute value equals the two's complement of the effective word.

Overflow. Fixed-point arithmetic overflow occurs if the effective word is -2^{31} (1000....000) since recomplementing produces a positive number too large to be held in a 32-bit register. Overflow causes a trap to memory location X'43' after execution of LAW if the arithmetic mask is a one. If the arithmetic mask is a zero, the next instruction in sequence is executed.

<u>Condition Codes</u>. If the R-register result is zero, the condition codes are set to XX00. If the result is nonzero, the condition codes are set to XX10. Flip-flop CC2 of the condition codes is set if fixed-point arithmetic overflow occurs.

Load Absolute Word Phase Sequence. LAW preparation phases are the same as the general PREP phases for word instructions as described in paragraph 3-59. Figure 3-133 shows the simplified phase sequence for the instruction during execution. Table 3-31 lists the detailed logic sequence during all LAW execution phases.




Figure 3-132. Load Absolute Halfword Phases

Phase	Function Performed			Signals Involved	Comments
PREP	At end of PREP:		***		
	(C) : EH, sign-extended				Effective halfword, with
	(D) : EH, sign-extended				sign-extended 16 bit positions to the left. In two's complement form if negative
	(A) : RR (not used)				Contents of private mem- ory register R. Not used during this instruction
	(P) : EH address				Effective halfword address
	(B) : Program address				Address of next instruc- tion in sequence
	Set flip-flop SW7 if EH positive	S/SW7	=	FALOAD/A ND16 OU5 PRE/34 +	Flip-flop SW7 stores polarity of EH for computing absolute value
		R/SW7	=	RESET/A +	in PH2
	Reset flip-flop NSXBF	s/nsxbf	=	N(S/SXB)	Preset logic for BS
		(S/SXB)	=	FALOAD/A PRE/34 +	in PH1
		r/nsxbf	=	•••	
PH1	One clock long				
T5L	(BO-B31)	SXB	=	NDIS SXBF +	Transfer program address
		SXBF	=	Set at last PREP clock	to P-register
	(\$15-\$31)-/ (P15-P31)	PXS	=	FALOAD/A PH1 NOU1 +	
	If sign-extended EH positive, enable signal (S/SXD)	(S/SXD)	=	FALOAD/A PH1 SW7 +	Preset adder for DS in PH2. Sign-extended effective halfword equals absolute value
	If sign-extended EH negative, enable signal (S/SXMD)	(S/SXMD)	=	FALOAD/A PH1 NSW7 +	Preset adder for -DS in PH2. Sign-extended effective halfword two's complemented to find absolute value
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/3) +	Core memory request for
		(S/MRQ/3)	=	FALOAD/A PH1 +	next instruction in sequence
		R/MRQ	=	•••	
	Set flip-flop RW	S/RW	=	FALOAD/A PH1 +	Prepare to write result
	· /	R∕RW	=	•••	into private memory
	Set flip-flop BRP	S/BRP	=	FALOAD/A PH1 NOU1 +	Signifies that program
		R∕BRP	=	PREI NFAIM + INTRAPI +	address is in P-register
	L				Mnemonic: LAH (5B, DB)

Table 3–30. Load Absolute Halfword Sequence

Table 3–30.	Load Absolute Halfword Sequence ((Cont.)
-------------	-----------------------------------	---------

Phase	Function Performed			Signals Involved	Comments
PH2	One clock long				
T8L	If sign-extended EH positive	Adder logic set at PH1 clock			Transfer absolute value to
	(D0-D31)			private memory register R	
	(RW0-RW31)	RWXS/0-R	xwxs/:	3 = RW +	
		RW	=		
	If sign-extended EH negative	Adder logi	c set c	Transfer absolute value to private memory register R	
	-(D0-D31)	$RWXS/0-RWXS/3 = RW + \dots$			
	Set flip-flop CC3 if (S0-S31)	s/cc3	=	SGTZ TESTS +	Absolute value nonzero
	is nonzero; otherwise reset CC3	SGTZ	=	(SO + S1 + + S31)	
			=	N(S0 NFACOMP) +	
		TESTS		FALOAD/A PH2 +	S0 must be a zero; absolute value never
		R/CC3	=	TESTS +	negative
	Reset flip-flop CC4	R/CC4	=		CC4 is always zero
	Enable clock T8L	T8EN	=	NT5EN NTIIL N(SXADD/I RW) N(RW REU) N(REU AXRR)	T5EN disabled by signal RW
		NT5EN	=	RW +	
	Branch to PH10	BRPH10	=	FALOAD/A PH2 NOU1 +	
		S/PH10	=	BRPH10 NCLEAR +	
		R/PH10	=		
	Set flip-flop DRQ	S/DRQ	=	BRPHIO NCLEAR +	Inhibits transmission of
		R/DRQ	=		another clock until data release signal from core memory
PH10 DR	ENDE functions	See table (3-18		
	I				Mnemonic: LAH (5B, DB)




Figure 3–133. Load Absolute Word Phases

Table 3-31.	Load A	Absolute	Word	Sequence
-------------	--------	----------	------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C): EW		Effective word. May be positive or negative
	(D): EW		Effective word
	(A): RR (not used)		Contents of private mem- ory register R. Not used during this instruction
	(P): EW address		Effective word address
	(B): Program address		Address of next instruc- tion in sequence
	Set flip-flop SW7 if EW positive	S/SW7 = FULAWORDW ND0 PRE/34 + FULAWORDW = FALOAD/A NO1 R/SW7 = RESET/A +	Flip-flop SW7 stores polarity of effective word for computing absolute value in PH2
	Reset flip-flop NSXBF	S/NXSBF = N(S/SXB) (S/SXB) = FALOAD/A PRE/34 + R/NSXBF =	Preset logic for B──►S in PH1

Mnemonic: LAW (3B, BB)

Table 3-31. Load Absolute Word Sequence (Cont

Phase	Function Performed		\$	ignals Involved	Comments
PH1	One clock long				
T5L	(BO-B31)	SXB	=	NDIS SXBF +	Transfer program address
		SXBF	=	Set at last PREP clock	to P-register
	(\$15-\$31)/(P15-P31)	PXS	=	FALOAD/A PH1 NOU1 +	
	Set flip-flop BRP	S/BRP R/BRP	=	FALOAD/A PH1 NOU1 + PRE1 NFAIM + INTRAP1 +	Signifies that program address is in P-register
	If EW positive, enable signal (S/SXD)	(S/SXD)	=	FALOAD/A PH1 SW7 +	Preset adder for D————————————————————————————————————
	If EW negative, enable signal (S/SXMD)	(S/SXMD)	=	FALOAD/A PH1 NSW7 +	Preset adder for -DS in PH2. Effective word two's complemented to find absolute value
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/3) +	Core memory request for
		(S/MRQ/3)	=	FALOAD/A PH1 +	next instruction in sequence
		R/MRQ	=	• • •	
	Set flip-flop RW	S/RW	=	FALOAD/A PH1 +	Prepare to write result in
		R∕RW	=	••••	private memory
PH2	One clock long				
T8L	If EW positive (D0-D31) — Adder logic set at PH1 clock				Transfer absolute value to
	(S0-S31)(RW0-RW31)	-			
		RW	=	Set at PH1 clock	
	If EW negative	Adder logic s	et a	t PH1 clock	Transfer absolute value to
	-(D0-D31)	RWXS/0-RW>	(S/3	$B = RW + \dots$	private memory register R
	Set flip-flop CC2 if arithmetic	S/CC2	=	(SOO \oplus SO) PROBOVER +	Arithmetic overflow occurs
	overflow; otherwise reset CC2	PROBOVER	=	FALOAD/A PH2 NO1 +	during LAW only for effective word 100 00
		R/CC2	=	PROBOVER +	(-2 ³¹). Two's comple- menting produces +2 ³¹ and overflow into sign bit position. TRAP flip-flop is set during ENDE if over- flow exists and arithmetic mask is a one
	Set flip-flop CC3 if (S0-S31) is nonzero; otherwise reset CC3	S/CC3 SGTZ	=	SGTZ TESTS + (S0 + S1 + + S31)	CC3 indicates absolute value is nonzero
		TESTS R/CC3		N(S0 NFACOMP) + FALOAD/A PH2 + TESTS +	
	Reset flip-flop CC4	R/CC4	Ξ		CC4 is always zero
	Enable clock T8L	T8EN	=	NT5EN NTIIL N(SXADD/I RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW
		NT5EN	=	<u>RW</u> +	
		10		ued)	Mnemonic: LAW (3B, BB)

Phase	Function Performed	Signals Involved	Comments
PH2 T8L (Cont.)	Branch to PH10	$BRPH10 = FALOAD/A PH2 NOU1 + \dots$ $S/PH10 = BRPH10 NCLEAR + \dots$	
	Set flip-flop DRQ	R/PH10 = S/DRQ = BRPH10 NCLEAR + R/DRQ =	Inhibits transmission of another clock until data release signal from core memory
PH10 DR	ENDE functions	See table 3–18	
			Mnemonic: LAW (3B, BB)

Table 3-31. Load Absolute Word Sequence (Cont.)

LOAD ABSOLUTE DOUBLEWORD (LAD, 1B, 9B). The LAD instruction loads the absolute value of the effective doubleword into private memory. The absolute value equals the effective doubleword if the sign of the effective doubleword is positive. If the effective doubleword is negative, the absolute value equals the two's complement of the effective doubleword. If the R field of the instruction is even, the most significant half of the absolute value is transferred to private memory register R and the least significant half to private memory register Rul. If the R field of the instruction word is odd, only the most significant half of the absolute value is transferred to private memory register R. Examples of an LAD with both an even and odd R field are:

<u>Even R Field</u>

ED	10110111011	10001101100	Before execution
	01001000100	01110010100	After execution
	Register R	Register Rul	execution
	<u>O</u>	d R Field	
ED	01011111000	01010101011	Before execution
	01011111000		After execution

Register R

<u>Overflow</u>. Fixed-point arithmetic overflow occurs if the effective doubleword is -2^{63} (100000...000) since recomplementing produces a positive number too large to be held in two 32-bit registers. Overflow causes a trap to memory location X'43' after execution of LAD if the arithmetic mask is a one. If the arithmetic mask is a zero, the next instruction sequence is executed.

<u>Condition Codes</u>. LAD condition code settings are:

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Absolute Value of ED
х	0	0	0	Zero – no overflow
х	0	1	0	Nonzero – no overflow
х	1	0	0	Overflow

LAD Phase Sequence. LAD preparation phases are the same as the general PREP phases for doubleword instructions as described in paragraph 3-59. Figure 3-134 shows the simplified phase sequence for the instruction during execution and table 3-32 lists the detailed logic sequence during all LAD execution phases.




Figure 3–134. Load Absolute Doubleword Phases

Table 3-32. Load Absolute Doubleword Sequence	Table 3-32.	Load Absolute Doubleword Sequence
---	-------------	-----------------------------------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (C): ED _{LSH} (D): ED _{LSH} (A): RR (not used) (P): ED _{MSH} address (B): Program address Set flip-flop SW7 if ED positive	S/SW7 = FULAWORDW ND0 PRE/34 + FULAWORDW = FALOAD/A NO1 R/SW7 = RESET/A +	Least significant half of effective doubleword Least significant half of effective doubleword Contents of private mem- ory register R. Not used during this instruction Address of most significant half of effective double- word Address of next instruc- tion in sequence Flip-flop SW7 stores sign of effective double- word for computing absolute value in PH2. When SW7 is set, D0 is sign bit of most significant half of doubleword
L	1	1	

Mnemonic: LAD (1B, 9B)

Phase	Function Performed	Signals Involved	Comments Preset logic for BS in PH1	
PREP (Cont.)	Reset flip-flop NSXBF	S/NXSBF = N(S/SXB) (S/SXB) = FALOAD/A PRE/34 + R/NSXBF =		
PH1	One clock long			
T5L	(BO-B31)	SXB = NDIS SXBF + SXBF = Set at last clock	Meaningless for this instruction	
	If ED is positive, enable signal (S/SXD)	(S/SXD) = FALOAD/A PH1 SW7 +	Preset adder for trans- ferring least significant half of effective double- word to sum bus in PH2. Effective doubleword equals absolute value	
	If ED is negative, enable signal (S/SXMD)	(S/SXMD) = FALOAD/A PH1 NSW7 +	Preset adder for -D in PH2. Effective double word two's complemented for absolute value	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/3) + (S/MRQ/3) = FALOAD/A PH1 + R/MRQ =	Core memory request for most significant half of effective doubleword. Flip-flop DRQ set on nex clock	
	Reset flip-flop NMRQP1	S/NMRQP1 = N(S/MRQ/3) R/NMRQP1 =	Delays setting flip-flop DRQ	
	Set flip-flop RW	S/RW = FALOAD/A PH1 + R/RW =	Prepare to write least sig- nificant half of result in private memory register Rul	
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = FULAD PH1 + R/NLR31F =	Force a one on private memory address line LR31 during PH2 to select private memory register Ru1	
PH2	One clock long			
T8L	If ED is positive, (DO-D31) (SO-S31)	Adder logic set at PH1 clock RWXS/0-RWXS/3 = RW + RW = Set at PH1 clock	Transfer absolute value of least significant half of doubleword to private memory register Ru1	
	If ED is negative, -(D0-D31) (S0-S31)——(RW0-RW31)	Adder logic set at PH1 clock RWXS/0-RWXS/3 = RW +	Transfer absolute value of least significant half of doubleword to private memory register Rul	
	Reset flip-flop NSX BF	S/NSXBF = N(S/SXB) (S/SXB) = FALOAD/A PH2 +	Preset logic for BS in PH3	
	·····	$R/NSXBF = \dots$	Mnemonic: LAD (1B, 9B)	

Table 3-32.	Load Absolute	Doubleword	Sequence	(Cont.)
-------------	---------------	------------	----------	---------

(Continued)

I

٩

Phase	Function Performed	Signals Involved	Comments
PH2 T8L (Cont.)	Set flip-flop SW0 if (S0-S31) nonzero	<pre>\$\SW0 = N\$0031Z (\$\SW0/NZ) + N\$0031Z = (\$0 + \$1 + + \$31) (\$\SW0/NZ) = K00HOLD + K00HOLD = FALOAD/A PH2 + R\SW0 =</pre>	Sets CC3 in PH4. CC2, CC3, CC4 if set are meaningless
	Set flip-flop FL3 if end carry	S/FL3 = K00 K00HOLD + R/FL3 =	K00 is end carry; results when effective doubleword is negative and least sig- nificant half is 000000
	Enable clock T8L	T8EN = NT5EN NTITL N(SXADD/TRW) N(RW REU) N(REU AXRR) NT5EN = RW +	T5 is disabled by signal RW
	Set flip-flop DRQ	S/DRQ = MRQP1 + R/DRQ =	MRQP1 set on previous clock. DRQ inhibits transmission of another clock until data release signal received from core memory
PH3	One clock long		
DR	(B0-B31)	SXB = NDIS SXBF + SXBF = Set at PH2 clock PXS = FALOAD/A PH3 +	Transfer program address to P-register
	Set flip-flop BRP	S/BRP = FADW/1 PH2 + R/BRP = PRE1 NFAIM + INTRAP1 +	Signifies that program address is in P-register
	(MB0-MB31)	CXMB = DG = /DG/ $DXC = FALOAD/A PH3 +$	Transfer most significant half of effective double- word to D-register
	Set flip-flop MRQ	S/MRQ = (S/MRQ/3) + (S/MRQ/3) = FALOAD/A PH3 + R/MRQ =	Core memory request for next instruction in sequence
	Reset flip-flop NMRQP1	S/MRQP1 = N(S/MRQ/3) R/MRQP1 =	Delays setting flip-flop DRQ. DRQ set on next clock
	Set flip-flop RW	S/RW = FALOAD/A PH3 + R/RW =	Prepare to write most sig- nificant half of result into private memory register R
	Landrado y anticipa de la constante de la const		Mnemonic: LAD (1B, 9B)

Table 3-32.	Load Absolute	Doubleword	Sequence	(Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 DR (Cont.)	If ED positive, enable signal (S/SXD)	(S/SXD) = FALOAD/A PH3 SW7 +	Preset adder for transfer- ring most significant half of effective doubleword to sum bus in PH4. Effec- tive doubleword equals absolute value
	If ED negative, enable signal (S/SXMD)	(S/SXMD) = FALOAD/A PH3 NSW7 +	Preset adder for -DS in PH4. Most significant half of effective double- word two's complemented to find absolute value
	Reset flip-flop NK31 if end carry occurred in PH2; if no end carry, set flip-flop NK31 with N(S/K31/1)	S/NK31 = N(S/K31) N(S/SXAMD/1) + N(S/K31/1) (S/K31/1) = K00 (S/K31/3) + (S/K31/3) = N(FALOAD/A PH3 NFL3) + R/NK31 =	Occurs if effective doubleword negative. Setting K31 provides a carry to most significant half of effective double- word complemented in PH4
PH4	One clock long		
T8L	If ED positive (D0-D31)	Adder logic set at PH3 clock RWXS/0-RWXS/3 = RW + RW = Set at PH3 clock	Transfer absolute value of most significant half of doubleword to private memory register R
,	If ED negative -(D0-D31) (S0-S31)	Adder logic set at PH1 clock RWXS/0-RWXS/3 = RW +	Transfer absolute value of most significant half of doubleword to private memory register R
	Set flip-flop CC2 if arithmetic overflow; otherwise reset CC2	S/CC2 = (S00 \oplus S0) PROBOVER + PROBOVER = FALOAD/A PH2 NO1 + R/CC2 = PROBOVER +	Arithmetic overflow dur- ing LAD when effective doubleword 10000 (-2 ⁶³). Two's comple- menting produces +2 ⁶³ and overflow into sign bit position. TRAP flip- flop is set during ENDE if overflow exists and arith- metic mask is a one
	Set flip-flop CC3 if (S0-S31) nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + SGTZ = (NS3263Z + S0 + S1 + + S31) NS0 + TESTS = FALOAD/A PH4 + NS3263Z= SW0 +	CC3 indicates absolute value is nonzero
	Reset flip-flop CC4	R/CC3 = TESTS + R/CC4 =	CC4 always zero for LAD

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments	
PH4 T8L (Cont.)	Enable clock T8L	T8EN = NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) NT5EN = RW +	T5EN is disabled by signal RW	
	Branch to PH10	BRPH10 = FALOAD/A PH2 NOU1 + S/PH10 = BRPH10 NCLEAR +		
	Set flip-flop DRQ	R/PH10 = S/DRQ = BRPH10 NCLEAR + MRQP1 + R/DRQ =	Inhibits transmission of another clock until data release signal received from core memory	
PH10 DR	ENDE functions	See table 3–18		
	1	· · · · · · ·	Mnemonic: LAD (18,98)	

Table 3-32. Load Absolute Doubleword Sequence (Cont.)

3-62. Family of Store Instructions (FASTORE)

STORE BYTE (STB; 75, F5). The STB instruction stores the least significant byte (bit positions 24 through 31) of private memory register R into the effective byte location. Store Byte Phase Sequences. Preparation phases for the STB instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-33 lists the detailed logic sequence during all STB execution phases.

Phase	Function Performed			Signals Involved	Comments
PREP	At end of PREP:				
	(A) : RR, byte aligned				Contents of private mem- ory register R, with least significant byte shifted to byte position of the effective byte
	(B) : Program address				Address of next instruc- tion in sequence
	(P) : Effective byte address				
	Set flip-flop MRQ and flip-flop MBXS	S/MRQ (S/MBXS) FASTORE FASTORE/	= = 3 =	(S/MBXS) + FASTORE PRE/34 + FASTORE/3 + FUXW/1 NO6 O5 NO4 O3	Prepare to store byte in effective byte location
		R/MRQ S/MBXS R/MBXS	=	 (S/MBXS) 	Prepare to gate byte from sum bus to memory bus
	Enable signal (S/SXA)	(S/SXA)	=	FASTORE PRE/34 +	Preset adder for A S in PH1
	Set flip-flop DRQ	S/DRQ R/DRQ	=	(S/MBXS) + 	Inhibits transmission of another clock until data release signal received from core memory
PH1	Sustained until data release				
DR	(A0-A31)	Adder logic	set c	at last PREP clock	
	(S0-S7)	S/MBXS/0 R/MBXS/0	=	NP32 NP33 FABYTE EXC + . DRQ	through 31 of private
		FABYTE	=	01 02 03	memory register R trans- ferred to effective byte
	(S8-S15)	S/MBXS/1	=	NP32 P33 FABYTE EXC+	leastion
	OR	R/MBXS/1	=	DRQ	
	(S16-S23) — (MB16-MB23)	S/MBXS/2	=	P32 NP33 FABYTE EXC +	
	OR	R/MBXS/2	=	DRQ	
	(S24-S31) (MB24-MB31)	S/MBXS/3	=	P32 P33 FABYTE EXC +	
		R/MBXS/3	=	DRQ	
					Mnemonic: STB (75 E5)

Mnemonic: STB (75, F5)

Table 3-33. Store Byte Sequence (Cont.)

Phase	Function Performed		5	Signals Involved	Comments
PH1 DR	Branch to PH9	BRPH9	Ŧ	FASTORE NFASTORE/1 PH1 +	
(Cont.)		FASTORE/1	=	FUSTD + FUXW/1	
		S/PH9	=	BRPH9 NCLEAR +	
		R∕PH9	=		
рн9	One clock long				
T5L	(BO-B31)	SXB	=	PXSXB NDIS +	Transfer program address
	(\$15-\$31)- / (P15-P31)	PXSXB	=	PH9 NFAFL NFAMDS	to P-register
		PXS	=	PXSXB +	
	Set flip-flop BRP	S/BRP	=	PXSXB +	Signifies that program ad-
		R/BRP	=	PREI NFAIM +	dress is in the P-register
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ	=	(S/MRQ/3) + NINTRAP2 PXSXB + 	Core memory request for next instruction in sequence
	Set flip-flop DRQ	s/drq	=	BRPH10 +	Inhibits transmission of
		R/DRQ	=		another clock until data release signal received from core memory
	Enable signal (S/SXA)	(S/SXA)	=	FASTORE PH9 +	Preset adder for AS in PH10
PH10	Sustained until data release				
DR	(A0-A31)	Adder logic s	Adder logic set at PH9 clock		Not used for STB
	ENDE functions				
					Mnemonic: STB (75, F5)

STORE HALFWORD (STH; 55, D5). The STH instruction stores the contents of bit positions 16 through 31 of the private memory register specified in the R field of the instruction in the effective halfword location. If the information in register R exceeds halfword data limits, condition code flip-flop CC2 is set to one; otherwise, CC2 is reset to zero.

Store Halfword Phase Sequences. Preparation phases for the STH instruction are the same as the general PREP phases for halfword instructions, paragraph 3–59. Table 3–34 lists the detailed logic sequence during all STH execution phases.

STORE WORD (STW; 35, B5). The STW instruction stores the contents of the private memory register specified in the R field of the instruction into the effective word location.

Store Word Phase Sequences. Preparation phases for the STW instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Table 3–35 lists the detailed logic sequence during all STW execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(A) : RR, halfword aligned		Contents of private mem- ory register R, with bits 16 thru 31 shifted to half- word position of the effective halfword
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : Effective halfword address		
	Set flip-flop MRQ	$S/MRQ = (S/MBXS) + \dots$	Prepare to store halfword in effective halfword location
	Enable signal (S/MBXS)	(S/MBXS) = FASTORE PRE/34 + FASTORE = NO6 O5 NO4 O3 R/MRQ =	Prepare to gate halfword from sum bus to memory bus
		S/MBXS = (S/MBXS)	
		$R/MBXS = \dots$	
	Set flip-flop DRQ	$S/DRQ = (S/MBXS) + \dots$	Data request, inhibiting
		R/DRQ =	transmission of another clock until data release received from memory
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR)	Prepare to read from
		(S/AXRR) = FASTORE PRE/34 NO2 +	private memory register R
		R/NAXRR =	
	Enable signal (S/SXA)	(S/SXA) = FASTORE PRE/34 +	Preset adder for A
PH1	Sustained until data release		
DR	(A0-A31)	Adder preset at last PREP clock	Store halfword in effec- tive halfword location in
	(SO-S31)	MBXS set at last PREP clock	core memory
	(RRO-RR31) - / > (AO-A31)	AXRR set at last PREP clock	Read private memory register R into A-register
	Branch to PH9	BRPH9 = FASTORE NFASTORE/1	
		PH1 +	
		S/PH9 = BRPH9 NCLEAR +	
		R/PH9 =	

Table 3-34. Store Halfword Sequence

Mnemonic: STH (55, D5)

Table 3-34.	Store	Halfword	Sequence	(Cont.)

Phase	Function Performed			Signals Involved	Comments
РН9	One clock long				
T5L	(B0-B31)	SXB PXSXB PXS		PXSXB NDIS + PH9 NFAFL NFAMDS PXSXB +	Transfer program address from B-register to P- register for access of next instruction
	Set flip-flop BRP	S/BRP R/BRP	=	PXSXB + PRE1 NFAIM +	Signifies that program ad- dress is in P-register
	Set flip-flop MRQ	S/MRQ (S/MRQ/2) R/MRQ	=	(S/MRQ/2) + NINTRAP2 PXSXB 	Request for next instruc- tion in sequence
	Set flip-flop DRQ	S/DRQ R/DRQ	=	(S/MRQ/2) +	Data request, inhibiting transmission of another clock until data release received from core memory
	Enable signal (S/SXA)	(S/SXA)	=	FASTORE PH9 +	Preset adder for AS in PH10
PH10	Sustained until data release				
DR	(A0-A31)	Adder preset	in F	PH9	Place contents of private memory register R on sum bus for data limit check
	Set condition code flip-flop CC2 if S0-S16 ≠ 0 or all 1's	S/CC2	=	N(S0016Z + S0016W) (FUSTH ENDE) +	If most significant half- word in private memory word does not contain all zeros or all ones, the halfword data limits are exceeded and CC2 must be set. All zeros or all ones represent the sign extension of number in bit positions 16 through 31
	Reset flip-flop CC2 if set conditions are not met	R/CC2 (R/CC2/1)		(R/CC2/1) + FUSTH ENDE +	Reset CC2 if data limits are not exceeded
	ENDE functions				
]	1	1			Mnemonic: STH (55, D5)

Table 3-	-35. Sta	ore Word	Sequence
----------	----------	----------	----------

Phase	Function Performed		S	ignals Involved	Comments	
PREP	<u>At end of PREP:</u> (A) : RR				Contents of private mem- ory register R	
	(B) : Program address(P) : Effective address				Address of next instruc- tion in sequence	
	Enable signal (S/MBXS)	/MRQ (S/MBXS) FASTORE /MRQ	= =	(S/MBXS) + FASTORE PRE/34 + NO6 O5 NO4 O3 	Prepare to store word in effective word location	
		/DRQ /DRQ	=	(S/MBXS) +	Data request, inhibiting transmission of another clock until data release received from core memory	
	Enable signal (S/SXA) (S	S/SXA)	=	FASTORE PRE/34 +	Preset adder for A	
PH1 DR		dder logic s BXS	et a	t last PREP clock Set at last PREP clock	Store word in core memor at effective location	
• .	Branch to PH9 BR	хрн9 ⁄рн9 ⁄рн9	н	FASTORE NFASTORE/1 PH1 + BRPH9 NCLEAR +		
2110	· · · · · · · · · · · · · · · · · · ·		=	•••		
PH9 T5L	One clock long (B0-B31)	PXSXB	= =	PXSXB + PH9 NFAFL NFAMDS PXSXB +	Transfer program address to P-register for access of next instruction	
		′BRP ′BRP	=	PXSXB + PRE1 NFAIM +	Signifies that program ad- dress is in P-register	
	(′MRQ (S/MRQ/2) ′MRQ	= =	(S/MRQ/2) + NINTRAP2 PXSXB +	Request for next instruc- tion in sequence	
	Set flip-flop DRQ 5/	′DRQ (S/DRQ)	=	(S/DRQ) + (S/MRQ/2) +	Data request, inhibiting transmission of another clock until data release received from core memory	
					Mnemonic: STW (35, B5)	

Table 3-35. Store Word Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH10	Sustained until data release	See table 3–18	
DR	ENDE functions		
<u></u>			Mnemonic: STW (35, B5)

STORE DOUBLEWORD (STD; 15, 95). The STD instruction stores the contents of private memory register R into the 32 high-order bit positions of the effective doubleword location. The contents of private memory register Rul are stored in the 32 low-order bit positions of the effective doubleword location. Store Doubleword Phase Sequences. Preparation phases for STD are the same as the general PREP phases for doubleword instructions, paragraph 3–59. Figure 3–135 shows the simplified phase sequence for the STD instruction during execution. Table 3–36 lists the detailed logic sequence during all STD execution phases.




Figure 3-135. Store Doubleword Phases

Table 3 - 36.	Store	Doubleword	Sequence
----------------------	-------	------------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(A) : RRu1 (B) : Program address		Contents of private mem- ory register Rul Address of next instruction
	(-)		in sequence
	(P) : Effective address		Least significant word location of effective doubleword location
	Set flip-flop MRQ Enable signal (S/MBXS)	S/MRQ = (S/MBXS) + (S/MBXS) = FASTORE PRE/34 + FASTORE = FASTORE/3 + FUXW/1 FASTORE/1 = FUSTD + FUXW/1 FUSTD = OU1 FASTORE/3 FASTORE/2 = NO(4 OS NO(4 OS)	Prepare to store least sig- nificant word in least significant word location
		$FASTORE/3 = NO6 O5 NO4 O3$ $R/MRQ = \dots$	
	Set flip-flop DRQ	$\begin{array}{ll} R/MRQ &= \dots \\ S/DRQ &= (S/MBXS) + \dots \end{array}$	Inhibits transmission of
		$R/DRQ = \dots$	another clock until data release received from core memory
	Enable signal (S/SXA)	(S/SXA) = FASTORE PRE/34 +	Preset adder for A
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) (S/AXRR) = FASTORE PRE/34 NO2 + R/NAXRR =	Preset for private memory register R //> A-register in PH1
PH1	Sustained until data release		
DR	(A0-A31)	Adder logic set at last PREP clock	Store contents of private memory register Ru1 in 32
	(SO-S31) //~ (MBO-MB31)	MBXS = Set at last PREP clock	low-order bits of effective doubleword location
	(RRO-RR31)— / = (AO-A31)	AXRR = Set at last PREP clock	Transfer contents of pri- vate memory register R to A-register
	Enable signal (S/SXA)	(\$/\$XA) = FASTORE/1 PH1 +	Preset adder for AS
		FASTORE/1 = FUSTD +	in PH2
		FUSTD = OU1 FASTORE/3	
		FASTORE/3 = O3 NO4 O5 NO6	
	Set flip-flop MRQ	$S/MRQ = (S/MBXS) + \dots$	
	Enable signal (S/MBXS)	(S/MBXS) = FASTORE/1 PH1 + R/MRQ =	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ = (S/MBXS) R/DRQ =	Data request, inhibiting transmission of another clock until data release received from memory
		••••••••••••••••••••••••••••••••••••••	Mnemonic: STD (15, 95)

(Continued)

•

Table 3–36.	Store	Doubleword	Sequence	(Cont.))
-------------	-------	------------	----------	---------	---

Phase	Function Performed	Signals Inv	volved Comments
PH1 DR (Cont.)	Reset flip-flop P31	PDC31 = FASTOR	E PH1 OU1 to obtain most significant word location
PH2 DR	Sustained until data release (A0-A31)	Adder logic set at PH1 clo MBXS = Set at PH BRPH9 = FASTOR	memory register R in 32
PH9 T5L	One clock long (BO-B31)	SXB = PXSXB = PXSXB = PH9 NF PXS = PXSXB =	AFL NFAMDS to P-register for access of next instruction
	Set flip-flop BRP	S/BRP = PXSXB - R/BRP = PRE1 N	+ Signifies that program address is in P-register
	Set flip-flop MRQ		AP2 PXSXB
	Set flip-flop DRQ	S/DRQ = (S/MRQ R/DRQ =	Q/2) + Data request, inhibiting transmission of another clock until data release received from memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18	
<u></u>			Mnemonic: STD (15, 95)

STORE CONDITIONS AND FLOATING CONTROL (STCF;

74, F4). The STCF instruction stores the current condition code and the current values of the floating significance (FS), floating zero (FZ), and floating normalize (FN) bits of the program status doubleword in the effective byte location. CC1 through CC4 are stored in bit positions 0 through 3 of the effective byte location. FS, FZ, and FN are stored in bit positions 5, 6, and 7, respectively. Bit position 4 is a zero.

Store Conditions and Floating Control Phase Sequences. Preparation phases for the STCF instruction are the same as the general PREP phases for byte instructions, paragraph 3-59. Table 3-37 lists the detailed logic sequence during all execution phases of the instruction.

ADD WORD TO MEMORY (AWM; 66, E6). The AWM instruction adds the contents of register R to the effective word and stores the sum in the effective word location.

<u>Condition Codes</u>. If the result in the effective word location is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during the addition. Flip-flop CC1 is set if there is a carry from bit position 0.

<u>Trap Conditions</u>. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in the effective memory location remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Word to Memory Phase Sequences. Preparation phases for the AWM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-38 lists the detailed logic sequence during all AWM execution phases.

Phase	Function Performed		5	Signals Involved	Comments
PREP	<u>At end of PREP</u> : (A) : Byte-aligned CC, FS, FZ, and FN bits of program				
	status doubleword (B) : Program address				Address of next instruc- tion in sequence
	(P): Effective byte address				non in sequence
	Disable signal AXRRINH	AXRRINH FASTORE	=	FASTORE PRE3 OL4 + NO6 O5 NO4 O3	Transfer of R //- A is an automatic function in PRE3
	Enable signal AXFC	AXFC	=	FASTORE PRE4 NBCZ	Enable transfer of con- dition code and floating control bits to A-register
	(CC1-CC4) / ← (A24-A27)	S/A24 S/A25 S/A26 S/A27			Transfer CC and FC
	FS -/ A29 FZ -/ A30 FNF -/ A31	S/A29 S/A30 S/A31	=		
	Left align A-register	AXAL8	=	FASTORE PRE4 NBCZ +	Move condition code and floating control bits left the number of bytes speci- fied by index register. Byte count in BC0 and BC1 is decremented with
	Set flip-flop MRQ	S/MRQ	=	(S/MBXS) +	each shift
	Enable signal (S/MBXS)	(S/MBXS) R/MRQ	=	FASTORE PRE/34 +	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ R/DRQ	=	(S/MBXS) +	Data request, inhibiting transmission of another clock until data release
	Enable signal (S/SXA)	(S/SXA)	=	FASTORE PRE/34 +	received from corememory Preset adder for AS in PH1
PH1	Sustained until data release				
DR	(A0-A31)	Adder logic	set a	at last PREP clock	Store condition code and
	(SO-S31) - / -> (MBO-MB31)	MBXS	=	Set at last PREP clock	FS, FZ, and FN in core memory at effective byte location
	Branch to PH9	BRPH9	=	FASTORE NFASTORE/1 PH1 +	
		S/PH9 R/PH9	=	BRPH9 NCLEAR +	Mnemonic: STCF (74, F4)

Table 3–37. Store Conditions and Floating Control

Phase	Function Performed		Signals Involved		Comments
PH9	One clock long				
T5L	(BO-B31) ── (SO-S31)	SXB PXSXB	=	PXSXB + PH9 NFAFL NFAMDS	Transfer program address from B-register to P- register for access of next
	(\$15-\$31) -/ (P15-P31)	PXS	=	PXSXB +	instruction
	Set flip-flop BRP	S/BRP		PXSXB +	Signifies that program address is in P-register
		R∕BRP	=	PREI NFAIM +	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/2) +	Request for next instruc- tion in sequence
		(S/MRQ/	⁄2) =	NINTRAP2 PXSXB	
		R/MRQ	=		
	Set flip-flop DRQ	s/drq	=	(S/MRQ/2) +	Data request, inhibiting
		R∕DRQ	=		transmission of another clock until data release received from core memo
PH10	Sustained until data release	See table :	3-18		
DR	ENDE functions				
					Mnemonic: STCF (74, F4

Table 3-37.	Store Conditions	and Floating	Control (Cont.)
-------------	------------------	--------------	-----------------

Table 3-38.	Add Word to	Memory	Sequence
-------------	-------------	--------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP: (A) : RR (C) : EW (D) : EW (B) : Program address (P): Effective address Enable signal (S/SXAPD)	(S/SXAPD) = FAADD PRE/34 + FAADD = FUAWM PRE3 + FUAWM = OU6 OL6	Contents of private memory register R Effective word Effective word Address of next instruc- tion in sequence Address of effective word Preset adder for A + D S in PH1
РН1 T8L	One clock long (A0-A31) + (D0-D31)	Adder logic set at last PREP clock AXS = FUAWM PH1 +	Add the contents of private memory register R and effective word and transfer result to the A-register Mnemonic: AWM (66, E6)

Table 3-38.	Add Word to	Memory Sequenc	e (Cont.)
-------------	-------------	----------------	-----------

Phase	Function Performed	Signa	Ils Involved	Comments
PH1 T8L (Cont.)	Enable signal (S/SXA)	FASTORE/1 = FU	ASTORE/1 PH1 + JXW/1 + PREP FUAWM +	Preset adder for A
	Set flip-flop MRQ	, , , , , , , , , , , , , , , , , , , ,	/MBXS) + ASTORE/1 PH1 +	Prepare to write result into effective memory location
	Set flip-flop DRQ		/DRQ) NCLEAR + /MBXS) +	Inhibits transmission of another clock until data release signal received from core memory
	Set flip-flop CC3 if result in effective memory location will be positive and nonzero; otherwise reset CC3	SGTZ = (SI N TESTS = FL	GTZ TESTS + 0 + S1 + + S31) S0 NFACOMP + JAWM PH1 + STS +	
	Set flip-flop CC4 if result in effective memory location will be negative; otherwise reset CC4	S/CC4 = (S) (S/CC4/2) = S0	/CC4/2) TESTS +) NFACOMP + ESTS +	
	Set flip-flop CC2 if overflow resulted from the addition; otherwise reset CC2	PROBOVER = FL	00 ⊕ S0) PROBOVER + JAWM PH1 + ROBOVER +	Arithmetic overflow occur when two numbers of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND/1	S/OVERIND/1 = R/OVERIND/1 =		Setting OVERIND/1 enables trap if overflow occurs and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC1 if end carry from result; otherwise reset CC1	CC1XK00 = FL	00 CC1XK00 + JAWM PH1 + C1XK00 +	K00 is end carry from th addition
	Enable clock T8	T8EN = N N	T5EN NT]]EN (SXADD/1 RW) (RW REU) N(REU AXRR)	
		NT5EN = RV	W +	
PH2 DR	Sustained until data release (A0-A31)	Adder logic set at Pt MBXS = Se	H1 clock t at PH1 clock	Write results of addition into effective memory location
	<u>I</u>	<u></u>		Mnemonic: AWM (66, E6)

Phase	Function Performed			ignals Involved	Comments
PH2	Branch to PH9	BRPH9	=	FASTORE PH2 +	
DR (Cont.)		FASTORE	=	FUXW/1 +	
(COIII.)		FUXW/1	=	NPREP FUAWM +	
		S/PH9	=	BRPH9 NCLEAR +	
		R∕PH9	=		
рня	One clock long				
T5L	(BO-B31)(SO-S31)	SXB	=	PXSXB NDIS +	Transfer program address to P-register
	(\$15-\$31) -/ (P15-P31)	PXSXB	=	PH9 NFAFL NFAMDS	to r-register
		PXS	=	PXSXB +	
	Set flip-flop BRP	S/BRP	=	PXSXB +	Signifies that program
		R/BRP	=	PRE1 NFAIM +	address is in the P-registe
	Enable signal (S/SXA)	(S/SXA)	=	FASTORE PH9 +	Preset adder for A————————————————————————————————————
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/3) +	Core memory request for
		(S/MRQ/3)	=	NINTRAP2 PXSXB +	next instruction in sequence
		R/MRQ	=	•••	
	Set flip-flop DRQ	0, 2 Q	=	BRPH10 +	Inhibits transmission of another clock until data
		R/DRQ	=		release signal received from core memory
РН10	Sustained until data release	See table 3–	18		
DR	ENDE functions				

Table 3-38. Add Word to Memory Sequence (Cont.)

Mnemonic: AWM (66, E6)

EXCHANGE WORD (XW; 46, C6). The XW instruction exchanges the contents of private memory register R with the contents of the effective word location.

Condition Codes. If the result in private memory register R is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are

set to XX10. A negative result produces condition code settings of XX01.

Exchange Word Phase Sequences. Preparation phases for the XW instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Table 3–39 lists the detailed logic sequence during all XW execution phases.

I	Table 3-39. Exchange Word Sequence	
Function Performed	Signals Involved	Comments
At end of PREP:		
(A) : RR		Contents of private mem- ory register R
(C) : EW		Effective word
(D) : EW		Effective word
(B) : Program address		Address of next instruction in sequence
(P) : Effective address		Address of effective word
Enable signal (S/SXD)	(S/SXD) = FUXW PRE3 +	Preset adder for DS
	FUXW = OU4 OL6	in PH1
Set flip-flop RW	S/RW = FUXW NANLZ PRE3 +	Prepare to write effective
	R/RW =	word into private memory register R
One clock long		
(D0-D31)	Adder logic set at last PREP clock	Write effective word into
(RW0-RW31)	$RWXS/0-RWXS/3 = RW + \dots$	private memory register R
	RW = Set at last PREP clock	
Enable signal (S/SXA)	(S/SXA) = FASTORE/1 PH1 +	Preset adder for AS
	FASTORE/1 = FUSTD FUXW/1	in PH2
	FUXW/1 = NPREP FUXW +	
Set flip-flop MRQ	$S/MRQ = (S/MBXS) + \dots$	Prepare to write contents
	(S/MBXS) = FASTORE/1 PH1 +	of private memory register R into effective memory

R/MRQ

S/DRQ

R/DRQ

S/CC3

SGTZ

TESTS

R/CC3

S/CC4

R/CC4

T8EN

NT5EN

(S/CC4/2) =

(S/DRQ)

=

=

=

=

=

=

=

=

=

=

=

=

• • •

• • •

(S/DRQ) NCLEAR + ...

(S0 + S1 + ... + S31)

NS0 NFACOMP + ...

(S/CC4/2) TESTS + ...

N(RW REU) N(REU AXRR)

S0 NFACOMP + ...

N(SXADD/1 RW)

(S/MBXS) + ...

SGTZ TESTS + ...

FUXW PH1 + ...

TESTS + ...

TESTS + ... NT5EN NT11EN

RW + ...

Table 3-39.	Exchange	Word	Sequence
-------------	----------	------	----------

Phase

PREP

PH1

T8L

Set flip-flop DRQ

Set flip-flop CC3 if result in

Set flip-flop CC4 if result in

private memory register R will

be negative; otherwise reset CC4

be positive and nonzero;

otherwise reset CC3

Enable clock T8

private memory register R will

Mnemonic: XW (46, C6)

location

Inhibits transmission of

release signal received

from core memory

another clock until data

Phase	Function Performed			Signals Involved	Comments
PH2 DR	Sustained until data release (A0-A31)(S0-S31)			Write contents of private	
	(MBO-MB31)	MBXS		Set at PH1 clock	memory register R into effective memory location
	Branch to PH9	BRPH9	=	FASTORE PH2 +	
		FASTORE	=	FUXW/1 +	
		FUXW/1	=	NPREP FUXW +	
		S/PH9	=	BRPH9 NCLEAR +	
		R∕PH9	=		
PH9	One clock long	·		Mana (1997) - 14 - 1997	
T 5 L	(BO-B31)	SXB	=	PXSXB NDIS +	Transfer program address
	(S15-S31) -/-> (P15-P31)	PXSXB	=	PH9 NFAFL NFAMDS	to P-register
		PXS	=	PXSXB +	
	Set flip-flop BRP	S/BRP	=	PXSXB +	Signifies that program
		R/BRP	=	PREI NFAIM +	address is in the P- register
	Enable signal (S/SXA)	(S/SXA)		FASTORE PH9 +	Preset adder for A
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/3) +	Core memory request for
		(S/MRQ/3)		PH9 NFAFL NFAMDS	next instruction in sequence
		R/MRQ	=	•••	sequence
	Set flip-flop DRQ	S/DRQ	=	BRPH10 +	Inhibits transmission of
		R/DRQ	=		another clock until data release signal received from core memory
PH10	Sustained until data release	See table 3-	18		
DR	ENDE functions				
<u> </u>	<u> </u>	l			Mnemonic: XW (46, C6)

Table 3-39. Exchange Word Sequence (Cont.)

Mnemonic: XW (46, C6)

3-63 Family of Selective Instructions (FASEL) LOAD SELECTIVE (LS; 4A, CA). The LS instruction loads the effective word into private memory register R using private memory register Rul as a mask.

<u>General</u>. If the R field of the instruction word is even, the instruction operates as follows: If a bit in private memory register Rul is a one, the corresponding bit in the effective word is loaded into the same bit position in private memory register R. If the bit is a zero, the corresponding bit in R remains unchanged. Logically, the operation is as follows, where n is any bit position:

$R_n = EW_n$	$Rul_n + R_n$	NRu1 _n
Result in	Mask	Mask
bit posi-	bit = 1	bit = 0
tion n of		
R register		

If the R field of the instruction word is odd, the instruction AND's the effective word and the contents of private memory register R and loads the result back into R. Logically, for every n bit position:

$$R_n = EW_n R_n$$

Result in bit position n of R-register

Examples. Examples of LS with both an even and odd R field are:

Even R Field

EW	00001111XXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
Rul	00110011XXXXXXXXXXXXXXXXXXXXXXXXXXXX	Before
R	01010101XXXXXXXXXXXXXXXXXXXXXXXXXXXX	
R	01000111XXXXXXXXXXXXXXXXXXXXXXXXXXXX	After execution
	Odd R Field	

Load Selective Examples

<u>Condition Codes</u>. If the result in the R-register is zero, the condition codes are set to XX00. If the result is negative, the condition codes are set to XX01. A positive result produces condition code settings of XX10.

Load Selective Phase Sequence. Preparation phases for the LS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-136 shows the simplified phase sequence for the LS instruction during execution. Table 3-40 lists the detailed logic sequence during all LS execution phases.




Figure 3–136. Load Selective Phases

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EW		Effective word
	(D) : EW		Effective word
	(A) : RRu1		Private memory register Ru1 holds mask
	(P) : Program address		Next instruction in sequence
	Enable signal (S/PRXAD)	(S/PRXAD) = FASEL PRE3 NOL7 +	Preset adder for A AND D
	Enable signal (S/CXS)	(S/CXS) = FASEL PRE3 +	Preset adder for SC in PH1
L			
			Mnemonic: LS (4A, CA)

(Continued)

3-250

Phase	Function Performed	Signal Involved	Comments
PH1	One clock long		
T5L	(A0-A31) AND (D0-D31)	Adder logic set at last PREP clock	Effective word ANDed with mask and tempo- rarily stored in C-register
		CXS = Set at last PREP clock	
	Enable signal (S/SXA)	(S/SXA) = FASEL PH1 +	Preset adder logic for AS in PH2
	Set flip-flop AXRR	S/AXRR = FASEL PH1 +	Preset for transfer of
		$R/AXRR = \dots$	private memory register R -/-> A in PH2
PH2	One clock long		
T5L	(A0-A31)> (S0-S31) -≁-→ (D0-D31)	Adder logic set at PH1 clock	Store private memory
		DXS = FASEL PH2 +	register Rul contents in D-register
	(RRO-RR31) - / - (AO-A31)	AXRR = Set at PH1 clock	Store private memory register R contents in A-register
	Enable signal (S/PRXAND)	(S/PRXAND) = FASEL PH2 OLA +	Preset for A AND ND S in PH3
PH3	One clock long		
T5L	(A0-A31) AND	Adder logic set at PH2 clock	AND contents of private
	(ND0-ND31)	AXS = FASEL PH3 +	memory register R and one's complement of private memory register Rul. If $R = Rul$, A ND = 0 and $R_n = EW_n R$. Other- wise, $R_n = EW_n Rul +$ $R_n NRul_n$
	(C0-C31)- /- (D0-D31)	DXC = FASEL PH3 +	EW Ru1/->D-register in preparation for PH4
	Enable signal (S/SXAORD)	(S/SXAORD) = FASEL PH3 NOL5 +	Preset adder for OR operation in PH4

Table 3-40. Load Selective Sequence (Cont.)

Mnemonic: LS (4A, CA)

Table 3-40. Load Selective Sequence (Cont.)

Phase	Function Performed		Signal Involved	Comments
РНЗ	Set flip-flop MRQ	s/mrq	= (S/MRQ/1) +	Core memory request
T5L (Cont)		(S/MRG	Ŋ∕1) = FASEL PH3 NOL7 +	for next instruction in sequence
		R/MRQ	=	
	Set flip-flop RW	S/RW	= FASEL PH3 OLA	
	Set htp-hop kw			Prepare to write result into private memory
		R∕ RW	=	
PH4	One clock long			
T8L	(A0-A31) OR (D0-D31)	Adder logic	set at PH3 clock	$R_n = EW_n Rul_n$
		RWXS/0-RW	XS/3 = RW +	+ R NRu1 n
		RW	= Set at PH3 clock	
	Set flip-flop CC3 if S0-S31 is nonzero	s/cc3	= SGTZ TESTS +	Result is positive and nonzero
	and positive	TESTS	= FASEL PH4 NOL7 +	
		SGTZ	= (S0 + S1 + + S31) N(S0 NFACOMP) +	
		R/CC3	= TESTS +	
	Set flip-flop CC4 if	s/cc4	= NFACOMP S0 TESTS	Result is negative
	SO-S31 is negative	R/CC4	= TESTS +	
	Branch to PH10	BRPH 10	= FASEL PH4 NOL7 +	
		S/PH10	= BRPH10 NCLEAR +	
		R/PH10	=	
	Set flip-flop DRQ	s/drq	= BRPH10 NCLEAR +	Inhibits transmission
		R/DRQ	=	of another clock until data release from core memory
	Enable clock T8	TBEN	= NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW
		NT5EN	= RW +	
PH10 DR	ENDE functions	See table 3-	18	
		I	······································	Mnemonic: LS (4A, C)

STORE SELECTIVE (STS; 47, C7). The STS instruction stores the contents of private memory register R into the effective word location, using private memory register Rul as a mask.

<u>General</u>. If the R field of the instruction word is even, the instruction operates as follows: If a bit in private memory register Rul is a one, the corresponding bit in private memory register R is loaded into the same bit position in the effective word location. If the bit is a zero, the corresponding bit in the effective word location remains unchanged. Logically, the operation is as follows, where n is any bit position:

$EWL_n = R_n R_n$	$n + EW_n$	NRu1 n
Result in bit position	Mask	Mask
n of effective word		bit = 0
location		

If the R field of the instruction word is odd, the instruction ORs the contents of private memory register R and the effective word location and stores the result back into the effective word location. Logically, for every n bit position:

Examples. Examples of STS with both an even and odd R field are:

Even R Field

R	00001111XXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
Rul	00110011XXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
EW	01010101XXXXXXXXXXXXXXXXXXXXXXXXXX	Before execution
EWl	01000111XXXXXXXXXXXXXXXXXXXXXXXXXXX	After execution

Odd R Field

R	001101011XXXXXXXXXXXXXXXXXXXXXXXXXXXXX	
EW	010101101XXXXXXXXXXXXXXXXXXXXXXXXXXXX	Before execution

Store Selective Examples

Store Selective Phase Sequence. Preparation phases for the STS instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-137 shows the simplified phase sequence for the STS instruction during execution. Table 3-41 lists the detailed logic sequence during all STS execution phases.




Figure 3-137. Store Selective Phases

Table 3-41.	Store	Selective	Sequence
-------------	-------	-----------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EW		Effective word
	(D) : EW		Effective word
	(A) : RRu1		Private memory register
	(P) : Effective word address		Ru1 holds mask program address -/ in PH9
	(B) : Program address		Temporary storage
	Enable signal (S/PRXNAD)	(S/PRXNAD) = FASEL PRE3 OL7 +	Preset adder for NA AND D
	Reset flip-flop NCXS	S/NCXS = N(S/CXS)	Preset for S
		(S/CXS) = FASEL PRE3 +	PH1
		R/NCXS =	
			Mnemonic: STS (47, C7)

.

Phase	Function Performed	Signals Involved	Comments
PH1	One clock long		
T5L	(NA0-NA31) AND (D0-D31)	Adder logic set at last PREP clock CXS = Set in PREP	Complemented mask and effective word ANDed and temporarily stored in C-register
	Enable signal (S/SXA)	(S/SXA) = FASEL PH1 +	Preset adder logic for A————————————————————————————————————
	Set flip-flop AXRR	S/AXRR = FASEL PH1 + R/AXRR =	Preset for transfer of private memory register R //- A in PH2
PH2	One clock long		
T5L	(A0-A31)→ (S0-S31) - / -> (D0-D31)	Adder logic set at PH1 clock DXS = FASEL PH2 +	Store private memory register Ru1 contents in D-register
	(RRO-RR31) - / -> (AO-A31)	AXRR = Set in PH1	Preset adder for A AND
	Enable signal (S/PRXAD)	(S/PRXAD) = FASEL PH2 NOLA	D ∕∕► S in PH3
РНЗ	One clock long		
T5L	(A0-A31) AND (D0-D31)	Adder logic set at PH2 clock	AND contents of private memory register R and contents of private memory register Ru1. This is significant only when R field is even
	(C0-C31)- / - (D0-D31)	DXC = FASEL PH3 +	NRu1 EW -/-> D- register in preparation for PH4
	Enable signal (S/SXAORD)	(S/SXAORD) = FASEL PH3 NOL5 +	Preset adder for OR operation in PH4
	Set flip-flop MBXS	S/MBXS = FASEL PH3 OL7 + R/MBXS =	Preset for transfer of result to core memory in PH4
	Set flip-flop MRQ	$S/MRQ = (S/MBXS) + \dots$ $R/MRQ = \dots$	Memory request for transferring result
			Mnemonic: STS (47 C7)

Table 3-41. Store Selective Sequence (Cont.)

Mnemonic: STS (47, C7)

Table 3-41. Store Selective Sequence (Cont.	Tab	ole 3-41.	Store Se	lective	Sequence	(Cont.))
---	-----	-----------	----------	---------	----------	---------	---

Phase	Function Performed	Signals Involved	Comments
PH3 T5L (Cont.)	Set flip-flop DRQ	S/DRQ = (S/MBXS) + R/DRQ =	Inhibits transmission of another clock until data release received from core memory
PH4	Sustained until DR		
DR	(A0-A31) OR (D0-D31) (S0-S31) (MB0-MB31) Branch to PH9	Adder logic set at PH3 clock MBXS = Set at PH3 clock BRPH9 = FASEL PH4 OL7 + S/PH9 = BRPH9 NCLEAR + R/PH9 =	$EWL_{n} = R_{n} Rul_{n}$ $+ EW_{n} NRul_{n}$
РН9	One clock long		
T5L	(B0-B31)→ (S0-S31) (S15-S31) -/ (P15-P31)	SXB = PXSXB NDIS + PXSXB = NFAFL NFAMDS PH9	Transfer program address to the P-register
	Set flip-flop BRP	$PXS = PXSXB + \dots$ $S/BRP = PXSXB + \dots$ $R/BRP = PRE1 NFAIM + INTRAP1 + \dots$	Signifies that program address is in P-register
	Set flip-flop MRQ	S/MRQ = (S/MRQ/2) + (S/MRQ/2) = PXSXB NINTRAP2 + R/MRQ =	Core memory request for next instruction in sequence
	Set flip-flop DRQ	S/DRQ = (S/MRQ/2) NCLEAR + R/DRQ =	Inhibits transmission of another clock until data release received from core memory
PH10 DR	ENDE functions	See table 3–18	
			Mnemonic: STS (47, C7)

Mnemonic: STS (47, C7)


. . . .


<u>COMPARE SELECTIVE (CS; 45, C5)</u>. The CS instruction compares the contents of private memory register R with the contents of the effective word. Only those bit positions of the two operands are compared which are selected by a one in corresponding bit positions of private memory register Ru1. The selected portions of the operands are treated as positive integer quantities.


General. Bit positions containing a one are selected by ANDing the contents of register Ru1 with the contents of register R and with the effective word. If the R field of the instruction word is odd, registers R and Ru1 are identical. Therefore, ANDing the contents of register R and Ru1 is insignificant. The effective word is subtracted from register R to compare the two operands and conditions codes 3 and 4 are set according to the result.

<u>Condition Codes</u>. If the result of the subtraction is zero, the quantities are equal and the condition codes are set to XX00. If the result is negative, the effective word quantity is larger than R-register quantity, and the condition codes are set to XX01. If the result is nonzero and positive, the R-register quantity is larger than the effective word quantity, and the condition codes are set to XX10.

<u>Examples</u>. Examples of CS with R greater than EW and EW greater than R are:







Compare Selective Phase Sequence. Preparation phases for the CS instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–138 shows the simplified phase sequence for the CS instruction, and table 3–42 lists the detailed logic sequence during all execution phases of the instruction.




Figure 3-138. Compare Selective Phases

Table 3-42.	Compare	Selective	Sequence
-------------	---------	-----------	----------

Phase	Function Performed			Signals Involved	Comments
PREP	At end of PREP:				
	(C) : EW				Effective word
	(D) : EW				Effective word
	(A) : Rul				Private memory register Ru1 holds mask
	(P) : Program address				Next instruction in sequence
	Enable signal (S/PRXAD)	(S/PRXAD) FASEL FACOMP FUCS	=	FASEL PRE3 NOL7 + FUCS + FUCS + OU4 OL5	Preset adder for A AND D S in PH1
	Reset flip-flop NCXS	S/NCXS (S/CXS) R/NCXS	=		Preset for S
		l			Mnemonic: CS (45, C5)

Phase	Function Performed	Signals Involved	Comments
PH1	One clock long		
T5L	(A0-A31) AND (D0-D31)	Adder logic set at last PREP clock	Effective word ANDed with mask and tempo-
	(C0-C31)	CXS = Set at last PREP clock	rarily stored in C- register
	Enable signal (S/SXA)	(S/SXA) = FASEL PH1 +	Preset adder logic for AS in PH2
	Set flip-flop AXRR	S/AXRR = FASEL PH1 +	Preset for transfer of private memory register
		R/AXRR =	$R \rightarrow A$ in PH2
PH2	One clock long		
T5L	(A0-A31)	Adder logic set at PH1 clock	Store private memory register Ru1 contents
		DXS = FASEL PH2 +	in D-register
	(RRO-RR31)	AXRR = Set at PH1 clock	Store private memory register R contents in A-register
	Enable signal (PRXAD)	(S/PRXAD) = FASEL PH2 NOLA	Preset adder for A AND D in PH3
РНЗ	One clock long		
T5L	(A0-A31) AND (D0-D31)	Adder logic set at PH2 clock	AND contents of pri- vate memory register R and contents of private memory register Ru1. This is signif- icant only when R field is even
	(C0-C31) - / - (D0-D31)	DXC = FASEL PH3 +	(EW Rul) - /-> D-register in prepara- tion for PH4
	Enable signal (S/SXAMD)	(S/SXAMD) = FASEL PH3 OL5 +	Preset adder for (A-D) ————————————————————————————————————
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + \dots$	Core memory request for next instruction
		(S/MRQ/1) = FASEL PH3 NOL7 +	in sequence
		$R/MRQ = \dots$	
			1

Table 3-42. Compare Selective Sequence (Cont.)

Mnemonic: CS (45, C5)

Table 3–42.	Compare	Selective	Sequence	(Cont.)
10010 0 124				(<i>'</i>

Phase	Function Performed		Sig	nals Involved	Comments
PH3 T5L (Cont.)	Reset flip-flop NT11L	S/NTIIL S/TIIL R/NTIIL	= = =	N(S/T11L) + FASEL PH3 OL5 + 	Set clock T11L for PH4
PH4	One clock long				
TIIL	(A0-A31) - (D0-D31) 	Adder log	ic set	at PH3 clock	(Ru1 R) - (Ru1 EW) S For every bit position n on the sum bus, $S_n = Ru1_n (R_n - EW_n)$ For odd R field, $S_n = R_n (1-EW_n)$ Result on sum bus is a unsigned quantity
	Hold A00 false	A00	=	NFUCS +	A00 and D00 prevent
	Hold flip-flop D00 disabled	D00 (DXC +	= DXCL	C0 (DXC + DXCL1) + 1) = NFUCS +	from affecting possib end carry in SOO
	Set flip-flop CC3 if result	s/cc3	=	SGTZ TESTS +	R-register quantity is
	is positive and nonzero; other- wise reset CC3	SGTZ	=	(S0 + S1 + + S31) N (S00 FACOMP) +	larger than EW quan- tity
		TESTS R/CC3	=	FASEL PH4 NOL7 +	S00 is developed from end carry and indicat that EW quantity in register was larger th R quantity in A-regis
	Set flip-flop CC4 if result is	S/CC4	=	FACOMP \$00 +	
	negative; otherwise reset CC4 Branch to PH10	R/CC4	=	TESTS +	
		BRPH10	=	FASEL PH4 NOL7 +	
		S/PH10	=	BRPH20 NCLEAR +	
		R/PH10	=	•••	
	Set flip-flop DRQ	s/drq	=	BRPHIO NCLEAR +	Inhibits transmission
		R/DRQ	=		of another clock unti data release received from core memory
	Enable clock T11	NT5EN	=	TIIL +	Clock T11 is enabled
		NT8EN	=	TIIL +	by disabling clocks T and T8
PH10 DR	ENDE functions	See table	3-18		
				····	Mnemonic: CS (45, C

3-64 Family of Analyze Instructions

<u>ANALYZE (ANLZ; 44, C4)</u>. The ANLZ instruction treats the effective word as a Sigma 5 instruction and determines its addressing type (immediate, byte, halfword, word, doubleword). If the instruction to be analyzed is not an immediate address instruction, the ANLZ instruction calculates the effective address that would be produced by the instruction to be analyzed and loads this effective address into private memory register R. The condition codes are set to indicate the addressing type. If the instruction analyzed is an Immediate Address instruction, the condition code is set to indicate the addressing type, and the original contents of private memory register R are not changed.

<u>Trap Conditions</u>. During preparation phases of an ANLZ instruction, the contents of the location pointed to by the effective address of the instruction are obtained. The nonexistent memory address trap can occur as a result of this memory access. The nonexistent instruction trap, the privileged instruction trap, and the unimplemented instruction trap conditions can never occur during execution of an ANLZ instruction. However, the nonexistent memory address trap can occur as a result of any memory access initiated by ANLZ. If this trap condition occurs, the instruction address stored by the XPSD in trap location X'40' is the address of the ANLZ instruction.

<u>Condition Codes</u>. The following condition codes may be stored during execution of an ANLZ instruction:


<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Instruction Addressing Type	
0	0	0	0	Direct byte addressing	
0	0	0	1	Immediate byte addressing	
0	0	1	0	Indirect byte addressing	
0	1	0	0	Direct halfword addressing	
0	1	1	0	Indirect halfword addressing	
1	0	0	0	Direct word addressing	
1	0	1	0	Indirect word addressing	
1	0	0	1	Immediate addressing	
1	1	0	0	Direct doubleword addressing	
1	1	1	0	Indirect doubleword addressing	

Analyze Execution Sequence. If the operation code portion of the effective word specifies a nonimmediate addressing type, the condition code is set to indicate the addressing type of the analyzed instruction. The effective address of the analyzed instruction is computed, using all the normal address computation rules. If bit 0 of the effective word is a one, the contents of the memory location specified by bits 15 through 31 of the effective word are obtained and used as a direct address. If bits 12 through 14 of the analyzed instruction are nonzero, indexing is performed, using the index register in the current register block. (The R field of the instruction in the effective word location is ignored.)

The effective address of the analyzed instruction is aligned as an integer displacement value and loaded into private memory register R according to the instruction addressing type, as follows:

Addressing Type	Location of Address
Byte	Zeros in bits 0 through 12, 19–bit byte displacement in bits 13 through 31
Halfword	Zeros in bits 0 through 13, 18– bit halfword displacement in bits 14 through 31
Word	Zeros in bits 0 through 14, 17– bit word displacement in bits 15 through 31
Doubleword	Zeros in bits 0 through 15, 16– bit doubleword displacement in bits 16 through 31

Analyze Phase Sequence. Preparation phases for the ANLZ instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–139 shows the simplified phase sequence for the Analyze execution phases, and table 3–43 lists the detailed logic sequence during the ANLZ instruction execution phases. The second cycle of preparation phases entered to analyze the instruction is illustrated in figure 3–140. 3-262



SDS 901172

(T5L) PRE 1 D ~ (D12-D14)--/LR/ YES YES NO YES NO INDX C0 INDX FAW NO NO YES S/IA PRE/12 S/MRQ s/ix (S/T8L) (S/PRE3) S/DRQ s --P S-/--P BRPRE2 BRPRE2 (DR) (T5L) PRE 2 PRE 2 PRE/12 R∕IA R/IX R/MRQ




Figure 3-140. Analyze Instruction, Preparation Phases Flow Diagram

.

Table 3–43. Anal	yze Sequence
------------------	--------------

Phase	Function Performed		Signals Involved	Comments
PREP	<u>At end of PREP</u> : (C) : Instruction to be analyzed (D) : Instruction to be analyzed (P) : Effective address of ANLZ instruction			
	(B) : Program address			
	(C8-C11) - / - (R28-R31)	RXC	= PH10 +	R field of ANLZ instruc- tion stored for future use
PH1	One clock long			
T5L	(C1-C7) _/ -> (O1-O7)	OXC FUANLZ	= FUANLZ PH1 = OU4 OL4	Operation code of in- struction to be analyzed
	Enable signal (S/SXD)	(S/SXD)	= FUANLZ PH1 +	Preset for DS transfer in PRE1
	Set flip-flop LRXD	S/LRXD (S/LRXD) R/LRXD	= (S/LRXD) = OXC =	Preset for (D12-D14) /LR/ in PRE1
	Set flip-flop ANLZ	S/ANLZ R/ANLZ	= FUANLZ PH1 = CLEAR = PH10 +	Maintains ANLZ sequence until PH10
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR	= N(S/AXRR) = FUANLZ PH1 + =	Preset for RR — / - A in PRE1
	Reset flip-flop NPRE1	S/NPRE1 (S/PRE1) R/NPRE1	 = N(S/PRE1) = NCLEAR FUANLZ PH1 + = 	Branch to phase PRE1
PRE1	One clock long			
T5L	(D0-D31)	Adder logic :	set at PH1 clock	Instruction to be analyzed
	(\$15-\$31) -/ (P15-P31)	PXS FAIM	= NFAIM PRE1 = NO3 NO4 NO5	Address to program register. Significant except when NC0 NINDX (immediate)
	(RRO-RR31) (AO-A31)	AXRR	= Set at PH1 clock	Significant only for in- structions in which R value is not zero
				Mnemonic: ANLZ (44, C4)

Table 3-43.	Analyze	Sequence	(Cont.)
-------------	---------	----------	---------

Phase	Function Performed		Sig	nals Involved	Comments
PRE1	(D12-D14)(/LR29/-/LR31/)	LRXD	=	Set at PH1 clock	R value stored
T5L Cont.)	If C0 or INDX:				
,	Set flip-flop IA	s/ia	=	PRE1 CO	Indirect addressing of
		R∕IA	=	•••	instruction to be analyzed
	Set flip-flop IX	s/Ix	=	PRE1 INDX	
		INDX	=	(C3 + C4 + C5) (C12 + C13 + C14)	Not immediate address- ing or R value not zero
		R/IX	=	PRE/12 +	Remains in set state un last cycle of phase PRE
		PRE/12	=	NIA NIXAL PRE2	last cycle of phase FKE
	Set flip-flop IXAL	s/IXAL	=	(S/IXAL) NCLEAR	Not word addressing
		(S/IXAL)	=	PREI INDX	
				(FAHW + FABYTE + FADW)	
		FAHW	=	O1 NO2 O3	Halfword addressing
		FABYTE	=	01 02 03	Byte addressing
		FADW	=	NO1 NO2 O4 + NO1 NO2 O3	Doubleword addressing
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/2) +	Core memory request fo
		(S/MRQ/2)	=	PRE1 CO NFAIM +	address
		R/MRQ	=	•••	
	Set flip-flop DRQ	s/drq	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	(S/MRQ/2) +	another clock until dat release signal received
		R∕DRQ	=		from core memory
	Enable signal (S/SXA)	(S/SXA)	=	(S/IXAL) +	Preset for A————————————————————————————————————
	IF NCO NINDX:				
	End phase PRE1	PRE/12	=	PRE1 NCO NINDX	Immediate addressing
	Branch to phase PRE3	S/NRPE3	=	N(S/PRE3)	NBR true because no
		(S/PRE3)	=	PRE/12 NBR	branch signal true
		R/NRPE3	=		
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PRE3
		(S/T8L)	=	PRE/12 +	
		R/NT8L	=	• • •	

C4)

Table 3-43.	Analyze	Sequence	(Cont.)
-------------	---------	----------	---------

Phase	Function Performed		Sig	gnals Involved	Comments
PRE2	Timing:				
	If IA IX, DR followed by T8L If IA NIX, DR followed by T5L If NIA NIX, T5L followed by T8L If NIA IX, T5L only				PRE2 phase is maintained if BRPRE2 is true at clock time
	If IXAL, AnSn_/Sm, with shifts	AXSR2	=	IXAL PRE2 FABYTE	Right shift 2 if byte addressing
	Ali <u></u>	AXSR1	=	IXAL PRE2 FAHW	Right shift 1 if halfword addressing
		AXSL1	=	IXAL PRE2 FADW	Left shift 1 if double- word addressing
	If IA, (MB0-MB31)	СХМВ	=	DG = /DG/	Transfer address to C-register
	(C0-C31) - / (D0-D31)	DXC	=	IA PRE2 +	Address to D-register
	Set flip-flop SW5 if IA	S/SW5 R/SW5	=	ANLZ IA + (R/SW5)	Store information that IA set for PRE3 operatio
	Enable signal (S/SXAPD)	(S/SXAPD)	=	PRE2 IA IX + PRE2 IXAL +	Preset for (A + D)
	Enable signal (S/SXD)	(S/SXD)	=	PRE2 IA NIX +	Preset for D
	Branch to PRE2	BRPRE2	=	IA PRE2 + IXAL PRE2 +	Remain in phase PRE2 until IA and IXAL reset
	Enable clock T8 for PRE2 if addition is to be performed	T8EN NT5EN	11	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR) SXADD/1 +	T5EN is disabled by sig- nal SXADD/1 when (S/SXAPD) is true
	(A0-A31) + (D0-D31)	1		PRE2 clock by (S/SXAPD)	When IA IX or IX IXAL
	(D0-D31) (S0-S31)	Adder logic se	et at	PRE2 clock by (S/SXD)	When IA NIX
	(\$15-\$31) - / -> (P15-P31)	PXS	=	PRE2	
	Terminate PRE2 phase	PRE/12	=	NIA NIXAL PRE2 +	Remain in PRE2 phase until NIA NIXAL
	Reset flip-flop NPRE3	S/NPRE3	=	N(S/PRE3) NBR	Branch to PRE3 phase
		(S/PRE3) R/NPRE3	=	PRE/12	
					Mnemonic: ANLZ (44

C4)

Table 3-43	. Analyze	Sequence	(Cont.)
------------	-----------	----------	---------

Phase	Function Performed		Si	gnals Involved	Comments
PRE2 (Cont.)	Reset flip-flop NT8L	S/NT8L (S/T8L) R/NT8L	= = =	N(S/T8L) PRE/12 +	Set clock T8L for phase PRE3
PRE3	One clock long				
T8L	Set flip-flop CC1 if instruction to be analyzed is word or doubleword addressing	S/CC1 (S/CC1/3) (S/CC1/1)		(S/CC1/3) + (S/CC1/1) + ANLZ PRE3 NFAIM NO3 + ANLZ PRE3 NO1 +	Word or doubleword addressing identified by signals NFAIM NO3 or NO1
		R/CC1 (R/CC)	=	(R/CC1) = (R/CC) + ANLZ PRE3 +	
	Set flip-flop CC2 if instruction to be analyzed is halfword or double- word addressing	S/CC2 (S/CC2/3) (S/CC2/1)	= = =	(S/CC2/3) + (S/CC2/1) + FADW ANLZ PRE3 + FAHW ANLZ PRE3	
		R/CC2	=	(R/CC) +	
	Set flip-flop CC3 if instruction to be analyzed is indirect addressing (C0 = 1)	S/CC3 (S/CC3/1) R/CC3	=	(S/CC3/1) + ANLZ PRE3 SW5 + (R/CC) +	Flip-flop SW5 set during PRE2 phase if IA set at PRE1 clock
	Set flip-flop CC4 if instruction to be analyzed is immediate addressing	S/CC4 (S/CC4/1) R/CC4	=	(S/CC4/1) + ANLZ PRE3 FAIM + (R/CC) +	
	Reset flip-flop NT11L	S/NTIIL (S/TIIL) R/NTIIL	= = =	N(S/TIIL) + PRE3 ANLZ + 	Set clock T11L for PH5
	Clear O-register	oxz	=	ANLZ PRE3 +	Store zeros in O-register
	Branch to PH5	BRPH5	=	ANLZ PRE3 +	
PH5 T11L	One clock long Dead phase to allow family signals to die out				
PH6 T5L	One clock long Enable signal (S/SXA)	(S/SXA)	=	ANLZ PH6 +	Preset for A
					Mnemonic: ANLZ (44, C4)

Table 3-43. Analyze Sequence (Co	iont.)
----------------------------------	--------

Phase	Function Performed		Sig	gnals Involved	Comments
PH6	(P15-P31)	SXP	=	ANLZ PH6 NDIS +	
T5L (Cont.)	If CC1 set in PRE3:				
(00111)	(\$15-\$31) -/ - (A15-A31)	AXS	=	ANLZ PH6 CC1 +	Word or doubleword addressing
	If CC1 reset in PRE3:				
	(\$15-\$31)- / - (A14-A30)	AXSL1	=	ANLZ PH6 NCC1 +	Byte or halfword
	P32- / - A31	A31XP32	=	ANLZ PH6 NCCI	addressing
PH7	One clock long				
T5L	(A0-A31)(S0-S31)	Adder logic s	set at	PH6 clock	
	If NCC1 NCC2 in PRE3:				
	(S15-S31)- / (A14-A30)	AXSL1	=	NCC1 NCC2 ANLZ PH7 +	Byte addressing
	P32- / A31	A31XP33	=	NCC1 NCC2 ANLZ PH7 +	
	If CC1 CC2 in PRE3:				
	(S14-S30)- / (A15-A31)	AXSR1	=	CC1 CC2 ANLZ PH7 +	Doubleword addressing. If CC1 NCC2 or NCC1 CC2, no additional transfers
	Set flip-flop RW	S/RW	=	(S/RW/1)	Prepare to write result
		(S/RW/1)	4	(S/RW) +	in private memory if analyzed instruction was
		(S/RW)	=	PH7 ANLZ NOL1 NCC4	not immediate addressing
		R/RW	=	•••	
	Enable signal (S/SXA)	(S/SXA)	=	ANLZ PH7 +	Preset for A
PH8	One clock long				
T8	Enable clock T8 for PRE2 if addition is to be performed	T8EN	=	NT5EN NT11L N(RW REU) N(SXADD/1 RW) N(REU AXRR)	T5EN is disabled by signal RW
		NT5EN	=	RW +	
	(A0-A31)	Adder logic s	set at	PH7 clock	
	4	<u>_</u>			Mnemonic: ANLZ (44, C4)

C4)

Table 3-43. Analyze Sequence (Cont.)
-------------------------------------	---

Phase	Function Performed		Signals Involved	Comments
PH8	If NFAIM:			
T8 (Cont.)	(SO-S31)	RWXS/0-RWXS/ RW =	3 = RW + Set at PH7 clock if NFAIM	Transfer address to private memory register R if not immediate address
PH9	One clock long			
T5L	(B0-B31)	PXSXB =	PXSXB NDIS + NFAFL NFAMDS PH9 PXSXB +	Transfer program address to P-register from tem- porary storage in B- register
	Set flip-flop BRP	· · ·	PXSXB + PRE1 NFAIM +	Indicates that program address is in P-register
	Set flip-flop MRQ	(S/MRQ/2) =	 (S/MRQ/2) + PXSXB NINTRAP2 	Core memory request for next instruction in sequence
	Set flip-flop DRQ		(S/MRQ/2) +	Inhibits transmission of another clock until data release from core memory
PH10 DR	Sustained until data release ENDE functions	See table 3-18		
	•			Mnemonic: ANLZ (44, C4)

۰,

Paragraph 3-65

3-65 Interpret (INT; 6B, EB)

GENERAL. The INT instruction operates with an even \overline{R} field in the instruction word as follows:

a. Bits 0 through 3 of the effective word are loaded into condition code flip-flops CC1 through CC4.

b. Bits 4 through 15 of the effective word are loaded into bit positions 20 through 31 of private memory register R. The remainder of the register is cleared.

c. Bits 16 through 31 of the effective word are loaded into bit positions 16 through 31 of private memory register Ru1. The remainder of the register is cleared.

If the R field of the instruction word is odd:

a. Bits 0 through 3 of the effective word are loaded into the condition code flip-flops.

b. Bits 16 through 31 of the effective word are loaded into bit positions 16 through 31 of private memory register R. The remainder of the R-register is cleared.

c. Bits 4 through 15 of the effective word are ignored.

Examples. Examples of INT with both an even and odd R field are shown in figure 3–141.

Interpret Phase Sequence. Preparation phases for the INT instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–142 shows the simplified phase sequence for INT execution phases, and table 3–44 lists the detailed logic sequence during the instruction execution phases.






Figure 3-141. Interpret Examples





Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EW		Effective word. C- register not used during INT
	(D) : EW		Effective word
	(P) : Program address		Next instruction in sequence
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FUINT PRE3 + R/MRQ =	Core memory request for next instruction in sequence
	Enable signal (S/SXD)	(S/SXD) = FUINT PRE3 +	Preset adder logic for D
			Mnemonic: INT (6B, EB)

Table 3-44. Interpret Sequence (Cont.)

Phase	Function Performed		5	ignals Involved	Comments
PH1	One clock long				
T5L	(D0-D31) (S0-S31)	Adder logic	set a	t last PREP clock	Effective word ——— S
	(S0-S3) / - (CC1-CC4)	CCXS/0	=	S0 CCXS/0 + S3 CCXS/0 + FUINT PH1 + = CCXS/0 +	First four bits of effective word —/ — condition code flip-flops
	Clear (D0-D3) at clock	DX/0A D0003XZ		D0003XZ + FUINT PH1 +	
	Force a one onto LR31 address line	(S/LR31)	=	FUINT PH1 +	Selects private memory register Ru1 for transfer of bits 16 through 31 of effective word in PH2
	Enable signal (S/SXD)	(S/SXD)	=	FUINT PH1 +	Preset adder logic for D S in PH2
	Set flip-flop RW	S∕RW R∕RW	=	FUINT PH1 +	Prepare to write bits 16 through 31 into register Ru1
PH2	One clock long			,, n, =, =, =, = = =, =, ==, ==_, =_,	
T8 L	(D0-D31)	Adder logic	set a	t PH1 clock	
	(S16-S31) ──► (RW16-RW31)	RWXS/2-RW	XS/3	3 = RW	Write bits 16 through 31 of effective word into private memory register Ru1
	0's (RW0-RW15)	RWXS/0-RW	xs/1	= RW NRWXZ/01	No gating term enabled
		RWXZ/01	=	FUINT PH2 +	Effectively clears least
		RW	=	Set at PH1 clock	significant half of Rul register
	Circular right shift D-register eight bit positions	DXDR8	=	FUINT PH2 +	Bring bits 4 through 15 of effective word into posi- tion. One more shift is done in PH3
	Enable clock T8	T8EN	=	NT5EN NTIIL N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW
		NT5EN	=	RW +	
	Branch to PH10 if R field of	BRPH10	=	FUINT PH2 R31 +	Bits 4 through 15 of
	instruction word is odd	S/PH10	=	BRPH10 NCLEAR +	effective word not trans- ferred if R field is odd
		R∕PH10	=		
					Mnemonic: INT (6B, EB)

Table 3-44. In	nterpret Sequen	ce (Cont.)
----------------	-----------------	------------

Phase	Function Performed			Signals Involved	Comments
PH3 T5L	One clock long Circular right shift D-register eight bit positions	DXDR8	=	FUINT PH3 +	Bits 0 through 15 of effective word are now in bit positions 16 through 31 of D-register (bits 0
	Enable signal (S/SXD)	(S/SXD)	=	FUINT PH3 +	Preset adder logic for D
	Set flip-flop RW	S/RW R/RW	=	FUINT PH3 +	Prepare to write bits 4 through 15 of effective word into private memory register R
PH4	One clock long				
T8L	(D0-D31) — (S0-S31)	Adder logic	set a	it PH3 clock	
	(\$16-\$31)	RWXS/2-RV	vxs/:	3 = RW	Write bits 4 through 15 of effective word into private memory register R (S0 through S3 are zeros)
	0's (RW0-RW15)	RWXS/0-RV	vxs/1	= RW NRWXZ/01	No gating term enabled
		RWXZ/01	=	FUINT PH2 +	Effectively clears least
		RW	=	Set at PH3 clock	significant half of R-register
	Enable clock T8	TBEN	=	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW
		NT5EN	=	RW +	
	Branch to PH10	BRPH10	=	FUINT PH4 +	
		S/PH10	=	BRPH10 NCLEAR +	
	•.	R/PH10	=	•••	
	Set flip-flop DRQ	S/DRQ	=	BRPH10 NCLEAR +	Inhibits transmission of
		R∕DRQ	=		another clock until data release received from core memory
PH10 DR	Entered from PH2 if R field is odd or from PH4 if R field is even	See table 3	-18		
	ENDE functions				
	 				Mnemonic: INT (6B, EB)

3-66 Family of Arithmetic Instructions (FAARITH)

ADD IMMEDIATE (AI; 20, A0). The AI instruction adds the sign-extended value field of the instruction word to the contents of private memory register R and loads the sum back into private memory register R.

<u>General</u>. The sign of the value field, bit position 12, is extended 12 bit positions to the left during the PREP phases for this instruction. The actual addition of the 32-bit signextended value is performed during AI execution phases.

<u>Condition Codes.</u> If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during the addition. Flip-flop CC1 is set if there is a carry from bit position zero.

<u>Trap Conditions</u>. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Immediate Phase Sequence. Preparation phases for the Al instruction are the same as the general PREP phases for immediate instructions described in paragraph 3–59. Table 3–45 lists the detailed logic sequence during all AI execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : Value Field _{SE}		Sign-extended value field of instruction word
	(D) : Value Field _{SE}		Sign–extended value field of instruction word
	(A) : RR		Contents of private mem- ory register R. Value field will be added to this quantity
	(P) : Program address		Next instruction in sequence
	Enable signal (S/SXAPD)	$(S/SXAPD) = FAADD PRE/34 + \dots$	Preset adder for A + D
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FAS10 PRE/34 + \dots$ $FAS10 = FAARITH + \dots$ $R/MRQ = \dots$	Core memory request for next instruction in sequence
	Set flip-flop RW	S/RW = FAS11 PRE/34 NOL1 + FAS11 = FAARITH + R/RW =	Prepare to write result in- to private memory register R
рні	One clock long		
T5L	(A0-A31) + (D0-D31) (S0-S31) (RW0-RW31)	Adder logic set at last PREP clock RWXS/O-RWXS/3 = RW + RW = Set at last PREP clock	Store result (sum) in private memory register R
	1		Mnemonic: AI (20, A0)

Table 3-45. Add Immediate Sequence

Table 3-45.	Add Immediate Sequence	(Cont.))
-------------	------------------------	---------	---

Phase	Function Performed		S	ignals Involved	Comments
PH1 T5L (Cont.)	Set flip-flop CC1 if end carry from result	S/CC1 CC1XK00 R/CC1	= =	K00 CC1XK00 + FAARITH PH1 + CC1XK00 +	K00 is end carry from the addition
	Set flip-flop CC2 if arithmetic overflow	S/CC2 PROBOVER R/CC2	=	(SOO ⊕ SO) PROBOVER + FAARITH PH1 + PROBOVER +	Arithmetic overflow occurs when two numbers of like sign are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND	s/overind r/overind		PROBOVER + CLEAR	Setting OVERIND enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC3 if result of addition is positive and nonzero; otherwise reset CC3	S/CC3 SGTZ	=	SGTZ TESTS + (S0 + S1 + + S31) NS0 +	
	Set flip-flop CC4 if result of	TESTS R/CC3 S/CC4	=	FAS11 PH1 + TESTS + SO TESTS +	
•	addition is negative; otherwise reset CC4	R/CC4	=	TESTS +	
	Enable clock T11	NT5EN RW NT8EN SXADD/1	= =	RW + Set at last PREP clock SXADD/1 RW + GXAD +	Clock T11 is enabled by disabling clocks T5 and T8
		GXAD	-	Set at last PREP clock	Flip-flop GXAD is part of the adder logic
	Branch to PH10	BRPH10	=	FAS10 PH1 +	
	Set flip-flop DRQ	S/DRQ R/DRQ	=	BRPH10 +	Inhibits transmission of another clock until data release signal is received from core memory
PH10 DR	ENDE functions	See table 3-1	8		
	L			······································	Mnemonic: AI (20, A0)

ADD HALFWORD (AH; 50, D0) AND SUBTRACT HALF-WORD (SH; 58, D8). The AH and SH instructions add or subtract the sign-extended effective halfword from the contents of private memory register R and load the result back into private memory register R. <u>General</u>. The sign of the effective halfword is extended 16 bit positions to the left to produce a 32-bit quantity. Sign extension occurs during the PREP phases. The actual addition or subtraction of the sign-extended halfword is performed during AH or SH execution phases. Implementation of the two instructions is identical except for the arithmetic operation involved.

Condition Codes. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during addition or subtraction. Flipflop CC1 is set if there is a carry from bit position zero. <u>Trap Conditions</u>. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Halfword and Subtract Halfword Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for halfword instructions, paragraph 3-59. Table 3-46 lists the detailed logic sequence during all AH and SH execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP</u> : (C) : EH, sign-extended (D) : EH, sign-extended (A) : RR (P) : Program address		Effective halfword with sign-extended 16 bit positions to the left Contents of private mem- ory register R. Sign- extended effective half- word will be added to this quantity Next instruction in sequence
	If AH, enable signal (S/SXAPD)	(S/SXAPD) = FAADD PRE/34 +	Preset adder for A + D S in PH1
	If SH, enable signal (S/SXAMD)	(S/SXAMD) = FASUB PRE/34 +	Preset adder for A - D
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FAS10 PRE/34 + FAS10 = FAARITH + R/MRQ =	Core memory request for next instruction in sequence
	Set flip-flop RW	S/RW = FAS11 PRE/34 NOL1 + FAS11 = FAARITH + R/RW =	Prepare to write result into private memory register R
PH1	One clock long If AH, (A0-A31) + (D0-D31) 	Adder logic set at last PREP clock	Add sign-extended effec- tive halfword and contents of register R and gate result to sum bus
	If SH, (A0-A31) - (D0-D31) → (S0-S31)	Adder logic set at last PREP clock	Subtract sign-extended effective halfword from contents of register R and gate result to sum bus
			Mnemonic: AH (50, D0) SH (58, D8)

Table 3-46. AH and SH Sequence

Table 3-46.	AH and SH	Sequence	(Cont.)
		•	· ·

Phase	Function Performed	Signals Involved	Comments
PH1 (Cont.)	(SO-S31) —— (RWO-RW31)	RWXS/0-RWXS/3 = RW + RW = Set at last PREP clock	Store result in private memory register R
	Set flip-flop CC1 if end carry from result	S/CC1 = K00 CC1XK00 + CC1XK00 = FAARITH PH1 + R/CC1 = CC1XK00 +	K00 is end carry from addition or end borrow from subtraction
	Set flip-flop CC2 if arithmetic overflow	$S/CC2 = (S00 \oplus S0) PROBOVER +$ PROBOVER = FAARITH PH1 + R/CC2 = PROBOVER +	Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND	S/OVERIND/1 = PROBOVER + R/OVERIND/1 = CLEAR	Setting OVERIND/1 enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + SGTZ = (S0 + S1 + + S31) NS0 + TESTS = FAS11 PH1 + R/CC3 = TESTS +	
	Set flip-flop CC4 if result is negative; otherwise reset CC4	S/CC4 = S0 TESTS + R/CC4 = TESTS +	
	Enable clock T11	NT5EN = RW + RW = Set at last PREP clock NT8EN = SXADD/1 RW + SXADD/1 = GXAD + GXNAD +	Clock T11 is enabled by disabling clocks T5 and T8
		GXAD = Set at last PREP clock if AH	Flip-flop GXAD is part of adder logic
		GXAND = Set at last PREP clock if SH	Flip-flop GXNAD is part of adder logic
	Branch to PH10	BRPH10 = FAS10 PH1 +	
	Set flip-flop DRQ	S/DRQ = BRPH10 + R/DRQ =	Inhibits transmission of another clock until data release signal received from core memory
PH10	ENDE functions	See table 3–18	
DR	1		Mnemonic: AH (50, D0) SH (58, D8)

3-277

ADD WORD (AW; 30, B0) AND SUBTRACT WORD (SW; 38, B8). The AW and SW instructions add or subtract the effective word from the contents of private memory register R and load the result back into private memory register R.

<u>General</u>. The implementation of AW and SW is identical except for the arithmetic operation involved.

<u>Condition Codes</u>. If the result in the R-register is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if fixed-point overflow occurs during addition or subtraction. Flip-flop CC1 is set if there is a carry from bit position zero.

<u>Trap Conditions</u>. A trap to memory location X'43' occurs if there is fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory register R remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Word and Subtract Word Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for word instructions, paragraph 3–59. Table 3–47 lists the detailed logic sequence during all AW and SW execution phases.

Table 3-47. AW and SW Sequence

Phase	Function Performed	Signals Involved	Comments	
PREP	<u>At end of PRE</u> P: (C) : EW		Effective word	
	(D) : EW		Effective word	
	(A) : RR		Contents of private mem- ory register R. Effective word will be added to this quantity	
	(P) : Program address		Next instruction in sequence	
	If AW, enable signal (S/SXAPD)	$(S/SXAPD) = FAADD PRE/34 + \dots$	Preset adder for A + D S in PH1	
	If SW, enable signal (S/SXAMD)	(S/SXAMD) = FASUB PRE/34 +	Preset adder for A – D ————————————————————————————————————	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FAS10 PRE/34 + FAS10 = FAARITH + R/MRQ =	Core memory request for next instruction in sequence	
	Set flip-flop RW	S/RW = FAS11 PRE/34 NOL1 + FAS11 = FAARITH + R/RW =	Prepare to write result into private memory register R	
PH1	One clock long			
	If AW, (A0-A31) + (D0-D31) (S0-S31)	Adder logic set at last PREP clock	Add effective word to contents of register R and gate results to sum bus	
			Mnemonic: AW (30, B0) SW (38, B8)	

.

Table 3-47.	AW and	SW Sequence	(Cont.)
-------------	--------	-------------	---------

Phase	Function Performed	Signals Involved	Comments
PH1 (Cont.)	If SW, (A0-A31) - (D0-D31)	Adder logic set at last PREP clock	Subtract effective word from contents of register R and gate results to sum bus
	(S0-S31) — (RW0-RW31)	$RWXS/O-RWXS/3 = RW + \dots$	Store result in private memory register R
	Set flip-flop CC1 if end carry from result	S/CC1 = K00 CC1XK00 + CC1XK00 = FAARITH PH1 + R/CC1 = CC1XK00 +	K00 is end carry from addition or end borrow from subtraction
	Set flip-flop CC2 if arithmetic overflow	$S/CC2 = (S00 \oplus S0) PROBOVER +$ PROBOVER = FAARITH PH1 + R/CC2 = PROBOVER +	Arithmetic overflow occurs when two numbers of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND	S/OVERIND/1 = PROBOVER + R/OVERIND/1 = CLEAR	Setting OVERIND/1 enables trap if overflow, and mask bit is equal to a one. Trap is set during ENDE
	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	S/CC3 = SGTZ TESTS + SGTZ = (S0 + S1 + + S31) NS0 + TESTS = FAS11 PH1 + R/CC3 = TESTS +	
	Set flip-flop CC4 if result is negative; otherwise reset CC4	S/CC4 = SO TESTS + R/CC4 = TESTS +	
	Enable clock T11	NT5EN = RW + RW = Set at last PREP clock NT8EN = SXADD/1 RW + SXADD/1 = GXAD + GXNAD +	Clock T11 is enabled by disabling clocks T5 and T8
		GXAD = Set at last PREP clock if AW	Flip-flop GXAD is part of adder logic
		GXNAD = Set at last PREP clock if SW	Flip-flop GXNAD is part of adder logic
	Branch to PH10 Set flip-flop DRQ	BRPH10 = FAS10 PH1 + S/DRQ = BRPH10 + R/DRQ =	Inhibits transmission of another clock until data release signal received from core memory
PH10 DR	ENDE functions	See table 3–18	

ADD DOUBLEWORD (AD; 10, 90) AND SUBTRACT

DOUBLEWORD (SD; 18, 98). The AD and SD instructions add or subtract the effective doubleword from the contents of private memory registers R and Ru1, treated as a doubleword value, and load the result back into private memory registers R and Ru1. The R field of the instruction word must specify an even private memory register for a correct result.

<u>General</u>. The implementation of AD and SD is identical except for the arithmetic operation involved.

<u>Condition Codes</u>. If the result in the private memory registers is zero, the condition codes are set to XX00. If the result is nonzero and positive, the condition codes are set to XX10. A negative result produces condition code settings of XX01. Flip-flop CC2 is set if there is fixedpoint overflow during the addition or subtraction. Flip-flop CC1 is set if there is a carry from bit position zero.

<u>Irap Conditions</u>. A trap to memory location X'43' occurs if there is a fixed-point overflow and the fixed-point arithmetic mask bit is a one. The result in private memory remains unchanged. If overflow occurs and the mask bit is a zero, the next instruction in sequence is executed.

Add Doubleword and Subtract Doubleword Phase Sequences. Preparation phases for the two instructions are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-143 shows the simplified phase sequence for the two instructions during execution, and table 3-48 lists the detailed logic sequence during all AD and SD execution phases.




Figure 3-143. Add Doubleword and Subtract Doubleword Instruction, Phase Diagram

(D) : ED _{LSH} (A) : RRul (A) : RRul (C) - ED _{LSH} (C) - ED _{LSH} (C) - ED _{LSH} (C) - ED _{LSH} (C) - ED _{LSH}	nificant half of a doubleword nificant half of a doubleword of private mem- ter Rul. This is
(D) : ED _{LSH} (A) : RRu1 Contents	e doubleword nificant half of e doubleword of private mem- ter Ru1. This is
(A) : RRul Contents	e doubleword of private mem- ter Rul. This is
	ter Rul. This is
the least	significant word nd stored in nemory
	of most significant effective double-
(B) : Program address Address tion in se	of next instruc- equence
If AD, enable signal (S/SXAPD) (S/SXAPD) = FAADD PRE/34 + Preset ac	lder for A + D in PH1
If SD, enable signal (S/SXAMD) (S/SXAMD) = FASUB PRE/34 + Preset ac	lder for A – D in PH1
	mory request for hificant word of
$(S/MRQ/3) = FADW/1 PRE/34 + \dots$ doublework	ord. Flip-flop on next clock
FADW/1 = OU1 FAS11	
$FAS11 = FAARITH + \dots$	
$R/MRQ = \dots$	
	delay setting
R/NMRQP1 =	UKQ
	to write least int word of result
	ate memory
	one on private
(S/LR31) = FADW/1 NANLZ PRE3 + during P	address line LR31 H1 to select nemory register
$R/NLR31F = \dots Ru1$	
Mnemon	ic: AD (10, 90) SD (18, 98)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence

Table 3-48.	Add Doubleword and	Subtract Doubleword	Sequence ((Cont.))
-------------	--------------------	---------------------	------------	---------	---

Phase	Function Performed	Signals Involved	Comments
PH1	One clock long		
TIIL	If AD, (A0-A31) + (D0-D31)	Adder logic set at last PREP clock	Add least significant word of effective doubleword to least significant word of private memory double word, and gate result to sum bus
	If SD, (A0-A31) - (D0-D31)	Adder logic set at last PREP clock	Subtract least significant word of effective double- word from least signifi- cant word of private memory doubleword, and gate result to sum bus
	(S0-S31) (RW0-RW31)	$RWXS/0-RWXS/3 = RW + \dots$	
		RW = Set at last PREP clock	Store least significant word of result in private memory register Rul
	Reset flip-flop NSXBF	S/NSXBF = N(S/SXB)	Preset logic for B
		(\$/\$XB) = FADW/1 PH1 +	in PH2
		R/NSXBF =	
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR)	Preset logic for transfer-
		(S/AXRR) = FADW/1 PH1 +	ring most significant wor of private memory doubl
		$R/NAXRR = \dots$	word to A-register in PH
	Set flip-flop SW0 if (S0-S31)	S/SW0 = NS0031Z (S/SW0/NZ) +	
	is nonzero	NS0031Z = (S0 + S1 + + S31)	PH4. CC1 through CC4 may be set in this phase,
		$(S/SW0/NZ) = K00HOLD + \dots$	but action is meaningles since they are also set in
		$K00HOLD = FADW/1 PH1 + \dots$	PH4
		R/SW0 =	
	Set flip-flop FL3 if end carry	S/FL3 = K00 K00HOLD +	K00 is end carry or end borrow from adding or
		R/FL3 =	subtracting the least sig- nificant words of the two operands. Flip-flop NK will be reset in PH2 if end carry exists
	Enable clock T11	NT5EN = RW +	Clock T11 is enabled by
		RW = Set at last PREP clock	disabling clocks T5 and T8
	L		Mnemonic: AD (10, 90)

SD (18, 98)

Phase	Function Performed			Signals Involved	Comments
PH1		NT8EN	=	SXADD/1 RW +	
TIIL (Cont.)		SXADD/1 GXAD	=	GXAD + GXNAD + Set at last PREP clock if AD	Flip-flop GXAD is part of adder logic
		GXNAD	=	Set at last PREP clock if SD	Flip-flop GXNAD is par of adder logic
	Set flip-flop DRQ	S/DRQ R/DRQ	=	MRQP1 +	MRQP1 was set on previ- ous clock. DRQ inhibits transmission of another clock until data release signal received from core memory
PH2	One clock long				
DR	(B0-B31)	SXB SXBF	=	NDIS SXBF + Set at PH1 clock	Transfer program address to P-register
	(MB0-MB31)	СХМВ DXC	8	DG = /DG/ FADW/1 PH2 +	Transfer most significant word of effective double word to D–register
·	(RRO-RR31) - / (AO-A31)	AXRR	=	Set at PH1 clock	Transfer most significant word of private memory doubleword to A-register
	If AD, enable signal (S/SXAPD)	(S/SXAPD)	=	FAADD PH2 +	Preset adder for A + D
	If SD, enable signal (S/SXAMD)	(S/SXAMD)	=	FASUB PH2 +	Preset adder for A – D ———————————————————————————————————
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ		(S/MRQ/3) + FADW/1 PH2 + 	Core memory request for next instruction in sequence
	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	=	N(S/MRQ/3) +	Used to delay setting flip-flop DRQ
	Set flip-flop RW	S∕R₩	=	FAS11 PH2 NOL1 +	Prepare to write most sig nificant word of result
		R∕RW	=		into private memory register R
	Reset flip-flop NK31 if there was end carry in PH2	S/NK31	=	N(S/K31) N(S/SXAMD/1) + N(S/K31/1)	Provides carry to most significant word addition in PH3
	k an ang ang ang ang ang ang ang ang ang a	J			Mnemonic: AD (10, 90) SD (18, 98)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH2		(S/K31) = FADW/1 PH2 +	
DR (Cont.)		(S/K31/1) = K00 (S/K31/3) + +	
		(\$/K31/3) = N(FADW/1 PH2 NFL3)	
		R/NK31 =	
РН3	One clock long		
TIIL	If AD, (A0-A31) + (D0-D31)	Adder logic set at PH1 clock	Add most significant wo of effective doubleword to most significant word of private memory doubl word, and gate result to sum bus. Carry to least significant bit is presen if flip-flop NK31 was reset in PH2
	If SD, (A0-A31) - (D0-D31) (S0-S31)	Adder logic set at PH1 clock	Subtract most significar word of effective doubl word from most signifi- cant word of private memory doubleword, ar gate result to sum bus. Borrow from least signif cant bit is present if flip-flop NK31 was resu in PH2
	(S0-S31) (RW0-RW31)	RWXS/0-RWXS/3 = RW + RW = Set at PH2 clock	Store most significant word of result in privat memory register R
	Set flip-flop CC1 if end carry from result	S/CC1 = K00 CC1XK00 + CC1XK00 = FAARITH PH3 + R/CC1 = CC1XK00 +	K00 is end carry from addition
	Set flip-flop CC2 if arithmetic overflow	$S/CC2 = (S00 + S0) PROBOVER + \dots$	Arithmetic overflow occurs when two numbe
		$PROBOVER = FAARITH PH3 + \dots$ $R/CC2 = PROBOVER + \dots$	of like signs are added and their sum cannot be held in 32 bits
	Set flip-flop OVERIND/1	S/OVERIND/1 = PROBOVER +	Setting OVERIND/1 enables trap if overflow
		R/OVERIND/1 = CLEAR	and mask bit is equal to a one. Trap is set dur- ing ENDE
	₩,		Mnemonic: AD (10, 90 SD (18, 98

•

Table 3-48.	Add Doubleword and Subtract Doubleword Sequence (Cont.)
-------------	---

(Continued)

.

Phase	Function Performed	Signals Involved			Comments
PH3 T11L (Cont.)	Set flip-flop CC3 if result is positive and nonzero; otherwise reset CC3	S/CC3 SGTZ	-	SGTZ TESTS + (S0 + S1 + + S31) NS0 +	
		TESTS R/CC3	=	FAS11 PH3 + TESTS +	
	Set flip-flop CC4 is result is negative; otherwise reset CC4	S/CC4	=	SO TESTS +	
		R/CC4	=	TESTS +	
	Enable clock T11	NT5EN	=	RW +	Clock T11 is enabled by disabling clocks T5 and T8
		RW	=	Set at PH2 clock	
		NT8EN	=	SXADD/1 RW +	
		SXADD/1	=	GXAD + GXNAD +	
		GXAD	=	Set at PH2 clock if AD	Flip-flop GXAD is part of adder logic
		GXNAD	=	Set at PH2 clock if SD	Flip-flop GXNAD is part of adder logic
	Branch to PH10	BRPH10	=	FADW/1 PH3 +	
	Set flip-flop DRQ	S/DRQ	=	BRPH10 + MRQP1 +	Inhibits transmission of another clock until data release signal received from core memory
		R/DRQ	=		
PH10 DR	ENDE functions	See table 3-	- 18		
	L	L			Mnemonic: AD (10, 90) SD (18, 98)

Table 3-48. Add Doubleword and Subtract Doubleword Sequence (Cont.)

3-67 Family of Multiply Instructions (FAMUL)

<u>GENERAL</u>. Multiplication in the Sigma 5 computer is done with the Multiply Immediate, Multiply Halfword, and Multiply Word instructions. The multiplicand is located either in a specified memory location or, in the case of the Multiply Immediate instruction, in bits 12 through 31 of the instruction word. The multiplier is located in a specified private memory register. The product is stored in private memory.

The Sigma 5 computer uses the bit-pair method of multiplication, in which the multiplier is examined two bits at a time and one addition or one subtraction is performed for that bit pair. With each addition or subtraction the partial product is shifted two bit positions to the right. An example of bit-pair multiplication is shown in figure 3-144.

There are four possible states for one bit pair: 00, 01, 10, and 11. Multiplying by the first three types of bit pairs is done by normal shift and add operations. Multiplying by bit pair 00 is done by adding zeros to the partial product; multiplying by bit pairs 01 and 10 is done by adding the multiplicand or two times the multiplicand, respectively, to the partial product. Multiplying by bit pair 11 is a special case. Multiplication by 3 cannot be represented by a multiple of 2; therefore, simply shifting the multiplicand and adding is not possible in this case. To multiply by this bit pair, 1 times the multiplicand is subtracted from the partial product during one iteration, and 4 times the multiplicand is added to the partial product during the next iteration. Adding 4 times the multiplicand is accomplished by adding 1 to the next higher bit pair at the time that bit pair is under examination. The next bit pair becomes 01 if it was 00, 10 if it was 01, 11 if it was 10, or 00 with a 1 to be added to the next bit pair if it was 11. The two multiplier bits to be examined are in bits 30 and 31 of the B-register, and a 1, or carry, to the next higher bit pair is saved in flip-flop BC31 until that bit pair comes under examination.

Table 3-49 shows all possible combinations of bit pairs and carries, the weight of each bit pair with its carry, and the manner in which each weight is implemented. During the multiplication iterations, the multiplicand is in the C- and D-registers, and the partial product is in the A- and B-registers, with the most significant half in the A-register. When zeros are to be added to the partial product, the contents of the A-register are simply placed on the sum bus and shifted right two bit positions into the A- and B-registers. When 1 times the multiplicand is to be added to the partial product, the contents of the Aand D-registers are added together. When 2 times the multiplicand is to be added, the multiplicand is shifted left one bit position in the C-register and placed in the D-register before adding to the partial product. When -1 times the multiplicand is to be added, the two's complement of the multiplicand in the D-register is added to the partial product in the A-register. The shift and add operations take place 16 times in the case of immediate and word operation (32-bit multiplier) and 8 times in the case of halfword operation (16-bit multiplier). These iterations are brought about by 16 or 8 repetitions of phase 6 of the instruction. The number of iterations is controlled by counting the macro-counter down from 16 or 8 to zero.

A multiply instruction may be interrupted for input/output operation during any one of the iteration phases up to the last four iterations. If such an interrupt takes place, the adder output is shifted right two bit positions into the A-register, but the B-register remains stationary. In order to save the two least significant bits from the adder, which would normally be shifted into the B-register, these bits are clocked into flip-flops FL1 and FL2. When the I/O operation is complete, the outputs of FL1 and FL2 are clocked into B0 and B1, where these bits would have been if the interrupt had not occurred.

MULTIPLY IMMEDIATE (MI; 23) AND MULTIPLY WORD (MW; 37, 77). The MI and MW instructions are identical except for the preparation phases, and will therefore be discussed as one instruction. The MI instruction uses as the multiplicand the value in bits 12 through 31 of the instruction word, treated as a 20-bit integer with the sign extended left to bit 0. The MW instruction takes the multiplicand from the core memory location specified by the reference address field of the instruction word. In both cases the multiplier is taken from the private memory register specified by the R field of the instruction word plus 1 if the R field is even, or from the register specified by the R field if the R field contains an odd number. If the R field contains an even number, the 32 high-order bits of the product are loaded into register R and the 32 low-order bits are loaded into register R plus 1. If the R field contains an odd number, the 32 low-order bits of the product are loaded into register R, and a 64bit product cannot be generated. Condition code bit 4 is set if the product is negative, CC3 is set if the product is positive, and CC2 is set if the product is not correctly representable in register Rul alone.




Figure 3-144. Bit-Pair Multiplication

B 30	B31	BC31	Weight		entation eight	Operation						
0	0	0	0	0			2C- / ►D			s/A		BX1/4 -∕-►B
0	0	1	1	1		C ∕≁ D		S∕A+D ──► S				BX1/4 -∕-►B
0	1	0	1	1		C ./► D		S∕A+D ──►S				BX1/4 -∕-►B
0	1	1	2	2			2C / − D	S∕A+D ────S				BX 1/4
1	0	0	2	2			2C-/-D	S∕A+D ──► S				BX1/4 -≁-►B
1	0	1	3	-1	+4	C- /→ D			S∕A-D ───S		1 -/- BC31	BX1/4 -≁B
1	1	0	3	-1	+4	C ∕ D			S/A-D		1 -/- BC31	BX1/4 -∕-►B
1	1	1	4	0	+4		2C -/- D			S∕A ── S	1 -/ BC31	BX1/4 -∕- B

Table 3-49. Bit Weights and Operations for Bit-Pair Multiplication

Preparation phases for the MI instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59; preparation phases for the MW instruction are the same as the general PREP phases for word instructions. Figure 3-145 shows the simplified phase sequence for the MI and MW instructions. Table 3-50 lists the logic sequence during all the execution phases of these instructions.

MULTIPLY HALFWORD (MH; 57, D7). The MH instruction multiplies the effective halfword by bits 16 through 31 of the contents of the private memory register specified in the R field of the instruction. The product is stored in the private memory register specified by the R field plus 1 if the R field is even or in the register specified by the R field if the R field is odd. Condition code flip-flop CC4 is set if the result is negative; flip-flop CC3 is set if the result is positive.

Preparation phases for the MH instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-146 shows the simplified phase sequence for the MH instructions. Table 3-51 lists the logic sequence during all the execution phases of the instruction.




Figure 3–145. Multiply Immediate and Multiply Word Instructions, Phase Sequence Diagram

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP</u> : (C): Multiplicand (sign padded if MI) (D): Multiplicand (sign padded		
	if MI)		
	(P): Program address		
	(B): Program address		
	(A): Multiplier (RRu1)		
	(MC): 16		
	(CC2): 0		
	Enable signal (S/SXA)	(S/SXA) = FAMUL PRE/34 +	
		FAMUL = OU3 OL7 + OU2 OL3	
	Branch to PH3	BRPH3 = FAMDS NBRPH5 NANLZ PRE/34 +	
		FAMDS = FAMULNH +	
		FAMULNH = OU3 OL7 + OU2 OL3	
PH3 [,]	One clock long	-	
T5L	(A0-A31)	Adder preset at last PREP clock	Transfer multiplier to
	(SO-S31) / - (BO-B31)	BXS = FAMUL PH3 +	B-register
	Branch to PH6	BRPH6 = FAMULNH PH3 +	
PH6	One clock long		
T5L	Iteration phase — repeated until MC = 0		
	Enable signal MIT	MIT = FAMUL PH6	Control signal to handle direct logic
	Enable signal MIT/1	MIT/1 = FAMUL NIOEN (PH6 + S/PH6/IO)	Control signal to handle preset logic. S/PH6/IO is true when returning from I/O operation
L			Mnemonic: MI(23), MW (37, 77)

Table 3–50. Multiply Immediate and Multiply Word Sequence

Phase	Function Performed		Signals Involved	Comments
PH6 T5L (Cont)	Preset logic for register control:	See table 3-15		
(Cont)	Reset input for D-register flip-flops	DX	= MIT/1 + DXC +	To place zeros in D– register when trans– ferring data into register and previous bit content was 1
	(C0-C31) -/ (D0-D31)	DXC	= MIT∕1 (B31 ⊕ BC31) +	Multiplicand into D–register
	2(C0-C31) - / -= (D0-D31)	DXCLI	= MIT/1 NDXC	Prepare to add 2 times the multiplicand to partial product (insig- nificant when (S/SXA/1) is true)
	(A0-A31) + (D0-D31) 	(S/SXAPD)	= MIT/1 N(S/AXAMD/1) N(S/SXA/1) +	Add adjusted multipli- cand to partial product
	(A0-A31) - (D0-D31) 	(S/SXAMD/1)	= MIT/1 B30 (B31 ⊕ BC31) +	Add two's complement of multiplicand to partial product
	(A0-A31) (S0-S31)	(S/SXA/1)	= MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)	Add zeros to partial product
	Set flip-flop BC31	(S/BC31)	= (S/SXAMD/1)	Carry 1 to next higher bit pair
		(R/BC31)	= MIT/1 NB30 + CLEAR	
	Set flip-flop BO	S/BO S30/1 =	= BXBR2 S30/1 + B0001EN/1 S30	Shift partial product right two bit positions into B–register, Bits
			+ (S/PH6/IO) FL1	are in FL1 and FL2 if
	Set flip-flop B1	S/B1 S31/1 =	= BXBR2 S31/1 + B0001EN/1 S31 + (S/PH6/IO) FL2	returning from I/O operation
	(B00-B29) - / - (B02-B31)	BXBR2	= MIT/1 +	
	Direct logic for register control:			
	5000 / - A0			
	S00 -/ A1 (S00-S29) -/ (A02-A31)	AXSR2	= MIT +	Shift partial product right two bit positions into A- register
	\$30 / → FL1	S/FL1 R/FL1	= S30 MIT + = MIT + CLEAR	Two-bit extension of A- register for I/O operation
		(VIE)		
				Mnemonic: MI(23), MW(37, 77)

T.L. 2.50	Marketin I. Territorial and a state of the state of the	(c
lable 3-30.	Multiply Immediate and Multiply Word Sequence	(Cont.)

Phase	Function Performed		Signals Involved	Comments
РН6	S31- /- FL2	S/FL2	= S31 MIT +	
T5L (Cont.)		R/FL2	= MIT + CLEAR	
	General control functions:			
	MC - 1 -/ -> MC	MCDC7	= MIT/1 +	Decrement macro-counter 16 times to provide required number of iter- ations
	Sustain PH6 until MC = 0	BRPH6	= FAMDS PH6 NMCZ NBRPH10 NFSHEX +	
	On the next to last clock:			
	B30∕►B3031 if MC = 1	S/B3031	= B30 MIT (MC = 1)	Extend multiplier sign bit two bit positions to the left on next to final clock. Bit 28 and 29 are 0 at this time and will not interfere
	Final clock:			
	Enable signal (S/SXAMD/1) if negative multiplier and BC31 = 0	(S/SXAMD/1)	= MIT/1 B30 (B31 ⊕ BC31) +	Sets up sign iteration logic. If positive multi- plier, BC31 cannot be 1
	Enable signal (S/SXA/1) if positive multiplier and BC31 = 0 or negative multiplier and BC31 = 1	(S/SXA/1)	= MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)	because there can be no carry from the previous bit pair, containing the sign bit, if the sign bit is 0
	Set flip-flop RW	S/RW	= (S/RW)	Prepare to write into
		(S/RW)	= MIT MCZ +	private memory
	Set flin flen MBO	R/RW S/MRQ	= = (S/MRQ/1) +	
	Set flip-flop MRQ	(S/MRQ/1)	= FAMDS PH6 NBRPH6 NIOEN	Request for core memory cycle to read next instruction
		R/MRQ	=	
	I/O service call:			
	Enable signal IOEN6	IOEN6	= FAMDS PH6 NFPRR NFSHEX IOEN6/1 +	Enable I/O service call if MC \geq 0
		IOEN6/1	= MC0005Z +	
	Inhibit PH6	S/PH6	= BRPH6 NCLEAR NIOEN	Proceed to I/O phases
		R/PH6	=	
				Mnemonic: MI(23), MW(37, 77)

Table 3–50. Multiply Immediate and Multiply Word Sequence (Cont.)


Phase	Function Performed	Signals Involved	Comments
PH6 T5L (Cont.)	Inhibit I/O from performing C	DXC = IOPH1 SW13 NBXBR2 +	This input to DXC is low at this time
	FL1 — / 🖚 BO	S/BO = BXBR2 S30/1 +	Last two partial product
	FL2 - / -> B1	S30/1 = (S/PH6/IO) FL1 +	bits stored in FL1 and FL2 during I/O operation
		S/B1 = BXBR2 S31/1 +	
		S31/1 = (S/PH6/IO) FL2 +	
PH7	One clock long		
T5L	(A0-A31) → (S0-S31) or (A0-A31) - (D0-D31) → (S0-S31)	Logic preset in PH6	Store 32 high–order bits of product in private memory register R
	(SO-S31)	RWXS = RW	
	(S0-S31) -/ - (A0-A31)	AXS = FAMULNH PH7 +	Place final product in A-register for magnitude test
	Enable signal (S/SXA) if B0 = 0	(S/SXA) = FAMULNH PH7 NBO +	Preset for A-register contents on sum bus for magnitude test in PH9
	Enable signal (S/SXNA) if B0 = 1	(S/SXNA) = FAMULNH PH7 B0 +	Preset for one's comple- ment of A-register con- tents on sum bus for magnitude test in PH9
	Enable signal TESTS	TESTS = FAMULNH PH7	Enable S-register test to set condition code
	Set flip-flop CC3 if $S0 = 0$	S/CC3 = SGTZ TESTS +	S0 = 0 indicates
		SGTZ = N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)	positive product
	Set flip-flop CC4 if $S0 = 0$	S/CC4 = (S/CC4/2) TESTS	
		(S/CC4/2) = S0 NFACOMP	S0 = 1 indicates nega- tive product
			Mnemonic: MI(23),

Table 3–50. Multiply Immediate and Multiply Word Sequence (Cont.)

Mnemonic: MI(23), MW(37, 77)

Table 3–50.	Multiply Immediate	and Multiply Word Sequence (Cont.)	
A CONTRACTOR OF	1		

Phase	Function Performed	Signals Involved	Comments
PH7 T5L (Cont.)	Reset flip-flop NT8L	S/NT8L = N(S/T8L) (S/T8L) = FAMULNH PH7	Set clock T8L for PH9
		R/NT8L =	
	Branch to PH9	BRPH9 = FAMULNH PH7 +	
PH9	One clock long		
T8L	Set flip-flop CC2 if S ≠ 0	S/CC2 = NS0031Z (S/CC2/NZ) + S/CC2/NZ = FAMULNH PH9	S = 0 indicates top 33 product bits are not the same, therefore result is not correctly represent- able in register Ru1 alone
	Set flip-flop RW	S/RW = (S/RW) (S/RW) = FAMDS PH9 + R/RW =	Prepare to write into private memory
	Set flip-flop LR31	(S/LR31) = FAMULNH PH9 +	Set least significant bit of private memory address lines to access register Ru1
	Enable signal (S/SXB)	(S/SXB) = FAMULNH PH9 +	Preset for B
	Set flip-flop DRQ	S/DRQ = (S/DRQ) (S/DRQ/2) = PH9 + R/DRQ =	Data request, inhibiting transmission of another clock until data release received from memory
рн10	One clock long		
T5L	(B0-B31)► (S0-S31)	Logic preset in PH9	Place least significant 32 product bits on sum bus
	(SO-S31) - / - (RWO-RW31)	RWXS = RW	Write least significant 32 product bits in register Ru
	ENDE functions		L. L
<u> </u>		L	Mnemonic: MI(23), MW(37, 77)





Phase	Function Performed	Signals Involved	Comments	
PREP	At end of PREP:			
	(C) : Multiplicand			
	(D) : Multiplicand			
	(P) : Program address			
	(B) : Program address			
	(A) : Multiplier (RR)			
	(MC): 8			
	(R) : Rul			
	Enable signal (S/SXA)	(S/SXA) = FAMUL PRE/34 +		
	Branch to PH3	BRPH3 = FAMDS NBRPH5 NANLZ PRE/34 +		
рнз	One clock long			
T5L	(A0-A31) ——— (S0-S31)	Adder preset at last PREP clock	Transfer multiplier to	
	(SO-S31) - / - (BO-B31)	BXS = FAMUL PH3 +	B-register	
	Right cycle D-register 1 byte if P32 = 1	$DXDR8 = FUMH PH3 P32 + \dots$ $FUMH = OU5 OL7$	First half of up alignment of halfword to bits 0 through 15. P32 = 1 indi-	
	0 / (D16-D23)	DXDR8/2 = DXDR8 NFUMH (10W)	cates that the least signif- icant halfword will be used as the multiplicand	
PH4	One clock long			
T5L	Right cycle D-register 1 byte if P32 = 1	DXDR8 = FUMH P32 (PH4 +) +	Multiplicand is now in most significant 32 bits of D-register	
	0 - / - (D 16-D23)	DXDR8/2 = DXDR8 NFUMH	NFUMH is false at this time. DXDR8/2 shifts data into bits 16 through 23 of D-register	

Table 3–51.	Multiply	Halfword Sequence	

Mnemonic: MH(57, D7)

Phase	Function Performed	Signals Involved	Comments
PH4 T5L (Cont.)	0 - / - (D16-D31) if P32 = 0	DX/2 = FUMH PH4 + DX/3 = FUMH PH4 +	DX/2 clears bits 16 through 23 of D-register. DX/3 clears bits 17 through 31 of D-register. If P32 = 0, halfword to be multiplied is in most significant half of original multiplicand
	0 - / (B8-B15)	BX/1 = BX/4 + BX/4 = FUMH PH4 +	BX/1 clears bits 8 through 15 of B-register so that when MC = 1 in PH6, B28 and B29 will be clear for sign extension
	Enable signal (S/SXD)	(\$/\$XD) = FUMH PH4 +	Preset adder for D // > S in PH5
	Reset flip-flop NCXS	S/NCXS = N(S/CXS) (S/CXS) = FUMH PH4 + R/NCXS =	Preset for S / C in PH5
PH5	One clock long		
T5L	(D0-D31)	Logic preset in PH4 Logic preset in PH4	Transfer aligned multipli- cand to C-register
PH6	One clock long		
T5L	Iteration phase — repeated until MC = 0		
	Enable signal MIT	MIT = FAMUL PH6	Control signal to handle direct logic
	Enable signal MIT/1	MIT/1 = FAMUL NIOEN (PH6 + S/PH6/IO)	Control signal to handle preset logic. S/PH6/IO is true when returning from I/O operation
	Preset logic for register control:	See table 3-49	
	Reset input for D-register flip-flops	DX = MIT/1 + DXC +	To place zeros in D- register when transferring data into register and previous bit content was 1
<u> </u>		l	Mnemonic: MH(57, D7)

Table 3-51.	Multiply	Halfword	Sequence	(Cont.)
-------------	----------	----------	----------	---------

Table 3–51.	Multiply	Halfword	Sequence	(Cont.)
-------------	----------	----------	----------	---------

Phase	Function Performed		Signals Involved	Comments
PH6 T5L (Cont.)	(C0-C31) / - (D0-D31)	DXC	= MIT/1 (D31 ⊕ BC31) +	Multiplicand into D-register
	2(C0-C31) / - (D0-D31)	DXCL1	= MIT/1 NDXC	Prepare to add 2 times the multiplicand to partial product (insignificant when (S/SXA/1) is true)
	(A0-A31) + (D0-D31) ──── (S0-S31)	(S/SXAPD)	= MIT/1 N(S/AXAMD/1) N(S/SXA/1) +	Add adjusted multiplicand to partial product
	(A0-A31) - (D0-D31) 	(S/SXAMD/1)	= MIT/1 B30 (B31 ⊕ BC31) +	Add two's complement of multiplicand to partial product
	(A0-A31) (S0-S31)	(S/SXA/1)	= MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)	Add zeros to partial product
	Set flip-flop BC31	S/BC31 (S/BC31) (R/BC31)	= (S/BC31) = (S/SXAMD/1) = MIT/1 NB30 + CLEAR	Carry 1 to next higher bit pair
	Set flip-flop B0	S/BO	= BXBR2 S30/1 +	Shift partial product right
			B0001EN/1 S30 + (S/PH6/IO) FL1	two bit positions into B- register. Bits are in FL1 and FL2 if returning from
	Set flip-flop B1	S/B1	= BXBR2 S31/1 +	I/O operation
			B0001EN/1 S31 + (S/PH6/IO) FL2	
	(B00-B29) -/ (B02-B31)	BXBR2	= MIT/1 +	
	Register control – direct logic:			
	5000 / A 0			
	500 / • A1	AXSR2	= MIT +	Shift partial product right two bit positions
	(S00-S29) / - (A02-A31)			into A-register
	530 -/ -> FL1	S/FL1	= S30 MIT +	Two-bit extension of
		R/FL1	= MIT + CLEAR	A-register for I/O operation
	S31 / - FL2	S/FL2	= \$31 MIT +	
		R/FL2	= MIT + CLEAR	
		I	48.84.95.95	

Mnemonic: MH(57, D7)

Phase	Function Performed		Signals Involved	Comments
PH6 T5L	General control functions:	46067	- MIT /1	
(Cont.)	MC - 1 - / -> MC	MCDC7	= MIT/1 +	Decrement macro-counter 8 times to provide required number of iter- ations
	Sustain PH6 until MC = 0	BRPH6	= FAMDS PH6 NMCZ NBRPH10 NFSHEX +	
	On the next to last clock:			
	B30 - / - B3031 if MC = 1	S/B3031	= B30 MIT (MC = 1)	Extend multiplier sign bit two bit positions to the left on next to final clock. Bit 28 and 29 are are 0 at this time and will not interfere
	Final clock:			
	Enable signal (S/SXAMD/1) if negative multi– plier and BC31 = 0	(S/SXAMD/1)	= MIT/1 B30 (B31 ⊕ BC31) +	Sets up sign iteration logic. If positive multi- plier, BC31 cannot be 1 because there can be no
	Enable signal (S/SXA/1) if positive multiplier and BC31 = 0 or negative multiplier and BC31 = 1	(S/SXA/1)	= MIT/1 (NB30 NB31 NBC31 + B30 B31 BC31)	carry from the previous bit pair, containing the sign bit, if the sign bit is 0
	Set flip-flop RW	S/RW	= (S/RW)	Prepare to write into
		(S/RW)	= MIT MCZ +	private memory
		R/RW	=	
	Set flip-flop MRQ	s/MrQ	= (S/MRQ/1) +	Request for core memory
		(\$/MRQ/1)	= FAMDS PH6 NBRPH6 NIOEN	cycle to read next instruction
		R/MRQ	=	
	Set flip-flop DRQ	s/drq	= (S/DRQ)	Data request inhibiting
		(S/DRQ)	= BRPH10 +	transmission of another clock until data release
		$R/DRQ = \dots$	=	received from memory
	Branch to PH10	BRPHIO	= FUMH PH6 MCZ +	

Table 3-51. Multiply Halfword Sequence (Cont.)

Mnemonic: MH(57, D7)

Table 3–51.	Multiply	Halfword Sequence	(Cont.))

Phase	Function Performed		Signals Involved	Comments			
PH6	I/O service call:						
T5L (Cont.)	Enable signal IOEN6	IOEN6	= FAMDS PH6 NFPRR NFSHEX IOEN6/1 +	Enable I/O service call if MC ≥ 0			
		IOEN6/1	= MC0005Z +				
	Inhibit PH6	S/PH6	= BRPH6 NCLEAR NIOEN	Proceed to I/O phases			
		R/PH6	=				
	Inhibit I/O from perform- ing C - / - D so that MUL instruction can perform C - / - D or 2C - / - D	DXC	= IOPH1 SW13 NBXBR2 +	This input to DXC is low at this time			
	FL1 BO	S/BO	= BXBR2 S30/1 +	Last two partial product			
		S30/1	= (S/PH6/IO) FL1 + '	bits stored in FL1 and FL2 during I/O operation			
	FL2 / B1	S/B1	= BXBR2 S31/1 +				
		S31/1 =	= (S/PH6/IO) FL2 +				
PH10	Sustained until data release						
DR	(A0-A31) (S0-S31)	- (S0-S31) (S/SXA) or (S/SXAMD) preset in PH6					
	or			memory register Rul. R31 set in PRE3. Product bits			
	(A0-A31) - (D0-D31)			shifted into B-register are insignificant			
	(SO-S31)	RWXS	= RW				
	Enable signal TESTS	TESTS	= FUMH ENDE +	Enable S-register test to set condition code			
	Set flip-flop CC3 if S0 = 0	s/cc3	= SGTZ TESTS +	S0 = 0 indicates positive			
		SGTZ =	N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)	product			
	Set flip-flop CC4 if S0 = 1	s/cc4	= (S/CC4/2) TESTS	S0 = 1 indicates negative			
		(S/CC4/	2) = S0 NFACOMP	product			
	ENDE functions						
L		_L		Mnemonic: MH(57, D7)			

3-68 Family of Divide Instructions (FADIV)

<u>GENERAL</u>. Two division instructions are available for the Sigma 5 computer: Divide Halfword (DH) and Divide Word (DW). In both cases the numerator is in private memory and the denominator is in core memory. The quotient is stored in private memory.

Since the logic sequence for the DW instruction with an odd number in the R field is identical to the DH instruction, these two operations are discussed together. The Divide Word instruction with an even R field is discussed separately.

Nonrestoring Division. The Sigma 5 computer uses the nonrestoring division method for the DH and DW instructions. Multiples of the denominator are repeatedly

subtracted from the numerator. The method differs from restoring division in that each subtraction is allowed regardless of whether the residue is positive or negative. If the residue is negative, a zero is placed in the quotient for that order and the next multiple of the denominator is added to, rather than subtracted from, the residue. Every time the residue is positive, a one is added to the appropriate order of the quotient and the next denominator multiple is subtracted. The result is the same as in restoring division. The total of all multiples subtracted minus the total of all multiples added plus the remainder equals the numerator. The zero point (residue = 0) is approached from both sides.

An example of the additions and subtractions used in nonrestoring division is shown in figure 3–147. A graphic representation of the process, showing the movement of the residue on both sides of zero, is shown in figure 3–148.

DENOMINATOR 1	011110110010 NUMERATOR
	- 101100000
RESIDUE	+ 001010010 = 1 x 2 ⁵
	- 10110000
RESIDUE	$-001011110 = 0 \times 2^4$
	+ 1011000 3
RESIDUE	$-000000110 = 0 \times 2^{3}$
	$+ \frac{101100}{000100110} = 1 \times 2^{2}$
RESIDUE	
RESIDUE	$\frac{-10110}{+000010000} = 1 \times 2^{1}$
RESIDUE	- 1011
RESIDUE	$+ \frac{1}{000000101} = 1 \times 2^{0}$
	(REMAINDER)

901172A.3670






Figure 3-148. Nonrestoring Division, Graphic Representation

When the denominator is to be subtracted from the numerator, the two's complement of the denominator is added to the residue. This technique, with sign bits, is shown in figure 3-149. Each time a one appears in the sign bit of the residue, a zero is added to the appropriate order of the quotient and the next denominator multiple is added (remaining in the uncomplemented form). Each time a zero appears in the sign bit of the residue, a one is added to the appropriate order of the quotient and the next denominator multiple is subtracted (two's complement form is added). Each time a positive residue is reached, the end carry bit is a one. Normally, in two's complement additions, this end carry is discarded. In Sigma 5 division, the end carry, designated K00, is used to signify that a positive partial dividend has been obtained.


As the numerator is transferred to the B-register, in the case of DH, and the A- and B-registers, in the case of DW, the absolute value of the numerator is obtained. This is done by looking at the sign of the numerator, in flip-flop FL1, and taking the two's complement if the numerator is negative.


During each iteration, the residue from the addition is shifted left one bit position in the A- and B-registers so that the next addition will produce the quotient bit for the next lower order. Each quotient bit is transferred to the least significant bit of the B-register. The sign of the denominator is tested during every iteration and compared with the carry bit to determine whether the denominator is to be added or subtracted at the next iteration. At the time the quotient is transferred to private memory, the final sign adjustment is made by taking the two's complement of the quotient if the numerator and denominator signs are unlike.


DIVIDE HALFWORD (DH; 56, D6) AND DIVIDE WORD WITH ODD R FIELD. The DH instruction divides the contents of the private memory register specified by the R field of the instruction (treated as a 32-bit fixed-point integer) by the halfword specified in the reference address field and the contents of the private memory register specified by the X field. The quotient is loaded into the private memory register specified by the R field. If the absolute value of the quotient cannot be correctly represented in 32 bits, fixed-point overflow occurs, CC2 is set to one, and the contents of register R, CC1, CC3, and CC4 are unchanged. If overflow does not occur, CC4 is set to indicate a negative quotient, and CC3 is set to indicate a positive quotient.

If CC2 is set to one and the fixed-point arithmetic trap mask, flip-flop AM in the program status doubleword is set to one, the program traps to location X'43' with the contents of register R, CC1, CC3, and CC4 unchanged; otherwise the computer executes the next instruction in sequence. In the case of the divide word instruction with an odd R field, the numerator is in register R as in the divide halfword, and the quotient is loaded into register R. The remainder is lost.

Preparation phases for Divide Halfword are the same as the general PREP phases for halfword instructions, described in paragraph 3–59. Figure 3–150 shows the simplified phase sequence for the DH instruction. Table 3–52 lists the logic sequence during all the execution phases of the instruction.









Phase	Function Performed	Signals Involved			Comments	
PREP	At end of PREP:					
	(P) : Program address					
	(A) : Numerator (RR)					
	 (C) : Denominator (sign padded, and down aligned if half- word 0 of DH) 					
	 (D) : Denominator (sign padded, and down aligned if half- word 0 of DH) 					
	(MC) : 32	S/MC2	=	FADIV PRE3		
		FADIV	=	OU5 OL6		
	(CC2) : 0	R/CC2/1)	=	FAMDS NFUMNH PRE3 +		
	(FL1) : Numerator sign	S/FL1	=	PRE3 RRO +		
	Branch to PH3	BRPH3	=	FAMDS NBRPH5 NANLZ PRE/34 +		
		FAMDS	=	OU5 OL6 +		
РНЗ	One clock long					
T5L	Enable signal (S/SXA) if FL1 = 0	(S/SXA)	=	NFL1 (S/SX/FL1) +	Preset adder for AS	
		(S/SX/FL1)	=	FADIV PH3 +	in PH4 if positive numerator	
	Enable signal (S/SXMA) if FL1 = 1	(S/SXMA)	=	FL1 (S/SX/FL1) +	Preset adder for two's complement of A	
PH4	One clock long			······································		
T5L	A	Logic preset	in P	Н3	Absolute value of numer-	
	(SO-S31)	BXS	Ξ	FADIV PH4 +	ator into B-register via sum bus	
	Set flip-flop CC2	S/CC2	=	(S/CC2/1) +	For overflow test	
		(S/CC2/1)	=	FADIV PH4 +		
	Branch to PH6	BRPH6	=	FADIV PH4 +		
PH6	33 clocks long					
	Iteration phase — repeated until MC = 0					
	Enable signal DIT/1	DIT/1	=	FADIV NIOEN	Iteration phase enable	
				(PH6 + S/PH6/IO)	signal	
				N(FADIVH MCZ)		
		l			Mnemonic: DH (56, D6)	

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence

Table 3-52.	Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
PH6	Preset logic for register control:				
(Cont.)	Enable signal (S/SXAPD/1) if C0 = K00	(S/SXAPD/1) =	DIT/1 N(C0 ⊕ K00) +	Subtract denominator in D-register from numerator
	Enable signal (S/SXAMD/1) if C0 ≠ K00	(S/SXAMD/	1)=	DIT/1 (C0 ⊕ K00)	in A-register if the sign of the residue (K00) equals the sign of the denominator (C0). Add denominator to numerator if sign of residue does not equal sign of denominator. K00 = 1 means positive residue
	Direct logic for register control:				
	(S1–S31) - ∕► (A0-A30) except on final clock	AXSL1	=	FADIV PH6 NMCZ	Shift adder output left one bit position with each iteration (equivalent to shifting denominator right)
	BO- / A31 except on final clock	S/A31	=	AXSL1 A31EN/1 +	Shift numerator and
		A31EN/1	=	BO FAMDS PH6 +	quotient in B-register left into A-register with each iteration
	(B1-B31) -/- −(B0-B30)	BXBL1	=	FADIV PH6 +	Shift numerator one bit position left in B-register. Equivalent to shifting denominator right
	K00- /-> B31	S/B31	=	BXBL1 B31EN/1 +	Shift quotient bits into
		B31EN/1	=	K00 FADIV +	B-register via B31
	General control functions:				
	MC -1 / - MC	MCDC7	=	DIT/1 +	Decrement macro-counter 32 times to provide required number of iterations
	Sustain PH6 until MC = 0 or overflow detected	BRPH6	Ξ	FAMDS PH6 NFSHEX NMCZ NBRPH10 +	
		BRPH10	=	DIVOVER +	
	On the first clock:				
	1 K00	К00		G0003 +	Forces A - D
		G0003 K00/1		FADIV K00/1 + CC2 MC2 +	numerator on first iteration
	0− / ► S− / ► A				On first clock nothing is preset in the adder; there- fore, the A-register is cleared on AXSL1
					Mnemonic: DH (56, D6)

Phase	Function Performed		S	ignals Involved	Comments
PH6 (Cont.)	1 -∕ - B31				Because K00 is forced high. The 1 in B31 is insignificant
	On the second clock:				
	A – D — S unconditionally				Subtraction of denomi- nator from numerator forced by K00 = 1 on first iteration
	On the third clock:				
	Raise overflow indicator DIVOVER if B31 = 1	DIVOVER (DIT MC =	= 30) =	B31 (DIT MC = 30) FADIV CC2 MC6 NMC7	B31 contains 2 ³¹ quotient bit. A 1 indicates over- flow
	Set flip-flop PH10 if B31 = 1	S/PH10	=	BRPH10 NCLEAR +	Branch to PH10 to set
		BRPH10	=	DIVOVER +	condition code and ter- minate instruction execution
	Set flip-flop MRQ if B31 = 1	S/MRQ (S/MRQ/1)		(S/MRQ/1) + FAMDS PH6 NIOEN NBRPH6 +	Request for core memory cycle for next instruction
	Set flip-flop DRQ if B31 = 1	R/MRQ	=	•••	
	Set flip-flop DRQ if B31 = 1	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibiting
		(S/DRQ) R/DRQ		BRPH10 +	transmission of another clock until data release received from core memory
	Reset flip-flop CC2 if B31 = 0	R/CC2		(R/CC2)	Condition code bit $2 = 0$
		(R/CC2/2)	=	NB31 (DIT MC = 30) +	at end of instruction means no overflow
	On the last clock (MC = 0):				
	Inhibit AXSL1	AXSL1	=	FADIV PH6 NMC0 +	Residue into A-register
	Enable signal AXS	AXS	=	FADIV PH6 MCZ +	
	Inhibit A ± D S		nich	l (S/SXAMD/1) are qualified is qualified by)	Discard remainder
	B-register shifts left as before	BX BL 1	=	FADIV PH6 +	Places 2 ⁰ quotient bit in B0 and 2 ³¹ quotient bit in B31 (K00)
	Branch to PH9	BRPH9	=	FADIVH MCZ +	
	I/O service call:				
	Enable signal IOEN6 if MC \geq 4	IOEN6	=	IOEN6/1 PH6 NFPRR NFSHEX +	NMC0005Z indicates that MC is greater than 4
		IOEN6/1	=	N(MC0005Z +) +	
	L	l			Mnemonic: DH (56 D6)

Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Mnemonic: DH (56, D6)


Table 3-52. Divide Halfword and Divide Word With Odd R Field Sequence (Cont.)

Phase	Function Performed		ę	Signals Involved	Comments
PH6 (Cont.)	Inhibit PH6	S/PH6 S/IOEN R/PH6	= = =	BRPH6 NCLEAR NIOEN + IOSC IOEN6 NIOINH 	IOEN is set when an I/O service call is received
	Inhibit DIT/1			d by NIOEN on exit and 16/10) on reentry	DIT/1 is used for preset logic, and is one clock ahead of PH6 when inter- rupt occurs
	B31 K00 if (S∕PH6/IO)	K00 G0003 K00/1	=	G0003 + FADIV K00/1 + B31 (S/PH6/IO) +	Quotient bit returned to K00 after I/O interrupt to enable $A \pm D \longrightarrow S$
PH9	One clock long				
T5L	(BO-B31)	SXB	=	(FADIV PH9) NDIS +	Quotient from B-register into A-register
	(S0-S31) - / -> (A0-A31)	AXS	=	(FADIV PH9) +	
	Enable signal (S/SXA) if FL1 = D0	(S/SXA)	=	FADIV PH9 N(FL1 ⊕ D0) +	Preset for A ———————————————————————————————————
	Enable signal (S∕SXMA) if F1 ≠ D0	(S/SXMA)	=	FADIV PH9 N(S/SXA) +	Preset for two's comple- ment of A ——————————————————————————————————
	Set flip-flop RW	S/RW (S/RW) R/RW	=	(S/RW) FAMDS PH9 +	Prepare to write into private memory
	Set flip-flop DRQ	S/DRQ (S/DRQ/2) R/DRQ	= =	 (S/DRQ/2) + PH9 + 	Data request, inhibiting transmission of another clock until data release received from core memory
PH10	Sustained until data release				
DR	No overflow (CC2 = 0):				
	±(A0-A31)(S0-S31)	Adder logic	pres	et in PH9	Quotient loaded into
	(S0-S31)	RWXS	Ξ	RW	private memory register R. (Remainder lost if divide word with even R field)
	Set flip-flop CC4 if S0 = 1	S/CC4 (S/CC4/2) TESTS	=	(S/CC4/2) TESTS NFACOMP S0 + FADIV ENDE NCC2 +	S0 ⇒ negative quotient
L		I			Mnemonic: DH (56, D6)

Phase	Function Performed Set flip-flop CC3 if S0 = 0			Signals Involved	Comments NSO and nonzero quotient
PH10 DR (Cont.)		S/CC3 SGTZ	=	SGTZ TESTS N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)	
	Overflow (CC2 = 1):				
	Trap to X'43' if AM = 1	(S/TRAP) OVERIND		ENDE AM CC2 OVERIND FADIV +	AM is fixed-point arith- metic trap mask bit in program status double- word
	ENDE functions				
	l	<u>_</u>			Mnemonic: DH (56, D6)

DIVIDE WORD (DW; 36, B6) WITH EVEN R FIELD. The DW instruction divides the contents of the private memory registers specified by the R field and Ru1 (treated as a 64-bit fixed-point integer) by the contents of the core memory location specified in the reference address field. The remainder is loaded into register R and the quotient into register Ru1. If a nonzero remainder occurs, the remainder has the same sign as the dividend. Fixed-point overflow occurs if the absolute value of the quotient cannot be correctly represented in 32 bits. In this case, flip-flop CC2 is set to one, and the contents of registers R and Ru1, flip-flops CC1, CC3, and CC4 remain unchanged; otherwise flip-flop CC2 is set to zero, flip-flop CC3 is set to reflect a positive quotient, and flip-flop CC4 is set to reflect a negative quotient. Flip-flop CC1 is unchanged. If flip-flop CC2 is set to one and the fixed-point arithmetic trap mask, flip-flop AM in the program status doubleword, contains a one, the computer traps to location X'43' with the original contents of registers R and Ru1, and flip-flops CC1, CC3, and CC4 unchanged; otherwise the computer executes the next instruction in sequence.

Preparation phases for Divide Word are the same as the general PREP phases for word instructions, described in paragraph 3–59. Figure 3–151 shows the simplified phase sequence for the DW instruction. Table 3–53 lists the logic sequence during all the execution phases of the instruction.





Phase	Function Performed		S	ignals Involved	Comments	
PREP	At end of PREP:					
	(P) : Program address					
	(A) : Most significant word of numerator					
	(C) : Denominator					
	(D) : Denominator					
	(MC) : 32	S/MC2	=	FADIV PRE3		
		FADIV	=	OU3 OL6 R31 + FUDW NR31		
	(CC2) : 0	(R/CC2/1)	=	FAMDS NFUMH PRE3 +		
		FAMDS	=	(FUDW NR31) +		
	(FL1) : Numerator sign	S/FL1	=	PRE3 RRO +		
	Reset flip-flop NLR31F	S/NLR31F	=	N(S/LR31)	Place address of odd-	
		(S/LR31)	=	(FUDW NR31) PRE3	numbered private memory	
		(FUDW NR3	1)	= OU3 OL6 NR31	register on address lines by setting least significant	
		R/NLR31F	=		bit of address	
	Reset flip-flop NAXRR if R	S/NAXRR	=	N(S/AXRR)	Preset for transfer of con-	
	is even	(S/AXRR)	=	PRE3 (FUDW NR31 +)+	tents of private memory	
		R/NAXRR	=		register Rul to A-register in PH3	
	Branch to PH3	BRPH3	=	FAMDS NBRPH5		
				NANLZ PRE/34 +		
РНЗ	One clock long					
T5L	Enable signal (S/SXA) is FL1 = 0	(S/SXA)	=	NFL1 (S/SX/FL1) +	Preset adder for AS	
		(S/SX/FL1)	=	FADIV PH3 +	in PH4 if positive numerator	
	Enable signal (S/SXMA) if FL1 = 1	(S/SXMA)	=	FL1 (S/SX/FL1) +	Preset adder for two's complement of AS if negative numerator	
	(RR1-RR31) - / - ► (A0-A31)	Logic preset i	n Pl	RE3	Transfer least significant word of numerator to A–register	
	Reset flip-flop NAXRR	See PREP phas	e		Preset for transfer of contents of private mem- ory register R to A- register in PH4	
		1			Mnemonic: DW (36, B6)	

Table 3-53. Divide Word Sequence (Even R Field)

Mnemonic: DW (36, B6)

Phase	Function Performed		5	ignals Involved	Comments	
PH4	One clock long					
T5L	A	Logic set in	рнз		Absolute value of least	
	(SO-S31) - / (BO-B31)	BXS	=	FADIV PH4 +	significant word of numer- ator into B-register via sum bus	
	Reset flip-flop NK31 if K00 = 1	S/NK31	=	N(\$/K31/1) +	Since (S/K31/2) is low,	
		(S/K31/1)	=	[K00 (S/K31/3)	resetting of carry flip- flop NK31 is determined	
				+ (S/K31/2) (S/K31/3)]	by state of K00. Flip- flop K31 propagates carry	
		(S/K31/2)	=	N(FAMDS PH4) +	from least significant bit to most significant bit of numerator when forming two's complement	
	Set flip-flop CC2			(S/CC2/1) + FADIV PH4 +	For overflow test	
	Enable signal (S/SXA) if FL1 = 0	(S/SXA) (S/SX/FL1)		NFL1 (S/SX/FL1) + (FUDW NR31 +) (PH4 +) +	Preset adder for A	
	Enable signal (S/SXMA) if FL1 = 1	(S/SXMA)	=	FL1 S/SX/FL1	Preset adder for two's complement of A plus carry———————————————————————————————————	
	(RRO-RR31)/ (AO-A31)	A _n	=	RR AXRR (preset in PH3)	Most significant word of numerator into A-register	
	Branch to PH6	BRPH6	=	FADIV PH4 +		
PH6	33 clocks long					
	Iteration phase — repeated until MC = 0					
	Enable signal DIT/1	DIT/1	=	FADIV NIOEN (PH6 + S/PH6/IO)	Iteration phase enable signal	
	Preset logic for register control:			N(FADIVH MCZ)		
	Enable signal (S/SXAPD/1) if C0 = K00	(S/SXAPD/1)	-	DIT/1 N(C0 ⊕ K00) +	Subtract denominator in D-register from numerator	
	Enable signal (S∕SXAMD/1) if C0 ≠ K00	(S/SXAMD/1)=	DIT∕1 (C0 ⊕ K00)	in A-register if the sign of the residue (K00) equals the sign of the denominator (C0). Add denominator to numerator if sign of residue does not equal sigr of denominator. K00 = 1 means positive residue	

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

(Continued)

Mnemonic: DW (36, B6)

Phase	Function Performed			Signals Involved	Comments
PH6	Direct logic for register control:				
(Cont.)	(S1-S31)- /-= (A0-A30) except on final clock	AXSLI	=	FADIV PH6 NMCZ	Shift adder output left one bit position with each iteration (equivalent to shifting denominator right
	BO-/-A31 except on final clock	S/A31	=	AXSL1 A31EN/1 +	Shift numerator and quo-
		A31EN/1	=	BO FAMDS PH6 +	tient in B-register left into A-register with each iteration
	(B1-B31)- / (B0-B30)	BXBL1	=	FADIV PH6 +	Shift numerator one bit position left in B-register Equivalent to shifting denominator right
	K00- /- B31	S/B31	=	BXBL1 B31EN/1 +	Shift quotient bits into
		B31EN/1	=	K00 FADIV +	B-register via B31
	General control functions:				
	MC -1- /- MC	MCDC7	=	DIT/1 +	Decrement macro-counte 32 times to provide re- quired number of iteratior
	Sustain PH6 until MC = 0 or overflow detected	BRPH6	=	FAMDS PH6 NFSHEX NMCZ BRPH10 +	
		BRPH10	=	DIVOVER +	
	On the first clock:				
	1	коо	=	G0003 +	Forces A - D S
		G0003	=	FADIV K00/1 +	to subtract denominator from numerator on first
		K00/1	=	CC2 MC2 +	iteration
	(NA0-NA31) plus carry (S0-S31) if FL1 = 1	Adder prese in PH4	t in F	PH4. Carry set in K31	Absolute value of most significant word of numer
	(A0-A31)				ator into A-register
	1 -∕- B31				Because K00 is forced high. The 1 in B31 is insignificant
	On the second clock:				
	A - D → S unconditionally				Subtraction of denom- inator from numerator forced by K00 = 1 on first iteration
	L	I			Mnemonic: DW (36, B6)

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Table 3–53.	Divide	Word S	equence	(Even	R	Field)	(Cont.)	
-------------	--------	--------	---------	-------	---	--------	---------	--

Phase	Function Performed		5	Signals Involved	Comments
PH6	On the third clock:				
(Cont.)	Raise overflow indicator DIVOVER if B31 = 1	DIVOVER (DIT MC = 1	= 30)	B31 (DIT MC = 30) = FADIV CC2 MC6 NMC7	B31 contains 2 ³¹ quotient bit. A 1 indicates over- flow
	Set flip-flop PH10 if B31 = 1	S/PH10 BRPH10	=	BRPH10 NCLEAR + DIVOVER +	Branch to PH10 to set condition code and ter- minate instruction execution
	Set flip-flop MRQ if B31 = 1	S/MRQ (S/MRQ/1) R/MRQ		(S/MRQ/1) + FAMDS PH6 NIOEN NBRPH6 +	Request for core memory cycle for next instruction
	Set flip-flop DRQ if B31 = 1	S/DRQ (S/DRQ) R/DRQ	H H	 (S/DRQ) NCLEAR BRPH10 +	Data request, inhibiting transmission of another clock until data release received from core memory
	Reset flip-flop CC2 if B31 = 0	R/CC2 (R/CC2/2)		(R/CC2/2) + NB31 (DIT MC = 30) +	Condition code bit 2 = 0 at end of instruction means no overflow
	On the last clock (MC = 0):				
	Inhibit AXSL1	AXSL1	=	FADIV PH6 NMC0 +	Residue into A-register
	Enable signal AXS	AXS	=	FADIV PH6 MCZ +	
	Enable signal A ± DS			(S/SXAMD/1) are qualified is qualified by N(FADIVH MCZ)	Save remainder in A-register
	B-register shifts left as before	BX BL 1	=	FADIV PH6 +	Places 2 ⁰ quotient bit in B0 and 2 ³¹ quotient bit in B31 (K00)
	I/O service call:				
	Enable signal IOEN6 if MC <u>></u> 4	IOEN6	=	IOEN6/1 PH6 NFPRR NFSHEX +	NMC0005Z indicates that MC is greater than 4
		IOEN6/1	=	N(MC0005Z +) +	
	Inhibit PH6	S/PH6 S/IOEN	=	BRPH6 NCLEAR NIOEN + IOSC IOEN6 NIOINH	IOEN is set when an I/O service call is received
	Inhibit DIT/1			l by NIOEN on exit and 6/IO) on reentry	DIT/1 is used for preset logic, and is one clock ahead of PH6 when inter- rupt occurs
L <u></u>	<u>↓</u>				Mnemonic: DW (36, B6)

Phase	Function Performed			Signals Involved	Comments
PH6 (Cont.)	B31 ──►K00 if (S/PH6/IO)	K00 G0003 K00/1		G0003 + FADIV K00/1 + B31 (S/PH6/IO) +	Quotient bit returned to K00 after I/O interrupt to enable A ± DS
PH7 One clock long T5L (A0-A31) + (D0-D31) → (S0-S31) or (A0-A31) - (D0-D31) → (S0-S31) (S0-S31) → (A0-A31) if A is		Adder preset (AXS)	at _	ast PH6 clock (FUDW NR31) PH7 NB31	Restore residue to positive state if negative to pro- vide positive remainder
	negative Enable signal (S/SXA) if FL1 = 0	(S/SXA) (S/SX/FL1)		NFL1 (\$/\$X/FL1) + FADIV PH7 +	Preset adder for A
	Enable signal (S/SXMA) if FL1 = 1	(S/SXMA)	=	FL1 (S/SX/FL1) +	Preset adder for two's complement of A
	Set flip-flop RW	S/RW (S/RW)		(S/RW) (FUDW NR31) PH7 +	Prepare to write into private memory
PH8 T5 L	One clock long (A0-A31)	Adder preset RWXS	at f =	PH7 clock RW	Transfer remainder into private memory register R. Take two's complement if numerator is negative
PH9 T5L	One clock long (B0-B31) → (S0-S31) (S0-S31) → (A0-A31) Enable signal (S/SXA) if FL1 = D0 Enable signal (S/SXMA) if FL1 ≠ D0	SXB AXS (S/SXA) (S/SXMA)		(FADIV PH9) NDIS + (FADIV PH9) + FADIV PH9 N(FL1 ⊕ D0) + FADIV PH9 N(S/SXA) +	Quotient from B-register into A-register Preset for AS if numerator and denom- inator have like signs. (FL1 contains numerator sign; D0 contains denom- inator sign) Preset for two's comple- ment of AS if numerator and denominator have unlike signs

Table 3-53. Divide Word Sequence (Even R Field) (Cont.)

Mnemonic: DW (36, B6)

Table 3–53.	Divide Word	Sequence	(Even	R Field)	(Cont.)
-------------	-------------	----------	-------	----------	---------

Phase	Function Performed		S	iignals Involved	Comments
PH9 T5L (Cont.)	Reset flip-flop NLR31F	S/NLR31F (S/LR31) R/NLR31F	= = =	N(S/LR31) (FUDW NR31) PH9 +	Place address of odd- numbered private memory register on address lines setting least significant bit of address
	Set flip-flop RW	(S/RW)	=	FAMDS PH9 +	Prepare to write into private memory
	Set flip-flop DRQ	(S/DRQ/2)	=	PH9 +	Data request, inhibiting transmission of another clock until data release received from core memory
PH10 DR	Sustained until data release No overflow (CC2 = 0):				
	± (A0-A31)	Adder logic	prese	t in PH9	Quotient loaded into
	(S0-S31) - / - (RW0-RW31)	RWXS	=	RW	private memory register Rul
	Set flip-flop CC4 if S0 = 1	S/CC4 (S/CC4/2) TESTS	=	(S/CC4/2) TESTS NFACOMP S0 + FADIV ENDE NCC2 +	S0 ⇒negative quotient
,	Set flip-flop CC3 if S0 = 0	S/CC3 SGTZ	=	SGTZ TESTS N(S0 NFACOMP) (NS0007Z + NS0815Z + NS1631Z + NS3263Z)	NSO and nonzero quotient
	Overflow (CC2 = 1):				
	Trap to X'43' if AM = 1	(S/TRAP) OVERIND	-	ENDE AM CC2 OVERIND FADIV +	AM is fixed-point arith- metic trap mask bit in program status double- word
	ENDE functions				
	L			<u></u>	Mnemonic: DW (36, D6)

.

3-69 Family of Modify and Test Instructions

MODIFY AND TEST BYTE (MTB; 73, F3). The MTB instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective byte is tested to determine if it is zero or nonzero, and the condition code flip-flops are set accordingly. If the value is not zero, the four bits are treated as a signal quantity of (-8 to +7), the sign (bit 8) is extended to form a byte, and this byte is effectively added to the effective byte. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective byte is thereby modified by a value of -8 to +7 and tested. If the MTB instruction is executed in an interrupt location, the condition code is not affected.

<u>Condition Codes</u>. Condition codes for the MTB instruction are:

CC4

0

0

-

_

CCI

0

1

CC2

0

0

<u>CC3</u>

0

1

Result in EW Location

No carry from byte

Carry from byte

Zero

Nonzero

Examples. Examples of the MTB instruction are: Instruction

0011 0011 1011 XXXX XXXX XXXX	xxxx xxxx
Effective byte	0011 1001
(EB + R)	00110100
Condition code: 0010	
Instruction	
0011 0011 0110 XXXX XXXX XXXX	XXXX XXXX
Effective byte	0 0 0 0 0 1 1 0
(EB+R)	0000 1100

Condition code: 0010

Modify and Test Byte Phase Sequence. Preparation phases for the Modify and Test Byte instruction are the same as the general PREP phases for byte instructions, paragraph 3–59. Figure 3–152 shows the simplified phase sequence for the MTB instruction. Table 3–54 lists the detailed logic sequence during all MTB execution phases.




Figure 3-152. Modify and Test Byte and Modify and Test Halfword Instructions, Phase Sequence Diagram

Phase	Function Performed	5	Signals Involved						
PREP	At end of PREP:								
	(C): EB				Effective byte				
	(D): EB				Effective byte				
	(B): Program address				Temporary storage for address of next instruction				
	(P): EW address				Address of effective word				
	(R): R field of instruction word				Bits 28-31 of instruc- tion word				
	Enable signal (S/SXA)	(S/SXA)	=	FAMT (PRE/34 + PH2)	Not used				
		FAMT	=	NOU1 OL3 O3					
PH1	One clock long			······					
T5L	If R is equal to zero:								
	Enable signal (S/SXD)	(S/SXD)	=	FAMT PH1 RZ +	Preset adder for D				
		RZ	=	NR28 NR29 NR30 NR31	R field is zero				
	If R is less than zero:								
	Set flip-flop SW2	S/SW2	=	FAMT PH1 NRZ +	Control alignment in PRE4				
		R/SW2	=	RESET/A +					
	(R28-R31)	AXNR	=	FAMT PH1 R28	N(R field) / - A- register				
	Enable signal (S/SXDMAM1)	(S/SXDMAM1)	=	FAMT PH1 R28	Preset adder for (D – A – 1) — S transfer in PH2				
1	If R is greater than zero:								
	Set flip-flop SW2	S/SW2	=	FAMT PH1 NRZ +	Control alignment in PRE4				
		R/SW2	=	RESET/A +					
	(R28–R31) / ~ (A28–A31) zeros / ~ (A0–A27)	AXR	=	FAMT PH1 NR28 +	R field / - A-register				
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAMT PH1 NR28 NRZ	Preset adder for (A+D) S transfer in PH2				
	If INTRAP, set flip-flop CEINT	s/ceint	=	FAMT PHI INTRAP	Enable interrupt clock				
		R/CEINT	=						

Table 3-54. Modify and Test Byte Sequence

Mnemonic: MTB (73, F3)

•

•

Phase	Function Performed	S	Comments		
PH2	One clock long				
T5L	(D0-D31) — (S0-S31)	Adder logic set	If R equals zero		
or T8L	(D0-D31) - (A0-A31) -1 	Adder logic set	at PH	1 clock	If R less than zero
	(A0-A31) + (D0-D31) ──── (S0-S31)	Adder logic set	at PH	1 clock	If R greater than zero
	(S0-S31) -/ - (A0-A31)	AXS	=	FAMT PH2	Transfer result of operation to A-register
	Enable clock T8 if arithmetic operation required	T8EN	=	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by SXADD/1 if addition or subtraction required
	If NINTRAP				
	Set CC3 if result is nonzero	s/cc3	=	SGTZ TESTS +	S0 will always be a
		SGTZ	=	(S0+S1 + + S31) NS0 NFACOMP	zero for MTB
		TESTS	=	FAMT PH2 NINTRAP +	
		R/CC3	=	TESTS +	
	Reset CC4	S/CC4	=	(S/CC4/2) TESTS +	
		(S/CC4/2)	=	NFACOMP S0 +	
		R/CC4	=	TESTS +	
	Set CC1 if end carry from byte	s/cc1	=	K23 CC1XK23 +	
		СС1ХК23	=	FAMT PH2 NINTRAP OU7	
		R/CC1	=	(R/CC1/1)	
		(R/CC1/1)	=	CC1XK23 +	
	Reset CC2	S/CC2	=	(S00⊕ S0) PROBO∨ER +	No overflow is possible for MTB
		PROBOVER	=	FAMT PH2 NINTRAP +	
		R/CC2	=	CC1XK00 +	
		CC1XK00	=	FAMT PH2 NINTRAP	
		S/FL3	=	CC1XK23 +	Set flag for PH3
		R/FL3	=	• • •	
		N\$23	=	CC1XK23 +	Inhibit set of \$23
	If INTRAP				
	Activate highest priority	LEVACT	=	FAMT PH2 INTRAP	
	Arm highest priority	LEVARM	=	FAMT PH2 INTRAP	

Table 3-54. Modify and Test Byte Sequence (Cont.)

Mnemonic: MTB (73, F3)

Table 3-54.	Modify	and Test	Byte	Sequence	(Cont.)	
-------------	--------	----------	------	----------	---------	--

Phase	Function Performed		Comments		
PH2 T5L	Trigger count zero	CNTZERO	=	FAMT PH2 INTRAP S0031Z	S-register contains zero
or T8L	INTRAP or NINTRAP				
(Cont.)	Enable signal (S/SXA)	(S/SXA)	=	FAMT (PRE/34 + PH2)	Preset adder for A
	If R equals zero;				
	Branch to PH8	BRPH8	=	FAMT PH2 (RZ + NO1)	If R equals zero, no shifting required
		S/PH8	=	BRPH8 NCLEAR	
		R/PH8	=	•••	
	If R not zero;				
	Load byte counter	S/BC0	=	FAMT PH2 NRZ NP32 O1 +	Stores number of left shifts required in PRE4
		R/BC0	=	BCX +	
		S/BC1	=	FAMT PH2 NRZ NP33 OU7 +	
		R/BC1	=	BCX +	
		BCX	=	FAMT PH2 NRZ O1	
PH3 T5L	Adjust sign	FUMTSIGN	=	FAMT PH3 NINTRAP (CC2 + NOU5)	Always enabled by NOU5
	Test for byte equal to zero	S/CC3	=	FUMTSIGN FL3 NS1631Z +	Set CC3 if S-register does not contain all
		R/CC3	=	FUMTSIGN +	zeros
	Branch to PRE4	BRPRE4	=	FAMT PH3	
PRE4 T5L	Sustained until byte counter zero (BCZ)				
ļ	Circular left shift of A-register	AXAL8	=	FAMT PRE4 SW2 NBCZ	Repeated while BCZ
	one byte for each clock	BCZ	=	NBCO NBCI	false
	Branch to PRE4	BRPRE4	=	PRE4 NBCZ	Remain in PRE4 while BCZ false
	Enable signal PRE/34	PRE/34	=	PRE4 NBC1 NBC0 NANLZ	Terminate PRE4 after BCZ true
	Enable signal (S/SXA)	(S/SXA)	=	FAMT (PRE/34 + PH2)	Preset adder for A
	Enable signal (S/MBXS)	(S/MBXS)	=	FAMT PRE/34 SW2	Preset for S / > MB transfer in PH8
					Mnemonic: MTB (73, F

Phase	Function Performed	S	ignal	s Involved	Comments
PRE4	Branch to PH8	BRPH8	=	FAMT PRE/34 SW2	
T5L (Cont.)	Set flip-flop DRQ	S/DRQ R/DRQ	=	(S/MBXS) + 	Inhibits transmission of another clock until data release from core memory
PH8	Sustained until DR			an Charles and C	
DR	(A0-A31) (S0-S31)	Adder logic set	at PRI	E4 clock	Modified byte trans-
	(SO-S31) - / (MBO-MB31)	MBXS	=	Set at PRE4 clock	ferred to effective byte location
PH9	One clock long				
T5L	(B0-B31) (S0-S31)	SXB	=	PXSXB +	Program address
	(\$15-\$31) / ~ (P15-P31)	PXS	=	PXSXB +	Program address bits only
		PXSXB	=	NFAFL NFAMDS PH9	
		S/MRQ	=	(S/MRQ/2) +	Core memory request
		(S/MRQ/2)	=	PXSXB NINTRAP +	for effective word
		R/MRQ	=	•••	
		S/DRQ	=	(S/MRQ/2) NCLEAR	Inhibits transmission
		R/DRQ	=		of another clock until data release from core memory
		R/INTRAP	=	FAMT PH9 +	Reset if INTRAP
PH10 DR	ENDE functions				
					Mnemonic: MTB (73, F3

Table 3-54. Modify and Test Byte Sequence (Cont.)	
---	--------	--

MODIFY AND TEST HALFWORD (MTH, 53, D3). The MTH instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective halfword is tested to determine if it is zero, negative, or positive, and the condition code flip-flops are set accordingly. If the value is not zero, the four bits are treated as a signal quantity of -8 to +7, the sign bit (bit 8) is extended to form a halfword, and this halfword is effectively added to the effective halfword. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective halfword is thereby modified by a value of -8 to +7 and tested.

If fixed-point overflow occurs, flip-flop CC2 is set to 1, and the computer traps to location X'43' if the fixedpoint arithmetic mask (AM) is 1. The trap occurs after the result is stored in the effective halfword location. If the MTH instruction is executed in an interrupt location, the condition code is not affected, and no fixed-point overflow trap can occur.

		Codes	. Cond	dition a	codes for the MTH instruction	Examples. Examples of the	MTH instruction are:
are	:					Instruction 0011 0011 1011 XXXX	
	<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Result in EW Location	Effective halfword (EHW + R)	0000 0001 0011 1001 0000 0001 0011 0100
	-	-	1	0	Positive	Condition code: 0010	
	-	-	0	0	Zero		* **** **** ****
	-	-	0	1	Negative	Effective halfword (EHW + R)	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	-	0	-	-	No fixed-point overflow	Condition code: 0000	
	-	1	-	-	Fixed-point overflow		hase Sequence. Preparation on are the same as the general tructions, paragraph 3–59.
	0	-	-	-	No carry from word	Figure 3-152 shows the simp	lified phase sequence for the Table 3–55 lists the detailed
	1	-	-	-	Carry from word	logic sequence during all M	

Table 3–55. Modify and Test Halfword Sequence

Phase	Function Performed		Signals	Involved	Comments
PREP	At end of PREP:				
	(A): RR				Private memory register R (not used)
	(D): EW				Effective word
	(B): Program address				Temporary storage for address of next instruction
	(P): EW address				Address of effective word
	(R): R field of instruction				Bits 28-31
	Enable signal (S/SXA)	(S/SXA) FAMT	= =	FAMT (PRE/34 + PH2) NO41 OL3 O3	Not used
PH 1	One clock long				
T5L	If R is equal to 0:				
	Enable signal (S/SXD)	(S/SXD)	=	FAMT PH1 RZ	Preset adder for D
		RZ	=	NR28 NR29 NR30 NR31	R field is zero
	If R is less than 0:				
	Set flip-flop SW2	S/SW2	=	FAMT PH1 NRZ +	Control alignment in PRE4
		R/SW2	=	RESET/A +	
					Mnemonic: MTH (53, D3)

Phase	Function Performed	Si	igna Is	Involved	Comments
PH 1 T5L	Enable signal AXNR	AXNR	. =	FAMT PH1 R28	N(R field) A-register
(Cont.)	Enable signal (S/SXDMAM1)	(S/SXDMAM1)	=	FAMT PH1 R28	Preset adder for (D – A – 1) — — — S transfer in PH2
	If R is greater than 0:				
	Set flip-flop SW2	S/SW2	=	FAMT PHI NRZ +	Control alignment in
		R/SW2	=	RESET/A +	PRE4
	Enable signal AXR	AXR	=	FAMT PH1 NR28 +	R field -/ A-register
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAMT PH1 NR28 NRZ +	Preset adder for (A+D)
	If INTRAP, set flip-flop CEINT	S/CEINT	=	FAMT PH1 INTRAP	Enable interrupt clock
		R/CEINT	=	•••	
	(If NINTRAP, T5L or T8L)				
PH2	One clock long				
T5L or	(D0 - D31)	Adder logic set a	Adder logic set at PH1 clock		
T8L	(D0-D31) - (A0-A31) -1 	Adder logic set a	Adder logic set at PH1 clock		
	(D0 - D31) + (A0 - A31) 	Adder logic set at PH1 clock			If R greater than zero
	(S0-S31) / - (A0-A31)	AXS	=	FAMT PH2	Transfer result of operation to A– register
	Enable clock T8 if arithmetic operation required	T8EN	=	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by SXADD/1 if addition or subtraction is performed
		SXADD/1	=	true when addition or subtraction is performed	
	IF NINTRAP				
	Set condition code flip-flops	s/cc3	=	SGTZ TESTS +	
		SGTZ	=	(SO + S1 + + S31)	
		TESTS	=	SO NFACOMP FAMT PH2 NINTRAP+	
		R/CC3	=	TESTS +	State of CC3 and CC4
		S/CC4	н	(S/CC4/2) TESTS +	indicates polarity of data in A-register
		(S/CC4/2)	=	NFACOMP S0 +	after operation
		R/CC4	=	TESTS +	

Table 3-55. Modify and Test Halfword Sequence (Cont.)

(Continued)

.

Ph ase	Function Performed	S	ignal	s Involved	Comments
PH2		S/CC1	=	K00 CC1XK00 +	Set CC1 if end carry
T5L or		CC1XK00	=	FAMT PH2 NINTRAP	
T8L		R/CC1	=	CC1XK00 +	
(Cont.)		S/CC2	=	(SOO ⊕ SO) PROBOVER + (S15 ⊕ S16) PROBOVER/H +	Set CC2 if overflow
		PROBOVER	=	FAMT PH2 NINTRAP	
		PROBOVER/H	=	FAMT PH2 NINTRAP OU5 +	
		R/CC2	=	CC1XK00	
	If INTRAP				
	Activate highest priority	LEVACT	=	FAMT PH2 INTRAP	
	Arm highest priority	LEVARM	=	FAMT PH2 INTRAP	
	Trigger count zero	CNTZERO	=		S-register contains zer
	INTRAP or NINTRAP			S0031Z	
	Enable signal (S/SXA)	(S/SXA)	æ	FAMT (PRE/34 + PH2)	Preset adder for A
	If R equals zero;				
	Branch to PH8	BRPH8	=	FAMT PH2 (RZ	If R equals zero, no
	If R not zero;			+ NO1)	shifting required
	Load byte counter	S/BCO	=	FAMT PH2 NRZ NP32 O1 +	Stores number of left shifts required in PRE4
		R/BC0	=	BCX +	
		BCX	=	FAMT PH2 NRZ OI	
PH3	One clock long				
15L	Adjust sign if overflow	FUMTSIGN	=	FAMT PH3 NINTRAP (CC2 + NOU5) +	CC2 set during PH2 if overflow detected
	-	FUMTOVER	=	FUMTSIGN NFL3	Flip-flop FL3 not set during MTH sequence
	Exchange CC3 and CC4	S/CC3	=	FUMTOVER CC4 +	
		R/CC3	=	FUMTSIGN +	
		S/CC4	=	FUMTOVER CC3 +	
		R/CC4	=	FUMTSIGN +	
	Branch to PRE4	BRPRE4	=	FAMT PH3	

Table 3-55.	Modify and Test Halfword Sequence (Cont.)

Mnemonic: MTH (53, D3)

(Continued)

.

Phase [Function Performed		Signal	s Involved	Comments
PRE4	Sustained until byte counter zero				
T5L	Circular left shift of A-register one byte for each clock	AXAL8	=	FAMT PRE4 SW2 NBCZ	Repeated while BCZ
		BCZ	=	NBCO NBC1	false
	Branch to PRE4	BRPRE4	=	PRE4 NBCZ	Remain in PRE4 while BCZ false
	Enable signal PRE/34	PRE/34	=	PRE4 NBC1 NBC0 NANLZ	Terminate PRE4 after BCZ true
	Enable signal (S/SXA)	(S/SXA)	=	FAMT (PRE/34 + PH2)	Preset adder for A
	Enable signal (S/MBXS)	(S/MBXS)	=	FAMT PRE/34 SW2	Preset for S -/ MB transfer in PH8
	Set flip-flop DRQ	S/DRQ	=	(S/MBXS) +	Inhibits transmission of
		R/DRQ	=	•••	another clock until data release from core memory
	Branch to PH8	BRPH8	=	FAMT PRE/34 SW2	Telease nom core memory
PH8 DR	Sustained until DR				
	(A0 - A31)	Adder logic set o	at PRE4		
	(SO-S31)	MBXS	=	Set at PRE4 clock	
PH9	One clock long				
T5L	(B0 - B31) (S0 - S31)	Sn	=	Bn SXB	Program address
	(S 15 – S31) - / -> (P 15–P31)	S/Pn		Sn PXS	Program address bits only
		SXB	=	PXSXB	
		PXS	=	PXSXB	
		PXSXB	=	NFAFL NFAMDS PH9	
		R/PM	=	PX +	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/2) +	Core memory request for
		(S/MRQ/2)	=	PXSXB NINTRAP +	effective word
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(S/MRQ/2) NCLEAR	Inhibits transmission of
		R/DRQ	=		another clock until data
		R/INTRAP	=	FAMT PH4 +	release from core memory Reset if INTRAP
PH10 DR	ENDE functions				
					Mnemonic: MTH (53, D3)

Table 3-55. Modify and Test Halfword Sequence (Cont.)


MODIFY AND TEST WORD (MTW; 33, B3). The MTW instruction performs one of two operations, depending upon the value in the R field of the instruction word (bits 8 through 11). If the value is zero, the effective word is tested to determine if it is zero, negative, or positive, and the condition code flip-flops are set accordingly. If the value is not zero, the


four bits are treated as a signal quantity, the sign (bit 8) is extended to form a word, and this word is effectively added to the effective word. The resulting value is loaded into the effective byte location, and the condition codes are set according to the result. The effective word is thereby modified by a value of -8 to +7 and tested. If fixed-point overflow occurs, CC2 is set to 1, and the computer traps to location X'43' if the fixed-point arithmetic mask (AM) is 1. The trap occurs after the result is stored in the effective word location. If the MTW instruction is executed in an interrupt location, the condition code is not affected, and no fixed-point overflow trap can occur.

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Result in EW Location
-	-	1	0	Positive
-	-	0	0	Zero
-	-	0	1	Negative
-	0	-	-	No fixed-point overflow
-	1	-	-	Fixed-point overflow
0	-	-	-	No carry from word
1	-	_	-	Carry from word

Examples. Examples of the MTW instruction are: Instruction Effective word 0000 0000 0000 0000 0000 0001 0011 1001 (EW + R)0000 0000 0000 0000 0000 0001 0011 0100 Condition code: 0010 Instruction Effective word 1111 1111 1111 1111 1111 1111 1111 1010 (EW + R)0000 0000 0000 0000 0000 0000 0000 0000 Condition code: 0000 Modify and Test Word Phase Sequence. Preparation phases for the Modify and Test Word instruction are the same as

for the Modify and Test Word instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-153 shows the simplified phase sequence for the MTW instruction. Table 3-56 lists the detailed logic sequence during all MTW execution phases.





.

Phase	Function Performed		Signal	s Involved	Comments
PREP	At end of PREP:				
	(A): RR				Private memory register R (not used)
	(D): EW				Effective word
	(B): Program address				Temporary storage for address of next instruction
	(P): EW address				Address of effective word
	(R): R field of instruction				Bits 28 - 31
	Enable signal (S/SXA)	(S/SXA)	=	FAMT (PRE/34 + PH2)	Not used
		FAMT	=	NOUI OL3 O3	
PH1	One clock long			,	
T5L	If R is equal to 0:				
	Enable signal (S/SXD)	(S/SXD)	=	FAMT PH1 RZ	Preset adder for DS in PH2
		RZ	=	NR28 NR29 NR30 NR31	R field zero
	If R is less than 0:				
	Set flip-flop SW2	S/SW2	=	FAMT PH1 NRZ +	Not used for MTW
		R/SW2	=	RESET/A +	
	Enable signal AXNR	AXNR	=	FAMT PH1 R28	N(R field) -/ A-register
	Enable signal (S/SXDMAM1)	(S/SXDMAM1)	=	FAMT PH1 R28	Preset adder for (D – A – 1) – S in PH2
	If R is greater than 0:				
	Set flip-flop SW2	s/sw2	=	FAMT PH1 NRZ +	
		R/SW2	=	RESET/A +	Not used for MTW
	Enable signal AXR	AXR	=	FAMT PH1 NR28	R field -/-> A-register
	Enable signal (S/SXAPD)	(S/SXAPD)	н	FAMT PH1 NR28 NRZ +	Preset adder for (A+D)
	If INTRAP, set flip-flop CEINT	S/CEINT	=	FAMT PH1 INTRAP +	Enable interrupt clock
		R/CEINT	=	•••	
	(If NINTRAP, T5L or T8L)				
PH2	One clock long				
T5L or	(D0 - D31) — (S0 - S31)	Adder logic set a	ıt PH1	clock	If $R = 0$
78L	(D 0 - D31) - (A0 - A31) -1 	Adder logic set a	it PH1	clock	If R less than 0
					Mnemonic: MTW (33, B3

Table 3-65. Modify and Test Word Sequence

Phase	Function Performed	Signals Involved			Comments	
PH2 T5L	(A0 – A31) + (D0 – D31) — ► (S0 – S31)	Adder logic set o	Adder logic set at PH1 clock			
or T8L	(S0–S31) / – (A0–A31)	AXS	n	FAMT PH2	Transfer result of opera- tion to A-register	
	Enable clock T8 if arithmetic operation required	T8EN	=	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by SXADD/1 if addition or subtraction required	
	If NINTRAP					
	Set condition code flip-flops	s/cc3	=	SGTZ TESTS +		
		TESTS	=	FAMT PH2 NINTRAP +		
		SGTZ	=	(S0 + S1 + + S31) S0 NFACOMP		
		R/CC3	=	TESTS +	State of CC3 and CC4	
		S/CC4	=	(S/CC4/2) TESTS +	indicates polarity of data in A-register after	
		(S/CC4/2)	=	NFACOMP S0 +	arithmetic operation	
		R/CC4	=	TESTS +		
		s/cci	=	K00 CC1XK00 +	Set CC1 if end carry	
		СС1ХК00	=	FAMT PH2 NINTRAP		
		R/CC1	=	(R/CC) (R/CC1/1) (R/CC1/2) CC1XK00		
		s/cc2	=	(S00 ⊕ S0) PROBO∨ER	Set CC2 if overflow	
		PROBOVER	=	FAMT PH2 NINTRAP		
		R/CC2	=	(R/CC) (R/CC2/1) (R/CC2/2) CC1XK00		
	If INTRAP					
	Activate highest priority	LEVACT	=	FAMT PH2 INTRAP		
	Arm highest priority	LEVARM	=	FAMT PH2 INTRAP		
	Trigger count zero	CNTZERO	=	FAMT PH2 INTRAP S0031Z		
	INTRAP or NINTRAP					
	Enable signal (S/SXA)	(S/SXA)	=	FAMT (PRE/34 + PH2)	Preset adder for A	
	Enable signal (S∕MBXS) if R≠0	(S/MBXS)	-	FAMT PH2 NO1 NRZ	Preset for S	
	Branch to PH8	BRPH8	=	FAMT PH2 (NO1 + RZ)	Inhibits transmission of	
	Set flip-flop DRQ	S/DRQ	=	(S/MBXS) +	another clock until data	
		R/DRQ	=	•••	release from core memory	
	<u> </u>	I			+	

Table 3-56. Modify and Test Word Sequence (Cont.)

Phase	Function Performed		Signals Involved	Comments
PH8 DR	Sustain e d until DR (A0–A31) ——— (S0–S31) (S0–S31) –/–– (MB0–MB31)	Adder logic set c MBXS	it PH2 clock = Set at PH2 clock	
PH9 T5L	One clock long (B0 - B31) (S0 - S31) (S15 - S31) (P15 - P31)	SXB PXS PXSXB S/MRQ (S/MRQ/2) R/MRQ S/DRQ R/DRQ R/DRQ R/INTRAP	 = PXSXB + = PXSXB + = NFAFL NFAMDS PH9 = (S/MRQ/2) + = PXSXB NINTRAP + = = (S/MRQ/2) NCLEAR = = FAMT PH9 	Program address Program address bits only Core memory request for effective word Inhibits transmission of another clock until data release from core memory Reset if INTRAP
PH10 DR	ENDE functions		· · · · · · · · · · · · · · · · · · ·	
	L	<u> </u>		Mnemonic: MTW (33, B3)

Table 3-56. Modify and Test Word Sequence (Cont.)

3-70 Family of Compare Instructions

COMPARE IMMEDIATE (CI; 21). The Compare Immediate instruction compares the contents of private memory register R with the sign-extended value field of the instruction word, and sets the condition code according to the results of the comparison.

<u>General</u>. Both operands are treated as signed fixed point quantities. The value field (sign extended) is subtracted from the contents of register R, and condition code flipflops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

<u>Condition Codes</u>. Condition codes for the CI instruction are:

<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Result of Comparison
-	0	0	Operands are equal
-	0	1	Register word less than immediate value
-	1	0	Register word greater than immediate value
0	-	-	Logical product (AND) of operands is zero
1	-	-	Logical product of operands is nonzero
Examples.	Exa	m ples o	f the CI instruction are:

RR	1111 1111 111	1 1011 0010 0101	1100 0011
EW	1111 1111 111	1 1001 1001 1011	0001 0110
RR – EW	0000 0000 000	00 0001 1000 1010	1010 1101
EW AND RR	1111 1111 111	1 1001 0000 0001	0000 0010

Condition code: X101

RR	1111 1111 1111 1111 1101 0110 0010 0101
EW	1111 1111 1111 1111 1111 1001 0100 1001
RR – EW	1111 1111 1111 1111 1101 1100 1101 1100
EW AND RR	1111 1111 1111 1111 1101 0000 0000 0001

Condition code: X110

Compare Immediate Phase Sequence. Preparation phases for the Compare Immediate instruction are the same as the general PREP phases for immediate instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Immediate instruction. Table 3-57 lists the detailed logic sequence during all Compare Immediate execution phases. <u>COMPARE BYTE (CB; 71, F1)</u>. The Compare Byte instruction compares the contents of bit positions 24 through 31 of private memory register R with the effective byte and sets the condition code according to the results of the comparison.

<u>General</u>. Both bytes are treated as positive integer magnitudes. The effective byte is subtracted from the contents of register R, and condition code flip-flops CC3 and CC4 are set to indicate the results of the operation. An AND operation is performed on the two bytes. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CB instruction are:

<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Result of Comparison
-	0	0	Operands are equal
-	0	1	Register byte less than effective byte
-	١	0	Register byte greater than effective byte
0	-	-	Logical product (AND) of operands is zero
1	-	-	Logical product of operands is nonzero

Examples. Examples of the CB instruction are:

RR	0000 0000 0000 0000 0000 0000 0100 1001
EW	0000 0000 0000 0000 0000 0000 0101 0101
(RR – EW)	1111 1111 1111 1111 1111 1111 1111 0100
RR AND EW	0000 0000 0000 0000 0000 0000 0100 0001

Condition code: X101

RR	0000 0000 0000 0000 0000 0000 0010 0110
EW	0000 0000 0000 0000 0000 0000 0010 0110
(RR – EW)	0000 0000 0000 0000 0000 0000 0000
RR AND EW	0000 0000 0000 0000 0000 0000 0010 0110

Condition code: X100

<u>Compare Byte Phase Sequence</u>. Preparation phases for the Compare Byte instruction are the same as the general PREP phases for byte instructions, paragraph 3–59. Figure 3–154 shows the simplified phase sequence for the Compare Byte instruction. Table 3–57 lists the detailed logic sequence during all Compare Byte execution phases.

COMPARE HALFWORD (CH; 51, D1). The Compare Halfword instruction compares the contents of private memory register R with the effective halfword and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed-point augntities. The effective halfword (sign extended) is subtracted from the contents of register R, and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flip-flop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CH instruction are:

<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Result of Comparison		
-	0	0	Operands are equal		
-	0	1	Register word less than effective halfword		
-	1	0	Register word greater than effective halfword		
0	-	-	Logical product (AND) of operands is zero		
1	-	-	Logical product of operands is nonzero		
Examples.	Exc	Imples	of the CH instruction are:		
RR		0000 (0000 0000 0000 0010 1001 0101 0100		
EW		0000 (0000 0000 0000 0110 1011 1000 0011		
(RR – EW)		1111	1111 1111 1111 1011 1101 1101 0001		
RR AND E	W	0000 (0000 0000 0000 0010 1001 0000 0000		
Condition code: X101					
RR		1111	1111 1111 1111 1100 1001 0110 1101		
E\4/		1111			

EW	1111 1111 1111 1111 1000 0111 1101 0010
(RR – EW)	0000 0000 0000 0000 0100 0001 1001 1011
RR AND EW	1111 1111 1111 1111 0000 0001 0100 0000

Condition code: X110

Compare Halfword Phase Sequence. Preparation phases for the Compare Halfword instruction are the same as the general PREP phases for halfword instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Halfword instruction. Table 3-57 lists the detailed logic sequence during all compare halfword execution phases.

COMPARE WORD (CW; 31, B1). The Compare Word instruction compares the contents of private memory register R with the effective word and sets the condition code according to the results of the comparison.

General. Both operands are treated as signed fixed-point quantities. The contents of register R are subtracted from the effective word, and condition code flip-flops CC3 and CC4 are set to indicate the results of the comparison. An AND operation is performed on the two operands. Flipflop CC2 is set if the result of the AND operation is nonzero and reset if the result is zero.

Condition Codes. Condition codes for the CW instruction are:

<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Result of Comparison		
-	0	0	Operands are equal		
-	0	1	Register word less than effective word		
-	1	0	Register word greater than effective word		
0	-	-	Logical product (AND) of operands is zero		
1	-	-	Logical product of operands is nonzero		
Examples.	Exa	mples	of the CW instruction are:		
RR	(0000	0000 0010 1011 0110 0101 1101 1001		
EW	(0000	0000 1000 0100 0001 1000 0000 0010		
(RR – EW)		1111	1111 1010 0111 0100 1101 1101 0111		

Condition code: X001

RR AND EW

RR	1111 1111 1001 0010 0111 1011 0100 1100
EW	1111 1111 1100 0111 0100 1110 1110 0110
(RR – EW)	0000 0000 0011 0100 1101 0011 1001 1010
EW AND RR	1111 1111 1000 0010 0100 1010 0100 0100

0000 0000 0000 0000 0000 0000 0000

Condition code: X110

Compare Word Phase Sequence. Preparation phases for the Compare Word instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-154 shows the simplified phase sequence for the Compare Word instruction. Table 3-57 lists the detailed logic sequence during all Compare Word execution phases.

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP:</u> (C): EW or value field (D): EW or value field		Sign-extended value field or contents of effective address (word, halfword, or byte) properly aligned
	(A): RR		Contents of private memory register R
	(P): Program address		Address of next instruc- tion in sequence
	For all instructions:		
	Enable signal (S/SXAMD)	(S/SXAMD) = FASUB PRE/34 + FASUB = OL1 +	Preset adder for (A – D)
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FAS10 PRE/34 + FAS10 = FAS11/1 NOU1 + FAS11/1 = OL1 +	Core memory request for next instruction in sequence
	Reset flip-flop S/NT11L	R/MRQ = S/NT11L = N(S/T11L) (S/T11L) = FACOMP/1 (PRE/34 + PH2) +	Signals T5EN and T8EN disabled when NT11L reset, permitting T11 clock
		FACOMP/1 = OL1 R/NT11L =	
	For CB only:		
	Enable signal AXZ/012	AXZ/012 = FACOMP/1 OU7 PRE4	Stores zeros in A0 through A23
PH1 T11L	One clock long		
	(A0-A31) -(D0-D31)	Adder logic set at PH1 clock	(RR-EW) on sum bus output
	Set condition code flip-flop CC3 or CC4	S/CC3 = SGTZ TESTS + R/CC3 = TESTS +	Set if sum bus output greater than zero
	L	.	Mnemonic: CI(21), CB (71, F1), CH(51, D1), CW (31, B1)

Table 3-57. Compare Sequence (CI, CB, CH, CW)

Phase	Function Performed	Signals Involved	Comments
PH1 T11L (Cont.)		S/CC4 = (S/CC4/2) TESTS + (S/CC4/2) = FACOMP S00 + R/CC4 = TESTS + TESTS = FAS11 PH1 + PH3) + FAS11 = FAS11/1 NFALCFP SGTZ = (S0 + S1 + + S31) N(S00 FACOMP) N	Set if sum bus output less than zero (SO-S31) greater than zero
	Enable signal (S/PRXAD)	(S/PRXAD) = FACOMP/1 PH1 NOU1	Preset adder for A AND D
-	Set flip-flop DRQ	S/DRQ = BRPH10 NCLEAR + R/DRQ = BRPH10 = FAS10 PH10 +	Inhibit transmission of another clock until data release from memory
	Branch to PH10	S/PH10 = NCLEAR BRPH10 + R/PH10 =	
PH10	(A0-A31) AND (D0-D31)	Adder logic set at PH1 clock	A AND D
	Set flip-flop CC2 if A AND D = 0	S/CC2 = NS0031Z (S/CC2/NZ) + (S/CC2/NZ) = (FACOMP ENDE) NOU1 R/CC2 = (R/CC2/1) +	
	ENDE functions	(R/CC2/1) = (S/CC2/NZ) +	
	L	1	Mnemonic: CI(21), CB (71,F1), CH(51,D1),CW (31,B1)

Table 3–57. Compare Sequence	(CI,	CB,	CH,	CW)	(Cont.)	
------------------------------	------	-----	-----	-----	---------	--

<u>COMPARE DOUBLEWORD (CD; 11, 91)</u>. The Compare Doubleword instruction compares the contents of private memory registers R and Ru1 with the effective doubleword and sets the condition code according to the results of the comparison.

<u>General</u>. Both doublewords are treated as signed fixedpoint quantities. The least significant word of the effective doubleword is subtracted from the contents of register Rul; the most significant word of the effective doubleword is subtracted from the contents of register R. If the R field of the CD instruction is an odd value, the CD instruction forms a 64-bit register operand by duplicating the contents of register R for both the 32 highorder bits and the 32 low-order bits. Condition code flip-flops CC3 and CC4 are set to indicate the results of the 64-bit comparison.

<u>Condition Codes</u>. Condition codes for the CD instruction are:

<u>CC3</u> <u>CC4</u>		Result of Comparison
0	0	Operands are equal
0	1	Register doubleword less than effective doubleword
1	0	Register doubleword greater than effective doubleword

Examples. Examples of the CD instruction are:

Even R Field

Ru I	0000 0101 1101 1011 0010 0110 1000 1100
^{ED} LSW	0000 0011 1000 0101 1001 0111 1110 0000
	0000 0010 0101 0110 1000 1110 1010 1100
R	1101 0110 1001 1011 0100 1000 0101 1010
^{ED} MSW	1101 0110 1001 1011 0100 1000 0101 1010
	0000 0000 0000 0000 0000 0000 0000 0000

Condition code: XX10

Odd R Field

Rul	1101 0110 1010 0110 0101 1110 0000 0011
ED _{LSW}	0000 0011 1000 0101 1001 0111 1110 0000
LJW	1101 0011 0010 0000 1100 0110 0010 0011
Rul	1101 0110 1010 0110 0101 1110 0000 0011
EDMSW	1101 0110 1001 1011 0100 1000 0101 1010
14(3)11	0000 0000 0000 1011 0001 0101 1010 1001

Condition code: XX10

<u>Compare Doubleword Phase Sequence</u>. Preparation phases for the CD instruction are the same as the general PREP phases for doubleword instructions. Figure 3-155 shows the simplified phase sequence for the CD instruction. Table 3-58 lists the detailed logic sequence during all CD execution phases.





Figure 3–154. Compare Immediate, Compare Byte, Compare Halfword, and Compare Word Instructions, Phase Diagram

SDS-901172





Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C): ED _{LSW}		Least significant word of
	(D): ED _{LSW}		effective doubleword
	(A): RRu1		Contents of private mem- ory register Rul
	(P): EW _{MSW} address		Address of most significant word of effective double- word
	(B): Program address		Temporary storage for address of next instruction
	Set flip-flop MRQ	S/MRQ = (S/MRQ/3) + (S/MRQ/3) = FADW/1 PRE/34 + FADW/1 = OU1 FAS11 + FAS11 = FAS11/1 NFALCFP FAS11/1 = OL1 + R/MRQ =	Core memory request for most significant word of effective doubleword
	Reset flip-flop NMRQP1	S/NMRQP1 = (S/MRQ/3) R/NMRQP1 =	MRQP1 sets flip-flop DRQ at PH1 clock
	Reset flip-flop NT11L	S/NT11L = N(S/T11L) + (S/T11L) = FACOMP/1 PRE/34 + FACOMP/1 = OL1 + R/NT11L =	Set clock T11L for PH1
	Enable signal (S/SXAMD)	(S/SXAMD) = FASUB PRE/34 + FASUB = OL1 +	Preset adder for (A-D)
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31F) = FADW/1 NANLZ PRE3 + R/NLR31F =	Force a one on private memory address line LR31 during PH1 to select private memory register Ru1
РН1 T11L	One clock long (A0-A31) -(D0-D31)	Adder logic set at last PREP clock	Adder output is (RRu1-ED _{LSW})
			Mnemonic: CD (11, 91)

Table 3-58.	Compare	Doubleword	Sequence
-------------	---------	------------	----------

Table 3-58.	Compare	Doubleword	Sequence	(Cont.)

Phase	Function Performed		Signals Involved	Comments
PH1 T11L (Cont.)	Reset flip-flop NSXBF		N(S/SXB) FADW/1 PH1 +	Preset logic for B ——— S in PH2
	Reset flip-flop NAXRR	S/NAXRR =	N(S/AXRR) FADW/1 PH1 +	Preset for R —/ A transfer in PH2
	Set flip-flop SW0 if (S0-S31) not zero	S/SW0 = (S/SW0/NZ) K00HOLD =	NS0031Z (S/SW0/NZ) + = K00HOLD + FADW/1 PH1 + RESET/A = CLEAR = PH10	Retain information that S not zero. Condition codes CC3 and CC4 may also be set during this phase, but action is meaningless since they are again set in PH3
	Set flip–flop FL3 if end carry	S/FL3 = R/FL3 =	K00 K00HOLD +	Retain end carry
	Set flip-flop DRQ		(S/DRQ) NCLEAR MRQP1 +	Inhibits transmission of another clock until data release received from core memory
PH2 DR	Sustained until DR (BO-B31)		NDIS SXBF set at PH1 clock	Transfer program address to P-register
	(S15-S31) → (P15-P31) (MB0-MB31) → (C0-C31) (C0-C31) → (D0-D31)	CXMB =	FADW/1 PH2 + DG = /DG/ FADW/1 PH2 +	Transfer most significant word of effective double- word to C- and D-registers
	(RRO-RR31)	AXRR =	set at PH1 clock	Private memory register Ru1 -/ A-register
	Enable signal (S/SXAMD)		FASUB PH2 + OL1 +	Preset adder for (A–D) ——— S in PH3
	Set flip-flop MRQ		(S/MRQ/3) + FADW/1 PH2 + 	Core memory request for next instruction in sequence
	Reset flip-flop NMRQP1	S/NMRQP1 = R/NMRQP1 =	(S/MRQ/3)	MRQP1 sets flip-flop DRQ at PH3 clock
				Mnemonic: CD (11, 91)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	Reset flip-flop NK31 if there was an end carry in PH1 Reset flip-flop NT11L	S/NK31 = N(S/K31) N(S/SXAMD/2) + N(S/K31/1) $(S/K31/1) = K00 (S/K31/3) +$ $(S/K31/3) = FADW/1 PH2 FL3 +$ $(S/K31) = FADW/1 PH2 +$ $R/NK31 =$ $S/NT11L = N(S/T11L) +$	Setting K31 effectively provides a carry (or borrow) to the most sig- nificant half of the effective doubleword Set clock T11L for PH3
		(S/T11L) = FACOMP/1 PH2 + R/NT11L =	
PH3 T11L	One clock long		
	(A0-A31) -(D0-D31) 	Adder logic set at PH2 clock	Adder output is (RRu1-ED _{MSW})
	Set flip-flop CC3 if (S0-S63) nonzero and positive	S/CC3 = SGTZ TESTS + SGTZ = (S0 + S1 + + S31) N(S00 FACOMP) S3263Z	Result is nonzero and positive
		S3263Z = NSWO NTESTS/1 + TESTS/1 = FUSF ENDE + FAMULNH PH7 TESTS = FAS11 (PH1 + PH3) R/CC3 = TESTS +	TESTS/1 signal enables SW0 to control SGTZ signal
	Set flip-flop CC4 if (S0-S63) negative	S/CC4 = (S/CC4/2) TESTS + (S/CC4/2) = FACOMP S00 R/CC4 = TESTS +	Result is negative
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + R/DRQ =	Inhibits transmission of another clock until data release received from core memory
	Branch to PH10	BRPH10 = FADW/1 PH3 + S/PH10 = BRPH10 NCLEAR + R/PH10 =	
PH10 DR	ENDE functions		
	L.,,,,,	L	Mnemonic: CD (11 81)

Table 3-58. Com	pare Doubleword	Sequence (C	Cont.)
-----------------	-----------------	-------------	--------

Mnemonic: CD (11, 91)

3-71 Family of Compare With Limits Instructions (FACOMP/L)

COMPARE WITH LIMITS IN REGISTER (CLR; 39, B9). The Compare With Limits in Register instruction simultaneously compares the effective word with the contents of private memory register R and with the contents of private memory register Ru1 and sets the condition codes according to the results. For these comparisons, all three words are treated as signed fixed point numbers.

<u>General</u>. Condition code flip-flops CC3 and CC4 indicate whether the contents of R are greater than (10), equal to (00), or less than (01), the effective word. Condition code flip-flops CC1 and CC2 indicate whether the contents of Ru1 are greater than, less than, or equal to the effective word. If the R field of the instruction word contains an odd value, both pairs of flip-flops will be in identical states.

Examples. Examples of the Compare with Limits in Register operation are:

- EW 0000 0100 1100 0101 1010 0110 1111 1101
- R 0000 0001 1101 1111 0101 1010 0110 0011
- Ru1 0000 0100 1100 0101 1010 0110 1111 1101
- Condition code: 0001
- EW 0000 0100 1100 0101 1010 0110 1111 1101
- R 0000 1001 0101 0110 0011 0111 1011 0100
- Ru1 0000 1001 0101 0110 0011 0111 1011 0100

Condition code: 1010

<u>Condition Codes</u>. Condition code settings for the Compare With Limits in Register operation are:

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Results of Comparison
-	-	0	0	Contents of R equal to effective word
-	-	0	1	Contents of R less than effective word
-	-	1	0	Contents of R greater than effec- tive word
0	0	-	-	Contents of Ru1 equal to effective word
0	1	-	-	Contents of Rul less than effec- tive word
١	0	-	-	Contents of Ru1 greater than effective word

<u>CLR Phase Sequence</u>. The preparation phases for the CLR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-156 shows the simplified phase sequence for the execution of CLR instruction. Table 3-59 lists the detailed logic sequence during all CLR execution phases.




Figure 3–156. Compare With Limits in Register, Phase Diagram

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : EW		Effective word
	(D) : EW		Effective word
	(A) : RRu1		Contents of private memory register R
	(P) : EW address		Address of effective word
	(B) : Program address		Temporary storage for address of next instruc- tion

Table 3–59. Compare With Limits in Register Sequence

Mnemonic: CLR (39, B9)

SDS 901172

Phase	Function Performed	Signals Involved	Comments
PREP	Reset flip-flop NTIIL	S/NTIIL = N(S/TIIL) +	Set clock T11L for PH1
		(S/T11L) = FACOMP/L (PRE/34 + PH2) +	
		FACOMP/L = OL9 NO1 O3	
		R/NTIIL =	
	Enable signal (S/SXAMD)	(S/SXAMD) = FASUB (PRE/34 + PH2) + FASUB = FACOMP/L +	Preset adder for (A–D) ————————————————————————————————————
PH1	One clock long		
TIIL	(A0-A31) - (D0-D31)	Adder logic set at last PREP clock	Adder output is (RRu1-EW)
	Set flip-flop CC3 if (S0-S31) is nonzero and positive	S/CC3 = SGTZ TESTS +	Result is nonzero and
		SGTZ = (S0 + S1 + + S31) N(S00 FACOMP) +	positive
		TESTS = FACOMP/L PH1 +	
		$R/CC3 = TESTS + \dots$	
	Set flip-flop CC4 if (S0-S31) is negative	S/CC4 = (S/CC4/2) TESTS +	Result is negative
		(S/CC4/2) = FACOMP S00 +	
		$R/CC4 = TESTS + \dots$	
	Reset flip-flop NSXBF	S/NXBF = N(S/SXB)	Preset for B————————————————————————————————————
		(S/SXB) = FACOMP/L PH1 +	
		R/NSXBF =	
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR)	Preset for R-/A
		(S/AXRR) = FACOMP/L PH1 OU3 +	transfer in PH2
		R/NAXRR =	

Table 3-59. Compare With Limits in Register Sequence (Cont.)

(Continued)

Mnemonic: CLR (39, B9)

Phase	Function Performed	Signals Involved	Comments
PH2	One clock long		
T5L	(RRO-RR31) / - (A0-A31)	AXRR = Set at PHI clock	Private memory regis- ter R -/ A-register
	(BO-B31)►(SO-S31)	SXB = NDIS SXBF +	Transfer program address
		SXBF = Set at PH1 clock	to P-register
	(S15-S31)- / (P15-P31)	PXS = $FACOMP/L PH2 +$	
	Set flip-flop BRP	S/BRP = FACOMP/L PH2 +	Signifies that program
		R∕BRP = PRE1 NFAIM + INTRAP1 +	address is in P-register
	Transfer CC3- / -> CC1	S/CC1 = CC3 FACOMP/L PH2 +	Prepare for new code bits in PH3
		R/CC1 = (R/CC) +	
		(R/CC) = FACOMP/L PH2 +	
	Transfer CC4 / > CC2	S/CC2 = CC4 FACOMP/L PH2 +	
		R/CC2 = (R/CC) +	
	Enable signal (S/SXAMD)	(S/SXAMD) = FASUB (PRE/34 + PH2) +	Preset adder for (A–D) ————————————————————————————————————
		$FASUB = FACOMP/L + \dots$	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) +	Core memory request for next instruction in
		(S/MRQ/1) = FACOMP/L PH2 +	sequence
		R/MRQ =	
	Reset flip-flop NT11L	S/NTIIL = N(S/TIIL) +	Set clock T11L for PH3
		(S/T11L) = FACOMP/L (PRE/34 + PH2) +	
		R/NTIIL =	
PH3 TIIL	One clock long		
	(A0-A31) - (D0-D31) 	Adder logic set at PH2 clock	Adder output is (RR-EW)
	Set condition codes as described in PH1 with new adder output on sum bus	Same as PH1	Same as PH1

Table 3-59. Compare With Limits in Register Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
PH3 T11L (Cont.)	Set flip-flop DRQ	S/DRQ = BRPH10 NCLEAR + BRPH10 = FACOMP/L PH3 +	Inhibits transmission of another clock until data release from memory
	Branch to PH10	R/DRQ = S/PH10 = BRPH10 NCLEAR + R/PH10 =	
PH10 DR	ENDE functions		
		Mnemonic: CLR	(39, 89)

Table 3-59. Compare With Limits in Register Sequence (Cont.)

COMPARE WITH LIMITS IN MEMORY (CLM; 19, 99). The Compare With Limits in Memory instruction simultaneously compares the contents of private memory register R with the 32 high-order bits of the effective doubleword and with the 32 low-order bits of the effective doubleword and sets the condition codes according to the results. For these comparisons all 32-bit words are treated as signed, fixed point numbers.

<u>General</u>. The state of flip-flops CC1 and CC2 indicates whether the contents of R are greater than (10), equal to (00), or less than (01), the least significant word (bits 32 through 63). Similarly, the state of CC3 and CC4 indicates the relation between the contents of R and the most significant word (bits 0 through 31).

Examples. Examples of the Compare With Limits in Memory instruction are:

ED ₀₋₃₁	0101	1000	0110	1101	1000	0001	0111	1011

ED₃₂₋₆₃ 0101 1100 0011 0100 0010 1100 1001 0101

R 0101 1000 0111 1000 1101 1000 0010 0110

Condition code: 0110

ED₀₋₃₁ 0000 0110 1101 0111 1011 0101 1111 0011

ED₃₂₋₆₃ 0000 0101 0110 1110 0010 0100 1001 0110

R 0000 0101 0110 1110 0010 0100 1001 0110

Condition code: 0100

<u>Condition Codes</u>. Condition code settings for the Compare With Limits in Memory operation are:

<u>CC1</u>	<u>CC2</u>	<u>CC3</u>	<u>CC4</u>	Results of Comparison
-	-	0	0	Contents of R equal to most significant word (bits 0 through 31 of doubleword)
-	-	0	1	Contents of R less than most significant word (bits 0 through 31 of doubleword)
-	-	1	0	Contents of R greater than most significant word (bits 0 through 31 of doubleword)
0	0	-	-	Contents of R equal to least significant word (bits 32 through 63 of doubleword)
0	I	-	-	Contents of R less than least significant word (bits 32 through 63 of doubleword)
1	0	-	-	Contents of R greater than least significant word (bits 32 through 63 of doubleword)

<u>CLM Phase Sequence</u>. The preparation phases for the CLM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-157 shows the simplified phase sequence for the CLM instruction execution. Table 3-60 lists the detailed logic sequence during all CLM execution phases.






Figure 3–157. Compare With Limits in Memory, Phase Diagram

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : ED _{LSW}		Least significant word of effective doubleword
	(D) : ED _{LSW}		Least significant word of effective doubleword
	(A) : RR		Contents of private memory register R
		Mnemonic: CLM	(19, 99)

Table 3-60. Compare With Limits in Memory Sequence

Phase	Function Performed	Signals Involved	Comments
PREP (Cont.)	(P) : EW address		Address of most signif- icant word of effective doubleword
	(B) : Program address		Temporary storage for address of next instruc- tion
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/3) + \dots$ $(S/MRQ/3) = FACOMP/L PRE3$ $OU1 NANLZ + \dots$ $FACOMP/L = OL9 NO1 O3$ $R/MRQ = \dots$	Core memory request for most significant word of effective doubleword
	Reset flip-flop NMRQP1	S/NMRQP1 = (S/MRQ/3) R/NMRQP1 =	MRQP1 sets flip-flop DRQ at PH1 clock
	Reset flip-flop NT11L	S/NT11L = N(S/T11L) + (S/T11L) = FACOMP/L (PRE/34 + PH2) +	Set clock T11L for PH1
	Enable signal (S/SXAMD)	R/NTIIL = (S/SXAMD) = FASUB (PRE/34 + PH2) + FASUB = FACOMP/L +	Preset adder for (A-D)
PH1	One clock long		
TIIL	(A0-A31) - (D0-D31) 	Adder logic set at last PREP clock	Adder output is (RR-EWu1)
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = MRQP1 + R/DRQ =	Inhibits transmission of another clock until data release received from core memory
		Mnemonic: CLM (1	9, 99)

Table 3-60. Compare With Limits in Memory, Phase Diagram (Cont.)

Phase	Function Performed	SIg	gnals Involved	Comments
PH1 T11L	Set flip-flop CC3 If (S0-S31) is nonzero and positive	S/CC3 = SGTZ TESTS = FAC	Result is nonzero and positive	
			+ S1 + + S31) 00 FACOMP)	
		R/CC3 = TEST	rs +	
	Set flip-flop CC4 is (S0-S31)	S/CC4 = (S/C	CC4/2) TESTS +	Result is negative
	is negative	(S/CC4/2) =	FACOMP S00 +	
		R/CC4 = TEST	-S +	
a de la companya de la	Reset flip-flop NSXBF	S/NXBF = N(S/	/SXB)	Preset for B————————————————————————————————————
		(S/SXB) = FA	COMP/L PH1 +	
		R∕NXBF =		
PH2	Sustained until DR			
DR	(MB0-MB31)- /- (C0-C31)	CXMB = DG	= /DG/	Transfer most significant
	(C0-C31) -/ (D0-D31)	DXC = FAC	OMP/L PH2 OU1	word of effective doubleword to C- and D-registers
	(BO-B31) ──► (SO-S31)	SXB = NDI	S SXBF +	Transfer program address
		SXBF = Seta	to P-register	
	(S15-S31) / -/ - (P15-P31)	PXS = FAC	OMP/L PH2 +	
	Set flip-flop BRP	S/BRP = FAC	OMP/L PH2 +	Signifies that program
		R∕BRP = PRE1	NFAIM + INTRAP1 +	address is in P-register
	Transfer CC3-/CC1	S/CC1 = CC3	FACOMP/L PH2 +	Prepare for new code
		R/CC1 = (R/C)	C) +	bits in PH3
		(R/CC) = FAC	COMP/L PH2 +	
	Transfer CC4 /- CC2	S/CC2 = CC4	FACOMP/L PH2 +	
		R/CC2 = (R/C)	C) +	

Table 3-60. Compare With Limits in Memory Sequence (Cont.)

Mnemonic: CLM (19, 99)

Phase	Function Performed	Signals Involved	Comments
PH2 DR (Cont.)	Enable signal (S/SXAMD)	Preset adder for (A-D) 	
	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) + (S/MRQ/1) = FACOMP/L PH2 +	Core memory request for next instruction in sequence
		R/MRQ =	
	Reset flip-flop NT11L	$S/NTIIL = N(S/TIIL) + \dots$	Set TIIL clock for PH3
		(S/T11L) = FACOMP/L (PRE/34 + PH2) +	
		R/NTIIL =	
PH3 T11L	One clock long		
	(A0-A31) - (D0-D31)	Adder logic set at last PH2 clock	Adder output is (RR-EW)
	Set condition code flip-flops CC1 and CC2 as described in PH1, with new output on sum bus	Same as PH1	Same as PH1
	Branch to PH10	BRPH10 = FACOMP/L PH3 +	
		S/PH10 = BRPH10 NCLEAR +	
		R∕PH10 =	
PH10 DR	ENDE functions		
	•		
	L	Magmonics CLM (1	

Table 3-60. Compare With Limits in Memory Sequence (Cont.)

Mnemonic: CLM (19, 99)

3-72 Family of Logical Instructions (FALOGIC)

<u>OR WORD (OR; 49, C9)</u>. The OR word instruction performs a logical OR operation on the contents of the effective word and private memory register R, and stores the result in register R.

<u>General</u>. If the corresponding bits of private memory register R and the effective word are both zero, a zero remains in R; otherwise, a one is placed in the corresponding bit position of register R. No change is made in the effective word. The operation is defined by the following equation, in which n denotes any bit position:

 $R_n = R_n + EW_n$

Examples. Examples of the logical OR operation are:

EW	0000	1111	0101	1101	0110	0010	1010	1001
			0110					0100

Before Execution

After Execution

<u>Condition Codes</u>. If the result in private memory register R is zero, the condition codes are XX00. If bit 0 of register R is a one, the condition codes are set to XX01. If bit 0 is a zero and bits 1 through 31 contain at least one 1, the condition codes are set to XX10.

OR Word Phase Sequence. Preparation phases for the OR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-157 shows the simplified phase sequence for the OR word instruction. Table 3-61 lists the detailed logic sequence during OR word execution phases.

EOR WORD (EOR; 48, C8). The EOR word instruction performs a logical exclusive OR operation on the contents of the effective word and private memory register R and stores the result in register R.

<u>General</u>. If corresponding bits of register R and the effective word are different, a one is placed in the corresponding bit position of R. No change is made in the effective word. The operation is defined by the following equation, in which n denotes any bit position:

$$R_n = R_n NEW_n + NR_n EW_n$$

Examples: Examples of the exclusive OR operation are:

EW	0000	1111	0101	1101	0110	0010	1010	1001
R	0011	0011	1001	1001	0000	m	0101	0100

Before Execution

R 0011 1100 1100 0100 0110 1101 1111 1101

After Execution

<u>Condition Codes.</u> If the result in private memory register R is zero, the condition codes are XX00. If bit 0 of register R is a one, the condition codes are set to XX01. If bit 0 is a zero, and bits 1 through 31 contain at least one 1, the condition codes are set to XX10.

EOR Word Phase Sequence. Preparation phases for the EOR instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-158 shows the simplified phase sequence for the EOR word instruction. Table 3-61 lists the detailed logic sequence during all EOR word execution phases.

AND WORD (AND; 4B, CB). The AND word instruction performs a logical AND operation on the contents of the effective word and private memory register R and stores the result in register R.

<u>General</u>. If the corresponding bits of register R and the effective word are both one, a one remains in R; otherwise, a zero is placed in the corresponding bit position of R. No change is made in the effective word. The operation is defined by the following equation, in which n denotes any bit position:

$$R_n = R_n EW_n$$

Examples: Examples of the logical AND operation are:

EW	0000	1111	0101	1101	0110	0010	1010	1001
R	0011	0011	0110	1001	0000	1111	0101	0100
Before Execution								

R 0000 0011 0100 1001 0000 0010 0000 0000

After Execution

<u>Condition Codes</u>. If the result in register R is zero, the condition codes are set to XX00. If bit 0 of register R is a one, the condition codes are set to XX01. If bit 0 is a




Figure 3-158. AND Instruction Phase Sequence

zero, and bits 1 through 31 contain at least one 1, the condition codes are set to XX10.

AND Word Phase Sequence. Preparation phases for the AND instruction are the same as the general PREP

phases for word instructions, paragraph 3-59. Figure 3-158 shows the simplified phase sequence for the AND word instruction. Table 3-61 lists the detailed logic sequence during all AND word execution phases.

Phase	Function Performed	Signals Involved	Comments
PRE P	At the end of PREP:		
	(C) : EW		Effective word
	(A) : RR		Contents of private memory register R
	(P) : Program address		Address of next instruc- tion in sequence
		Mnemonic: AND (48,	CB) OR (49, C9) EOR (48, C8)

Table 3-61.	OR,	EOR,	AND	Sequence	(Cont.))
-------------	-----	------	-----	----------	---------	---

Phase	Function Performed		Sig	gnals Involved	Comments
PRE P	Set flip-flop MRQ	s/mrq	=	(S/MRQ/1) +	Core memory request for
(Cont.)		(S/MRQ/1)	=	FAS10 PRE/34	next instruction in sequence
		FAS10	=	FAS11/1 +	sequence
		FAS11/1	=	FALOGIC +	
		R/MRQ	=	•••	
	Set flip-flop RW	S/RW	=	FAS11 (PRE/34 + PH2) NOL1	Prepare to write result in private memory
		FAS11	=	FAS11/1 +	
		R/RW	=		
	Enable signal (S/SXAORD)	(S/SXAORD)	=	OU4 OL9 PRE3 +	Preset adder for
	if OR				(A OR D)
	Enable signal (S/SXAEORD)	(S/SXAEORD)	=	OU4 OL8 PRE3 +	Preset adder for
	if EOR				(A EOR D)S in PH1
	Enable signal (S/PRXAD)	(S/PRXAD)	=	OU4 OLB PRE3 +	Preset adder for
	ifAND				(A AND D)——►S in PH1
PH1	One clock long				
r8l	(A0-A31) AND (D0-D31) 				Transfer result to private memory register R
	(A0-A31) OR (D0-D31) 	Adder logic s			
	(A0-A31) EOR (D0-D31) 				
	(SO-S31) / - (RWO-RW31)	RWXS/0	=	$RWXS/3 = RW + \dots$	
1		RW	=	Set at last PREP clock	
	Enable clock T8	T8EN	=	NT5EN NTIIL N (SXADD/1 RW) N(RW REU) N(REU AXRR)	T5EN is disabled by signal RW
		NT5EN	=	RW +	
	Set flip-flop CC3 if result is	S/CC3	=	SGTZ TESTS +	State of flip-flops CC3
	positive quantity and nonzero	TESTS	=	FAS11 (PH1 + PH3) +	and CC4 indicates polarity of data in
	Set flip-flop CC4 if result is negative quantity	SGTZ	=	(S0 + S1 + + 31) S0 NFACOMP	private memory register R after operation
		R/CC3	=	TESTS +	
		S/CC4	=	(S/CC4/2) TESTS +	
		(S/CC4/2)	=	NFACOMP S0 +	
		1			

Table 3-61.	OR, EOR,	AND Sequence	(Cont.)
-------------	----------	--------------	---------

Phase	Function Performed		Signals Involved	Comments
PH1	Branch to PH10	BRPH10	= FAS10 PH1 +	
T8L Cont.)		S/PH10	= BRPH10 NCLEAR +	
Conr.)		R/PH10	=	
	Set flip-flop DRQ	S/DRQ	= BRPH10 NCLEAR +	Inhibits transmission of
		R/DRQ	=	another clock until date release from core memory
РН10	ENDE functions			
	· · · · · · · · · · · · · · · · · · ·			

Mnemonic: AND (4B, CB) OR (49, C9) EOR (48, C8)

3-73 Family of Shift Instructions (FASH)

<u>SHIFT (S; 25, A5)</u>. The S instruction shifts the contents of private memory register R or the contents of private memory registers R and Rul (treated as a single 64-bit register) in a specified manner, amount, and direction.

Types of Shifts. The S instruction may be a logical shift, in which bits shifted off the end bit positions are lost; a circular shift, in which bits shifted off the end enter the opposite end in circular fashion; or an arithmetic shift, in which the sign of the number is extended to the right to fill the vacated bit positions as the right shift is performed. When an arithmetic shift is performed to the left, it is identical to the left logical shift. All three types of shifts may be performed on either the contents of private memory register R (single register shift) or the contents of private memory register R and private memory register Rul (double register shift). If a double register shift is performed, the R field of the instruction word must be an even quantity for correct results.

The type of shift to be performed is specified by three bits in the instruction word or indirectly addressed word, bit positions 21 through 23. (Performing an indexing operation does not change these bits.) A bit configuration of 00X in bit positions 21 through 23 specifies a logical shift; a configuration of 01X specifies a circular shift; 10X specifies an arithmetic shift. A one in bit position 23 denotes a single-register shift, while a zero denotes a double register shift.

Amount and Direction of Shift. The amount and direction of the shift are determined by bit positions 25 through 31 of the effective address. These bits are regarded as a signed quantity, with bit position 25 the sign bit position. If bit position 25 is a zero, bits 25 through 31 are a positive quantity, and a left shift is required. If bit position 25 is a one, bits 25 through 31 are a negative quantity (in two's complement form), and a right shift is required. The amount of the shift is determined by the absolute value of the shift count and may range from zero through 64.

Examples. Examples of the three types of shifts are shown in figure 3-159.

<u>Condition Codes</u>. At the completion of a logical right, circular right, or arithmetic right shift, the condition codes are set to 00XX. At the completion of a logical left, circular left, or arithmetic left shift, condition code flip-flop CC1 is set if there have been an odd number of one bits shifted off the left end of the register, or reset if there have been an even number shifted off; condition code flip-flop CC2 is set if there has been overflow into the sign bit position. <u>Implementation of Shift Instructions</u>. Implementation of the various shifts is dependent primarily on the direction of the shift.

Figure 3-160 shows the basic implementation of a left shift. The shift count is transferred from the P-register to bit positions 0 through 5 of the macro-counter. If a single register shift is to be performed, the contents of private memory register R are transferred to the A-register, and zeros are transferred to the B-register. If a double register shift is to be performed, both private memory registers are transferred to the A- and B-register combination. The A- and B-registers act as a single 64-bit register during shifting operations. The A- and B-registers are shifted one bit at a time to the left, and the shift count is decremented by one with each shift. The most significant bit of the A-register is either discarded, in the case of a logical or arithmetic shift; routed to A31, in the case of a single register circular shift; or routed to B31, in the case of a double register circular shift. When the count is reduced to zero, shifting stops and the result is transferred back to the private memory registers. Flip-flop CC1 indicates whether an odd or even number of one bits have been shifted out of the A-register. Flip-flop CC2 is set if overflow has occurred.

Figure 3–161 shows the basic implementation of a right shift. The private memory registers are transferred to the A- and B-registers as before. The shift count is in the P-register in two's complement form. The shift count is transferred to the macro-counter and flip-flop FL3 as follows: bits 26 through 30 are inverted and transferred to MC1 through MC5. If P31 is a one, flip-flop FL3 is set. If the shift count is even, MC1 through MC6 now hold (shift count -2), and flip-flop FL3 is reset; if the shift count is odd, MC1 through MC6 hold (shift count -1), and FL3 is set.

If an odd shift is being performed (FL3 set), the A- and B-registers are shifted right one bit position for the first shift and right two bit positions for every other shift. The count in MC1 through MC6 is decremented by two for each shift. If an even shift is being performed, the Aand B-registers are shifted right two bit positions for each shift, and the count in MC1 through MC6 is decremented by two for each shift. The least significant bit position during the shift (A31 for a single register shift, B31 for a double register shift) is either discarded, in the case of a logical shift or arithmetic shift, or routed to the most significant end of the register, in the case of a circular shift. AO is extended to vacant bit positions for the arithmetic shift. Shifting continues until the shift count equals zero. The condition codes are set to 00XX.

Shift Phase Sequence. Preparation phases for the S instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Table 3-62 lists the detailed logic sequence during all shift execution phases.




Figure 3-159. Shift Examples




Figure 3–160. Implementation of Left Shift

3-355

901172




Figure 3-161. Implementation of Right Shift

3-356

901172

Phase	Function Performed			Signals Involved	Comments
PREP	At end of PREP:				
	(A) : RRu1				Contents of private mem-
	(C) : Effective address (shift				ory register Rul. If double register shift is
	type and shift count)			·	being performed, this is least significant half of
	 (D) : Effective address (shift type and shift count) 				number to be shifted. If single register shift is being performed, this number will be destroyed
	(P) : Program address				P-register hold reference address during PRE3, but program address is clocke into P-register at PRE3 clock
	If right shift is specified (shift count is negative) perform the following functions:				
	Set flip-flop FL2	S/FL2	=	P25 PRE3 +	Flip-flop FL2 signifies th
		R/FL2	=	CLEAR +	right shift is being per- formed. P25 is a one if shift count is negative
	(NP26-NP30)- / (MC1-MC5)	MCXNPLI	=	P25 PRE3 FASH	If shift count is even,
	P31 -/→ FL3	FASH	=	OU2 OL5 +	MC1-MC6 hold (SC-2), and FL3 is reset; if shift
	-	S/FL3	=	PRE3 P31 +	count is odd, MC1-MC6
		R/FL3	=	N(FUS PH5) N(FUSF PH8)	hold (SC-1),and FL3 is se
	If left shift is specified perform following function:				
	(P26-P31) / = (MC0-MC5)	MCXPL2	=	FASH PRE3 NP25	MC0-MC5 now hold shif
	Reset flip-flops CC1 and CC2	R/CC1	=	FASH NFUMH PRE3 +	Reset for PH6 use. CC1
		R/CC2	=	FAMDS NFUMH PRE3 +	and CC2 remain reset for right shift
	Clear B-register	вх	=	FAMDS PRE3 +	Zeros are clocked into B
		FAMDS	=	OU2 OL5 +	register to clear the register in the event of a single register left shift. B0 is transferred to A31 this case, and the B-regi ter must therefore contai

Mnemonic: S (25, A5)

Table 3-62.	Shift Se	equence	(Cont.)

Phase	Function Performed		Signa	s Involved	Comments
PRE P (Cont.)	Enable signal (S/SXA)	(S/SXA) FUS		US PRE3 + U2 OL5 +	Preset adder for A — — S in PH5
-	Reset flip-flop NAXRR	S/NAXRR (S/AXRR)	= N	N(S/AXRR) US PRE3 +	Preset for transfer of private memory register R to A-register in PH5
		R/NAXRR	= .	••	
	Branch to PH5	BRPH5	= F	US PRE3 +	
		S/PH5	= B	RPH5 NCLEAR +	
		R/PH5	= .	•••	
PH5	One clock long				
T5L	(A0-A31)	Adder logic set at last PREP clock			If a double register shift is being performed, the contents of private
	If double register shift is being performed, (SO-S31) - / - (BO-B31)	BXS	= F	US PH5 D23 +	memory registers R and Rul are in the A- and B-
	(RRO-RR31) - / (AO-A31)	AXRR	= s.	et at last PREP clock	registers, respectively. If a single register shift is being performed, the contents of private memory register R are no in the A-register, and th B-register contains all zeros.
	Sustain contents of flip-flop FL3	R/FL3	= 1	N(FUS PH5)	Flip-flop FL3 is set if the shift count is odd. This data must be saved until PH6
	Enable signal (S/SXA)	S/SXA)	= f	FASH PH5 +	Preset adder logic for A ————————————————————————————————————
	If leftshift is in effect, perform the following functions:				
	Decrement shift count in MCO-MC5 by one	MCDC7	=	FASH PH5 NFL2 +	MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down- counting starts with MC At the PH5 clock MC0- MC5 hold (SC-1)
	If shift count equals zero, branch to PH7, and request next instruction	BRPH7 MCZ	-	FASH PH5 NFL2 MCZ NMCO NMC1 NMC7	Shifting is not called for by instruction
		<u> </u>			Mnemonic: S (25, A5

Table :	3-62.	Shift	Sequence	(Cont.)
---------	-------	-------	----------	---------

Phase	Function Performed		Sig	nals Involved	Comments	
PH5		S/PH7	=	BRPH7 NCLEAR +		
T5L (Cont.)		R/PH7	=	• • •		
		S/MRQ	=	(S/MRQ/1) +	Core memory request for	
		(S/MRQ/1)	=	FASH PH5 NFL2 MCZ	next instruction in sequence	
		R/MRQ	=	••••		
PH6	PH6 lasts from one to 63 clocks					
	If a left shift is being performed, the following functions occur during each clock period:					
	Enable signal SFT	SFT	=	FASH NIOEN PH6	Signal SFT signifies that shifting iterations are occurring	
	Enable signal (S/SXA)	(S/SXA)	=	SFT + FASH (S/PH6/IO) +	Preset adder for A	
-		(S/PH6/IO)	=	IOPH1 SW13 NIPH10. NPCP2 (NIOEN + IOB0)	clock period. Signal (S/PH6/IO) is a return to shift iterations from I/O service	
	(A0-A31) (S0-S31)	Adder logic set at previous clock by (S/SXA)				
	(\$1-\$31) / - (A0-A30)	AXSL1	=	SFT NFL2 NFSHEX +	Output of adder shifted left one bit position	
	If a single register circular shift is being performed, A0 -/- A31; otherwise, B0 -/- A31	S/A31	=	AXSL1 A31EN/1 +	B-register contains least significant half of number to be shifted if double register shift or zeros if single register	
		A31EN/1	=	AO FUS D22 ND23 PH6		
				+ BO FAMDS PH6 +		
		R/A31	=	AXSL1 +	shift	
	(B1-B31) / = (B0-B30)	BXBL1	-	SFT NFL2 NFSHEX +	B-register shifted left one bit position	
	If a double register circular shift is being performed A0 —/ — B31	S/B31	=	BXBL1 B31EN/1 +	Most significant bit of A-register brought around in circular	
		B31EN/1	=	AO FUS D22 D23 +		
		FUS	=	OU2 OL5	fashion	
		R/B31	=	BXBL1 +		
	Decrement the shift count in MC0-MC5 by one	MCDC7	=	FASH PH5 NFL2 +	MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down– counting starts with MC	
L			- <u></u>		Mnemonic: S (25, A5)	

Table 3-62. Shift Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
PH6	Toggle flip-flop CC1 as one bits	s/cci	=	A0 NCC1 FUS/1 +	CC1 provides an indica-
T5L Cont.)	shift through A0	FUS/1	=	FUS SFT NFL2	tion of whether an odd or even number of one
		R/CC1	=	A0 FUS/1 +	bits have been shifted
		.,		,	out of the A-register
	Set flip-flop CC 2 if overflow into	S/CC2	=	FUS/1 (A0 + A1) +	
1	sign bit position	R/CC2	=	FAMDS NFUMH PRE3 +	
	If an even right shift is being performed, following functions occur during each clock period:				
	Enable signal SFT	SFT	=	FASH NIOEN PH6	Shifting iterations
	Enable signal (S/SXA)	(S/SXA)	=	SFT + FASH (S/PH6/IO) +	Preset adder for A S during next clock period
	(A0-A31) (S0-S31)	Adder logic s	et at		
	(S0-S29) (A2-A31)	AX SR2	=	SFT FL2 NFL3 NFSHEX +	Output of adder shifted right two bit positions
	Set A0 and A1 according to type	S/A0	=	S000 AXSR2 +	
	and length of shift	R/A0	=	AXSR2 +	
		S/A1	=	SOO AXSR2 +	
		R/A1	=	AXSR2 +	
		S000	=	A30 FUS D22 ND23 +	shift
		S00	=	A31 FUS D22 ND23 +	A30, A31 - / - A0, A respectively
		S000	=	B30 FUS D22 D23 + }	Double register circular shift B30, B31 -/ - A0, A1
		S00	=	B31 FUS D22 D23 +)	respectively
		S000	=	A00 +	Arithmetic shift.
.		A00	=	A0 D21 +	original contents of A0 extended to right as shi
		S00	=	A00 +	is made
	f a double register shift is being	S/B0	=	BXBR2 S30/1 +	
	performed, S30 and S31 are clocked nto B0 and B1, respectively	BX BR2	=	FL2 NFL3 NFSHEX SFT +	
		S/30/1	=	B0001EN/1 FL1 +	
				· · · · ·	

Mnemonic: S (25, A5)

Table 3-62.	Shift Sequence (Cont.)
--------------------	------------------------

P hase	Function Performed		Si	Comments	
РН6		R/B0 S/B1	= =	BXBR2 + S31/1 BXBR2 +	
T5L Cont.)		S31/1	=	B0001EN/1 S31 +	
		R/B1	=	BXBR2 +	:
	(BO-B29) - / - (B2-B31)	BXBR2	=	FL2 NFL3 NFSHEX SFT+	
	Decrement shift count in MC1–MC6 by two	MCDC7	=	SFT BRP +	MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down- counting starts with MC5 thereby decrementing shift count by two
	If an odd right shift is being per- formed, the following functions occur during the first clock period:				
	Enable signal SFT	SFT	=	FASH NIOEN PH6	Shifting iterations
	Enable signal (S/SXA)	(S/SXA)	-	SFT + FASH (S/PH6/10) +	Preset adder for A during next clock period
	(A0-A31)	Adder logic se	t at	previous clock by (S/SXA)	х
	(S0-S30)-/(A1-A31)	AXSR1	=	SFT FL2 FL3 +	Output of adder shifted right one bit position
	Set A0 according to type and	S/A0	=	SOO AXSR1 +	
	length of shift	S00	=	A31 FUS D22 ND23 +	Single register circular shift. A31 /- A0
		S00	=	B31 FUS D22 D23 +	Double register circular shift. B31— /-> A0
		S00 A00 R∕A0	=	A00 + A0 D21 + AXSR1 +	Arithmetic shift. A0 extended to right
	If a double register shift is being performed, S31 is clocked into B0	S/BO S31/1 B0001EN/1 BXBR1 R/BO	= = =	S31/1 BXBR1 + B0001EN/1 S31 + FASH D23 + FL2 FL3 SFT BXBR1 +	
	(B0-B30) - / (B1-B31)	B×BR1	=	FL2 FL3 SFT	
	Decrement the shift count in MC1-MC6 by two	MCDC7	=	SFT BRP +	MC6 and MC7 are held to zero and inhibited from counting down by signal FUS. Down- counting starts with MC5 thereby decrementing shift count by two
					Mnemonic: S (25, A5)

Table 3-62.	Shift Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
PH6 T5L (Cont.)	Reset flip-flop FL3	R/FL3	=	N(FUS PH5 + FUSF PH8)	Resetting FL3 indicates that the one odd shift has been performed. Shifting henceforth will be by two's
	During each succeeding clock period, the functions described under the even right shift are performed, with the shift count decremented by two and the number shifted right two bit positions for each clock period				
	Sustain PH6 if the shift count does not equal zero, and an I/O service	BRPH6	=	FAMDS NFSHEX PH6 NBRPH10 NMCZ +	
	call is not pending	MCZ	=	(MC0 MC1 MC7)	Signal MCZ is true when shift count reaches zero
	If an I/O service call is in effect and the shift count is four or above (at least two more shifts to be performed), inhibit setting PH6, complete the I/O opera- tion, and set PH6 to complete the shifting	S/PH6	=	BRPH6 NIOEN NCLEAR +	
		IOEN	=	IOSC IOEN6 NIOINH+	I/O enable
		S/IOSC	=	SC NSCINH IOPOP	Set at previous clock
		IOEN6	=	FAMDS NFPRR NFSHEX IOEN6/1 PH6 NDIOEXIT	I/O enable, phase 6
		NMC0005Z	=	NMC0005Z NFADIV CC2 NEWDM	
				= MC0 + MC1 + + MC5	
		NIOINH	=	N(ADNH PH6 + AB0 PH6 + INTRAP NPCP2)	Not I/O inhibit
		R/PH6	=	•••	
	If the shift count is zero, perform the following functions:				
	Disable signal BRPH6	NBRPH6	=	MCZ +	
	Branch to PH7	S/PH7	=	PH6 NBR NIOEN +	
		NBR	=	NBRPH6	
		R/PH7	=	•••	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/1) +	Memory request for next
		(S/MRQ/1)	=	FAMDS PH6 NBRPH6 NIOEN +	instruction in sequence
		R/MRQ	=	•••	
	Set flip-flop RW	S/RW	=	SFT FUS MCZ +	Set to transfer the result
		R∕RW	=	••••	of the shift to private memory register R
1		<u> </u>			Mnemonic: S (25, A5)

Table 3-62.	Shift	Sequence	(Cont.)
--------------------	-------	----------	---------

Phase	Function Performed		Signals Involved	Comments
PH7	One clock long			
T8L	(A0-A31)	Adder logic se	t at last PH6 clock	Transfer most significant
	(RW0-RW31)	-	S/3 = RW +	word of result to private
			= set at last PH6 clock	memory register R
	Reset flip-flop NLR31F	S/NLR31F	= N(S/LR31)	Force a one on private
		(S/LR31)	= FUS PH7 +	memory address line LR31 during PH10 to select private memory register
		R/NLR31F	=	Rul
	Reset flip-flop NSXBF	S/NSXBF	= N(S/SXB)	Preset logic for BS
		(S/SXB)	= FASH PH7 +	in PH10
		R∕NSXBF =	=	
	If double register shift is being	S/RW	= FUS PH7 D23 NR31 +	
	performed, set flip-flop RW	R/RW =	=	instruction word is odd, R31 inhibits storing the least significant word of the result in private memory register R. The R-register contains the most significant word of the result at the end of the instruction in this case
	Set flip-flop DRQ		BRPH10 NCLEAR +	Inhibits transmission of another clock until data
		R/DRQ =		release signal is received
	Branch to PH10	BRPH10 =	FUS PH7 +	
		S/PH10 =	BRPH10 NCLEAR +	
		R/PH10 =	· · · ·	
	Enable clock T8L	T8EN =	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5 is disabled by signal RW
		NT5EN =	RW +	
н10	(BO-B31)	SXB =	NDIS SXBF +	Transfer least significant
OR	(RW0-RW31)	SXBF =	Set at PH7 clock	word of result to private memory register Rul. Thi
		RWXS/0-RWXS	/3 = RW +	transfer is not made if the
		RW =	Set at PH7 clock	R field of the instruction word was odd or if single register shift is in effect
	ENDE functions			
				Mnemonic: S (25, A5)

SHIFT FLOATING (SF; 24, A4). The SF instruction performs a right or left shift operation on a short-format floating point number in private memory register R, or on a long-format floating point number in private memory registers R and Rul. The shifted result is loaded back into private memory. Both formats of floating point numbers are described in detail in paragraph 3-74.

<u>Right Shift Operations</u>. For a right shift of either a longor short-format floating point number the fraction of the floating point number is shifted one hexadecimal place to the right and the exponent of the number incremented by one. Shifting continues until the number of shifts specified by the instruction have been performed or until the exponent field of the number overflows. The shifted result is loaded back into private memory registers R and Rul; the exponent and fraction of the result is set to all zeros ("true" zero) if the fraction of the floating point number was zero or became zero.

The condition codes are set to 00XX if the number of hexadecimal shifts specified by the instruction have been performed. If exponent overflow has occurred, the condition codes are set to 01XX. Flip-flops CC3 and CC4 are set to 00 if the result is zero, 01 if the result is negative, and 10 if the result is positive.

Left Shift Operations. For a left shift of either a long- or short-format floating point number the fraction of the floating point number is shifted one hexadecimal place to the left, and the exponent of the number is decremented by one. Shifting continues until the number of shifts specified by the instruction have been performed, until the number is normalized (significance in the most significant hexadecimal digit of the fraction), or until the exponent field underflows. The shifted result is then loaded back into private memory. The result is set equal to true zero if the fraction of the floating point number was zero.

The condition codes are set to 00XX if the number of hexadecimal shifts specified by the instruction have been completed. If the fraction is normalized, the condition code settings are 1XXX. Exponent underflow produces settings of X1XX. Exponent underflow and normalization can appear simultaneously. Flip-flops CC3 and CC4 are set to 00 if the result is zero, 01 if the result is negative, or 10 if the result is positive.

Short and Long Formats. If bit position 23 in the instruction word or indirectly addressed word is a zero, the contents of private memory register R are treated as a short-format floating point number. If bit position 23 is a one, the contents of private memory registers R and Rul are treated as a long-format floating point number.

Amount and Direction of Shift. The amount and direction of shift are determined by bit positions 25 through 31 of the effective address. These bits are regarded as a signed quantity, with bit position 25 the sign position. If bit position 25 is a zero, bits 25 through 31 are a positive quantity, and a left shift is required. If bit position 25 is a one, bits 25 through 31 are a negative quantity (in two's complement form), and a right shift is required. The amount of shift is determined by the absolute value of the shift count. The shift count specifies the number of hexadecimal shifts of the fraction to be performed.

Examples. Examples of a short-format right shift and a short-format left shift are shown in figure 3-162.

Implementation of the Shift Floating Instruction. Figure 3-163 shows the basic implementation of a left shift. The shift count is transferred from the P-register to bit positions 0 through 5 of the macro-counter. MC0 through MC7 now hold four times the shift count. If a short format shift is to be performed, the absolute value of the short-format floating point number in the R-register is transferred to the A-register and zeros are transferred to the B-register. If a long-format floating point shift is to be performed, the absolute value of both the R and Ru1 registers is transferred to the A- and B-registers. The A- and B-registers are treated as a single register during shifting operations.


The fraction of the floating point number is contained in A8 through A31 for a short-format shift, or A8 through B31 for a long-format shift. The exponent of the number is in A1 through A7; these seven bits are isolated from the remainder of the A- and B-registers. A0 contains a zero. The fraction in the A- and B-registers is shifted left one bit at a time, and the macro-counter is decremented one count with each shift (effectively decrementing the shift count by onequarter with each shift; the total number of shifts performed must be a multiple of four). The exponent field in A1 through A7 is decremented by one count for every four shifts, since the fraction has been increased by a factor of 16 and the exponent must be reduced to restore the original magnitude of the floating point number.


When the shift count has been reduced to zero, when the fraction of the floating point number has been normalized (a one bit in A8 through A11), or when the exponent field underflows (ones in A0 through A7), shifting stops. The shifted result is corrected to its original sign and transferred back into private memory. If the fraction of the floating point number was originally zero, the floating point number is changed to true zero before the transfer is made.


Figure 3-164 shows the basic implementation of a right shift. The shift count is in the P-register in two's complement form. The shift count is transferred to the macro-counter as follows: bits 26 through 30 are inverted and transferred to MC1 through MC6. A one is forced into MC7. The macrocounter now holds twice the shift count minus one. The floating point number is transferred to the A- and B-registers as in the left shift. The fraction in the A- and B-registers is shifted right two bits at a time with each shift (effectively decrementing the shift count by one-half with each shift; the total number of shifts performed must be a multiple of two). The exponent is incremented by one count with every two shifts to compensate for shifting the fraction. The fraction of the number is reduced by a factor of 16 with each two shifts effected. The two least significant bits of the fraction are lost with each shift.

When the shift count is reduced to zero, when the exponent field overflows (a one in A0), or when the fraction of the number goes to zero, shifting stops. The shifted result is corrected to its original sign and transferred back into private memory. If the fraction of the floating point number was originally zero or became zero, the floating point number is changed to true zero before the transfer is made.

Shift Floating Phase Sequences. Preparation phases for the SF instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Table 3-63 lists the detailed logic sequence during all SF execution phases.







3-366




Figure 3–164. Implementation of Right Shift Floating

3-367

Table 3-63.	Shift	Floating	Sequence
-------------	-------	----------	----------

Phase	Function Performed			Signals Involved	Comments
PREP	At end of PREP:				
	(A) : RR				Contents of private mem-
	(C) : Effective address (shift type and shift count)				ory register R. If long- format shift is being performed, this number will be destroyed in PH3.
	 (D) : Effective address (shift type and shift count) 				If short-format shift, this is entire floating point number
	(P) : Program address ,				P-register holds reference address during PRE3, but program address is clocked into P-register at PRE3 clock
	If right shift is specified (shift				
	count is negative), perform the following functions:				
	Set flip-flop FL2	S/FL2	=	P25 PRE3 +	Flip-flop FL2 specifies that right shift is being
		R∕FL2	$L2 = CLEAR + \dots$	CLEAR +	performed. P25 is a on if shift count is negative
	(NP26-NP31)- / (MC1-MC6)	MCXNPLI	=	P25 PRE3 FASH	MC1-MC7 now contain
	One / ► MC7	S/MC7	=	FUSF MCXNPL1 +	(2 shift count – 1). Shifting in PH6 will be
		R/MC7	=	MCDC7 NFUS +	two bit positions at a time
	If left shift is specified, perform the following functions:				
	(P26-P31)- /- (MC0-MC5)	MCXPL2	=	FASH PRE3 NP25	MC0–MC7 now contain (4 shift count)
	Set flip-flop FL1 if floating point	S/FL1	=	PRE3 RRO +	Store sign of floating
	number to be shifted is negative	R/FL1	=		point number to be shifted
	Clear B-register	BX	=	FAMDS PRE3 +	Zeros are clocked into B- register to clear the register in the event of a short-format left shift. BC is transferred to A31 in this case, and the B- register must therefore contain zeros
	Reset flip-flops CC1 and CC2	R/CC1	=	FASH NFUMH PRE3 +	Reset for PH6 use
		R/CC2	=	FAMDS NFUMH PRE3 +	
. <u> </u>				·····	Anomania, SE (24 A4)

Mnemonic: SF (24, A4)

Table 3-63.	Shift	Floating	Sequence	(Cont.))
-------------	-------	----------	----------	---------	---

Phase	Function Performed		S	ignals Involved	Comments
PREP (Cont.)	If long-format floating point shift is being performed, perform the following functions:				
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR		N(S/AXRR) PRE3 FUSF ND23 + 	Prepare to read least sig- nificant half of floating point number
	Reset flip-flop NLR31F	S/NLR31F (S/LR31) R/NLR31F	=	N(S/LR31) PRE3 FUSF ND23 + 	Force a one on private memory address line LR31 during next phase
	Branch to PH3	BRPH3 S/PH3 R/PH3	=	FAMDS PRE/34 NBRPH5 NANLZ + BRPH3 NCLEAR +	
	If short-format floating point shift is being performed, per– form the following functions:				
	Enable signal (S/SXMA)	(S/SXMA)	=	FUSF PRE3 ND23 +	Preset adder for -A during next phase. Used if floating point number is negative
	Branch to PH5	BRPH5 S/PH5 R/PH5		FUSF PRE3 ND23 + BRPH5 NCLEAR + 	PH3 and PH4 operations involve obtaining the most significant word of the long-format floating point number
PH3 T5L	One clock long. Entered only for long-format shift				
IJL	(RR0-RR31) / ► (A0-A31)	AXRR	=	Set at last PREP clock	Transfer least significant word of long-format num- ber to A-register
	If long-format floating point number is even, enable signal (S/SXA); if odd, enable signal (S/SXMA)	(S/SXA) (S/SX/FL1) (S/SXMA)	=	NFL1 (S/SX/FL1) + FUSF D23 PH3 + FL1 (S/SX/FL1) +	Preset adder to gate absolute value of least significant word of floating point number to sum bus
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR	=	N(S/AXRR) + FUSF D23 PH3 + 	Prepare to read most sig- nificant half of floating point number from private memory register R
I		4			Mnemonic: SF (24, A4)

Table 3-63.	Shift	Floating	Sequence	(Cont.)
-------------	-------	----------	----------	---------

Phase	Function Performed		S	ignals Involved	Comments
PH4 T5L	One clock long. Entered only for long-format shift				
If floating point number is positiv (A0-A31)(S0-S31)		Adder logic s	et a	t PH3 clock	Transfer absolute value of least significant half of floating point number to sum bus
	If floating point number is negative, –(A0–A31)—— – (S0–S31)	Adder logic s	et a	t PH3 clock	Transfer absolute value of least significant half of floating point number to sum bus
	(SO-S31)- / ► (BO-B31)	BXS	=	FUSF D23 PH4 +	Transfer absolute value of least significant half of floating point number to B–register
	If long-format floating point number	(S/SXA)	=	NFL1 (S/SX/FL1) +	Preset adder to gate abso-
	is even, enable signal (S/SXA); if odd, enable signal (S/SXMA), and	(S/SX/FL1)	=	FUSF D23 PH4 +	lute value of most signifi- cant word of floating
	reset flip-flop NK31 if end carry	(S/SXMA)	=	FL1 (S/SX/FL1) +	point number to sum bus
		S/NK31	=	N(S/K31) N(S/SXAMD/1) + N(S/K31/1)	Setting K31 effectively provides a carry to most
		(S/K31)	=	(S/SXMA) +	significant word of the floating point number as
		(S/K31/1)	=	KOO (S/K31/3) +	it is complemented in
		(S/K31/3)	=	High during SF	PH5. If no end carry exists, K31 will be reset
		r/nk31	=	•••	for PH5
	(RRO-RR31) / - (AO-A31)	AXRR	=	Set at PH3 clock	Transfer most significant half of floating point number to A-register
PH5	One clock long				
T5 L	If short–format shift is being implemented, perform the following functions:				
[-(A0-A31)(S0-S31)	Adder logic se	et al	last PREP clock	If the short-format num-
	If floating point number to be				ber is positive, the negated result will not be
	shifted is negative, (SO-S31)— /= (AO-A31)	AXS	=	FUSF PH5 FL1 +	transferred back to A- register. If the short- format number is negative, the negated result replaces original number. A-register now contains absolute value of original floating point number
1				<u></u>	Mnemonic: SF (24, A4)

Mnemonic: SF (24, A4)

Phase	Function Performed		S	ignals Involved	Comments
PH5 T5L (Cont.)	If long-format shift is being implemented, perform the following functions:				
	If long-format floating point number is positive, (A0–A31) —————————————————————(S0–S31)	Adder logic s	set c	at PH4 clock	Insignificant action. Original floating point number in A and B remains unchanged
	If long-format floating point number is negative, (NA0-NA31)	Adder logic s	set c		Absolute value of original long-format
	+ K31	AXS	=	FUSF PH5 FL1 +	floating point number is now in A- and B-registers
	Enable signal (S/SXA)	(S/SXA)	=	FASH PH5 +	Preset adder for AS in PH6
	If left shift is being implemented, decrement count in macro-counter by one	MCDC7	H	FASH PH5 NFL2 +	Precount shift count towards zero. MC6 and MC7 hold 11 at end of PH5 if left shift
	If shift count equals zero,	BRPH7	=	FASH PH5 NFL2 MCZ	Shifting is not called for
	branch to PH7 and request next instruction	S/PH7	=	BRPH7 NCLEAR +	by instruction
		R/PH7	=		
		S/MRQ	=	(S/MRQ/1) +	Core memory request for
		(S/MRQ/1)	=	FASH PH5 NFL2 MCZ +	next instruction in sequence
		R/MRQ	Ξ	•••	sequence
PH6 T5L	Length of PH6 determined by shift count, exponent value, normali- zation, etc. If left shift is being performed, the following functions occur during each clock period:				
	Enable signals FUSF/1 and SFT	FUSF/1	=	FUSF NIOEN PH6 +	Signal SFT signifies that shifting iterations are
Í		SFT	=	FASH NIOEN PH6	occurring
	Enable signal (S/SXA)	(S/SXA)	=	SFT + FASH (S/PH6/IO) +	Preset adder for A
		S/PH6/IO)	=	IOPH1 SW13 NIPH10 NPCP2 (NIOEN + IOB0)	Signal (S/PH6/IO) is a return to shift iterations from I/O service
	Zeros	NPRXAD/0	=	FUSF/1 NDIS +	NPRXAD and NPRXAND
		NPRXAND/0	н	FUSF/1 NDIS +	effectively disable adder logic so that SO-S7 are always zeros
					Mnemonic: SF (24, A4)

.

Table 3-63.	Shift	Floating	Sequence	(Cont.))
-------------	-------	----------	----------	---------	---

Phase	Function Performed		Signals Involved		Comments
PH6	(A8-A31)	Adder logic	set	at previous clock by (S/SXA)	
T5L (Cont.)	(58-531)- / (A7-A30)	AXSL1	Ξ	NFSHEX NFL2 SFT +	Output of adder shifted left one bit position. S8 will always be zero because shifting will stop with normalization of number; A7 is conse- quently never set as a result of shift
	B0 -∕-► A31	S/A31	=	AXSL1 A31EN/1 +	B-register contains the
		A31EN/1	=	B0 FAMDS PH6 +	least significant word of long-format floating poin
		R/A31	=	AXSL1 +	number, or zeros if a short-format shift is in effect
	(B1-B31)- /→ (B0-B30)	BXBL1	=	SFT NFL2 NFSHEX +	B-register shifted left one
	ZeroB31				bit position
	Decrement exponent by one on fourth clock of PH6 and every fourth clock thereafter	ADC7	=	FUSF/1 NFL2 NMC6 NMC7	The exponent is decre- mented after every four shifts to compensate for shifting (the size of the number has effectively been increased by a facto of 16 due to shifting)
	Decrement shift count in MCO-MC7 by one	MCDC7	=	SFT BRP +	The original shift count (specifying the number of hexadecimal digit posi- tions to be shifted) is decremented by one- quarter at each clock
	If a right shift is being performed, the following functions occur during each clock period:				
	Enable signals FUSF/1 and SFT	FUSF/1	=	FUSF NIOEN PH6 +	Signal SFT signifies that
		SFT	=	FASH NIOEN PH6	shifting iterations are occurring
	Enable signal (S/SXA)	(S/SXA)	=	SFT + FASH (S/PH6/IO) +	Preset adder for A
		(S/PH6/IO)) =	IOPH1 SW13 NIPH10 NPCP2 (NIOEN + IOB0)	return to shift iterations from I/O service
		<u> </u>			Mnemonic: SF (24, A4)

Table 3–63. Shift Floating Sequence (Con	t.)
--	-----

Phase	Function Performed		Si	gnals Involved	Comments
РН6	Zeros	NPRXAD/0	=	FUSF/1 NDIS +	NPRXAD and NPRXAND effectively disable adder
T5L (Cont.)		NPRXAND/0	=	FUSF/1 NDIS +	logic so that SO-S7 are always zeros
	(A8-A31)►(S8-S31)	Adder logic s	et a	t previous clock by (S/SXA)	
	(S8-S31)- / - (A10-A31)	AXSR2	=	NFSHEX FL2 NFL3 SFT +	Output of adder shifted right two bit positions. A8 and A9 will always be reset, since zeros are present on S6 and S7
	If a long-format shift is being	S/B0	=	S31/1 BXBR2 +	
	performed, S30, S31 / B0, B1	S30/1	=	S30 B0001EN/1 +	
	Otherwise, zeros / - BO, B1	B0001EN/1	=	= FASH D23 +	
		R/B0	=	BXBR2 +	
		S/B1	=	S31/1 BXBR2 +	
		S31/1	=	S31 B0001EN/1 +	
		R/B1	=	BXBR2 +	
	(BO-B29)	BXBR2	=	FL2 NFL3 NFSHEX SFT +	NFL3 applies to fixed point shift only
	Increment exponent by one on second clock of PH6 and every second clock thereafter	AUC7	=	NCC2 FL2 FUSF/1 NMC7	Exponent incremented after every two shifts to compensate for shifting (size of number has been effectively decreased by a factor of 16 due to shifting)
	Decrement shift count in MC1-MC7 by one	MCDC7	=	SFT BRP +	The original shift count (specifying number of hexadecimal digit posi- tions to be shifted) is decremented by one-half at each clock
	Sustain PH6 until shift count reaches zero or until normalization occurs on	BRPH6	=	FAMDS PH6 NMCZ NFSHEX NBRPH10	
	left shift, providing none of follow-	MCZ	=	NMCO NMCI NMC7	
	ing conditions exist:	FSHEX	=	FUSF (FNORM + A0 + FL3)	
	a. Exponent overflow or	S/PH6	=	BRPH6 NIOEN NCLEAR +	
	underflow	R/PH6	=	•••	
	b. Fraction equal to zero				
	c. I/O service call pending				

Table 3–63. Sl	hift Floating	Sequence	(Cont.)
----------------	---------------	----------	---------

Phase	Function Performed		S	ignals Involved	Comments
PH6	If an I/O service call is in effect	S/PH6	=	BRPH6 NIOEN NCLEAR +	
T5L	and more shifts are to be performed (macro-counter holds a count of	IOEN	=	IOSC IOEN6 NIOINH +	I/O enable
(Cont.)	four or above, and signal FSHEX is	s/iosc	=	SC NSCINH IOPOP	Set at previous clock
	false), inhibit setting PH6, complete I/O operation, and then set PH6 to complete shifting	IOEN6	=	FAMDS NFPRR NFSHEX IOEN6/1 PH6 NDIOEXIT	I/O enable, phase 6
		IOEN6/1	=	NMC0005Z N(FADIV CC2) NEWDM	
		NMC0005Z		= MC0 + MC1 + + MC5	
		NIONH	=	N(ADNH PH6 + ABO PH6 + INTRAP NPCP2)	Not I/O inhibit
		R/PH6	=	•••	
	If shift count equals zero or signal FSHEX is true, and no I/O service call is pending, perform the following operations:				
	Set flip-flop MRQ	flip-flop MRQ =	(S/MRQ/1) +	Core memory request for	
		(S/MRQ/1)		FAMDS PH6 NIOEN NBRPH6 +	next instruction in sequence
		R/MRQ	=	•••	
	Set flip-flop CC1 if fraction is	s/cci	=	FUSF/1 FNORM +	
	normalized on left shift	FNORM	=	(A8 + A9 + A10 + A11) MC6 MC7 NFL2	
		R/CC1	=	FASH NFUMH PRE3 +	
	Set flip-flop FL3 If fraction equals zero	S/FL3	=	FUSF/1 N(S0+S1++S31) N(B0+B1++B31)	
		R/FL3	=	N(FUSF PH8 + FUS PH5)	
		S/CC2	=	FUSF/1 A0 +	Exponent overflow occurs
	underflow or overflow has	R/CC2	=	FUSF PH8 FL3 NFUMH +	if value in exponent field is incremented over 127. Exponent underflow occur if value is decremented below zero
		NBRPH6	=	MCZ + FSHEX +	
	branch to PH7	S/PH7	=	PH6 NBR NIOEN +	Signal NBR is true when
		R∕PH7	=		BRPH6 is disabled
					Mnemonic: SE (24 A4)

Mnemonic: SF (24, A4)

Table 3 -63.	Shift F	loating	Sequence	(Cont.))
---------------------	---------	---------	----------	---------	---

Phase	Function Performed			Signals Involved	Comments
PH7	One clock long				
T5L	Reset flip-flop NSXBF	S/NSXBF (S/SXB) R/NSXBF	9 II II	N(S/SXB) FASH PH7 + 	Preset logic for B
	Reset A0 to clear possible exponent overflow or underflow	R/A0 FUSF/1	=	FUSF/1 + FUSF NIOEN PH7 +	
	Set flip-flop FL3 if fraction equals zero	S/FL3 R/FL3 (R/FL3)	=	FUSF/1 N(S0 + S1 + + S31) N(B0 + B1 + + B31) (R/FL3) FUSF PH8 +	Fraction may have gone to zero on last shift of PH6
	Set flip-flop CC1 if fraction is normalized on left shift	S/CC1 FNORM R/CC1		FUSF/1 FNORM + (A8 + A9 + A10 + A11) MC6 MC7 NFL2 FASH NFUMH PRE3 +	Fraction may have been normalized on last shift of PH6
	Set flip-flop CC2 if exponent overflow or underflow has occurred	S/CC2 R/CC2	=	FUSF/1 A0 + FUSF PH8 FL3 NFUMH +	Overflow or underflow may have occurred on last shift of PH6
PH8	One clock long				
T5L	(B0-B31)	SXB SXBF DXS	=	NDIS SXBF + Set at PH7 clock FUSF PH8 +	Least significant word of shifted result transferred to D-register. This quan- tity is all zeros if a short format shift is in effect
	If original floating point number was positive, enable signal (S/SXD). If original floating point number was negative, enable signal (S/SXMD), and reset flip-flop NK31 Reset flip-flop NLR31F		=	FUSF PH8 NFL1 + FUSF PH8 FL1 + N(S/K31) N(S/SXAMD/1) + N(S/K31/1) (S/SXMD) + (S/K31/2) (S/K31/3) + High during Sf High during SF N(S/LR31) FUSF PH8 + 	Take correct value of the shifted result in PH9 and PH10 Force a one on private memory address line LR31 during PH9 to select private memory register Ru 1

Mnemonic: SF (24, A4)

Table 3-63.	Shift	Floating	Sequence	(Cont.)
-------------	-------	----------	----------	---------

Phase	Function Performed		S	ignals Involved	Comments	
PH8	If long-format shift is being	S/RW	=	FUSF PH8 D23 +	Prepare to write least sig- nificant word of shifted	
T5L (Cont.)	performed, set flip-flop RW	R∕RW	=		result into private memory register Rul	
	If fraction is zero, perform the following operations:					
	Set flip-flop CC1 if left shift	s/CC1	=	FUSF PH8 NFL2 FL3 +	A zero fraction is con- sidered to be normalized	
		R/CC1	=	FASH NFUMH PRE3 +	sidered to be normalized	
	Reset flip-flop CC2	R/CC2	=	FUSF PH8 FL3 +	Cancel a possible expo- nent underflow or over- flow indication. Result is true zero	
	Sustain the state of flip-flop FL3	R/FL3	=	N(FUSF PH8) +	FL3 indicates a fraction of zero. This data is needed in PH9	
PH9	One clock long					
T8L	If original floating point number was positive, (D0-D31) (S0-S31)	Adder logic	set a	t PH8 clock by (S/SXD)		
	If original floating point number was negative, (ND0–ND31) + K31 (S0–S31)	Adder logic	set a	t PH8 clock by (S/SXMD)		
	If long-format shift, (S0-S31)	RWXS/0-RW	xs/:	$3 = RW + \dots$	Transfer corrected shifted result to private memory	
	(RW0-RW31)	RW	=	Set at PH8 clock	register Rul	
	Set K31 if end carry resulted from (S/SXMD) operation	S/NK31	-	N(S/K31) N(S/SXAMD/1) + N(S/K31/1)	Provide carry to most sig- nificant word of result in PH10	
		(S/K31)	=	(0) 00 000 (0) 000		
				KOO (S/K31/3) +		
		(S/K31/3)		High during SF		
		Ř/NK31	=	•••		
	Set flip-flop RW	S/RW	=	FAMDS PH9 +	Prepare to write most sig- nificant word of result	
		R/RW	=		into private memory regis- ter R (complete result if short-format shift is being performed)	
		1		(S/DRQ) NCLEAR	Inhibits transmission of	
	Set flip-flop DRQ	S/DRQ	=	(J) DRQ) RELEAR		
	Set flip-flop DRQ	S/DRQ (S/DRQ)	=	PH9 +	another clock until data release signal is received	

Phase	Function Performed			Signals Involved	Comments
PH9 T8L (Cont.)	Enable clock T8 if short-format shift	TBEN	=	NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	T5 is disabled by signal SXADD/1
. ,		NT5EN	=	RW +	
	Enable clock T11 if long-format shift	NT8EN	=	SXADD/1 RW +	
	If fraction is not zero, perform the following operations:	•			
	If original floating point number was positive, enable signal (S/SXA).	(S/SXA)	=	NFL1 (\$/\$X/FL1) +	Take correct value of most significant word of
	If original floating point number was negative, enable signal (S/SXMD)	(S/SX/FL1)	=	FUSF PH9 NFL3 +	shifted result in PH10. I FL3 is set, zeros will be
	and do not set K31 unless end carry is present	(S/SXMD)	=	FL1 (S/SX/FL1) +	gated to sum bus in PH10
PH10	Sustained until data release				
DR	If original floating point number was positive (A0–A31) (S0–S31)	Adder logic s (S/SXA)	et a	t PH9 clock by	
	If original floating point number was negative (NA0–NA31) + K31 ————(S0–S31)	Adder logic s (S/SXMD)	et a	t PH9 clock by	
	(S0-S31)(RW0-RW31)	RWXS/0-RWX	xs/3	$B = RW + \dots$	Transfer corrected shifted
		RW	=	Set at PH9 clock	result to private memory register R. Zeros are transferred if fraction is zero (floating point num- ber has been changed to true zero)
	Set flip-flop CC3 if the result of	s/cc3	=	SGTZ TESTS +	
	the shift was greater than zero. Otherwise, reset CC3	SGTZ	=	(SO + S1 + + S31) + $(BO + B1 + + B31)$	
ľ		TESTS	=	(NS0 NFACOMP) + FUSF ENDE +	B-register contains least significant word of
		R/CC3	=		shifted result
	Set flip-flop CC4 if shift result	S/CC4	=	(S/CC4/2) TESTS +	
	was less than zero. Otherwise,			S0 NFACOMP +	
	reset CC4	(3/CC4/2) R/CC4		TESTS +	
	ENDE functions				
		L			Mnemonic: SF (24, A4)

Table 3– 63.	Shift	Floating	Sequence	(Cont.)
---------------------	-------	----------	----------	---------

•

3-377

3-74 Family of Floating Point Instructions

<u>GENERAL</u>. Implemented floating point instructions can be used to add, subtract, multiply, and divide floating point numbers. Floating point instructions are implemented by the addition of the floating point option to the Sigma 5 computer system. If the floating point option is not present in the system, and execution of a floating point instruction is attempted, the computer will abort execution of the instruction. A trap to memory location X'41' (65₁₀), the unimplemented instruction trap location, will result.

The following instructions are included in the floating point option:

Instruction	Mnemonic	Opcode
Floating Add, Short	FAS	3D, BD
Floating Add, Long	FAL	1D, 9D
Floating Subtract, Short	FSS	3C, BC
Floating Subtract, Long	FSL	1C, 9C
Floating Multiply, Short	FMS	3F, BF
Floating Multiply, Long	FML	1F, 9F
Floating Divide, Short	FDS	3E, BE
Floating Divide, Long	FDL	1E, 9E

FLOATING POINT HARDWARE. The floating point option of the Sigma 5 computer consists of additional modules that

supplement the CPU logic. The assembly is called the floating point box since it is physically separate from the main CPU logic. Registers and logic in the floating point box are very similar to the main CPU logic.

Note

Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.

FLOATING POINT FORMATS. There are two floating point number formats for the Sigma 5 computer, short and long. Both are shown in figure 3-165. The short format is made up of a sign bit, bit 0; an excess-64 biased exponent, bits 1 through 7; and a 24-bit mantissa, bits 8 through 31. The long format adds 32 bits of lower significance to the mantissa.

A floating point number in the Sigma 5 has the following form:

Floating Point Number = $S(M \times 16^{E})$

S represents the sign bit of the number, bit 0. If the sign bit is a zero, the number is positive and in true form. If the sign bit is a one, the entire number is in two's complement form. M is the mantissa of 24 or 56 bits. The mantissa is a fraction with the binary point immediately before bit position 8. E is the exponent, with the bias of 64 removed. The term "inverted" refers to the exponent in a negative






Figure 3-165. Floating Point Number Formats





floating point number; the exponent must be uninverted before bias is removed.

The largest positive mantissa has all ones in the mantissa field of the floating point number, representing a quantity of $(1-2^{-24})$ or $(1-2^{-56})$. The smallest positive mantissa is all zeros, representing a quantity of zero. The largest mantissa in a negative floating point number is all zeros with a one in the least significant bit, $-(1-2^{-24})$ or $-(1-2^{-56})$; the smallest bit is a mantissa of all ones, $-(2^{-24})$ or $-(2^{-56})$.

The sign bit and the exponent field of the floating point number, taken together, represent an excess-64, signed, exponent quantity. For example, if a positive floating point number has an exponent field of 1111112, the excess-64, signed quantity represented is $S_{11111112}$, or + 127. If the bias is removed by subtracting 64, the result is

001111112 or + 63. In this manner the exponent of a floating point number may be treated as a separate entity in arithmetic operations with other exponents. As another example, consider an exponent of 0111101_2 in a positive number. The exponent 0111101_2 in this number represents

 $\frac{s}{00111101_2} - \frac{s}{01000000_2} = \frac{s}{11111101_2}, \text{ or } -3. \text{ Exponents}$ in negative floating point numbers are inverted form. The exponent 1000010_2 in a negative number, when inverted, becomes $\frac{s}{00111101_2}$. When bias is removed, the result is $\frac{s}{00111101_2} - \frac{s}{01000000_2} = \frac{s}{11111101_2}, \text{ or } -3.$

EXAMPLES OF FLOATING POINT NUMBERS. Examples of a positive and a negative floating point number with an explanation of the fields and conversion are shown in figure 3-166.

NORMALIZATION. A floating point number is said to be normalized if the absolute value of the mantissa is less than one but greater than 1/16. The mantissa of a positive floating point number must have a one somewhere in the four most significant bits (most significant hexadecimal digit must be nonzero) for the number to be normalized. A negative number is in two's complement form; a negative floating point number, therefore, must have a zero in the four most significant bits or have all ones in the four most significant bits and zeros in the remaining digits. The negative floating point number $1XXXXXX00 \rightarrow 0$ is illegal, as the absolute value of this number is equal to one.

Normalization of a floating point number takes place as follows: the mantissa is shifted one hexadecimal place to the left. The exponent is decremented by one to compensate for the shift. Left shifting and decrementing of the fraction continues until the absolute value of the mantissa is greater than or equal to 1/16. Normalization is illustrated in figure 3-167.

A floating point number is said to be simple-normalized if it is the range of $+ 1/16 \le N < 1$ or $-1 \le N < -1/16$. Simple-normalized numbers are permissible only in the hardware while a floating point instruction is being implemented, and are not legal in memory.

FLOATING POINT MODE CONTROL BITS. Three bits in PSW1 of the program status doubleword control performance of floating point instructions.

<u>Floating Point Addition and Subtraction</u>. FN, floating normalize, is significant only during floating point additions and subtractions. If FN is a zero, the results of additions and subtractions are to be postnormalized. If exponent underflow occurs, if the result is zero, or if more than two hexadecimal shifts are required for normalization, floating mode bits FS and FZ determine the resultant action. If FN is a one, postnormalization is inhibited and FS and FZ are ignored.

FZ, floating zero, is significant during additions or subtractions if FN is a zero. If exponent underflow occurs during floating point addition or subtraction and the FZ bit is a zero, the result is set equal to all zeros, providing there is no trap by the FS bit. If exponent underflow occurs and the FZ bit is a one, the computer traps to location X'44' with the contents of private memory unchanged.

FS, floating significance, is significant during additions or subtractions if FN is a zero. If FS is a zero and the result is zero, the mantissa and exponent of the result are set




Figure 3-167. Normalization of Floating Point Numbers

equal to all zeros. If FS is a one and the result is zero, or more than two hexadecimal shifts are required for normalization of the result, the computer traps to location X'44' with the contents of private memory unchanged.

Exponent overflow unconditionally causes a trap to location X'44' with private memory unchanged.

<u>Floating Point Multiplication and Division</u>. If exponent overflow occurs during a floating multiply or divide or if division by zero is attempted, the computer unconditionally traps to location X'44'. Private memory remains unchanged.

If the FZ bit is a zero and the exponent of the result of a multiplication or division has been reduced below zero (underflow) or if the mantissa of the result is zero, the exponent and mantissa of the result are set equal to all zeros. If FZ is a one and one of these conditions occurs, the computer traps to location X'44'. Private memory remains unchanged.

Condition Code Settings. Condition code settings for the eight floating point instructions are shown in table 3-64.

FLOATING ADD, SHORT (FAS; 3D, BD). FAS adds the effective word and private memory register R. If no floating point arithmetic fault occurs, the sum is loaded into private memory register R.

FLOATING ADD, LONG (FAL; 1D, 9D). FAL adds the effective doubleword and private memory registers R and Rul. R must be an even value for correct results. If no floating point arithmetic fault occurs, the sum is loaded into private memory registers R and Rul

FLOATING SUBTRACT, SHORT (FSS; 3C, BC). FSS subtracts the effective word from the contents of private memory register R. If no floating point arithmetic fault occurs, the difference is loaded into private memory register R.

FLOATING SUBTRACT, LONG (FSL; 1C, 9C). FSL subtracts the effective doubleword from the contents of private memory registers R and Rul. R must be an even value for correct results. If no floating point arithmetic fault occurs, the sum is loaded into private memory registers R and Rul.


со		DITIC DE	DN	MEANING IF NO TRAP TO LOCATION X'44'	MEANING IF TRAP TO LOCATION X'44' OCCURS
1	2	3	4		
	0 0 0	0 0 1	0 1 0	$ \begin{array}{l} A \ge 0, \ 0/A, \ \text{or} \ -A \ +A \\ N < 0 \\ N > 0 \end{array} \text{ with } FN = 1 \\ \end{array} \right\} \text{Normal results} $	* ② * *
0 0 0	1 1 1	0 0 1	0 1 0	* ② * *	Divide by zero Overflow, N < 0 Overflow, N > 0
3{1 1	0 0 0	0 0 1	0 1 0	$ \begin{array}{c} -A + A \\ N < 0 \\ N > 0 \end{array} \end{array} > 2 \text{ Postnormal-} \\ \text{izing shifts} \end{array} \right\} \begin{array}{c} \text{FS} = 0, \text{ FN} = 0, \text{ and} \\ \text{no underflow} \end{array} $	$ \begin{array}{c} -A + A \\ N < 0 \\ N > 0 \end{array} > 2 Postnormal - izing shifts \\ flow with FZ = 1 \end{array} \right\} \begin{array}{c} FS = 1, FN = 0, \\ and no under-flow with FZ = 1 \end{array} $
1 1 1	1 1 1	0 0 1	0 1 0	Underflow with FZ=0 and no trap by FS=1 ① * *	* Underflow, N < 0 Underflow, N > 0 $FZ = 1$
				 Result set to true zero * indicates impossible configurations Applies to add and subtract only where FN=0 	

Table 3-64. Floating Point Condition Code Settings

FLOATING ADD AND SUBTRACT PHASE SEQUENCE. Preparation phases for FAS and FSS are the same as the general PREP phases for word instructions, paragraph 3–59. Preparation phases for FAL and FSL are the same as the general PREP phases for doubleword instruction, paragraph 3–59.

Figure 3-168 shows the general method of FAS, FAL, FSS, and FSL implementation. The example shown is one of a simplified floating addition. Table 3-65 lists the detailed logic for execution of floating add and floating subtract instructions.

A. TRANSFER OF OPERANDS:	(FN = 0) $0 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0$	
B. EXPONENT DIFFERENCING:	$ \begin{array}{c} \text{SIGN BIT} \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 & = & 71 & - & 64 & = & +7 \\ 1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & = & 73 & - & 64 & = -(+9) \\ \hline \hline \\ \hline \\ \hline \\ 1 & 1 & 1 & 1 & 1 & 1 & 0 & = & \hline \\ \hline \\ \hline \end{array} $	
C. EQUALIZATION OF <u>EXPONENTS:</u> EXAMINE EXPONENT DIFFERENCE: AD JUST SMALLER FLOATING POINT NUMBER :	$1 1 1 1 1 1 0 \neq 0$ $0 = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	
EXAMINE EXPONENT DIFFERENCE:	$\begin{array}{c} 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 1 \\ \hline 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} = 0$	
D. ADDITION: UNBIAS EQUALIZED EXPONENT:	$ \begin{array}{c} 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	
E. OVERFLOW DETECTION AND <u>POSTNORMALIZATION:</u> CHANGE TO ABSOLUTE VALUE AND EXAMINE:	0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 SHIFT LEFT ONE HEX. DIGIT	-
FIRST POSTNORMALIZATION TRY: F. <u>POSTNORMALIZATION:</u>	0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0	-
BIAS EXPONENT:	0 0 0 0 0 1 1-1 1 0 0 0 0 0 0 0 0 0 0 0 +1 0 0 0 0 0 0 0 1 0 0 0 1 1 1 1 0 0 0 0	-
G. <u>STORAGE:</u> CHANGE TO PROPER FORM AND STORE:	1 0 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0	
		90112



Phase	Function Performed		Signals Involved			
		point bo charts fo	Note that take place in the floating x are underscored in the sequence or the floating point instructions. PU functions are not underscored.			
PREP	At end of PREP:					
	(A): RR			Contents of private mem ory register R. Most significant word (MSW) of augend		
	(C): Core memory operand MSW			MSW of addend		
	(D): Core memory operand MSW			MSW of addend		
	Enable signal (\$/\$XNA)	(S/SXNA)	= FAFL PRE/34 +	Preset adder for -A S in PH1		
	If long format instruction is in effect, perform the following functions:					
ł	Force a one into P31	PUC31	= FAFL NO2 PRE3 NANLZ +	Prepare to obtain LSW o addend		
	Set flip-flop MRQ	S/MRQ (S/MRQ/1)	= (S/MRQ/1) + = FAFL NO2 NANLZ PRE3 +	Memory request for LSW of addend. Inhibited if trap because floating point option not present		
		R/MRQ	=			
	Enable clock T8	S/NT8L	= N(S/T8L)	Clocks for remainder of		
		(S/T8L)	= FAFL NIOACT NPH10	floating point phases ar T8 unless I/O service		
		R/NT8L	=	call is in effect (PH6)		
	FPCON———floating point box	FPCON	= FAFL PRE3 +	Start functions in floating point box		
	Set flip-flop PH1	S/PH1	= FPCON NPH1	Sets Box PH1		
		<u>R/PH1</u>	=			
CPU	One clock long					
PH1; Box	(NA0-NA31)(S0-S31)	Adder logic set	t at PH1 clock	Gate MSW of augend to		
PH1; T8L	(NSO-NS31)	FPXS	= NPH8 NDIS	FP lines		
I				Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)		

Table 3-65.	FAS,	FSS,	FAL,	FSL	Sequence
-------------	------	------	------	-----	----------

Table 3-65.	FAS,	FSS,	FAL,	FSL	Sequence	(Cont.)
-------------	------	------	------	-----	----------	---------

Phase	Function Performed		Signals Involved	Comments
CPU PH1;	FP0	SXFP/U	= S4607XFP	Sign of augend
Box PH1;		S4607XFP	= PH1 NFPDIS +	<u></u>
T8L (Cont.)	(FP8-FP31) (S48-S71)	SXFP/U	= \$4607XFP	Mantissa of augend ——— (\$48-\$71)
(,	(FP0-FP7)	SXFP/4	= S4607XFP +	Exponent of augend
	Zeros			No gating term enabled
	<u>(\$46-\$71, \$0-\$31)</u>	AXS	= PH1 +	
	<u>(A46-A71, A0-A31)</u>			(A) : 46 47 71 AUG AUG MANTISSA 71 AUG ZEROS
				0 718 ZEROS 31
		500001		901172A. 3154
	D0:> FPCON> floating point box	FPCON	= FAFL PH1 D0 +	Transfer sign of addend to MWN in floating
	FPCON-/MWN	<u>s/mwn</u>	= FPCON PH1	point box
		<u>R/MWN</u>	= PH1	J
	Clear B-register	BX	= PH1 +	
	Clear E-register	EX	= PH1 +	
	Clear F-register	FX	= PH1 +	
	If long format instruction is in effect, perform the following functions:			
	Force a one on private memory address line LR31	(S/LR31)	= FAFL NO2 PH1 +	Prepare to obtain LSW of augend
	Reset flip-flop NAXRR	S/NAXRR	= N(S/AXRR)	Preset logic for RRu1
		(S/AXRR) R/NAXRR	= FAFL NO2 PH1 +	
	Enable signal (S/SXND)	(S/SXND)	= = FAFL PH1 +	Preset adder for ND
	Set flip-flop PH2	S/PH2	= PH1	Box PH2
		R/PH2		
				Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

.

Phase	Function Performed	9	Signals Involved	Comments
CPU	One clock long		**************************************	
PH2; Box	(ND0-ND31)	Adder logic set o	at PH1 clock	MSW of addend
PH2;	(NSO-NS31) ——— (FPO-FP31)	FPXS	= NPH8 NDIS	lines
T8L	FPO	SXFP/U	= \$4607XFP	Sign of addend
	······································	\$4607XFP	= PH2 NFPDIS +	S46, S47
	(FP8-FP31)	SXFP/U	= \$4607XFP	Mantissa of addend
	(FP0-FP7)	SXFP/4	= \$4607XFP	Exponent of addend
				<u> </u>
	Zeros — (S8-S31)			No gating term enabled
	<u>(\$46-\$71, \$0-\$31)</u>	DXS	= PH2 +	
	(D46-D71, D0-D31)			ss
				(D) : ADD MANTISSA
				ADD ZEROS
				901172A. 3155
	(NA0-NA7)-/(F0-F7)	FXNA	= PH2 NO6	Augend exponent-/->
				F-register
	If augend is negative	<u>R/A0</u>	= AX/L	Uninverted augend
	(NA0-NA7)-/(A0-A7)	AX/L	= AXL +	$\frac{\text{exponent}}{40-A7}$
		AXL	<u>= PH2 A0</u>	
		<u>S/A1</u>	= NA1 PH2 A0	
		: S/A7	: = NA7 PH2 A0	
		R/A1-R/A7	= AX/L	
				5 840
	Set flip-flop A8	<u>S/A8</u>	= PH2 NMUL +	For PH3 use
		<u>R/A8</u>	= AX/L	
	Set flip-flop D8 if addend is	<u>S/D8</u>	= PH2 MWN +	For PH3 use
	negative	<u>R/D8</u>	= DX/L	
		DX/L	<u> </u>	
		<u>DX</u>	<u>= PH2 +</u>	
				Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D)

FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FAS, FSS	, FAL,	FSL Sequence	(Cont.)
----------------------	--------	--------------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box PH2; T8L (Cont.)	Enable signal (S/SXAPD) if addend is negative Enable signal (S/SXAMD) if addend is positive	$\frac{(S/SXAPD) = (S/SXAPD/1) + \dots}{(S/SXAPD/1) = PH2 NMUL MWN + \dots}$ $\frac{(S/SXAMD) = N(S/SXAPD)}{(S/SXAMD/2) + \dots}$ $\frac{(S/SXAMD/2) = PH2 + \dots}{(S/SXAMD/2) = PH2 + \dots}$	For exponent arithmetic in PH3 For exponent arithmetic in PH3
	If long format instruction is in effect, perform the following functions: (RRO-RR31) -/ - (AO-A31)	AXRR = Set at PH1 clock	LSW of augend / -> A-register
	Enable signal (S/SXNA)	(S/SXNA) = FAFL PH2 +	Preset adder for -A
	Set flip-flop DRQ	S/DRQ = (S/DRQ/2) + (S/DRQ/2) = FAFL NO2 PH2 + R/DRQ =	Inhibits transmission of another clock until data release received from core memory. (Memory request made during PREP)
	Set flip-flop PH3	$\frac{S/PH3}{R/PH3} = \frac{PH2}{\dots}$	Box PH3
CPU PH3; Box PH3; T8L if	One clock long (A46-A71, A0-A31) ± (D46-D71, D0-D31) (S46-S71, S0-S31)	Adder logic set at PH2 clock	(A0-A7) contains unin- verted augend exponent. The adder is set to sub-
short, DR if long	(SO-S7)	<u>S/E0 = S0 PH3 +</u> : : S/E7 = S7 PH3 +	tract the uninverted addend exponent from the uninverted augend exponent. D8, set in
		$\frac{R/E0}{EX} = \frac{EX + \dots}{EX}$	PH2 if addend negative, effectively adds a one for two's complement of addend exponent
	(NA0-NA31)	Adder logic set at PH2 clock FPXS = NPH8 NDIS	LSW of augend — FP lines if long format in- struction. If short format, action is meaningless
		(Continued)	Mnemonic: FAS(3D, BD) FSS(3C, BC) FAL(1D, 9D) FSL(1C, 9C)

Phase	Function Performed		Sign	als Involved	Comments
CPU	If long format instruction	AXFP	_	PH3 NO2	LSW of augend/
PH3; Box	(FPO-FP31) -/ (AO-A31)				A-register
PH3; T8Lif	If short format instruction				No gating term enabled
short,	Zeros-/(A0-A31)				
DR if long	(MB0-MB31)	DXC	=	FAFL NO2 PH3 +	LSW of addend — - C-
(Cont.)	(D0-D31) if long format instructions				and D-registers
	Enable signal (S/SXND)	(S/SXND)	=	FAFL PH3 +	Preset adder for –D
	Set flip-flop PH4	S/PH4	=	РНЗ	Box PH4
		S/PH4	=		
CPU	One clock long				
PH4; Box	(ND0-ND31)	Adder logic set	at P	H3 clock	LSW of addend if long
PH4; T8L	(NSO-NS31)	FPXS	=	NPH8 NDIS	format instruction. Meaningless if short format
	If long format instruction	SXFP/4	=	S0031 XFP +	
	(FP0-FP31)	SXFP/A	=	S0031 XFP +	
		S0031XFP	=	PH4 NO2 NFPDIS	
	If short format instruction				No gating term enabled
	Zeros				
	(50-531) - (D0-D31)	DXS/L	-	PH4 +	LSW of addend (if long
					format) or zeros (if short
					format) - / - D-register
	Clear condition code flip-flops	R/CC	=	FAFL PH4 +	
	Enable signal (S/SXB)	(S/SXB)	=	FAFL PH4 +	Preset logic for B
		(0) 0) (0)		.,	in PH5
	Branch to CPU PH5	S/PH5	=	PH4 NBR	CPU enters PH5. Float-
		R/PH5	=		ing point box may go to PH5 or PH6
	If exponent difference in E-register				
	is equal to zero, perform the				
	following functions:				
	Signal ASPP is enabled	ASPP	=	PH4 NO6 E0003Z	Add/subtract prepara-
				<u>E0407Z +</u>	tion. Addition or sub-
					traction may be done,
					as exponents are equal
	Enable signal (S/SXAPD) if	(S/SXAPD)	=	(S/SXAPD/1) +	Preset adder for A + D
	add instruction .	<u>(S/SXAPD/1)</u>	=	ASPP 07 NSW1 +	<u> </u>
		(Conti	nued		Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FA	AS, FSS,	FAL,	FSL Sequence	(Cont.)
----------------	----------	------	--------------	---------

Phase	Function Performed		Sigr	als Involved	Comments
CPU PH4; Box PH4; T8L (Cont.)	Enable signal (S/SXAMD) if subtract instruction (F0-F7) -64 -/ - (E0-E7) if exponent in F-register is uninverted	EXFM64	=	ASPP NFO	Preset adder for A - D S in PH5 The uninverted, unbiased augend exponent is
(com.)	(NF0-NF7) -64 -/ (E0-E7) if exponent in F-register is inverted	EXNFM64	=	ASPP FO	transferred to F-register. This also is the exponent of the addend in this case
	<u>Branch to Box PH6</u>	<u>S/NPH6</u> (S/PH6) F/NPH6	=		<u>Go to add/subtract phase</u>
	If exponent difference in E-register is greater than zero, perform the following functions: Signal ALM is enabled	ALM	=	PH4 NO6 NE0 NASPP	Augend exponent is greater than addend exponent Right align addend
	Enable signal (S/SXD) if addend positive	(S/SXD) (S/SXAVD)	=	+ (S/SXAVD) ND46 + PH4 ALM +	Prepare to take absolute value of addend in PH5. Preset adder logic
	Enable signal (S/SXMD) if addend negative, and set flip–flop SW1	<u>(S/SXMD)</u> <u>S/SW1</u> <u>(S/SW1/1)</u> R/SW1	=	(S/SXAVD) D46 + (S/SW1/1) + ALM MWN + NPH9	<u>SW1 signifies that oper–</u> and sign has been reversed
	Set flip-flop FPR if result of arith- metic operation in PH6 will be opposite to correct result	<u>S/FPR</u> R/FPR	=	ALM N(MWN ⊕ O7) + PH7 NO6 D46 +	Floating polarity reversed
	<u>(E0-E7) -1 / - (E0-E7)</u>	EDC7	=	ALM +	Downcount exponent difference toward zero. (Exponent difference is a positive number)
	<u>Set flip-flop SW2</u>	<u>S/SW2</u> R/SW2	=	PH4_ALM_NPH7 +	Signifies that A
	Branch to Box PH5	<u>S/NPH5</u> (S/PH5) R/NPH5	=	N(S/PH5) PH4 NO6 NASPP +	Go to alignment phase
_					Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

.

Phase	Function Performed	Signals Involved	Comments
CPU PH4; Box PH4; T8L	If exponent difference in E- register is less than zero, perform the following functions: Signal ALR is enabled	ALR = PH4 NO6 E0 NRTZ	Addend exponent is greater than augend exponent Right align augend
(Cont.)	Enable signal (S/SXA) if augend is positive	$\frac{(S/SXA) = (S/SXAVA) NA47 + \dots}{(S/SXAVA) = PH4 ALR + \dots}$	Prepare to take absolute value of augend in PH5
	Enable signal (S/SXMA) if augend is negative, and set flip-flop SW1	$\frac{(S/SXMA)}{S/SW1} = \frac{(S/SXAVA) A47}{(S/SW1) + \dots}$	Preset adder logic SW1 signifies that oper-
		$\frac{(S/SW1/1)}{(S/SW1/1)} = ALR A47 + \dots$ <u>R/SW1 = NPH9</u>	and sign has been reversed
	Set flip-flop FPR if result of arithmetic operation in PH6 will be opposite to correct result	S/FPR = ALR A47 + <u>R/FPR = PH7 NO6 D46 +</u>	<u>Floating polarity</u> reversed
	(E0-E7) -1-/ (E0-E7)	EUC7 = ALR +	Upcount exponent differ- ence toward zero. (Ex- ponent difference is a negative number)
	(D0-D7)-/(F0-F7)	$\underline{FXD} = \underline{PH4} \underline{ALR}$	Larger (addend) exponent transferred to F-register
	<u>Branch to Box PH5</u>	$\frac{S/NPH5}{(S/PH5)} = N(S/PH5)$ $\frac{(S/PH5)}{R/NPH5} = PH4 NO6 NASPP + \dots$	<u>Go to alignment phase</u>
CPU PH5 or PH6; Box PH5; T8L	This phase is entered only if the exponent difference in PH4 was nonzero Perform the following functions during the first clock period: If (E0-E7) > 0 in PH4: (A47-A71, A0-A31) -/ (D46-D71, D0-D31)	DXA = PH5 SW2 +	<u>Larger (augend) operand</u> ————————————————————————————————————
		(Continued)	Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box T8L (Cont)	<u>[(D46-D71, D0-D31)]</u> <u>(S46-S71, S0-S31)</u> <u>(S46-S71, S0-S31)</u> <u>(A50-A71, A0-A31)</u> <u>Zeros</u> <u>→</u> (A4-A7) if short format	$\frac{\text{Adder logic set at PH4 clock}}{\text{AXSR4} = \text{AXSR4/1}}$ $\frac{\text{AXSR4} = \text{PH5 NO6} + \dots}{\text{S/A4} = \text{S0 AXSR4 NO2} + \dots}$ $\frac{\text{S/A4} = \text{S3 AXSR4 NO2} + \dots}{\text{S}}$ $\frac{\text{S/A7} = \text{S3 AXSR4 NO2} + \dots}{\text{R/A4} = \text{AX/L}}$ $\frac{\text{R/A4} = \text{AX/L}}{\text{R/A7} = \text{AX/L}}$ $\frac{\text{AX/L} = \text{AX} + \dots}{\text{AX} = \text{AXSR4/1}}$ $\frac{\text{AXSR4/1}}{\text{AXSR4/1} = \text{PH5 NO6} + \dots$	Absolute value of smaller (addend) operand shifted right one hexadecimal and clocked into A- register Guard digit is retained in A0-A3 if short format. Zeros are in A4-A31
	If (EO-E7) < 0 in PH4: (A46-A71, A0-A31) (S46-S71, S0-S31) (S46-S71, S0-S31) 1/16 (A50-A71, A0-A31) Zeros (A4-A7) if short format Count (E0-E7) towards zero Sustain the state of SW1	Adder logic set at PH4 clock $\underline{AXSR4}$ = $\underline{AXSR4/1}$ $\underline{EUC7}$ = $\underline{ALR +}$ $\underline{EDC7}$ = $\underline{ALM +}$ $\underline{S/SW1}$ = $(\underline{S/SW1/1})$	Absolute value of smaller (augend) operand shifted right one hexadecimal and clocked into A- register. Guard digit is retained in A0-A3 if short format E < 0 case E > 0 case
	Enable signal (S/SXA) Set flip-flop RTZ if sum bus is zero Sustain PH5 if exponents have not been equalized (E-register contents not zero) and mantissa	$\frac{(S/SW1/1)}{R/SW1} = ALM MWN + ALR SW1$ $\frac{R/SW1}{R/SW1} = NPH9$ $\frac{(S/SXA)}{S/RTZ} = PH5 NO6 NASPP +$ $\frac{S/RTZ}{S/RTZ} = PH5 SZU SZL NSXADD$ $\frac{NASPP}{SZU} = N(S47 + S48 + + S71)$ $\frac{SZL}{SZL} = N(S0 + S1 + + S31)$ $\frac{NSXADD}{NSXADD} = NGXAD NPRXNAND$ $\frac{R/RTZ}{S/NPH5} = N(S/PH5)$ $\frac{(S/PH5)}{S/NPH5} = PH5 NO6 NASPP +$ $\frac{NASPP}{S} = PH5 NO6 [NRTZ]$	Preset adder for A
	is not zero	<u>NASPP = PH5 NO6 [NRIZ</u> <u>N(E0003Z E0407Z)</u>] (Continued)	zero or mantissa has not been shifted to zero Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3 -65.	FAS, FSS	, FAL, F	FSL Sequence	(Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU		E0003Z = N(E0 + E1 + E2 + E3)	
PH5		E0407Z = N(E4 + E5 + E6 + E7)	
or PH6;		R/NPH5 =	
Box PH5;	Perform the following functions		
18L	during all clocks but the last:		
Cont.)	(A46-A71, A0-A31)	Adder logic set at previous clock	Shift smaller operand
	(S46-S71, S0-S31)1/16	AXSR4 = AXSR4/1	right one hexadecimal
	(A50-A71, A0-A31)		•
	Zeros / -(A4-A7) if short format		<u>Guard digit logic</u>
	Count (E0-E7) toward zero	<u>EUC7 = ALR +</u>	<u>E < 0 case</u>
		<u>EDC7 = ALM +</u>	<u>E > 0 case</u>
	Sustain the state of SW1	$\frac{S/SW1}{S} = \frac{(S/SW1/1)}{S}$	
		$\frac{R/SW_1}{SW_2} = NPH9$	
	Enable signal (S/SXA)	(S/SXA) = PH5 NO6 NASP +	
	Set flip-flop RTZ if sum bus is zero	$\frac{S/RTZ}{NASPP} = \frac{PH5}{SZU} \frac{SZL}{SZL} \frac{SXADD}{SZL}$	
		$R/RTZ = ASPP + \dots$	
Í	Sustain PH5 if $E \neq 0$ and mantissa	(S/PH5) = PH5_NO6_NASPP +	
	<u>is not zero</u>		
	<u>Perform the following functions</u> during the last clock period:		
	Signal ASPP is enabled	ASPP = PH5 NO6 (RTZ + E0003Z)	
		<u>E0407Z</u>)	
	(A46-A71, A0-A31)	Adder logic set at previous clock	Last shift of one
	(S46-S71, S0-S31)	AXSR4 = AXSR4/1	hexadecimal
	(A50-A71, A0-A31)		
	Zeros- / ~ (A4-A7) if short format		Guard digit logic
	Enable signal (S/SXAPD) if add and	(S/SXAPD) = (S/SXAPD/1) +	
	operand sign was not reversed or	$(S/SXAPD/1) = ASPP (O7 + SW1) + \dots$	
	subtract and operand sign was		
	reversed		
	Enable signal (S/SXAMD) if add and	(S/SXAMD) = N(S/SXAPD)	
	operand sign was reversed or subtract	<u>(\$/\$XAMD/2)</u> +	
	and operand sign was reversed	$(S/SXAMD/2) = ASPP + \dots$	
L			Mnemonic: FAS(3D, BD FSS(3C, BC FAL(1D, 9D

FAL(1D,9D) FSL(1C,9C)

(Continued)

.

Table 3-65.	FAS,	FSS,	FAL,	FSL Sequence	(Cont.)	
-------------	------	------	------	--------------	---------	--

Phase	Function Performed	Signals Involved	Comments
CPU PH5	(F0-F7) -64 / - (E0-E7) if NF0	EXFM64 = ASPP NFO	F0 holds sign of larger operand and (F1-F7)
or PH6; Box PH5; T8L (Cont.)	<u>(NF0-NF7) -64</u> <u>(E0-E7) if F0</u>	EXNFM64 = ASPP FO	hold exponent of larger operand. (E0–E7) now hold the uninverted, unbiased exponent of the larger operand
	Reset flip-flop RTZ	$\frac{R}{RTZ} = ASPP + \dots$	
	<u>Branch to Box PH6</u>	$\frac{S/NPH6}{(S/PH6)} = N(S/PH6)$ $\frac{(S/PH6)}{R/NPH6} = \dots$	
CPU PH5 or PH6; Box PH6; T8L*	One clock long Resume of register contents:		
	GUARD DIGIT O'S IF IF SHORT		T IASED EXPONENT DF LARGER OPERAND
	46147 7110 O'S IF S B ZEROS		ININVERTED, UNBIASED XPONENT OF LARGER XPONENT OF SMALLER OPERAND AND RESULT) 901172A. 3156
	(A46-A71, A0-A31) ± (D46-D71, D0-D31) (S46-S71, S0-S31) (D46-D71, D0-D31)	Adder logic set at PH5 clock DXS = PH6 NO6 +	Add or subtract the mantissas of the two floating point operands
	*If CPU accepts I/O service call, clocks to floating point box are rejected since they are T5L	FPCLEN/1 = NIOEN NIOIN + NFPRR FPCLEN/2 = NT5EN N(S/T8L) = FAFL (IOACT + PH10)	Floating point box con- tinues operation after I/O service
		(Continued)	Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.	Table 3–65.	FAS,	FSS,	FAL,	FSL Sequence	(Cont.)
--	-------------	------	------	------	--------------	---------

Phase	Function Performed	Signals Involved	Comments	
CPU PH5 or PH6; Box PH6; T8L (Cont.)	If intermediate result is positive, enable signal (S/SXAPD) If intermediate result is negative, enable signal (S/SXAMD) Clear A-register Branch to Box PH7	$\frac{(S/SXAPD) = PH6 NO6}{N(PR46 \oplus K46) +}$ $\frac{(S/SXAMD) = N(S/SXAPD)}{(S/SXAMD/2) +}$ $\frac{(S/SXAMD/2) = PH6 NO6 +}{AX} = PH6 NO6 +$ $\frac{S/NPH7}{S/NPH7} = N(S/PH7)$ $\frac{(S/PH7)}{S/NPH7} = PH6 NO6 +$	<u>Absolute value of inter-</u> <u>mediate result will be</u> gated to sum bus in PH7	
CPU PH6; Box PH7; T8L	One clock long (D46-D71, D0-D31) (S46-S71, S0-S31) Reverse the state of flip-flop FPR if intermediate result is negative If D46 does not equal D47;	Adder logic set at PH6 clock S/FPR = PH7 NO6 D46 NFPR + + + + + + + + + + + + + + + + + + +	Absolute value of inter- mediate result If FPR is now set, the quantity on the sum bus represents the reverse polarity of the actual result	
	perform the following functions: (S46-S71, S0-S31) x 1/16 (A50-A71, A0-A31) Increment exponent of result by one	$\frac{AXSR4}{AXSR4/1} = \frac{AXSR4/1}{PH7 NO6 (D46 \oplus D47) + \dots}$ EUC7 = AXSR4/1 + \dots	Shift result right one hexadecimal. Overflow has resulted from the addition or subtraction and mantissa must be shifted to correct. The exponent of the result in E-register is incre- mented by one to com- pensate for the shift	
			Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)	

Table 3 -65.	FAS, FSS	, FAL,	FSL Sequence	(Cont.)
---------------------	----------	--------	--------------	---------

Phase	Function Performed		Sign	als Involved	Comments
CPU PH6; Box PH7; T8L (Cont.)	If no overflow has occurred, if the intermediate result is not simple- normalized, and if normalization is called for, perform the following functions:				
	<u>(</u> \$46-\$71, \$0-\$31) x 16-/->	AXSL4	=	AXSL4/1	Shift result left one
	(A47-A71, A0-A27)	<u>AXSL4/1</u>	=	PH7 NO6 NAXSR4/1 NDSN N(FNF NO6)	<u>hexadecimal for</u> normalization
		<u>NDSN</u>	=	D47 D48 D49 D50 D51 + ND47 D4851Z	No significance in most significant hexadecimal of mantissa
		S/FNF R/FNF		S7 PSW1XS + PSW1XS +	Floating normalize bit in PSW1
	Decrement exponent of result by one	EDC7	=	AXSL4/1 N(PH5 DIV) +	<u>The exponent of the</u> result in E-register is decremented by one to compensate for the shift
	(B48-B71, B0-B31) × 2-/ (B48-B71, B0-B30)	BXBL1	=	AXSL4/1 NO6 +	For postnormalization counting
	Set flip-flop B67	S/B67	=	NO6 BXBL1 +	
	If no overflow has occurred, if the intermediate result is simple- normalized, or if normalization is not called for, perform the following functions:				
	(\$46-\$71, \$0-\$31)- /-	AXS	=	PH7 NO6 NAXSL4/1	Absolute value of inter-
	<u>(A47-A71), A0-A31)</u>			<u>NAXSR4/1 +</u>	mediate result / > A-register
	Enable signal (S/SXA)	(S/SXA)	=	PH7 N(S∕PH7)) +	Preset adder for AS
		N(S/PH7)	=	N(PH7 DIV A47)N(MIT)	in PH8
	<u>Branch to Box PH8</u>	<u>S/NPH8</u> (S/PH8)	=	N(S/PH8) PH7 N(S/PH7) +	
		R/NPH8	=	••••	
			tinued		Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Phase	Function Performed		Sigr	nals Involved	Comments
CPU PH6; Box PH8; T8L*	Number of clocks dependent upon normalization requirements <u>A-register contains the absolute</u> value of the result in the range $0 \le \text{result} \le 1$ If the result is not simple-				If the (result) is not
	normalized and normalization is called for, perform the following functions:				simple-normalized in this phase it is in the range $0 \le \text{result} \le 1/16$
	(A47-A71, A0-A31)	Adder logic se	t at P	H7 clock	
	<u>(A47-A71, A0-A27)</u>	AXSL4 AXSL4/1	=		
		<u>NASN</u>		A47 A48 A49 A50 A51 + NA47 A4851Z N(FNF NO6)	If FNF is a one, the result is not to be postnormalized
	Decrement exponent of result by one	EDC7	=	AXSL4/1 N(PH5 DIV) +	The exponent of the result in the E-register is decremented by one to compensate for the shift
	(B48-B71, B0-B31) × 2-/ (B48-B71, B0-B30)	BXBL1		AXSL4/1 NO6 +	For postnormalization counting
	Set flip-flop B67	<u>S/B67</u>	=	NO6 BXBL1	
	<u>Set flip-flop RTZ if sum bus</u> quantity is zero	<u>S/RTZ</u>	=	PH8_SZU_SZL_NASPP NSXADD + PH8_SZU_O2 NO6 +	Short format case where significance exists in
		SZU SZL	=	N(S47 S48 S71) N(S0 S1 S31)	guard digit only
	*If CPU accepts I/O service call, clocks to floating point box are rejected since they are T5L	FPCLEN/1 FPCLEN/2 N(S/T8L)	= = =	NIOEN NIOIN + NFPRR NT5EN FAFL (IOACT + PH10)	Floating point box continues operation after I/O service
		Lee - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -			Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65.	FAS,	FSS,	FAL,	FSL	Sequence	(Cont.)	1
-------------	------	------	------	-----	----------	---------	---

Table 3-65.	FAS,	FSS,	FAL,	FSL	Sequence	(Cont.)	
-------------	------	------	------	-----	----------	---------	--

Phase	Function Performed		Signals Involved	Comments
CPU PH6; Box PH8; T8L	Enable signal (S/SXA) if result will not be ready at this clock	<u>(S/SXA)</u> FPRR	= AXSL4/1 NFPRR + = PH8 NDIV (ASN + NA5255Z) +	Result will not be simple-normalized at this clock
(Cont.)	Sustain PH8 if result will not be ready at this clock	<u>S/NPH8</u> (<u>S/PH8)</u> <u>R/NPH8</u>	= N(S/PH8) = PH8 NFPRR + =	More shifting must be done to normalize result. Repeat the same func- tions as above until result is ready
	If result will be normalized at next clock or if result is equal to zero, enable signal NFPRR and perform functions listed at end of this phase	<u>F PRR</u>	= PH8 NDIV (ASN + NA5255Z) + RTZ +	<u>Result is nearly ready to</u> be sent back to CPU
	If the result is simple-normalized and A47 is a one, perform the following functions:			Result is equal to one in this case, and must be shifted right to represent a legal floating point number
	$\frac{(A47-A71, A0-A31)}{(S47-S71, S0-S31) \times 1/16}$	Adder logic se AXSR4 AXSR4/1	<u>t at PH7 clock</u> = AXSR4/1 = PH8 NDIV A47 +	
	Increment exponent of result by one	EUC7	= NPH5 AXSR4/1 +	
	Enable signal FPRR and perform functions listed at end of this phase	FPRR	= PH8 NDIV ASN +	Prepare to send result back to CPU
	If the result is simple-normalized and A47 is a zero, perform the following functions: (A47-A71, A0-A31) (S47-S71, S0-S31)	Adder logic se	t at PH7 clock	Result is equal to 1/16 ≤ A < 1 in this case, or FNF is equal to a one
- _	L		inued)	Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

.

Phase	Function Performed		Signals Involved	Comments
Phase CPU PH6; Box PH8; T8L (Cont.)	Function Performed Set flip-flop RTZ if sum bus quantity is zero Enable signal FPRR and perform functions listed at end of this phase FPRR functions: Enable CPU PH7 Set flip-flop MRQ Enable signal (S/SXA) if NFPR Enable signal (S/SXMA) if FPR	S/RTZ R/RTZ FPRR ASN S/PH7 NBR NBRPH6 R/PH7 S/MRQ (S/MRQ/1) R/MRQ (S/SXA) (S/SXA)	Signals Involved = PH8 SZU SZL NASPP NSXADD + PH8 SZU O2 NO6 + = ASPP + = PH8 NDIV ASN + = NA47 A4851Z N(FNF NO6) + = PH6 NBR NIOEN + = N(FNF NO6) + = NH6 NBR NIOEN + = N(FAFL PH6 NIOEN + = N(FAFL PH6 NFPRR) + = (S/MRQ/1) + = FAFL PH6 NIOEN NBRPH6 + = = FPRR NFPR + = FPRR FPR +	This is the case in which ASN is true because FNF is equal to a one Request for next instruc- tion in sequence <u>Preset adder logic to</u> give result the proper
СРU РН7; Вох РН9; теі	<u>Set Box PH9</u> One clock long (A47-A71, A0-A31) or	S/PH9 R/PH9 Adder logic set	<u>= FPRR</u> <u>=</u>	Mantissa of result, in proper polarity, trans-
T8L	-(A47-A71, A0-A31) (S47-S71, S0-S31) Transfer (S0-S31) to FP0-FP31 lines providing none of the following conditions are present: Short format instruction in effect (FAS, FSS)	FPXSL FPRD	 NFPDIS PH9 FPRD NRTZ N(FEUF NFZ) + NO2 + inued) 	<u>ferred to sum bus</u> <u>LSW of floating point</u> <u>result</u> Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

.

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed		Sig	nals Involved		Comments
CPU	Result is equal to zero	RTZ				X
PH7; Box	Exponent underflow with FZ	FEUF	=	EO NEI NRTZ		Exponent was decre-
PH9; T8L	equal to zero			N(B65 NO6 FS NFZ)		mented below zero
(Cont.)	If one of the above conditions exists, transfer zeros to (FPO-FP31)					No gating term enabled
i	(FPO-FP31) (BO-B31)	BXFP	=	FAFL PH7 +		LSW of floating point result
	Reset flip-flop NSXBF	s/nsxbf	=	N(S/SXB)		Preset logic for BS
		(S/SXB)	=	FAFL PH7 +		in PH8
		R/NSXBF	=	•••		
	Force a one on private memory	s/nlr31f	=	N(S/LR31)		Select odd-numbered
	address line LR31	(S/LR31)	=	FAFL PH7 +		private memory address during PH10
		R/NLR31F	=	•••		Ũ
	Set flip-flop RW if long format instruction and TRAP signal is not true	S/RW	=	(S/RW/FP)		Prepare to send LSW of
		(S/RW/FP)	=	PH9 NTRAP FPRD +		result to CPU
		R/RW	=	•••		
	Set flip-flop CC1 if exponent	S/CC1	=	(S/CC1/3) +		
	underflow or if FN = 0 and more than two postnormalizing shifts	(S/CC1/3)	=	(S/CC1/FP) +		
	are required	<u>(S/CC1/FP)</u>	=			
	Set flip-flop CC2 if exponent	R/CC1 S/CC2	=	(R/CC1) (S/CC2/3) +		
	underflow	(S/CC2/3)		(S/CC2/FP) +		
		<u>(S/CC2/FP)</u> R/CC2	=	PH9 (FEUF +) (R/CC2)		
	Enable TRAP signal if exponent	TRAP	=	FEUF N(FEUF NFZ)		TRAP prevents RW from
	underflow has occurred and FZ			<u>+ B65 NO6 FS +</u>		being set in PH9 and
	is a one, or if a trap on sig- nificance is called for (FS is a one)			· ·		<u>PH10</u>
	Enable signal (S/SXA) if NFPR	(S/SXA)	=	PH9 NFPR +	1	
	<u>is true</u> Enable signal (S/SXMA) if FPR	(S/SXMA)	=	PH9 NFPR +	}	Preset adder logic to give result the proper
	is true			<u></u>]	polarity
	If FPR is true, transfer	EXNE	Ŧ	PH9 FPR NTRAP		A negative result requires
i	(NE0-NE7)-/(E0-E7)			N(FEUF NFZ)		an inverted exponent
		(Conti		A		Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

Table 3-65. FAS, FSS, FAL,	FSL Sequence (Cont.)
----------------------------	----------------------

Phase	Function Performed		Signals Involved	Comments
CPU PH7; Box PH9; T8L (Cont.)	Branch to Box PH10	<u>S/PH10</u> R/PH10	= PH9 =	
CPU PH8; Box PH10; T8L	One clock long (BO-B31)	Logic set at PH RWXS/0-RWXS RW	7 clock /3 = RW = Set at PH7 clock if no trap condition and long format	Transfer LSW of result to private memory register Rul
	If LSW of result is not equal to zero, set flip-flop SWO	S/SW0 (S/SW0/NZ) R/SW0	 NS0031Z (S/SW0/NZ) + FAFL NO2 PH8 + RESET/A + 	. Used in PH10 for con- dition code settings
	Reset flip-flop NSXBF	S/NSXBF (S/SXB) R/NSXBF	= N(S/SXB) = FAFL PH8 + =	Preset logic for B
	Set flip-flop RW if <u>TRAP</u> signal is not true	S/RW (S/RW/FP) R/RW	= <u>(S/RW/FP</u>) = PH10 NTRAP + =	Prepare to send MSW of result to CPU
	Set flip-flop DRQ	S/DRQ BRPH10 R/DRQ	= BRPH10 + = FAFL PH8 + =	Inhibits transmission of another clock until data release received from core memory. Request for next instruction made in PH6
	(A47-A71, A0-A31) or -(A47-A71, A0-A31) (S47-S71, S0-S31)	Adder logic set	at PH9 clock	MSW of mantissa ———————————————————————————————————
		L		Mnemonic: FAS (3D, BD)

FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

•

Table 3-65. FAS, FSS, FAL, FSL Sequence (Cont.)

Phase	Function Performed		Signals Involved		Comments
CPU PH8; Box PH10; T8L (Cont.)	$\frac{S47 - FP0}{(E2-E7) - FP1} (+64 \text{ bias})$ $\frac{(E2-E7) - (FP2-FP7)}{(S48-S71) - (FP8-FP31)}$ $(FP0-FP31) - (B0-B31)$	FPO FPXSU FP1 FPXSU FPXSU BXFP	 = S47 FPXSU + = NFPDIS PH10 <u>N(FEUF NFZ)</u> = NE1 FPXSU + = FAFL PH8 + 	<u>NRTZ</u>	MSW of result transferred to FP lines if result not equal to zero or if under- flow with FZ = 0 does not exist MSW of result / B- register
	Reset Box PH10	<u>R/PH10</u>	=		Floating point box actions are finished
	Branch to CPU PH10	S/PH10 R/PH10	= BRPH10 NCLEA =	AR +	
CPU PH10; Box actions over; T8L	One clock long (BO-B31)	RW = Set S/CC3 SGTZ R/CC3 TESTS S/CC4 (S/CC4/2)	t at PH8 clock 5/3 = RW at PH8 clock if no trap = SGTZ TESTS = (S0 + S1 + NS0 = TESTS + = FAFL ENDE + = (S/CC4/2) TES = NFACOMP S0	S31 + SWO) TS +	SWO is set when there is significance in LSW
	ENDE functions	R/CC4	= TESTS +		Mnemonic: FAS (3D, BD) FSS (3C, BC) FAL (1D, 9D) FSL (1C, 9C)

FLOATING MULTIPLY, SHORT (FMS; 3F, BF). FMS multiplies the effective word by the contents of private memory register R. If no floating point arithmetic fault occurs, the product is loaded into private memory as follows: If R is an even value, the product is loaded into private memory registers R and Rul as a long format floating point number. If R is an odd value, the product is effectively truncated and loaded into private memory register R. The product is always normalized.

FLOATING MULTIPLY, LONG (FML; 1F, 9F). FML multiplies the effective doubleword by the contents of private memory registers R and Ru1. R must be an even value for

correct results. If no floating point arithmetic fault occurs, the product is truncated and loaded into private memory registers R and Rul as a long format floating point number. The product is always normalized.

FLOATING MULTIPLY PHASE SEQUENCE. Preparation phases for FMS are the same as the general PREP phases for word instructions, paragraph 3-59. FML preparation phases are described in paragraph 3-59. Figure 3-169 shows the general method of FMS and FML execution. Bit-pair multiplication (described in paragraph 3-67) is used during the actual multiply iterations. Table 3-66 lists the detailed logic for execution of the floating multiply instructions.

A. TRANSFER OF OPERAN	DS:	0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0	
		1 1000110 111111111110 MULTIPLICAND $(-2^{-11} \times 16^{-7})$	
B. EXPONENT SUMMING		$\begin{bmatrix} EXPONENT SIGN BIT \\ 1 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 1 & 0 & 0 & 1 \\ \hline 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 1 & 1 & 1 & 1 & 0 & - 2 \\ \hline 1 & 1 & 1 & 1 & 1 & 1 & 0 & - 2 \\ \hline \end{bmatrix} (TO UNBIAS SUM)$	
C. PRENORMALIZATION OF OPERANDS:			
EXAMINE MULTIPLIER A AND MULTIPLICAND A		0 0 0 0 0 0 0 0 0 0 0 0 0 0	
SIMPLE NORMALIZE A AND RECORD NUMBER ADECIMAL SHIFTS REQU ADJUST EXPONENT PRO	OF HEX- JIRED;	SIMPLE NORMALIZED)	
SIMPLE NORMALIZE MI AND ADJUST EXPONEN		1111110 EXPONENT PRODUCT -10 NEW EXPONENT PRODUCT 1111100 NEW EXPONENT PRODUCT 1 111111111111110 SHIFT LEFT	
		TWO HEX. DIGITS 1 1 1 0	
D. MULTIPLICATION OF M	·	0 ////////////////////////////////////	
CHANGE MULTIPLICAN SIGN AS ORIGINAL MU			
MULTIPLY BY <u>ORIGINA</u> NOTE NUMBER OF SHIF AND MULTIPLY ONLY E SIGNIFICANT DIGITS II (MULTIPLY ALGORITHM FIXED-POINT MULTIPLY	TS IN STEP C IY THE N THE MULTIPLIER IS SIMILAR TO	x 0 (+2 ⁻¹²) 0 0 0 0 0 0 0 0 0 0 0 0 0	
E. OVERFLOW DETECTION NORMALIZATION:	AND POST-		
EXAMINE PRODUCT :		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
POSTNORMALIZE; ADJUST EXPONENT PRODUCT:		0 11111010 EXPONENT PRODUCT -01	
BIAS EXPONENT:		11111001 NEW EXPONENT PRODUCT +100000 BIASED EXPONENT PRODUCT	
F. STORAGE:			
ASSIMILATE MANTISSA EXPONENT CHANGE TO FORM, AND STORE:		$0 0111001 0010'0000'0000 PRODUCT $ $1 1000110 1110'0000'0000 PRODUCT$ $(-2^{-3} \times 16^{-7}) =$	
		$(-2^{-23} \times 10^{-7})^{-1}$	

Figure 3-169. Floating Multiply Implementation

Phase	e Function Performed Signals Involved		als Involved	Comments	
				Note	
		Actions th box are ur for the flo CPU funct	nde r sc ating		
PREP	At end of PREP:				
	(A): RR				Contents of private mem- ory register R. MSW of multiplier
	(C): Core memory operand MSW				MSW of multiplicand
	(D): Core memory operand MSW				MSW of multiplicand
	Enable signal (S/SXNA)	(S/SXNA)	=	FAFL PRE/34 +	Preset adder for –A S in PH1
	If long format instruction is in effect perform the following functions:				
	Force a one into P31	PUC31	=	FAFL NO2 PRE3 NANLZ +	Prepare to obtain LSW of multiplicand
	Set flip-flop MRQ	S/MRQ (S/MRQ/1)	=	(S/MRQ/1) + FAFL NO2 NANLZ PRE3 +	Memory request for LSW of multiplicand. In- hibited if floating point
		R/MRQ	=		option trap is present
	Enable clock T8	S/NT8L (S/T8L) R/NT8L	=	N(S/T8L) Fafl Nioact Nph10 	Clocks for remainder of floating point phases are T8 unless I/O service call is in effect (PH6)
	FPCON ————————————————————————————————————	FPCON	=	FAFL PRE3 +	Start functions in floating point box
	Set flip-flop PH1	S/PH1 R/PH1	=	FPCON NPHI	Sets Box PH1
CPU	One clock long				
PH1; Box PH1;	(NA0-NA31)	Adder logic set FPXS	at P =	H1 clock NPH8 NDIS	Gate MSW of multiplier to FP lines
T8L					
	<u>FP0</u> → S46, S47	SXFP/U S4607XFP	=	<u>S4607XFP</u> PH1 NFPDIS +	Sign of multiplier ——— S46, S47
1					Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3-66. FMS, FML Sequence

,

			<i>.</i>
Table 3-66.	FMS,	FML Sequence	(Cont.)

Phase	Function Performed		Signals Involved	Comments
CPU PH1;	<u>(FP8-FP31)</u> (S48-S71)	SXFP/U	= \$4607XFP	Mantissa of multiplier ————————————————————————————————————
Box PH1; T8L (Cont.)	(FP0-FP7)	SXFP/4	= \$4607XFP	Exponent of multiplier (S0-S7)
	Zeros ——— (S8-S31)			No gating term enabled
	<u>(S46-S71, S0-S31)</u>	AXS	= PH1 +	(A) : MUL'IER MANTISSA
	<u>(A46-A71, A0-A31)</u>			4647 7 MUL ZEROS 0 7/8 3
	<u>(FP31-FP08)</u> - <u>/</u> →B4871	BXFP/U	= PH1 MUL	MSW of multiplier mantissa— / B-register
	$\underline{Zeros} \longrightarrow (B0-B31)$	MUL	= 06 07	backwards
				(B) : MUL'IER MANTISSA (BACKWARDS) 48 7
				ZEROS
				901172A, 3158
	D0FPCONfloating point box	FPCON	= FAFL PH1 D0 +	Transfer sign of multi- plier to MWN in
	FPCON-/-MWN	<u>s/mwn</u>	= FPCON PH1	floating point box
Í		<u>R/MWN</u>	= PH1	J
	<u>Clear E-register</u>	EX	= PH1 +	
	Set F-register to 5 ₁₀	S/F5	= BXFP/U +	h
	10	S/F7	$= BXFP/U + \dots$	F-register and SWO used
		R/FS, F/57	= EX +	as iteration counter
		FX	= PH1 +	J
	Reset flip-flop SW0	R/SW0	= BX	
	If FML is in effect, perform the following functions:			
	Force a one on private memory address line LR31	(S/LR31)	= FAFL NO2 PH1 +	Prepare to obtain LSW of multiplier
	Reset flip-flop NAXRR	s/naxrr	= N(S/AXRR)	Preset logic for RRul
		(S/AXRR)	= FAFL NO2 PH1 +	- ∕- A in PH2
		R∕NAXRR	=	
I				Mnemonic: FMS (3F, BF)

Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3-66.	FMS,	FML Sequence	(Cont.)	
-------------	------	--------------	---------	--

Phase	Function Performed		Signals Involved	Comments
CPU PH1;	Enable signal (S/SXND)	(S/SXND)	= FAFL PH1 +	Preset adder for ND
Box PH1;	<u>Set flip-flop PH2</u>	S/PH2	= PH1	Box PH2
T8L		R/PH2	=	
(Cont.)				
CPU PH2;	One clock long			
Box	(ND0-ND31)	Adder logic se	et at PH1 clock	MSW of multiplicand
PH2; T8L	(NSO-NS31)	FPXS	= NPH8 NDIS	
	FP0	SXFP/U	= \$4607XFP	Sign of multiplicand
		S4607XFP	= PH2 NFPDIS +	<u>−−−S46, S47</u>
	(FP8-FP31)(S48-S71)	SXFP/U	= \$4607XFP	Mantissa of multiplicand —————————————————(S48–S71)
	(FPO-FP7)	SXFP/U	= \$4607XFP	Exponent of multiplicand
	Zeros			No gating term enabled
	(S46-S71, S0-S31)	DXS	= PH2 +	
	<u>(D46-D71, D0-D31)</u>			$(D) : \left[\begin{array}{c} SS \\ M'CAND MANTISSA \\ 46 47 \\ 71 \end{array} \right]$ $(D) CAND CAND CAND CAND CAND CAND CAND CAND$
				901172A. 3159
	If multiplier is negative, (NA0-NA7) / - (A0-A7). Merge one into A0 uncon-	<u>S/A0</u> <u>S/A1</u>	= PH2 MUL + = NA1 PH2 A0 +	Uninverted exponent
	ditionally	: S/A7	: = NA7 PH2_A0_+	moves the bias of 128 which will result when
		R/A0-R/A7	= AX/L	the exponents of the multiplier and multipli-
		AX/L	= AXL +	cand are added in PH3
		AXL	= PH2 A0 +	
	Set flip-flop D8 if multiplicand	S/D8	= PH2 MWN	For PH3 use
	is negative	R/D8	= DX/L	
		DX/L	= DX +	
		DX	= PH2 +	Mnemonic: FMS (3F, BF)
				FML(1F, 9F)

Table 3 -66.	FMS,	FML Seq	uence	(Cont.)	
---------------------	------	---------	-------	---------	--

Phase	Function Performed	Signals Involved	Comments
CPU PH2; Box	Enable signal (S/SXAPD) if multiplicand is positive	$\frac{(S/SXAPD) = (S/SXAPD/1) + \dots}{(S/SXAPD/1) = PH2 MUL NMWN + \dots}$	For exponent arithmetic in PH3
PH2; T8L (Cont.)	Enable signal (S/SXAMD) if multiplicand is negative	$\frac{(S/SXAMD) = N(S/SXAPD)}{(S/SXAMD/2) + \dots}$ $(SXAMD/2) = PH2 + \dots$	For exponent arithmetic in PH3
	If FML is in effect, perform the following functions:		
	(RRO-RR31)	AXRR = Set at PH1 clock	LSW of multiplier -/ A-register
	Enable signal (S/SXNA)	(S/SXNA) = FAFL PH2 +	Preset adder for -A S in PH3
	Set flip-flop DRQ	S/DRQ = (S/DRQ/2) + (S/DRQ/2) = FAFL NO2 PH2 + R/DRQ =	Inhibits transmission of another clock until data release received from core memory. (Memory request made during PREP)
	Set flip-flop PH3	<u>S/PH3 = PH2</u> <u>R/PH3 =</u>	<u>Box PH3</u>
CPU PH3; Box PH3; T8L if short; DR if long	One clock long (A0-A7) ± (D0-D7) -128 (S0-S7) -/ (E0-E7) (NA0-NA31) (S0-S31) (NS0-NS31) (FP0-FP31) If FML is being performed: (FP0-FP31)-/ (A0-A31)	Adder logic set at PH2 clock $S/E0$ =S0 PH3 + \vdots \vdots $S/E7$ =S7 PH3 + $R/E0-R/E7$ =PH1 +Adder logic set at PH2 clockFPXS=NPH8 NDIS $AXFP$ =PH3 NO2	Arithmetic operation is performed that adds the uninverted multiplicand exponent to the unin- verted multiplier exponent. This results in a bias of 128, which is effectively removed by merging a one into AC at the PH2 clock. The E-register now holds the unbiased sum of the exponents LSW of multiplier
	If FMS is being performed: Zeros— / = (A0-A31)		No gating term enabled
			Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3-66.	FMS,	FML S	equence	(Cont.))
-------------	------	-------	---------	---------	---

Phase	Function Performed		Sig	gnals Involved	Comments
CPU PH3; Box	If FML is being implemented, perform the following functions:				Contents of B-register at the end of PH3 if FML:
ΡН3;	(B48-B71)/>(B8-B31)	BXFP/L	=	PH3 MUL NO2	
T8L if	(FP7-FP0)	BXFP/L			S MUL'IER MANTISSA
short;	(FP31-FP8) (B48-B71)	BXFP/U	Ξ.	PH3 MUL NO2	(BACKWARDS)
DR if long					MUL'IER MANTISSA (BACKWARDS)
(Cont.)					
					901172A. 3160
	Set flip-flop F4 of F-register	<u>S/F4</u>	=	BXFP/L +	Change the count in F-
		<u>R/F4</u>	=	FX +	register from 5 ₁₀ to 13 ₁₀ . Count is now 5 if FMS or 13 if FML
	(MB0-MB31)	DXC	=	FAFL NO2 PH3 +	LSW of multiplicand
	(D0-D31) if FML				
	Enable signal (S/SXND)	(S/SXND)	=	FAFL PH3 +	Preset adder for –D ————————————————————————————————————
	Set flip-flop PH4	<u>S/PH4</u>	=	РНЗ ()	Box PH4
		R/PH4	=	•••	
CPU PH4;	One clock long				
Box	(ND0-ND31)(\$0-\$31)	Adder logic s	et at	PH3 clock	LSW of multiplicand if
PH4; T8L	(NS0-NS31)	FPXS	=	NPH8 NDIS	FML. Meaningless if FMS
	If FML:	SXFP/4	=	S0031XFP +	
	(FP0-FP31)	SXFP/A	=	S0031XFP +	
		S0031 XFP	=	PH4 NO2 NFPDIS	
	If FMS:				No gating term enabled
	Zeros(S0-S31)				
	<u>(S0-S31)</u> → (D0-D31)	DXS/L	=	PH4 +	LSW of multiplicand (if FML) or zeros (if
	Clean condition as de file flere	P/CC			FMS) -/ D-register
	Clear condition code flip-flops Enable signal (S/SXB)	R/CC (S/SXB)		FAFL PH4 + FAFL PH4 +	Proport logic for P C
			-	1741 G 1114 T	Preset logic for BS in PH5
	Branch to CPU PH5	S/PH5	=	PH4 NBR	CPU enters PH5.
		R/PH5	=	•••	Floating point box may go to PH5 or PH6
					Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3-66.	FMS,	FML Sec	uence	(Cont.)	
-------------	------	---------	-------	---------	--

Phase	Function Performed		Si	ignals Involved	Comments
CPU PH4; Box	If the multiplicand (D-register) and multiplier (A-register) are both simple-normalized, perform	<u>ASN</u>	=	N(A47 A48 A49 A50 A51) N[NA47 A4851Z	
PH4; T8L (Cont.)	the following functions:	<u>DSN</u>	=	<u>N(FNF NO6)]</u> N(D47 D48 D49 D50 D51) N(ND47 ND4851Z)	
	Branch to Box PH7	<u>S/NPH7</u> (S/PH7)	=		
		R/NPH7	=	<u>DSN +</u> 	
	Set SW2 if product will be negative	<u>S/SW2</u>		(S/PH7) NPH7 MUL FPR +	FPR set in PH2 if oper- and signs are not alike
		R/SW2	=	• • •	
	If the multiplicand is simple- normalized and multiplier is not, perform the following functions:				Prepare to normalize multiplier in PH6
	Enable signal (S/SXA) if multiplier positive	(S/SXA) (S/SXAVA)	=	(S/SXAVA) NA47 + PH4 O6 DSN N(S/PH7) +	Preset adder to gate absolute value of multiplier to sum bus
	Enable signal (S/SXMA) if multiplier negative	(S/SXMA)	=	(\$/\$XAVA) A47 +	
ŀ	Branch to Box PH6	S/NPH6	=	N(S/PH6)	
		(S/PH6)	=	PH4 O6 DSN N(S/PH7)	
		R/NPH5	=	•••	i.
	If the multiplicand is not simple- normalized, perform the follow- ing functions:				Prepare to normalize multiplicand in PH5
	Enable signal (S/SXD)	<u>(</u> \$/\$XD)	=	PH4 O6 NDSN +	Preset adder for D——S in PH5
	Set flip-flop SW2	<u>S/SW2</u>	=	(S/SW2/1) +	SW2 indicates that A
		(S/SW2/1) R/SW2	=	PH4 O6 NDSN +	formed in PH5
	Branch to Box PH5	S/NPH5	=	N(S/PH5)	
		<u>(S/PH5)</u> R/NPH5	=	PH4 O6 NDSN +	
				<u></u>	Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3 -66.	FMS,	FML Sequence	(Cont.))
---------------------	------	--------------	---------	---

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L	This phase is entered only if the multiplicand requires prenormali- zation. Phase is sustained until multiplicand is simple-normalized or found to be zero		
	Perform the following functions during the first clock period:		
	(A47-A71, A0-A31) / - (D47-D71, D0-D31)	$\underline{DXA} = PH5 SW2 + \dots$	Save multiplier (at clock) shift multiplicand
	(D47-D71, D0-D31)	Adder logic set at PH4 clock AXSL4 = AXSL4/1	left one hexadecimal for first normalization try
	(A47-A71, A0-A27)	$AXSL4/1 = PH5 O6 N(S/PH6) + \dots$	
	Decrement exponent of product in E-register by one	$EDC7 = AXSL4/1 N(PH5 DIV) + \dots$	Exponent decremented to compensate for shift
	Set flip-flop RTZ if sum bus quantity is zero	<u>S/RTZ = SZU SZL NSXADD</u> <u>NASPP PH5 +</u>	If sum bus is zero, mul- tiplicand is zero, and therefore product is
		$\frac{SZU}{SZL} = N(S47 + S48 + + S71)$ $\frac{SZL}{SZL} = N(S0 + S1 + + S31)$	zero. The multiplica- tion in PH7 will be by- passed
	Enable signal (S/SXA)	$\frac{R/RTZ}{(S/SXA)} = \frac{PH1 + ASPP}{AXSL4/1 NFPRR +}$ $\frac{FPRR}{FPRR} = \frac{PH5 O6 RTZ +}{FPR}$	Preset adder for AS in next clock period
	Perform the following functions during the second and following clock periods:		
	<u>If multiplicand is zero (RTZ),</u> enable signal FPRR and branch to PH9	<u>FPRR = PH5 O6 RTZ +</u>	
		<u>S/PH9 = FPRR</u> <u>R/PH9 =</u>	
	If multiplicand is not zero and if it is not simple-normalized, shift the multiplicand toward normalization as follows:		
	(A47-A71, A0-A31) (S47-S71, S0-S31) × 16-/ (A47-A71, A0-A27)	Adder logic set at previous clock <u>AXSL4 = (AXSL4/1)</u> <u>(AXSL4/1) = PH5 O6 N(S/PH6) +</u>	Shift multiplicand left one hexadecimal for another attempt at normalization
		<u>N(S/PH6) = PH5 O6 NASN +</u>	Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3 -66.	FMS,	FML Seq	uence ((Cont.))
---------------------	------	---------	---------	---------	---

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or	Decrement exponent of product in E-register by one	EDC7 = AXSL4/1 N(PH5 DIV) +	Exponent decremented to compensate for the shift
PH6; Box PH5; T8L (Cont.)	Sustain PH5 until multiplicand is simple-normalized. When normalization occurs (second clock of PH5 or later) perform the following functions:	$\frac{S/NPH5}{(S/PH5)} = N(S/PH5)$ $\frac{(S/PH5)}{NRTZ + \dots}$ $\frac{N(S/PH6)}{N(S/PH6)} = PH5 O6 NASN + \dots$ $\frac{R/NPH5}{NRTS} = \dots$	
	If multiplier (in D-register) is positive, enable signal (S/SXD)	(S/SXD) = (S/SXAVD) ND46 + (S/SXAVD) = PH5 O6 ASN NSW2 +	Preset adder to gate absolute value of multi- plier to sum bus in PH6
	<u>If multiplier is negative, enable signal (S/SXMD)</u>	(S/SXMD) = (S/SXAVD) D46 +	
	<u>Set flip-flop SW2</u>	$\frac{S/SW2}{(S/SW2/1)} = \frac{(S/SW2/1) + \dots}{PH5 O6 ASN NSW2 + \dots}$ $\frac{R/SW2}{R} = \dots$	SW2 indicates that A
	<u>Branch to Box PH6</u>	$\frac{S/NPH6}{(S/PH6)} = N(S/PH6)$ $\frac{(S/PH6)}{R/NPH6} = PH5 O6 ASN NSW2 + \dots$	
CPU PH5 or PH6; Box PH6; T8L	This phase is entered from PH5 (multiplicand was not originally normalized) or from PH4 (multi- plicand normalized, multiplier not normalized). Phase is sus- tained until multiplier is simple- normalized or found to be zero		
	Perform the following functions during the first clock period: If entered from PH4, I(A47-A71, A0-A31) (S47-S71, S0-S31)	Adder logic set at PH4 clock	Multiplier
	If entered from PH5, (D47-D71, D0-D31) (S47-S71, S0-S31) and	Adder logic set at PH5 clock	Multiplier
	(A47-A71, A0-A31) (D47-D71, D0-D31)	$DXA = PH6 SW2 + \dots$	Simple-normalized mul- tiplicand / ->D-register
	(547-571, S0-S31) × 16-/-> (A47-A71, A0-A27)	$\frac{AXSL4}{AXSL4/1} = \frac{AXSL4/1}{PH6 O6 N(S/PH7) + \dots}$	Shift multiplier left one hexadecimal for first try at normalization
L			Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3-66.	FMS,	FML Sequence	(Cont.)
-------------	------	--------------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6;	Decrement exponent of product in E-register by one	EDC7 = AXSL4/1 N(PH5 DIV)	Exponent decremented to compensate for the shift
Box PH6; T8L Cont.)	<u>Set flip-flop RTZ if sum bus</u> <u>quantity is zero</u>	$\frac{S/RTZ}{SZU} = \frac{SZU SZL NSXADD}{NASPP PH6 +}$ $\frac{SZU}{SZL} = \frac{N(S47 + S48 + + S71)}{N(S0 + S1 + + S31)}$ $R/RTZ = PH1 + ASPP$	If sum bus is zero, mul- tiplier is zero and there- fore product is zero. The multiplication in PH7 will be bypassed
	Enable signal (S/SXA)	$\frac{(S/SXA) = AXSL4/1 \text{ NFPRR} + \dots}{FPRR} = PH6 \text{ NPH5 RTZ} + \dots$	Preset adder for AS in next clock period
	Decrement count in F-register by one Perform the following functions during the second and following clock periods:	<u>FDC7 = PH6 MUL N(S/PH7) +</u>	F-register holds 5 (if FMS) or 13 (if FML). These counts represent iterations. Two itera- tions are deleted for every hexadecimal shift required to normalize multiplier
	If multiplier is zero (RTZ), enable signal FPRR, branch to PH9	$\frac{FPRR}{S/PH9} = \frac{PH6 NPH5 RTZ + \dots}{FPRR}$ $\frac{R}{PH9} = \dots$	
	If multiplier is not zero and if it is not simple-normalized, shift the multiplier toward normaliza- tion as follows:		
	Enable signal (S/SXA) (A47-A71, A0-A31) (S47-S71, S0-S31) x 16-/	(S/SXA) = AXSL4/1 NFPRR + Adder logic set at previous clock	Preset adder for A
	(A47-A71, A0-A27)	$\begin{array}{rcl} AXSL4 & = & AXSL4/1\\ \hline AXSL4/1 & = & PH6 & O6 & N(S/PH7) + \dots\\ \hline N(S/PH7) & = & PH6 & O6 & NASN + \dots \end{array}$	attempt at normalization
	Decrement exponent of product in E-register by one	$EDC7 = AXSL4/1 N(PH5 DIV) + \dots$	Exponent decremented to compensate for the shift
	Decrement iteration count in F-register by one	FDC7 = PH6 MUL N(S/PH7) +	Delete number of itera- tions needed for multi- plication by one
			Mnemonic: FMS (3F, BF) FML (1F, 9F)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH6 ; T8L	Sustain PH6 until multiplier is simple-normalized. When simple- normalization occurs (second clock of PH6 or later), perform the following functions:	$\frac{S/NPH6}{(S/PH6)} = N(S/PH6)$ $\frac{(S/PH6)}{NRTZ + \dots}$ $\frac{N(S/PH7)}{N(S/PH7)} = PH6 O6 NASN + \dots$	
(Cont.)	Set flip-flop SW2 if product will be negative	$\frac{R/NPH6}{S/SW2} = \frac{(S/PH7) NPH7 MUL}{FPR + \dots}$ $R/SW2 = \dots$	FPR set in PH2 if oper- and signs are not alike
	Branch to Box PH7	$\frac{S/NPH7}{(S/PH7)} = N(S/PH7)$ $\frac{(S/PH7)}{R/NPH7} = PH6 O6 ASN DSN +$	Multiplication, itera- tions may proceed
CPU 2H5 2r 2H6; 2H6; 3x 2H7;	FMS: 14 clocks — two clocks for each multiplier normalization shift FML: 30 clocks — two clocks for each multiplier normalization shift Resume of register contents:		
	A ZEROS 47 ZEROS (CLEARED AT FIRST PH7 CLOCK) D 46 47 7110	ZEROS IF FMS 31 31 0171 4948 ORIGINAL, UNSHIFTED MANTISSA OF MULTIPLIER OR MULTIPLIER 31 F G 31 F G 31 F G 31 F G 31 F G 31 F FMS 0R 13 IF FML; THESE AMOUNTS M FOR EACH HEX SHI MULTIPLIER NOPM	AINUS ONE COUNT IFT REQUIRED FOR ALIZATION
	*If CPU accepts I/O service call, clocks to floating point box are rejected, as they are T5L	FPCLEN/1 = NIOEN NIOIN + <u>NFPRR</u> FPCLEN/2 = NT5EN N(S/T8L) = FAFL (IOACT + PH10) +	Floating point box con- tinues operation after I/O service
A			Mnemonic: FMS (3F, BF) FML (1F, 9F

Table 3- 66. .	FMS,	FML	Sequence	(Cont.)
-----------------------	------	-----	----------	---------

Table 3 -66.	FMS,	FML	Sequence	(Cont.)
---------------------	------	-----	----------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH7;	Perform the following functions during the first clock period of PH7: Enable signal MIT	MIT = PH7 MUL N(FO SWO)	Sustain multiply itera- tions until final clock of PH7
T8L (Cont.)	<u>(646-571, 50-531)</u> (A47-A71, A0-A31), <u>B31, B30</u> (B31-B50) (B29-B48)	$\frac{S/A47}{(S/A47/2)} = (S/A47/2) + \dots \\ \frac{(S/A47/2)}{(S/A47/2)} = (G46 + PR46 NK46) \\ \underline{BXBL2} + \dots \\ \underline{BXBL2} = MIT \\ \underline{AXSR2} = MIT \\ \underline{S/B30} = S31 BXBL2 + \dots \\ \underline{R/B30} = -BX \\ \underline{S/B31} = S30 BXBL2 + \dots \\ \underline{R/B31} = BX \\ \underline{BXBL2} = MIT \\ BXB$	No gating term to sum bus enabled during first clock period of PH7, therefore A-register and B31, B30 are cleared AXSR2 (SUM BUS) 47 7/10 31/3130 A B BXBL2 51 504748 B
	Enable M1 and M2 according to state of FPR flip-flop Set flip-flop SW0	$ \underline{M1} = \underline{B49 \text{ NFPR NF1}} \\ + \underline{NB49 \text{ FPR NF1}} \\ \underline{M2} = \underline{B48 \text{ NFPR NF1}} \\ + \underline{NB48 \text{ FPR NF1}} \\ \underline{S/SW0} = \underline{NSW0 \text{ BXBL2}} + \dots \\ \underline{BXBL2} = \underline{MIT} $	901172A. 3962 FPR is set if operand signs are unlike. M1 and M2 are enabled so that product is produced SWO is true on all even- numbered clocks
	Preset adder according to bit pair in B49, B48, and state of SW2	$\frac{R/SW0}{(S/SXA)} = MIT + \dots$ $\frac{(S/SXA)}{+ M1 M2 SW2}$ $\frac{(S/SXAMD)}{(S/SXAMD/1)} = (S/SXAMD/1) + \dots$ $\frac{(S/SXAMD/1)}{+ \dots}$	Preset adder for A————————————————————————————————————
			Mnemonic: FMS (3F, BF)

FML (1F, 9F)

			_	
Table 3- 66.	FMS,	FML	Sequence	(Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6;	Perform the following functions during the second and following clock periods of PH7 (except the last):		
Box PH7; T8L	Enable signal MIT	MIT = PH7 MUL N(F0 SW0)	Sustain multiply iterations
(Cont.)	<u>D0-D31)</u> (S47-S71, S0-S31)		
	or (A47-A71, A0-A31) (S47-S71, S0-S31)	Adder logic set at previous clock	Adder logic set by previous bit pair and SW2
	(S46-S71, S0-S31) (A47-A71, A0-A31), B31, B30 (B31-B50) (B29-B48)		Current partial sum shifted right two bit positions into A-register
	Enable M1 and M2		and B31, B30
	Toggle flip-flop SW0		
	Preset adder according to bit pair in B49, B48 and state of SW2	Logic same as first clock period of PH7	Preset adder for next partial sum
	<u>Set flip-flop SW2 if bit-pair</u> weight of 3 or 4		Add one to next bit pair
	If bit-pair logic calls for 2 x multi– plicand or 1 x multiplicand, shift D-register accordingly		Preset partial product fo addition to partial sum during next clock period
	Decrement iteration count in (F0-F7) by one at every even- numbered clock	$\frac{FDC7}{(S/PH7)} = \frac{PH6 \text{ MUL } N(S/PH7) + \dots}{MIT}$ $\frac{(S/PH7)}{MIT} = PH7 \text{ MUL } N(F0 \text{ SW0})$	
	Perform the following functions during the last clock period of PH7		
	Disable MIT and MIT functions	MIT = PH7 MUL N(F0 SW0)	F0 is a one because iter- ation count has been decremented below zero, SW0 is true during even clock periods
I.			Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3 -66.	FMS,	FML	Sequence	(Cont.)
---------------------	------	-----	----------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or		$\frac{(S/SXAPD) = (S/SXAPD/1) + \dots}{(S/SXAPD/1) = MIT N(SXAMD/1)}$	Preset adder for A + D S in next clock period
PH6; Box PH7; [8L Cont.)	Set flip-flop SW2 if bit-pair weight of 3 or 4	$\frac{N(S/SXA) + \dots}{MUL + \dots}$ $\frac{S/SW2 = MIT M1 N(S/SXAPD/1)}{MUL + \dots}$ $R/SW2 = \dots$	Effectively adds one to next bit pair
	If bit-pair logic calls for 2 x multiplicand or 1 x multiplicand, shift D-register accordingly	$\frac{DXDL1}{S/SW1} = MIT N(M2 \oplus SW2) NSW1}$ $\frac{S/SW1}{R/SW1} = NPH9$	Find 2 x multiplicand, providing 2 x multipli- cand is not already in D-register (SW1 set)
	Sustain PH7	$\frac{\text{DXDR1}}{\text{S/NPH7}} = \text{MIT} (M2 \oplus \text{SW2}) \text{SW1}$	Restore original multi- plicand in D-register, providing it is not already present (SW1 reset)
	Summary of control signals during PH7:	$\frac{(S/PH7) = MIT +}{R/NPH7 =}$	
		CLOCK (N) CLOCK (N)	(s/5XAMD) (s/5XA) (s/5XA) 1-/5W2 BXBL2
			901172A. 3963

Table 3 -66.	FMS, FML	Sequence	(Cont.)
	111107 11116	sequence	(00111.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6;	(S46-S71, S0-S31) -/ (A47-A71, A0-A31)	$\frac{AXS}{(S/PH7)} = PH7 N(S/PH7) MUL +$	Last partial sum is on the sum bus. Adder logic preset in previous clock period
Box PH7; T8L	Enable signal (S/SXA)	$(S/SXA) = PH7 N(S/PH7) + \dots$	Preset adder for A
(Cont.)	Branch to Box PH8	$\frac{S/NPH8}{(S/PH8)} = N(S/PH8)$ $\frac{(S/PH8)}{R/NPH8} = PH7 N(S/PH7) +$	
CPU PH6; Box PH8;	One clock long A-register contains the absolute value of the result in the range 1/256 Stresult < 1/16		
T8L	If the result is not simple- normalized, perform the following functions:		Shift A-register product to normalize it. Produc in remainder of B- register will be lost
	$\begin{array}{c} (A47-A71, A0-A31) \\ (S47-S71, S0-S31) \times 16 \\ (A47-A71, A0-A27) \\ \hline (B31-B28) \qquad (A28-A31) \end{array}$	Adder logic set at PH7 clock $AXSL4$ = $AXSL4/1$ = $AXSL4/1$ = $AXSL4/1$ = $B1$ $A2831XB$ $A28$ = $B31$ $A2831XB$	register with be tost
		$\frac{S/A31}{A2831XB} = \frac{B28}{PH8} \frac{A2831XB}{MUL} + \dots \\ \frac{R/A28-A31}{R/A28-A31} = \frac{AX/L}{R/L} + \dots$	
	Decrement exponent of product in E-register by one	EDC7 = AXSL4/1 N(PH5 DIV) +	Compensate for the shift
	Enable signal FPRR and perform functions listed at end of this phase. If the result is simple- normalized and A47 is a one, perform the following functions:	FPRR = PH8 NDIV NA5255Z +	Prepare to send result to CPU Result equals 1 in this case, and must be shifter right to represent a lega
	(A47-A71, A0-A31)	Adder logic set at PH7 clock	floating point number
	(\$47-\$71, \$0-\$31) x 1/16 -/ >	AXSR4 = AXSR4/1	

Mnemonic: FMS (3F, BF) FML (1F, 9F)

	Table 3 -66.	FMS,	FML Sequence	(Cont.)
--	---------------------	------	--------------	---------

Phase	Function Performed		Si	gnals Involved	Comments
CPU PH6;	Increment exponent of result by one	EUC7	=	NPH5 AXSR4/1 +	Compensate for the shift
Box PH8; T8L (Cont.)	Enable signal FPRR and perform functions listed at end of this phase	<u>FPRR</u>	=	PH8 NDIV ASN +	Prepare to send result to CPU
	If the result is simple-normalized and A47 is a zero, enable signal FPRR and perform functions listed at end of this phase	FPRR	=	PH8 NDIV ASN +	
	FPRR functions:				
	Enable (CPU) PH7	S/PH7	=	PH6 NBR NIOEN +	
		NBR	=	NBRPH6	
		NBRPH6	=	N(FAFL PH6 NFPRR) +	
		R/PH7	=	• • •	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/1) +	Request for next instruc-
		(S/MRQ/1)	=	FAFL PH6 NIOEN NBRPH6 +	tion in sequence
		R/MRQ	=	•••	
	Enable signal (S/SXA) if NFPR	(S/SXA)	=	FPRR NFPR +	Preset adder logic to
	Énable signal (S/SXMA) if FPR	(S/SXMA)	=	FPRR FPR +	give result the proper polarity
	Set Box PH9	S/PH9	=	FPRR	
		R/PH9	=	J	
CPU PH7; Box PH9; F8L	One clock long. <u>Entered from</u> <u>PH5 if multiplicand is zero,</u> <u>from PH6 if multiplier is zero,</u> <u>or from PH8</u> (A47-A71, A0-A31) <u>or</u> -(A47-A71, A0-A31)	Adder logic se	t at I	PH5, PH6, or PH8 clock	Mantissa of result, in proper polarity, trans- ferred to sum bus
	(S47-S71, S0-S31) Transfer (S0-S31) to (FP0-FP31) lines providing none of the following conditions are present:	FPXSL	=	NFPDIS PH9 FPRD NRTZ N(FEUF NFZ) +	LSW of floating point result
	FMS or FML with odd R field in effect	FPRD	=	NO2 + MUL NR31	
	Result is equal to zero	RTZ			
					Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3 -66.	FMS,	FML Sequence	(Cont.))
---------------------	------	--------------	---------	---

Phase	Function Performed		Si	gnals Involved		Comments
CPU PH7; Box	Exponent underflow with FZ equal to zero	FEUF	=	EO NEI NRTZ N(B65 NO6 FS NFZ)		Exponent was decre- mented below zero
PH9; T8L (Cont.)	If one of the above conditions exists, transfer zeros to (FPO-FP31)					No gating term enabled
(,	(FPO-FP31)─ / → (BO-B31)	BXFP	=	FAFL PH7 +		LSW of floating point result
	Reset flip-flop NSXBF	S/NSXBF	=	N(S/SXB)		Preset logic for BS
		(S∕SXB)	=	FAFL PH7 +		in PH8
		R∕NSXBF	=	•••		
	Force a one on private memory	S/NLR31F	=	N(S/LR31)		Select odd-numb ered
	address line LR31	(S/LR31)		FAFL PH7 +		private memory address
		R/NLR31F	=	•••		during PH10
	Set flip–flop RW if long format instruction and TRAP signal is not true	S/RW		(S/RW/FP)		Prepare to send LSW of result to CPU
		<u>(S/RW/FP)</u> R/RW		PH9 NTRAP FPRD +		
		·	=	•••		
	Set flip-flop CC1 if exponent underflow has occurred and FZ is a one	S/CC1 (S/CC1/2)		(S/CC1/3) + (S/CC1/FP) +		
				PH9 FEUF +		
		R/CC1		(F/CC1)		
	Set flip-flop CC2 if exponent	S/CC2		(S/CC2/3) +		
	underflow or overflow	(S/CC2/3)	=	(S/CC2/FP) +		
		(S/CC2/FP)	=	PH9 (FEUF + FEOF) +		
		R/CC2	=	(R/CC2)		
		FEOF	=	NEO EL NRTZ		
	Enable TRAP signal if exponent underflow has occurred and FZ is a one, or if exponent over- flow has occurred	TRAP	=	FEOF + FEUF FZ +		TRAP prevents RW from being set in PH9 and PH10
	Enable signal (S/SXA) if NFPR is true	(S/SXA)	=	PH9 NFPR +		Preset adder to give result the proper polarit
	Enable signal (S/SXMA) if FPR is true	(S/SXMA)	=	PH9 FPR +	J	
	If FPR is true, transfer (NEO-NE7)	EXNE	=	PH9 FPR NTRAP N(FEUF NFZ)	-	A negative result re- quires an inverted exponent
	Branch to Box PH10	S/PH10	=	РН9		
		R/PH10	=	<u></u>		
	<u>_</u>					Mnemonic: FMS (3F, BF) FML (1F, 9F)

(Continued)

.

Table 3-66. FA	AS, FML	Sequence ((Cont.)
----------------	---------	------------	---------

Phase	Function Performed		Sig	gnals Involved	Comments
CPU PH8; Box PH10; T8L	One clock long (BO-B31)	Logic set at PI RWXS/0-RWX RW	S/3	= RW Set at PH7 clock, if no trap condition and long	Transfer LSW of result to private memory register Rul
	If LSW of result is not equal to zero, set flip-flop SWO	S/SW0 (S/SW0/NZ) R/SW0) =	format NS0031Z (S/SW0/NZ) + FAFL NO2 PH8 RESET/A +	Used in PH10 for con- dition code settings
	Reset flip-flop NSXBF	S/NSXBF (S/SXB) R/NSXBF	=	N(S/SXB) FAFL PH8 +	Preset logic for B
	Set flip-flop RW if <u>TRAP</u> signal is not true	S/RW (S/RW/FP) R/RW	=	(S/RW/FP) PH10 NTRAP + 	Prepare to send MSW of result to CPU
	Set flip-flop DRQ	S/DRQ BRPH10 R/DRQ	=	BRPH10 + FAFL PH8 +	Inhibits transmission of another clock until data release received from core memory. Request for next instruction mode in PH6
	(A47-A71, A0-A31) or -(A47-A71, A0-A31) (S47-S71, S0-S31)	<u>Adder logic se</u>	t at	PH9 clock	MSW of mantissa ———————————————————————————————————
	S47	FPO FPXSU	=	S47 FPXSU + NFPDIS PH10 NRTZ N(FEUF NFZ)	MSW of result trans- ferred to FP lines if
	NE1	FP1 FPXSU FPXSU	=	NE1 FPXSU +	result not equal to zero or if underflow with FZ = 0 does not exist
	(FPO-FP31)	BXFP	=	FAFL PH8 +	MSW of result / B-register
	<u>Reset Box PH10</u>	<u>R/PH10</u>	=	<u></u>	Floating point box actions are finished
					Mnemonic: FMS (3F, BF) FML (1F, 9F)

Table 3 -66.	FMS,	FML Sequence	(Cont.))
---------------------	------	--------------	---------	---

Phase	Function Performed		Si	gnals Involved	Comments
CPU PH8; Box PH10; T8L (Cont.)	Branch to CPU PH10	S/PH10 R/PH10	=	BRPH10 NCLEAR +	
CPU PH10; Box	One clock long (B0-B31)	Adder logic se	et at	PH8 clock	
actions over; T8L	(RW0-RW31)	RWXS/0-RWX RW		= RW Set at PH8 clock if no trap condition	
	Set flip-flop CC3 if floating point result is positive	S/CC3 SGTZ TESTS R/CC3		SGTZ TESTS + (S0 + S1 + + S31 + SW0) NS0 FAFL ENDE + TESTS +	SWO is set when there is significance in LSW of result
	Set flip-flop CC4 if floating point result is negative	S/CC4 (S/CC4/2)		(S/CC4/2) TESTS + NFACOMP S0 +	
	ENDE functions	R/CC4	=	TESTS +	

FLOATING DIVIDE, SHORT (FDS; 3E, BE). FDS divides the contents of private memory register R by the effective word. If no floating point arithmetic occurs, the quotient is loaded into private memory register R.

FLOATING DIVIDE, LONG (FDL; 1E, 9E). FDL divides the contents of private memory registers R and Rul by the effective doubleword. R must be an even value for correct results. If no floating point arithmetic fault occurs, the quotient is loaded into private memory registers R and Rul as a long format floating point number.

FLOATING DIVIDE PHASE SEQUENCE. Preparation phases for FDS are the same as the general PREP phases for word instructions, paragraph 3-59. FDL preparation phases are described in paragraph 3-59. Figure 3-170 shows the general method of FDS and FDL execution. Nonrestoring division (described in paragraph 3-68) is used during the actual divide iterations. Table 3-67 lists the detailed logic for execution of the floating multiply instructions.

A. TRANSFER OF OPERANDS:	$0 1 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \$
B. EXPONENT DIFFERENCING:	EXPONENT SIGN BIT 0 1 0 0 1 0 1 1 = +75 1 0 1 1 1 0 0 0 = -(+71) $\frac{1}{0 0 0 0 0 0 1 0 0} = +4 (EXPONENT QUOTIENT)$
C. PRENORMALIZATION OF OPERANDS:	
EXAMINE NUMERATOR MANTISSA AND DENOMINATOR MANTISSA:	0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =
SIMPLE NORMALIZE NUMERATOR :	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ADJUST EXPONENT QUOTIENT:	$0 = \frac{1}{2} = $
SIMPLE NORMALIZE DENOMINATOR:	0 0 0 0 0 0 1 1 NEW EXPONENT QUOTIENT 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 SHIFT LEFT TWO HEX. DIGITS
ADJUST EXPONENT QUOTIENT:	$0 \frac{1}{10000000000000000000000000000000000$
D. DIVISION OF MANTISSAS:	$\frac{0}{0} = \frac{0}{0} = \frac{0}$
DIVIDE NUMERATOR BY DENOMINATOR	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
E. STORAGE: BIAS EXPONENT:	0 0 0 0 1 0 1 EXPONENT QUOTIENT + 1 0 0 0 0 0 0 1 0 0 0 1 0 1 BIASED EXPONENT QUOTIENT
ASSIMILATE MANTISSA AND EXPONENT, CHANGE TO PROPER FORM AND STORE:	0 1 0 0 0 1 0 1 0 1 0 0'0 0 0 0'0 0 0 0 PRODUCT 1 0 1 1 1 0 1 1 1 1 0 0'0 0 0 0'0 0 0 0 PRODUCT
	$(-2^{-2} \times 16^5) =$ $(-2^2 \times 16^4)$




	Table 3 -67.	FDS,	FDL Sequence

Phase	Function Performed		Sig	Comments	
				Note	· · ·
		box are u for the fl	Actions that take place in the floating point box are underscored in the sequence charts for the floating point instructions. Main CPU functions are not underscored.		
PREP	At end of PREP:	-			
	(A) : RR				Contents of private mem- ory register R. MSW of numerator
	(C) : Core memory operand MSW				MSW of denominator
i i	(D) : Core memory operand MSW				MSW of denominator
	Enable signal (S/SXNA)	(S/SXNA)	=	FAFL PRE/34 +	Preset adder for –A–––– S in PH1
	If long-format instruction is in effect perform the following functions:				
	Force a one into P31	PUC31	=	FAFL NO2 PRE3 NANLZ +	Prepare to obtain LSW of denominator
	Set flip-flop MRQ	S/MRQ (S/MRQ/1)	=	(S/MRQ/1) + FAFL NO2 NANLZ	Memory request for LSW of denominator. Inhibited if floating
		R/MRQ	=	PRE3 +	point option trap exists
	Enable clock T8	S/NT8L	=	N(S/T8L)	Clocks for remainder of
		(S/T8L)	=	FAFL NIOACT NPH10	floating point phases are
		R/NT8L	=		T8 unless I/O service call is in effect (PH6)
	FPCON	FPCON	=	FAFL PRE3 +	Start functions in floating point box
	Set flip-flop PH1	S/PH1	=	FPCON NPH1	Sets Box PH1
		R/PH1	=	<u></u>	
CPU	One clock long				
PH1; Box	(NA0-NA31)	Adder logic se	t at	PH1 clock	Gate MSW of numerator
PH1;	(NSO-NS31)	FPXS	=	NPH8 NDIS	to FP lines
T8L	FP0	SXFP/U	=	S4607XFP	Sign of numerator
		S4607XFP	=	PH1 NFPDIS +	<u>546, 547</u>
	(FP8-FP31) (S48-S71)	SXFP/U	=	S4607XFP	Mantissa of numerator (\$48-\$71)
1		<u></u>			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

Table 3-67.	FDS, F	DL Sequenc	e (Cont.)
-------------	--------	------------	-----------

Phase	Function Performed		Się	gnals Involved		Comments
CPU PH1;	(FPO-FP7)	SXFP/4	=	S4607XFP		Exponent of numerator (S0-S7)
Box PH1;	Zeros					No gating term enabled
T8L	(S46-S71, S0-S31)	AXS	=	PH1 +		
(Cont.)	<u>(A46-A71, A0-A31)</u>					
						SS (A) : . NUM MANTISSA 46 47 71
						EXP ZEROS
	Clear B-register	ВХ	=	PH1 +		901172A. 3965
	<u>Clear E-register</u>	EX	=	<u>PH1 +</u>		
	<u>Clear F-register</u>	FX	=	PH1 +		
	D0	FPCON	=	FAFL PH1 D0 +	}	Transfer sign of denomi– nator to MWN in
	FPCON-/-	s/mwn	=	FPCON PHI	J	floating point box
		R/MWN	=	PH1		
	If FDL is in effect, perform the following functions:					
	Force a one on private memory address line LR31	(S/LR31)	=	FAFL NO2 PH1 +		Prepare to obtain LSW of numerator
	Reset flip-flop NAXRR	s/naxrr	=	N(S/AXRR)		Preset logic for RRul
		(S/AXRR)	=	FAFL NO2 PH1 +		/ -> A in PH2
		R/NAXRR	=	•••		
	Enable signal (S/SXND)	(S/SXND)	=	FAFL PH1 +		Preset adder for ND
	Set flip-flop PH2	S/PH2 R/PH2	=	PH1		<u>Box PH2</u>
CPU	One clock long					
PH2; Box	(ND0-ND31)	Adder logic s	et at	PH1 clock		MSW of denominator
PH2;	(NS0-NS31) (FP0-FP31)	FPXS	=	NPH8 NDIS		
T8L	. , . ,		_			
	<u>FP0</u> → S46, S47	SXFP/U	=	<u>S4607XFP</u>		Sign of denominator ————————————————————————————————————
		<u>S4607XFP</u>	=	PH2 NFPDIS +		
	<u>(FP8-FP31)</u> →(S48-S71)	SXFP/U	=	<u>S4607XFP</u>		Mantissa of denominator ——— (S48–S71)
	· ·					Mnemonic: FDS (3E, BE) FDL (1E, 9E)

Function Performed	Signals Involved	Comments
(FPO-FP7)(SO-S7) Zeros	SXFP/U = S4607XFP	Exponent of denominator (S0-S7) No gating term enabled
(S46-S71, S0-S31) (D46-D71, D0-D31)	<u>DXS = PH2 +</u>	$(D): \iiint_{4647} DENOM MANTISSA$ $(D): [] DENOM MANTISSA$ $(DENOM ZEROS)$

Table 3-67.	FDS,	FDL Sequence	(Cont.)
	100,	I DE Sequence	(00000)

Phase

CPU

PH2;

Box

PH2;

PH2;				
T8L (Cont.)	<u>(\$46-\$71, \$0-\$31)</u>	DXS =	<u>PH2 +</u>	
((D46-D71, D0-D31)			(D) : DENOM MANTISSA
				DENOM ZEROS
				0 7 ¹ 8 31
				901172A. 3 96 6
	Set flip-flop FPR if operand	S/FPR =	PH2 O6 (MWN+A47) +	Signifies that inter-
	signs are unlike	R/FPR =	PH1 +	mediate result will be
				opposite in polarity to final result
	If numerator is negative,	S/A0 =		Uninverted exponent
	(NA0-NA7) (A0-A7)	$\frac{S/A0}{S/A1} =$	NA1 PH2 A0 +	(A0-A7)
		<u>S/A7 =</u>		
		$\frac{R/A0-R}{A7} =$	<u> </u>	
		<u>AX/L =</u>	AXL +	
		<u>AXL =</u>	<u>PH2 A0 +</u>	
	Set flip-flop A8	<u>S/A8 =</u>	PH2 NMUL +	For PH3 use
		<u>R/A8 =</u>	_AX/L	
	Set flip-flop D8 if denominator	S/D8 =	PH2 MWN +	For PH3 use (for K7)
	is negative	R/D8 =	DX/L	
		DX/L =	DX +	
		DX =	PH2 +	
		<u></u>		
	Enable signal (S/SXAPD) if denominator is negative		(S/SXAPD/1) +	For exponent arithmetic in PH3
	denominator is negative	(S/SXAPD/1) =	PH2 NMUL MWN +	
	Enable signal (S/SXAMD) if	(S/SXAMD) =	N(S/SXAPD)	For exponent arithmetic
	denominator is positive		(S/SXAMD/2) +	in PH3
{	If FML is in effect, perform	(S/SXAMD/2) =	PH2 +	
	the following functions:			
	(RRO-RR31) / - (AO-A31)	AXRR =	Set at PH1 clock	LSW of numerator ——
		/		A-register
	L			
				Mnemonic: FDS (3E,BE) FDL (1E,9E)

(Continued)

Table 3-67.	FDS,	FDL Sec	quence (Cont.)
-------------	------	---------	---------------	---

Phase	Function Performed	Signals Involved	Comments
CPU PH2;	Enable signal (S/SXNA)	(S/SXNA) = FAFL PH2 +	Preset adder for -A
Box PH2; T8L (Cont.)	Set flip-flop DRQ	$S/DRQ = (S/DRQ/2) + \dots$ $(S/DRQ/2) = FAFL NO2 PH2 + \dots$ $R/DRQ = \dots$	Inhibits transmission of another clock until data release received from core memory (memory request made during PREP)
	Set flip-flop PH3	<u>S/PH3 = PH2</u> <u>R/PH3 =</u>	Box PH3
CPU	One clock long		
PH3; Box PH3; T8L if short, DR if long	<u>(A0-A7) ± (D0-D7)</u> → (S0-S7) → (E0-E7)	Adder logic set at PH2 clock $S/E0$ =S0 PH3 + \vdots \vdots $S/E7$ =S7 PH3 + $R/E0-R/E7$ =PH1 +	Arithmetic operation is performed that subtracts the uninverted denom- inator exponent from the uninverted numerator exponent. The E- register now holds the unbiased difference of the exponents
	(NA0-NA31)	Adder logic set at PH2 clock FPXS = NPH8 NDIS	LSW of numerator FP lines if FDL. If FDS, action is meaningless
	If FDL is being performed: (FP0-FP31) - / - (A0-A31)	<u>AXFP = PH3 NO2</u>	LSW of numerator /
	If FDS is being performed: Zeros(A0-A31)		No gating term enabled
	(MB0-MB31)	DXC = FAFL NO2 PH3 +	LSW of denominator
	Enable signal (S/SXND)	(S/SXND) = FAFL PH3 +	Preset adder for –D S in PH4
	Set flip-flop PH4	<u>S/PH4 = PH3</u> R/PH4 =	Box PH4
CPU	One clock long		
PH4; Box PH4;	(ND0-ND31)──► (S0-S31)	Adder logic set at PH3 clock	LSW of denominator if FDL. Meaningless if
T8L	(NSO-NS31)	FPXS = NPH8 NDIS	FDS
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

Phase	Function Performed		Si	gnals Involved		Comments
CPU	If FDL:					· ·
PH4;	(FPO-FP31)	SXFP/4	=	S0031XFP +		
Box PH4;		SXFP/A	=	S0031XFP +		
T8 L		S0031XFP	=	PH4 NO2 NFPDIS		
(Cont.)	If FMS:					
	Zeros					No gating term enabled
	(S0-S31)-/(D0-D31)	DXS/L	=	PH4 +		LSW of denominator (if FDL) or zeros (if FDS)
	Clear condition code flip-flops	R/CC	=	FAFL PH4 +		
	Enable signal (S/SXB)	(S/SXB)		FAFL PH4 +		Preset logic for B
						in PH5
	Branch to CPU PH5	S/PH5	=	PH4 NBR		CPU enters PH5.
		R∕PH5	=	•••		Floating point box may go to PH5 or PH6
	If the denominator is simple-	DSN	=	N(D47 D48 D49 <u>D50 D51</u>)		
	normalized, perform the following functions:			N(ND47 ND4851Z)		
	Enable signal (S/SXA) if	(S/SXA)	=	(S/SXAVA) NA47 +	1	
	denominator positive	(S/SXAVA)	=			Preset adder to gate
				+		absolute value of denon inator to sum bus
	Enable signal (S/SXMA) if denominator negative	(S/SXMA)	=	(S/SXAVA) A47 +	J	
	Branch to Box PH6	S/NPH6	=	N(S/PH6)		
		<u>(S/PH6)</u>	=	PH4 O6 DSN N(S/PH7)		
		_ /		<u>+</u>		
		R/NPH6	=	<u></u>		D
	If the denominator is not simple-normalized, perform the following functions:					Prepare to normalize denominator in PH5
	Enable signal (S/SXD)	<u>(S/SXD)</u>	=	PH4 O6 NDSN +		Preset adder for D
	Set flip-flop SW2	s/sw2	=	(S/SW2/1) +		SW2 indicates that
		(S/SW2/1)	=	PH4 O6 NDSN +		A ∕∕ D will be per- formed in PH5
		R/SW2	=	<u></u>		
	Durach to Day DH5	S/NIPH5	=	N(S/PH5)		
	Branch to Box PH5	<u>S/NPH5</u> (S/PH5)	=			
		R/NPH5	=			
L						Mnemonic: FDS (3E, BE)

nemonic: FDS (3E, BE) FDL (1E, 9E)

Table 3-67.	FDS,	FDL Sequence	(Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box PH5; T8L	This phase is entered only if the denominator requires prenormali- zation. Phase is sustained until denominator is simple-normalized or found to be zero Perform the following functions during the first clock period:		
	(A47-A71, A0-A31) - / - (D47-D71, D0-D31)	$\frac{DXA}{PH5 SW2 + \dots}$	Save numerator (at clock)
• .	(D47-D71, D0-D31) (S47-S71, S0-S31) x 16-/ (A47-A71, A0-A27)	Adder logic set at PH4 clock <u>AXSL4 = AXSL4/1</u> <u>AXSL4/1 = PH5 O6 N(S/PH6) +</u>	Shift denominator left one hexadecimal for first normalization try
	Increment exponent of quotient in E-register by one	$EUC7 = PH5 DIV N(S/PH6) + \dots$	Exponent incremented to compensate for shift
	Set flip-flop RTZ if sum bus quantity is zero	$\frac{S/RTZ}{NASPP PH5 +} = SZU SZL NSXADD$ $\frac{NASPP PH5 +}{N(S47 + S48 + + S71)}$ $\frac{SZL}{SZL} = N(S0 + S1 + + S31)$ $R/RTZ = PH1 + ASPP$	If sum bus is zero, denominator is zero, and division is not allowed. A trap will result
	Enable signal (S/SXA)	$\frac{(S/SXA) = AXSL4/1 \text{ NFPRR } + \dots}{FPRR = PH5 \text{ O6 RTZ } + \dots}$	Preset adder for A————————————————————————————————————
	Perform the following functions during the second and following clock periods: If denominator is zero (RTZ), enable signal FPRR, transfer B-register————————————————————————————————————	$\frac{FPRR}{SXB} = \frac{PH5 \ O6 \ RTZ + \dots}{FPRR \ DIV \ NSDIS + \dots}$ $\frac{AXS}{AXS} = \frac{FPRR \ DIV + \dots}{FPRR \ DIV + \dots}$	B-register (zeros) → → A-register
	If denominator is not zero and if it is not simple-normalized, shift the multiplicand towards normali-	<u>S/PH9 = FPRR</u> <u>R/PH9 =</u>	
	zation as follows: (A47-A71, A0-A31) (S47-S71, S0-S31) x 16-/- (A47-A71, A0-A27)	Adder logic set at previous clock AXSL4 = (AXSL4/1) (AXSL4/1) = PH5 O6 N(S/PH6) +	Shift denominator left one hexadecimal for another attempt at normalization
			Mnemonic: FDS (3E, BE) FDL (1E, 9E)

Table 3- 67.	FDS,	FDL Sequence	(Cont.)

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or PH6; Box	Increment exponent of product in E-register by one	$\frac{N(S/PH6)}{EUC7} = PH5 O6 NASN + \dots$	Exponent incremented to compensate for shift
PH5; T8L (Cont.)	Sustain PH5 until denominator is simple-normalized. When nor- malization occurs (second clock of PH5, or later), perform the following functions:	$\frac{S/NPH5}{(S/PH5)} = N(S/PH5)$ $\frac{(S/PH5)}{NRTZ +}$ $\frac{N(S/PH6)}{R/NPH5} = PH5 O6 NASN +$ $R/NPH5 =$	
	<u>If numerator (in D-register) is</u> positive, enable signal (S/SXD)	$\frac{(S/SXD) = (S/SXAVD) ND46^{+} \dots}{(S/SXAVD) = PH5 O6 ASN NSW2 + \dots}$	Preset adder to gate absolute value of numer- ator to sum bus in PH6
	If numerator is negative, enable signal (S/SXMD)	$(S/SXMD) = (S/SXAVD) D46 + \dots$	SW2 indicates that A
	Set flip-flop SW2	$\frac{S/SW2}{(S/SW2/1)} = \frac{(S/SW2/1) +}{PH5 O6 ASN NSW2 +}$	
	<u>Branch to Box PH6</u>	$\frac{R/SW2}{S/NPH6} = \frac{N(S/PH6)}{(S/PH6)}$ $\frac{(S/PH6)}{R/NPH6} = \frac{PH5}{O6} O6 ASN NSW2 + \dots$	
CPU PH5 or PH6; Box PH6; T8L	This phase is entered from PH4 (denominator was simple- normalized) or from PH5 (denom- inator was not originally simple- normalized, but has been). Phase is sustained until numerator is simple-normalized or found to be zero Perform the following functions		
	during the first clock period: If entered from PH4, (A47-A71, A0-A31) (S47-S71, S0-S31)	<u>Adder logic set at PH4 clock</u>	Numerator ———————————————————————————————————
			Mnemonic: FDS (3E, BE)

FDL (1E, 9E)

.

Table 3–67. FDS, FDL Sequence (Cont.	FDS, FDL Sequence	(Cont.)
--------------------------------------	-------------------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH5 or	<u>If entered from PH5,</u> <u>1(D47-D71, D0-D31)</u>	Adder logic set at PH5 clock	Numerator sum bus
PH6; Box PH6; T8L (Cont.)	(S47-S71, S0-S31) and (A47-A71, A0-A31) -/ (D47-D71, D0-D31) If numerator is not simple- normalized:	<u>DXA = PH6 SW2 +</u>	Simple-normalized denominator- / D- register
	(S47-S71, S0-S31) x 16 -/ - (A47-A71, A0-A27)	$\frac{AXSL4}{AXSL4/1} = \frac{AXSL4/1}{PH6 O6 N(S/PH7) +}$ $\frac{N(S/PH7)}{PH6 O6 ASN DSN +}$	
	Decrement exponent of quotient in E-register by one	$EDC7 = AXSL4/1 N(PH5 DIV) + \dots$	Exponent decremented to compensate for the shift
	Set flip-flop RTZ if sum bus quantity is zero	$\frac{S/RTZ}{NASPP PH6 +} = \frac{SZU SZL NSXADD}{NASPP PH6 +}$ $\frac{SZU}{SZL} = N(S47 + S48 + + S71)$ $\frac{SZL}{R/RTZ} = PH1 + ASPP$	If sum bus is zero, nu- merator is zero and there- fore quotient is zero. The division in PH8 will be bypassed
	Enable signal (S/SXA)	$\frac{(S/SXA) = AXSL4/1 \text{ NFPRR} + \dots}{FPRR} = PH6 \text{ NPH5 RTZ}$	Preset adder for A
	If numerator is simple- normalized: (S47-S71, S0-S31) (A47-A71, A0-A31)	$AXS = PH6 O6 ASN DSN + \dots$	Numerator — / — A— register
	Branch to Box PH7 Perform the following functions	<u>S/NPH7 = N(S/PH7)</u> (S/PH7) = PH6 O6 ASN DSN + <u>R/NPH7 =</u>	Both numerator and denominator have now been simple-normalized
	during the second and following clock periods:		
	If numerator is zero (RTZ), enable signal FPRR, (B47-B71, B0-B31) (S47-S71, S0-S31) (A47-A71, A0-A31), branch to PH9	FPRR=PH6NPH5RTZ +SXB=FPRR DIVNSDIS +AXS=FPRR DIV +S/PH9=FPRRR/PH9=	<u>B-register (zeros)</u> <u>A-register</u>
			Mnemonic: FDS(3E, BE) FDL (1E,9E)

Table 3–67.	FDS,	FDL Sequence	(Cont.)

Phase	Function Performed		Signals Involved	Comments
CPU PH5 or PH6;	If numerator is not zero and not simple-normalized, shift the numerator towards normalization as follows:		· · · · · · · · · · · · · · · · · · ·	
Box PH6; T8L (Cont.)			et at previous clock	Preset adder for A
	(S47-S71, S0-S31) x 16 _/ - (A47-A71, A0-A27)	AXSL4 AXSL4/1 N(S/PH7)	= AXSL4/1 = PH6 O6 N(S/PH7) + = PH6 O6 NASN +	attempt at normalization
	Decrement exponent of quotient in E-register by one	EDC7	= AXSL4/1 N(PH5 DIV) +	Exponent decremented by one to compensate for the shift
	Sustain PH6 until numerator is simple-normalized. When simple-normalization occurs (first clock of PH6, or later), perform the following functions:	S/NPH6 (S/PH6) <u>N(S/PH7)</u> R/NPH6	= N(S/PH6) = PH6 O6 N(S/PH7) NRTZ + = PH6 O6 NASN + =	
	(S47-S71, S0-S31)	AXS	= PH6 O6 ASN DSN +	<u> Numerator -/-></u> A- register
	Branch to Box PH7	<u>S/NPH7</u> (S/PH7) R/NPH7	= N(S/PH7) = PH6 O6 ASN DSN + =	Both numerator and denominator have now been simple-normalized
CPU PH6; Box PH7; T8L*	One or two clocks long Perform the following functions if A47 (numerator sign bit) is a one:			Since A-register contains [numerator], A47=1 means that right-shift must be made. This case can only occur if orig- inal numerator was -1 on -1/16. A-register now holds +1
	<u>Set flip-flop A51</u> <u>Clear A-register</u>	S/A51 R/A51 AX	= PH7 DIV A47 + = AX = PH7 DIV A47 +	Effectively shifts Inumerator right one hexadecimal
	*If CPU accepts I/O service call, clocks to floating point box are rejected, as they are T5L	FPCLEN/1 FPCLEN/2 N(S/T8L)	 NIOEN NIOIN + <u>NEPRR</u> NT5EN FAFL (IOACT + PH10) + 	Floating point box con- tinues operation after I/O service
			· · · · · · · · · · · · · · · · · · ·	Mnemonic: FDS (3 E, BE) FDL (1E, 9E)

Table 3–67. FDS, FDL Sequence (C	Cont.)
----------------------------------	--------

Phase	Function Performed	Signals Involved	Comments
CPU PH6;	Increment exponent of quotient in E-register by one	EUC7 = PH7 DIV A47 +	<u>To compensate for right</u> shift
Box PH7; T8L (Cont.)	Sustain PH7 for one more clock	$\frac{S/NPH7}{S} = N(S/PH7)$	
		$\frac{(S/PH7) = PH7 DIV A47 +}{R/NPH7 =}$	
	Preset adder for A - D	$\frac{(S/SXAPD) = (S/SXAPD/1) \text{ NDIT}}{N(PH6 \text{ NO6}) + \dots}$	If denominator is nega- tive, preset adder for
		$(S/SXAPD/1) = MWN DIV (S/PH7) + \dots$	$A + D \longrightarrow S in PH8$
		$\frac{(S/SXAMD) = (S/SXAMD/1) + \dots}{(S/SXAMD/1) = NMWN DIV (S/PH7) + \dots}$	If denominator is posi- tive, preset adder for A - DS in PH8
	Perform the following functions if A47 is a zero (first or second clock period of PH7):		If A47 is a zero, the numerator is less than +
	Enable signal DPP	DPP = PH7. DIV NA47	Divide preparation signo
	If FDS is being performed, set F-register to 23 ₁₀	$\frac{S/F3}{S/F5} = DPP + \dots$	
		$\frac{S/F6}{S/F7} = DPP + \dots$	For divide iteration counting
	If FDL is being performed, set F-register to 55 ₁₀	$\frac{S/F2}{R/F2-F7} = DPP NO2 +}{FX +}$	
	Enable signal (S/SXA)	$\frac{(S/SXA) = PH7 N(S/PH7) +}{N(S/PH7) = PH7 DIV NA47 +}$	
	<u>Set flip-flop SW1 if numerator</u> _≥ klenominator	$\frac{S/SW1}{R/SW1} = K46 DPP DIV + \dots$	K46 is true only if this condition exists
	Branch to Box PH8	$\frac{S/PH8}{R/PH8} = PH7 N(S/PH7) + \dots$	
I			Mnemonic: FDS (3E, BE

FDL (1E, 9E)

(Continued)

and shares

Table 3-67. FDS	FDL Sec	uence (Cont.)
-----------------	---------	---------------

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8, SW1;	PH8, SW1. This subphase is entered only if the absolute value of numer- ator is greater than or equal to the absolute value of the denominator. One clock long if entered		
T8L	(A47-A71, A0-A31) (S47-S71, S0-S31) × 1/16 (A51-S71, A0-A31), (B48-B51)	$\frac{\text{Adder logic set at last PH7 clock}}{\text{AXSR4}} = \frac{\text{AXSR4/1}}{\text{AXSR4/1}}$ $\frac{\text{AXSR4/1}}{\text{AXSR4/1}} = \frac{\text{PH8 SW1 DIV} + \dots}{\text{S/B48}}$ $\frac{\text{S/B48}}{\text{E}} = \frac{(\text{S/B48/1}) + \dots}{(\text{S/B48/1})}$ $\frac{(\text{S/B48/1})}{\text{E}} = \frac{\text{S28 PH8 DIV SW1} + \dots}{\text{S28 PH8 DIV SW1} + \dots}$	Shift numerator so that it is smaller than denom- inator in preparation for division operation
	Increment exponent of quotient in E-register by one Reset flip-flop SW1 Enable signal (S/SXA) Sustain Box PH8	$\frac{(S/B51/1)}{R/B48-B51} = S31 PH8 DIV SW1 + R/B48-B51 = BXFP + EUC7 = AXSR4/1 NPH5 + R/SW1 = NPH9 (S/SXA) = PH8 DIV SW1 + S/NPH8 = N(S/PH8) (S/PH8) = PH8 NFPRR + R/NPH8 =$	To compensate for right shift Preset adder for A ———————————————————————————————————
	$A = \begin{bmatrix} NORMALIZED NUMERATOR & POSSIBLY LSD OF NORMALIZED NU$		
	47 7110 31 F ITERATION COULS ZEROS IF FDS 0 7 55 IF FDL NORMALIZED DENOMINATOR E Image: Course of the second seco		IASED
l	······································		Mnemonic: FDS (3E, BE) FDL (1E, 9E)

,

Table 3-67. FDS,	FDL Sequence	(Cont.)
------------------	--------------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box	Perform the following functions during the first clock period of PH8:		
PH8, SW1; T8L	Enable signal DIT	DIT = PH8 DIV NSW1 NF0	High during all clocks except the final two
(Cont.)	Enable signal DIT/1	DIT/1 = PH8 DIV NSW1 NFPRR	High during all clocks except the final
	(A47-A71, A0-A31)	Adder logic set at previous clock	First iteration amounts to shifting numerator right
	$\frac{(548-571, 50-531)}{(A47-A71, A0-A30)}$	$\frac{AXSL1}{DIT/1}$	one bit position so that first quotient bit pro- duced is 2 ⁻¹ bit. A 2 ⁰ quotient bit is produced
	(B48 / ► A31)	$\frac{S/A31}{R/A31} = AXSL1 B48 + R/A31 = PH6 NO6 +$	in this clock period but since the quotient is the absolute value of the
	<u>(B49-B31)</u> <u>→</u> (B48-B30)	$\underline{BXBL1} = \underline{DIT/1 + \dots}$	actual quotient it is a zero and does not need to be clocked into B (B contains all zeros)
	Set flip-flop SW0 if FDL	$\frac{S/SWO}{R/SWO} = BXBL1 NO2 + \dots$	<u></u>
	If denominator is negative, pre- set adder for A + D	(S/SXAPD) = (S/SXAPD/2) + (S/SXAPD/2) = DIT MWN	First subtraction is Inumeratorl— Idenominator
	If denominator is positive, preset adder for A - D	$\frac{(S/SXAMD) = N(S/SXAPD)}{(S/SXAMD/2) + \dots}$ $(S/SXAMD/2) = DIT + \dots$	•
	Decrement iteration count in F-register by one	$\frac{1}{FDC7} = DIT/1 + \dots$	
	<u>Sustain PH8</u>	$\frac{S/NPH8}{(S/PH8)} = N(S/PH8)$ $\frac{(S/PH8)}{R/NPH8} = \dots$	
			Mnemonic: FDS (3E, BE)

FDL (1E, 9E)

Table 3-67.	FDS,	FDL Sequence	(Cont.)
-------------	------	--------------	---------

Phase	Function Performed	Signals Involved	Comments
CPU PH6; Box PH8, SW1; T8L (Cont.)	Perform the following functions during the second and following clock periods of PH8, except the last two Enable signal DIT Enable signal DIT/1 (except second	•	
	to last and last clock periods) (A47-A71, A0-A31) (S47-S71, S0-S31) (S47-S71, S0-S31) × 2 -/ (A47-A71, A0-A31)	Logic same as PH8, first clock period	Residue of original nu- merator and quotient bits shift to the right as iterations progress
	$\frac{B48 A31}{(B49 - B31) (B48 - B30)}$		
	Quotient bit -/ -> B31 if FDL or	$\frac{S/B31}{R/B31} = \frac{BXBL1 \ K46 \ SW0}{DIT/1 +}$	K46 is a one if residue in A-register goes posi- tive, signifying that
	Quotient bit -/ -> B71 if FDS	$\frac{S/B71}{R/B71} = BXBL1 K46 NSW0$ $\frac{R/B71}{B71} = DIT/1 + \dots$	divisor (denominator) could be successfully subtracted from residue (remainder)
	Set flip-flop SW0 if FDL	$\frac{S/SW0}{R/SW0} = \frac{BXBL1 NO2 + \dots}{DIT/1 + \dots}$	
·	If (K46 SXADD MWN), preset adder for A + D S in next clock period	$\frac{(S/SXAPD) = (S/SXAPD/2) +}{(S/SXAPD/2) = DIT (MWN \oplus SXADD \oplus K46)}$	Next iteration will com bine residue and divisor so that divisor has oppo-
	If N(K46 () SXADD () MWN), preset adder for A - D	$\frac{(S/SXAMD) = N(S/SXAPD) (S/SXAMD/2)}{\frac{+ \cdots}{(S/SXAMD/2)}}$	site polarity residue, bringing residue toward zero
	Decrement iteration count in F-register by one	$\underline{FDC7} = \underline{DIT/1 + \dots}$	
	Sustain PH8	$\frac{S/NPH8}{(S/PH8)} = N(S/PH8)$ $\frac{(S/PH8)}{(VPH8)} = PH8 NFPRR + \dots$	
		<u>R/NPH8 =</u>	
<u>.</u>			Mnemonic: FDS (3E, BE)

FD'L (1E, 9E)

Table 3-67.	FDS,	FDL Sequence	(Cont.)
-------------	------	--------------	---------

Phase	Function Performed		Sig	gnals Involved	Comments
CPU PH6; Box PH8, SW1; T8L (Cont.)	Perform the following functions during the second-to-last clock period of PH8: All of the above functions execpt (S/SXAPD) or (S/SXAMD) Perform the following functions during the last clock period of PH8:	DIT	=	PH8 DIV NSW1 NF0	F0 is equal to a one at this time, and disables signal DIT
	Enable signal FPRR	<u>F PRR</u>	=	PH8 DIV F0 NF7 +	Floating point result ready. B-register now contains quotient lin
	Enable (CPU) PH7	S/PH7 NBR NBRPH6 R/PH7		PH6 NBR NIOEN + NBRPH6 N(FAFL PH6 <u>NFPRR</u>) + 	<u>range 1/16 ≤ Q1< </u>
	Set flip-flop MRQ	S/MRQ		(S/MRQ/1) + FAFL PH6 NIOEN NBRPH6 + 	Request for next instruc- tion in sequence
	(B47-B71, B0-B31) (S47-S71, S0-S31)	SXB	=	FPRR DIV NSDIS +	Quotient - / -> A- register
	(A47-A71, A0-A31) Enable signal (S/SXA) if NFPR Enable signal (S/SXMA) if FPR Set Box PH9	AXS (S/SXA) (S/SXMA) S/PH9 R/PH9	=	FPRR DIV + FPRR NFPR + FPRR FPR + FPRR	Preset adder logic to give result the proper polarity
	:				
CPU PH7; Box PH9; T8L	One clock long. <u>Entered from</u> <u>PH5 if denominator is zero, from</u> <u>PH6 if numerator is zero, or from</u> <u>PH8</u>				
		·····			Mnemonic: FDS (3E, BE)

Mnemonic: FDS (3E, BE) FDL (1E, 9E)

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed		Si	gnals Involved	Comments
CPU PH7; Box PH9;	(A47-A71, A0-A31) or -(A47-A71, A0-A31) (S47-S71, S0-S31)	<u>(S/SXA)</u> (S/SXMA)	= or =	FPRR NFPR } Set at pre- vious clock FPRR FPR	Mantissa of quotient, in proper polarity, trans- ferred to sum bus
T8L (Cont.)	Transfer (SO-S31) to (FPO-FP31) lines, providing none of the following conditions are present:	FPXSL	=	PH9 NFPDIS FPRD NRTZ N(FEUF NFZ) +	LSW of floating point result
	FDS in effect	NFPRD	=	O2 +	
	Numerator or denominator was equal to zero	RTZ (set in PH	15 or	PH6)	
	Exponent underflow with FZ equal to zero	FEUF	=	E0 NE1 NRTZ N(B65 NO6 FS NFZ)	Exponent was decre- mented below zero
	If one of the above conditions exists, transfer zeros to (FPO-FP31)				No gating term enabled
	(FPO-FP31) - / (BO-B31)	BXFP	=	FAFL PH7 +	LSW of floating point result
	Reset flip-flop NSXBF	S/NSXBF (S/SXB)	=	N(S/SXB) FAFL PH7 +	Preset logic for B in PH8
		R/NSXBF		•••	
	Force a one on private memory address line LR31	S/NLR31F (S/LR31) R/NLR31F	= =	N(S/LR31) FAFL PH7 +	Select private memory register Ru1 address during PH10
	Set flip–flop RW if FDL and TRAP signal is not true	S/RW (S/RW/FP) R/RW	= = =	(S/RW/FP) PH9 NTRAP FPRD +	Prepare to send LSW of result to CPU
	Set flip-flop CC1 if exponent underflow has occurred and FZ is a one	S/CC1 (S/CC1/3) (S/CC1/FP) R/CC1	=	(S/CC1/3) + (S/CC1/FP) + PH9 FEUF + (R/CC1)	
	Set flip-flop CC2 if exponent underflow or overflow or divide by zero attempted	S/CC2 (S/CC2/3) (S/CC2/FP)	=	(S/CC2/3) + (S/CC2/FP) + PH9 (FEUF + FEOF + SW1) +	
		R/CC2 FEOF	=	(R/CC2) NEO E1 NRTZ	

FDL (1E, 9E)

Table 3 -67.	FDS,	FDL Seq	vence	(Cont.)
---------------------	------	---------	-------	---------

Phase	Function Performed	S	ignals Involved	Comments
CPU PH7; Box PH9; T8L	Enable TRAP signal if exponent underflow has occurred and FZ is a one, if exponent overflow has occurred, or if a divide by zero was attempted	<u>TRAP</u> =	FEUF FZ + FEOF + SW1 +	TRAP prevents RW from being set in PH9 and PH10
(Cont.)	Enable signal (S/SXA) if NFPR is true Enable signal (S/SXMA) if FPR is true	<u>(S/SXA) =</u> (S/SXMA) =	PH9 NFPR + PH9 FPR +	<u>Preset adder to give</u> result the proper polarity
	If FPR is true, transfer (NEO-NE7) -/ (EO-E7) Branch to Box PH10	<u>EXNE =</u> <u>S/PH10 =</u> R/PH10 =	PH9 FPR NTRAP N(FEUF NFZ) PH9 	A negative result re- quires an inverted exponent
CPU PH8; Box PH10; T8L	One clock long (BO-B31)	Logic set at PH7 a RWXS/0-RWXS/3 RW =		Transfer LSW of result to private memory register Rul
	If LSW of result is not equal to zero, set flip-flop SW0	S/SW0 = (S/SW0/NZ) = R/SW0 =	NS0031Z (S/SW0 NZ) FAFL NO2 PH8	Used in PH10 for con- dition code settings
	Reset flip-flop NSXBF	S/NSXBF = (S/SXB) = R/NSXBF =	N(S/SXB) FAFL PH8 +	Preset logic for BS in PH10
•	Set flip-flop RW if <u>TRAP</u> signal is not true	S/RW = (S/RW/FP) = R/RW =	(S/RW/FP) PH10 NTRAP + 	Prepare to send MSW of result to CPU
	Set flip-flop DRQ	S/DRQ = BRPH10 = R/DRQ =	BRPH10 + FAFL PH8 + 	Inhibits transmission of another clock until data release received from core memory. Request for next instruction made in PH6
	(A47-A71, A0-A31) or -(A47-A71, A0-A31) (S47-S71, S0-S31)	Adder logic set at	PH9 clock	MSW of mantissa ———— sum bus
L				Mnemonic: FDS (3E, BE) FDL (1E, 9E)

-

Table 3-67. FDS, FDL Sequence (Cont.)

Phase	Function Performed		Si	gnals Involved	Comments
CPU PH8; Box	<u>S47</u>	FP0 FPXSU	=	S47 FPXSU + NFPDIS PH10 NRTZ	MSW of result trans- ferred to FP lines if result not equal to zero
PH10; T8L	NE1	FP1	=	N(FEUF NFZ) NE1 FPXSU +	or if underflow with FZ = 0 does not exist
(Cont.)		FPXSU			
	(S48-S71) (FP8-FP31)	FPXSU			
	(FPO-FP31) / ► (BO-B31)	BXFP	=	FAFL PH8 +	MSW of result -/ B- register
	Reset Box PH10	<u>R/PH10</u>	=		Floating point box actions are finished
	Branch to CPU PH10	S/PH10	=	BRPH10 NCLEAR +	
		R/PH10	-		
CPU PH10;	One clock long				
Box actions	(BO-B31)	Adder logic se	et at		
over;	(RW0-RW31)	RWXS/0-RWX	S/3	= RW +	
T8L		RW	=	Set at PH8 clock if no trap condition	
	Set flip-flop CC3 if floating	s/cc3	=	SGTZ TESTS +	
	point result is positive	SGTZ	=	(S0 + S1 + + S31	SWO is set when there is
				+ SWO) NSO	significance in LSW of
		TESTS	=	FAFL ENDE +	
		R/CC3	=	TESTS +	
	Set flip-flop CC4 if floating point result is negative	S/CC4 (S/CC4/2)	=	1 (17) (COM) - 50 ·	
		R/CC4	=	TESTS +	

FDL (1E, 9E)

3-75 Family of Stack and Multiple Instructions (FAST)

<u>GENERAL</u>. Seven instructions are included in the family of stack and multiple instructions: Push Word (PSW), Pull Word (PLW), Push Multiple (PSM), Pull Multiple (PLM), Modify Stack Pointer (MSP), Load Multiple (LM), and Store Multiple (STM). The family is divided into six instruction categories determined by the logic used to implement these instructions. Each instruction is included in more than one category. The categories are as follows:

FAST – PSM, PSW, PLM, PLW, MSP
FAST/A – PSM, PSW, PLM, PLW
FAST/M – PSM, PLM, PSW, PLW, LM, STM
FAST/L – PLM, PLW, LM
FAST/S – PSM, PSW, STM
FAST/C – PSM, MSP

STACK POINTER DOUBLEWORD. All FAST instructions except LM and STM operate with a stack and a stack pointer doubleword. An area of consecutive memory locations reserved for a particular purpose is called a stack. Operands are stored, or pushed into the stack and loaded, or pulled from the stack on a last-in, first-out basis. The push instructions are PSW and PSM; the pull instructions are PLW and PLM. The location of each stack is defined by a stack pointer doubleword stored elsewhere in memory. The format of the stack pointer doubleword is shown below.


Bits 0 through 31 of the doubleword comprise stack pointer doubleword 0 (SPW0). Bits 0 through 15 of SPWO are insignificant, and bits 15 through 31 indicate the address of the word currently at the top of the stack (TSA), that is, the highest numbered address in the stack as it exists at the time of the current instruction. In stack pointer doubleword 1 (SPW1), bit positions 33 through 47 contain the space count, that is, the number of word locations currently available in the region of memory allocated to the stack. Bit positions 49 through 63 contain the word count, that is, the number of words currently in the stack.


Bit 32 in SPW1 is the trap-on-space inhibit bit (TS), and is used to determine what the computer does if the current instruction would cause the space count to exceed $2^{15}-1$ or to be less than zero. If TS is zero and overflow or underflow occurs, the computer traps to location X'42' and the condition code remains unchanged. If TS is a one and overflow or underflow occurs, the computer sets condition code bit CC1 to a one and executes the next instruction in sequence.

Bit 48 of SPW1 is the trap-on-word inhibit bit (TW), and is used to determine what the computer does if the current instruction would cause the word count to exceed $2^{15}-1$ or to be less than zero. If TW is zero and overflow or underflow occurs, the computer traps to X'42' and the condition code remains unchanged. If TW is a one and overflow or underflow occurs, the computer sets condition code bit CC3 to a one and executes the next instruction in sequence.

If the push or pull instruction is successfully executed, condition code bits CC1 and CC3 are reset and condition code bits CC2 and CC4 are set to indicate the current status of the space and word counts. These bits both remain zero if the space and word count are both greater than zero. If the word count is zero, indicating that the stack is now empty, condition code bit CC4 is set. If the space count is zero, indicating that the stack is now full, condition code bit CC2 is set.

If the instruction is aborted, condition code bits CC2 and CC4 are set if the space count or word count was zero before the instruction was started.





Example. An example of a memory stack with the corresponding stack pointer doubleword is shown below.


PUSH WORD (PSW; 09, 89). The PSW instruction stores the contents of the private memory register specified in the R field into the top of the core memory stack defined by the stack pointer doubleword. The stack pointer doubleword is located at the address specified in the reference address field of the PSW instruction. The location in which the word is stored is the next higher core memory address than that specified by the top of stack address in the stack pointer doubleword. The current top of stack address in the stack pointer doubleword is incremented by one to point to the new top of stack location. The space count in the stack pointer doubleword is decremented by one and the word count is incremented by one. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted or a trap routine is entered if allowed by the TS or TW inhibit bits. The condition code is then set as described under Stack Pointer Doubleword (page 3-438).

PUSH WORD PHASE SEQUENCE. Preparation phases for the PSW instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-171. shows the simplified phase sequence for the PSW instruction. Table 3-68 lists the detailed logic sequence during all PSW execution phases. During the first pass through the phase 1 phases, word count overflow and space count underflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2, obtains the top of stack address, and stores the push word in core memory during two passes through PH6. From PH8 the instruction branches back to PH1/A to update and store the new top of stack address, word count, and space count. After PH1/G, PH9 is entered to obtain the address of the next instruction in sequence, and PH10 enables the ENDE operation to take place.

PH1/D PH1/E PH1/C PH1/A PH1/B PRE P FIRST PASS FIRST PASS FIRST PASS (S/SXDM1) (C): SPW1 D + 1------S D-1-----S (D): SPW1 (CHECK SPACE (CHECK WORD COUNT OVERFLOW) COUNT UNDERFLOW) (B): PROGRAM D RIGHT 8 ----- D RIGHT 8 - D ADDRESS 1 / - SW3 --- SW10 1 -(P): SPWO (IF WORD COUNT / - TITL 1 -ADDRESS OVERFLOW) 1 - / - SW1 (MC);1 (IF SPACE COUNT 1 - / - SW5 (S/SXDP1) UNDERFLOW) (IF TS = 1) $1 \rightarrow sw_2$ 1 -/ - SW6 (IF NEW SPACE (IF TW = 1) COUNT = 0) 1-/-- SW9 1 -/- SW7 1 -/ - T8L 1 -/ - TIIL BRPH1/1 BRPH1/1 GO TO PH2 IF FIRST PASS FROM PH8 1-X-MBXS - MRQ 1 -SECOND PASS SECOND PASS SECOND PASS - DRQ 1-- A (S/SXDM1) D-1-►S A LEFT 8 🗕 A LEFT 8 NEW WORD COUNT NEW SPACE COUNT 0 1+ SW7 - DRQ 1-/ - SW12 - MRQ 1 D RIGHT 8 - / - D RIGHT 8 -- D 1 -- MRQP1 MB — C 🗕 SW9 - SW10 1-4 1. 1. - T8L SPW0 + THL 1-- SW11 (S/SXAORD) 1-1 - / - T8L $P+1 \rightarrow P$ c 🖵 - D SPW1 ADDRESS NEW WORD COUNT 1-/- A0 (IF SW5) 1 - - A16 BRPH1/1 BRPH1/1 BRPH1/1 BRPH1/1 (IF SW6) BRPH1/1 - SW13 1-7

901172A.3163/1







Figure 3-171. Push Word Instruction, Phase Sequence Diagram (Sheet 2 of 3)







Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : SPW1		Stack pointer double- word 1
	(D) : SPW1		Stack pointer double- word 1
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : SPW0 address		Location of bits 0 through 31 of stack pointer doubleword
	(MC) : 1		Macro-counter set to 1
			Mnemonic: PSW (09, 89)

Table	3-68.	Push	Word	Sequence	(Cont.)
-------	-------	------	------	----------	---------

Phase	Function Performed		1	Signals Involved	Comments
PREP (Cont.)	Preset conditions with PRE3				
(Com.)	Enable signal (S/SXDP1)	(S/SXDP1) FUPSW	=	FUPSW (PRE3 +) + OU0 (O4 NO5) OL9 +	Preset adder for D plus 1 in PH1/A
	Set flip-flop SW8	S/SW8 BRSW8 (FAST PRES	= = 3) =	BRSW8 NRESET/A (FAST PRE3) + OU0 (O4 NO5) PRE3	
	Reset flip-flop NTIIL	S/NTIIL (S/TIIL) R/NTIIL	=	N(S/TIIL) (FAST PRE3) +	Set clock TIIL for PH1/A
PH1/A	One clock long	PH1/A	=	PH1 SW8	
TIJL	D + 1	Adder logic	set a	it last PREP clock	Add 1 to word count in SPW1 to check for overflow
	Set SW3 if word count overflows	S/SW3 (S/SW3)	=	(S/SW3) (A16 ⊕ K16) FAST PH1/A +	Word count overflows into adder bit 16
	Set SW5 if TS is 1	S/SW5 (S/SW5)	Б Н	(S/SW5) FAST PH1/A D0 +	Trap-on-space inhibit bit is in D0
	Set SW6 if TW is 1	S/SW6 (S/SW6)	=	(S/SW6) FAST PH1/A D16 +	D16 contains trap-on- word inhibit bit TW
	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16-bit down alignment
	Set flip-flop SW9	s/sw9	=	SW8 STEP815	
		STEP815	=	NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15	
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH1/B
		(S/T8L)	=	FAST PHI	
		R/NT8L	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/B
РН1/В	One clock long	РН1/В	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31
					Mnemonic: PSW (09, 89

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed			Signals Involved	Comments
PH1/B	Enable signal (S/SXDM1)	(S/SXDM1)	=	FUPSW PH1/B +	Preset adder for D minus 1
T8L (Cont.)	Set flip-flop SW10	s/sw10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/T11L)	Set clock T11L for PH1/C
		(S/T11L)	=	FAST PH1/B	
		R/NTIIL	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N()	Hold PH1 for $PH1/C$
FH1/C	One clock long	PH1/C	=	PH1 SW10	
THL	D - 1			t PH1/B clock	Decrement space count in D17 through D31 for underflow check only
	Force a zero into \$16	S16INH	=	FAST PH1/C	Inhibit TS
	Set SW1 if space count underflows	\$/\$W1 (\$/\$W1)	=	(S/SW1) (A16 ⊕ K16) FAST PH1/C	Space count underflows into adder bit 16
	Set SW2 if new space count = 0	S/SW2	=	+ (S/SW2)	New space count = 0 if
	'	(\$/\$W2)	=	N(A16 ⊕ K16) S1631Z FAST PH1/C +	bits 16 through 31 of S-register = 0
	Set flip-flop SW7	S/SW7	=	(S/SW7)	
	Set [lip-flop MRQ	(S/SW7) S/MRQ (S/MRQ/3)	=	FAST PH1/C NSW7 + (S/MRQ/3) + FAST PH1/C +	Request for core memory cycle
	Reset flip-flop NMRQP1	R/MRQ S/NMRQP1	=	 N(S/MRQ/3)	Delay flip-flop for data
		R/NMRQP1	=		release signal Go to PH2 if abort or first pass
PH2	One clock long				
T5L	Trap conditions:				
	Set flip-flop TRAP if word count	S/TRAP	=	(S/TRAP) NRESET	SW3 is word count over-
	overflows and TW = 0 or if space count underflows and TS = 0	(S/TRAP)	=	FAST PH2 SW3 NSW6	flow, SW1 is space count underflow, NSW6 ⇒TW
				+ FAST PH2 SW1 NSW5	= 0, NSW5 =⇒ TS = 0
	Abort if SW1 or SW3 is set	S/FASTABOR	T =	FAST PH2 SW1	Instruction uncondition-
		S/FASTF1	=	+ FAST PH2 SW3 SW3 + SW1	ally aborted on overflow or underflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2
i	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ) R/DRQ	=	MRQP1 +	transmission of another clock until data release received from core memory
·	L	L			Manamania: BSW (00, 80)

Mnemonic: PSW (09, 89)

Table 3-68. Push \	Word Sequence	(Cont.)
--------------------	---------------	---------

Phase	Function Performed			Signals Involved	Comments
РН3	Sustained until data release				
DR	(MBO-MB31)	СХМВ	=	DG (data gate)	Top of stack address (SPW0) from memory——— C-register
	(C0-C31) / ► (D0-D31)	DXC	=	FAST/A PH3	Top of stack address
	If not aborted, reset flip-flop NCXS	S/NCXS (S/CXS)	=	N(S/CXS) FAST/A PH3 NFASTF1 +	Preset for S————————————————————————————————————
		R/NCXS	=	•••	
	P + 1 -/-= P	PUC31	=	FAST/A PH3 +	Add to SPW0 address to obtain SPW1 address
	Set flip-flop MRQ if instruction aborted	S/MRQ (S/MRQ/2) R/MRQ		(S/MRQ/2) + FASTABORT PH3 + 	Request for core memory cycle.
	Set flip-flop DRQ if instruction aborted	S/DRQ (S/DRQ) R/DRQ	N H N	(S/DRQ) NCLEAR	Data request, inhibits transmission of another clock until data release from core memory
PH4	One clock long				
T5 L	(PO-P31) (SO-S31)	SXP	Ŧ	FAST PH4 NDIS +	Store SPW1 address in C-register
(DR if	(S0-S31)	CXS set at P	H3 c	lock	
abort)	If instruction not aborted, enable signal (S/SXD)	(S/SXD)	2	FAST PH4 NBRPH9 +	Preset adder logic for D
	Abort conditions:				
	If SW1 or SW3 set, branch to PH9	BRPH9	=	FAST PH4 (SW1 + SW3)	Branch to PH9 to set condition code
	(MB0-MB31)	СХМВ	=	DG	Load SPW1 from memory into C-register
	(C0-C31) / - (D0-D31)	DXC	=	FASTABORT PH4	Return SPW1 to D-register
PH5	One clock long				
T5L	(D0-D31)	Adder logic s	et a	t PH4 clock	Top of stack address (SPW0)—/—>P-register
	(S0-S31)	PXS	=	FAST/A PH5 +	
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR		N(S/AXRR) FAST/S PH5 +	Preset for transfer of private memory R con- tents A-register in PH6
·····	1				Mnemonic: PSW (09, 89)
					L

Table 3-68. Push Word Sequence (Cont.	ble 3-68. Push W	ord Sequence	(Cont.)
---------------------------------------	------------------	--------------	---------

Phase	Function Performed		Sig	nals Involved	Comments
PH6	One clock long			<u></u>	
T5L	(RRO-RR31) - 🖌 🕳 (AO-A31)	AXRR set at	PH5	clock	Store private memory register R contents in A-register
	Set flip-flop MBXS	S/MBXS (S/MBXS)		(S/MBXS) FAST/S PH6 NMCZ	Preset for transfer of A- register contents to core
					memory in second PH6
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ)	Request for core memory cycle
		(S/MRQ) R/MRQ	=	(S/MBXS) +	
	Set flip-flop DRQ	S/DRQ	=	 (S∕DRQ)	Data request, inhibits
		(S/DRQ)	=	(S/MBXS) +	transmission of another
		(3/DKQ)	-	(3/ MDAS) +	clock until data release from core memory
	P + 1 / -> P	PUC31	=	FAST/S PH6 +	Upcount P-register to obtain new top of stack address
	MC - 1- / - MC	MCD7	5	FAST/M PH6 NIOEN +	Decrement macro- counter by 1
	Enable signal (S/SXA)	(S/SXA)	П	FAST/S PH6 NMCZ	Preset adder logic for A
	Sustain PH6	BRPH6	=	FAST/M PH6 NMCZ	Repeat PH6 to store contents of A-register in memory
PH6	Sustained until data release				
DR	(A0-A31) (S0-S31)	Adder logic set at first PH6 clock			Store A-register content in memory at new top of stack address
	(SO-S31) (MBO-MB31)	MBXS set at	first		
	Enable signal (S/SXC) if MC = 0	(S/SXC)	8 4.0	FAST/S PH6 OU0 MCZ +	Preset adder for C ——S in PH7
PH7	One clock long				
T5L	(C0-C31)	Adder logic	set c	it first PH6 clock	SPW1 address ——— S
	(SO-S31)	PXS		FAST/A PH7 +	SPW1 address — / - P
	Set flip-flop MRQ	S/MRQ (S/MRQ/2)	=	(S/MRQ/2) + FAST/A PH7 +	Request for memory cyc
		R/MRQ	=	• • •	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MRQ/2) +	transmission of another clock until data release
		R/DRQ	=	•••	from memory
PH8	Sustained until data release				
DR	(MB0-MB31) (C0-C31)	СХМВ	-	DG	SPW1 from core memory C-register
	1	.			Mnemonic: PSW (09, 89

Table 3–68.	Push	Word	Sequence	(Cont.)
-------------	------	------	----------	---------

DR (Cont.) Zera Enak Set Rese P - Rese Bran PH1/A One T11L D +	-C31)- /- (D0-D31) os /- (A0-A31) ble signal (S/SXDP1) flip-flop SW8 et flip-flop NCXS 1- /- P et flip-flop NT11L	DXC AXZ (S/SXDP1) S/SW8 BRSW8 S/NCXS (S/CXS) R/NCXS PDC31 S/NT11L (S/T11L) R/NT11L		FAST/A PH8 + FAST (PH8 +) FUPSW (PH8 +) NRESET BRSW8 FAST/A PH8 + N(S/CXS) FAST/A PH8 + FAST/A PH8 +	SPW1 -/ → D-register Clear A-register for word count and space count Preset adder for D plus in PH1/A Preset for SC in PH1/A Decrement P-register to obtain SPW0 address
Cont.) Zera Enat Set Rese P - Rese Bran PH1/A One T11L D +	ble signal (S/SXDP1) flip-flop SW8 et flip-flop NCXS 1- / P	(S/SXDP1) S/SW8 BRSW8 S/NCXS (S/CXS) R/NCXS PDC31 S/NT11L (S/T11L)		FUPSW (PH8 +) NRESET BRSW8 FAST/A PH8 + N(S/CXS) FAST/A PH8 + FAST/A PH8 +	word count and space count Preset adder for D plus in PH1/A Preset for S————————————————————————————————————
Set Rese P - Rese Bran PH1/A One T11L D +	flip-flop SW8 et flip-flop NCXS 1- / P	S/SW8 BRSW8 S/NCXS (S/CXS) R/NCXS PDC31 S/NT11L (S/T11L)		NRESET BRSW8 FAST/A PH8 + N(S/CXS) FAST/A PH8 + FAST/A PH8 +	in PH1/A Preset for S————————————————————————————————————
Rese P - Rese Bran PH1/A One T11L D +	et flip-flop NCXS 1- / -= P	BRSW8 S/NCXS (S/CXS) R/NCXS PDC31 S/NT11L (S/T11L)	= = = =	FAST/A PH8 + N(S/CXS) FAST/A PH8 + FAST/A PH8 +	PH1/A Decrement P-register to
P - Rese Bran PH1/A One T11L D +	1— ∕ - ₽	S/NCXS (S/CXS) R/NCXS PDC31 S/NT11L (S/T11L)	2 2 2 2	N(S/CXS) FAST/A PH8 + FAST/A PH8 +	PH1/A Decrement P-register to
P - Rese Bran PH1/A One T11L D +	1— ∕ - ₽	(S/CXS) R/NCXS PDC31 S/NT11L (S/T11L)		FAST/A PH8 + FAST/A PH8 +	PH1/A Decrement P-register to
Rese Bran PH1/A One T11L D +		R/NCXS PDC31 S/NT11L (S/T11L)		 FAST/A PH8 +	Decrement P-register to
Rese Bran PH1/A One T11L D +		PDC31 S/NT11L (S/T11L)		FAST/A PH8 +	
Rese Bran PH1/A One T11L D +		S/NTIIL (S/TIIL)	=		
Bran PH1/A One T11L D +	et flip-flop NT11L	(S/T11L)			
PH1/A One T11L D +			=	N(S/T11L)	Set clock T11L for
PH1/A One T11L D +		D/NITIII	-	FAST PH8 +	PH1/A
PH1/A One T11L D +		N/ INTITL	=	•••	
TIIL D +	nch to PH1/A	BRPH1	=	FAST/A PH8 +	
TIIL D +		S/PH1	=	BRPH1 NCLEAR	
	clock long	PH1/A	No.	PH1 SW8 FAST	
Forc	1 - S	Adder logic	for D) plus 1 set at PH8 clock	Update word count by adding 1 to SPW1 in D- register. Gate onto sur bus
	e a zero into S16	S16	=	(K16	S16 (bit 48 of SPW1) is trap-on-word bit TW
		S16INH	=	FAST PH1/A +	and not included in word count
(516	-S31)(C16-C31)	CXS set at I	РН8 с	lock	New word count into C register bits 16 through 31
Zero	os►(C0-C15)	CXS/0	=	CXS N(FAST PH1/A)	SO-S15 not gated into
		CXS/1	=	CXS N(FAST PH1/A)	CO-C15 because CXS/0 and CXS/1 are low
Dowi	n align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16-
Set f	flip-flop SW9	s/sw9	=	SW8 STEP815	bit down alignment

Mnemonic: PSW (09, 89)

(Continued)

Table 3-68. Push Word Sequence (Cont.)

Phase	Function Performed		Sigr	nals Involved	Comments
PH1/A	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH1/B
THL		(S/T8L)	=	FAST PH1 +	
(Cont.)		R/NT8L	÷	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N()	
PH1/B	One clock long	PH1/B	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D3
	Enable signal (S/SXDM1)	(S/SXDM1)	=	FUPSW PH1/B +	Preset adder for D minus 1 in PH1/C
i	Set flip-flop SW10	S/SW10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(\$/T11L)	Set clock T11L for PH1/
		(S/TIIL)	=	FAST PH1 +	
		R/NTIIL	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N()	
PH1/C	One clock long	PH1/C	=	PH1 SW10	
TIIL	D – 1––––– S	Adder logic s	et f	or D minus 1 in PH1/B	Update space count by subtracting 1 from D17– D31
	Force a zero into S16	S16INH	=	FAST PH1/C	S16 is now trap-on-spac inhibit bit TS and is not included in space count
	(S0-S31) -/ -> (A0-A31)	AXS	=	FAST PH1/C SW7	Store new word count in D-register
	(C0-C31) - / -> (D0-D31)	DXC	=	FAST PH1/C +	Store new word count in D-register
	Reset flip-flop SW7	R/SW7	=	(R/SW7)	
		(R/SW7)	=	FAST PH1/C SW7	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/3) +	Request for core
		(S/MRQ/3)	=	FAST PH1/C	memory cycle
		R/MRQ	=	• • •	
	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	=	N (S/MRQ/3)	Delay flip-flop for data release signal
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L) +	Set clock T8L for PH1/D
	, ,	(S/T8L)	=	FAST PH1	
		R/NT8L	=	•••	
	Set flip-flop SW11	S/SW11	-	SW10 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N [PH1C (NSW7 + SW3) +]	
	L				Manamania, PSW (09.99)

Mnemonic: PSW (09,89)

Table 3-68.	Push Word	Sequence	(Cont.))
-------------	-----------	----------	---------	---

Phase	Function Performed		Sigr	nals Involved	Comments
PH1/D	One clock long	PH1/D	=	PH1 SW11	
T8L	Up align A-register	AXAL8	=	FAST PH1/D +	Shift A -register 8 bits left as first half of 16– bit up alignment
	Set flip-flop DRQ	S/DRQ	=	MRQP1 +	Data request, inhibits transmission of another clock until data release received from core memory
	Set flip-flop SW12	S/SW12	=	SW11 STEP815	
PH1/E	Sustained until data release	PH1/E	=	PH1 SW12	
DR	(MB0-MB31)	СХМВ	=	DG	SPW0 C-register
	Up align A-register	AXAL8	=	FAST PH1/E +	Shift A-register 8 bits left as second half of 16- bit up alignment. New space count is now in A1 through A15
	Enable signal (S/SXAORD)	(S/SXAORD)	=	FAST PH1/E +	Preset adder for A OR D
	Set flip-flop A0 if TS is 1 (SW5)	S/A0	=	FAST PH1/E SW5 AXAL8 +	Set trap-on-space inhibit bit if set in original SPW1
	Set flip-flop A16 if TW is 1 (SW6)	S/A16	=	FAST PH1/E SW6 AXAL8 +	Set trap-on-word inhibit bit if set in original SPW1
	S∉t flip-flop MBXS	S/MBXS (S/MBXS) R/MBXS	= =	(S/MBXS) FAST PH1/E +	Preset for transfer of A OR D to core memory in PH1/F
	Set flip-flop MRQ (S/MRQ) = (S/MRQ) (S/MRQ) = (S/MBXS) + R/MRQ =	•	Request for core memory cycle		
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	= = =	(S/DRQ NCLEAR) (S/MBXS) +	Data request, inhibits transmission of another clock until data release from memory
	P + 1 P	PUC31	=	FAST PH1/E	Increment P-register to obtain SPW1 address
	Set flip-flop SW13	S/SW13	=	SW12 STEP815	
PH1/F	Sustained until data release	PH1/F	=	PH1 SW13	
DR	A _v D ···· S	Adder logic s	et al	PH1/E clock	New word count in D- register and new space count in A-register——S
					Mnemonic: PSW (09.89

Mnemonic: **P**SW (09, 89)

Table 3-68.	Push	Word	Sequence	(Cont.)

Phase	Function Performed		Sig	Comments	
PH1/F DR (Cont.)	(SO-S31) — (MBO-MB31)	MBXS set by	PHI	I/E clock	Store new space count and word count in core memory at SPW1 location
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Preset memory write
		(S/MBXS)	=	FAST PH1/F +	
		R/MBXS	=		
	Set flip-flop MRQ	s/MrQ	=	(S/MRQ)	Request for core memory
	,	(S/MRQ)	=	(S/MBXS) +	cycle
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(\$/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MBXS) +	another clock until data release received from
		R/DRQ	=	•••	core memory
	(C0-C31) - / -> (D0-D31)	DXC	=	FAST PH1/F +	Top of stack address (SPW0) in C-register clocked into D-register
	Enable signal (S/SXDP1)	(S/SXDP1)	=	FUPSW (PH1/F +) +	Preset adder for D plus 1 in PH1/G
	P - 1 - / -> P	PDC31	=	FAST PH1/F +	Decrement P-register to obtain SPW0 address
	Set flip-flop SW14	S/SW14	=	SW13 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
PH1/G	Sustained until data release	PH1/G	=	SW14 PH1	
DR	D + 1 S	Adder logic	set c	at PH1/F clock	Add 1 to top of stack address in D-register to obtain new top of stack address
	(SO-S31) (MBO-MB31)	MBXS set by	PHI	I/F clock	Store new top of stack address in memory at SPW0 location
	Branch to PH9	BRPH9	=	FAST PH1/G	
		S/PH9	=	BRPH9 NCLEAR +	
		R∕PH9	=		
РН9	One clock long				
T5L	(BO-B31) (SO-S31)	S×B	=	PXSXB NDIS +	Program address ——/ P-register via sum bus
		PXSXB	=	NFAFL NFAMDS PH9	
					Mnemonic: PSW (09, 8

Mnemonic: PSW (09, 89)

Table 3-68.	Push	Word	Sequence	(Cont.))
-------------	------	------	----------	---------	---

Phase	Function Performed			Signals Involved	Comments
PH9 T5L	(SO-S31) / - (PO-P31) Set condition code:	PXS	=	PXSXB +	
(Cont.)	Set CC3 if word count overflow and TW = 1 (SW6)	S/CC3 (S/CC3/1)		(S/CC3/1) + FAST PH9 SW3 +	SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9
	Set CC1 if space count under- flow and TS = 1 (SW5)	S/CC1 (S/CC1/1)		(S/CC1/1) + FAST PH9 SW1 +	SW1 indicates space count underflow. If TS were 0, instruction would have trapped and not reached PH9
	Set CC2 if new space count = 0	S/CC2 (S/CC2/1)		(S/CC2/1) + (FASTNABORT PH9) SW2 +	If instruction is success- fully completed and stack is full, CC2 is set
		R/CC	=	FAST PH9 +	Inputs to reset sides of CC flip-flops to reset those not set by this instruction
	Enable signal (S/SXD) if instruction aborted	(S/SXD)	=	FASTABORT PH9	Preset adder for D in PH10
PH10 DR	Sustained until data release Normal ENDE				
	If instruction aborted: Correct CC2	S/CC2 (S/CC2/4)		(S/CC2/4) + S0007Z S0815Z (FASTABORT ENDE)	Set CC2 if original space count (in D- register) = 0
	Force zeros in SGTZ, S16,	SGTZ	=	N(FASTABORT ENDE)	To prevent setting CC3
	and SO	\$16	-	N(FASTABORT ENDE)	S16 is TW inhibit bit. S0 is TS bit. Neither
		SO	=	N(FASTABORT ENDE)	should be checked for zero
	Correct CC4	S/CC4	=	(S/CC4/2) +	Set CC4 if original word
		(S/CC4/2)	=	(FASTABORT ENDE) S1631Z	count (in D-register) = 0
	1	· · · · · ·			Mnemonic: PSW (09, 8

Mnemonic: PSW (09, 89)

<u>PULL WORD (PLW; 08, 88)</u>. The PLW instruction loads the private memory register specified in the R field of the instruction with the word currently at the top of the core memory stack. The top of stack word is at the location specified in the top of stack address field in the stack pointer doubleword. The current top of stack address in the stack pointer doubleword is decremented by one to point to the new top of stack location. The space count in the stack pointer doubleword is incremented by one and the word count is decremented by one. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.

If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TW or TS bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).

PULL WORD PHASE SEQUENCE. Preparation phases for the PLW instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–172 shows the simplified phase sequence for the PLW instruction. Table 3-69 lists the detailed logic sequence during all PLW execution phases. During the first pass through the phase 1 phases, word count underflow and space count overflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2, obtains the top of stack address, reads the pull word from core memory, and stores the word in private memory during two passes through PH6. From PH8 the instruction branches back to PH1/A to update and store the new top of stack address, word count, and space count. After PH1/G, PH9 is entered to obtain the address of the next instruction in sequence, and PH10 enables the ENDE operation to take place.




Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 1 of 3)

SDS 901172




Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 2 of 3)




Figure 3-172. Pull Word Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-69.	Pull	Word	Sequence
-------------	------	------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(C) : SPW1		Stack pointer double- word 1
	(D) : SPW1		Stack pointer double- word 1
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : SPWO address		Location of bitsOthrough 31 of stack pointer doubleword
	(MC) : 1		Macro-counter set to 1
└───		<u> </u>	Mnemonic: PLW (08, 88)

Table	3-69.	Pull Wor	d	Sequence	(Cont.)

				Signals Involved					
PREP (Cont.)	Preset conditions with PRE3:								
(Conr.)	Enable signal (S/SXDM1)	(S/SXDM1) FUPLW	=	FUPLW (PRE3 +) + OU0 (O4 NO5) OL8	Preset adder for D minus 1 in PH1/A				
	Set flip-flop SW8	S/SW8 BRSW8	=	BRSW8 NRESET/A FAST PRE3 +					
	Reset flip-flop NT11L	S/NTIIL (S/TIIL)	=	N(S/T11L) FAST PRE3 +	Set clock TIIL for PH1/A				
PH1/A	One clock long	PH1/A	=	PH1 SW8					
TIIL	D - 1- / - S	Adder logic	set a	it last PREP clock	Subtract 1 from word count in SPW1 to check for underflow				
1.4	Force a zero into Sló	S16INH	=	FAST PH1/A	Inhibit TW				
-	Set SW3 if word count underflows	s/sw3 (s/sw3)	=	(S/SW3) (A16	Word count underflows into adder bit 16				
	Set SW5 if TS is 1	S/SW5 (S/SW5)	=	(S/SW5) FAST PH1/A D0 +	Trap-on-space inhibit bit is in D0				
	Set SW6 if TW is 1	S/SW6 (S/SW6)	=	(\$/\$W6) FAST PH1/A D16 +	D16 contains trap-on- word inhibit bit TW				
-	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16- bit down alignment				
	Set SW4 if word count = 0	S/SW4 (S/SW4)		(S∕SW4) N(A16 ⊕ K16) S1631Z FAST PH1/A +	New word count = 0 if S16-S31 = 0				
	Set flip-flop SW9	S/SW9 STEP815	n	SW8 STEP815 + NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15					
	Reset flip-flop NT8L	S/NT8L (S/T8L) R/NT8L	=	N(S/T8L) Fast Ph1	Set clock T8L for PH1/B				
	Sustain PH1	BRPH1/1	=	 FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/B				
PH1/B	One clock long	PH1/B	=	PH1 SW9					
T8L	Down align D-register	DXDR8	-	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31				

(Continued)

.

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed		Sigr	nals Involved	Comments
PH1/B T8L (Cont.)	Enable signal (S/SXDP1) Set flip-flop SW10 Reset flip-flop NT11L	(S/SXDP1) S/SW10 S/NT11L (S/T11L) R/NT11L	= = = =	FUPLW PH1/B + SW9 STEP815 N(S/T11L) FAST PH1/B	Preset adder for D plus 1 Set clock T11L for PH1/C
	Sustain PH1	BRPH1/1	=	 FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/C
PH1/C	One clock long	PH1/C	=	PH1 SW10	
TIIL	D + 1 S	Adder logic s	et al	PH1/B clock	Increment space count in D17 through D31 for overflow check only
	Set SW1 if space count overflows	S/SW1 (S/SW1)	=	(S/SW1) (A16 ⊕ K16) FAST PH1/C +	Space count overflows into adder bit 16
	Set flip-flop SW7	\$/\$W7 (\$/\$W7)		(S/SW7) FAST PH1/C NSW7+	
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ		(S/MRQ/3) + FAST PH1/C +	Request for core memory cycle
	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	=	N(S/MRQ/3) 	Delay flip-flop for data release signal Go to PH2 if abort or first pass
PH2 T5L	One clock long Trap conditions:				
	Set flip-flop TRAP if word count underflows and TW = 0 or if space count overflows and TS = 0	S/TRAP (S/TRAP)	=	(S/TRAP) FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5	SW3 is word count under- flow, SW1 is space count overflow, NSW6 ⇒ TW = 0, NSW5 ⇒ TS = 0
	Abort if SW1 or SW3 is set	S/FASTABOR	T =	FAST PH2 SW1 + FAST PH2 SW3	Instruction uncondition- ally aborted on overflow or underflow. Note that
		S/FASTF1	=	SW3 + SW1	FASTABORT is built with two flip-flops, FASTF1 and FASTF2
	Set flip-flop DRQ	S/DRQ (S/DRQ)	=	(S/DRQ) NCLEAR MRQP1 +	Data request, inhibits transmission of another clock until data release
		R/DRQ	=	···	received from core memory
PH3	Sustained until data release				
DR	(MB0-MB31)	СХМВ	=	DG (data gate)	Top of stack address from memory————————————————————————————————————
					Mnemonic: PLW (08, 88)

Table 3-69. Pull W	rd Sequence (Cont.)
--------------------	---------------------

Phas e	Function Performed		Sig	nals Involved	Comments	
PH3 DR	(C0-C31) / - (D0-D31)	DXC	=	FAST/A PH3	Top of stack address	
(Cont.)	P + 1- /-> P	PUC 31	=	FAST/A PH3 +	Add 1 to SPW0 address to obtain SPW1 address	
	Set flip-flop MRQ if instruction aborted	S/MRQ (S/MRQ/2) R/MRQ		(S/MRQ/2) + FASTABORT PH3 + 	Request for core memory cycle	
	Set flip-flop DRQ if instruction aborted	S/DRQ (S/DRQ) R/DRQ		(S/DRQ) NCLEAR	Data request, inhibits transmission of another clock until data release from core memory	
PH4	One clock long					
T5L (DR if	(PO-P31) (SO-S31)	SXP	=	FAST PH4 NDIS	Store SPW1 address in A-register	
abort)	(S0-S31)(A0-A31)	AXS	=	FAST PH4		
,	If instruction not aborted, enable signal (S/SXD)	(S/SXD)	=	FAST PH4 NBRPH9	Preset adder logic for DS in PH5	
	Abort conditions:					
	If SW1 or SW3 set, branch to PH9	BR P H9	=	FAST PH4 (SW1 + SW3)	Branch to PH9 to set condition code	
	(MB0-MB31)	СХМВ	=	DG	Load SPW1 from memory into C-register	
	(C0-C31) - / - (D0-D31)	DXC	=	FASTABORT PH4	Return SPW1 to D- register	
PH5	One clock long					
T5L	(D0-D31)	Adder logic s	iet c	ıt PH4 clock	Top of stack address (SPW0)————————————————————————————————————	
	(SO-S31) - / - (PO-P31)	PXS	=	FAST/A PH5 +		
	Set flip-flop MRQ	S/MRQ	=	(-, , - , - , - , - , - , - , - , -	Request for core memory cycle	
		(S/MRQ/2) R/MRQ	=	FAST/L PH5		
	Set flip-flop DRQ	S/DRQ	-	 (S/DRQ) NCLEAR	Data request, inhibits	
		(S/DRQ)	=	S/MRQ/2	transmission of another clock until data release from memory	
PH6	Sustained until data release			<u>, , , , , , , , , , , , , , , , , , , </u>		
DR 1st Pass	(MB0-MB31) (C0-C31)	СХМВ	=	DG	Load pull word from top of stack address in mem- ory ————————————————————————————————————	
	· · · · · · · · · · · · · · · · · · ·	l			Manamania, PIW (08, 89	

Mnemonic: PLW (08, 88)

Table 3-69. Pull Word Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
PH6 DR	(C0-C31) - / - (D0-D31)	. DXC	=	FAST/L PH6 +	Place pull word in D-register for transfer to private memory
l st Pass	Set flip-flop RW	S/RW (S/RW)	=	(S/RW) FAST/L PH6 NMCZ +	RW is private memory write flip-flop
(Cont.)	P - 1- / - P	PDC31	=	FAST/L PH6 OU0 +	Decrement P-register to obtain new top of stack address
	MC - 1- / - MC	MDC7	=	FAST/M PH6 NIOEN +	Decrement macro- counter by 1
	Enable signal (S/SXD)	(S/SXD)	=	FAST/L PH6 NMCZ +	Preset adder logic for D
	Sustain PH6	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 to store contents of D-register in private memory
PH6	Sustained until data release				
T5 L 2nd Pass	(D0-D31) (S0-S31)	Adder logic :	set a	t first PH6 clock	Transfer D-register con- tents to private memory via S-register
rass	(S0-S31) ──► (RW0-RW31)	RWXS	=	RW	
	Enable signal (S/SXA)	(S/SXA)	=	FAST/L PH6 MCZ OU0 +	Preset adder for A
PH7	One clock long				
T5L	(A0-A31)		set a	it first PH6 clock	SPW1 address — S
	(SO-S31) - / -> (PO-P31)	PXS	=	FAST/A PH7 +	SPW1 address P
	Set flip-flop MRQ	S/MRQ		(S/MRQ/2) +	Request for memory cycle
		(S/MRQ/2) R/MRQ) = =		Cycle
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MRQ/2) +	transmission of another
		R/DRQ	=		clock until data release from memory
PH8	Sustained until data release				
DR	(MB0-MB31)	СХМВ	=	DG	SPW1 from core memory
	(C0-C31) -/ (D0-D31)	DXC	=	FAST/A PH8 +	SPW1-/->D-register
	Zeros -/ - (A0-A31)	AXZ	=	FAST (PH8 +)	Clear A-register for word count and space count
	Enable signal (S/SXDM1)	(S/SXDM1)	=	FUPLW (PH8 +) +	Preset adder for D minus 1 in PH1/A
	L				Mnemonic: PLW (08, 88)

Table 3-69. Pull V	Vord Seguence ((Cont.)
--------------------	-----------------	---------

Phase	Function Performed			Signals Involved	Comments
PH8	Set flip-flop SW8	s/sw8	=	NRESET BRSW8	
DR		BRSW8	=		
(Cont.)	Reset flip-flop NCXS	s/ncxs	=	N(S/CXS)	Preset for S
		(S/CXS)		FAST/A PH8 +	PH1/A
		R/NCXS	=	•••	
	P - 1- / - P	PDC31	=	FAST/A PH8 +	Decrement P-register to obtain SPW0 address
	Reset flip-flop NT11L	S/NTIIL	=	N(S/T11L)	Set clock T11L for
		(S/T11L)	=	FAST PH8 +	PH1/A
		R/NTIIL	=	•••	
	Branch to PH1/A	BRPH1	=	FAST/A PH8 +	
		S/PH1	=	BRPH1 NCLEAR	
PH1/A	One clock long	PH1/A	=	PH1 SW8 FAST	
TIIL	D – 1–––––S			D minus 1 set at PH8 clock	Update word count by subtracting 1 from SPW1 in D-register. Gate onto sum bus
	Force a zero into S16	\$16	5 = (K16⊕PR16) SXADD NS16INH	S16 (bit 48 of SPW1) is trap-on-word inhibit bit TW, and is not included	
		S16INH	=	FAST PH1/A +	in word count
	(\$16-\$31)	CXS set at	PH8	clock	New word count into C-register bits 17 through 31
	Zeros	CXS/0	=	CXS N(FAST PH1/A)	SO-S15 not gated into
		CXS/1	=	CXS N(FAST PH1/A)	CO-C15 because CXS/0 and CXS/1 are low
	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16- bit down alignment
	Set flip-flop SW9	s/sw9	=	SW8 STEP815	
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH1/B
		(S/T8L)	=	FAST PH1 +	
		R/NT8L	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
		<u>l</u>		1	

Mnemonic: PLW (08, 88)

(Continued)

.

Table 3	-69.	Pull	Word	Sequence	(Cont.)	
---------	------	------	------	----------	---------	--

Phase	Function Performed		S	Comments	
PH1/B	One clock long	PH1/B	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D31
	Enable signal (S/SXDP1)	(S/SXDP1)	=	FUPLW PH1/B +	Preset adder for D plus 1 in PH1/C
	Set flip-flop SW10	s/sw10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TIIL)	Set clock T11L for
		(S/TIIL)	=	FAST PH1 +	PH1/C
		R/NTIIL	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW1 PH1/C) +	
рн1/с	One clock long	PH1/C	=	PH1 SW10	
TIIL	D + 1S	Adder logic s	et f	for D plus 1 in PH1/B	Update space count by adding 1 to D17–D31
	Force a zero into \$16	S16	=	(K16 ⊕ PR16) PH1/A NS16INH	S16 is now trap-on-space inhibit bit TS, and is not
		S16INH	=	FAST PH1/C	included in space count
	(S0-S31)- / (A0-A31)	AXS	=	FAST PH1/C SW7 +	Hold new space count in A-register
	(C0-C31) - / -> (D0-D31)	DXC	=	FAST PH1/C +	Hold new word count in D-register
	Reset flip-flop SW7	R/SW7 (R/SW7)	=	(R/SW7) FAST PH1/C SW7 +	
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ	= =	(S/MRQ/3) + FAST PH1/C 	Request for core memory cycle
	Reset flip-flop NMRQP1		=	 N (S/MRQ/3)	Delay flip-flop for data
	Keset mp-nop tanket t	R/NMRQP1		• • • •	release signal
	Devel film film NITO		_		
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L) +	Set clock T8L for PH1/D
		(S/T8L)	=	FAST PH1	
		R/NT8L	=	•••	
	Set flip-flop SW11	S/SW11	=	SW10 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
PH1/D	One clock long	PH1/D	=	PH1 SW11	
T8L	Up align A-register	AXAL8	=	FAST PH1/D +	Shift A-register 8 bits left as first half of 16-bit up alignment
l		I			Mnemonic: PLW (08, 88)

(Continued)

.

Table 3–69. Pull Word Sequence (Cont.)

Phase	Function Performed		Sig	inals Involved	Comm <i>e</i> n ts	
PH1/D	Set flip flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits	
T8L		S/DRQ	=	MRQP1 +	transmission of another clock until data release	
(Cont.)		R/DRQ	=		received from core memory	
	Set flip-flop SW12	S/SW12	=	SW11 STEP815	. '	
PH1/E	Sustained until data release	PH1/E	=	PH1 SW12		
DR	(MBO-MB31)	СХМВ	=	DG	SPW0 (TSA)	
	Up align A-register	AXAL8	=	FAST PH1/E +	Shift A-register 8 bits left as second half of 16- bit up alignment, New space count is now in A1 through A15	
	Enable signal (S/SXAORD)	(S/SXAORD)	= '	FAST PH1/E +	Preset adder for A OR D 	
	Set flip-flop A0 if TS is 1 (SW5)	S/A0	=	FAST PH1/E SW5 AXAL8 +	Set trap-on-space inhibit bit if set in original SPW1	
	Set flip-flop A16 if TW is 1 (SW6)	S/A16	=	FAST PH1/E SW6 AXAL8 +	Set trap–on–word inhibit bit if set in original SPW1	
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Preset for transfer of	
		(S/MBXS)	=	FAST PH1/E +	A OR D to core memory in PH1/F	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ)	Request for core memory	
		(S/MRQ)	=	(S/MBXS) +	cycle	
		R/MRQ	=	•••		
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits	
		(S/DRQ)	=	(S/MBXS) +	transmission of another clock until data release	
		R/DRQ	=	•••	from memory	
	P + 1 - / → P	PUC31	H	FAST PH1/E +	Increment P-register to obtain SPW1 address	
	Set flip-flop SW13	S/SW13	=	SW12 STEP815		
PH1/F	Sustained until data release	PH1/F	=	PH1 SW13		
DR	A OR D	Adder logic set at PH1/E clock		nt PH1/E clock	New word count in D- register and new space count in A-register	
,	(SO-S31) (MBO-MB31)	MBXS set by	PH1	/E clock	Store new space count and word count in core memory at SPW1 location	
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Preset for memory write	
		(S/MBXS)	=	FAST PH1/F +		
		R/MBXS	=	•••	ł	

Mnemonic: PLW (08, 88)

Table 3-69.	Pull	Word	Sequence	(Cont.)
-------------	------	------	----------	---------

Phase	Function Performed		9	Comments	
PH1/F DR (Cont.)	Set flip-flop MRQ	S/MRQ (S/MRQ) R/MRQ	=	(S/MRQ) (S/MBXS) +	Request for core memory cycle
(0011.)	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	=	 (S/DRQ) NCLEAR (S/MBXS) +	Data request, inhibits another clock until data release received from core memory
	(C0-C31)- -/ (D0-D31)	DXC	=	FAST PH1/F +	Top of stack address (SPW0) in C-register clocked into D-register
	Enable signal (S/SXDM1)	(S/SXDM1)	=	FUPLW (PH1/F +) +	Preset adder for D minus 1 in PH1/G
	P - 1- / - P	PDC31	=	FAST PH1/F +	Decrement P-register to obtain SPWO address
	Set flip-flop SW14	S/SW14	=	SW13 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
PH1/G DR	Sustained until data release	PH1/G	=	SW14 PH1	
	D - 1S	Adder logic s	set c	Subtract 1 from top of stack address in D- register to obtain new top of stack address	
	(SO-S31)	MBXS set by	PHI	Store new top of stack address in memory at SPW0 location	
	Branch to PH9	S/РН9	=	BRPH9 NCLEAR +	51 100 100011011
		BRPH9	=	FAST PH1/G	
PH9	One clock long				
T5L	(BO-B31)	SXB	=	PXSXB NDIS	Program address-/P-
		PXSXB	=	NFAFL NFAMDS PH9	register via sum bus
	(SO-S31) / > (PO-P31)	PXS	=	PXSXB	
	Set condition code:				
	Set flip-flop CC3 if word count	s/cc3	=	(S/CC 3/1) +	SW3 indicates word
	underflow and TW = 1 (SW6)	(S/CC3/1)	=	FAST PH9 SW3 +	count underflow. If TV were 0, instruction would have trapped and not reached PH9
	Set flip-flop CC1 if space count	s/cc1	=	(S/CC1/1) +	SW1 indicates space
	overflow and TS = 1 (SW5)	(\$/CC1/1)	=	FAST PH9 SW1 +	count overflow. If TS were 0, instruction could have trapped and not reached PH9

flip-flop CC4 if new word nt = 0 ble signal (S/SXD) if ruction aborted	S/CC4 (S/CC4/1) R/CC (S/SXD)	-	(S/CC4/1) + (FASTNABORT PH9) SW4 + FAST PH9 +	If instruction is success- fully completed and stack is empty, flip-flop CC4 is set Reset inputs to CC flip- flops to reset those not set in this phase
			FAST PH9 +	flops to reset those not
	(S/SXD)	_		
		-	FASTABORT PH9	Preset adder for D————————————————————————————————————
ained until data release				
mal ENDE				
nstruction aborted:				
rect CC2			• • • •	Set flip-flop CC2 if original space count (in D-register) = 0
rect CC4	s/cc4	=	(S/CC4/2) +	Set flip-flop CC4 if
	(S/CC4/2)	=	(FASTABORT ENDE) \$1631Z	original word count (in D-register) = 0
e zeros into SGTZ, SO,	SGTZ	=	N(FASTABORT ENDE)	To prevent setting CC3
\$16	so	=	N(FASTABORT ENDE)	SO is TS inhibit bit. S16
	S16	=	N(FASTABORT ENDE)	is TW inhibit bit. Neither should be checked for zero
г ;	ect CC4 e zeros into SGTZ, S0,	ect CC4 e zeros into SGTZ, S0, S16 S/CC4 (S/CC4/2) SGTZ S0	ect CC4 (\$/CC2/4) = (\$/CC4 = (\$/CC4/2) = e zeros into SGTZ, S0, SGTZ = S16 S0 =	ect CC4 e zeros into SGTZ, S0, S16 (S/CC2/4) = S0007Z S0815Z (FASTABORT ENDE) S/CC4 = (S/CC4/2) + (S/CC4/2) = (FASTABORT ENDE) S1631Z SGTZ = N(FASTABORT ENDE) S0 = N(FASTABORT ENDE)

Table 3-69. Pull Word Sequence (Cont.)

Mnemonic: PLW (08, 88)


<u>PUSH MULTIPLE (PSM; 0B, 8B)</u>. The PSM instruction stores the contents of a sequential set of private memory registers into the push-down stack defined by the stack pointer doubleword. The number of words to be pushed is indicated by the condition code. If the contents of all 16 private memory registers are to be pushed into the stack, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15. The first register to be pushed into the stack is the register specified in the R field of the instruction. The contents of the last register pushed become the contents of the new top of stack location.


The private memory register contents are stored in core memory in ascending order, beginning with the location plus 1 of the current top of stack address pointed to in the stack pointer doubleword and ending with the current top of stack address plus the condition code.


The current top of stack address in the stack pointer doubleword is incremented by the value of the condition code to point to the new top of stack location. The space count in the stack pointer doubleword is decremented by the value of the condition code, and the word count is incremented by the value of the condition code. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count. If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TS or TW inhibit bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).


PUSH MULTIPLE PHASE SEQUENCE. Preparation phases for the PSM instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–173 shows the simplified phase sequence for the PSM instruction. Table 3–70 lists the detailed logic sequence during all PSM execution phases. During the first pass through the phase 1 phases, word count overflow and space count underflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2 and obtains the top of stack address before PH6. The instruction loops through PH6, storing words from private memory into core memory, the number of loops depending on the number of words to be pushed. When a zero value in the macrocounter indicates that the last word has been stored, the instruction proceeds to PH7, and from PH8 branches back to PH1/A. From PH1/A to PH1/G, the new top of stack address, new space count, and new word count are calculated and stored in core memory in the stack pointer doubleword. After PH1/G, PH9 is entered to obtain the address of the next instruction, and PH10 enables the ENDE operation to take place.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are involved in the push operation, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.












Figure 3-173. Push Multiple Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Phase	Function Performed		Sig	Comments	
PREP	At end of PREP:				
	(C) : SPW1				Stack pointer double– word 1
	(D) : SPW1				Stack pointer double– word 1
	(B) : Program address				Address of next instruc- tion in sequence
	(P) : SPWO address				Location of bits 0 through 31 of stack pointer doubleword
	(A) : CC (number of words)				A-register contains number of words
	(MC): CC (number of words)				Macro-counter set to number of words
	Preset conditions with PRE3				
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAST/C (PRE3 +) +	Preset adder for A plus D in PH1/A
	Set flip-flop SW8	s/sw8	=	BRSW8 NRESET/A	
		BRSW8	=	FAST PRE3 +	
	Reset flip-flop NT11L	S/NTIIL	=	N (S/T11L)	Set clock T11L for
		(S/T11L)	=	FAST PRE3 +	PH1/A
		R/NTIIL	=		
PH1/A	One clock long	PH1/A	=	PH1 SW8	
TIIL	D + A	Adder logic	set a	t last PREP clock	Add number of words to word count in SPW1 to check for overflow
	Force a zero into \$16	S16INH	=	FAST PH1/A	Inhibit TW
	Set SW3 if word count overflows	s/sw3	=	(S/SW3)	Word count overflows
		(S/SW3)	=	(A16 🕀 K16) FAST PH1/A	into adder bit 16
	Set SW5 if TS is 1	s/sw5	=	(S/SW5)	Trap-on-space inhibit
		(S/SW5)	=	FAST PH1/A D0 +	bit is in DO
	Set SW6 if TW is 1	S/SW6	=	(S/SW6)	D16 contains trap–on– word inhibit bit TW
		(S/SW6)	=	FAST PH1/A D16 +	
	Down align D-register	DXDR8	2	FAST PH1/A +	Shift D -register 8 bits right as first half of 16- bit down alignment
	Set flip-flop SW9	s/sw9	=	SW8 STEP815	
		STEP815	=	NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15	

(Continued)

=

=

=

~

N(S/T8L)

FAST PH1

FAST PH1 N(NSW7 PH1/C)

. . .

+ ...

S/NT8L

R/NT8L

BRPH1/1

(S/T8L)

Reset flip-flop NT8L

Sustain PH1

Set clock T8L for PH1/B

Hold PH1 for PH1/B

Mnemonic: PSM (OB, 8B)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed		Sig	nals Involved	Comments
PH1/B	One clock long	PH1/B	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31
	Enable signal (S/SXDMA)	(S/SXDMA)	=	FAST/C PH1/B	Preset adder for D minus A
	Set flip-flop SW10	S/SW10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TIIL)	Set clock T11L for
		(S/T11L)	=	FAST PH1/B	PH1/C
		R/NTIIL	=		
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/C
рн1/с	One clock long	PH1/C	=	PH1 SW10	
TIIL	D – A — S	Adder logic s	set c	t PH1/B clock	Subtract number of words from space count in D17 through D31 for under- flow check only
	Force a zero into \$16	S16INH	=	FAST PH1/C	Inhibit TS
	Set SW1 if space count underflows	S/SW1 (S/SW1)	=	(S/SW1) (A16 ⊕ K16) FAST PH1/C +	Space count underflows into adder bit 16
	Set SW2 if new space count = 0	S/SW2 (S/SW2)	=	(S/SW2) N(A16 ⊕ K16) S1631Z FAST PH1/C +	New space count = 0 if bits 16 through 31 of S-register = 0
	Set flip-flop SW7	S/SW7 (S/SW7)	=	(S/SW7) FAST PH1/C NSW7 +	
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ	н п	(S/MRQ/3) + FAST PH1/C + 	Request for core memory cycle
	Reset flip-flop NMRQP1	S/NMRQP1		N (S/MRQ/3)	Delay flip-flop for data release signal
		R/NMRQP1	-	••••	Go to PH2 if abort or first pass
PH2	One clock long				
T5L	Trap conditions:				
	Set flip-flop TRAP if word count overflows and TW = 0 or if space count underflows and TS = 0	S/TRAP (S/TRAP)	=	(S/TRAP) FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5	SW3 is word count over- flow, SW1 is space count underflow, NSW6 \Rightarrow TW = 0, NSW5 \Rightarrow TS = 0
	L				Mnemonic: PSM (0B, 8B

Mnemonic: PSM (OB, 8B)

.

PH2 T5L (Cont.)	Abort if SW1 or SW3 is set Set flip-flop DRQ	S/FASTABC S/FASTF1 S/DRQ)RT = =	FAST PH2 SW1 + FAST PH2 SW3 SW3 + SW1	Instruction uncondition- ally aborted on overflow or underflow. Note that
	Set flip-flop DRQ		=	SW3 + SW1	
	Set flip-flop DRQ	S/DRQ			FASTABORT is built with two flip-flops, FASTF1 and FASTF2
			=	(S/DRQ)	Data request, inhibits
1	(S/DRQ) = MRQP1 +		MRQP1 +	transmission of another clock until data release received from core memory	
РНЗ	Sustained until data release				
DR	(MB0-MB31)	СХМВ	=	DG (data gate)	Top of stack address (SPW0) from memory ————————————————————————————————————
	(C0-C31) - / - (D0-D31)	DXC	=	FAST/A PH3	Top of stack address — /— D -registe r
,	If not aborted, reset flip-flop	s/ncxs	=	N(S/CXS)	Preset for S C in
	NCXS	(S/CXS)	=	FAST/A PH3 NFASTF1 +	PH4
		R/NCXS	=	•••	
	P + 1 / → P	PUC31	=	FAST/A PH3 +	Add 1 to SPW0 address to obtain SPW1 address
	Set flip-flop MRQ if instruction	S/MRQ	=	(S/MRQ/2) +	Request for core memory
	aborted	(S/MRQ/2) = FASTABORT PH3 +	cycle		
		R/MRQ	=	•••	
	Set flip-flop DRQ if instruction	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
	aborted	(S/DRQ)	=	(S/MRQ/2) +	transmission of another clock until data release
		R/DRQ	=	•••	from core memory
PH4	One clock long				
T5L	(PO-P31) (SO-S31)	SXP	=	FAST PH4 NDIS +	Store SPW1 address in
(DR if abort)	(S0-S31) (C0-C31)	CXS set at F	PH3 c	lock	C-register
	If instruction not aborted, enable signal (S/SXD)	(S/SXD)	=	FAST PH4 NBRPH9 +	Preset adder logic for D
	Abort conditions:				
	If SW1 or SW3 set, branch to PH9	BRPH9	=	FAST PH4 (SW1 + SW3)	Branch to PH9 to set condition code
	(MB0-MB31)	СХМВ	=	DG .	Load SPW1 from memory into C-register
	(C0-C31) / - (D0-D31)	DXC	=	FASTABORT PH4	Return SPW1 to D- register
					Mnemonic: PSM (OB; 8B

Table 3-70.	Push Multiple	Sequence	(Cont.)
-------------	---------------	----------	---------

Table 3–70.	Push Multiple Sequence	(Cont.)
-------------	------------------------	---------

Phase	Function Performed		Sig	nals Involved	Comments
PH5	One clock long				
T5L	(D0-D31)	Adder logic	set a	t PH4 clock	Top of stack address (SPW0)
	(SO-S31)	PXS	=	FAST/A PH5 +	(JTWO) register
	Reset flip-flop NAXRR	S/NAXRR	=	N(S/AXRR)	Preset for transfer of
		(S/AXRR)	=	FAST/S PH5 +	private memory R con- tents_ /~~ A-register
		R/NAXRR	=	•••	in PH6
PH6	One clock long				
T5L	(RRO-RR31) - 🖊 🛏 (AO-A31)	AXRR set at	PH5	clock	Store private memory
lst Pass					register R contents in A-register
T USS	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Preset for transfer of A-
		(S/MBXS)	=	FAST/S PH6 NMCZ	register contents to core memory in second PH6
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ)	Request for core memory
		(S/MRQ)	=	(S/MBXS) +	cycle
		R/MRQ	=		
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MBXS) +	transmission of another clock until data release
		R/DRQ	=	• • •	from core memory
	P + 1- /-> P	PUC31	=	FAST/S PH6 +	Upcount P-register to obtain new top of star address
	R + 1 - / - R	RUC31	=	FAST/S PH6	Upcount R-register for next sequential private memory address
	Reset flip-flop NAXRR	S/NAXRR	=	N(S/AXRR)	Preset for transfer of
		(S/AXRR)	=	FAST/S PH5 +	private memory content
		R/NAXRR	=	•••	, , , , , , , , , , , , , , , , , , ,
	MC-1 / - MC	MCD7	=	FAST/M PH6 NIOEN +	Decrement number of words in macro-counter
	Enable signal (S/SXA)	(S/SXA)	=	FAST/S PH6 NMCZ	Preset adder logic for A — — S in next PH6
	Enable signal IOEN6 if	IOEN6	=	FAST/A IOEN6/1 PH6	I/O service call enable
	MC <u>></u> 4	IOEN6/1	=	NMC0005Z	
	Sustain PH6	BRPH6	=	FAST/M PH6 NMCZ	Repeat PH6 to store contents of A-register in memory
		<u>-</u>		·····	Mnemonic: PSM (OB, 8

Table 3–70.	Push Multiple Sequence	e (Cont.)	

Phase	Function Performed		Sig	nals Involved	Comments
PH6	Sustained until data release				
DR	(A0-A31)	Adder logic set at first PH6 clock		Store A-register conten	
Not Ist	(SO-S31) (MBO-MB31)	MBXS set by			in memory at new top o stack address
Pass	Enable signal (S/SXC) if MC = 0	(S/SXC)	=	FAST/S PH6 OU0 MCZ +	Preset adder for C in PH7
	P + 1 / → P	PUC31	=	FAST/S PH6 +	Upcount P-register for new top of stack addres
	R + 1► R	RUC31	=	FAST/S PH6 +	Upcount R-register for new private memory address
	MC - 1-/-> MC	MCD7	=	FAST/M PH6 NIOEN +	Decrement number of words in macro-counter
	(RRO-RR31)	AXRR set at	last	PHó clock	Store private memory R contents in A-register
	Set flip-flop MBXS if MC \neq 0	S/MBXS	=	(S/MBXS)	Preset for transfer of A
		(S/MBXS)	=	FAST/S PH6 NMCZ	register contents to cor memory
	Set flip-flop MRQ if MC \neq 0	S/MRQ	=	(S/MRQ)	Request for core memor
		(S/MRQ)	=	(S/MBXS) +	cycle
		R/MRQ	=	•••	
	Set flip-flop DRQ if MC \neq 0	s/drq	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MBXS) +	transmission of anothe clock until data relea
		R/DRQ	=	•••	from core memory
	Reset flip-flop NAXRR	S/NAXRR	=	N(S/AXRR)	Preset for transfer of
		(S/AXRR)	=	FAST/S PH5 +	private memory conten
		R/NAXRR	=	•••	,
	Enable signal IOEN6 if $MC \ge 4$	IOEN6	=	FAST/A IOEN6/1 PH6	I/O service call enabl
		IOEN6/1	=	NMC0005Z	if number of words to b loaded ≥ 4
	Sustain PH6 if MC ≠ 0	BRPH6	=	FAST/M PH6 NMCZ	Repeat PH6 to store pri vate memory contents i core memory until num ber of words = 0
PH7	One clock long				
T5L	(C0-C31) ──── (S0-S31)	Adder logic :	set a	it first PH6 clock	SPW1 address
	(SO-S31) (PO-P31)	PXS	=	FAST/A PH7 +	SPW1 address P
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/2) +	Request for memory cyc
		(S/MRQ/2)	=	FAST/A PH7 +	
1		R/MRQ	=		

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed			Signals Involved	Comments
PH7	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
T5L		(S/DRQ)	=	(S/MRQ/2) +	transmission of another clock until data release
(Cont.)		R/DRQ	=		from memory
PH8	Sustained until data release			1997	
DR	(MB0-MB31)	СХМВ	=	DG	SPW1 from core memory
	(C0-C31) -/ (D0-D31)	DXC	=	FAST/A PH8 +	SPW1-/- D-register
	(CC1-CC4) (A28-A31)	AXCC	=	FAST/M (PH8 +)	Number of words —/-> A-register
	0 / - (A0-A31)	AXZ	=	FAST (PH8 +)	
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAST/C (PH8 +) +	Preset adder for D plus A in PH1/A
	Set flip-flop SW8	s/sw8	=	NRESET BRSW8	
		BRSW8	=	FAST/A PH8 +	
	Reset flip-flop NCXS	s/ncxs	=	N(S/CXS)	Preset for S
1	(S/CXS) = FAST/A PH8 +	FAST/A PH8 +	PH1/A		
		R/NCXS	=	•••	
	P - 1 - / -> P	PDC31	=	FAST/A PH8 +	Decrement P-register to obtain SPW0 address
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TIIL)	Set clock T11L for PH1/
		(S/T11L)	=	FAST PH8 +	
		R/NTIIL	=	•••	
	Branch to PH1/A	BRPH1	=	FAST/A PH8 +	
		S/PH1	=	BRPH1 NCLEAR	
PH1/A	One clock long	PH1/A	=	PH1 SW8 FAST	
TIIL	D + A>S	Adder logic	for E) plus A set at PH8 clock	Update word count by adding number of words to SPW1 in D-register. Gate onto sum bus
	Force a zero into \$16	\$16	=	(K16 (+) PR16) SXADD	S16 (bit 48 of SPW1) is
				NS16INH	trap-on-word inhibit bi
		S16INH	=	FAST PH1/A +	TW, and not included i word count
	(S16-S31)(C16-C31)	CXS set at F	°H8 d	elock	New word count into C register bits 16 through 31
	Zeros	CXS/0	=	CXS N(FAST PH1/A)	S0–S15 not gated onto
		CXS/1	Ξ	CXS N(FAST PH1/A)	CO-C15 because CXS/C and CXS/1 are low
	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16- bit down alignment
					Mnemonic: PSM (OB, 8

Table 3–70. Push Multiple Sequence (Cont.)	Table 3–70.	Push	Multiple	Sequence	(Cont.)
--	-------------	------	----------	----------	---------

Phase	Function Performed		S	ignals Involved	Comments
PH1/A	Set flip-flop SW9	S/SW9		SW8 STEP815	
T11L (Cont.)	Reset flip-flop NT8L	s/nt8l	=	N(S/T8L)	Set clock T8L for PH1/B
((S/T8L)	=	FAST PH1 +	
		R/NT8L	=	•••	
	Sustain PH1	BRPH 1/1	=	FAST PH1 N(NSW7 PH1/C)	
PH1/B	One clock long	РН1/В	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16- bit down alignment. Space count is now in D17-D31
	Enable signal (S/SXDMA)	(S/SXDMA)	=	FAST/C PH1/B +	Preset adder for D minus A in PH1/C
5	Set flip-flop SW10	S/SW 10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TIIL)	Set clock T11L for
		(S/T11L)	(S/T11L) = FAST PH1 +	PH1/C	
		R/NTIIL	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
PH1/C	One clock long	PH1/C	=	PH1 SW10	
TIIL	D – A – – – S	Adder logic set for D minus A in PH1/B		Update space count by subtracting number of words from D17–D31	
	Force a zero into S16	S16	=	(K16 ⊕ PR16) PH1/A NS16INH	S16 is now trap-on- space bit TS, and is not
	••	S16INH	=	FAST PH1/C	included in space count
	(S0-S31) - / (A0-A31)	AXS	=	FAST PH1/C SW7	Store new space count in A-register
	(C0-C31) - / - (D0-D31)	DXC	=	FAST PH1/C +	Store new word count in D-register
	Reset flip-flop SW7	R/SW7	=	(R/SW7)	
		(R/SW7)	=	FAST PH1/C SW7	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/3) +	Request for core memory
			=	FAST PH1/C	cycle
		R/MRQ	Ξ	•••	
		<u> </u>			Mnemonic: PSM (0B 8B)

Mnemonic: PSM (OB, 8B)

Table 3-70. Push Multiple Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
PH1/C T11L	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	=	N(S/MRQ/3)	Delay flip-flop for data release signal
(Cont.)	Reset flip-flop NT8L	S/NT8L (S/T8L) R/NT8L		N(S/T8L) + FAST PH1 	Set clock T8L for PH1/D
	Set flip-flop SW11	S/SW11	=	SW10 STEP815	
	Sustain PH1	BRPH1/1		FAST PH1 N(NSW7 PH1/C) +	
PH1/D	One clock long	PH1/D	=	PHI SWII	
T8L	Up align A-register	AXAL8	=	FAST PH1/D +	Shift A-register 8 bits left as first half of 16– bit up alignment
	Set flip-flop DRQ	S/DRQ (S/DRQ)	=	(S/DRQ) NCLEAR MRQP1 +	Data request, inhibits transmission of another clock until data release received from core memory
	Set flip-flop SW12	S/SW12	=	SW11 STEP815	
PH1/E	Sustained until data release	PH1/E	=	PH1 SW12	
DR	(MB0-MB31) (C0-C31)	СХМВ	=	DG	SPW0 C-register
	Up align A-register	AXAL8	Ξ	FAST PH1/E +	Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A1 through A15
	Enable signal (S/SXAORD)	(S/SXAORD)	=	FAST PH1/E +	Preset adder for A OR D
	Set flip-flop A0 if TS is 1 (SW5)	S/A0	=	FAST PH1/E SW5 AXAL8 +	Set trap–on–space inhibit bit if set in original SPW1
	Set flip-flop A16 if TW is 1 (SW6)	S/A16	н	FAST PH1/E SW6 AXAL8 +	Set trap-on-word inhibit bit if set in original SPW1
	Set flip-flop MBXS	S/MBXS (S/MBXS)	-	(S/MBXS) FAST PH1/E +	Preset for transfer of A OR D to core memory in PH1/F
	Set flip-flop MRQ	S/MRQ (S/MRQ) R/MRQ	-	(S/MRQ) (S/MBXS) +	Request for core memory cycle
	L	·		1999	Mnemonic: PSM (OB, 8B)

Table 3–70.	Push Multiple	Sequence	(Cont.)
-------------	---------------	----------	---------

Phase	Function Performed		S	ignals Involved	Comments
PH1/E	Set flip-flop DRQ	s/drQ	=	(S/DRQ) NCLEAR	Data request, inhibits
DR		(S/DRQ)	=	(S/MBXS) +	transmission of another clock until data release
(Cont.)		R/DRQ	=		from memory
	P + 1 P	PUC31	n	FAST PH1/E	Increment P-register to obtain SPW1 address
	Set flip-flop SW13	S/SW13	=	SW12 STEP815	oblam of the address
PH1/F	Sustained until data release	PH1/F	=	PH1 SW13	
DR	A OR D → S	Adder logic	set c	at PH1/E clock	New word count in D- register and new space count in A-register S
	(SO-S31)	MBXS set by	PHI	I/E clock	Store new space count and word count in core memory at SPW1
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Preset for memory write
		(S/MBXS)	=	FAST PH1/F +	
		R/MBXS	=	•••	
	Set flip-flop MRQ	s/mrq	11	(S/MRQ)	Request for core memory
		(S/MRQ)	=	(S/MBXS) +	cycle
		R/MRQ	=		
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MBXS) +	transmission of another clock until data release
		R/DRQ	=	•••	received from core memory
	(C0-C31) / - (D0-D31)	DXC	=	FAST PH1/F +	Top of stack address (SPW0) in C-register clocked into D-register
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAST/C (PH1/F +) +	Preset adder for D plus A in PH1/G
	P - 1 - / - > P	PDC31	=	FAST PH1/F +	Decrement P-register to obtain SPW0 address
	(CC1-CC4) -/ (A28-A31)	AXCC	=	FAST/M (PH1/F +) +	Number of words _/ A-register
	Set flip-flop SW14	S/SW14	=	SW13 STEP815	
	Sustain PH1	BRPH 1/1	=	FAST PH1 N(NSW7 PH1/C) +	
					Mnemonic: PSM (0B, 8)

Mnemonic: PSM (OB, 8B)

Table 3-70. Pu	ush Mi	ultiple	Sequence	(Cont.)
----------------	--------	---------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH1/G	Sustained until data release	PH1/G	=	SW14 PH1	
DR	D + AS	Adder logic s	iet c	at PH1/F clock	Add number of words to top of stack address in D-register to obtain new top of stack address
	(S0-S31)(MB0-MB31)	MBXS set by	PHI	/F clock	Store new top of stack address in memory at SPWO location
	Branch to PH9	BRPH9	=	FAST PH1/G	
		S/PH9	=	BRPH9 NCLEAR +	
		R∕РН9	=	•••	
PH9	One clock long				
T5L	(BO-B31)(SO-S31)	SXB	=	PXSXB NDIS	Program address
		PXSXB	=	NFAFL NFAMDS PH9	register via sum bus
	(SO-S31)	PXS	=	PXSXB	
	Set condition code:				
	Set CC3 if word count overflow and TW = 1 (SW6)	S/CC3	=	(\$/CC3/1) +	SW3 indicates word count overflow. If TW
	(S/CC3/1) = FAST PH9 SW3	FAST PH9 SW3	were 0, instruction would have trapped and not reached PH9		
	Set CC1 if space count underflow	s/cc1	=	(\$/CC1/1) +	SW1 indicates space
	and TS = 1 (SW5)	(\$/CC1/1)	=	FAST PH9 SW1	count underflow. If TS were 0, instruction would have trapped and not reached PH9
	Set CC2 if new space count = 0			(S/CC2/1) + (FASTNABORT PH9) SW2 +	If instruction is success- fully completed and stack is full, CC2 is set
	Place zeros in condition code flip-flops not set by this instruction	R/CC	Ξ	FAST PH9 +	Places inputs on reset sides of CC1 through CC4 so that they will be reset if not set by this instruction
	Enable signal (S/SXD) if instruction aborted	(S/SXD)	=	FASTABORT PH9	Preset adder for DS in PH10
	l				Mnemonic: PSM (OB, 8B)

Phase	Function Performed			Signals Involved	Comments
PH 10	Sustained until data release				
DR	Normal ENDE				
	If instruction aborted:				
	Correct CC4	S/CC4	=	(S/CC 4/2) +	Set CC4 if original word
		(S/CC4/2)	=	(FASTABORT ENDE) S1631Z	count (in D-register) = 0
	Correct CC2	s/cc2	=	(S/CC2/4) +	Set CC2 if original
		S0007Z S0815Z (FASTABORT ENDE)	space count (in D- register) = 0		
	Force ones into \$16 and \$0	SGTZ	=	N(FASTABORT ENDE)	To prevent setting CC3
		\$16	=	N(FASTABORT ENDE)	S16 is TW inhibit bit; S0 is TS inhibit bit
		SO	=	N(FASTABORT ENDE)	Neither should be checked for 0

Mnemonic: PSM (0B, 8B)

PULL MULTIPLE (PLM; 0A, 8A). The PLM instruction loads a sequential set of private memory registers from the push-down stack defined by the stack pointer doubleword, which is located at the address specified in the reference address field of the PLM instruction. The number of words to be pulled is indicated by the condition code. If a total of 16 words are to be pulled from the stack, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15. The first private memory register to be loaded from the stack is the register specified in the R field of the instruction plus the condition code minus 1, and the contents of the current top of stack location become the contents of this register. The last private memory register to be loaded is the register specified in the R field of the instruction.

Registers R + CC-1 to register R are loaded in descending sequence, beginning with the contents of the location pointed to by the current top of stack address and ending with the contents of the location pointed to by the current top of stack address minus CC-1.


The current top of stack address is decremented by the value of the condition code to point to the new top of stack location. The space count is incremented by the value of the condition code, and the word count is decremented by the value of the condition code. The condition code is set as described under Stack Pointer Doubleword (page 3-438) to reflect the new status of the space count and word count.


If the space count or word count limits would be exceeded by the instruction, the instruction is aborted and a trap routine is entered if allowed by the TS or TW bit. The condition code is set as described under Stack Pointer Doubleword (page 3-438).


PULL MULTIPLE PHASE SEQUENCE. Preparation phases for the PLM instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-174 shows the simplified phase sequence for the PLM instruction. Table 3-71 lists the detailed logic sequence during all PLM execution phases. During the first pass through the phase 1 phases, word count underflow and space count overflow are checked in the adder and indicators are set, but the adder output is not used. The instruction branches from PH1/C to PH2 and obtains the top of stack address before PH6. The instruction loops through PH6, loading words from core memory


into private memory, the number of loops depending on the number of words to be pulled. When a zero value in the macro-counter indicates that the last word has been loaded, the instruction proceeds to PH7, and from PH8 branches back to PH1/A. From PH1/A to PH1/G, the new top of stack address, new space count, and new word count are calculated and stored in core memory in the stack pointer doubleword. After PH1/G, PH9 is entered to obtain the address of the next instruction, and PH10 enables the ENDE operation to take place.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are involved in the pull operation, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.












Figure 3-174. Pull Multiple Instruction, Phase Sequence Diagram (Sheet 3 of 3)

Table 3-71. Pull Multiple Sequence

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PRE</u> P: (C) : SPW1		Stack pointer double-
	(D) : SPW1		word 1 Stack pointer double- word 1
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : SPWD address		Location of bits 0–31 of stack pointer doubleword
			Mnemonic: PLM (0A, 8A)

Table 3-71. Pull Multiple So	equence (Cont.)
------------------------------	-----------------

P hase	Function Performed		S	iignals Involved	Comments
PREP (Cont.)	(A) : CC (number of words)				A-register contains number of words
	(MC) : CC (number of words)				Macro-counter set to number of words
	Preset conditions with PRE3:				
	Enable signal (S/SXDMA)	(S/SXDMA)	=	FUPLM (PRE3 +) +	Preset adder for D minus A in PH1/A
	Set flip-flop SW8	S/SW8	=	BRSW8 NRESET/A	
		BRSW8	=	FAST PRE3 +	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TI1L)	Set clock TIIL for
		(S/T11L)	=	FAST PRE3 +	PH1/A
PH1/A	One clock long	PH1/A	=	PH1 SW8	
TIIL	D - A- -/ -> S	Adder logic	set a	at last PREP clock	Subtract number of words from word count in SPW1 to check for underflow
	Force a zero into \$16	S16INH	=	FAST PH1/A	Inhibit TW
	Set SW3 if word count underflows	S/SW3 (S/SW3)	=	(S∕SW3) (A16 ⊕ K16) FAST PH1/A +	Word count underflows into adder bit 16
	Set SW5 if TS is 1	s/sw5	=	(S/SW5)	Trap-on-space inhibit
		(S/SW5)	=	FAST PH1/A D0 +	bit is in DO
	Set SW6 if TW is 1	s/sw6	=	(S/SW6)	D16 contains trap-on-
		(S/SW6)	=	FAST PH1/A D16 +	word inhibit bit TW
	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16- bit down alignment
	Set SW4 if word count = 0	s/sw4	=	(S/SW4)	New word count = 0 if
		(S/SW4)	=	N(A16 🕀 K16) S1631Z FAST PH1/A	\$16 - \$31 = 0
	Set flip-flop SW9	s/sw9	=	SW8 STEP815	
		STEP815	=	NBRSW8 NBRSW10 NBRSW11 NBRSW12 NBRSW13 NBRSW15	
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH1/B
		(S/T8L)	=	FAST PH1	
		R/NT8L	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C)	Hold PH1 for PH1/B
		1			Mnemonic: PLM (0A, 8A)

Table 3-71. Pull Multiple Sequence (Con	ıt.)
---	------

Phase	Function Performed		S	ignals Involved	Comments
PH1/B	One clock long	PH1/B	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17 through D31
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FUPLM PH1/B +	Preset adder for Dplus A
	Set flip-flop SW10	S/SW10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TIIL)	Set clock T11L for
		(S/TIIL)	=	FAST PH1/B	PH1/C
		R/NTIIL	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/C
рн1/с	One clock long	PH1/C	=	PH1 SW10	
TIIL	D + A>S	Adder logic s	set c	ut PH1/B clock	Add number of words to space count in D17 through D31 for overflow check only
	Set SW1 if space count overflows	S/SW1 (S/SW1)	=	(S/SW1) (A16 ⊕ K16) FAST PH1/C +	Space count overflows into adder bit 16
	Set flip-flop SW7	S/SW7 (S/SW7)	=	(S/SW7) FAST PH1/C NSW7 +	
	Set flip-flop MRQ	S/MRQ (S/MRQ/3) R/MRQ	=	(S/MRQ/3) + FAST PH1/C +	Request for core memory cycle
	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	11 11	N (S/MRQ/3) 	Delay flip-flop for data release signal
	Enable signal (S/SXAM1)	(S/SXAM1)	=	FUPLM PH1/C NSW7 +	Preset adder for A minus 1 in PH2. Go to PH2 if abort or first pass
PH2	One clock long				
T5L	Trap conditions:				SW3 is word count
	Set flip-flop TRAP if word count underflows and TW = 0 or if space count overflows and TS = 0	S/TRAP (S/TRAP)	=	(S/TRAP) NRESET FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5	underflow, SW1 is space count overflow, NSW6 \Rightarrow TW = 0, NSW5 \Rightarrow TS = 0
	A - 1 S	Adder set at	PHI	/C clock	Subtract 1 from number of words in preparation for finding starting register
					Mnemonic: PLM (0A, 8A

Table 3-71. Pull Multiple Sequence ((Cont.)
--------------------------------------	---------

Phase	Function Performed			Signals Involved	Comments
PH2 T5L	(S0-S31)(D0-D31)	DXS	=	FUPLM PH2 +	Hold number of words minus 1 in D-register
(Cont.)	(RO-R31) / - (AO-A31)	AXR	=	FUPLM PH2	Prepare to find starting register
	Abort if SW1 or SW3 is set			= FAST PH2 SW1 + FAST PH2 SW3 SW3 + SW1	Instruction uncondition ally aborted on overflo or underflow. Note that FASTABORT is bui
					with two flip-flops, FASTF1 and FASTF2
	Set flip-flop DRQ	S/DRQ (S/DRQ)		(S/DRQ) NCLEAR MRQP1 +	Data request, inhibits transmission of another
		R/DRQ		•••	clock until data release received from core memory
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FUPLW PH2 +	Preset adder for A plus in PH3
РНЗ	Sustained until data release				
DR	A + D►S	Adder preset	at P	'H2 clock	Add number of words minus 1 to private mem ory address to determin starting register
	(SO-S31) / ~ (RO-R31)	RXS	=	FUPLW PH3 +	Place private memory starting address in R-register
	(MB0-MB31)	СХМВ	=	DG (data gate)	Top of stack address from memory
	(C0-C31) - / - (D0-D31)	DXC	=	FAST/A PH3	Top of stack address
	P + 1	PUC31	=	FAST/A PH3 +	Add 1 to SPW0 address to obtain SPW1 address
	Set flip-flop MRQ if instruction aborted	S/MRQ (S/MRQ/2) R/MRQ		(S/MRQ/2) + FASTABORT PH3 +	Request for core memor cycle
	Set flip-flop DRQ if instruction aborted	S/DRQ (S/DRQ)		(S/DRQ) NCLEAR (S/MRQ/2) +	Data request, inhibits transmission of another clock until data releas
		R/DRQ	=	•••	from core memory
PH4	One clock long				
T5L (DR if	(PO-P31)	SXP	=	FAST PH4 NDIS	Hold SPW1 address in A-register
abort)	(SO-S31) <u>/ - (</u> AO-A31)	AXS	=	FAST PH4	

Table 3–71.	Pull Multiple	Sequence	(Cont.)
-------------	---------------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH4 T5L	If instruction not aborted, enable signal (S/SXD)	(S/SXD)		FAST PH4 NBRPH9	Preset adder logic for D
(DR if	Abort conditions:				
abort) (Cont.)	If SW1 or SW3 set, branch to PH9	BRPH9	=	FAST PH4 (SW1 + SW3)	Branch to PH9 to set condition code
	(MB0-MB31)	СХМВ	=	DG	Load SPW1 from memor into C-register
	(C0-C31) / ► (D0-D31)	DXC	=	FASTABORT PH4	Return SPW1 to D- register
PH5	One clock long				
T5L	(D0-D31) (S0-S31)	Adder logic	set a	t PH4 clock	Top of stack address (SPW0) - / -> P-register
	(S0-S31) -/ (P0-P31)	PXS	=	FAST/A PH5 +	
	Set flip-flop MRQ	S/MRQ (S/MRQ/2) R/DRQ	=	(S/MRQ/2) + FAST/L PH5	Request for core memor cycle
	Set flip-flop DRQ	S/DRQ	=	 (S/DRQ) NCLEAR	Data request, inhbits
		(S/DRQ)		S/MRQ/2	transmission of another
		R/DRQ	=	•••	clock until data releas from memory
PH6	Sustained until data release				
DR 1st Pass	(MB0-MB31)	СХМВ	=	DG	Load first pull word fro top of stack address in memory ————————————————————————————————————
	(C0-C31) - / - (D0-D31)	DXC	=	FAST/L PH6 +	Place first pull word in D-register for transfer to private memory
	Set flip-flop RW	S/RW	=	(S/RW) +	Prepare to write into
		(S/RW)	=	FAST/L PH6 NMCZ +	private memory
	P - 1 - / - P	PDC31	=	FAST/L PH6 OU0 +	Decrement P-register t obtain new top of stac address
	MC - 1- / - MC	MDC7	=	FAST/M PH6 NIOEN +	Decrement macro- counter by 1
	Enable signal (S/SXD)	(S/SXD)	=	FAST/L PH6 NMCZ +	Preset adder logic for D
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/2) +	Request for core memor
		(S/MRQ/2)	=	FAST/L PH6 NMCZ +	cycle
		R/MRQ	=	•••	

.

Table 3-71. Pull Multiple Sequence (Co	ont.)
--	-------

Phase	Function Performed			Signals Involved	Comments
PH6 DR 1st	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ		(S/DRQ) NCLEAR (S/MRQ/2) +	Data request, inhibits transmission of another clock until data release from memory
Pass (Cont.)	Enable signal IOEN6 if MC <u>></u> 4	IOEN6 IOEN6/1	=	IOEN6/1 PH6 + NMC0005Z	I/O service call enable
	Sustain PH6	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 to store con- tents of D-register in private memory
PH6	Sustained until data release				
DR Not 1st	(D0-D31)	Adder logic s	iet a	t first PH6 clock	Transfer first pull word to private memory via S- register
Pass	(SO-S31) / - (RWO-RW31) (MBO-MB31) - (CO-C31)	RWXS CXMB	-	RW DG	Read subsequent words from core memory and place in D-register
	(C0-C31)	DXC	=	FAST/L PH6 +	
	P - 1 - / - P	PDC31	=	FAST/L PH6 OU0 +	Decrement P-register for address of next core memory word
	R - 1 - / - R	RDC31	=	FAST/L PH6 OU0 +	Decrement R-register for address of next private memory register
	Enable signal IOEN6 if MC > 4	IOEN6 IOEN6/1	=	IOEN6/1 PH6 + NMC0005Z	I/O service call
	Enable signal (S/SXA) if MC = 0	(S/SXA)	=	FAST/L PH6 OU0 MCZ +	Preset adder for AS in PH7
	MC - 1 -/ MC	MCD7	=	FAST/M PH6 NIOEN +	Decrement macro- counter to obtain new number of words
	Set flip-flop MRQ if MC ≠ 0	S/MRQ (S/MRQ/2) R/MRQ	=	(S/MRQ/2) + FAST/L PH6 NMCZ +	Request for core memory cycle
	Set flip-flop DRQ if MC ≠ 0	s/DRQ (s/DRQ) R/DRQ		 (S/DRQ) NCLEAR (S/MRQ/2) +	Data request, inhibits transmission of another clock until data release from memory
	Sustain PH6 if MC ≠ 0	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 if more words are to be pulled
	I				Mnemonic: PLM (0A, 8A)

Table 3–71.	Pull	Multiple	Sequence	(Cont.)
-------------	------	----------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH7	One clock long				
T5L	(A0-A31) (S0-S31)	Adder logic s	et a	t first PH6 clock	SPW1 address S
	(SO-S31)	PXS	=	FAST/A PH7 +	SPW1 address P
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/2) +	Request for memory
			=	FAST/A PH7 +	cycle
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(-, ,	Data request, inhibits transmission of another
		(S/DRQ)		(S/MRQ/2) +	clock until data release
		R/DRQ	=	• • •	from memory
PH8	Sustained until data release				
DR	(MB0-MB31)	СХМВ	=	DG	SPW1 from core memory ————————————————————————————————————
	(C0-C31) / ► (D0-D31)	DXC	=	FAST/A PH8 +	SPW1- /-> D-register
	Zeros	AXZ	Π	FAST (PH8 +)	Clear A-register for word count and space count
	Enable signal (S/SXDMA)	(S/SXDMA)	=	FUPLM (PH8 +) +	Preset adder for D minu A in PH1/A
	Set flip-flop SW8	s/sw8	=	NRESET BRSW8	
		BRSW8	=	FAST/A PH8 +	
	Reset flip-flop NCXS	s/NCXS	=	N(S/CXS)	Preset for S
		(S/CXS)	=	FAST/A PH8 +	PH1/A
		R/NCXS	=		
	P - 1- / P	PDC31	=	FAST/A PH8 +	Decrement P-register to obtain SPW0 address
	Reset flip-flop NT11L	S/NTIIL	=	N(S/T11L)	Set clock T11L for
		(S/T11L)	=	FAST PH8 +	PH1/A
		R/NTIIL	=		
	Branch to PH1/A	BRPH1	=	FAST/A PH8 +	
		S/PH1	=	BRPH1 NCLEAR	
PH1/A	One clock long	PH1/A	=	PH1 SW8 FAST	
TIIL	D - A		for l	D minus 1 set at PH8 clock	Update word count by subtracting number of words from SPW1 in D- register. Gate onto su bus
<u> </u>	<u> </u>				Mnemonic: PLM (0A 8)

Mnemonic: PLM (0A, 8A)

Table	3-71.	Pull	Multiple	Sequence	(Cont.)

•

Phase	Function Performed			Signals Involved	Comments
РН1/А Т11L	Force a zero into \$16	S16	=	(K16 ⊕ PR16) SXADD NS16INH	S16 (bit 48 of SPW1) is trap-on-word inhibit bit
(Cont.)		S16INH	=	FAST PH1/A +	TW, and not included in word count
	(S16-S31)(C16-C31)	CXS set at I	PH8 d	clock	New word count into C- register bits 17 through 31
	Zeros	CXS/0	=	CXS N(FAST PH1/A)	SO-S15 not gated into
		CXS/1	=	CXS N(FAST PH1/A)	C0-C15 because CXS/0 and CXS/1 are low
	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16- bit down alignment
	Set flip-flop SW9	s/sw9	=	SW8 STEP815	
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH1/B
		(S/T8L)	=	FAST PH1 +	
		R/NT8L	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
PH1/B	One clock long	РН1/В	=	PH1 SW9	
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register 8 bits right to complete 16-bit down alignment. Space count is now in D17-D3
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FUPLM PH1/B +	Preset adder for D plus A in PH1/C
	Set flip-flop SW10	s/sw10	=	SW9 STEP815	
	Reset flip-flop NT11L	S/NTIIL	=	N(S/T11L)	Set clock T11L for
		(S/T11L)	=	FAST PH1 +	PH1/C
		R/NT11L	=	•••	
	Sustain PH1	BRPH1/1	=	FAST PHI N(NSWI PHI/C) +	
PH1/C	One clock long	PH1/C	=	PH1 SW10	
TIL	D + AS	Add e r logic	set f	for D plus A in PH1/B	Update space count by adding number of words to D17-D31
	L				Mnemonic: PLM (0A, 8A

Table 3-71.	Pull Multiple Sequ	ence (Cont.)
-------------	--------------------	--------------

Phase	Function Performed			Signals Involved	Comments
PH1/C T11L	Force a zero into \$16	S16	=	NS16INH ()	S16 is now trap-on- space inhibit bit TS
(Cont.)		S16INH	=	FAST PH1/C	and is not included in space count
	(S0-S31) - / -> (A0-A31)	AXS	=	FAST PH1/C SW7 +	Hold new space count in A-register
	(C0-C31) - / -> (D0-D31)	DXC	=	FAST PH1/C +	Hold new word count in D-register
	Reset flip-flop SW7	R/SW7	=	(R/SW7)	
		(R/SW7)	=	FAST PH1/C SW7 +	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/3) +	Request for core memory
		(S/MRQ/3)	=	FAST PH1/C	cycle
		R/MRQ	=	•••	
	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	=	N(S/MRQ/3)	Delay flip–flop for data release signal
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L) +	Set clock T8L for PH1/[
		(S/T8L)	=	FAST PH1 +	
		R/NT8L	=	•••	
	Set flip-flop SW11	S/SW11	=	SW10 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C)	
. <u></u>				+	
PH1/D	One clock long	PH1/D	=	PH1 SW11	
T8L	Up align A-register	AXAL8	=	FAST PH1/D +	Shift A-register 8 bits left as first half of 16- bit up alignment
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	MRQP1 +	transmission of another
		R/DRQ	=		clock until data release received from core
	Set flip-flop SW12	S/SW12	=	SW11 STEP815	memory
PH1/E	Sustained until data release	PH1/E	=	PH1 SW12	
DR	(MB0-MB31)►(C0-C31)	СХМВ	=	DG	SPW0 (TSA)C- register
	Up align A-register	AXAL8	=	FAST PH1/E +	Shift A-register 8 bits left as second half of 1 bit up alignment. New space count is now in A1 through A15
	Enable signal (S/SXAORD)	(S/SXAORD)) =	FAST PH1/E +	Preset adder for A OR
	L	<u> </u>		<u> </u>	Mnemonic: PIM (0A 8

Mnemonic: PLM (0A, 8A)

Table 3-71. Pull Multiple Sequence (Cont.

Phase -	Function Performed			Signals Involved	Comments
PH1/E DR (Cont.)	Set flip-flop A0 if TS is 1 (SW5)	S/A0	=	FAST PH1/E SW5 AXAL8	Set trap-on-space inhibit bit if set in original SPW1
	Set flip-flop A16 if TW is 1 (SW6)	S/A16	=	FAST PH1/E SW6 AXAL8 +	Set trap-on-word inhibit bit if set in original SPW1
	Set flip-flop MBXS	S/MBXS (S/MBXS) R/MBXS		(S/MBXS) FAST PH1/E +	Preset for transfer of A OR D to core memory in PH1/F
	Set flip-flop MRQ	S/MRQ (S/MRQ) R/MRQ		(S/MRQ) + (S/MBXS) +	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	=	(S/DRQ) NCLEAR (S/MBXS) +	Data request, inhibits transmission of another clock until data release from memory
	P + 1 P	PUC31	=	FAST PH1/E +	Increment P-register to obtain SPW1 address
	Set flip-flop SW13	S/SW13	H	SW12 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1.N(NSW7 PH1/C) +	
PH1/F	Sustained until data release	PH1/F	=	PH1 SW13	
DR	A OR D	Adder logic	set c	New word count in D- register and new space count in A-register	
	(SO-S31) (MBO-MB31)	MBXS set by	PHI	Store new space count and word count in core memory at SPW1 location	
	Set flip-flop MBXS	S/MBXS (S/MBXS) R/MBXS		(S/MBXS) + FAST PH1/F + 	Preset for memory write
	Set flip-flop MRQ	S/MRQ (S/MRQ) R/MRQ	=	(S/MRQ) + (S/MBXS) +	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ	= =	(S/DRQ) NCLEAR (S/MBXS) +	Data request, inhibits another clock until data release received from core memory
	(C0-C31) / - (D0-D31)	DXC	=	 FAST PH1/F +	Top of stack address (SPW0) in C-register clocked into D-register
	Enable signal (S/SXDMA)	(S/SXDMA)	=	FUPLM (PH1/F +) +	Preset adder for D minus A in PH1/G
	P - 1 - / - P	PDC31	=	FAST PH1/F +	Decrement P-register to obtain SPW0 address
		· · · · · · ·			Mnemonic: PLM (0A, 8A)

(Continued

•

Table 3–71.	Pull Multiple	Sequence	(Cont.)
-------------	---------------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH1/F DR	(CC1-CC4) (A28-A31)	AXCC	=	FAST/M (PH1/F +) +	Number of words / - A-register
(Cont.)	Set flip-flop SW14	S/SW14	=	SW13 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	
PH1/G	Sustained until data release	PH1/G	=	SW14 PH1	
DR			t PH1/F clock	Subtract number of words from top of stack address in D-register to obtain new top of stack address	
	(SO-S31)(MB0-MB31)	MBXS set by	PH1	/F clock	Store new top of stack address in memory at SPWO location
	Branch to PH9	BRPH9	=	FAST PH1/G	
		S/PH9	=	BRPH9 NCLEAR +	
		R/PH9	=	•••	
PH9	One clock long				
T 5 L	(BO-B31)(SO-S31)	SXB	=	PXSXB NDIS	Program address <u>/</u> P-
		PXSXB	=	NFAFL NFAMDS PH9	register via sum bus
	(SO-S31)-/>(PO-P31)	PXS	=	PXSXB	
	Set condition code:				
	Set CC3 if word count under-	s/cc3	=	(S/CC3/1) +	SW3 indicates word
	flow and TW = 1 (SW6)	(S/CC3/1)	=	FAST PH9 SW3 +	count underflow. If TW were 0, instruction
		R/CC3	=		would have trapped and not reached PH9
	Set CC1 if space count over-	S/CC1	=	(S/CC1/1) +	SW1 indicates space
	flow and TS = 1 (SW5)	(S/CC1/1)	=	FAST PH9 SW1 +	count overflow. If TS were 0, instruction would have trapped and not reached PH9
	Set CC4 if new word count = 0	s/cc4	=	(S/CC4/1) +	If instruction is success-
		(S/CC4/1)	=	(FASTNABORT PH9) SW4 +	fully completed and stack is empty, CC4 is set
		R/CC	=	FAST PH9 +	Reset inputs to CC flip- flops to reset those not set in this phase
	L				Mnemonic: PLM (0A 84

Mnemonic: PLM (0A, 8A)


Table 3-71.	Pull Multiple	Sequence	(Cont.)
-------------	---------------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH9 T5L (Cont.)	Enable signal (S/SXD) if instruction aborted	(S/SXD)	=	FASTABORT PH9	Preset adder for D
PH10 DR	Sustained until data release Normal ENDE If instruction aborted:				
	Correct CC2	(S/CC2/4)	=	(FASTABORT ENDE) S1631Z	Set CC2 if original space count (in D- register) = 0
	Correct CC4	(S/CC4/2)	=	(FASTABORT ENDE) S1631Z	Set CC4 if word count (in D-register) = 0
	Force zeros into SO, S16, and SGTZ	SGTZ	=	N(FASTABORT ENDE)	To prevent setting CC3
	ana 3012	S16	=	N(FASTABORT ENDE)	S16 is TW inhibit bit. S0 is TS inhibit bit.
		SO	=	N(FASTABORT ENDE)	Neither should be checked for 0
		i		· · · · · · · · · · · · · · · · · · ·	Mnemonic: PLM (0A, 8A)

MODIFY STACK POINTER (MSP; 13, 93). The modify stack pointer instruction changes the stack pointer doubleword located at the address specified in the reference address field of the MSP instruction. The amount of change is determined by the contents of the private memory register specified in the R field of the instruction. The private memory word contains the signed modifier in bits 16 through 31; bits 0 through 15 are insignificant. A negative integer used as a modifier is expressed in two's complement form as a fixed-point halfword.

The modifier is algebraically added to the top of stack address, subtracted from the space count, and added to the word count in the stack pointer doubleword. If as a result of the addition the space count or word count would be decreased below zero or increased above $2^{15}-1$, the instruction is aborted. The operations performed in this case are described under Stack Pointer Doubleword (page 3-438). If the instruction is successfully executed, the condition code is set as described under Stack Pointer Doubleword.

MODIFY STACK POINTER PHASE SEQUENCE. Preparation phases for the MSP instruction are the same as the general PREP phases for word instructions, paragraph 3-59. Figure 3-175 shows the simplified phase sequence for the MSP instruction. Table 3-72 lists the detailed logic sequence during all execution phases of the instruction.








Figure 3-175. Modify Stack Pointer Instruction, Phase Sequence Diagram (Sheet 2 of 2)

Table 3-72. Modify Stack Pointer Sequence	Table 3–72.	Modify	Stack	Pointer	Sequence
---	-------------	--------	-------	---------	----------

Phase	Function Performed		Comments				
PREP	At end of PREP: (C) : SPW1 (D) : SPW1 (B) : Program address (P) : SPW0 address (A) : RR (modifier)						
	Preset conditions with PRE3: Enable signal (S/SXAPD)	(S/SXAPD)	=	FAST/C (PRE3 +) +	Preset adder for A plus D in PH1/A		
	Set flip-flop SW8	S/SW8 BRSW8	=	BRSW8 NRESET/A FAST PRE3 +			
	Set flip-flop SW7	S/SW7 (S/SW7)	=	(S/SW7) FAST PRE3 NO4			
	Reset flip-flop NCXS	S/NCXS (S/CXS) R/NCXS	=	N(S/CXS) FAST PRE3 +	Preset for S		
	Reset flip-flop NT11L	S/NTIIL (S/TIIL) R/NTIIL	= = =	N(S/T11L) FAST PRE3 +	Set clock T11L for PH1/A		
PH1/A	One clock long	PH1/A	=	PH1 SW8			
TIIL	D + A S	Adder preset	Adder preset at last PREP clock				
	(S0-S31) - (C0-C31)	CXS set at I	CXS set at last PREP clock				
	0 (C0-C15)	CXS/0 CXS/1	=	CXS N(FAST PH1/A) CXS N(FAST PH1/A)	CXS/0 and CXS/1 are low		
	Down align D-register	DXDR8	=	FAST PH1/A +	Shift D-register 8 bits right as first half of 16- bit down alignment		
	Set flip-flop SW3 if word count overflows	S/SW3 (S/SW3)	=	(S∕SW3) (A16 ⊕ K16) FAST PH1/A +	Word count overflows into adder bit 16		
	Set flip-flop SW5 if TS is 1	S/SW5 (S/SW5)	=	(S/SW5) FAST PH1/A D0 +	Trap-on-space inhibit bit is in D0		
	Set flip-flop SW6 if TW is 1	S/SW6 (S/SW6)	=	(S/SW6) FAST PH1/A D16 +	D16 contains trap-on- word inhibit bit TW		
	Set flip-flop SW4 if word count = 0	S/SW4 (S/SW4)	=	(S/SW4) N(A16 ⊕ K16) S1631Z FAST PH1/A +	New word count = 0 if \$16-\$31 contain zeros		
	Set flip-flop SW9	S/SW9 STEP815	=	SW8 STEP815 NBRSW8 NBRSW10 NBRSW11			

Phase	Function Performed		Signals Involved				
PH1/A	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH1/E		
TIIL		(S/T8L)	=	FAST PH1			
Cont.)		R/NT8L	=	•••			
	Sustain PH1	BRPH 1/1	=	FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/B		
PH1/B	One clock long	PH1/B	=	PH1 SW9			
T8L	Down align D-register	DXDR8	=	FAST PH1/B +	Shift D-register right 8 bits as second half of 16-bit down alignment. Space count is now in D16-D31		
	Set flip-flop SW10	S/SW10	=	SW9 STEP815			
	Enable signal (S/SXDMA)	(S/SXDMA)	=	FAST/C PH1/B +	Preset adder for D minu A in PH1/C		
	Reset flip-flop NT11L	S/NTIIL	=	N(S/TIIL)	Set clock T11L for		
		(S/T11L) = FAST PH1/B + .	FAST PH1/B +	PH1/C			
		R/NTIIL	=				
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/C		
PH1/C	One clock long	PH1/C	=	PH1 SW10			
TIIL	D - A	Adder preset	at F	Subtract modifier from space count			
	(S0-S31) (A0-A31)	AXS	=	FAST PH1/C SW7 +	Place new space count in A-register		
	(C0-C31) / - (D0-D31)	DXC	=	FAST PH1/C +	Transfer new word coun to D-register		
	Set SW1 if space count	S/SW1	=	(S/SW1)	Space count overflows		
	overflows	(S/SW1)	=	(A16 ⊕ K16) FAST PH1/C +	into adder bit 16		
	Set SW2 if space count = 0	S/SW2	=	(S/SW2)	Space count = 0 if bits		
		(S/SW2)	=	N(A16 ⊕ K16) S1631Z FAST PH1/C +	16 through 31 of sum bus are 0		
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/3) +	Request for core memor		
		(S/MRQ/3)	Ξ	FAST PH1/C	cycle		
		R/MRQ	=	• • •			
	Reset flip-flop NMRQP1	S/NMRQP1 R/NMRQP1	=	N(S/MRQ/3) 	Delay data request one phase		
	L				Mnemonic: MSP (13, 9		

Table 3-72. Modify Stack Pointer Sequence (Cont.)

(Continued)

.

Table 3–72.	Modify Stack	Pointer Sequence	(Cont.)
-------------	--------------	------------------	---------

Phase	Function Performed		S	ignals Involved	Comments
PH1/C T11L (Cont.)	Reset flip-flop SW7 Reset flip-flop NT8L	R/SW7 (R/SW7) S/NT8L (S/T8L) R/NT8L	= = = =	(R/SW7) FAST PH1/C SW7 + N(S/T8L) FAST PH1 	Set clock T8L for PH1/D
	Sustain PH1 unless aborted or trapped	BRPH1/1	=	FAST PH1 [N(NSW7 PH1/C) + (SW3 PH1/C) + (A16 ⊕ K16 PH1/C)]	Go to PH2 (which fol- lows PH10 in this table) if aborted or trapped be- cause of word count or space count overflow
PH1/D	One clock long	PH1/D	=	PH1 SW11	
T8L	Up align A-register	AXAL8	=	FAST PH1/D +	Shift A-register 8 bits left as first half of 16- bit up alignment
	Set flip-flop DRQ	S/DRQ	=	MRQP1 +	Data request, inhibits transmission of another clock until data release received from core memory
	Set flip-flop SW12	S/SW12	=	SW11 STEP815	
	Sustain PH1	BRPH1/1	=	FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/E
PH1/E	Sustained until data release	PH1/E	=	PH1 SW12	
DR	(MB0-MB31)	СХМВ	=	DG	Read SPW0 from core memory
	Up align A-register	AXAL8	=	FAST PH1/E	Shift A-register 8 bits left as second half of 16-bit up alignment. New space count is now in A0 through A15
	P + 1P	PUC31	=	FAST PH1/E	Increment P-register for SPW1 address
	Enable signal (S/SXAORD)	(S/SXAORD)	=	FAST PH1/E +	Preset for A OR D
	Set flip-flop A0 if TS is 1 (SW5)	S/A0	=	FAST PH1/E SW5 AXAL8 +	Set trap-on-space inhibit bit if set in original SPW1
	Set flip-flop A16 if TW is 1 (SW6)	S/A16	=	FAST PH1/E SW6 AXAL8 +	Set trap-on-word inhibit bit if set in original SPW1
	L	L			Mnemonic: MSP (13, 93)

Phase 9	Function Performed		S	ignals Involved	Comments
PH1/E DR (Cont.)	Set flip-flop MBXS Set flip-flop MRQ	S/MBXS (S/MBXS) R/MBXS S/MRQ (S/MRQ)	=	 (S/MRQ) + (S/MBXS) +	Preset for transfer of A OR D to core memory in PH1/F Request for core memory cycle
	Set flip-flop DRQ	R/MRQ S/DRQ (S/DRQ) R/DRQ	= = =	 (S/DRQ) NCLEAR (S/MBXS) + 	Data request, inhibits transmission of another clock until data release received from core memory
	Set flip-flop SW13 Sustain PH1	S/SW13 BRPH1/1	-	SW12 STEP815 FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/F
PH1/F	Sustained until data release	PH1/F	=	PH1 SW13	
DR	A OR D		set	at previous clock	New word count in D- register and new space count in A-register
	(S0-S31) — (MB0-MB31)	MBXS set at	pre∖	vious clock	Store new space count and word count in core memory at SPW1 location
	(C0-C31) / + (D0-D31)	DXC	2	FAST PH1/F +	Transfer top of stack address (SPWO) to D-register
	(RR16-RR31) / - (A16-A31)	AXRR/2 AXRR/12	=	AXRR/12 + FUMSP PH1/F NAXRR/6	Obtain modifier from private memory, place in A-register
	RR16	S/A15	=	RR16 FUMSP PH1/F +	
	P - 1 -/ P	PDC31	=	FAST PH1/F +	Decrement P-register to get SPWO address
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAST/C (PH1/F +) +	Preset adder for A plus D in PH1/G
	Set flip-flop MBXS	S/MBXS (S/MBXS) R/MBXS		(S/MBXS) FAST PH1/F +	Preset for core memory write operation
	Set flip-flop MRQ	S/MRQ (S/MRQ)	Ħ	(S/MRQ) + (S/MBXS) +	Request for core memory cycle
	Set flip-flop DRQ	R/MRQ S/DRQ (S/DRQ) R/DRQ		 (S/DRQ) NCLEAR (S/MBXS) +	Data request, inhibits transmission of another clock until data release received from core memory
	L				Mnemonic: MSP (13, 93

Table 3-72.	Modify Stack	Pointer Sequence	(Cont.)
-------------	--------------	------------------	---------

Table 3–72,	Modify	Stack	Pointer	Sequence	(Cont.)	

Phase	Function Performed	Signals Involved	Comments
PH1/F	Set flip-flop SW14	S/SW14 = SW13 STEP815	
DR (Cont.)	Sustain PH1	BRPH1/1 = FAST PH1 N(NSW7 PH1/C) +	Hold PH1 for PH1/G
PH1/G	Sustained until data release	PH1/G = PH1 SW14	
DR	A + DS	Adder preset by PH1/F clock	Add modifier in A– register to top of stack address in D–register and gate onto sum bus
	(SO-S31)	MBXS set by PH1/F clock	Store new top of stack address in core memory at SPW0 address
	Branch to PH9	BRPH9 = FAST PH1/G +	
PH9	One clock long		
T5L	(BO-B31)(SO-S31)	SXB = PXSXB NDIS + PXSXB = NFAFL NFAMDS PH9	Program addressP- register via sum bus
	(SO-S31)- / (PO-P31)	$PXS = PXSXB + \dots$	
	Set condition code:		
	Set CC3 if word count overflow and TW = 1 (SW6)	S/CC3 = (S/CC3/1) + (S/CC3/1) = FAST PH9 SW3 +	SW3 indicates word count overflow. If TW were 0, instruction would have trapped and not reached PH9
	Set CC1 if space count overflow and TS = 1 (SW5)	S/CC1 = (S/CC1/1) + (S/CC1/1) = FAST PH9 SW1 +	SW1 indicates space count overflow. If TS were 0, instruction would have trapped and not reached PH9
	Set CC2 if new space count = 0	S/CC2 = (S/CC2/1) + (S/CC2/1) = (FASTNABORT PH9) SW2 +	If instruction is success- fully completed and stack is full, CC2 is set
	Set CC4 if new word count = 0	S/CC4 = (S/CC4/1) + (S/CC4/1) = FASTNABORT PH9 SW4	If instruction is success- fully completed and word count = 0, CC4 is set
	Place zeros in condition code flip-flops not set	R/CC = FAST PH9 +	Places input on reset sides of CC1 through CC4 so that they will be reset if not set by this instruction
	Enable signal (S/SXD) if instruction aborted	(S/SXD) = FASTABORT PH9	Preset adder for D
		· · · · · · · · · · · · · · · · · · ·	Mnemonic: MSP (13, 93

Phase	Function Performed	Signals Involved	Comments
PH10 DR	Sustained until data release Normal ENDE If instruction aborted:		
	Correct CC2	S/CC2 = (S/CC2/4) + (S/CC2/4) = S0007Z (FASTABORT ENDE)	Set CC2 if original space count (in D- register) = 0
	Correct CC4 Force zeros into S0, S16, and SGTZ	S/CC4 = (S/CC4/2) + (S/CC4/2) = (FASTABORT ENDE) S1631Z SGTZ = N(FASTABORT ENDE) S16 = N(FASTABORT ENDE) S0 = N(FASTABORT ENDE)	Set CC4 if original word count (in D-register)=0 To prevent setting CC3 S16 is TW inhibit bit. S0 is TS inhibit bit. Neither should be tested for zero
PH2 T5L	If instruction is aborted (from PH1/C) One clock long Trap conditions:		
	Set flip-flop TRAP if word count overflows and TW = 0 or if space count overflows and TS = 0	S/TRAP = (S/TRAP) (S/TRAP) = FAST PH2 SW3 NSW6 + FAST PH2 SW1 NSW5	SW3 is word count over- flow, SW1 is space count overflow, NSW6 ⇒TW = 0, NSW5⇒ TS = 0
	Abort if SW1 or SW3 is set	S/FASTABORT = FAST PH2 SW1 + FAST PH2 SW3 S/FASTF1 = SW3 + SW1	Instruction uncondition- ally aborted on space count or word count overflow. Note that FASTABORT is built with two flip-flops, FASTF1 and FASTF2
PH3 DR	Sustained until data release (memory access not applicable for this instruction)		
	Set flip-flop MRQ Set flip-flop DRQ	$S/MRQ = (S/MRQ/2) + \dots$ $(S/MRQ/2) = FASTABORT PH3 + \dots$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Request for core memory cycle Data request, inhibits transmission of another clock until data release from core memory

Table 3–72. Modify Stack Pointer Sequence	e (Cont.)
---	-----------

Table 3-72. M	odify Stack	Pointer Seque	ence (Cont.)
---------------	-------------	---------------	--------------

Phase	Function Performed			Signals Involved	Comments
PH3 DR (Cont.)	P + 1P	PUC31	=	FAST PH3 +	Increment P-register to get SPW1 address
PH4 T5L	One clock long (MB0-MB31)(C0-C31)	СХМВ	=	DG	Load SPW1 from core
					memory into C-register
	(C0-C31) /- →(D0-D31)	DXC	=	FASTABORT PH4	Transfer SPW1 to D-register
	Branch to PH9	BRPH9	=	FAST PH4 (SW1 + SW3)	Branch to PH9 to set condition code
L		<u> </u>		<u></u>	Mnemonic: MSP(13, 93)

LOAD MULTIPLE (LM; 2A, AA). The LM instruction loads a sequential set of words from core memory into a sequential set of private memory registers. The set of core memory words begins with the contents of the location specified in the reference address field of the LM instruction and follows in ascending order. The set of private memory registers begins with the register specified in the R field of the LM instruction and continues in ascending order. The number of words to be loaded is indicated by the condition code. If all 16 private memory registers are to be loaded, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15.

LOAD MULTIPLE PHASE SEQUENCE. Preparation phases for the LM instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–176 shows the simplified phase sequence for the LM instruction. Table 3-73 lists the detailed logic sequence during all LM execution phases. After the preparation phases, the instruction branches to PH6 to read the first word from core memory. In the second pass through PH6, the first word is loaded into private memory and the second word is read from core memory. The instruction continues looping through PH6 until a zero value in the macrocounter indicates that all of the words have been loaded. The instruction then enters PH9 to obtain the address of the next instruction and then proceeds to the ENDE operation in PH10.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are to be loaded, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.




Figure 3-176. Load Multiple Instruction, Phase Sequence Diagram

Table 3–73.	Load Multiple Sequence	
-------------	------------------------	--

Phase	Function Performed		S	ignals Involved	Comments
PREP	At end of PREP:				
	(B) : Program address				
	(P) : First effective location				
	(A) : CC (number of words)				
	(MC) : CC (number of words)				
	Preset conditions with PRE3:				
	Set flip-flop MRQ	S/MRQ (S/MRQ/2)		(S/MRQ/2) + FAST/M PRE3 NOU0 OLA	Request for core memory cycle
		R/MRQ	=	+	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibits
		(S/DRQ)	=	(S/MRQ/2) +	transmission of another
		R/DRQ	=	•••	clock until data release received from memory
	Branch to PH6	BRPH6	=	FAST/M PRE3 NOU0 NANLZ +	
PH6	Sustained until data release				
DR 1st	(MB0-MB31) — — (C0-C31)	СХМВ	=	DG	Read first word from core memory
Pass	(C0-C31)- / (D0-D31)	DXC	=	FAST/L PH6 +	Transfer first word to D- register for subsequent transfer to private memory
	P + 1 _/_ P	PUC31	=	FAST/L PH6 NOU0 +	Increment P-register to obtain core memory location of second word
	MC - 1>MC	MCD7	=	FAST/M NIOEN PH6 +	Decrement macro- counter for new number of words to be loaded
	Enable signal (S/SXD)	(S/SXD)	=	FAST/L PH6 NMCZ +	Preset adder logic for D————————————————————————————————————
	Set flip-flop RW	S/RW (S/RW) R/RW		(S/RW) FAST/L PH6 NMCZ + 	Prepare to write into private memory
	Set flip-flop MRQ	S/MRQ (S/MRQ/2)	=	 (S/MRQ/2) + FAST/L PH6 NMCZ +	Request for core memory cycle
	Set flip-flop DRQ	R/MRQ S/DRQ	=	 (S/DRQ) NCLEAR	Data request, inhibits
	ser mp-nop blog	(S/DRQ)	=	(S/MRQ/2) +	transmission of another
		R/DRQ	=	(3/ MKQ/ 2) +	clock until data release received from memory
	L	[(Con		icd)	Mnemonic: LM (2A, AA)

Table 3-73.	Load Multiple	Sequence	(Cont.)
-------------	---------------	----------	---------

Phase	Function Performed			Signals Involved	Comments
PH6 DR	Enable signal IOEN6 if MC <u>></u> 4	IOEN6 IOEN6/1	=	IOEN6/1 PH6 + NMC0005Z +	Enable I/O service call if number of words to be loaded ≥ 4
1st Pass (Cont.)	Sustain PH6	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 to write into private memory and read another word
РН6	Sustained until data release				
DR	(D0-D31)	Adder logic	set a	t first PH6 clock	Load word into private
Not 1st	(S0-S31)	RWXS	=	RW	memory
Pass	(MB0-MB31)	СХМВ	=	DG	Read another word from core memory
	(C0-C31)- / (D0-D31)	DXC	-	FAST/L PH6 +	Transfer word to D– register for subsequent transfer to private memory
	P + 1- /-> P	PUC31	=	FAST/L PH6 NOU0 +	Increment P-register to obtain next sequential core memory location
	$R + 1 - \not - R$	RUC31	=	FAST/L PH6 NOU0 +	Increment R-register for next sequential private memory address
	MC - 1	MCD7	=	FAST/M NIOEN PH6 +	Decrement macro- counter for new number of words if no 1/O interrupt
	Enable signal IOEN6 if MC \geq 4	IOEN6	=	IOEN6/1 PH6 +	Enable I/O service call
		IOEN6/1	==	NMC0005Z +	if number of words yet to be loaded <u>></u> 4
	Enable signal (S∕SXD) if MC ≠ 0	(S/SXD)	=	FAST/L PH6 NMCZ +	Preset adder for D——S if another word is to be loaded into private memory
	Set flip-flop RW if MC≠0	S/RW	=	(S/RW)	Prepare to write into
		(S/RW)	=	FAST/L PH6 NMCZ	private memory if another word is to be
		R/RW	=	•••	loaded
	Sustain PH6 if MC ≠ 0	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 if another word is to be loaded
	Branch to PH9 if MC = 0	BRPH9	=	FAST/M PH6 NOU0 MCZ	Branch to PH9 if no more words are to be loaded
					Mnemonic: LM (2A, AA)

Mnemonic: LM (2A, AA)

(Continued)

.


Ph as e	Function Performed		S	Comments	
PH9 T5L	One clock long (B0-B31)—— (S0-S31) (S0-S31)— / — (P0-P31)	SXB PXS PXSXB		PXSXB NDIS PXSXB NFAFL NFAMDS PH9	Address of next instruc- tion in sequence P-register via sum bus
PH10	Normal ENDE				Mnemonic: LM(2A, AA

Table 3-73. Load Multiple Sequence (Cont.)

STORE MULTIPLE (STM; 2B, AB). The STM instruction stores the contents of a sequential set of private memory registers into a sequential set of core memory locations. The set of private memory registers begins with the register specified in the R field of the STM instruction and follows in ascending order. The set of core memory locations begins with the location specified in the reference address field of the instruction and continues in ascending order. The number of words to be stored is indicated by the condition code immediately before the STM instruction. If all 16 private memory registers are involved in the operation, the initial value of the condition code is 0000. The private memory registers are treated as a circular set, with register 0 following register 15.

STORE MULTIPLE PHASE SEQUENCE. Preparation phases for the STM instruction are the same as the general PREP phases for word instructions, paragraph 3–59. Figure 3–177 shows the simplified phase sequence for the STM instruction. Table 3-74 lists the detailed logic sequence during all STM execution phases. After the preparation phases, the instruction branches to PH6 to get the first word from private memory. In the second pass through PH6, the first word is stored in core memory and the second word is obtained from private memory. The instruction continues looping through PH6 until a zero value in the macro-counter indicates that all the words have been stored. The instruction then enters PH9 to obtain the address of the next instruction and then proceeds to the ENDE operation in PH10.

If the condition code at the beginning of the instruction contains 0000, indicating that all 16 private memory registers are to be loaded, bit 3 of the macro-counter is set at the time the condition code is transferred to the A-register, thereby establishing 10000 as the number of words.






Table 3–74.	Store	Multiple	Sequence
-------------	-------	----------	----------

Phase	Function Performed		S	ignals Involved	Comments
PREP	At end of PREP:				
	(B) : Program address				
	(P) : First effective location minus 1				
	(A) : CC (number of words)				
	(MC) : CC (number of words)				
	(R) : Location of first word				
	Preset conditions with PRE3:				
	Reset flip-flop NAXRR	S/NAXRR	=	N(S/AXRR)	Preset for transfer of
		(S/AXRR)	=	FAST/M PRE3 NOU0 NOLA +	private memory contents -/-> A-register in PH6
		R/NAXRR	=	• • •	

Mnemonic: STM (2B, AB)

Table 3-74. Store Multiple Sequence (C
--

Function Performed		S	ignals Involved	Comments									
Branch to PH6	BRPH6	=	FAST/M PRE3 NOU0 NANLZ +										
One clock long													
(RRO-RR31) / - (AO-A31)	AXRR set at p	ore∨	Get first word from private memory										
P + 1P	PUC31	=	FAST/L PH6 NOU0 +	Increment P-register to obtain core memory location of first word									
$R + 1 \rightarrow R$	RUC31	-	FAST/S PH6 +	Get address of second word in private memory									
MC - 1>MC	MCD7	=	FAST/M NIOEN PH6 +	Decrement macro- counter for new number of words to be loaded									
Enable signal (S/SXA)	(S/SXA)	=	FAST/S PH6 NMCZ +	Preset adder logic for A————————————————————————————————————									
Set flip-flop MBXS	S/MBXS (S/MBXS)	=	(S/MBXS) FAST/S PH6 NMCZ	Preset for transfer of A- register contents to cor memory									
Set flip-flop MRQ	S/MRQ	=	 (S/MRQ/2) + (S/MBXS)	Request for core memor cycle									
Set flip-flop DRQ	R/MRQ S/DRQ (S/DRQ) R/DRQ		 (S/DRQ) NCLEAR (S/MBXS)	Data request, inhibits transmission of another clock until data release received from memory									
Reset flip-flop NAXRR	S/NAXRR (S/AXRR)	=	=	=	=	=	=	=	=	=	=	N(S/AXRR) FAST/S PH6 +	Preset for transfer of private memory content -/ A-register
Enable signal IOEN6 if MC <u>></u> 4	IOEN6 IOEN6/1	=	IOEN6/1 PH6 + NMC0005Z +	Enable I/O service cal if number of words to b stored >4									
Sustain PH6	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 to transfer another word to core									
	Branch to PH6 One clock long (RRO-RR31)-/(AO-A31) P + 1-/P R + 1-/R MC - 1MC Enable signal (S/SXA) Set flip-flop MBXS Set flip-flop MBXS Set flip-flop MRQ Set flip-flop DRQ Reset flip-flop DRQ Reset flip-flop NAXRR Enable signal IOEN6 if MC \geq 4	Branch to PH6BRPH6One clock long $(RR0-RR31) \rightarrow (A0-A31)$ AXRR set at pP + 1 \rightarrow PPUC31R + 1 \rightarrow PPUC31MC - 1 \rightarrow MCMCD7Enable signal (S/SXA)(S/SXA)Set flip-flop MBXSS/MBXS (S/MBXS)Set flip-flop MRQS/MRQ (S/MRQ/2)Set flip-flop DRQS/DRQ (S/DRQ)Reset flip-flop NAXRRS/NAXRR (S/AXRR)Enable signal IOEN6 if MC \geq 4IOEN6/1	Branch to PH6BRPH6=One clock long $(RR0-RR31) \rightarrow (A0-A31)$ AXRR set at prevP + 1 \rightarrow PPUC31=R + 1 \rightarrow RRUC31=MC - 1 \rightarrow MCMCD7=Enable signal (S/SXA)(S/SXA)=Set flip-flop MBXSS/MBXS=Set flip-flop MRQS/MRQ=Set flip-flop DRQS/DRQ=Reset flip-flop NAXRRS/NAXRR=Reset flip-flop NAXRRS/NAXRR=Enable signal IOEN6 if MC ≥ 4 IOEN6/1=	Branch to PH6BRPH6=FAST/M PRE3 NOU0 NANLZ +One clock long (RR0-RR31)-/-+(A0-A31)AXRR set at previous clock $P + 1 \rightarrow P$ PUC31= $R + 1 \rightarrow P$ PUC31= $R + 1 \rightarrow R$ RUC31= $R - 1 \rightarrow MC$ MCD7=Enable signal (S/SXA)(S/SXA)=Set flip-flop MBXSS/MBXS=Set flip-flop MRQS/MBXS=Set flip-flop MRQS/MRQ =(S/MRQ/2) +Set flip-flop MRQS/MRQ =(S/MRQ/2) +Set flip-flop MRQS/DRQ =(S/MRQ/2) +Set flip-flop MRQS/DRQ =(S/MRXS)Reset flip-flop NAXRRS/DRQ =(S/MRXS)Reset flip-flop NAXRRS/NAXRR =N(S/AXRR)Enable signal IOEN6 if MC ≥ 4 IOEN6/1=Nocoust 2IOEN6/1=NOC005Z +									

(Continued)

Mnemonic: STM (2B, AB)

Phase	Function Performed		:	Signals Involved	Comments		
РН6	Sustained until data release						
DR Not	(A0-A31)(S0-S31)	Adder logic	set c	at last PH6 clock	Write first word into memory		
lst Pass	(SO-S31)	1)→(MB0-MB31)					
	(RRO-RR31)- / - (AO-A31)	AXRR set at	pre∨	Read subsequent words from private memory			
	P + 1− / ► P	PUC31	=	FAST/L PH6 NOU0 +	Increment P-register to obtain next sequential core memory location		
	R + 1− / → R	RUC31	=	FAST/L PH6 NOU0 +	Increment R-register for next sequential private memory address		
	MC - 1 MC	MCD7	=	FAST/M NIOEN PH6 +	Decrement macro- counter for new number of words if no I/O interrupt		
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR		N(S/AXRR) FAST/S PH6 + 	Preset for transfer of subsequent words from private memory		
	Enable signal IOEN6 if MC_>4	IOEN6 IOEN6/1	=	IOEN6/1 PH6 + NMC0005Z +	Enable I/O service call if number of words yet to be stored <u>></u> 4		
	Enable signal (S/SXA) if MC \neq 0	(S/SXA)	=	FAST/S PH6 NMCZ +	Preset adder logic for AS		
	Sustain PH6 if MC ≠ 0	BRPH6	=	FAST/M PH6 NMCZ +	Repeat PH6 if another word is to be stored		
	Branch to PH9 if MC = 0	BRPH9	=	FAST/M PH6 NOU0 MCZ	Branch to PH9 if no more words are to be stored		
рн9	One clock long						
T5L	(BO-B31)	SXB	=	PXSXB NDIS	Address of next instruc-		
	(SO-S31)- /- (PO-P31)	PXS	=	PXSXB	P-register via sum bus		
		PXSXB	=	NFAFL NFAMDS PH9			
PH10 DR	Sustained until data release Normal ENDE						
					Admonian STA4 (2P AP)		


Table 3–74.	Store	Multiple	Sequence	(Cont.)
		71.0.1.p.0	00400.00	(00)


Mnemonic: STM (2B, AB)

3-76 Family of Branch Instructions (FABRANCH)

<u>BRANCH ON CONDITIONS SET (BCS; 69, E9)</u>. The BCS instruction forms the logical product (AND) of the R field of the instruction word and the current condition code. If the logical product is nonzero, the branch condition is satisfied, and the instruction pointed to by the effective address of the BCS instruction is executed. If the logical product is zero, the branch condition is not satisfied, and the next instruction in normal program sequence is executed. If the R field of the BCS instruction is 0000, the logical product is unconditionally zero. Therefore, the BCS can be used as a no-operation instruction by setting the R field to zero.

Branch on Conditions Set Phase Sequence. Preparation phases for the BCS instruction are the same as the general PREP phases for the word instructions, described in paragraph 3-59. Figure 3-178 shows the simplified phase sequence for the BCS instruction during execution, and table 3-75 lists the detailed logic sequence during all BCS execution phases.





Phase	Function Performed	Function Performed Signals Involved					
PREP	At end of PREP:						
	(B) : Program address			Address of next instruc- tion in sequence			
	(P) : Effective address			Address of next instruc- tion if branch conditions satisfied			
	Set flip-flop MRQ	s/mrq	= (S/MRQ/1) +	Memory request set for all			
		S/MRQ/1	= FABRANCH NANLZ PRE/12 +	branch instructions. This memory request is for the instruction in the effec-			
		FABRANCH	= 01 02 NO3 +	tive address in case the branch condition is satis-			
		R∕ MRQ	=	fied. If the branch con- dition is satisfied, PH9 is skipped and memory re- quest must have been made previously			
	Set flip-flop DRQ	S/DRQ	= (S/DRQ) NCLEAR				
		(S/DRQ)	= (S/DRQ/2) +				
		(S/DRQ/2)	= FABRANCH PRE3	Inhibits transmission of another clock until data release received from memory			
PH1	One clock long						
DR	Compare contents of R field of BCS instruction with condition code and branch	BRPH9	= FUBCS PH1 N(R CC) +				
		FUBCS	= OU6 OL9	product of (R) and (CC) is zero. Branch condition			
		S/PH9	= BRPH9 NCLEAR +	not satisfied			
		R∕PH9	=				
		BRPH 10	= FUBCS PH1 (R CC) +	Branch to PH10 if logical			
		S/PH10	= BRPH10 NCLEAR +	product of (R) and (CC) is not zero. Branch con-			
		R/PH10	=	dition satisfied			
		(R/CC)	= CC1 R28 + CC2 R29 + CC3 R30 + CC4 R31	Logical product of R field and condition code			
PH9	Sustained until DR			Requirement for DR is			
DR				result of unconditional MRQ in PREP and DRQ in PH1			
	(MB0-MB31)	СХМВ	= DG $=$ /DG/	Instruction in effective			
		SXB	= PXSXB NDIS +	address. Meaningless if this phase is entered since branch condition has not been satisfied			
	L	<u> </u>		Mnemonic: BCS (69, E9)			

Table 3-75. Branch on Conditions Set Sequence	ce
---	----

Phase	Function Performed			Signals Involved	Comments
PH9	(BO-B31)	PXSXB	=	NFAFL NFAMDS PH9 +	Store program address in P-register
DR (Cont.)	(S15-S31) - / -> (P15-P31)	PXS	=	PXSXB +	
	Set flip-flop BRP	S/BRP	=	PXSXB +	Signifies that program
		R/BRP	=	PREI NFAIM +	address is in the P-register
	Set flip-flop MRQ	s/mrq	=	(S/MRQ/2) +	Memory request for next
	$(S/MRQ/2) = PSXSB + \dots$	PSXSB +	instruction in sequence		
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of another clock until data
		(S/DRQ)	=	(S/MRQ/2) +	release received from
		R/DRQ	=	•••	memory
PH10 DR	ENDE functions	See table 3-	18		If entered from PH1, next instruction is from effec- tive address in P-register at end of PREP. If entered from PH9, next instruction is from program address
					Mnemonic: BCS (69, E9)

Table 3- 75.	Branch on	Conditions	Set	Sequence	(Cont.)

<u>BRANCH ON CONDITIONS RESET (BCR; 68, E8)</u>. The BCR instruction forms the logical produce (AND) of the R field of the instruction word and the current condition code. If the logical product is zero, the branch condition is satisfied, and the instruction pointed to by the effective address of the BCR instruction is executed. If the logical product is nonzero, the branch condition is not satisfied, and the next instruction in normal program sequence is executed. If the R field of the BCR instruction is 0000, the logical product is unconditionally zero. Therefore,

the BCR instruction can be used as an unconditional branch instruction by setting the R field to zero.

<u>Branch on Conditions Reset Phase Sequence</u>. Preparation phases for the BCR instruction are the same as the general PREP phases for word instructions, described in paragraph **3-59.** Figure 3-179 shows the simplified phase sequence for the BCR instruction during execution, and table 3-76 lists the detailed logic sequence during all BCR execution phases.




Figure 3-179. BCR Instruction, Phase Sequence Diagram

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : Effective address		Address of next instruc- tion if branch conditions satisfied
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FABRANCH NANLZ$ $PRE/12 + \dots$	Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case
		FABRANCH = 01 02 NO3 + R/MRQ =	the branch condition is satisfied and PH10 is entered from PH1
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/DRQ2) + (S/DRQ/2) = FABRANCH PRE3	

Table 3-76. Branch on Conditions Reset Sequence

Mnemonic: BCR (68, E8)

L.

Table 3 -76.	Branch on Conditions	Reset Sequence	(Cont.)
---------------------	----------------------	-----------------------	---------

Phase	Function Performed		9	Signals Involved	Comments
рні	One clock long				
DR	Compare contents of R field of BCR instruction with condition code, and branch	BRPH9 FUBCR S/PH9 R/PH9 BRPH10 S/PH10		FUBCR PH1 (R CC) + OU6 OL8 BRPH9 NCLEAR + FUBCR PH1 N(R CC) + BRPH10 NCLEAR +	Branch to PH9 if logical product of (R) and (CC) is not zero. Branch condition not satisfied Branch to PH10 if logical product of (R) and (CC) is zero. Branch conditio
		R/PH10 (R CC)	=	 CC1 R28 + CC2 R29 + CC3 R30 + CC4 R31	satisfied Logical product of R field and condition code
PH9 DR	Sustained until DR	·			Requirement for DR result of unconditional MRQ in PREP and DRQ in PH1
	(MB0-MB31)	СХМВ	=	DG = /DG/	Instruction in effective address. Meaningless if
		SXB	=	PXSXB NDIS +	this phase is entered since branch condition
					since branch condition has not been satisfied
	(BO-B31)	РХЅХВ	=	NFAFL NFAMDS PH9 +	has not been satisfied Stores program address in
	(B0-B31)── ► (S0-S31) (S15-S31) -/► (P15-P31)	PXSXB PXS		NFAFL NFAMDS PH9 + PXSXB +	has not been satisfied
		PXS S/BRP	=	PXSXB + PXSXB +	has not been satisfied Stores program address in
	(S15-S31)- /- (P15-P31) Set flip-flop BRP	PXS S/BRP R/BRP	=	PXSXB + PXSXB + PRE1 NFAIM +	has not been satisfied Stores program address in P-register Signifies that program address is in P-register
	(S15-S31)- / (P15-P31)	PXS S/BRP	-	PXSXB + PXSXB +	has not been satisfied Stores program address in P-register Signifies that program
	(S15-S31)- /- (P15-P31) Set flip-flop BRP	PXS S/BRP R/BRP S/MRQ	-	PXSXB + PXSXB + PRE1 NFAIM + (S/MRQ/2) +	has not been satisfied Stores program address in P-register Signifies that program address is in P-register Memory request for next
	(S15-S31)- /- (P15-P31) Set flip-flop BRP	PXS S/BRP R/BRP S/MRQ (S/MRQ/2)		PXSXB + PXSXB + PRE1 NFAIM + (S/MRQ/2) + PXSXB +	has not been satisfied Stores program address in P-register Signifies that program address is in P-register Memory request for next

Mnemonic: BCR (68, E8)

Phase Function Performed	Signals Involved	Comments
PH10 ENDE functions DR	See table 3-18	If entered from PH1, next instruction is from effec- tive address in P-register at end of PREP. If entered from PH9, next instruction is from program address

Table 3 -76.	Branch on	Conditions	Reset	Sequence	(Cont.)
---------------------	-----------	------------	-------	----------	---------

<u>BRANCH AND LINK (BAL; 6A, EA)</u>. The BAL instruction determines the effective address, loads the address of the next instruction in normal sequence into bit positions 15 through 31 of private memory register R, and clears bit positions 0 through 14 to zero. The effective address then replaces the address of the next instruction in normal sequence, and the instruction pointed to by the effective address of the BAL instruction is executed.

If the effective address of the BAL instruction is a nonexistent memory address, the computer aborts execution of the BAL instruction and traps to location X'40'. In this case, the instruction address stored by the XPSD instruction in location X'40' is the address of the BAL instruction.

Branch and Link Phase Sequence. Preparation phases for the BAL instruction are the same as the general PREP phases for word instruction, described in paragraph 3-59. Figure 3-180 shows the simplified phase sequence for the instruction during execution, and table 3-77 lists the detailed logic sequence during all BAL execution phases.




Figure 3-180. BAL Instruction, Phase Sequence Diagram

Table 3-77. B	ranch and	Link	Sequence
---------------	-----------	------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : Effective address		Address of next instruc- tion to be used
	Enable signal (S/SXB)	(S/SXB) = FUBAL PRE3 + FUBAL = OU6 OLA	Preset logic for BS in PH1
	Set flip-flop RW	S/RW = (S/RW/1) = (S/RW) + (S/RW) = FUBAL NANLZ PRE3 + R/RW =	atmintion in converse in
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/1) + \dots$ $(S/MRQ/1) = FABRANCH NANLZ$ $PRE/12 + \dots$	Memory request for in- struction at effective address
	Set flip-flop DRQ	FABRANCH = O1 O2 NO3 + $R/MRQ =$ $S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = (S/DRQ/2) +$ $(S/DRQ/2) = FABRANCH PRE3$	Inhibits transmission of another clock until data release received from memory
PH1 DR	One clock long (B0-B31)	Adder logic set at last PREP clock RWXS/0-RWXS/3 = RW + RW = Set at last PREP clock	Store program address in private memory register R
	Branch to PH10	BRPH10 = FUBAL PH1 + S/PH10 = BRPH10 NCLEAR + R/PH10 =	
PH10			
DR	ENDE functions	See table 3–18	Execute instruction in effective address
	L		Mnemonic: BAL (6A, EA

BRANCH ON DECREMENTING REGISTER (BDR; 64, E4).

The BDR instruction decrements the contents of private memory register R by one. If the result is a positive value, the branch condition is satisfied, and the instruction pointed to by the effective address of the BDR instruction is executed. If the result is zero or a negative value, the branch condition is not satisfied, and the next instruction in normal program sequence is executed.

If the effective address of the BDR instruction is a nonexistent memory address and the result of decrementing private memory register R is a positive value, the computer aborts execution of the BDR instruction and traps to location X'40'. In this case, private memory register R contains the value that existed just before execution of the BDR instruction, and the instruction address stored by the XPSD instruction in location X'40' is the address of the aborted BDR instruction.

Branch on Decrementing Register Phase Sequence. Preparation phases for the BDR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-181 shows the simplified phase sequence for the BDR instruction during execution, and table 3-78 lists the detailed logic sequence during all BDR execution phases.




Figure 3-181. BDR Instruction, Phase Sequence Diagram

Table 3 -78.	Branch on	Decrementing	Register	Sequence
---------------------	-----------	--------------	----------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(A) : RR		Contents of private memory register R
	(B) : Program address		Address of next instruc- tion in sequence
	(P) : Effective address		Address of next instruc- tion if branch conditions satisfied
	Enable signal (S/SXAM1)	(S/SXAM1) = FUBDR PRE3 +	Preset adder for (A-1)
	Set flip-flop RW	FUBDR = OU6 OL4 S/RW = (S/RW/1) = (S	
		(S/RW) = FUBDR NANLZ	maturate memory restates P
		R/RW =	
·	Set flip-flop MRQ	S/MRQ = (S/MRQ/1) +	Memory request set for
		(S/MRQ/1) = FABRANCH N/PRE/12 +	ANLZ all branch instructions. This memory request is for the instruction in the
		R/MRQ =	effective address in case the branch condition is
		· · · ·	satisfied and PH10 is en- tered from PH1
	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCL	EAR Inhibits transmission of
		(S/DRQ) = (S/DRQ/2) +	another clock until data release received from
		(S/DRQ/2) = FABRANCH PR	
PHI	One clock long		
DR	(A0-A31) – 1 −−− (S0-S31)	Adder logic set at last PREP clock	Store (A-1) in private
	(SO-S31) - /- (RWO-RW31)	$RWXS/0-RWXS/3 = RW + \dots$	memory register R
		RW = Set at last PREP	clock
	Set PH10 if (SO–S31) is greater than zero	S/PH10 = FUBDR PH1 SC	, v
	is greater mail zero	SGTZ = (S0 + S1 + + N(S0 NFACO)	
		R/PH10 =	
	Set PH9 if (S0-S31)	S/PH9 = FUBDR PH1 N	
	is zero or less than zero	R/PH9 =	satisfied
			Mnemonic: BDR (64, E4)

Mnemonic: BDR (64, E4)

Phase	Function Performed		Signals Involved	Comments
PH9 DR	Sustained until DR			Requirement for DR result of unconditional MRQ in PREP and DRQ in PH1.
	(MB0-MB31)►(C0-C31)	СХМВ	= DG = /DG/	Instruction in effective address meaningless in this phase
	(BO-B31)►(SO-S31)		 PXSXB NDIS + NFAFL NFAMDS PH9 + 	Stores program address in P–register
	(S15-S31) -/ (P15-P31)	PXS	= PXSXB +	
	Set flip-flop BRP		= PXSXB + = PRE1 NFAIM +	Signifies that program address is in P-register
	Set flip-flop MRQ		= (S/MRQ/2) + = PXSXB +	Memory request for next instruction in sequence
		R/MRQ	=	
	Set flip-flop DRQ	(S/DRQ)	= (S/DRQ) NCLEAR = (S/MRQ/2) + =	Inhibits transmission of another clock until data release received from memory
PH10 DR	ENDE functions	See table 3-18		If entered from PH1, next instruction is from effec- tive address in P-register at PREP. If entered from PH9, next instruction is from program address
				Amomonics BDP (64 Ed)

Table 3-78. Branch on Decrementing Register Sequence (Cont.)

Mnemonic: BDR (64, E4)

BRANCH ON INCREMENTING REGISTER (BIR; 65, E5). The BIR instruction increments the contents of private memory register R by one. If the result is a negative value, the branch condition is satisfied, and the instruction pointed to by the effective address of the BIR instruction is executed. If the result is zero or a positive value, the branch condition is not satisfied, and the next instruction in normal program sequence is executed.

If the effective address of the BIR instruction is a nonexistent memory address, and the result of incrementing the contents of private memory register R is negative, the computer aborts execution of the BIR instruction and traps to location X'40'. In this case, private memory register R still contains the value that existed just before execution of the BIR instruction, and the instruction address stored by the XPSD instruction in location X'40' is the address of the aborted BIR instruction.

Branch on Incrementing Register Phase Sequence. Preparation phases for the BIR instruction are the same as the general PREP phases for word instructions, described in paragraph 3-59. Figure 3-182 shows the simplified phase sequence for the instruction during execution, and table 3-79 lists the detailed logic sequence for all BIR execution phases.






Table 3– 79.	Branch on	Incrementing	Register	Sequence

Phase	Function Performed		S	ignals Involved	Comments
PREP	At end of PREP:				
	(A) : RR				Contents of private memory register R
	(B) : Program address				Address of next instruc- tion in sequence
	(P) : Effective address				Address of next instruc- tion if branch conditions satisfied
	Set flip-flop MRQ	S/MRQ (S/MRQ/1) R/MRQ		(S/MRQ/1) + FABRANCH NANLZ PRE/12 + 	Memory request set for all branch instructions. This memory request is for the instruction in the effective address in case the branch condition is satisfied and PH10 is entered from PH1
					Mnemonic: BIR (65, E5)

Phase	Function Performed		Signals Involved	Comments
PREP (Cont.)	Set flip-flop DRQ	S/DRQ (S/DRQ) (S/DRQ/2)	= (S/DRQ) NCLEAR = (S/DRQ/2) + = FABRANCH PRE3	Inhibits transmission of another clock until data release received from memory
	Enable signal (S/SXAP1)	(S/SXAP1) FUBIR	= FUBIR PRE3 + = OU6 OL5	Preset adder for (A + 1) S in PH1
	Set flip-flop RW	S/RW (S/RW) R/RW	= (S/RW/1) = (S/RW) + = FUBIR NANLZ PRE3 + =	Prepare to store (A + 1) in private memory register R
рні	One clock long			
DR	(A0-A31) + 1 ──► (S0-S31) (S0-S31) / ► (RW0-RW31)	-	t at last PREP clock 5/3 = RW + = Set at last PREP clock	Store (A + 1) in private memory register R
	Branch to PH9 if (A + 1) positive or zero	BRPH9 S/PH9 R/PH9	= FUBIR PH1 NS0 + = BRPH9 NCLEAR + =	Sign bit (S0) is 0 for (A + 1) positive or zero. Branch condition not satisfied
	Set PH10 if (A + 1) negative	S/PH10	= FUBIR PH1 NBRPH9 +	If not BRPH9, sign bit is 1, indicating negative num- ber. Branch condition satisfied
PH9 DR	Sustained until DR			Requirements for DR result of unconditional MRQ in PRE and DRQ in PH1
	(MB0-MB31) → (C0-C31)	СХМВ	= DG = /DG/	Instruction in effective address. Meaningless in this phase
	(B0-B31)	PXSXB	= NFAFL NFAMDS PH9 +	Stores program address in P-register
	Set flip-flop BRP	S/BRP R/BRP	= PXSXB + = PRE1 NFAIM +	Signifies that program ad- dress is in the P-register
	Set flip-flop MRQ	S/MRQ (S/MRQ/2) R/MRQ	= (S/MRQ/2) + = PSXSB + =	Memory request for next instruction in sequence
				Mnemonic: BIR (65, E5)

Table 3-79. Branch on Incrementing Register Sequence (Cont.)

Mnemonic: BIR (65, E5)

Phase	Function Performed	Signals Involved	Comments
PH9 DR (Cont.)	Set flip-flop DRQ	S/DRQ = (S/DRQ) NCLEAR (S/DRQ) = (S/MRQ/2) + R/DRQ =	Inhibits transmission of another clock until data release received from memory
РН10	ENDE functions	See table 3-18	If entered from PH1, next instruction is effective address in P- register. If entered from PH9, next instruc- tion is from program address
	L		Mnemonic: BIR (65, E5)

Table 3 -79.	Branch on	Incrementing	Register	Sequence	(Cont.))
---------------------	-----------	--------------	----------	----------	---------	---


EXECUTE (EXU; 67, E7). The EXU instruction causes the computer to execute the instruction in the location pointed to by the effective address of the EXU instruction (subject instruction). The subject instruction is performed exactly as if it, instead of the EXU instruction, were initially accessed. If the subject instruction is another EXU instruction, the computer executes the new subject instruction. A sequence of EXU instructions will be processed until an instruction other than an EXU is accessed. After the final effective instruction is executed, the computer returns to the next instruction in sequence after the initial EXU instruction, which results in transfer to a different location.


If an interrupt activation occurs between the beginning of an EXU instruction and the last interruptible point of the effective instruction, the computer processes the interrupt-servicing routine for the active interrupt level and then returns program control to the EXU instruction. A program is interruptible after every instruction access, including accesses made with the EXU instruction. The effective instruction is interrupted in the normal manner for its type of instruction.

If a trap condition occurs between the beginning of an EXU instruction and the completion of the effective instruction, the computer traps to the appropriate location. The instruction address stored by the XPSD in the trap location is the address of the EXU instruction.

Execute Phase Sequence. Preparation phases for the EXU instruction are the same as the general PREP phases for word instruction, described in paragraph 3–59.

Figure 3-183 shows the simplified phase sequence for the instruction during execution, and table 3-80 lists the detailed logic sequence during all EXU execution phases.





.

Table 3-80.	Execute	Sequence
-------------	---------	----------

Phase	Function Performed		5	Signals Involved	Comments
PREP	At end of PREP:				
	(P) : Program address				Address of next instruc- tion in sequence
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ/1) +	Memory request for sub- ject instruction addressed
		(S/MRQ/1) =	FABRANCH NANLZ PRE/12 +	by EXU instruction
		R/MRQ	=		
	Branch to PH10	BRPH10	=	FUEXU NANLZ PRE3 +	
		FUEXU	=	OU6 OL7	
		S/PH10	=	BRPHIO NCLEAR +	
		₽ ∕₽Н10	H	•••	
	Set flip-flop DRQ	S/DRQ	Ξ	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	BRPH10 +	another clock until data release received from memory
		R/DRQ	11		memory
PH10	ENDE functions, with following exceptions:	See table 3	-18		
	Inhibit (P + 1) - / = P	PUC31	=	N(FUEXU ENDE) PH10 NHALT NIOSC NINT NKAHOLD	PUC31 false because (FUEXU ENDE) true, unless (INT + 1OSC)
	Enable downcount	PDC31	=	FUEXU ENDE (INT + IOSC)	(P - 1) - / → P if I/O service call pending or interrupt pending. The EXU will be executed again after the I/O service call or interrupt routine is processed
					Mnemonic: EXU (67,

3-77 Family of Call Instructions (FACAL)

CALL 1 THROUGH CALL 4 (CAL1 THROUGH CAL4; 04 THROUGH 07, 84 THROUGH 87). CAL1 through CAL4 cause a trap to memory locations X'48' through X'4B', respectively, for the next instruction in sequence. The instruction in the trap location must be an exchange program status doubleword (XPSD) instruction. The R field of the CAL instruction word is ORed with CC1 through CC4 of the new program status doubleword. The R field value may also be used to modify the instruction address portion of the new program status doubleword. Both of these actions are discussed in the description of the XPSD instruction, paragraph 3-78. Execution of a CALL instruction involves storing the R field and enabling the INTRAP phases; further actions are then the same as the normal TRAP sequence discussed in paragraph 3-30. Table 3-81 lists the detailed logic sequence during all CAL execution phases. Preparation phases for CAL are the same as the general PREP phases for word instructions, described in paragraph 3-59.

(04-07, 84-87)

Table 3- 81.	CAL1 Through	CAL4 Sequence
---------------------	--------------	---------------

Phase	Function Performed	Signals Involved		Comments						
PREP	<u>At end of PREP:</u> (B) : Program address				Not ı	sed				
PH1 T5L	(R28-R31) / ~ (TRACC1-TRACC4)	S/TRACC1 : S/TRACC4 FACAL R/TRACC1-F	= = = ?/TR/	FACAL PH1 NTRAP NSTRAP R28 	TRACC1 through TRAC are used to set the cor dition code flip-flops during execution of th XPSD instruction					con- ops
		(S/TRAP)	=	FACAL PH1 +						
	Set flip-flop TR28	(3/ 110-17) S/TR28	=		During INTRAP phases TR28 through TR31 P28 through P31 to giv least significant hexa- decimal digit of trap location INST TRTRTRTRTRDIG 28 29 30 31		- nh	a ses		
		R/TR28	=	+		give exa-				
	Set flip-flop TR30 if CAL3 or CAL4	S/TR30	=	FACAL PH1 NTRAP NSTRAP O6 +		DIGIT				
		R/TR30	=	(S/TRAP) +	CALI		_		<u> </u>	X'8'
	Set flip-flop TR31 if CAL2 or CAL4	S/TR31	=	FACAL PH1 NTRAP NSTRAP 07	CAL2			ł		X'9' X'A'
		R/TR31	=	CAL4 1 0 1 1 X'B' Most significant hexa- decimal digit is always 4 TR28 through TR31 may also modify instruction address during XPSD instruction						
					Mnerr	oni		CA		-C/

SDS 901172.

Phase	Function Performed		Signals Involved				
рні	Set flip-flop TRAP	S/TRAP	=	(S/TRAP) NRESET			
T5L (Cont.)		(S/TRAP)	=	FACAL PH1 +			
· · ·		R/TRAP	=	(R/TRAP) = FAPSD PH5 +			
	Set flip-flop INTRAP	S/INTRAP	=	(S/INTRAP) NRESET			
		(S/INTRAP)	=	N(PCP2 NKRUN			
				+ INTRAP + DCSTOP)	Preliminary actions before		
				NPCPACT (S/TRAP)	going into INTRAP phases. INTRAP phases are now		
		R/INTRAP	=	(R/TRAP) +	entered		
	Set flip-flop INTRAP1	S/INTRAP1	=	(S/INTRAP) NRESET			
		R/INTRAPI	=	INTRAP2 +			
	Set flip-flop INTRAP2	s/INTRAP2	=	(S/INTRAP) +			
		R/INTRAP2	=				
	Inhibit setting PRE1	PREIEN	=	N(S/TRAP) N(S/INTRAP)			
				NIOSC NHALT			
	Clear	CLEAR	=	(S/INTRAP) +	J		
					Mnemonic: CAL1-CAL4		

1

Table 3-81. CAL1 Through CAL4 Sequence (Cont.)

3-78 Family of Program Status Doubleword Instructions (FAPSD)

LOAD PROGRAM STATUS DOUBLEWORD (LPSD; 0E, 8E). The LPSD instruction replaces bits 0 through 39 of the current program status doubleword with bits 0 through 39 of the effective doubleword of the instruction address. Bits 56 through 59 of the program status doubleword are conditionally replaced.

<u>General</u>. A program status doubleword is stored in memory as a 64-bit word in two consecutive memory locations. The current program status doubleword (PSD) is stored in flipflops and registers of the Sigma 5. The correspondence between the two storage locations is indicated in table 3-82.

Doubleword Bits	Flip-Flops	Content and Mnemonic	
0-3	CC1-CC4	Condition code (CC)	
4		Zero	
5	FS	Floating significant mask (FS)	
6	FZ	Floating zero mask (FZ)	
7	NFN	Floating normalize mask (FN)	
8	NMASTER	Master/slave mode control (MS)	PSW1
9		Zero	
10	DM	Decimal fault trap mask (DM)	
11	АМ	Fixed-point arithmetic overflow trap mask (AM)	
12-14		Zeros	

Table 3-82.	Program	Status	Doubleword	Storage
-------------	---------	--------	------------	---------

(Continued)

Instruction address (IA)

P15-P31

Table 3-82. Program Status Doubleword Storage (Con
--


Doubleword Bits	Flip-Flops	Content and Mnemonic	
32-33		Zeros	
34-35	wк0, wк1	Write key (WK)	
36		Zero	
37	CIF	Counter interrupt group inhibit (CI)	
38	II	I/O interrupt group inhibit (II)	PSW2
39	EI	External interrupt group inhibit (EI)	
40-55		Zeros	
56-59	RP24-RP27	Register pointer (RP)	
60-63	-	Zeros	

<u>Conditional Operations</u>. If bit position 8 of the LPSD instruction contains a one, bits 56 through 59 of the current program status doubleword (register pointer bits) are replaced by bits 56 through 59 of the effective doubleword (bits 24 through 27 of PSW2). If bit position 8 of the LPSD instruction contains a zero, the register pointer bits of the current PSD are not changed.

If bit position 10 of the LPSD instruction contains a one, the highest priority interrupt level currently in the active state is reset to either the armed or the disarmed state. The interrupt level is armed if bit 11 of the LPSD instruction contains a one, or is disarmed if bit 11 of the LPSD instruction contains a zero. If bit 10 of the LPSD instruction contains a zero, no interrupt level is affected in any way.

Load Program Status Doubleword Phase Sequence. Preparation phases for the LPSD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-184 shows the simplified phase sequence for the LPSD instruction during execution. Table 3-83 lists the detailed logic sequence during all LPSD execution phases.

15-31






Table 3- 83.	Load Program Status Doubleword Sequence
---------------------	---

Phase	Function Performed		S	ignals Involved	Comments
PREP	At end of PREP:				
	(A) : PSW1 (bits 0-3, 5-8, 10, 11)				Current PSW1 (not used)
	(B) : Program address				Address of next instruc- tion in sequence (not used)
	(P) : PSW1 address				Address of first word of program status doubleword to be loaded
	Set flip-flop MRQ	S/MRQ (S/MRQ/2) FAPSD		(S/MRQ) = (S/MRQ/2) + FAPSD (PRE/34 + PH2) + OU0 O6 (O4 O5)	Memory request for MB
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ		(S/DRQ) NCLEAR (S/MRQ/2) + 	Inhibits transmission of another clock until data release received from memory
	Branch to PH3	BRPH3	=	FAPSD NO7 NANLZ PRE3 +	
РНЗ	Sustained until DR				
DR	(MBO-MB31)	ĊXMB	=	DG = /DG/	Transfer addressed PSW1 to C-register
	(C0-C31)/ (D0-D31)	DXC	=	FAPSD PH3 +	Transfer addressed PSW1 to D-register
	Enable signal (S/SXAPD)	(S/SXAPD)	=	FAPSD PH3 +	Preset adder for (A + D)
	Clear A-register	AXZ	=	FAPSD PH3 +	(A + D) becomes (0 + D)
	Upcount P-register	PUC31	=	FAPSD (PH1 + PH3) +	Store address of PSW2 in P-register
	Set flip-flop MRQ		=	(S/MRQ) = (S/MRQ/2) + FAPSD PH3 +	Core memory request for addressed PSW2
	Set flip-flop DRQ	R/MRQ S/DRQ (S/DRQ)		 (S/DRQ) NCLEAR (S/MRQ/2) +	Inhibits transmission of another clock until data release received from
		R/DRQ	=	••••	memory
PH4 DR	Sustained until DR (MB0-MB31) - / - (C0-C31)	СХМВ	=	DG = /DG/	Transfer addressed PSW2 to C-register
		L			Mnemonic: LPSD (0E, 8E)

Table 3- 83.	Load Program	Status Doubleword	Sequence (Cont.)
---------------------	--------------	-------------------	------------------

Phase	Function Performed		9	Signals Involved	Comments
PH4 DR	(C0-C31)- / (D0-D31)	DXC	=	FAPSD PH4 +	Transfer addressed PSW2 to D-register
(Cont.)	(A0-A31) + (D0-D31)	Adder logic s	et a	t PH3 clock	A-register cleared, there- fore effectively a D ——— S transfer
	(S15-S31) / - (P15-P31)	PXS	=	FAPSD PH4 +	Store PSW2 address (AI) in P-register
	Set flip-flop CEINT if R30	s/ceint	=	FPASD PH4 NO7 R30	Clock enable interrupt
		R/CEINT	=	•••	
	Store bits 0–3, 5–8, 10, and 11	s/cc1	=	S0 CCXS/0 +	Condition code
	of PSW1 in flip-flops	CCXS/0	=	PSW1XS +	
		PSW1XS	=	FAPSD PH4 +	
		R/CC1	=	(R/CC1) = (R/CC) +	
		(R/CC)	=	CCXS/0 +	
		S/CC2	=	S1 CCXS/0 +	
		S/CC3	=	S2 CCXS/0 +	
		S/CC4	=	S3 CCXS/0 +	
		R/CC2	=	R/CC3 = R/CC4 = (R/CC) +	
		S/FS	=	S5 PSW1XS +	Floating significant mask
		R/FS	=	PSW1XS +	
		S/FZ	=	S6 PSW1XS +	Floating zero mask
		R/FZ	=	PSW1XS +	Ū
		S/FNF	=	S7 PSW1XS +	Floating normalize mask
		R/FNF	=	• • •	
		S/NMASTER	=	S8 PSW1XS +	Master/slave mode contro
		R/NMASTER	=	PSW1XS +	
		s/dm	=	S10 PSW1XS +	Decimal fault trap mask
		R/DM	=	PSW1XS +	
		S/AM	=	S11 PSW1XS +	Fixed point arithmetic
		R/AM	=	PSW1XS +	overflow trap mask
	Enable signal (S/SXD)	(S/SXD)	=	FAPSD PH4 +	Preset adder for D———S transfer in PH5
	Set flip-flop MRQ	s/mrq	=	(S/MRQ) = (S/MRQ/1) +	Core memory request for
		(S/MRQ/1)		FAPSD PH4 +	addressed PŚW2
		R/MRQ	=	•••	
				· · · · · · · · · · · · · · · · · · ·	Mnemonic: LPSD (0E, 8E)

(Continued)

.

Table 3 -83.	Load Program	Status Doubleword	Sequence (Cont.)
---------------------	--------------	-------------------	------------------

Phase	Function Performed		S	ignals Involved	Comments
PH5	One clock long		-		
T5L	(D0-D31)	Adder logic s	et a	t PH4 clock	Transfer addressed PSW2 to sum bus
	Store bits 34, 35, 37, 38, and	S∕₩K0	=	S2 PSW2XS	Write key bit 0
	39 of program status doubleword (bits 2, 3, 5, 6, and 7 of PSW2)	PSW2XS	=	FAPSD PH5 +	
		R/WK0	=	PSW2XS	
		S/WK1	=	S3 PSW2XS	Write key bit 1
		R/WK1	=	PSW2XS	
		S/CIF	=	$(S/CIF/2) + \ldots = S5 PSW2XS$	Counter interrupt bit
		R/CIF	=	PSW2XS/1 +	
		PSW2XS/1	=	PSW2XS NO7	For LPSD, PSW2XS/1 = PSW2XS
		S/II	=	S6 PSW2XS/1	I/O interrupt bit
		R/II	=	(R/I) = PSW2XS/1 +	
		S/EI	=	S7 PSW2XS +	External interrupt bit
		R/EI	=	PSW2XS/1 +	
	If R28, store register pointer bits	S/RP24	=	S24 RPXS +	If R28 not set, register pointer bits (56–59) of
		S/RP27	=	S27 RPXS +	program status double-
		RPXS	=	PSW2XS R28 +	word not changed
		R/RP24	=	4 4	
	Enable signal LEVACT (if R30)	LEVACT	E	FAPSD PH5 NO7 R30 +	Clear highest priority interrupt in active state
	Enable signal LEVARM (if R30 R31)	LEVARM	=	FAPSD PH5 NO7 R30 R31 +	Arm interrupt level
	Reset flip-flop TRAP	R∕TRAP	=	(R/TRAP)	
		(R/TRAP)	=	FAPSD PH5 +	
	Reset flip-flops TRACC/1	R/TRACC/1	=	(R/TRACC)	
	through TRACC/4	R/TRACC/4 (R/TRACC)	=	(R/TRACC) FAPSD PH5	
PH6	Branch to PH10	BRPH10	=	FAPSD PH6 +	
DR	Set flip-flop DRQ	s/drq	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	BRPH10 +	another clock until date release received from
		R∕DRQ	=		memory
PH10	ENDE functions	See table 3-	18	·····	
DR					

EXCHANGE PROGRAM STATUS DOUBLEWORD (XPSD;

<u>OF, 8F</u>). The XPSD instruction stores the entire current program status doubleword (PSD) and replaces the current PSD with a new PSD. Bits 0 through 35 of the current PSD are unconditionally replaced by bits 0 through 35 of the new PSD. Bits 37 through 39 and bits 56 through 59 of the current PSD are conditionally modified.

<u>General</u>. A program status doubleword is stored in memory as a 64-bit word in two consecutive memory locations. The current PSD is stored in flip-flops and registers of the Sigma 5. The relation between the two storage locations is indicated in table 3-82.

Standard Operations. Word 1 (PSW1) of the current PSD is stored in the location pointed to by the effective address of the XPSD instruction. The P-register count is then incremented by one, and word 2 (PSW2) of the current PSD is stored in the next consecutive location. The P-register count is incremented once more, and the PSW1 of the new PSD is fetched from memory and stored in flip-flops and registers of the Sigma 5. (Refer to bits 0 through 31 in table 3-82.) The P-register count is incremented once again, PSW2 of the new PSD is fetched from memory, and bits 32 through 36 are stored. The contents of bits 37 through 63 of the new PSD are dependent upon additional data.

<u>Conditional Operations</u>. If bit position 8 of the XPSD instruction contains a one, bits 56 through 59 of the current PSD (register pointer bits) are replaced by bits 56 through 59 of the new PSD (bits 24 through 27 of the new PSW2). If bit 8 of the XPSD instruction contains a zero, the current register pointer bits are not changed. An OR operation is performed between bits 37 through 39 of the current PSD and the corresponding bits in the new PSD fetched from memory. For these bit positions, if the bit in the new PSD is a zero, the corresponding bit of the current PSD is stored in the new PSD without change. If the bit in the new PSD is a one, the corresponding bit of the new PSD is set to 1. For example:

Current PSD	New PSD	Stored PSD (final value)
101	000	101
101	010	111
001	100	101
000	110	110
011	101	111

<u>Trap Operations</u>. If the XPSD instruction is executed because of a nonallowed operation or a CAL instruction, the operations illustrated in figure 3-185 are performed. Information stored in flip-flops TRACC1 through TRACC4 causes flip-flops CC1 through CC4 to be set, and results in arithmetic operations or logic operations during execution of the XPSD instruction.




Figure 3-185. Exchange Program Status Doubleword Instruction, Flow Diagram

3-530

Exchange Program Status Doubleword Phase Sequence. Preparation phases for the XPSD instruction are the same as the general PREP phases for doubleword instructions, paragraph 3-59. Figure 3-186 shows the simplified phase sequence for the XPSD instruction during execution. Table 3-84 lists the detailed logic sequence during all XPSD execution phases.




Figure 3-186. Exchange Program Status Doubleword Instruction, Phase Sequence Diagram

Table 3- 84.	Exchange Program	Status Doubleword	Sequence
---------------------	------------------	-------------------	----------

Phase	Function Performed		S	ignals Involved	Comments
PREP	At end of PREP:				
	(A) : PSW1 (bits 0-3, 5-8, 10,	S/A0	=	CC1 AXPSW1 +	Condition code
	and 11)	S/A1	=	CC2 AXPSW1 +	
		S/A2	=	CC3 AXPSW1 +	
		S/A3	=	CC4 AXPSW1 +	
		AXPSW1	=	FAPSD PRE3 +	
		FAPSD	=	OU0 O6 (O4 O5)	
		R/A0-R/A3	=	AX/0 +	
		AX/0	=	AX + = AXZ +	
		AXZ	=	FAPSD PRE3 +	
		S/A5	Ξ	FS AXPSW1 +	Floating significant mas
		S/A6	=	FZ AXPSW1 +	Floating zero mask
		S/A7	=	FNF AXPSW1 +	Floating normalize mas
		S/A8	=	NMASTER AXPSW1 +	Master/slave mode conti
		S/A10	=	DM AXPSW1 +	Decimal fault trap mask
		S/A11	=	AM AXPSW1 +	Arithmetic trap mask
		R∕An	=	AX/m = AX + = AXZ +	
	(B) : Program address				Address of next instruct in sequence (not used)
	(P) : PSW1 address			、	Address into which PSW of current PSD is to be stored
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Preset for S
		(S/MBXS)	=	FAPSD PRE3 O7 +	PHI
		R/MBXS	=	•••	
	Set flip-flop MRQ	S/MRQ	=	(S/MRQ) = (S/MRQ/2) +	Memory request for S>MB transfer in P
		(S/MRQ/2)	=	FAPSD (PRE/34 + PH2) +	
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of
1		(S/DRQ)		(S/MRQ/2) +	another clock until dat
		R/DRQ	=		release received from memory
	If NTRAP:	iy Diroc			
	Enable signal (S/SXA)	(S/SXA)	=	FAPSD PRE3 NTRAP +	Preset adder for A

Mnemonic: XPSD (0F,8F)

Phase	Function Performed		S	ignals Involved	Comments
PREP (Cont.)	If TRAP: Enable signal (S/SXAM1)	(S/SXAM1)	п	FAPSD PRE3 TRAP +	Preset adder for (A – 1) ————————————————————————————————————
PH1	Sustained until DR				
DR	IF NTRAP:				
	(A0-A31)	Adder logic	set a	t last PREP clock	Transfer address bits (15–31) without change
	IF TRAP:				
	(A0-A31) - 1	Adder logic	set a	t last PREP clock	Decrement address bits (15–31) and transfer
	(SO-S31) — (MBO-MB31)	MBXS	H	Set at last PREP clock	Transfer current PSW1 from A-register to memory (with or without decrement)
	Upcount P-register	PUC31	=	FAPSD (PH1 + PH3) +	Store current PSW2 address in P-register
	Store bits 34, 35, 37–39, and	S/A2	=	WK0 AXPSW2 +	Write key bit 0
	56–59 of current PSD (bits 2, 3, 5–7, and 24–27 of PSW2)	S/A3	=	WK1 AXPSW2 +	Write key bit 1
		S/A5	=	CIF AXPSW2 +	Counter interrupt bit
		S/A6	=	II AXPSW2 +	I/O interrupt bit
		S/A7	=	EI AXPSW2 +	External interrupt bit
		S/A24 :	=	RP24 AXPSW2 + :	Register pointer bits
		S/A27	=	RP27 AXPSW2 +	
		AXPSW2	=	FAPSD PH1 +	
		R/An	=	AXm + = AX +	
		AX	=	AXPSW2 +	
	(TRACC1-TRACC4) / >	S/TR28	=	NSTRAP (S/TR28) +	TRACC1-TRACC4 contain
	(TR28-TR31)	(S/TR28)		TRACCI FAPSD PHI	code stored by CAL
		R/TR28	=	(R/TR) = (R/TRACC/1) +	instruction or by response to a nonallowed operation
		(R/TRACC		= FAPSD PH5	
		S/TR29	=	TRACC2 FAPSD PH1	
		S/TR30	=	TRACC3 FAPSD PHI	
		S/TR31		TRACC4 FAPSD PH1	
		R/TR29	=	R/TR30 = R/TR31 = (R/TR)	

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Mnemonic: XPSD (0F, 8F)

Table 3-84. Excha	nge Program Status	Doubleword Se	quence (Cont.)
-------------------	--------------------	---------------	----------------

Phase	Function Performed		Signals Involved	Comments
рні	Enable signal (S/SXA)	(S/SXA) =	FAPSD PH1	Preset for A————————————————————————————————————
D R (Cont.)	Set flip-flop MBXS	S/MBXS = R/MBXS =	(S/MBXS) = FAPSD PH1 +	Preset for S──►MB in PH2
	Set flip-flop MRQ	S/MRQ = R/MRQ =	(S/MRQ) = (S/MBXS) +	Memory request for S
	Set flip-flop DRQ	(S/DRQ) =	(S/DRQ) NCLEAR (S/MBXS) +	Inhibits transmission of another clock until data release received from memory
PH2	Sustained until DR			
DR	(A0-A31)	Adder logic set	at PH1 clock	Transfer current PSW2 to sum bus
	(SO-S31)	MBXS =	Set at PH1 clock	Transfer current PSW2 to memory
	Set flip-flop MRQ	S/MRQ =	(S/MRQ) = (S/MRQ/2) +	Core memory request for PSW1 of new PSD
		(S/MRQ/2) =	FAPSD (PRE/34 + PH2) +	
		R/MRQ =	• • •	
	Set flip-flop DRQ Upcount P-register	(S/DRQ) = R/DRQ =	(S/DRQ) NCLEAR (S/MRQ/2) + FAPSD PH2 +	Inhibits transmission of another clock until data release received from memory Store address of new PSW1
				in P-register
РНЗ	Sustained until DR			
DR	(MB0-MB31)	CXMB =	DG = /DG/	Transfer new PSW1 to C-register
	(C0-C31)- / ► (D0-D31)	DXC =	FAPSD PH3 +	Transfer new PSW1 to D-register
	Enable signal (S/SXAPD)	(S/SXAPD) =	FAPSD PH3 +	Preset adder for (A + D) S in PH4
	Upcount P-register	PUC31 =	FAPSD (PH1 + PH3)	Store address of new PSW2 of PSD in P-register
	(TR28-TR31)(A28-A31)	S/A28 = AXTR = R/A28 = AX =	TR28 AXTR + FAPSD PH3 TRAP R29 O7 AX/3 + = AX + AXZ + = FAPSD PH3 +	Code stored in TR28-TR31 from TRACC1-TRACC4 transferred to A-register, and other A-register flip- flops reset (if bit 9 of XPSD instruction a 1)
				Mnemonic: XPSD (0F, 8F)

	Function Performed		Si	gnals Involved	Comments
рнз		S/A29	=	TR29 AXTR +	
DR		S/A30	=	TR30 AXTR +	
(Cont.)		S/A31	=	TR31 AXTR +	
	Set flip-flop MRQ	s/mrq	=	(S/MRQ) = (S/MRQ/2) +	Core memory request for
		(S/MRQ/2)	=	FAPSD PH3 +	PSW2 of new PSD
		R∕MRQ	=		
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	(S/MRQ/2) +	another clock until data release received from
		R/DRQ	=		memory
PH4	Sustained until DR				
DR	(MB0-MB31)	СХМВ	=	DG = /DG/	Transfer PSW1 of new PSD to C-register
	(C0-C31)/(D0-D31)	DXC	=	FAPSD PH4 +	Transfer PSW1 of new PSD to D-register
	(A0-A31) + (D0-D31)	Adder logic s	set ai	t PH3 clock	Add code stored in A28–A31 to AI of PSW1
	(S15-S31)- / (P15-P31)	PXS	=	FAPSD PH4 +	Store AI in P-register
	Set condition code flip-flops	s/cc1	=	CCXTRACC TRACC1 + S0 CCXS/0 +	Each CC flip-flop stores corresponding bit of
		CCXTRACC] =	FAPSD PH4 O7 TRAP	PSW1 of new PSD if NTRAP, or stores bit from
		CCXS/0	=	PSW1XS + = FAPSD PH4 +	corresponding TRACC if TRAPP
		R/CC1	=	$(R/CC1) = (R/CC) + \dots$	
		(R/CC)	=	(CCXS/0) +	
		General Eque	ation	s:	
	TRACC1 + S0 $- / - CC1$	S/CCn	=	(S/CCn/3) + = (S/CCn/1) +	
	TRACC2 + S1 - / - CC2	(S/CCn/1)	=	CCXTRACC TRACCn +	
	TRACC3 + S2 $-/-$ CC3 TRACC4 + S3 $-/-$ CC4	S/CCn	=	Sm CCXS/0 +	
	IRAUL4 + 33-7-2-UL4	(CCXS/0)	=	PSW1XS +	
		R/CCn	=	(R/CCn) = (R/CC) +	
			_	(CCXS/0) +	

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

Mnemonic: XPSD (0F, 8F)

Phase	Function Performed		5	Signals Involved	Comments
PH4 DR	Store bits 5–8, 10, and 11 of PSW1 of new PSD in flip–flops	S/FS	=	S5 PSW1XS +	Floating significant mask
		R/FS	=	PSW1XS +	
(Cont.)		S/FZ	=	S6 PSW1XS +	Floating zero mask
		R/FZ	=	PSW1XS +	
		s/fnf	=	S7 PSW1XS +	Floating normalize mask
		R/FNF	=	PSW1XS +	
		S/NMASTER	=	S8 PSW1XS +	Master/slave mode contro
		R/NMASTER	=	PSW1XS +	
		s/dm	=	S10 PSW1XS +	Decimal fault trap mask
		R/DM	=	PSW1XS +	
		S/AM	=	S11 PSW1XS +	Arithmetic trap mask
		R/AM	=	PSW1XS +	
	Enable signal (S/SXD)	(S/SXD)	=	FAPSD PH4 +	Preset adder for D
·	Set flip-flop MRQ	S/MRQ	=	(S/MRQ) = (S/MRQ/1) +	Core memory request for next instruction in
		(S/MRQ/1)	=	FAPSD PH4 +	sequence
		R∕MRQ	=	•••	
PH5	One clock long				
T5L	(D0-D31)	Adder logic set at PH4 clock			Transfer new PSW2 to sum bus
	Store bits 34, 35, and 37–39	s/wк0	=	S2 PSW2XS	Write key bit 0
	of new PSD (bits 2, 3, and 5–7 of PSW2)	R∕WK0	=	PSW2XS	
	3-7 01 1 3 4 2 7	S/WK1	=	S3 PSW2XS	Write key bit 1
		R/WK1	=	PSW2XS	
		PSW2XS	=	FAPSD PH5 +	
	For bits 5–7, perform OR operation between input data	S/CIF	=	(S/CIF/2) + = S5 PSW2XS	Counter interrupt bit
	and stored data	R/CIF	=	PSW2XS/1 +	
		PSW2XS/1	=	PSW2XS NO7	Enable OR operation
		S/II	=	S6 PSW2XS +	I/O interrupt bit
	-	R/II	=	(R/I) = PSW2XS/1	
		S/EI	=	S7 PSW2XS +	External interrupt bit
		R∕EI	=	PSW2XS/1	

 Table 3-84.
 Exchange Program Status Doubleword Sequence (Cont.)

Mnemonic: XPSD (OF, 8F)

Phase	Function Performed		S	Signals Involved	Comments
PH5 T5L (Cont.)	Store new register pointer bits if bit 8 of XPSD instruction was 1 (now stored in R28)	S/RP24 S/RP25 S/RP26 S/RP27	=	S24 RPXS S25 RPXS S26 RPXS S27 RPXS	If bit 8 is a 0, no change in register pointer bits
		$RPXS = PSW2XS R28 + \dots$ $R/RP24-R/RP27 = RPXS$			
	If TRAP, reset flip-flops	R∕INTRAP	=	(R/INTRAP) - (R/TRAP) +	
		(R/TRAP)	=	FAPSD PH5 +	
		R/TRAP	=	(R/TRAP)	
		R/TRACC1-	R∕TR.	ACC4 = FAPSD PH5	
	Branch to PH10	BRPH10	=	FAPSD PH5 +	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of another clock until data release received from memory
		(S/DRQ)	=	BRPH10 +	
		R∕DRQ	=		
PH10 DR	ENDE functions				
	L				Mnemonic: XPSD (0F, 8F

Table 3-84. Exchange Program Status Doubleword Sequence (Cont.)

.

3-79 Move to Memory Control (MMC; 6F, EF)

<u>GENERAL</u>. The memory protection feature of the Sigma 5 computer includes a block of 256 write-locks. Each writelock consists of two flip-flops. Each two-bit configuration in a write-lock, and the configuration in the write-key of the program status doubleword, control a page of core memory, or 512 memory locations. All 256 write-locks control the maximum core memory of 128K locations. The 512-bit block of write-locks is byte-addressable, that is, four write-locks at a time may be addressed and their contents modified or read. The first group of four write-locks has an address of 0000002 and controls pages 0 through 3 of core memory. The last group of four write-locks has an address of 111111₂ and controls pages 252 through 255. Figure 3-187 shows the write-lock block and its relationship to core memory. The memory protection feature is discussed in detail in paragraph 3-59.

The MMC instruction loads one or more words from core memory into the write-lock block, thereby modifying 16 or more write-locks. The words to be loaded, taken together, are called the lock image.




Figure 3-187. Write-Lock Configuration

INSTRUCTION FORMAT. The R field of the instruction word defines a pair of private memory registers that contain additional data for the instruction as shown below. The R field of the instruction word must be even for correct results.

The lock image address, in private memory register R (figure 3-188), is the address of the first core memory word to be loaded into the write-locks. The count field of private memory register Ru1 (figure 3-188) contains the number of words to be loaded into the write-locks. If this field contains all zeros, 256 words from core memory are to be loaded; otherwise one through 255 words are loaded. If the count field specifies a value greater than 16, the writelocks are loaded in circular fashion and some or all of the write-locks are overwritten. The control start field of private memory register Rul points to the address of the first four write-locks to be modified. An example of MMC is shown in figure 3-189.

MOVE TO MEMORY CONTROL PHASE SEQUENCES. Preparation phases for MMC are the same as the general PREP phases for word instructions. Figure 3-190 shows the simplified phase sequence for the instruction during execution, and table 3-85 lists the detailed logic sequence during all MMC execution phases.




Figure 3-188. Contents of Private Memory Registers R and Rul




Figure 3-189. Move to Memory Control Example

3-540

SDS 901172




Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 1 of 3)




Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 2 of 3)

÷,




Figure 3-190. Move to Memory Control, Flow Diagram (Sheet 3 of 3)

Table 3-85.	Move	to	Memory	Control	Sequence
-------------	------	----	--------	---------	----------

Phase	Function Performed	Signals Involved	Comments
PREP	At end of PREP:		
	(A) : RR		Contents of private memory register R. The lock image address points to the first word of the lock image to be loaded into memory control registers
	(B) : Program address		Next instruction in sequence
	Enable signal (S/SXA)	(S/SXA) = FUMMC PRE3 + FUMMC = OU6 OLF	Preset adder for AS in PH1
	Reset flip-flop NLR31F	S/NLR31F = N(S/LR31) (S/LR31) = FUMMC NANLX PRE3 + R/NLR31F =	Force a one onto pri- vate memory address line LR31 to select private memory regis- ter Ru1 in PH1
	Reset flip-flop NAXRR	S/NAXRR = N(S/AXRR) ($S/AXRR$) = FUMMC PRE3 + R/NAXRR =	Prepare to transfer con- tents of private memory register Ru1 to A-register
PH1	One clock long		
T5L	(A0-A31)	Adder logic set at last PREP clock DXS = FUMMC PH1 + PXS = FUMMC PH1 +	Transfer address of first word of lock image to P– and D–registers
	(RRO-RR31) / 	AXRR = Set at last PREP clock	Transfer contents of private memory register Rul to A-register. Private memory register Rul contains word count and control start
	Set flip-flop MRQ	S/MRQ = (S/MRQ/2) + (S/MRQ/2) = FUMMC PH1 + R/MRQ =	Core memory request for first word of control image

Table 3-85.	Move to	Memory	Control	Sequence	(Cont.))
-------------	---------	--------	---------	----------	---------	---

Phase	Function Performed	Signals Involved	Comments
PH1 T5L (Cont)	Set flip-flop DRQ	S/DRQ = (S/MRQ/2) + R/DRQ =	Inhibits transmission of another clock until data release signal received from core memory
	Enable signal (S/SXA)	(S/SXA) = FUMMC PH1 +	Preset adder for AS in PH2
PH2	Sustained until data release		
DR	(A0-A31) (S0-S31)	Adder logic set at PH1 clock	
	(S0-S7)- / -= (MC0-MC7)	MCXS = FUMMC PH2	Transfer word count to macro-counter
	(S15-S31) / - (P15-P31)	PXS = FUMMC PH2 +	Transfer control start to P–register
	(MBO-MB31) (CO-C31)	CXMB = DG = /DG/	Transfer first image word to C-register
	Reset flip-flop NSXCF	S/NSXCF = N(S/SXC) N(FAST/S PH6 NMCZ)	Preset logic for C
		(S/SXC) = FUMMC PH2 + R/NSXCF =	
рнз	One clock long		
T5L	(C0-C31)	SXC = NDIS SXCF +	Transfer first image
		SXCF = Set at PH2 clock	word to A-register
	(SO-S31) -/ (AO-A31)	AXS = FUMMC PH3 +	
	Set flip-flop LOCKW	S/LOCKW = FUMMC PH3 +	LOCKW enables writing into memory control
		R/LOCKW =	registers
	Enable signal (S/SXA)	(S/SXA) = FUMMC PH3 +	Preset adder for A ————————————————————————————————————
	Branch to PH6	BRPH6 = FUMMC PH3 +	
		S/PH6 = BRPH6 NIOEN NCLEAR +	
		R/PH6 =	

Mnemonic: MMC (6F, EF)

Table 3-85.	Move to	Memory	Control	Sequence	(Cont.))
-------------	---------	--------	---------	----------	---------	---

Phase	Function Performed		Signals Inv	volved	Comments
PH6 T8L	Four clocks long. During first three clock periods perform the following operations:				
	(A0-A31)	Adder logic se PH6 clock	t at PH3 clocl	k or previous	Byte 0 of sum bus is
	(\$0-\$7) (W/LK'X'/7)	W/LK'X'/0 : W/LK'X'/7 K/LK0-K/LK3	: = \$7	СК-32Р43	transferred to four write-locks pointed to by P15-P20. 'X' is 1, 2, 3, or 4. K/ is clock enable
	Enable signal (S/SXA)	(S/SXA)	= FUMMC	PH6 +	Preset adder for A
	(A8-A31) -/ (A0-A23)	AXAL8	= FUMMC +	PH6 N(BC = 1)	Shift A-register left eight bit positions; next byte of image to
	Zeros / 				byte 0 location
	Increment (P15-P20) by one	PUC20	= FUMMC	РН6	Point to next group of four write-locks
	Decrement byte count in BCO, BC1 by one	BCDC1	= FUMMC	РН6 +	Count at beginning of PH6 is 00 ₂ . BC0, BC1 are decremented with each clock of PH6. 01 ₂ signals the end of PH6, since on next clock all four bytes from the first image word will have been written into 16 write-locks
	Sustain PH6	BRPH6	= FUMMC +	PH6 N(BC = 1)	
		S/PH6	= BRPH6 N	IOEN NCLEAR +	
		IOEN =	Not enabled	for MMC PH6	
		R∕PH6	=		
	Decrement macro-counter by one at first clock of PH6	MCDC7	= FUMMC	PH6 BCZ +	Macro-counter now contains the original word count minus 1. PH6 will be re-entered after PH8 if word count is not zero
				Mnemonic: MMC (6	F. EF)

Phase	Function Performed		Signals Involved	Comments
PH6 T8L	At last clock (BC = 1) perform the following operations:			
(Cont)	(A0-A31)	Adder logic se	t at third PH6 clock	
	(S0-S7) (W/LK'X'/0-W/LK'X'/7)	W/LK 'X'/0 : W/LK'X'/7 K/LK0-K/LK3	÷	Last byte of current image word transferred to write-lock write lines. 'X' is 1, 2, 3, or 4. K/ is clock enable. Write-lock address lines go to P15-P20
	Enable signal (S/SXA)	(S/SXA)	= FUMMC PH6 +	Preset adder for AS in PH7
	Increment (P15-P20) by one	PUC20	= FUMMC PH6	Point to next group of four write–locks. This group will be modified during next PH6 (if any)
	Decrement byte count in BCO, BC1 by one	BCDC1	= FUMMC PH6 +	BCO, BC1 now hold 00 ₂ for next PH6 (if any)
	(MC0-MC7) - / - (A0-A7)	АХМС	= FUMMC PH6 (BC = 1)	Transfer updated word count to A-register
	Reset flip-flop NLR31F	S/NLR31F (S/LR31) R/NLR31F	= N(S/LR31) = FUMMC PH6 (BC = 1) + =	Force a one on private memory address line LR31 to select private memory register Ru1 in PH7
	Set flip-flop RW	S/RW (S/RW/1) R/RW	= (S/RW/1) = FUMMC PH6 (BC = 1) + =	Prepare to write new word count and new control start into pri- vate memory register Ru1
	Branch to PH7	NBRPH6 S/PH7 R/PH7	= (BC = 1) + = PH6 NBR NIOEN + =	

Table 3–85. Move to Memory Control Sequence (Cont.)

Mnemonic: MMC (6F, EF)

•

Table 3-85. Ma	ove to Memory Control	Sequence (Cont.)
----------------	-----------------------	------------------

Phase	Function Performed		Signals Involved	Comments	
PH7	One clock long				
T8L	(P15-P31)	SXP	= FUMMC PH7 NDIS +	New control start in	
	(A0-A31)	Adder logic se	et at last PH6 clock	(P15–P20) and new count in (A0–A7) are	
	(S0-S31) - / - (A0-A31)	AXS	= FUMMC PH7 +	merged into the A-register and private	
	(S0-S31)(RW0-RW31)	RWXS/0-RWX	S/3 = RW +	memory register Rul	
		RW	= Set at last PH6 clock		
	Enable signal (S/SXDP1)	(S/SXDP1)	= FUMMC PH7 +	Preset adder for D + 1 S in PH	
	Set flip-flop RW	S/RW	= FUMMC PH7 +	Prepare to write new	
		R/RW	=	lock image address in private memory regis-	
	Enable clock T8L	T8EN	= NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)	ter R	
		NT5EN	= RW +		
PH8	One clock long				
T8L	(D0-D31) + 1 (S0-S31)	Adder logic se	t at PH7 clock ,	Increment lock image address to point to next control image word	
	(S0-S31)	DXS	= FUMMC PH8 +	Transfer updated lock	
	(SO-S31)	PXS	= FUMMC PH8 +	image address to D-register, P-register and private memory	
	(SO-S31)(RW0-RW31)	RWXS/0-RWXS	$RWXS/O-RWXS/3 = RW + \dots$		
	а. Г	RW = Se			
	Enable clock T8L	T8EN	= NT5EN NT11L N(SXADD/1 RW) N(RW REU) N(REU AXRR)		
		NT5EN =	= RW +		
	······································		Mnemonic: MMC (6		

Phase	Function Performed	Signals Involved	Comments	
PH8 T8L (Cont.)	If macro-counter count does not equal zero and no interrupt or I/O service call is pending, perform the following functions:		Count≠0 indicates that more words are to be loaded	
	Branch to PH2	BRPH2 = FUMMC PH8 N(INT + IOSC) NMCZ	Branch to PH2 to load next image word	
	Enable signal (S/SXA)	(S/SXA) = FUMMC BRPH2 +	Preset adder for AS in PH2	
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/2) + \dots$	Core memory request	
		(S/MRQ/2) = FUMMC BRPH2 +	for next lock image word	
		R/MRQ =		
	Set flip-flop DRQ	$S/DRQ = (S/MRQ/2) + \dots$	Inhibits transmission of another clock until da	
		R/DRQ =	release signal from co memory	
	If interrupt is present or I/O	S/PH9 = PH8 NBR +	Interrupt or I/O servic call will be processed	
	service call is pending, or if count in macro-counter is zero, branch to PH9	R/PH9 =	at PH10	
РН9	One clock long			
T5L	(BO-B31)(SO-S31)	SXB = PXSXB NDIS +	Transfer program addre	
	(\$15-\$31) (P15-P31)	PXSXB = NFAFL NFAMDS PH9	to P-register from tem porary storage in B- register	
		$PXS = PXSXB + \dots$		
	Set flip-flop BRP	$S/BRP = PXSXB + \dots$	Indicates that program address is in P-registe	
		R/BRP = PRE1 NFAIM +		
	Set flip-flop MRQ	$S/MRQ = (S/MRQ/2) + \dots$	Core memory request for next instruction	
		(S/MRQ/2) = PXSXB NINTRAP2 +	in sequence	
		R/MRQ =		
	Set flip-flop DRQ	$S/DRQ = (S/MRQ/2) + \dots$	Inhibits transmission of another clock until	
		$R/DRQ = \dots$	data release from core memory	

Table 3–85. Move to Memory Control S	equence (Cont.)
--------------------------------------	-----------------

Mnemonic: MMC (6F, EF)

(Continued)

¢

Table 3-85.	Move to	Memory	Control	Sequence	(Cont.)	ł
-------------	---------	--------	---------	----------	---------	---

Phase	Function Performed	Signals	 Comments
PH 10	Sustained until data release		
DR	Decrement program address in P-register to point to this instruc- tion if interrupt or L/O service call is processed and not all image words were loaded	PDC31 = FUMMC PH10 N (INT + IOSC) I	MMC instruction will be executed as many times as necessary to load all image words
	ENDE functions	See table 3 -18	

Mnemonic: MMC (6F, EF)

3-80 Wait (WAIT; 2E, AE)

GENERAL. The WAIT instruction halts the sequential operation of the CPU until an interrupt activation occurs or until the computer operator manually moves the COM-PUTE switch on the Processor Control Panel from RUN to IDLE and back to RUN or to STEP.

If an interrupt is activated while the CPU is halted, the interrupt subroutine will be carried out; the instruction executed after completion of the interrupt routine will be the next instruction in sequence after the WAIT instruction. If the COMPUTE switch is moved from RUN to IDLE and back to RUN or STEP while the CPU is halted, normal instruction execution will proceed with the next instruction in sequence after WAIT.

<u>Wait Phase Sequence</u>. Preparation phases for WAIT are the same as the general PREP phases for word instructions. Table 3-86 lists the detailed logic sequence during all WAIT execution phases. Execution of a WAIT instruction, however, also involves enabling the PCP phases to halt CPU operations. PCP phases are discussed in paragraph 3-56.

Phase	Function Performed		S	ignals Involved	Comments
PREP	<u>At end of PREP</u> : (P) : Program addr es s				Address of next instruc- tion in sequence
	Set flip-flop MRQ	S/MRQ (S/MRQ/1) FUWAIT R/MRQ		(S/MRQ/1) + FUWAIT PRE3 + OU2 OLE 	Memory request for next instruction in sequence. This instruction will be decoded and held in the CPU during ENDE and PCP phases. The PREP and execution phases of this instruction will not be entered until comple- tion of PCP phases
PH1	One clock long				
T5L	Set flip-flop HALT	S/HALT R/HALT	=	FUWAIT PH1 + NKAS PCP2 +	Setting HALT enables branch to PCP phases
	Branch to PH10	BRPH10	=	FUWAIT PH1 +	
		S/PH10	=	BRPH10 NCLEAR +	
		R/PH10	=	•••	
	Set flip-flop DRQ	S∕D R Q	=	BRPH10 NCLEAR +	Inhibits transmission of another clock until data
		R∕DRQ	8		release is received from core memory
<u></u> 4					Manamanic WAIT (2F BF)

Table 3-86. Wait Sequence

Mnemonic: WAIT (2E, BE)

Table 3-86. Wait Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
рн10	One clock long				
DR	Enable signal ENDE	ENDE	=	PH10 EXC	
	(MBO-MB31)	СХМВ	=	DG = /DG/	Next instruction ——— C-register
	(C0-C31)——►(D0-D31)	DXC	=	PH10 +	Next instruction — / D-register
	(C1-C7) (O1-O7)	охс	=	PH10 +	Opcode of instruction -/O-register
	(C8-C11)(R28-R31)	RXC	=	PH10 +	R field of instruction
	Inhibit incrementing program address	PUC31	=	N(FUEXU ENDE) PH10 NHALT NIOSC NINT NKAHOLD +	Preserve address of this instruction
	Enable signal (S/SXD)	(S/SXD)	=	PH10 +	Not used. Enabled again in PCP1
	Set flip-flop IOEN if I/O service call	S/IOEN	=	IOSC PH10 NIOINH +	I/O service call inhibits branch to PCP phases
	Interrupt enable	IEN	=	KRUN PH10 NIOSC	Interruptible point. Interrupt causes branch to INTRAP phases
	Set flip-flop LRXD	S/LRXD R/LRXD	=	OXC +	For index operations in PREP phases
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) R/NAXRR		N(S/AXRR)	For index operations in PREP phases
	Inhibit branch to PRE1	PREIEN	=	N(S/TRAP) N(S/INTRAP) NIOSC NHALT	PRE1 is entered after PCP phases
	Clear and reset functions	CLEAR RESET/A	=	PH10 + CLEAR +	
	Branch to PCP1	BRPCP1	=	NFUEXU_HALT/1_ENDE NIOSC +	
		S/PCP1	=	BRPCP1 +	
		R/PCP1	=		

Mnemonic: WAIT (2E, BE)

•

3-81 Family of Direct Instructions (FARWD)

<u>GENERAL</u>. The two direct instructions, Read Direct and Write Direct, enable the computer to transmit and receive a full word of data at a time without the use of an input/ output channel. A special set of address, data, and control lines are provided for this direct communication with other elements (analog-to-digital converters, digital counters, etc.) of the Sigma 5 system. The Read Direct instruction requests data from the other element, and the Write Direct instruction transmits data to the other element.

READ DIRECT (RD; 6C, EC). The RD instruction operates in one of two modes, depending on the state of bits 16 through 19 of the instruction word. If any of these bits contain a logical 1, the computer operates in the external mode, communicating directly with other system elements without the aid of an input/output unit. The signals are carried on the read direct/write direct (RD/WD) lines consisting of 16 address lines, 32 data lines, two condition code lines, and various control lines. If bits 16 through 19 contain zeros, the computer performs internal control operations.


External Mode. If bits 16 through 19 of the instruction word contain X'2' through X'F', the CPU presents bits 16 through 31 of the effective address to other elements of the Sigma 5 system on the RD/WD address lines. Bits 16 through 31 of the effective address identify a specific system element that is to return two condition code bits and a maximum of 32 data bits to the CPU. The significance and number of data bits depend on the selected element. If the R field of the instruction word is nonzero, the returned data is loaded into the private memory register specified by the R field. If the R field is zero, the returned data is ignored. Bits CC3 and CC4 of the condition code portion of the program status doubleword are set by the addressed element regardless of the value of the R field.

Internal Mode. If bits 16 through 19 of the instruction word contain zeros, the condition code is set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding condition code bit is set to one; if a SENSE switch is reset, the corresponding condition code bit is reset to zero.

If the RD instruction specifies the internal mode and bit 27 contains a one, the states of the eight memory fault indicators, one for each core memory module, are read. A memory fault indicator is set when a parity error or overtemperature condition occurs in its corresponding module. If the R field of the instruction word is nonzero, bit positions 0 through 23 of the private memory register specified by the R field are reset to zeros, and bit positions 24 through 31 are set according to the current states of the memory fault indicators. Then the memory fault indicators are reset. If the R field is zero, the memory fault indicators and the contents of the private memory register specified by the R field remain unchanged. In either case, the condition code is set according to the states of the SENSE switches.

<u>RD Phase Sequence</u>. Preparation phases for RD are the same as the general PREP phases for word instructions, paragraph 3–59.

Figure 3–191' shows the simplified phase sequence for the RD instruction. Table 3–87 lists the detailed logic sequence during the execution phases.





Phase	Function Performed		S	Comments	
PREP	<u>At end of PREP:</u> (P) : Program address (B) : Effective address (A) : Zeros	AXRRINH	=	FARWD OLC PRE3 +	Enter zeros into A when AXRR is performed in
	Reset condition code flip-flops	FARWD R/CC	=	OU6 (O4 O5) + FARWD PRE3 +	PRE1 Prepare to read SENSE switches or receive con- dition code from other element
					Mnemonic: RD (6C, EC)

Table 3-87. Read Direct Sequence (Cont.	.)
---	----

Phase	Function Performed			Signals Involved	Comments
PH1	One clock long				
T5Ļ	(B16-B31)-/(D1032/1-D1047/1) Internal Mode (B16-B19 = 0):	DIOXB	=	FARWD PH1	Present bits 16 through 31 of effective address to other system element on RD/WD lines
	(KSS1-KSS4) /-> (CC1-CC4)	CCXRWD	=	FARWD B1619Z PH1	Set condition code according to PCP SENSE switch es
	(MFL0-MFL7)/(A24-A31)	AXPARITY	=	RDXMFI	Set A24 through A31
		RDXMFI	=	OLC CCXRWD B27/1	according to memory fault indicators if B27 = 1
	Enable signal (S∕SXA) if R≠0	(S/SXA)	=	FARWD PHI NRZ +	Preset adder for AS in PH8
	Reset memory fault indicators if R≠0	MFR	=	RDXMFI NRZ +	MFR set to memory via cable driver
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH2 or
		(S/T8L)	=	FARWD NPREP	РН8
		R/NT8L	=	•••	
	Branch to PH8	BRPH8	=	FARWD B1619Z PH1	
		S/PH8	=	BRPH8 NCLEAR +	
		R∕PH8	=	•••	
PH2	One clock long				
T8L	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH3
		(S/T8L)	=	FARWD NPREP	
		R/NT8L	=	•••	
рнз	One clock long				
T8'L	Reset flip-flop NDIOFS	R/NDIOFS	=	(S/DIOFS)	Set function strobe, to be
		(S/DIOFS)	=	FARWD PH3	transmitted to other ele- ment via RD/WD control
		/DIO48/	=	DIOFS	line DIO48
	MC-1-/MC	MDC7	-	FARWD PH3 +	Decrement macro-counter from 00000000 to 1111111 to make instruction interruptible
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH6
		(S/T8L)	=	FARWD NPREP +	
		R/NT8L	=	•••	
		•			Mnemonic: RD (6C, EC)

Mnemonic: RD (6C, EC)

(Continued)

.

Table 3-87. Read Direct Sequence (Cont.)

Phase	Function Performed		S	ignals Involved	Comments
рнз	Branch to PH6	BRPH6	=	FARWD PH3 +	
T8L		S/PH6	=	BRPH6 NIOEN NCLEAR +	
(Cont.)		R∕PH6	=	•••	
PH6	One clock long				
T8 L	Enable signal IOEN6 until DIOEXIT goes true	IOEN6	=	FARWD PH6 NEWDM NDIOEXIT NMC0005Z	I/O service call enable
	Enable signal DIOIND when	DIOIND	=	NDIOT2 DIOT3	FSA is function strobe
	function strobe acknowledge is received	S/DIOT3	=	FSA + DIOIND	acknowledge received from other system elemen
1	is received	R/DIOT3	=	• • •	filom other system eremen
		FSA	=	DIO49 +	
	(/DIO0/-/DIO31/)- /- (DIO0/1-DIO31/1)	DIOXDIO	=	DIOIND	Receive 32 data bits from selected element via RD/WD lines
	Set flip-flops CC3 and CC4 according to DIO51 and DIO52	S/CC3 (S/CC3/1) S/CC4 (S/CC4/1)		(S/CC3/1) + DIO51 DIOIND + (S/CC4/1) + DIO52 DIOIND +	Receive two condition code bits from selected element via RD/WD lines
	Reset flip-flop NT8L	(5/004/1) S/NT8L (S/T8L) R/NT8L	=	N(S/T8L) FARWD NPREP	Set clock T8L for PH7
	Sustain PH6 until DIOEXIT	BRPH6	=	FARWD PH6 NDIOEXIT	If no I/O action,
		DIOEXIT	=	DIOT2 NDIOT1	DIOEXIT rises four clock
		S/DIOT2	=	NIOACT	times after FSA goes tru If I/O action takes pla
		S/DIOT1	=	DIOIND	NDIOEXIT is delayed
		R/DIOTI	=	NDIOT3	until the I/O action is complete
		(See figure 3-192)			
PH7	One clock long				
T8L	(DIO0/1-DIO31/1)-/-(A0-A31)	Adder logic s	set at	PH7 clock	Transfer incoming data bits to A-register
	Enable signal (S/SXA)	(S/SXA)	=	FARWD PH6 NDIOEXIT NRZ	Preset adder for A
	Set flip-flop RW	S/RW (S/RW)	=	(S/RW) FARWD PH7 OLC NRZ	Prepare to write into private memory
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH8
		(S/T8L)	=	FARWD NPREP	
		R/NT8L	=	•••	
	· · · ·	1			Mnemonic: RD (6C, EC)

Mnemonic: RD (6C, EC)

Ph ase	Function Performed		Si	gnals Involved	Comments
	(Entered from PH1 if internal mode)				
PH8	One clock long				
T8 L	(A0-A31)	Adder logic set	t at	PH7 clock	Write incoming data or memory fault indicator
	(SO-S31) -/ (RWO-RW31)	RWXS	=	RW	bits in private memory via sum bus
	Set flip-flop MRQ	(S/MRQ/1)	=	(S/MRQ/1) + FARWD PH8 + 	Request for core memory cycle
	Set flip-flop DRQ	S/DRQ		(S/DRQ) NCLEAR BRPH10 +	Data request, inhibiting transmission of another clock until data release
	Branch to PH10	R/DRQ BRPH10 S/PH10 R/PH10	= = =	 FARWD PH8 + BRPH10 NCLEAR +	received from memory
PH10 DR	Sustained until data release ENDE functions				

Table 3-87. Read Direct Sequence (Cont.)




Figure 3-192. DIO Timing Flip-Flops, Simplified Logic Diagram

WRITE DIRECT (WD; 6D, ED). The WD instruction operates in one of three modes depending on the state of bits 16 through 19 of the instruction word. If this field contains X'3' through X'F', the computer operates in the external mode, communicating directly with other system elements without the aid of an input/output unit. The signals are carried on the read direct/write direct (RD/WD) lines consisting of 16 address lines, 32 data lines, two condition code lines, and various control lines. If bits 16 through 19 of the instruction word contain X'1', the interrupt control mode is entered to alter the various states of the individual interrupt levels in the CPU interrupt system. If bits 16 through 19 contain zeros, the computer performs internal control operations.

External Mode. In the external mode, the computer presents bits 16 through 31 of the effective address to other elements of the Sigma 5 system on the RD/WD address lines. These bits identify a specific element of the Sigma 5 system that is to receive control information from the CPU. If the R field of the WD instruction is nonzero, the 32-bit contents of the private memory register specified by the R field are transmitted to the specified element on the RD/WD data lines. If the R field is zero, 32 zeros are transmitted to the specified element. The specified element may return information to set bits 3 and 4 of the condition code.

Interrupt Mode. If bits 16 through 19 of the WD instruction contain 0001, the states of the interrupt levels in the CPU interrupt system are changed according to the states of bits 16 through 31 of the private memory register specified by the R field of the instruction. Bit position 16 of register R contains the selection bit for the highest priority (lowest numbered) interrupt level within the group, and bit position 31 of register R contains the selection bit for the lowest priority (highest numbered) interrupt level within the group. Bits 28 through 31 of the effective address specify the identification number of the group of interrupt levels to be controlled by the instruction. Bits 21 through 23 of the effective address contain a function code that specifies the type of control to be used.

Internal Mode. If bits 16 through 19 of the WD instruction contain zeros, the program is in the internal computer control mode. In this mode the condition code is set according to the states of the four SENSE switches on the processor control panel. If a particular SENSE switch is set, the corresponding condition code bit is set to a one; if a SENSE switch is reset, the corresponding condition code bit is reset to zero.

If bit positions 26 and 27 of the internal mode WD instruction contain ones, the interrupt inhibit bits in the program status doubleword (bits 37 through 39) are set, if in the zero state, according to bits 29 through 31 of the WD instruction. If any or all of bits 29 through 31 of the effective address are ones, the corresponding inhibit bits in the program status doubleword are set to ones. The current state of an inhibit bit is not affected if the corresponding bit position in the effective address contains a zero.

If bit position 26 of the internal mode instruction word contains a one and bit position 27 contains a zero (bit 25 not set) the interrupt inhibit bits of the program status doubleword are reset, if in the one state, according to bits 29 through 31 of the WD instruction. If any or all of bits 29 through 31 of the effective address are ones, the corresponding inhibit bits in the program status doubleword are reset to zero. The current state of an inhibit bit is not affected if a corresponding bit position of the effective address contains a zero.

When bit positions 25 and 31 of the internal mode WD instruction contain ones, the ALARM indicator on the maintenance section of the processor control panel is set. The ALARM indicator is reset with an internal mode WD instruction containing a one in bit position 25.

The CPU program-controlled-frequency flip-flop (MUSIC) is toggled with an internal mode WD instruction containing ones in bit positions 25 and 30. In response to the instruction, the flip-flop toggles.

An AUDIO signal is generated from the ALARM and MUSIC flip-flops and connected through the AUDIO switch on the processor control panel to the computer speaker. When flip-flop ALARM is set, a 1000-hz AUDIO signal is generated if the PCP COMPUTE switch is in the RUN position. The MUSIC flip-flop generates an AUDIO signal with a frequency determined by the rate at which the MUSIC flip-flop is toggled.

The integral IOP inhibit signal, set when the watchdog timer runout trap is activated, is reset by an internal mode WD instruction with ones in bit positions 25, 26, and 29 (or by manual control).

<u>WD Phase Sequence</u>. Preparation phases for WD are the same as the general PREP phases for word instructions, paragraph 3–59.

Figure 3-193 shows the simplified phase sequence for the WD instruction. Table 3-88 lists the detailed logic sequence during the execution phases.

PREP	<u>PH1</u>	<u>PH2</u>	<u>PH3</u>	<u>PH6</u>	<u>PH7</u>	<u>PH8</u>	<u>PH10</u>
(P) : PROGRAM ADDRESS	A0-31		MC-1 — (S∕SXA) IF R ≠ 0	 / мс 0-	! / − NT8L 0		/
(B) : EFFECTIVE ADDRESS	EFFECTIV	H DIO32-47/1 VE ADDRESS H NT8L 0	 	 / DIOFS	 		
			FUNC	TION STROBE	1		
	INTERNAL MODE	:	 0	MT8L		BRPH10	ENDE
DIRECT DATA)	KSS-	<mark>∕ →</mark> cc	BRPH6	(S/SXA) IF NDIOEXIT	1	1	
		ALARM 25 AND B31 = 1			DIOWD		
(S∕SXA) IF R ≠ 0	1 OR 0	/ MUSIC 1D B30 = 1	 	IOEN6 IF NOT			
₽∕CC	۱	<mark>∕ →</mark> DIOWD			l		
	(S/SXA)			IF FSA RECEIVED	≁ → CC3	1	
	IFR≠0			1 1	DIO51 / ~ CC4	1	
				BRPH6 IF NDIOEXIT	DIO52		
	BRPH8	INTERRUPT CONTROL MODE:	INTERRUPT CONTROL MODE:	INTERRUPT CONTROL MODE:	 		
		A		 /DAT_AS	 ∕ → DAT		
		INTERRUPT (S∕SXA) IF R ≠ 0	SELECTION BITS	ļ			
					1		
۱ - ۱					1		901172A. 3223

Figure 3-193. Write Direct Instruction, Phase Sequence Diagram

Table	3 - 88.	Write	Direct	Sequence
-------	----------------	-------	--------	----------

Phase	Function Performed			Signals Involved	Comments
PREP	<u>At end of PREP</u> : (P) : Program address (B) : Effective address				Address of next instruction Mode and function
	 (A) : Contents of private memory register R 				Interrupt selection bits
	Enable signal (S/SXA) if $R \neq 0$	(S/SXA)	=	FARWD (PRE/34 + PH2) NRZ +	Preset adder for AS in PH1
		FARWD	=	OU6 (O4 O5) +	
	Reset condition code flip-flops	R/CC	=	FARWD PRE3 +	Prepare to read SENSE switches or receive code from other element
		<u> </u>			Mnemonic: WD (6D, ED)

Table 3-88. Write Direct Sequence (Cont.)	Table 3-88.	Write Dire	ct Sequence	(Cont.)
---	-------------	------------	-------------	---------

Phase	Function Performed		Sig	inals Involved	Comments		
PH1 T5L	One clock long (A0-A31)	Adder logic se	t at	last PREP clock	Present contents of private memory register R or zeros to other element via bits		
	(\$0-\$31)- / (DIO0/1-DIO31/1)	DIOXS	=	FARWD PH1 NB1619Z	0 through 31 of RD/WD lines		
	(B16-B31) - / → (DIO32/1-DIO47/1)	DIOXB	=	FARWD PH1	Present effective address to other element or inter- rupt system via bits 32 through 47 of RD/WD lines		
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH2		
		(S/T8L) R/NT8L	=	FARWD NPREP +			
	Internal mode (B16-B19 = 0):						
	(KSS1-KSS4)-/(CC1-CC4)	CCXRWD	=	FARWD B1619Z PH1	Set condition code according to PCP SENSE switches		
	Set counter, input/output, and external interrupt group inhibit flip-flops in program status doubleword Set or reset ALARM indicator on processor control panel Toggle program-controlled- frequency flip-flop (PCF)	S/CIF (S/CIF/1) R/CIF (R/CIF) S/II (S/II) R/II (R/II) S/EI (S/EI) R/EI (R/EI) INHXWD S/ALARM WDINT R/ALARM S/MUSIC R/MUSIC		(\$/CIF/1) + INHXWD B29 B27 (R/CIF) INHXWD B29 + (\$/II) + INHXWD B30 B27 (R/II) INHXWD B30 + (\$/EI) INHXWD B31 B27 (R/EI) INHXWD B31 B27 (R/EI) INHXWD B31 + CCXRWD OLD B26 WDINT B31 CCXRWD OLD B25 WDINT HRESET WDINT B30 NMUSIC WDINT B30	Set interrupt group inhibit specified by B29 through B31 if B27 = 1. Reset specified inhibit if B27 = 0. B26 specifies setting interrupt inhibits or resetting IOP inhibit Alarm also resets when PCF is toggled (B25 true) 1000-hz audio signal transmitted to speaker when ALARM is set and COMPUTE switch is in		
	Transmit 1–hz alarm or music to speaker through AUDIO switch	AUDIO	=	MUSIC NALARM + ALARM KRUN 1KC	RUN position. PCF out- put also transmitted to speaker as AUDIO signal		
	Reset direct input/output write	(R/NDIOWD)	=	(\$/DIOWD)	Prepare to transmit infor-		
	flip-flop NDIOWD	(S/DIOWD)	=	FARWD PH1 OLD	mation to other system element in interrupt mode		
	Enable signal (S/SXA)	(S/SXA)	=	FARWD (PH1 + PH3) NRZ +	Preset adder for A ———————————————————————————————————		

Table 3- 88.	Write	Direct	Sequence	(Cont.))
---------------------	-------	--------	----------	---------	---

Phase	Function Performed			Signals Involved	Comments
PH1 T5L (Cont.)	Branch to PH8 if internal mode	в R РН8 S/PH8 R/PH8	=	FARWD B1619Z PH1 + BRPH8 NCLEAR +	
	Set flip-flop NIOWD	S/NIOWD	=	WDINT B29 +	Reset integral IOP inhibit if B25, B26, and B29 are true
	Interrupt control mode (B19 = 1):				
PH2	One clock long				
T8L	(A0-A31)	Adder preset	at F	PH1 clock	Transfer contents of pri-
	(S16-S31)- / (DAT16-DAT31)	DATn	=	S _n EWDM	vate memory register R to interrupt system via DAT lines. Bit 19 in instruc-
		EWDM	=	NB16 NB17 NB18 B19 Diowd	tion word specifies inter- rupt control mode
	Enable signal (S/SXA)	(S/SXA)	=	FARWD (PRE/34 + PH2) NRZ +	Preset adder for A
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH3
		(S/T8L)	=	FARWD NPREP +	
		R/NT8L	=	•••	
PH3	One clock long				
T8L	(A0-A31)	Adder preset	at F	PH2 clock	Transfer contents of R- register to interrupt system
	(\$16-\$31)- /- (DAT16-DAT31)	DATn	=	S _n EWDM	if interrupt control mode
	Enable signal (S/SXA)	(S/SXA)	=	FARWD (PH1 + PH3) NRZ +	
	MC-1 -/ MC	MDC7	=	FARWD PH3 +	Decrement macro-counter from 00000000 to 1111111 to make instruction interruptible
	Reset flip-flop NDIOFS	R/NDIOFS	=	(S/DIOFS)	Transmit function strobe
		(S/DIOFS)	=	FARWD PH3	on DIO48
		/DIO48/	=	DIOFS	
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH6
		(S/T8L)	=	FARWD NPREP +	
		R/NT8L	=	• • •	
	Branch to PH6	BRPH6	=	FARWD PH3 +	
		S/PH6	=	BRPH6 NIOEN NCLEAR +	
		R/PH6	=	•••	
			_		Mnemonic: WD (6D, ED)

Table 3-88. Write Direct Sequence (Cont.)	Table	3-88.	Write	Direct	Sequence	(Cont.
---	-------	-------	-------	--------	----------	--------

Phase	Function Performed			Signals Involved	Comments
РН6	One clock long				
T8L	(A0-A31)►(S0-S31)	Adder logic s	et a	it PH3 clock	Transfer contents of R-
	(\$16-\$31) (DAT16-DAT31)	DAT	=	S EWDM	register to interrupt system
	Enable signal (S/SXA)	(S/SXA)	=	FARWD PH6 NDIOEXIT NRZ +	Continue to present R- register contents to inter- rupt system until DIOEXIT
	Enable signal IOEN6	IOEN6	=	FARWD PH6 NEWDM NDIOEXIT NMC0005Z	I/O service call enable if not interrupt control mode
	Set flip-flop NDIOWD	s/NDIOWD	=	DIOEXIT	Clear direct I/O write flip-flop
	Enable signal DIOIND when	DIOIND	=	NDIOT2 DIOT3	FSA is function strobe
	function strobe acknowledge is received	S/DIOT3	=	FSA + DIOIND (See figure 3–193)	acknowledge received from other system element
		R/DIOT3	=	•••	
		FSA	=	DIO49	
Set flip-flops CC3 and CC4 according to DIO51 and DIO52		S/CC3	=	(S/CC3/1)	Receive two condition
	(S/CC3/1)	=	DIO51 DIOIND +	code bits from selected element via RD/WD lines	
		S/CC4	=	(\$/CC4/1)	,
		(S/CC4/1)	=	DIO52 DIOIND +	
	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH7
		(S/T8L)	=	FARWD NPREP +	
		R/NT8L	=	•••	
	Sustain PH6 until DIOEXIT	BRPH6	=	FARWD PH6 NDIOEXIT	If not I/O action,
		DIOEXIT	=	DIOT2 NDIOT1	DIOEXIT rises four clock
		S/DIOT2	=	NIOACT	times after FSA goes true. If I/O action takes place
		S/DIOT1	=	DIOIND	NDIOEXIT is delayed until the action is
		R/DIOT1	=	NDIOT3 (See figure 3-193)	completed
PH7	One clock long				
T8L	Reset flip-flop NT8L	S/NT8L	=	N(S/T8L)	Set clock T8L for PH8
		(S/T8L)	=	FARWD NPREP +	
		R/NT8L	=		
	· · · · · · · · · · · · · · · · · · ·				Mnemonic: WD (6D, ED)

PhaseFunctionPH8One clock long	Function Performed			Comments		
	One clock long	s/MrQ		(S/MRQ/1) +		
T8L	Set flip-flop MRQ	(S/MRQ/1) =	FARWD PH8 +	Request for core memory	
		R/MRQ	=	•••	cycle	
à	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Data request, inhibiting	
		(S/DRQ)	=	BRPH 10	transmission of another clock until data release	
-		R/DRQ	=	•••	received from memory	
	Branch to PH10	BRPH10	=	FARWD PHB +		
		S/PH10	=	NCLEAR BRPH10 +		
	•	R/PH10	=	• • •		
P H10	Sustained until data release					
DR	ENDE functions					

Table 3-88. Write Direct Sequence (Cont.)

Mnemonic: WD (6D, ED)

3-82 Family of Input/Output Instructions (FAIO)

<u>GENERAL</u>. The Sigma 5 CPU uses this family of instructions to communicate with standard peripheral devices such as line printers, card readers, and tape punches. If execution of an input/output instruction is attempted while the computer is in the slave mode (bit 8 of the current program status doubleword is a one), the computer aborts the instruction unconditionally and traps to location X'40'. Indirect addressing and indexing are performed in the same way as for the other instructions. With the exception of the AIO instruction, the 11 low-order bits of the effective address constitute the I/O address. For the AIO instruction, the device that initiated the interrupt call returns its 11-bit I/O address as part of the status response. Following is a list of instructions that comprise the FAIO:

- SIO Start Input/Output
- TIO Test Input/Output
- TDV Test Device
- HIO Halt Input/Output
- AIO Acknowledge Input/Output Interrupt

<u>SIO INSTRUCTION</u>. This instruction is used to initiate an input/output operation in the addressed device. In response, and based on the contents of the R field, the addressed IOP returns zero, one, or two words of status and condition codes CC1 and CC2. Also, the addressed IOP examines contents of private memory register 0 for address of first command doubleword in core memory. Figure 3–194 shows the structure of the instruction word, status format, distribution of data in the applicable registers, command doubleword format, and the significance of the condition codes.

<u>HIO INSTRUCTION</u>. This instruction is used to halt an input/output operation in the addressed device. If the device is in the interrupt pending condition, the condition is cleared. Information shown in figure 3–194 also applies to the HIO instruction, with the following exceptions:

a. The contents of private memory register () are not examined.

b. There is no command doubleword associated with an HIO instruction.

- c. Condition codes are interpreted as follows:
 - 1. CC1 CC2 = Address not recognized

2. NCC1 CC2 = Address recognized but device controller was busy at the time of the HIO instruction

d. FUSIO is false.

<u>TIO INSTRUCTION</u>, This instruction tests the current status of the addressed device, device controller, and

IOP. No operation is initiated or terminated. Information shown in figure 3–194 also applies to the TIO instruction, with the following exceptions:

a. The contents of private memory register () are not examined.

b. There is no command doubleword associated with a TIO instruction.

- c. Condition codes are interpreted as follows:
 - 1. CC1 CC2 = Address not recognized
 - 2. CC1 NCC2 = IOP busy
 - 3. NCC1 CC2 = SIO cannot be accepted
- d. FUSIO is false.

IDV INSTRUCTION. This instruction tests conditions in the addressed device not obtainable by means of a TIO instruction. Operation of the device, device controller, and IOP are not affected by this instruction. Information shown in figure 3–194 also applies to the TDV instruction, with the following exceptions:

a. The contents of private memory register 0 are not examined.

b. There is no command doubleword associated with a TDV instruction.

- c. Condition codes are interpreted as follows:
 - 1. CC1 CC2 = Address not recognized
 - 2. CC1 NCC2 = IOP busy
- 3. NCC1 CC2 = Device-dependent condition exists
 - d. FUSIO is false.

AIO INSTRUCTION. This instruction is executed in response to an interrupt call issued by any device controller and is used to determine which device controller raised the interrupt call and for what purpose. In response, the highest priority device controller with an interrupt pending returns its address and condition codes CC1 and CC2, which specify the type of interrupt. Figure 3-195 illustrates the structure of the instruction word, the status format, and the significance of condition codes CC1 and CC2.




Figure 3-194. Start Input/Output Instruction Format




Figure 3-195. Acknowledge Input/Output Interrupt Instruction Format

the I/O instructed in post-	tions are t ragraph 3–	he same as the g 59. The execu	ration phases for Jeneral PREP phases Jition phases of the	Instruction	Type of IOP	Sequence Chart	Flow Diagram
I/O instruction and illustrated	is are descr in associat	ibed in four pha ed flow diagram	se sequence charts is as follows:	SIO, HIO, TIO, TDV	Integral	Table 3 -90	Figure 3 -197
Instruction	Type of IOP	Sequence Chart	Flow Diagram	AIO	MIOP	Table 3 -91	Figure 3–198
SIO, HIO TIO, TDV	MIOP	Table 3 -89	Figure 3 -196	AIO	Integral	Table 3 -92	Figure 3 – 199




Figure 3-196. SIO, HIO, TIO, TDV, Flow Diagram for MIOP

Nor on S

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP

Phase	Function Performed	Signals Involved	Comments
PREP	<u>At end of PREP</u> : (B): Program addr e ss		New instruction address
	(D): IOPADD		IOP, device controller, device address
	(P): IOPADD		
	If SIO, (A): RR		First command double- word (CDW) address
PH1	One clock long		
T5L	Opcode transferred from O-register to function lines		
	(O2, 6, 7) → (FNC0C, 1C,	<u>SIO TIO TDV HIO</u>	Specify the type of
	2C)	/FNC0C/ 0 0 0 0	instruction to be executed
		/FNC1C/ 0 0 1 1	
		/FNC2C/ 0 1 0 1	
•	IOP address transferred from the P–register to the address lines:		
	(P21, 22, 23) (SW5, 6, 3)	$S/SW5$ = $(S/SW5) + \dots$ $(S/SW5)$ = $FAIO$ PH1 P21 + $FAIO$ = $OU4$ (O4 O5) $R/SW5$ = $(R/SW5)$ $S/SW6$ = $(S/SW6) + \dots$ $(S/SW6)$ = $FAIO$ PH1 P22 $R/SW6$ = $RESET/A$	Specify one of eight IOP's
		S/SW3 = (S/SW3) +	
		(S/SW3) = FAIO PH1 P23	
		R/SW3 = RESET/A	
	(D24–D31) -/ - (D0–D7)	DXDR8 = (FAIO PH1) +	Align device controller/ device address by means of a right circular shift. Bits 0 through 7 of the D-register will be transferred to the A- register during PH2
	L	_I	Mnemonic: SIO (4C, CC TIO (4D, CD TDV (4E, CE HIO (4F, CF

(Continued)

•

Not our E

Table 3–89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase [Function Performed	9	Signal	s Involved	Comments	
PH1	20 -/- P	S/P26	=	(S/P26) +	Preset P-register to	
T5L		(S/P26)	=	(FAIO PH1) +	X'20' by forcing a 1	
Cont.)		R/P26	=	PX +	into bit 26 and resetting the other 16 bits. Dur-	
		PX	**	FAIO PH1 +	ing PH2 a word is trans- mitted to the addressed MIOP via location X'20' in core memory	
	Enable signal (S/SXD)	(S/SXD)	=	(FAIO PH1) +	Preset adder for DS in PH2	
PH2	One clock long					
T5L	(D0-D7)	Adder logic set	at PH	1 clock		
	(S0-S7) - / (A0-A7)	AXS/0	=	AXS/4 +	Transfer device con-	
If R field is not zero (NRZ), set flip-flop A9 If R field is not zero and even (NR31), set flip-flop A8		AXS/4	=	AXS/2	troller/device address	
		AXS/2	=	(FAIO PH2) +	to th e A-regi ster	
		S/A9	=	(S/A9) IOAXST +	Generate R portion of	
		set flip-flop A9	(S/A9)	=	(FAIO PH2) NRZ +	word to be stored in
	IOAXST	=	(FAIO PH2) +	location X'20' of core memory		
	R/A9	=	AX/1	,		
	S/A8 (S/A8)	=	(S/A8) IOAXST + (FAIO PH2) NR31 NRZ +			
		R/A8	=	AX/1		
	Enable signal (S/SXA)	(S/SXA)	=	(FAIO PH2) +	Preset adder logic for A	
	Set flip-flop MBXS	S/MBXS	=	(S/MBXS)	Prepare to transfer	
		(S/MBXS)	=	(FAIO/1 PH2) (NIOPADD +)	contents of A-register to core memory	
		NIOPADD	=	SW5 + SW6 + SW3	Indicates multiplexing	
		R/MBXS	=	•••	IOP	
	Set flip-flop MRQ	s/mrq	=	(S/MRQ)	Memory request for	
		(S/MRQ)	=	(S/MBXS) +	transferring contents of A-register	
		R/MRQ	=	•••		
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR-2	Inhibits transmission of	
		(S/DRQ)	=	(S/MBXS) +	another clock until date release is received from	
		R/DRQ	=	•••	core memory	
	Reset flip-flops CC1 and CC2	R/CC1	=	(R/CC1)	CC1 and/or CC2 are se	
		(R/CC1)	=	(R/CC1/1) +	in PH4 if specified by	
		(R/CC1/1)	=	(FAIO PH2) +	conditions in the addressed MIOP	
					Mnemonic: SIO (4C, C) TIO (4D, C) TDV (4E, C) HIO (4F, C)	

(Continued)

•

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phas e	Function Performed	Sig	gnals	Involved	Comments
PH2 T5L (Cont.)	If NPR, set flip-flop SWO	R/CC2 (R/CC2) (R/CC2/1) S/SW0 (S/SW0) R/SW0		(R/CC2) (R/CC2/1) + (FAIO PH2) + (S/SW0) NCLEAR + (FAIO PH2) NPR + (R/SW0)	Early detect of NPR, indicating that previous operation has been completed. If NSW0, NPR is checked again in PH3
PH3 DR or T5L	One or more clocks long, de- pending on the state of flip-flop SWO. First clock controlled by data release signal DR. Subse- quent clocks, if any, are T5L				
	(A0-A31)	Adder logic set at MBXS	+ PH: =	2 clock Set at PH2 clock	Transfer contents of A-register into location X'20' of core memory
	If R field odd (R31), increment P-register	PUC31	=	(FAIO PH3) R31 +	Set core memory ad- dress to X'21'. When R is odd, the addressed MIOP places a single word of status in loca- tion X'21' of the core memory
	If flip-flop SW0 was not set in PH2, set SW0 when PR goes low	S/SWO (S/SWO) R/SWO	=	(S/SW0) NCLEAR-2 (FAIO PH3) NPR + (R/SW0)	Wait for NPR from pre- vious operation
	If NSWO, enable signal BRPH3	BRPH3	=	FAIO PH3-B NSW0-1	Sustain PH3 until flip- flop SW0 gets set
	If SW0, set flip-flop IOCONST	s/ioconst (s/ioconst) r/ioconst	11 11 11	(S/IOCONST) (FAIO PH3) SW0 (R/IOCONST) +	Raise control strobe before entering PH4
PH4 T5L or T8L	Two or more clocks, depending on the state of flip-flop SWO. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L				
	If PR, reset flip-flop SWO	R/SWO (R/SWO)	=	(R/SWO) (FAIO PH4) PR +	Wait until addressed MIOP returns PR signal in response to the con- trol strobe signal
	<u> </u>	kananan <u>a</u> 10 karang sa ka			Mnemonic:SIO (4C, CC TIO (4D, CD TDV (4E, CE HIO (4F, CF

Table 3–89.	SIO,	TIO,	TDV,	HIO	Sequence	for	MIOP	(Cont.)	
-------------	------	------	------	-----	----------	-----	------	---------	--

Phase .	Function Performed	Si	Comments		
PH4 T5L or	If SWO, enable signal BRPH4	BRPH4	=	(FAIO PH4) SW0 NSW2	Sustain PH4 while flip- flop SW0 is in the set state
T8L (Cont.)	If NSWO, and R field is zero (RZ), enable signal BRPH9	BRPH9	=	(FAIO PH4) NSW0 RZ +	If R is zero, status is not required
	If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQ	S/MRQ	=	(S/MRQ/2) +	Memory request for
		(S/MRQ/2)	· =	(FAIO PH4) (NRZ NSW0) +	reading status word from X'20' (R even) or X'21' (R odd) of core memory
		R/MRQ	=	• • •	
		S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	(S/MRQ/2) +	another clock until data release signal is
		R/DRQ	=	•••	received from core memory
	If NSW0, set flip-flops CC1 and/or CC2 if specified	s/cci	=	(FAIO PH4) NSW0 COND1 +	Setting of CC1 and CC2 is controlled by
		R/CC1	=	(R/CC1)	conditions in the addressed MIOP
		s/CC2	=	(FAIO PH4) NSW0 COND2	
		R/CC2	=	(R/CC2)	
	If NSW0, reset flip-flop IOCONST	R/IOCONST	=	(R/IOCONST) +	Drop control strobe in response to PR
		(R/IOCONST) =	(FAIO PH5) NSW0 +	
PH5	On e clock long			a provinsi a da a	
NSW0 DR	(MB0-MB31)	СХМВ	=	DG = /DG/	Transfer word from lo-
DK	(C0-C31) / - (D0-D31)	DXC-0 thru DXC-3	н	DXC	cation X'20' (R even)o X'21' (R odd) of core memory into the C- register and then to the D-register
		DXC	=	(FAIO PH5) NSW0 +	
	If R even (NR31), increment P-register and set flip-flop MRQ and reset flip-flop NMRQP1	PUC31	=	(FAIO/1 PH5) NR31 NSW0 +	Prepare to read second of two status words out of core memory. Lo- cation of this word is
		S/MRQ	=	(S/MRQ)	
		(S/MRQ)	=	(S/MRQ/3) +	X'21'
		(S/MRQ/3)	=	(FAIO PH5) NSWO NR31	
		R/MRQ	=	•••	
		S/NMRQP1	=	N(SMRQ/3) +	Delays setting of flip-
		R/NMRQP1	=	•••	flop DRQ
					Mnemonic: \$10 (4C, CC TIO (4D, CC TDV (4E, CE HIO (4F, CF

(Continued)

•

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phas e	Function Performed	Sig	nals	Involved	Comments
PH5 NSW0	If R is odd (R31), enable signal (S/SXD) and set flip-flop RW	(S/SXD)	=	(FAIO PH5) NSW0 R31 +	Preset adder for D————————————————————————————————————
DR (Cont.)		S/RW	=	(S/RW/1) +	Prepare to transfer
		(S/RW/1)	=	(S/RW) +	status word into private memory register R
		(S/RW)	=	(FAIO PH5) NSWO R31	
		R/RW	=	•••	
PH6 T5L	One clock long. Clock is T5L if R is even, T8L if R is odd				
or T8L	If R is even, set flip-flop DRQ and	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of
	shift D-register 8 places to the right	(S/DRQ)	=	MRQP1	another clock until data release signal
		R/DRQ	=	•••	received from core memory
		DXDR8	=	(FAIO PH6) +	First step of CDW address alignment. Meaningful only if R is even
	If R is odd:				
	(D0-D31)	Adder logic set at	PH5	clock	Transfer IOP status a
		RWXS/0- RWXS/3	=	RW	byte count from D-register to private memory register R
	Enable signal BRPH9	BRPH9	=	(FAIO PH6) NSW0 R31 +	If R is odd, transfer of additional status infor- mation will not be performed
PH7	One clock long				anna 🖌
DR	Enable signal DXDR8	DXDR8	=	(FAIO PH7) +	Second and final step of CDW address alignment
	(MB0-MB31)	СХӍВ	=	DG =/DG/	Transfer second status word from location X'21' of core memory to the C-register. Dur- ing PH8 contents of C-register will be clocked into the D-register
		1		,,,,,,	Mnemonic:SIO (4C, C TIO (4D, C TDV (4E, C HIO (4F, C

Table 3-89	SIO	τiΟ	TDV	ню	Sequence	for	MIOP (Cont.)	١
Table 3-07.	510,	·10,	10,	mo	Sedneuce	101	MICF (Conf.	/

Ph ase	Function Performed	Sig	Comments		
PH7 DR	Enable signal (S/SXD)	(S/SXD)	=	(FAIO PH7) +	Preset adder for D
(Cont.)	Set flip-flop RW	S/RW	=	(S/RW/1) +	Prepare to write CDW
		(S/RW/1)	=	(S/RW) +	address into private memory register R
		(S/RW)	=	(FAIO PH7) +	inclusive register it
		R∕RW	=	•••	
PH8	One clock long				
T8L	(D0-D31)	Adder logic set at	PH7	clock	Transfer CDW address
	(SO-S31) - / - (RWO-RW31) (R)	RWXS/0- RWXS/3	=	RW	from D-register to private memory regis- ter R
	(C0-C31) -/ (D0-D31)	DXC-0 thru DXC-3	=	DXC	Transfer second word of status
		DXC	=	(FAIO PH8) +	and byte count) into the D-register
PH9 T8L	One clock long				
	If R field not zero (NRZ) and even (NR31), enable signal (S/SXD), set flip–flop RW, and reset flip–flop NLR31F	(S/SXD)	=	IOBR9 NSW0 +	Preset adder for
		IOBR9	=	FAIO/1 NR31 NRZ PH9	D►S in PH10
		S/RW	=	(S/RW/1)	Prepare to write IOP
		(S/RW/1)	=	(S/RW) +	status and byte count into private memory register Ru1
		(S/RW)	=	IOBR9 NSW0 +	
		R∕R₩	=	•••	
		S/NLR31F	=	N(S/LR31)	Force a one on private
		(S/LR31)	=	(FAIO PH9 NSW0) +	memory address line LR31 during PH10 to select private memory
		R/NLR31F	=	•••	register Rul
4	, pane	L			Mnemonic: SIO (4C, C TIO (4D, C TDV (4E, C HIO (4F, C

Table 3-89. SIO, TIO, TDV, HIO Sequence for MIOP (Cont.)

Phase .	Function Performed (BO-B31)	S	Comments		
PH9 T8L		S×B	=	PXSXB NDIS	Transfer next instruc- tion address to
Cont.)		PXSXB	=	NFAFL NFAMDS PH9	P-register
	(S15-S31) -/ -> (P15-P31)	PXS	=	PXSXB +	
	Set flip-flops MRQ and DRQ	s/mrq	Ξ	(S/MRQ)	Prepare to read next instruction from core
		(S/MRQ)	=	(S/MRQ/2) +	memory
		(S/MRQ/2)	=	PXSXB NINTRAP2	
		R/MRQ	=	•••	
		S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of another clock until
		(S/DRQ)	=	(S/MRQ/2) + (S/DRQ/2) +	data release is re- ceived from core
		(S/DRQ/2)	=	PH9 +	memory
		R/DRQ	=	* * *	
PH10 DR	One clock long				
DK	If R not zero (NRZ) and even (NR31):				
	(D0-D31)	(S/SXD)	=	PH10 +	Transfer IOP status and byte count from D-register to private memory register Ru1
	(SO-S31) / (RWO-RW31) (Ru1)	RWXS/0- RWXS/3	=	RW	
	ENDE functions				
	L	1	<u></u>		Mnemonic:SIO (4C, TIO (4D,
					TDV (4E, HIO (4F,

OUR 10P






Figure 3-197. SIO, HIO, TIO, TDV Flow Diagram for Integral IOP (Sheet 1 of 2)





-

Phase	Function Performed		Signals Involved	Comments
PREP	At end of PREP:			
	(B): Program address			New instruction addre
	, (D): IOPADD			IOP, device controlle device address
	(P): IOPADD			
	ι If SIO, (A) : RR			First command double- word (CDW) address
PH1	One clock long			
15L	Opcode decoded from the contents of the O-register,	/\$10/	= FUSIO NIOCON NPH10	By means of the func- tion indicator lines the
	causing the appropriate function indicator line to be	🖌 FUSIO 🕴	= OU4 OLC	integral IOP notifies t appropriate device cor
	raised	/HIO/	= 06 07 NIOCON NPH10	troller of the type of function to be
		/TDV/	= NO2 O6 NO7 NIOCON NPH10	performed
		/TIO/	= NO6 07 NIOCON NPH10	
		IOCON	= IOSC + IOIN	Service call pending
	(P21, 22, 23) -/ (SW5, 6, 3)	s/sw5	= (S/SW5) +	Integral IOP is selecte
		(S/SW5)	= FAIO PH1 P21	when SW5, SW6, and SW3 are false
		R/SW5	= (R/SW5)	SWS dre talse
		s/sw6	= (S/SW6) +	
:		(S/SW6)	= FAIO PH1 P22 +	
		R/SW6	= RESET/A	
		s/sw3	= (S/SW3) +	
		(S/SW3)	= FAIO PH1 P23	
		R/SW3	= RESET/A	
	(D24-D31)- / (D0-D7)	DXDR8	= (FAIO PH1) +	Align device controlle device address by mea
		$\psi \in \hat{U}^{(n)}$		of a right circular shift Bits 0 through 7 of the D-register will be transferred to the A- register during PH2
	Enable signal (S/SXD)	(S/SXD)	= (FAIO PH1) +	Preset adder for D ──► S in PH2
			·····	Mnemonic:SIO (4C, C TIO (4D, C TDV (4E, C HIO (4E, C

Table 3–90. SIO, TIO, TDV, HIO Sequence for Integral IOP

(Continued)

HIO (4F, CF)

ł

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (C	(Cont.)	
---	---------	--

Phas e	Function Performed	S	ignals	Involved	Comments
PH2 T5L	One clock long				
	(D0-D7) (S0-S7)	Adder logic set	at PH1	clock	
	(S0-S7) - / (A0-A7)	AXS/0 AXS/4	=	AXS/4 AXS/2	Transfer device con- troller/device address
		AXS/2	=	(FAIO PH2) +	to A-register
	If R field is not zero (NRZ), set flip-flop A9	S/A9 (S/A9) IOAXST	=	(S/A9) IOAXST (FAIO PH2) NRZ + (FAIO PH2) +	Generate R portion of word to be stored in D-register
		R/A9		AX/1	
	If R is not zero and even (NR31), set flip-flop A8	S/A8 (S/A8)	=		
		R/A8	=	4 4 4 4	
	Enable signal (S/SXA)	(S/SXA)	=	(FAIO PH2) +	Preset adder for S
	Reset flip-flops CC1 and CC2	R/CC1		(R/CC1)	Flip-flops CC1 and/or CC2 are set during PH
		(R/CC1)	-700		SW8 SW7 if specified
		(R/CC1/1)	=	(FAIO PH2) +	by conditions in the selected device
		R/CC2	=	(R/CC2)	controller
		(R/CC2)	=	(R/CC2/1) +	
[(R/CC2/1)	=	(FAIO PH2) +	
	If NPR, set flip-flop SW0	s/swo	=	(S/SW0) NCLEAR +	Early detect of NPR,
		(S/SW0)	=	(FAIO PH2) NPR +	indicating that previous
		R/SWO	=	(R/SW0)	operation has been completed. If NSW0, NPR is checked again during PH3
PH3 T5L	One or more clocks long, depend- ing on the state of flip-flop SW0				
	(A0-A31) (S0-S31)	Adder logic set	at PH:	2 clock	
	(S0-S31) - / -> (D0-D31)	DXS	=	FAIO PH3	
I		L			Mnemonic: SIO (4C, CC TIO (4D, CI TDV (4E, CE HIO (4F, CF

(Continued)

1

Phas e	Function Performed	Sig	gnals	Involved	Comments
PH3 T5L (Cont.)	(A0-A7) - / (IODA0-IODA7)	IODAXA	=	(FAIO PH3) +	Transfer device con- troller/device address to the IODA-register. From here the informa- tion is transmitted on lines /DAO/ through /DA7/ to the device controllers associated with the integral IOP
	(A0-A7)	IOFRXA	=	FAIO PH3	Transfer device controller/device address to the IOFR- register. Information stored in this register is used to select the appropriate IOFM- register
	If flip-flop SW0 was not set in	s/swo	=	(FAIO PH3) NPR +	Wait for NPR from
	PH2, set SW0 when PR goes low	R/SW0	=	(R/SWO)	previous operation
	If NSWO, enable signal BRPH3	BRPH3	=	FAIO PH3 NSW0 +	Sustain PH3 until flip- flop SW0 gets set
	If SWO, set flip-flop IOCONST	s/IOCONST	=	(S/IOCONST)	Raise control strobe
		(s/ioconst)	=	(FAIO PH3) SW0	before entering PH4. IOCONST will be reset
		r/IOCONST	=	(R/IOCONST) +	at the end of PH5 SW13
PH4 T5L	Two or more clocks, depending on /CNST/		-		
	Set flip-flop SW2	S/SW2	=	(S/SW2)	Wait for /CNST/ to be
		(S/SW2)	=	(FAIO PH4) IOPADD CNST +	returned through the IOP priority cable, /CNST/ is derived
		CNST	=	/CNST/ NIOPOP (IOCONST +)	from IOCONST
		IOPADD	=	NSW5 NSW6 NSW3	Indicates integral IOP
	Enable signal BRPH4	BRPH4	=	(FAIO PH4) SW0 NSW2	Sustain PH4 until flip- flop SW2 has been set
	If flip-flop SW2 is set:				
	Reset flip-flop SW2	R/SW2	=	(R/SW 2)	
		(R/SW2)	=	FAIO PH4 SW2+	
A	J	<u>, , , , , , , , , , , , , , , , , , , </u>			Mnemonic: SIO (4C, CC TIO (4D, CL TDV (4E, CE HIO (4F, CF

Table 3–90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

.

Table 3–90. SIC	, TIO,	TDV,	HIO	Sequence for	Integral IOP	(Cont.)
-----------------	--------	------	-----	--------------	--------------	---------

Phas e	Function Performed	S	ignal	s Involved	Comments
PH4 T5L (Cont.)	Set flip-flop IOFS	S/IOFS (S/IOFS) R/IOFS	= =	(S/IOFS) FAIO PH4 SW2 + (R/IOFS)	Raise function strobe to device controllers Will be reset during PH5 SW13
	Reset flip-flops NIOFM and NAXRR	S/NAXRR (S/AXRR) (S/AXRR/2) R/NAXRR	2 2 2	N(S/AXRR) (S/AXRR/2) + (FAIO/1 PH4) SW2 +	Prepare to read byte address and IOP status from IOP fast memory, area 00, Byte address will only be stored temporarily and then replaced by the byte count
		S/NIOFM (S/IOFM) R/NIOFM	= =	N (S/IOFM) (S/AXRR/2) +	Select IOP fast memory registers
	Set flip-flop SW8	S/SW8 BRSW8 R/SW8	= =	NRESET/A BRSW8+ (FAIO PH4) SW2 +	Used to define the first two subphases in PH5
PH5 SW0 SW8	One or more clocks, depending on the state of flip-flop SW7				
NSW7 T5L	Enable signal BRPH5	BRPH5 VALST	=	(FAIO PH5 SW0) NSW14 (VALST + NSW13) FUSIO NCC1 NCC2	Sustain PH5 during integral IOP sequence through subphase SW13 if not SIO, and through SW14 if SIO and valid start. Valid start occurs if during an SIO the addressed device controller returns NCC1 and NCC2, i.e., CC1 and CC2 will remain reset
	Maintain flip-flop SW8 in set state	S/SW8 BRSW8	=	NRESET/A BRSW8+ FAIO PH5 SW8 NSW7 +	Sustain subphase SW8 while flip-flop SW7 is in reset state
		R/SW8	=		
					Mnemonic:SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)
		(Continue	d)		

3-580

Phase	Function Performed	S	ignal	s Involved	Comments
PH5 SW0	Set flip-flop SW7	S/SW7	=	(S/SW7)	Wait for either FSL or AVO response from
SW8 NSW7		(S/SW7)	=	FAIO PH5 SW8 NSW7 (FSL + AVO)+	device controller sys- tem, FSL signifies
T5L (Cont.)		R/SW7	=	(R/SW7)	that one of the device controllers recognized the address; AVO signifies that the addressed device con- troller is not present in system
	(RRO-RR31) - / -> (AO-A31)	AXRR	=	Preset at PH4 clock	Load word from I/O
		IOFM	=	Preset at PH4 clock	fast memory register, area 00 into A-register
·		NIOFR8	=	Reset during previous operation	
		NIOFR9		Reset during previous operation	
	Maintain flip-flop NIOFM in	S/NIOFM	=	N(S/IOFM)	Prepare to read byte
the reset state and set flip- IOFR9		(S/IOFM)	=	(S/AXRR/6)'+	count from IOP fast memory register,
		(S/AXRR/6)	=	(FAIO PH5) SW8 NSW7 NFUMH +	area 01
		R/NIOFM	=	• • •	
		S/IOFR9	=	(S/IOFR9 IOPOP)	
		(\$/10FR9)	=	(S/AXRR/6) +	
		R/IOFR9	=	•••	
PH5	One clock long				
SW0 SW8 SW7	Set flip-flops CC1 and CC2, if specified	s/CC1	=	FAIO PH5 SW8 SW7 NDOR +	Setting of CC1 and CC2 is controlled by
T5L		R/CC1	=	(R/CC1)	conditions in the addressed device
		S/CC2	=	FAIO PH5 SW8 SW7 NIOR +	controller
		R/CC2	=	(R/CC2)	
	(RR24-RR31) - / -> (A24-A31)	AXRR/3	=	AXRR/13 +	Load bytes 3 and 2
		AXRR/13	=	AXRR/6	(bits 16 through 31) from I/O fast memory
		AXRR/6	=	FAIO PH5 SW7 SW8	register to A-register.
		<u>l</u>			Mnemonic:SIO (4C, CC TIO (4D, CD TDV (4E, CE HIO (4F, CF

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

Table 3–90. SIO, TIO, TDV, HIO Sequence for Integral IOP (C	aral IOP (Cont	r Integral	uence for	HIO S	TDV,	TIO,	SIO,	Table 3-90.
---	----------------	------------	-----------	-------	------	------	------	-------------

Phase	Function Performed		Signals	Involved	Comments
PH5	(RR16-RR23) - / - (A16-A23)	AXRR/2	=	AXRR/12 +	Area of I/O fast mem-
SW0 SW8		AXRR/12	=	AXRR/6 +	ory register is 01, as
SW7 T5L		IOFM	=	Logic set during preceding subphase	defined by IOFR9 NIOFR8, Bits 16 through 31 contain
Cont.)		IOFR9	=	Logic set during preceding subphase	the byte count and re- place the byte address previously stored in
		NIOFR8	=	Reset during previous operation	A-register
	If SIO, address recognition, and	S/RW	=	(S/RW/1)	Prepare to write zeros
	SIO accepted, set flip-flop RW and maintain flip-flop NIOFM	(S/RW/1)	=	(S/RW) +	into I/O fast memory,
	in a reset state	(S/RW)	=	(S/RW/2) +	area 00, to clear the old status
		(S/RW/2)	=	SIOSP/1 DOR IOR +	
		SIOSP/1	=	FUSIO PH5 SW8 SW7	
		R/RW	=	•••	-
		s/niofm	=	N(S/IOFM)	
		(S/IOFM)	=	(S/RW/2) +	
		R/NIOFM	=	•••	
	Reset flip-flop SW7	R/SW7	=	(R/SW7)	
		(R/SW7)	=	FAIO PH5 SW8 SW7+	
	Set flip-flop SW9	s/sw9	=	SW8 STEP815 +	Branch to SW9
		STEP815	=	NBRSW8 NBRSW10 NBRSW11 NBRSW13 NBRSW15 NRESET/A	
		R/SW9	=	•••	
PH5	One clock long				
SWO SW9 T8L	If RW was set during the pre- ceding subphase:				
1.	(SO-S31) -/ - (RWO-RW31)	RWXS/0- RWXS/3	=	RW +	Transfer zeros to I/O fast memory register, area 00
	(FR0-FR7) / - (A0-A7)	AXFR	=	(FAIO/1 PH5) SW9 +	Load device controller status supplied on FR lines to A-register
					Mnemonic: SIO (4C, C TIO (4D, C TDV (4E, C HIO (4F, C

Phase 1	Function Performed	Si	ignals	Involved	Comments
PH5 SW0 SW9 T8L (Cont.)	If R field is zero or if AVO was returned by the device controller system, enable signal BRSW13	BRSW13	=	(FAIO PH5 SW9) AVO + (FAIO/1 PH5) SW9 RZ +	Advance to PH5 SW13. If either of these two conditions exists, the contents of the A-register will not be transferred to the pri- vate memory register
	Reset flip-flop NLR31F	S/NLR31F (S/LR31) R/NLR31F	=	N(S/LR31) (FAIO/1 PH5) SW9 +	Force a one into pri- vate memory address line LR31 during PH5 SW10 to select private memory register Ru1
	If R field is not zero (NRZ), set flip-flop RW	S/RW (S/RW/1) (S/RW) R/RW		(S/RW/1) + (S/RW) + (FAIO/1 PH5) SW9 NRZ +	Prepare to write status and byte count into private memory register Ru1
	If SIO, and valid start, enable signal (S/SXA)	(S/SXA) VALST	=	FAIO PH9 SW0 VALST + FUSIO NCC1 NCC2	Preset adder logic for A
	Set flip-flop SW10	S/SW10 R/SW10	=	SW9 STEP815	Branch to SW10
PH5 SW0 SW10 T8L	One clock long (A0-A31)	Adder logic set d RWXS/0-RWXS/3 NRW15	-	previous clock RW NRW15XZ +	Load status and byte count into private memory register Ru1 A zero in bit 15 indi-
	2010 - y - 2 KW 13	NRW 15XZ	=		cates that the integral IOP is not a selector IOP
	Enable signal AXZ	AXZ	=	(FAIO PH5) SW10 +	Reset A-register to zero
	If R field is odd (R31), enable signal BRSW13	BRSW13	=	(FAIO/1 PH5) SW10 R31 +	If odd R field, only one word of status is required
	If R field is even (NR31), enable signal (S/AXRR/4), set flip-flop IOFR8, and reset flip-flop NIOFM	S/IOFR8 (S/IOFR8) (S/AXRR/4) R/IOFR8	= =	(S/IOFR8) (S/AXRR/4) + (FAIO/1 PH5) SW10 NR31 +	Prepare to read most significant byte of CDW from I/O fast memory register, area 10
<u> </u>		N/ 101 KG			Mnemonic: SIO (4C, CC TIO (4D, CD TDV (4E, CE HIO (4F, CF)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)

(Continued)

Table 3-90.	SIO, TIO,	TDV,	HIO Sequence for Integral IOP (Cont.)
-------------	-----------	------	---------------------------------------

Function Performed	Si	ignals	s Involved	Comments
Set flip-flop SW11	S/NIOFM (S/IOFM) R/NIOFM S/SW11 R/SW11	=	 SW10 STEP815 +	Select IOP fast memory registers Branch to SW11
			•••	
One clock long (RR24-RR31) / (A24-A31)	AXRR/3 AXRR/13 IOFR8	= =	AXRR/13+ IOFR8 NRW+ Set during preceding subphase	Transfer most significant byte of CDW from area 10 of the I/O fast mem- ory register to the A-register
Set flip-flop IOFR9, maintain flip-flop IOFR8 in the set state, and maintain flip-flop NIOFM in the reset state	S/IOFR8 (S/IOFR8) (S/AXRR/4) R/IOFR8 S/IOFR9 (S/IOFR9) (S/AXRR/6)	=	(S/AXRR/6) + FAIO/1 PH5 SW11	Prepare to read least significant byte of CDW from I/O fast memory, area 11
	S/NIOFN S/NIOFM (S/IOFM) R/NIOFM	=	 N(S/IOFM) (S/AXRR/4) +	Select IOP fast memory registers
Set flip-flop SW12	S/SW12 R/SW12	=	SW11 STE P8 15 +	Branch to SW12
One clock long (A24-A31) / ► (A16-A23)	AXAL8	=	FAIO PH5 SW12 +	Shift most significant byte of CDW in A-register 8 places to the left
(RR24-RR31) / = (A24-A31)	AXRR/3 AXRR/13 IOFR8 IOFR9		AXRR/13 + IOFR8 NRW + Set during preceding subphase Set during preceding subphase	Load least significant byte of I/O fast memory register, area 11, into A-register
	One clock long (RR24-RR31) - / - (A24-A31) Set flip-flop IOFR9, maintain flip-flop IOFR8 in the set state, and maintain flip-flop NIOFM in the reset state Set flip-flop SW12 One clock long (A24-A31) - / - (A16-A23)	Set flip-flop SW11(S/IOFM) R/NIOFMSet flip-flop SW11S/SW11 R/SW11One clock long (RR24-RR31) -/ - (A24-A31)AXRR/3 AXRR/13 IOFR8Set flip-flop IOFR9, maintain flip-flop IOFR8 in the set state, and maintain flip-flop NIOFM in the reset stateS/IOFR8 (S/IOFR8) (S/IOFR9) (S/AXRR/4)R/IOFR8 S/IOFR9 (S/IOFR9) (S/AXRR/6) R/IOFR9 S/NIOFM (S/IOFM) R/NIOFMS/IOFR9 (S/IOFR9) (S/AXRR/6) R/IOFR9 S/NIOFM (S/IOFM) R/NIOFMSet flip-flop SW12S/SW12 R/SW12One clock long (A24-A31) -/ - (A16-A23)AXRR/3 AXRR/13 IOFR8	(S/IOFM) = R/NIOFM = $R/NIOFM =$ $R/NIOFM =$ $R/NIOFM =$ $R/SW11 =$ $R/SW11 =$ $R/SW11 =$ $R/SW11 =$ $R/SW11 =$ $AXRR/3 =$ $AXRR/3 =$ $AXRR/3 =$ $AXRR/13 =$ $IOFR8 =$ $S/IOFR8 =$ $(S/IOFR8) =$ $(S/IOFR8) =$ $(S/IOFR8) =$ $S/IOFR9 =$ $(S/IOFR9) =$ $(S/$	

Phase	Function Performed	S	ignal	s Involved	Comments
PH5 SW0	If R field not zero, enable signal (S/SXA), and set flip-flop RW	(S/SXA)	=	(FAIO PH5) SW12 +	Preset adder for A
SW12 T8L		S∕RW	=	(S/RW/1) +	Prepare to write CDW
(Cont.)		(S/RW/1)	=	(S/RW) +	into private memory register R
		(S/RW)	=	FAIO PH5 SW12 NRZ	
		R/RW	=	···	
	Set flip-flop SW13	s/sw13	=	SW12 STEP815 +	Branch to SW13
		R/SW13	=	•••	
PH5 SW0	One clock long; T5L if RZ, T8L if NRZ NAV0				
SW 13 T8L	Reset flip-flop IOCONST	r/ioconst	=	(R/IOCONST) +	Drop control strobe
or		(R/IOCONSI	() =	FAIO PH5 SW13 +	
T5L	Reset flip-flop IOFS	R/IOFS	=	(R/IOFS)	Drop function strobe
		(R/IOFS)	=	FAIO PH5 SW13 +	
	If R field not zero (NRZ):				
	(A0-A31) (S0-S31)	Adder logic set	durinę	g preceding subphase	Load CDW address into private memory register R
	(SO-S31) - / - (RWO-RW31) (R)	RWXS	=	RW	
		RW	=	Set during preceding subphase	
	If not valid start (NVALST), enable signal BRPH9	BRPH9	=	FAIO PH5 SW0 SW13 NVALST	If no add re ss recogni - tion or SIO not suc-
		NVALST	=	N(FUSIO NCC1 NCC2)	cessful, branch to PH9
	If SIO and valid start:				
	Enable signal (S/SXDM1)	(S/SXDM1)	=	FAIO PH5 SW13 VALST +	Preset adder logic for D–1
	Set flip-flop IOFR8	S/IOFR8	=	(S/IOFR8)	Prepare to transfer
		(S/IOFR8)	=	(S/RW/4) +	contents of D-register minus 1 to A-register,
		(S/RW/4)	=	FAIO PH5 SW13	and byte 2 of
				VALST +	D-register to I/O fast memory register,
		R/IOFR8	=	•••	area 10
1		[Mnemonic:SIO (4C, C TIO (4D, C TDV (4E, C HIO (4F, C

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)


Table 3–90.	SIO,	τiΟ,	TDV,	HIO	Sequence f	for	Integral IC	DP (Cont.)
-------------	------	------	------	-----	------------	-----	-------------	------------

Ph ase	Function Performed	5	Signals	Involved	Comments
PH5 SW0 SW13 T8L or	Reset flip-flop NIOFM	S/NIOFM (S/IOFM) R/NIOFM	= =	N(S/IOFM) (S/AXRR/4) +	
T5L (Cont.)	Set flip-flop RW Set flip-flop SW14	S/RW (S/RW/1) (S/RW) R/RW S/SW14	= =	(S/RW/1) (S/RW) + (S/RW/4) + SW13 STEP815 +	Branch to SW14
		R/SW14	=	•••	
PH5 SW0 SW14 T5L	One clock long (D-1)	SXDM1	=	Adder logic set during preceding subphase	Load byte 2 of the D-register in the I/O
IJL	(S0-S31) // -> (A0-A31)	AXS	=	FAIO PH5 SW14 +	fast memory register, area 10. Byte 2 is the
	(S16-S23) - / -> (RW 16-RW 23)	RWXS/2	=	RW +	most significant byte of the next CDW address.
		RW	=	Set during preceding subphase	Load the contents of the D-register into A-register. The A- register now contains the next CDW address minus 1
	Enable signal BRPH9	BRPH9	=	FAIO SW5 SW14 SW0 +	Branch to PH9
PH9	One clock long				
SWO T8L	Enable signals AXAL8–0 thru AXAL8–2	AXAL8-0 thru AXAL8-2	=	AXAL 8	Shift contents of A- register 8 places to
	If SIO and valid start (VALST):	AXAL 8	=	FAIO SW0 PH 9 +	the left
	Enable signal (S/SXA)	(S/SXA)	II.	FAIO PH9 SW0 VALST +	Preset adder logic for A
		S/IOFR8	=	(S/IOFR8)	Prepare to transfer
		(S/IOFR8)	=	(S/RW/4) +	byte 2 of the A-register to the I/O
		(S/RW/4)	=	FAIO PH9 SW0 VALST +	fast memory register, area 11
I		R/IOFR8	= 		Mnemonic: SIO (4C, CC TIO (4D, CI TDV (4E, CE HIO (4F, CF

.

Phase	Function Performed	Sig	gnals Involved	Comments
PH9 SW0 T8L (Cont.)	Set flip-flop IOFR9 Reset flip-flop NIOFM	S/IOFR9 (S/IOFR9) (S/RW/3) R/IOFR9 S/NIOFM (S/IOFM)	 = (S/IOFR9) IOPOP = (S/RW/3) + = FAIO PH9 SW0 VALST + = = N(S/IOFM) = (S/RW/3) + (S/RW/4) + 	Selects IOP fast memory registers
	Set flip-flop RW	R/NIOFM S/RW (S/RW/1) (S/RW) R/RW	= (S/RW/1) = (S/RW) + = (S/RW/3) + (S/RW/4) +	
	(BO-B31)	SXB PXSXB	= PXSXB NDIS = NFAFL NFAMDS PH9	Transfer next instruction address to P-register
	(S15-S31) / → (P15-P31) Set flip-flops MRQ and DRQ	PXS S/MRQ (S/MRQ (S/MRQ/2) R/MRQ	 PXSXB + (S/MRQ) (S/MRQ/2) + PXSXB NINTRAP2 + 	Prepare to read next instruction from core memory
		S/DRQ (S/DRQ) (S/DRQ/2) R/DRQ	<pre>= (S/DRQ) NCLEAR = (S/MRQ/2) + (S/DRQ/2) + = PH9 + =</pre>	Inhibits transmission of another clock until data release is received from core memory
PH10 SW0 DR	One clock long (A0-A31) (S0-S31) (S16-S23) (RW16-RW23) Reset flip-flop SW0 ENDE functions	Adder logic set at RWXS/2 RW R/SW0 (R/SW0) RESET/A CLEAR	 PH9 clock = RW + = Set at PH9 clock = (R/SW0) = RESET/A + = CLEAR + = PH10 + 	Load byte 2 of the A- register in the I/O fast memory register, area 11. Combined, area 10 and area 11 now contain the next CDW address minus 1. During IOPH3 SW10 of the order-out sequence, the CDW address is automatically incremented by 1
 _		, t		Mnemonic: SIO (4C, CC) TIO (4D, CD) TDV (4E, CE) HIO (4F, CF)

Table 3-90. SIO, TIO, TDV, HIO Sequence for Integral IOP (Cont.)






Table	3-91.	AIO	Sequence,	MIOP
-------	-------	-----	-----------	------

Phase .	Function Performed	F	Functio	on Performed	Comments
PREP	At end of PREP:				
	(B): NIADD				Next instruction address
	(A): RR (not used)				Contents of private memory register R. Not used in this instruction
PH1	One clock long				
T5L	Opcode transferred from O- register to function lines:				
	O2/FNC0C/	/FNC0C/	=	O2	Specify AIO instruction
	06/FNC1C/	/FNC1C/	=	O6	
	07	/FNC2C/	=	0 7	
	20 - ∕ - ► P	S/P26	=	(S/P26) +	Preset P-register to
		(S/P26)	=	(FAIO PH1) +	X'20' by forcing a 1 into bit 26 and resetting
		R/P26	=	PX +	the other 16 bits. Dur-
		PX	=	FAIO PH1 +	ing PH6 a word is trans- ferred from location
					X'20' of core memory into the C-register
	One clock long				······································
T5L	Reset flip-flops CC1 and CC2	R/CC1	=	(R/CC1)	Flip-flops CC1 and/or
		(R/CC1)	=	(R/CC1/1) +	CC2 are set in PH4 if specified by conditions
		(R/CC1/1)	=	(FAIO PH2) +	in the device controlle
PREP A (I) (/) PH1 C T5L C PH2 C T5L C PH2 C T5L R PH2 C T5L R PH2 C T5L II PH3 C T5L N		R/CC2	=	(R/CC2)	with an interrupt pending
		(R/CC2)	=	(R/CC2/1)	Ferraria
		(R/CC2/1)	=	(FAIO PH2) +	
PREP 2 PH1 75L 6 PH1 75L 6 PH2 7 T5L 7 PH2 7 T5L 7 PH3 7 T5L 7 PH3 7 T5L 7 PH3 7 PH3 7 PH3 7 PH3 7 T5L 7 PH3 7 P	If NPR, set flip-flop SW0	s/swo	=	(S/SW0) NCLEAR	Early detect of NPR,
		(S/SW0)	=	(FAIO PH2) NPR +	indicating that previous operation has been completed
		R/SW0	=	(R/SW0)	Completed
	One or more clocks, depending on the state of flip-flop SW0				
	If flip-flop SW0 was not set in	s/swo	=	(S/SWO) NCLEAR	Wait for NPR from
	PH2, set SW0 when PR goes low	(S/SW0)	=	(FAIO PH3) NPR +	previous operation
		R/SW0	=	(R/SW0)	
		. <u></u>		. <u></u>	Mnemonic: AIO (6E, EE)

Table 3-91.	AIO Sequence,	MIOP	(Cont.)
-------------	---------------	------	---------

If NSWO, enable signal BRPH3					
	BRPH3	=	FAIO PH3 NSW0 +	Sustain PH3 until flip- flop SW0 gets set	
If SW0, set flip-flop IOCONST	S/IOCONST (S/IOCONST)	=	(S/IOCONST) (FAIO PH3) SW0	Raise control strobe before entering PH4	
	R/IOCONST	=	(R/IOCONST) +		
Two or more clocks, depending on the state of flip-flop SWO. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L					
If SWO, enable signal BRPH4	BRPH4	=	(FAIO PH4) SW0 NSW2	Sustain PH4 while flip- flop SW0 is in the set state	
If PR, reset flip-flop SW0	R/SW0	=	(R/SW0)	Wait until MIOP sys-	
	(R/SW0)	=	(FAIO PH4) PR +	tem returns PR signal in response to the con- trol strobe signal	
If NSWO, and R field is zero (RZ), enable signal BRPH9	BRPH9	=	FAIO PH4 NSW0 RZ +	If R is zero, status is not required	
If NSWO, and R field is not zero	s/mrq	=	(S/MRQ/2) +	Memory request for	
(NRZ), set flip-flops MRQ and DRQ	· (S/MRQ/2)	=	FAIO PH4 NRZ NSWO +	reading status and IO device controller ad- dress from location	
	R/MRQ	=	•••	X'20' of core memory	
	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of	
	(S/DRQ)	=	(S/MRQ/2) +	another clock until da release signal is	
	R/DRQ	=	•••	received from core memory	
If NSW0, set flip-flops CC1 and/or CC2 if specified	S/CC1	=	(FAIO PH4) NSW0 COND1 +	Setting of CC1 and CC2 is controlled by	
	R/CC1	=	(R/CC1)	conditions specified by the applicable device	
	S/CC2	=	(FAIO PH4) NSW0 COND2 +	controller. If normal interrupt recognition, CC1 and CC2 are not set	
	R/CC2	E	(R/CC2)		
If NSW0, reset flip-flop	R/IOCONST	=	(R/IOCONST) +		
IOCONST	(R/IOCONST)	=	(FAIO PH5) NSW0 +	Drop control strobe in response to PR	
	on the state of flip-flop SW0. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8L If SW0, enable signal BRPH4 If PR, reset flip-flop SW0 If NSW0, and R field is zero (RZ), enable signal BRPH9 If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQ If NSW0, set flip-flops CC1 and/or CC2 if specified	R/IOCONSTTwo or more clocks, depending on the state of flip-flop SW0. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8LIf SW0, enable signal BRPH4BRPH4If PR, reset flip-flop SW0R/SW0 (R/SW0)If NSW0, and R field is zero (RZ), enable signal BRPH9BRPH9If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQS/MRQ (S/DRQ) (S/DRQ)If NSW0, set flip-flops CC1 and/or CC2 if specifiedS/CC1 R/CC1 S/CC2If NSW0, reset flip-flopR/CC1 R/CC2	R/IOCONST=Two or more clocks, depending on the state of flip-flop SW0. First clock T5L. Subsequent clocks, if any, T5L, except for the last clock. Last clock T8LBRPH4If SW0, enable signal BRPH4BRPH4=If PR, reset flip-flop SW0R/SW0=(R/SW0), and R field is zero (RZ), enable signal BRPH9BRPH9=If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQS/MRQ=If NSW0, set flip-flops CC1 and/or CC2 if specifiedS/CC1=If NSW0, reset flip-flopsR/C2=If NSW0, reset flip-flopsRC1=If NSW0, set flip-flopsRC1=If NSW0, set flip-flopsR/C1=If NSW0, reset flip-flopsR/C2=If NSW0, reset flip-flopsR/IOCONST=	R/IOCONST=(R/IOCONST) +Two or more clocks, depending on the state of flip-flop SW0, First clock T5L, Subsequent clocks, if any, T5L, except for the last clock. Last clock T8LBRPH4=(FAIO PH4) SW0 NSW2If SW0, enable signal BRPH4BRPH4=(FAIO PH4) SW0 NSW2If PR, reset flip-flop SW0R/SW0=(R/SW0)(R/SW0)=(FAIO PH4) PR +If NSW0, and R field is zero (RZ), enable signal BRPH9BRPH9=FAIO PH4 NSW0 RZ +If NSW0, and R field is not zero (NRZ), set flip-flops MRQ and DRQS/MRQ=(S/MRQ/2) + (S/MRQ/2)If NSW0, set flip-flops CC1 and/or CC2 if specifiedS/CC1=(FAIO PH4) NSW0 cOND1 + R/CQIf NSW0, reset flip-flop IOCONSTS/CC2=(FAIO PH4) NSW0 cOND1 + R/IOCONSTIf NSW0, reset flip-flop IOCONSTR/CC1=(R/CC1) s/CC2	

EE)

Phase	Function Performed	Sign	Signals Involved			
PH5 NSW0 DR	One clock long (MB0-MB31)	CXMB DXC-0 thru DXC-3	=	DG = /DG/ DXC	Transfer word from location X'20' of core memory into the C- register and then to the D-register	
		DXC	=	(FAIO PH5) NSW0 +		
	Enable signal (S/SXD)	(S/SXD)	=	(FUAIO PH5) NSW0 +	Preset adder for D ──► S in PH6	
	Set flip-flop RW	S/RW (S/RW/1) (S/RW) R/RW	= = =	(S/RW/1) (S/RW) + (FUAIO PH5) NSW0+	Prepare to transfer status word into private memory register R	
PH6	One clock long					
TBL	(D0-D31)	Adder logic set at RWXS/0 thru RWXS/3	PH5 =	clock RW	Transfer status and IOP/device controller address to private mem- ory register R	
	Enable signal BRPH9	BRPH9	=	(FAIO PH6) FUAIO +	Information exchange between MIOP/device controller and the CPU completed. Branch to PH9	
PH9	One clock long	h				
T5L	(BO-B31)	SXB PXSXB	=	PXSXB NDIS NFAFL NFAMDS PH9	Transfer next instruc- tion address to P-register	
	(\$15-\$31) -/ (P15-P31)	PXS	=	PXSXB +		
	Set flip-flops MRQ and DRQ	S/MRQ (S/MRQ) (S/MRQ/2)	=	(S/MRQ) (S/MRQ/2) + PXSXB NINTRAP +	Prepare to read next instruction from core memory	
		R/MRQ S/DRQ (S/DRQ)	=	 (S/DRQ) NCLEAR (S/MRQ/2) + (S/DRQ/2) +	Inhibits transmission of another clock until data release signal	
		(S/DRQ/2)	=	PH9 +	is received from core memory	
		R/DRQ	=	•••		
PH10 DR	ENDE functions					
I					Mnemonic: AIO (6E, EE)	

Table 3–91. AIO Sequence, MIOP (Cont.)






Table 3–92.	AIO	Sequence	for	Integral	IOP
-------------	-----	----------	-----	----------	-----

Phas e	Function Performed	Si	gnals Involved	Comments
PREP	At end of PREP:			
	(B): NIADD			Next instruction address
	(A): RR (not used)			Contents of private memory register R. Not used in this instruction
PH1 T5L	Opcode decoded from the con- tents of the O-register, raising function indicator line /AIO/	/AIO/ FUAIO	= FUAIO = OU6 OLE	Function indicator AIO is transmitted on a com- mon line to all device controllers associated with the integral IOP. The device controller with an interrupt pend- ing will respond by re- turning its address, condition codes, and status
PH2	One clock long			
T5L	Reset flip-flops CC1 and CC2	R/CC1 (R/CC1) (R/CC1/1) R/CC2 (R/CC2)	= $(R/CC1)$ = $(R/CC1/1) +$ = $(FAIO PH2) +$ = $(R/CC2)$ = $(R/CC2/1) +$	Flip-flops CC1 and/or CC2 are set in PH5 SW8 NSW7, if speci- fied by conditions in the device controller with an interrupt pending
T5L PH2 T5L PH3 T5L		(R/CC2/1)	= (FAIO PH2) +	
	If NPR, set flip-flop SW0	S/SWO (S/SWO) R/SWO	 = (S/SW0) NCLEAR = (FAIO PH2) NPR + = (R/SW0) 	Early detect of NPR, indicating that pre- vious operation has been completed
	One or more clocks, depending on the state of flip-flop SW0			
	If flip-flop SW0 was not set during PH2, set flip-flop SW0 when PR goes low	S/SWO (S/SWO) R/SWO	 = (S/SW0) NCLEAR = (FAIO PH3) NPR + . = (R/SW0) 	Wait for NPR from pre- vious operation
	If NSWO, enable signal BRPH3	BRPH3	= FAIO PH3 NSW0 +	Sustain PH3 until flip- flop SW0 gets set
		1		Mnemonic: AIO (6E, EE)

Table 3-92.	AIO	Sequence	for	Integral	IOP	(Cont.)	
-------------	-----	----------	-----	----------	-----	---------	--

Ph ase	Function Performed	Sigr	nals	Involved	Comments
PH3 T5L (Cont.)	If SWO, set flip-flop IOCONST	s/ioconst (s/ioconst)	=	(S/IOCONST) (FAIO PH3) SWO	Raise control strobe before entering PH4
(,		R/IOCONST	=	(R/IOCONST) +	Will be reset during PH5 SW13
PH4 T5L	Two or more clocks, depending on /CNST/				
	Set flip-flop SW2	S/SW2	=	(S/SW2)	Wait for /CNST/ to be
		(S/SW2)	=	(FUAIO PH4) IOIR CNST +	returned through the IOP priority cable. /CNST/ is derived
		CNST	=	/CNST/ NIOPOP (IOCONST +)	from IOCONST
		IOIR	=	NFF	IOIR indicates that an
		S/NIOR	=	IC	interrupt is pending, i.e., the applicable
		IC	=	/1C/	device controller has
		R/NIOR	=	NFUAIO	raised interrupt call line /IC/
	Enable signal BRPH4	BRPH4	=	(FAIO PH4) SW0 NSW2	Sustain PH4 until flip- flop SW2 has been set
	If flip-flop SW2 is set:				
	Set flip-flop IOFS	S/IOFS	=	(S/IOFS)	Raise function strobe
		(S/IOFS)	=	FAIO PH4 SW2 +	to device controllers
		R/IOFS	=	(R/10FS)	Will be reset during PH5 SW13
	Reset flip-flop SW2	R/SW2	=	(R/SW2)	
		(R/SW2)	=	FAIO PH4 SW2	
	Set flip-flop SW8	s/sw8	=	NRESET/A BRSW8	Used to define the first
		BRSW8	=	(FAIO PH4) SW2 +	two subphases in PH5
		R/SW8	=	•••	
PH5 SW0 SW8	One or more clocks long, depending on the state of flip- flop SW7			· · · · · · · · · · · · · · · · · · ·	
NSW7 T5L	Enable signal BRPH5	BRPH5	=	(FAIO PH5 SW0) NSW14 (NSW13 +)	Sustain PH5 during integral IOP sequence through subphase SW13
na kanademini sejereka					Mnemonic: AIO (6E, E

Phase	Function Performed	Sig	nals	Involved	Comments
PH5 SW0 SW8 NSW7	Maintain flip-flop SW8 in the set state	S/SW8 BRSW8	2	NRESET/A BRSW8 FAIO PH5 SW8 NSW7 +	Sustain subphase SW8 while flip-flop SW7 is in the reset state
T5L		R/SW8	=	•••	
(Cont.)	Set flip-flop SW7	S/SW7 (S/SW7) R/SW7	-	(S/SW7) FAIO PH5 SW8 NSW7 (FSL + AVO) (R/SW7)	Wait for either an FSL or AVO response from the device controller system. FSL signifies that the device con- troller with an interrupt pending has responded to AIO FS. AVO sig- nifies that the device controller which ori- ginally had an interrupt pending has in the
	Enable signal IODAX	IODAX (R/IODA)	=	(R/IODA) FUAIO PH5 SW8 NSW7 +	meantime dropped its interrupt call Clear the IODA- register
	Enable signals AX/0 through AX/3	AX/0 thru AX/3 AX		AX + AXRR +	Clear the A-register
		AXRR S/NAXRR (S/AXRR) (S/AXRR/2)		NFF N(S/AXRR) (S/AXRR/2) + FUAIO PH5 SW8 +	
		R/NAXRR	=	•••	
	Reset flip-flop NIOFM	S/NIOFM (S/IOFM) R/NIOFM	=	N(S/IOFM) (S/AXRR/2) +	Prepare to read IOP interrupt status from IOP fast memory reg- ister, area 00. IOFM selects IOP fast memory registers
PH5 SW0 SW8 SW7 T5L	One clock long Set flip–flops CC1 and/or CC2, if specified	S/CC1 R/CC1 S/CC2 R/CC2	11 H H	(FAIO PH5) SW8 SW7 NDOR + (R/CC1) (FAIO PH5) SW8 SW7 NIOR + (R/CC2)	Setting of flip-flops CC1 and CC2 is con- trolled by conditions in the device con- troller with the interrupt pending

Table 3–92. AIO Sequence for Integral IOP (Cont.)

Table 3–92. AIO Se	equence for	Integral IOP	(Cont.)
--------------------	-------------	--------------	---------

Phas e	Function Performed	Si	ignals	Involved	Comments
PH5 SW0	Enable signal (S/SXA)	(S/SXA)	=	FAIO PH5 SW9 +	Preset adder logic for AS in PH5 SW10
SW9 T5L	Reset flip-flop NIOFM	S/NIOFM	=	N(S/IOFM)	Select IOP fast memory
(Cont.)		(S/IOFM)	=	(S/RW/2) +	registers
		R/NIOFM	=	•••	
	Set flip-flop SW10	5/SW10	=	SW9 STEP815 +	Branch to SW10
		R/SW10	=	•••	
PH5	One clock long				····
SW10 SW0 T8L	(A0-A31) (S0-S31)	SXA	=	Adder logic set at PH5 SW9 SW0 clock	Transfer contents of A-register to the sum
		NIOER8	=	Reset at PH5 SW9 SW0 clock	bus
		NIOFR9	=	Reset at PH5 SW9 SW0 clock	
	(S0-S15)- / (RW0-RW15)	RWXS/0	=	$RWXS/1 = RW + \dots$	Transfer contents of
		RW	=	Set PH5 SW9 SW0 clock	sum bus to IOFM register, area OO
	Zeros / ~ (RW2, RW3, RW4)	RW2	=	S2 RWXS/0 N(FUAIO PH5 SW10)	Clear the old IOP interrupt status
		RW3	=	S3 RWXS/0 N(FUAIO PH5 SW10)	
		RW4	=	S4 RWXS/0 N(FUAIO PH5 SW10)	
	(A2, A3, A4) - / (A10, A11,	S/A10	=	A2 IOAXST +	Align IOP interrupt
	A12)	IOAXST	=	IOINTST +	status in A-register
		IOINTST	=	FUAIO PH5 SW10 +	
		S/A11 S/A12	=		
		R/A10-A12	=	A4 IOAXST + AX/1	
	(FR0-FR7) - / (A'0-A7)	AXFR	=	FUAIO PH5 SW10 +	Transfer device con-
		AXZ	=	FAIO PH5 SW10 +	troller address to the A-register
	Set flip-flop SW11	S/SW11	=	SW 10 STEP815 +	Branch to SW11
		R/SW11	=	•••	
PH5	One clock long				
SW0	(A0-A7) - / - (A24-A31)	AXAR24	=	FUAIO PH5 SW11 +	Align device controlle
SW11 T5L	Set flip-flop SW12	S/SW12	=	SW11 STEP815 +	address in A-register
		R/SW12	=	•••	
A.					Mnemonic: AIO (6E, E

Phase	Function Performed	Sig	gnals	Involved	Comments
PH5 SW0 SW8 SW7 T5L (Cont.)	(FRO-FR7) - / - (IOFR0-IOFR7)	IOFRXFR IOFRX	=	(FUAIO P5 8 7) + (FUAIO P5 8 7) +	Transfer device con- troller address to the IOFR-register. Infor- mation stored in this register is used to select the appropriate IOFM-register
	Reset flip-flop NAXRR	S/NAXRR (S/AXRR) (S/AXRR/2) R/NAXRR	=		Preset AXRR for trans- ferring RR — A in PH5 SW9
	Reset flip-flop NIOFM	S/NIOFM (S/IOFM) R/NIOFM	=	N(S/IOFM) (S/AXRR/2) +	Select IOP fast mem- ory registers
	Set flip-flop SW9	S/SW9 STEP815	=		Branch to SW9
		R/SW9	=	•••	
PH5 SW0 SW9 T5L	One clock long (RR0-RR15) / - (A0-A15)	AXRR/O AXRR		NAXRRINH Set at PH5 SW8 SW7	Transfer IOP interrupt status to the A-register
		IOFM	=	clock Set at PH5 SW8 SW7 clock	
		NIOFR8	=	Reset during previous operation	
		NIOFR9	=	Reset during previous operation	
	If AVO, enable signal BRSW13	BRSW13	=	(FAIO PH5) SW9 AV0 +	Branch to SW13
	Set flip-flop RW	S/RW (S/RW/1) (S/RW) (S/RW/2) R/RW		FUAIO SW9 PH5 +	Prepare to clear old IOP interrupt status
				•••	Mnemonic: AIO (6E_EE)

Table 3-92. Al	O Sequence	for Integral IOP	(Cont.)
----------------	------------	------------------	---------

Mnemonic: AIO (6E, EE)

.

Phase	Function Performed	Sigr	als	Involved	Comments
PH5 SW0	One clock long				
5W12 T5L	(DA0-DA7)	SXDA	=	FUAIO PH5 SW12 +	Transfer device con- troller interrupt status
	(S0-S7) - / - (A0-A7)	AXS/0	=	AXS/4	to the A-register
		AXS/4	=	AXS/2 +	
		AXS/2	=	FUAIO PH5 SW12 +	
	Enable signal (S/SXA)	(S/SXA)	=	FAIO PH5 SW12	Preset adder for A
	If R field is not zero (NRZ), set	S/RW	=	(S/RW/1)	Prepare to transfer
	flip-flop RW	(S/RW/1)	=	(S/RW) +	contents of A-register to private memory
		(S/RW)	2	FAIO PH5 SW12 NRZ +	register R
		R/RW	=	•••	
	Set flip-flop SW13	s/sw13	=	SW12 STEP815 +	Branch to SW13
		R/SW13	=	•••	
PH5	One clock long	•			
SW0 SW13	(A0-A31) (S0-S31)	Adder logic set at PH5 SW12 clock			Transfer contents of
T8L	(SO-S31) - / (RWO-RW31) (R)	RWXS/0-RWXS/3	=	RW +	A-register to private memory register R
		RW	=	Set at PH5 SW12 clock	
	Reset flip-flop IOFS	R/IOFS	=	(R/10FS) +	Drop function strobe
		(R/IOFS)	=	FAIO PH5 SW13	
	Reset flip-flop IOCONST	R/IOCONST	-	(R/IOCONST) +	Drop control strob e
		(R/IOCONST)	=	FAIO PH5 SW13 +	
	Set flip-flop NIOIR	S/NIOIR	=	NIC +	Clear interrupt pendin
		IC	=	/1C/	condition when device controller drops inter-
		R/NIOIR	=	NFUAIO	rupt call
					Mnemonic: AIO (6E, E

Table 3–92. AIO Sequence for Integral IOP (Cont.)

Phase	Function Performed	Si	gnals	Involved	· Comments
PH5 SW0 SW13 T8L (Cont.)	Enable signal BRPH9	BRPH9 NVALST	=	FAIO PH5 SW0 SW13 NVALST + NFUSIO +	Instruction complete branch to PH9 SW0
РН9	One clock long				
SW0 T5L	(BO-B31) (SO-S31)	SXB	=	PXSXB NDIS	Transfer next instruc-
IJL		PXSXB	=	NFAFL NFAMDS PH9	tion address to P-register
	(S15-S31) / - (P15-P31)	PXS	=	PXSXB +	i -legisiei
	Set flip-flops MRQ and DRQ	S/MRQ	=	(S/MRQ)	Prepare to read next
		(S/MRQ)	=	(S/MRQ/2) +	instruction from core memory
		(S/MRQ/2)	=	PXSXB NINTRAP2 +	intenciy
		R/MRQ	=	• • •	
		S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	(S/MRQ/2) + (S/DRQ/2) +	another clock until date release is received from core memory
		(S/DRQ/2)	=	PH9 +	
		R/DRQ	=		
PH10 SWO - DR	Reset flip-flop SW0	R/SWO	=	(R/SW0)	
		(R/SW0)	=	RESET/A +	
		RESET/A	=	CLEAR +	
		CLEAR	=	PH10-E +	
	ENDE functions				
1					Mnemonic: AIO (6E, EE

Table 3-92. AIO Sequence for Integral IOP (Cont.)

3-83 GLOSSARY OF TERMS

Glossaries of signal names for the CPU, Floating-Point, and Memory are listed in tables 3-93, 3-94, and 3-95, respectively. These glossaries define the main signals used in the Sigma 5 system. The glossary signals are identical to those found in the Sigma 5 logic equations (SDS drawing number 133263) except that the signals in the logic equations may be suffixed by a dash, followed by a number or letter. This suffix defines the driver used in the hardware and does not affect the signal logically. Other prefixes, suffixes, and conventions used in both the signal glossaries and the logic equations are shown below.

Prefixes

Ν	Not. Same as bar or overscore
S/	Set input to flip-flop

- R/ Reset input to flip-flop
- C/ Clock input to flip-flop
- E/ Erase input to flip-flop (dc reset)
- F/ Force input to flip-flop (dc set)
- W/ Data write input to high-speed memory
- L/ Address line to high-speed memory
- K/ Read/write control to high-speed memory

<u>Suffixes</u>

- / Related logic signal. Example: XX/B is a logic signal related to logic signal XX
- W Usually means "one"
- Z Usually means "zero"
- -U or "Upper" bit positions (47-71). Floating-point only /U
- -L or "Lower" bit positions (0-31). Floating-point only /L
 - Symbols and Conventions
- ____> Implies
- ----- Transfer to
- -/-> Clock transfer to
- /XX/ Cable signal

Table 3–93. Glossary of CPU and Integral IOP Signals

Signal	Definition
A0-A31	Bits 0 through 31 of A-register
A00	One-bit extension to most significant end of A-register
A0L-A7L A21L-A31L	Logic used for setting up bootstrap pro- gram during the time the LOAD switch is activated
A31 XP32 A31 XP33	P32 to be transferred to A31 P33 to be transferred to A31
ABO	Abort requested memory operation, and trap to location X'40'
/ABOC/	Abort signal to memory
ABOT	Abort timing pulse from delay line 2 (DL2/110)
ACCL/1	AC clock pulse derived from DL1
ACCLG	AC clock generate. Buffered latch used to retain clock pulse as it comes out of DL3 until another clock pulse is started down DL1
ADBDB	Arm and disable or disable interrupts
ADC3	Downcount A-register; begin looking at A3
ADMATCH	Address match between KSP15-31 and P15-31
ADNH	Memory address not here flip-flop
ADNHCL	Memory address not here clock. Timing pulse derived from DL3. Implies that sufficient time has elapsed for memory to have recognized the address
ADNHL	Logic term used for setting ADNH flip-flop
AEADB	Arm and enable or arm and disable interrupts
AEENLE	Arm and enable or enable or load enable interrupts
AH	Memory address here signal
(NAH AHCL)	Memory address not here and address recognition time
/AHC/	Memory address here signal from port C
AIB	Control flip-flop used in interrupt logic. Used during enter-active and leave-active interrupt level states

Signal	Definition
AIEI	Control flip-flop used by interrupt logic. Used when interrupt level enters active state
AIE2	Control flip–flop used by interrupt logic. Used when interrupt level leaves active state
/AIO/	Acknowledge IO interrupt request
ALARM	Flip-flop which causes AUDIO indi- cator to go on if COMPUTE switch is set to RUN and AUDIO switch is ON
AM	Arithmetic trap mask bit. Part of PSW1
AM/L	ARITH TRAP light indicator on PCP panel
ANLZ	Analyze
(ANLZ IA)	Analyze and indirect address
AR	-Memory address release signal
/ARC/	AR from port C
ARE	Action-response signal from interrupt logic. Notifies CPU that action to interrupts has been accepted, and CPU can start clock and continue. Used in conjunction with CEINT
ARMCTR	Arm counter interrupts
ARMIO	Arm IO interrupts
ARMOVD	Arm override interrupts. Note that basic interrupts are divided into over- ride, counter, and IO groups
/ASC/	Acknowledge service call
AUC3	Upcount A-register, Begin looking at A3
AUDIO	Signal sent to PCP speaker
AUDIO/L	AUDIO indicator on PCP panel
AVO	Available output priority signal. Generated when a function is not accepted
AX	Reset A-register. Overridden if a set term is pre se nt
AXAL8	Shift A-register left eight places
AXAR16	Shift A– registe r right 16 places (similarly AXAR8, AXAR24)

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
AXCC	Condition codes transferred to A- register: $CC \frac{7-4}{1-4} 28-31'$, $CCZ \frac{7-4}{28-31}$
	CCZ → CC1 + CC2 + CC3 + CC4 = 0
AXDIO	Transfer DIO data to A-register
AXFC	Transfer condition codes and floating control to A ₂₄₋₃₁
AXFR	Transfer function response lines (FRn) to A-register
АХК	Transfer data switches (KSn) from PCP to A-register
AXLOAD	Logic term used to enable data to A- register during load procedure
AXMC	Transfer macro-counter (MC) to A- register: MC ₀₋₇ A ₀₋₇
AXNR	NR28-31 A28-31
AXPARITY	Transfer memory fault indicators to A- register: MFL
AXPSW1	Transfer PSW1 to A-register
AXPSW2	Transfer PSW2 to A-register
AXR	R ₂₈₋₃₁ A ₂₈₋₃₁
AXRR	RR00-31 A00-31
AXRRINH	Inhibit RR to A transfer, or inhibit reading fast memory
AXS	Transfer sum bus to A-register
AXSL1	Transfer sum bus shifted left one posi- tion to A-register
AXSR1	Transfer sum bus shifted right one position to A-register
AXTR	TR ₂₈₋₃₁ A ₂₈₋₃₁
AXZ	Put all zeros into the A-register
BO-B31	Bits 0 through 31 of B-register
80001EN/1	Enables the two upper bits of B during multiply and double register shift
B0031Z	BO through B31 contain zeros

Table 3-93.	Glossary of CPU and Integral IOP
	Signals (Cont.)

Signal	Definition	
(B31-BC31)	(B31 ⊕ BC31)	
BC31	One-bit extension to least significant end of B-register	
(BC = 1)	Byte count equals one	
BCO, BC1	Byte count flip-flops	
NBCDC0 BCDC1	Logic used for decrementing byte counter	
NBCX	Logic used to reset byte counter	
BCZ	Contents of byte counter equal zero	
NBR	Not branch. When high allows a binary progression from one execution phase to the next (e.g., PH6 to PH7, PH1 to PH2)	
BRP	Flip-flop used to keep track of location of program address.	
	BRP = 1, program address in P-register BRP = 0, program address in B-register	
BRPCP1 BRPCP5	Branch to PCP1 and PCP5, respectively	
BRPH1	Branch to PH1	
BRPHn	Branch to PHn	
BRPRE4	Branch to PRE4	
BRSW8	Branch to SW8	
BRSWn	Branch to SWn	
BX	Reset B-register	
BXB-0 BXB-1	Logic which effects B _/ B Useful at BXP time	
BXBGND-2 BXBGND-3	Inhibit transfer of B ₁₆ –31 B ₁₆ –31. Used in conjunction with BXB, BXP	
BXBL1	Shift B left one position	
BXBR2	Shift B right one position	
BXFP	Transfer FP $_{00-31}$ B $_{00-31}$. FP \Rightarrow floating-point	
BXP	Transfer (P) to B	
BZC	Busy signal generated by counter interrupt group	
BZI	Busy signal generated by IO interrupt group	
BZO	Busy signal generated by override interrupt group	

Table 3–93.Glossary of CPU and Integral IOPSignals (Cont.)

,

Signal	Definition
N(R/CC)	(R∕CC)⇒Reset CC ₁₋₄
CC1, CC2, CC3, CC4	Four-bit condition code register. Part of PSW1
CCXRWD	Enable setting of sense switches to be used to set condition codes. $KSS \frac{7}{1-4}$
CCXTRACC	$TRACC_{1-4}$ - CC ₁₋₄
ccz	Contents of condition codes equal zero
CEINT	Flip-flop used to inhibit clock enable (CLEN). Used in conjunction with interrupts and watchdog timer. During watchdog timer runout, CEINT ensures that a clock has not just been sent down the delay line. During interrupt pro- cessing, CEINT inhibits clock until ARE is received from interrupt logic
CIF	Inhibit counter interrupt group flip–flop. Part of PSW2
CK-n	(CK-n)⇒fast-memory clock. n is a point of distribution of fast-memory clock
CK/n	Logic name given to the output of a fast-memory clock driver, where $1 \le n \le 12$
CL-n	(CL–n)⇒CPU ac clock. 01E01 is a point of distribution of CPU ac clock
CL/n	Logic name given to CPU ac clock driver, where $1 \le n \le 12$
CLEARMEM	Write zeros throughout core memory. KCPURESET and KSYSR must be acti– vated simultaneously for CLEARMEM to be true
CLEN	Clock enable. Must be true for an ac clock to be generated in delay line
CLFP/n	Ac clock for floating point. FP \implies floating point. $1 \le n \le 12$
CLIS	1 mc clock transmitted to external IOP
CNA, CNB	Control flip-flops used in basic inter- rupt logic. Used during write direct mode of communication with basic interrupt logic

Signal	Definition
CNLK	Flip-flop used as interlock so that only one interrupt request can be made for each time the interrupt button on the PCP is activated
CNLN7 CNLN8	Address lines generated by counter interrupt group
CNST	Control strobe generated for use by the IOP
COND1 COND2	Data used to set CC1 and CC2. IOP generates COND1 and COND2 to indi- cate whether or not an instruction is acceptable
CPUL1, CPUL2, CPUL3, CPUL4	Flip-flop outputs used to set IS2, IS3, IS4, and IS5. IS2-IS5 correspond to the count pulse interrupt levels of the over- ride group
/CPURST/	Reset signal used by external interrupts
NCROSSCL	This term being low will inhibit CPU ac clock, because crossover clock has been requested
CROSSADD	Crossover address. Fast memory register has been addressed
CROSS	Combination of CROSSADD and memory request has been made
CROSSDCL	Crossover clock taken from DL1 (DL1/ 170)
CROSSD	Disables ac clock
CROSSEN	Crossover enable. Enables LR / - P
CROSSENR	Enable crossover read
СХМВ	Enable memory bus (MB) to C-register
CXRR	Enable fast memory register data to C-register
CXS	Enable sum bus data to C-register
D0-D31	Bits 0 through 31 of D-register
DA0-DA7	Data lines between IOP and device controller
DAP	Odd parity line between IOP and device subcontroller
DARM	Disarm selected levels in basic interrupt (pertains to all three groups)
DASW4	(DATAIN + DATAOUT) NSW4
DAT16-DAT31	16 bits of data presented to interrupt logic during write direct mode

Table 3–93.	Glossary of CPU and Integral IOP	
	Signals (Cont.)	

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
DATAIN	IOP has been requested to read data
DATAOUT	IOP has been requested to write data
DCCL/1	Clock to be used on C-register. Used in HOLDC logic
DCS TOP	Signal to stop CPU if address switches match memory address, and KADDRSTOP switch is on
DG	Data gate signal from memory
DIO0-DIO54	Direct input/output lines. (See Inter– face Design Manual for purpose of individual lines)
DIOEXIT	Direct input/output exit signal
DIOFS	Direct input/output function strobe
DIOIND	Direct input/output indicator. Used to enable DIO51 and DIO52 to set CC3 and CC4
DIOTI, DIOT2, DIOT3	Flip-flops used to accept FSA and gen- erate DIOIND and DIOEXIT
DIOWD	Signifies that direct input/output func- tion is a Write Direct
DIOX	Reset DIO register bits 0 through 31
DIOXB	Reset DIO register bits 32 through 47
DIOXDIO	Enable direct input/output data lines to DIO-register
DIOXS	Enable sum bus to DIO-register
DIS	Display. Allows a register other than the sum bus to be displayed
DIT/1	Divide iteration signal
DIVOVER	Divide overflow
DL1/040	40 nsec tap on delay line 1
DL2/050	50 nsec tap on delay line 2
DL3/080	80 nsec tap on delay line 3
DM	Decimal trap mask bit
DOR	Data order request. DOR = 1 implies order, DOR = 0 implies data. During an instruction, DOR is used to set condition code 1
DR	Data release from core memory

Table 3-93.	Glossary of CPU and Integral IOP
	Signals (Cont.)

Signal	Definition
DR/1	Data release latch. Used to force a data release for crossover, to force a data release if address not here (ADNH), and to save DR if DR is received from memory before DRQ has been set
/DRC/	DR from memory port C
DRQ	Data request flip-flop (data from memory)
DRQAC	Combination of DRQ and ac clock. Hold term for DR/1 latch
DX	Reset D-register
DXC	Transfer C-register to D-register
DXCL1	Transfer C to D left one bit position
DXDR8	Shift D right eight places
DXS	Transfer sum bus to D-register
DXZ	Put all zeros into the D-register
ECPUL1, ECPUL2, ECPUL3	External count pulse (CPUL) request to count pulse interrupt levels 1, 2, 3
ED	End data line. Indicates last data or order byte is being transmitted
EI	External interrupt inhibit flip–flop. Part of PSW2
ENCNTR	Enable counter interrupt group request
ENIO	Enable IO interrupt group request
ENOVRD	Enable override interrupt group request
ENDE	End of execution
/enxstri/	Enter exit strobe. Pertains to interrupt logic
/ES/	End service line. Indicates last byte of service is being transmitted
EWDM	Enable write direct mode. Pertains to interrupt logic
EXC	Execution flip-flop. Set when prepara- tion phase is entered
FAADD	Family of Add instructions
FAARITH	Family of Arithmetic instructions
FABRANCH	Family of Branch instructions
FABYTE	Family of Byte instructions
FACAL	Family of Call instructions

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
FACOMP	Family of Compare instructions
FADIV	Family of Divide instructions
FADIVH	Family of Divide Halfword instructions
FADW	Family of Divide Word instructions
FAFL	Family of Floating point instructions
FAHW	Family of Halfword instructions
FAILL	Family of Illegal instructions
FAIM	Family of Immediate instructions
FAIO	Family of Input/Output (IO) instructions
FALCF	Family of Load Conditions and Floating Control instructions
FALCFP	FALCF or Function of Load Register Pointer
FALOAD	Family of Load instructions
FALOGIC	Family of Logic instructions
FAMDS	Family of Multiply, Divide, or Shift instructions
FAMDST	IFAST/L or IFAMDS
FAMT	Family of Modify and Test instructions
FAMUL	Family of Multiply instructions
FAMULNH	Family of Multiply-not-halfword instructions
FANIMP	Family of Nonimplemented instructions
FAPRI∨	Family of Privileged instructions
FAPSD	Family of Program Status Doubleword instructions
FARWD	Family of Read Direct/Write Direct instructions
FASEL	Family of Select instructions
FASH	Family of Shift instructions
FASTABORT	Family of Store Abort instructions
FAS T/L	Family of Pull Word, Pull Multiple, Load Multiple instructions
FAS T/S	Family of Push Word, Push Multiple, Store Multiple instructions
FAS T/A	Family of Pull or Push Word, Pull or Push Multiple instructions
FAS T/B	Family of Load Multiple or Store Multiple instructions
·····	

(Continued)

/

Signal	Definition
FASTORE	Family of Store instructions
FASUB	Family of Subtract instructions
FAW	Family of Word instructions
FAWORDW	Family of Word or Doubleword instructions
FCXS	Transfer sum bus to condition code flip- flops and floating control flip-flops
FL1, FL2, FL3	Flag register
FMCL	Fast memory clock
FNC0, FNC1, FNC2	Function lines to IOP. (See Interface Design Manual for coding of lines)
FNF	Normalize mask bit, part of PSW1
FNL0, FNL1, FNL2	Function lines to interrupt logic. De- coded to determine function requested by write direct instruction
FNORM	Floating point normalize
FORCL	Force clock
FORCLEN	Force clock enable
FORCLG	Force clock gate signal
FP0-FP31	Floating point data lines 0 through 31
FPCLEN	Floating point clock enable
FPCON	Floating point connect
NFPOPTION	Not floating point option
NFPRR	Not floating point result ready
NFPXS	FPXS. Transfer sum bus to floating- point box
FRO-FR7	Function response lines. Pertains to IOP
FS	Function strobe
FSA	Function strobe acknowledge
NFSHEX	Not floating shift exit
FSL	Function strobe leading acknowledge
FUAIO	Function of AIO
FUANLZ	Function of Analyze
FUAWM	Function of Add Word to Memory
FUBAL	Function of Branch and Link
FUBCR	Function of Branch on Conditions Reset
FUBCS	Function of Branch on Conditions Set

Table 3-93.	Glossary of CPU and Integral IOP	
	Signals (Cont.)	

Table 3-93.	Glossary of CPU and Integral IOP
	Signals (Cont.)

Signal	Definition
FUBDR	Function of Branch on Decrementing Register
FUBIR	Function of Branch on Incrementing Register
NFUCS	Not Function of Compare Selective
FUDW	Function of Divide Word
FUEXU	Function of Execute
FUINT	Function of Interpret
FULAD	Function of Load Absolute Doubleword
FULRP	Function of Load Register Pointer
FUMH	Function of Multiply Halfword
FUMI	Function of Multiply Immediate
FUMMC	Function of Move to Memory Control
FUMSP	Function of Modify Stack Pointer
FUMTHOVER	Function of Modify and Test Halfword Overflow
FUMTSIGN	Function of Modify and Test Sign adjustment
FUPLW	Function of Pull Word
FUPLM	Function of Pull Multiple
FUPSW	Function of Push Word
FUS	Function of Shift
FUSF	Function of Shift Floating
FUSIO	Function of SIO
G0-G31	Generate terms from adder
G00	Extension to most significant end of generate logic
/GATCLK/	Gated clock. Used by external interrupts
GCLK	Gated clock. Used by basic interrupts
GND1101	Ground signal on frame 1, row 1, module location 01
GND2110	Ground signal on frame 2, row 1, module location 10
/GPADR0/- /GPADR3/	Group address data. Defines which ex- ternal chassis of interrupts is addressed by WD instruction
GRPO	Group 0 (basic interrupts)
GXAD	Generate AD

Table 3-93.	Glossary of CPU and Integral IOP
	Signals (Cont.)

Signal	Definition
GXAND	Generate AND
GXNAD	Generate NAD
HALT	Flip-flop that causes CPU to stop in PCP2 (PCP2 = idle phase)
/HBZC/	Busy signal transmitted by override group to interrupts of lower priority
/HBZI/	Busy signal transmitted by counter group to interrupts of lower priority
/HBZE/	Busy signal transmitted by I/O group to interrupts of lower priority
/HIO/	Halt I/O
/HOF/	Halt on parity error signal transmitted to memory
HOLDC	Hold term used on C-register latches
/HRQBZC/	Higher requesting or busy signal trans- mitted by override group
/HRQBZI/	Higher requesting or busy signal trans- mitted by counter group
/HRQBZE/	Higher requesting or busy signal trans- mitted by I/O group
/HRQBZI/	Higher requesting or busy signal trans- mitted by counter group
IA	Indirect address
ГС	Leave active state signal to counter group
IBI	Leave active state signal to I/O group
IBO	Leave active state signal to override
IC	Interrupt request from internal I/O
IEC	Enter active state signal to counter group
IEI	Enter active state signal to I/O group
IEO	Enter active state signal to override group
IEN	CPU interrupt enable
IFAM	IFAST/S or IFAST/L or IFAMDS
IFAMDS	(FAMDS and NIPH10) or PCP2
IFAS T/L IFAS T/S	(FAST/L and NIPH10 and NPCP2)
II	Inhibit I/O interrupt group, part of PSW2

Table 3-93. Glossary of CPU and Integral IOPSignals (Cont.)

Signal	Definition
IN0-IN15	Enable flip-flops contained in basic interrupts
INDX	Index
INHXWD	Transfer write direct data to interrupt inhibit bits
INT	Interrupt request flip-flop used by CPU logic
INTO-INT8	Interrupt subroutine address lines received by CPU from interrupt logic
INT9	Interrupt request received by CPU from interrupt logic
INTRAP, INTRAP1, INTRAP2	Interrupt/trap sequence phase flip-flops
K/IOmBn	Where $0 \le n \le 4$. Clock to IO fast memory where $1 \le m \le 4$
L/IOmBn	Address lines to IO fast memory
w/IOmBn	Data lines to IO fast memory
IOACT	Internal IO active
IOAXST	Align I/O status in A-register
IOBO	Abort IO operation. No recognition due to AVO
IOCON	Internal I/O connect
IOCONST	I/O control strobe
IODA0- IODA7	I/O data register. Used for terminal order data out and regular data out
IODAP	Parity bit for IODA-register
IODAX	Clear IODA-register
IODAXA	Transfer A-register to IODA-register
IODC	I/O data chain
IOEN	I/O enable. Goes true when permissible for I/O to interrupt CPU
IOEN6	I/O enable during execution PH6
IOENIN	IO is enabled and FSL has been received
IOFF	Power-off interrupt request from power fail-safe monitor
IOFM	I/O fast memory. True when reading from or writing to internal I/O fast memory

(Continued)

1

Signal	Definition
IOFR0-IOFR9(I/O function response register. Outputs decoded to define fast memory address
IOFRX	Clear IOFR-register
IOFRXA	Transfer A to IOFR
IOFRXFR	Transfer FR to IOFR
IOFS	I/O function strobe
IOIN	I/O in. Accepts FSL
IOINH	Inhibit I/O, because of ABORT, pro- cessing INTRAP sequence, or ADNH
IOINTST	Used to align interrupt status in A– register, status was returned in response to an AIO instruction
IOIR	Flip-flop that receives interrupt call (IC) from internal IOP. IOIR is put on IR line through a cable driver. IR is used to set common I/O interrupt level in basic interrupt chassis
IOLN7- IOLN8	Interrupt address lines 7 and 8 brought high by I/O interrupt group
/IONEN/	ION enable. Power-on enable from power fail-safe monitor
/IONN/	Power-on signal from power fail-safe monitor
IOPA0-IOPA2	IOP address lines 0, 1, and 2
IOPADD	Internal IOP is addressed
IOPC	IO parity check
NIOPEX	No external IOP in system
IOPG	IO parity generator on most significant byte of A-register
ІОРНО-ІОРНЗ	Internal IO phases 0 through 3
IOPOP	Internal IOP is plugged in
IOR	Input-output line during IOP service. IOR = 1 output, IOR = 0 input
IORB	I/O read backward
IOSC	Internal IO service call flip-flop
IOTRIN	I/O transfer-in-channel
IOWD	Watchdog Timer runout during I/O operation
IPO-IP15	Sixteen arm flip-flops of basic inter- rupt logic

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
IPH10	IOSC interrupted CPU during execution PH10
IR	IOP interrupt request. Used to set common IOP interrupt level in basic interrupt
ISO-IS15	Sixteen request flip–flops of basic interrupt logic
NISIN0	N(ISO INO)
NISNIPO	N(ISO NIPO)
IX	Index flip-flop
IXAL	Index alignment flip-flop
ко-кзі	32 carry bits of sum bus
коо	Extension to most significant end of carry logic
KADDRSTOP	Address stop signal from PCP panel
NKAHOLD	Not address hold
KAS/1 NKAS/2 NKAS/B	If KAS/1 is true and NKAS/2 is false, one of the following PCP switches is activated: DATA ENTER, DATA CLEAR, STORE SELECT ADDR, STORE INSTR ADDR, INSERT PSW1, INSERT PSW2, COMPUTE STEP, COMPUTE RUN, DIS- PLAY SELECT ADDR, DISPLAY INSTR ADDR, INSTR ADDR INCREMENT, or LOAD. [•] If NKAS/B is true, none of the above listed switches are activated
кс	Signal from PCP, low during no clock or continuous clock
NKC/B	Signal from PCP, high during no clock or continuous clock
KCLEAR/B	Data clear signal from PCP
KCLRPSW1	Clear PSW1 signal from PCP
KCLRPSW2	Clear PSW2 signal from PCP
NKCLRPSW/B	Not clear PSW signal from PCP
KCONT	True if PARITY ERROR MODE switch is in CONT position
KCPURESET	True if CPU RESET switch is activated
KD	True if REGISTER DISPLAY switch is ON and CLOCK MODE switch is not in CONT position
NKDI	True if REGISTER SELECT switch is not in the EXT position

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
KDISPLAK/B	Display contents of SELECT ADDRESS switches
KDISPLAQ/B	Display contents of INSTRUCTION ADDRESS indicators
KEN TER/B	Enter data signal
KFILL/B	True if LOAD switch is activated
КНОР	Halt on parity error
KINCRE/B	Increment instruction address
KINLVSEL	True if INTERLEAVE SELECT switch is in the DIAGNOSTIC position
KIN TRP	True if INTERRUPT switch is activated
KIORESET	True if I/O RESET switch is activated
KPSW1/B	True if INSERT PSW1 switch is set
≻KPSW2∕B	True if INSERT PSW2 switch is set
KRUN	True if COMPUTE switch is in RUN position
KS0-KS31	32 DATA switches, true if particular switch is in the 1 position
кѕс	Low during CONT CLOCK
KSP15-KSP31	17 SELECT ADDRESS switches, true if particular switch is in the 1 position
KSS1-KSS4	SENSE switches, true if particular switch is in the 1 position
KS TEP/B	True if the COMPUTE switch is in the STEP position
KS TORK/B	Store in SELECT ADDRESS location
KS TORQ/B	Store in INSTRUCTION ADDRESS location
KSXA, KSXB, KSXC, KSXD, KSXS	REGISTER SELECT switch signals, select A, B, C, D, or sum bus
KSYSR	True if SYSTEM RESET switch is activated
KUA21- KUA31	True as a function of UNIT ADDRESS switch
KWDTR	True if WATCHDOG TIMER switch is in the OVERRIDE position
/LB15/-/LB31/	Address lines to core memory
LCK0-LCK1	Write lock decoding used to cause abort
LEVACT	Leave Active State signal to interrupt logic

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
LEVARM	When exiting an interrupt level, leave level in armed state
LIN00-LIN08	Nine address lines associated with an interrupt request to CPU
LINREQ	Interrupt request from external interrupts
LIO3-LIO7	Address lines to internal I/O fastmemory
LKO, LK1, LK2, LK3	Signals which are decoded to define a particular location in fast memory which is used for write lock data
K/LKn	Where $0 \le n \le 3$. Clock to fast memory used for write lock data
W/LKn/m	Where $0 \le n \le 3$, m $0 \le 5$. Write data lines to write lock fast memory
LOCK0- LOCK7	Data output from write lock fast memory modules
LOCKW	Enable clock to fast memory write locks
/LR23/-/LR31/	Address lines to CPU fast memory
LRXD	Transfer D_{12-14} LR 29-31, where
	D ₁₂₋₁₄ equals index register selection
LRXR	Transfer R ₂₈₋₃₁ LR ₂₈₋₃₁
LRXZ	Put all zeros into the LR lines
MASTER	Flip-flop denoting slave mode when MASTER = 0
NMBOCRO- NMB3CRO	CRO ⇒ memory address is a crossover address or address of fast memory register. MBO-MB3 ⇒ Bytes 0 through 3. NMBOCRO being low, implies write byte 0 data in fast memory
MBXS	Transfer sum bus to memory bus (MB) data lines
MB0-MB31	Memory data bits 0 through 31
MC0-MC7	Eight-bit macro-counter, used to keep record of multiply iterations, etc.
MCDC3, MCDC7	Decrement macro-counter. If MCDC3 is true, macro-counter will be decremented by 10 ₁₆ . If MCDC7 is true, macro- counter will be decremented by one
мсх	Clear macro-counter
MCXNPLI	Transfer NP left one to MC (i.e., NP26
MC XPL2	-/-MC1) Transfer P left two to MC (i.e., P26 -/-MC0) (Continued)

(Continued)

7

• • •

Signal	Definition
мсхѕ	Transfer S-/
мсz	Contents of macro-counter equal zero
MFLO-MFL7	Memory fault lights 0 through 7
MFR	Memory fault reset signal
MIT	Multiply iteration signal
/MQC/	Memory request to port C
/mr/	Memory reset signal
MRC	Flip-flop set if memory request out. If DRQ set and no memory request was made, NMRC = 1, in this case DRQ. NMRC generates CLEN
MRCL	Memory request clock 🔹
MRQ	Memory request flip-flop set by CPU
MRQP1	Flip-flop which causes DRQ to be set on clock following the clock which set MRQ
MUSIC	Flip-flop used to drive speaker on PCP panel
/MW0/-/MW3/	Write byte lines to core memory
01-07	Seven-bit opcode register
ODINST	Order-in status enable
OL0-OLF	Decode of bits 4 through 7 of opcode register (O lower)
ORAB	Override memory requests to ports A and B, giving highest priority to port C
ORDERIN, ORDEROUT	Order in, order out. Applicable during internal IOP operations
ORDSW4	Implies order or switch 4 (SW4). SW4⇒data chain
000-007	Decode of bits 1 through 3 of opcode register (O upper)
OVERIND	Overflow indicator flip-flop
OVLN6- OVLN8	Interrupt address lines 6, 7, 8 driven by override interrupt group
ох	Clear O-register
охс	Transfer C_{1-7} O_{1-7}
P15-P31	Seventeen-bit address register
P32-P33	Two additional bits of address registers, used for byte count, etc.

Table 3–93. Glossary of CPU and Integral IQP Signals (Cont.)

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
P32HOLD, P33HOLD	Hold P32 and P33 at their current value
PARITYOK	Parity OK signal from memory port C
PBAHOLD	Hold byte address in P32 and P33 at current value
PC	Parity check signal received by internal IOP from a device controller
PCP1-PCP6	Processor control panel phases 1 through 6
PCPACT	Processor is active in PCP phases
PDC18, PDC22, PDC25, PDC29	Decrement P counter. PDC18 explained as follows: P19-P33 = 0, then decre- ment P15-P18 by one
PE	Parity error from memory port C
PEINT	Flip-flop which accepts PEM and is used to set parity error interrupt level
PEM	Parity error in memory latch
PH1-PH10	CPU execution phases 1 through 10
/РОКС/	Parity OK from C port. Used to gener- ate PARITY OK signal
PON	Power-on request to power-on interrupt level
PR	Proceed signal from external IOP
PRO-PR31	Propagate signals for sum bus
PROO	Extension to most significant end of propagate logic
/PRC/	Proceed signal on cable. Used to gen- erate PR
PRE1-PRE4	CPU preparation phases 1 through 4
PREIO	Preparation for IO service
PREOPER	Signal true for those instructions which require reading contents of effective address
NPREP	CPU not in PRE1, 2, 3, or 4
PRE TR	PRE-TRAP. Flip-flop denoting when CPU may TRAP out of preparation phases
PRI	Proceed signal
PROBEOVER	Probe for overflow
PROBOVER/H	Probe for overflow, halfword
	(Centinued)

Table 3-93. Glossary of CPU and Integral IOP Signals (Cont.)

Signal	Definition
PRXAD	Enable propagation of AD
PRXAND	Enable propagation of AND
PRXNAD	Enable propagation of NAD
PRXNAND	Enable propagation of NAND
PSW1XS	Transfer sum bus to PSW1
PSW2XS	Transfer sum bus to PSW2
PUC18	Upcount P-register。 Add one to bit 18 level of P-register
PULLUP	Source is a terminator. Provides addi- tional drive input to clock drivers
NPX	Not clear P-register
PXINT	Transfer interrupt address to P-register. Also used as source of enter active state signal to interrupt logic
РХК	Transfer address switches to P (i.e., store select address, display select address)
PXS	Transfer sum bus to P-register
PXSXB	Transfer B to P via the sum bus
PXTR	Transfer TRAP address to P
RO	Interrupt level 0 requesting service
R2	Interrupt level 2 requesting service
NR01	Interrupt levels 0 and 1 are not requesting service
NR23	Interrupt levels 0 through 3 are not requesting service
R28-R31	Four-bit R-register。Used to retain the R field of instructions
RDC31	Decrement contents of R-register
RDXMFI	Read and reset MEMORY FAULT indicators
REIP1	Interrupt level 1 is requesting service. Level 0 is not active or requesting
REIP3	Interrupt level 3 is requesting service. Levels 0 through 2 are not active or requesting
REN	Reset enable flip-flops signal to inter- rupt logic
REU	Register extension unit
RIO	Reset I/O

Table 3–93. Glossary of CPU and Integral IOPSignals (Cont.)

Definition
Four-bit register pointer (RP) register
Clock signal to CPU internal fast mem- ory, byte 0
CPU internal fast memory address line
CPU internal fast memory data writeline
CPU internal fast memory read data lines
Transfer sum bus to register pointer (RP) register
Requesting or busy signal from counter interrupt group
Requesting or busy signal from I/O interrupt group
Requesting or busy signal from override interrupt group
Read/write data signals on cable from CPU to internal fast memory
Request service strobe
Request service acknowledge
RS clock enable
Reset signal to internal IOP
Real-time clock signal. Generated by power monitor
Request terminal order
Upcount R28-31
Write signal to fast memory
Write–data lines to internal CPU or internal IOP fast memory
Zero RW15
Clear R 28-31
Transfer C to R 28–31
Transfer sum bus to R ₂₈₋₃₁
Contents of R ₂₈₋₃₁ equal zero
Read/write byte lines to fast memory
32 sum bus bits
Not service call inhibit
Service call

Signal	Definition
SCL	Single clock latch
SFT	Shift
SGTZ	Sum greater than zero
/\$10/	Start IO
SPIM	Sign-pad immediate. Extend sign of data for immediate instructions
SPW	Sign-pad with ones
SPZ	Sign-pad with zeros
SR8, 9, 10, 11, and 13	Set term to IS flip–flops of interrupt levels 8, 9, 10, 11, and 13, respectively
/ST/	Start signal from power monitor
START	Derived from /ST/
STEP815	Signal which allows switches to progress in a binary fashion from SW8 through SW15
STRAP	SET-TRAP signal caused by watchdog timer runout
SW0-SW15	16 switch signals which help to define certain states of the CPU
SWK1, 2, 3, 4, 5, 6, 12	Logical decoding of functions performed by the PCP switches
N(S/SXAEORD)	Not transfer the exclusive OR of A and D to sum bus
N(S/SXAMD)	Not transfer (A minus D) to sum bus
N(S/SXAORD)	Not transfer (A or D) to sum bus
N(S/SXAP1)	Not transfer (A plus one) to sum bus
SXBF	SXB flip-flop
SXB	Transfer B to sum bus
SXDA	Transfer DA data lines to sum bus
NSYSR	Not (system reset or start)
T5, T8, T11	CPU clock pulses. Nominal values:
	T5 = 220 nsec T8 = 290 nsec T11 = 420 nsec
T5EN	Enable T5 clock pulse
T8EN	Enable T8 clock pulse (T11 is auto- matically selected if T5 or T8 are not enabled)
/TDV/	Test device
/110/	Test I/O

Table 3–93.	Glossary of CPU and Integral IOP
	Signals (Cont.)

Table 3–93. Glossary of CPU and Integral IOP Signals (Cont.)

.

Signal	Definition
TES TS	Signal which enables the testing of the contents of the sum bus
TODATA	Terminal order data
TORDIN	Terminal order in
TR28-TR31	Four-bit TRAP address register
(R/TR)	Reset TR-register
TRACC1- TRACC4	Four-bit TRAP accumulator register. Holds least significant hex digit of call instruction trap address, as well as data for setting CC1–4 for certain bytes of TRAP conditions
TRAP	Flip-flop which is set when CPU attempts to perform an illegal operation
TRIG	Enable signal which gates the setting of IS flip-flops (TRIG ⇒ trigger)
VALST	Valid start
VDATAIN	Valid data in
VORDER	Valid order
WAIT/L	Wait indicator on PCP panel
WCT1-WCT6	Six–bit flip–flop register used for watchdog timer accumulator
WDINT	Internal write direct
WDTA	Flip-flop set when watchdog accumu- lator has reached the length of time when an operation should have been completed
WDTR	Watchdog timer reset. One of the terms used to set WDTRAC
WDTRAC	Reset watchdog timer accumulator. This allows count to start over
WK0-WK1	Write key flip-flops
ZXX	Set IOWD because watchdog timer ran out during an I/O operation
128KC	128 kilocycles per second clock
n KC	n kilocycles per second clock
1 MC	1 megacycle per second clock
NIMCS	Clock pulse formed from the combina- tion of N1MC 2MC
500 CPS	500 cycles per second

Table 3-94.	Glossary	of Floating	Point Signals
-------------	----------	-------------	---------------

Signal	Definition				
A47-A31	A-register (57 bits, multipurpose)				
A2831XB	B3128 -/ - A2831 (for postnormalizing in multiply - see AXSL4)				
A4851Z	A4851 = 0 (for normalization logic)				
A5255Z	A5255 = 0 (for normalization prediction logic)				
ALM	Right align memory operand [augend (EW) in ADD/SUB]				
ALR	Right align register operand [addend (R) in ADD/SUB]				
ASN	A-register is simple-normalized:				
	i.e., $1/16 \le A < 1$ or $-1 \le A < -1/16$ (A47 thru A51 are not equal to one another)				
	or forced high if FN = 1 in add/sub (when interrogated) to inhibit normalization				
ASPP	Add/subtract preparation (mantissas are aligned, therefore prepare to add or subtract)				
AX AXL AX-U AX/L	Enable A4731 (via -U, /L - see below) Enable A4771 (= AX) Enable A0031 (= AX + AXL)				
AXFP	FP0031 / - A0031 (via -4 thru -7)				
AXS	\$4731 <u>/ → </u> A4731 (via -1 thru -7)				
AXSL1	\$4831 -/-> A4730, B48 -/-> A31 (via −1 thru −7)				
AXSL4 AXSL4/1	S5131 -/ - A4727, 0's -/ - A2831 except where A2831XB is high (via -1 thru -7) High speed version of AXSL4 used for control logic				
AXSR2	S4629 / → A4831, <u>S45 / →</u> A47 (via −1 thru −7)				
	(S/A47/2) = (G46 + PR46 NK46) BXBL2 = AXSR2				
AXSR4 AXSR4/1	S4627 / A5031, 0's / A4749 (via -1 thru -7) High speed version of AXSR4 used for control logic				
B48-B31	B-register (56 bits, multipurpose)				
вх	Enable B4831 (via -U, -L)				
BXBL1	B4931 - / - → B4830 (via - U, - L)				
	(K46- / B31 if long DIV; K46- / B71 if short div)				
BXBL2	B5031-/				
BXFP	FP3100 $-/-B$ 4807, B4871 $-/-B0831$ (via /U, /L – see below) (Multiply functions where B-				
BXFPU	FP3108 -/ -B4871, 0's -/ -B0031 register is played backward)				
BXFP/L	FP0700/				
BXFP/U	FP3108-/				
C46-C31	Buffers for DXDL1 and DXDR1 logic				
S/CC1/FP	Set CC1 in CPU				
S/CC2/FP	Set CC2·in CPU				

.

Table 3-94. Glo	ssary of Floatin	g Point Sig	nals (Cont.)
-----------------	------------------	-------------	--------------

Signal	Definition		
D46-D31	D-register (58 bits, multipurpose)		
DIT DIT/1	Divide iterations (excluding final 2 clocks of PH8) Divide iterations (excluding final clock of PH8)		
DIV	Divide (O decoding)		
DPP	Divide preparation (operands are simple-normalized, therefore prepare to divide)		
DSN	D-register is simple-normalized		
	i.e., $1/16 \le D < 1$ or $-1 \le D < -1/16$ (D47 thru D51 are not equal to one another)		
DX]	Enable D4631 (via -U, /L - see below)		
DX-U	Enable D4671 (= DX)		
DX/L	Enable D0031 (= DX + PH4)		
DXA	A4731-/D4731 (A47-/D46)		
DXDL1	D4831 / - D4730, sustain D46, 0 / - D31 (via -U, -L and C4631) (DX2 / - D)		
DXDR1	D4630-/-D4731, sustain D46 (via -U, -L and C4631) (DX-1/2-/-D)		
DXS]	S4631-/D4631 (via -U, /L - see below)		
DXS-U	S4671		
DXS/L	S0031- / → D0031 (= DXS + PH4)		
E0-E7	E-register (8 bits, for exponent processing)		
E0003Z	E0003 = 0		
E0407Z	E0407 = 0		
EDC3	Downcount E0003 [inhibited if $E < -96_{10}$ to prevent false overflow indication arising from certain cases of unrecoverable underflows (e.g., 00000001 ₁₆ × 00000001 ₁₆)]		
EDC7	Downcount E0407		
EUC3	Upcount E0003 [inhibited if E > 96 ₁₀ to prevent false underflow indication arising from certain cases of unrecoverable overflows (e.g., 7FFFFFF $_{16}^{$		
EX	Enable E0007		
EXFM64	F minus 64/E		
EXNE	Invert E0007		
EXNFM64	(Inverted F) minus 64/E		
F0-F7	F-register (8 bits, primarily iterations counter)		
FDC3	Downcount F0003		
FDC7	Downcount F0407		
FEOF	Floating exponent overflow (E \geq 64) (result \neq 0)		
FEUF	Floating exponent underflow (E < -64) (result \neq 0) N(significance trap with FZ = 0)		
FN/FNF	FN flag in CPU PSW (called FNF in hardware). FN = 1 inhibits normalization in add/sub		
FPO-FP31	Bidirectional bus between CPU and box for transmission of data;		

(Continued)

•

Table 3-94.	Glossary	of Floating	Point Signals	(Cont.)
-------------	----------	-------------	---------------	---------

Signal	Definition				
FPCON	Floating point box control (from CPU). Starts box by setting PH1, and stores sign of EW in MWN during PH1				
FPDIS	Floating point display. Substitutes information to be displayed onto the FP bus in place of normal logic. Also contributes to SDIS logic				
FPR	Floating polarity reversed. When high indicates that the sign of an intermediate result is opposite to that of the final result				
FPRR	Floating point result ready. Signals the CPU that the results are to be available on the FP bus starting with the next clock (which is PH9 in the box)				
FPX	High when the box is feeding the FP bus				
FPXMISC	Miscellaneous signals — — FP0031 for display purposes				
FPXSL	S0031 FP0031				
FPXSU	S47→ FP0, ĒĪ→ FP1, E0207→ FP0207, S4871→ FP0831				
FS	FS flag in CPU PSW. FS = 1 causes trap if > 2 postnormalizing shifts are needed or if result = 0 in add/sub				
FX	Enable F0007				
FXD	D0007 // F0007				
FXNA	Inverted A0007 -/ - F0007 (storing inverted A0007 instead of true outputs is for signal loading only and has no logical significance)				
FZ	FZ flag in CPU PSW. FZ = 1 causes trap on underflow instead of store zero				
G46-G31	Generate terms in adder				
G0003, etc.	Group generate terms in carry system (high when a carry is generated out of the specified bit range)				
GXAD	A D — → G if NSDIS (via /7, /A thru /E) (flip-flops set by the S/SX terms)				
GXAND	$A \overline{D} \longrightarrow G$ if NSDIS (via /7, /A thru /E)				
к46-к31	Adder carries (none can be high unless SXADD NSDIS)				
	Special cases: K15: Output directly enabled by SXADD to assure early turnoff of higher order carries derived from K15 (for benefit of S = 0 test following an add)				
	K31: Input carry for 2's complementing (= PRXNAND NSDIS)				
	K71: Can be forced high by special input to G0003 = K31 PH10 NFPRD for cases where only bits 4771 are to be 2's complemented				
KFPXMISC	Switch signal raising FPXMISC if FPDIS				
KFPXSL	Switch signal raising FPXSL if FPDIS				
KFPXSU	Switch signal raising FPXSU if FPDIS				
KSXA	Switch signal raising PRXAD/'s and PRXAND/'s if SDIS (for A				
KSXB	Switch signal raising SXB if SDIS (for B——S)				
KSXD	Switch signal raising PRXAD/'s and PRXNAD/'s if SDIS (for D PR S)				
M1	2 ¹ of multiplier bit pair 0 c that up to the state of multiplicand to produce product				
M2	2 ⁰ of multiplier bit pair				
MIT	Multiply iterations (excluding final clock of PH7)				
MUL	Multiply (O decoding)				

Table 3-94.	Glossary of	Floating	Point	Signals	(Cont.)

Signal	Definition
MWN	Memory word negative. Flip-flop that stores sign of the EW operand
02, 06, 07	Opcode bits from CPU. Define particular floating point instruction
PH1-PH10	Phase flip-flops
PR46-PR31	Propagate terms in adder
PR0003, etc.	Group propagate terms in carry system. (PR0003 means PR00-PR03 are all high)
PRXAD	A D — PR if NSDIS (via $/7$, $/A$ thru $/E$)
PRXAND	A ND
PRXNAD	NA DPR if NSDIS (via /7, /A thru /E)
PRXNAND	NA ND \longrightarrow PR if NSDIS (via /7, /A thru /E) \rightarrow PRXNAND NSDIS \Rightarrow 1 \longrightarrow K31
R31	R31 from CPU. Register address add, used to determine product length in multiply
RTZ	Result is zero flip-flop. Detects zero result in mantissa
S/RW/FP	Sets RW flip-flop in CPU, causing write into CPU scratch-pad
S46-S31	Sum bus bits. (S45 is synthesized — see AXSR2)
S0031XFP	FP0031———————————————————————————————————
S4607XFP	FP0
SDIS	S display. Substitutes A, B, or D for normal logic on S bus; also kills all carries
SW0, 1, 2	General purpose control flip-flops
S/SXA	Preset A————————————————————————————————————
SXADD	The S bus is performing an arithmetic operation where carries are involved (= PRXNAND + GXAD)
s/sxamd	Preset A - D
S/SXAMD/1	S/SXAMD unconditionally
S/SXAMD/2	S/SXAMD if conditions do not call for S/SXAPD
S/SXAPD	Preset A + D \longrightarrow S (i.e., S/PRXAND, PRXNAD, GXAD) [(A \oplus D) \longrightarrow PR, A D \longrightarrow G]
S/SXAPD/1	S/SXAPD unconditionally
S/SXAPD/2	S/SXAPD as a condition of signals demanding a minimum number of logic levels. When S/SXAPD/2 is high, S/SXAPD reduces to:
	DIT (K46 \oplus MWN \oplus SXADD) [(Divide: = MWN on 1st clock, then = (K46 = MWN)]
	+ PH6 NO6 N(K46 \oplus PR46) [(Add/sub: = (S46 = 0)]
S/SXAVA	Preset $ A \longrightarrow S$ (i.e., S/SXA if A47 = 0, or S/SXMA if A47 = 1)
S/SXAVD	Preset $ D $ (i.e., S/SXD if D46 = 0, or S/SXMD if D46 = 1)
SXB	B4831
s/sxd	Preset D————————————————————————————————————
SXFP/4	FP0007
SXFP/A	FP0831
SXFP/U	FP0

Signal	Definition
s/sxma	Preset -AS (i.e., S/PRXNAD, PRXNAND) (NAPR, 1K31)
s/sxmd	Preset -D————————————————————————————————————
SZL	S0031 = 0
szu	S4771 = 0
TRAP	TRAP to X'44' and inhibit write into scratch-pad in CPU
	Conditions: Underflow (exp. $< 64_{10}$) (Result $\neq 0$) (FZ = 1)
	+ Overflow (exp. $\geq 64_{10}$) (Result $\neq 0$)
	+ Divide by zero (SW1 = 1 when interrogated)
	+ Significance trap (FS = 1) (FN = 0) (top 3 hexes of unnormalized result in add/sub = 0)

Table 3-95. Glossary of Memory Signals

Signal	Definition		
00YNIP-32YNIP	Y negative inhibit driver signals. Generated by the true condition of TNYI and the reset output of the respective M-register flip-flops		
00үрір-32үрір	Y positive inhibit driver signals. Generated by the true condition of TPYI and the reset output of the respective M-register flip-flops		
3YNC0N-3YNC7N	Y negative current predrive elements. Decode bits L19, L20, and L21 of the address register		
3YNV0N-3YNV7N	Y negative voltage predrive elements. Decode bits L18, L22, and L24 of the address register		
3YPCON-3YPC7N	Y positive current predrive elements. Decode bits L19, L20, and L21 of the address register		
3YPV0N-3YPV7N	Y positive voltage predrive elements. Decode bits L18, L22, and L24 of the address register		
(4K)	True when the memory size switches are in the configuration NSO NS1. Used in address and interleave logic		
(12K)	True when the memory size switches are in the configuration S0 NS1. Used in the addres here and interleave logic		
ABOA, ABOB, ABOC	Abort signals from the CPU to ports A, B, and C. Used to override a write operation to prevent changing the contents of a memory location		
ADA, ADB, ADC	Port priority signals. Used to indicate which port has access decision		
ADACO, ADBCO, ADCCO	Intermediate port logic signals. Used to gate various timing signals to the CPU and IOP		
ADADG	Port A data gate enable signal		
ADAM, ADBM, ADCMB, ADCMI	Amplified versions of ADAS, ADBS, and ADC		
ADAMW, ADBMW, ADCMW	Amplified versions of ADAS, ADBS, and ADC		

Table 3-95.	Glossary	of Memory	Signals (Co	ont.)
-------------	----------	-----------	-------------	-------

Signal	Definition	
ADAS, ADBS	Amplified versions of ADA and ADB	
ADBDG	Port B data gate enable signal	
ADCDG	Port C data gate enable signal	
/АНА/, /АНВ/, /АНС/	Address here signals as they appear from each port cable driver. True whenever a memory module responds to an implemented address configuration	
АНА, АНВ, АНС	Address here signals as they appear in the internal memory logic. True when the requested address (post-map, post-interleave) compares with the setting of the starting address switches for that particular memory module (bits 15–19)	
AP	Almost parity. Third level parity signal	
APA	Port A priority signal. True when AHA and MQA have been received and memory is not busy. Used to trigger the port delay line, causing IPD to go true	
АРВ	Port B priority signal. True when AHB and MQB have been received and memory is not busy. Same function as APA	
APE	Almost parity error. Fourth level parity signal	
/ARA/, /ARB/, /ARC/	Address release signals as they appear in the interface. Used to allow CPU and IOP to drop their address lines. Generated by the memory logic when an address has been entere into the address register	
CFA, CFB	Control signals for ports A and B. Used to allow memory to set up for a cycle for A or B while memory is busy	
DECENP	Sense preamplifier selection enable signals	
DG	Data gate enable signal. True during a read process	
/DGA/	Data gate signal from port A telling requesting unit that memory data output lines are active and may be sampled	
DGA0-DGA7	Port A data output gates. Gate output of M-register onto data lines for port A	
/DGB/	Data gate signal from port B. Same function as /DGA/	
DGB0-DGB7	Port B data output gates. Same function as DGA0–DGA7	
/DGC/	Data gate signal from port C. Same function as /DGA/	
DGC0-DGC7	Port C data output gates. Same function as DGA0-DGA7	
/DRA/, /DRB/, /DRC/	Data release signals as they appear in the interface. Perform different functions relating to data, depending upon whether the memory operation is read, write, or write partial	
/EDRA/, /EDRB/, /EDRC/	Early data release signals as they appear in the interface. May or may not be present, depending upon whether the memory operation is read, write, or write partial	
HALT	Generated whenever the following conditions exist: either the power fail-safe and reset (PFSR) is true, or halt on fault (HOF) and memory fault (MF), ANDed together, are both true. The HALT signal is used to cause memory busy (MB) to stay true and ignore any further memory requests	
HOF	Halt on fault signal. Generated by the CPU whenever it is desirable to halt memory wher a memory parity error occurs	
IPD	Initiate port delay signal. Used to trigger the Port Delay (PORTDL). IPD is used in port / and B only for access decision	
L18-L31	L-register outputs. Used for X-Y selection. Bits 15–17 do not go into the L-register. Instead, they are used for address here (AH), mapping, and interleaving to determine whic of the eight possible memory modules is to be selected	

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition
L18SEN, L19SEN	Duplicate logic of L18 and L19. Used to drive the preamplifier selection signals PASLO– PASL7 where they appear as L18J and L19J
/LA15/, /LA31/	Port A address lines as they appear at the input to the port A cable receivers
LA15-LA31	Port A address lines as they appear at the output of the port A cable receivers. LA20-LA29 are direct inputs to the L-register
LA165-LA195	Port A memory selection signals. May be interleave modified by LA30 and LA31. Inputs to the starting address comparison logic
LA18L-LA19L	Special 4K and 8K address lines as they appear at the input to the L-register
LA30L, LA31L	Port A memory selection signals. May be interleave modified by LA16-LA19. Inputs to the L-register
/LB15/, /LB31/	Port B address lines as they appear at the input to the port B cable receivers. Also the CPU address lines as they appear at the output of the CPU cable drivers
LB15-LB31	Port B address lines. Same function as LA15-LA31
LB16S-LB19S	Port B memory selection signals. Same function as LA16S-LA19S
LB18L, LB19L	Port B special address lines. Same function as LA18L-LA19L
LB30L, LB31L	Port B memory selection signals. Same function as LA30L-LA31L
/LC15/ - /LC31/	Port C address lines. Same function as /LA15/-/LA31/
LC15-LC31	Port C address lines. Same function as LA15–LA31
LC16S-LC19S	Port C memory selection signals. Same function as LA16S-LA19S
LC18L, LC19L	Port C special address lines. Same function as LA18L-LA19L
LC30L, LC31L	Port C memory selection signals. Same function as LA30L-LA31L
LXA	Port A transfer signals for address lines into the L-register
LXB	Port B transfer signals for address lines into the L-register
LXC	Port C transfer signals for address lines into the L-register
LXL	Source of clear and latch signals for the L-register
LXL	L-register latch signals generated by LXL
/LX15/-/LX31/	IOP address lines as they appear at the output of the IOP cable drivers
M00-M31	M-register flip-flops. Accept data inputs from ports A, B, and C, or from core memory di criminator outputs. Each complete memory block (4, 8, 12, or 16K) has its own M-registe
M32	Parity flip-flop. Set during a read restore or partial-write operation if the word from memory contains an even number of ones. Also set during a partial or full write if the da to be strobed into core memory has an even number of ones
M32XP	Parity flip-flop transfer signal. Used to set flip-flop M32 during parity generation (partial or full write)
/MA00/-/MA31/	Port A delay lines. Input-output of cable receiver/drivers
MA00-MA31	Port A data lines. Inputs to the M-register
MB	Memory busy signal. True during the time memory is in the process of satisfying a memor request. Also kept true during a memory halt condition to prevent any new memory requests from being honored
/mb00/-/mb31/	Port B data lines. Input-output of cable receiver/drivers

Table 3-95. Glossary of Memory Signals (Cont	.)
--	----

Signal	Definition
MB00-MB31	Port B data lines. Inputs to the M-register
/MC00/-/MC31/	Port C data lines. Input-output of cable receiver/drivers
MC00-MC31	Port C data lines. Inputs to the M-register
MD00P-MD31P	Sense amplifier/discriminator outputs from core memory. Inputs to the M-register
MD32P	Sense amplifier/discriminator output from parity bit in core memory. Input to parity flip-flop
MF	Memory fault signal. Used to gate MFL00-MFL07 memory fault signals
/MFL00/-/MFL07/	Memory fault lamp signals. Used to specify in which memory module a memory fault (typically a parity error) occ urred. These signals appear only on port C
MFR	Memory fault reset signal. Generated by the CPU and used to reset MF
мі	Memory initiate signal. Used to begin a memory cycle when the address here and memory request signals are both true
MQA, MQB, MQC	Memory request signals from external units as they appear in the memory logic
/mnn/	Margins not normal signal as it appears in the interface. Generated by any one of the PT16 power supplies in the system if its associated margin switch is not in the normal position. The end effect is to extinguish the NORMAL MODE indicator on the Processor Control Panel
MR	Memory reset signal from the CPU (where it appears as MRS). Resets control elements in core memory. Do not confuse this signal with the MR signaled by the CPU as a memory request
MW0-MW3	Byte presence indicator flip-flops. Determine which memory operation is to take place. If all flip-flops are reset, a read-restore operation occurs. If all flip-flops are set, a full- write operation occurs. If neither of these conditions exists, a partial-write operation occurs
MW0A-MW3A	Write-byte signals to port A from an external unit. Used to set the byte presence indicator flip-flops
MWOB-MW3B	Write-byte signals to port B from an external unit. Used to set the byte presence indicator flip-flops
MW0C-MW3C	Write-byte signals to port C from an external unit. Used to set the byte presence indicator flip-flops
MXA0-MXA3	Port A transfer signals between the M-register set input and the port A data lines
MXBO-MXB3	Port B transfer signals between the M-register set input and the port B data lines
MXCOB-MXC3B	Port C transfer signals between the M-register set input and the port C data lines
MXC0I-MXC31	Port C transfer signals between the M–register reset input and the port C data lines
MXD0B-MXD3B	Core memory discriminator transfer signals between the M-register set input and the discriminator outputs
MXD0I-MXD31	Core memory discriminator transfer signals between the M-register reset input and the discriminator outputs
мхмо-мхмз	M-register clear and latch signals
MXM32	Parity flip-flop clear and latch signal
N0, N1, N2	Memory number switches. Used to control the MEMORY FAULT lamps on the Processor Control Panel

Table 3-95. Glossary of Memory Signals (Cont.)

Signal	Definition	
NIL	Interleave logic. True if interleaving is not established	
NTSSTB	Not time for sense strobe signal. When false, causes the strobe signals, SASTO-3, to go false and to strobe the preamplifier outputs into the sense amplifiers	
ORIL	Override interleave signal. Generated by the Processor Control Panel and used to disable interleaving	
ORSP	Override slow port signal. Generated by the CPU to cause port C to have the highest priority. Locks out ports A and B even though the CPU may not have a memory request pending	
PASLO-PASL7	Sense preamplifiers selection signals. Enable the proper preamplifiers by decoding address bits L18, L19, and L23	
PE	Parity error signal. True if a parity error is detected during a read-restore or partial–writ operation. Also called a fifth level parity signal	
/PEA/, /PEB/, /PEC/	Parity error signals as they appear at the output of the individual port cable drivers	
PF00-PF30	Parity first level gates	
PFSR	Power fail-safe and reset signal. Can go true as a result of receiving MR (memory reset) from the CPU, or ST (start) from the power fail-safe circuits. Used to reset MF	
РОК	Parity OK flip-flop. Used to signal external unit that parity check was satisfactory on word just received from memory. Signal is ANDed with port logic to develop /POKA/, /POKB/, and /POKC/	
PORTDL	Port delay line. Triggered by IPD, which generates TP00 through TP100 in 20 nsec steps. Generated whenever port A or B receives a memory request, unless CFA or CFB is active	
PORTDL2	Port delay line. Triggered by TP100, which generates TP120 through TP200 in 20 nsec step	
PS00-PS27	Parity second level gates	
RD	Read signal. Generated whenever all four byte lines are false	
READDL	Read delay line. Triggered by MI to generate TR000 through TR620 in 20 nsec steps. Use to control read portion of a memory cycle	
RESMW	Latch signal for byte presence indicator flip–flops MW0–3	
SO, S1	Memory size switches. Used to establish size of memory module	
S8	Interleave switch. True for 8K	
S16	Interleave switch. True for 16K	
S32	Interleave switch. True for 32K	
S64	Interleave switch. True for 64K	
SASTO-SAST3	Sense amplifier strobe signals	
SPAOOP-SPAO7P SPAOON-SPAO7N	Sense preamplifier outputs for byte 0	
SPA08P-SPA15P SPA08N-SPA15N	Sense preamplifier outputs for byte 1	
SPA16P-SPA23P SPA16N-SPA23N	Sense preamplifier outputs for byte 2	
SPA24P-SPA32P SPA24N-SPA32N	Sense preamplifier outputs for byte 3	

Table 3-95. (Glossary	of Memory	Signals	(Cont.)
---------------	----------	-----------	---------	---------

Signal	Definition		
/SRAA/, /SRAB/, /SRAC/	Second request allowed signals as they appear in the interface. Used to signal external unit that another memory request may be issued		
ST	Start signal. Generated by the power-on circuit, which is true for at least 300 ms		
TNXC	Time for negative X current. True during the read portion of a memory cycle if L22 ≠ L25 and during the write portion of a memory cycle if L22 = L25. Used to enable selected negative X voltage predrive switches		
τηχν	Time for negative X voltage. True during the read portion of a memory cycle if L22 = L25 and during the write portion of a memory cycle if L22 \neq L25. Used to enable selected negative X voltage predrive switches		
TNYC	Time for negative Y current. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is odd and during the write portion of a memory cycle if the sum is even Used to enable selected negative Y current predrive switches		
ΤΝΥΙ	Time for negative Y inhibit. True during the write portion of a memory cycle if the sum of L22, L23, and L25 is even. Used to short–circuit those Y current switches where a zero is to be generated in core memory		
TNY10-TNY13	Amplified versions of TNYI		
ΤΝΥΥ	Time for negative Y voltage. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is even and during the write portion of a memory cycle if the sum is odd		
ТРХС	Time for positive X current. True during the read portion of a memory cycle if L22 = 25 and during the write portion of a memory cycle if L22 \neq L25		
TPXV	Time for positive X voltage. True during the read portion of a memory cycle if $L22 \neq L25$ and during the write portion of a memory cycle if $L22 = L25$		
ТРҮС	Time for positive Y current. True during the read portion of a memory cycle if the sum L22, L23, and L25 is even and true during the write portion of a memory cycle if the su is odd		
ТРҮІ	Time for positive Y inhibit. True during the write portion of a memory cycle if the sum of L22, L23, and L25 is odd		
ТҮРІО-ТРҮІЗ	Amplified version of TPYI		
ТРҮV	Time for positive Y voltage. True during the read portion of a memory cycle if the sum of L22, L23, and L25 is odd and during the write portion of a memory cycle if the sum is ever		
WF	Write full signal. True whenever all the byte presence indicator flip-flops are set		
WP	Write partial signal. True whenever some (but not all) of the byte presence indicator flip-flops are set		
WRITEDL	Write delay line. Triggered by TR160 during a read-restore or full-write operation and by TR560 during a write-partial operation. Used to control the write portion of a memory cycle		
X, NX	Current direction control signals for the X selection. X is true when L22 = L25. NX is true when L22 \neq L25		
X8	Interleave logic: interleave size is 8K		
X161, X162	Interleave logic: interleave size is 16K		
X32	Interleave logic: interleave size is 32K		
X641, X642	Interleave logic: interleave size is 64K		

Table 3-95.	Glossary of Memory Signals (Co	nt.)

Signal	Definition
XNCD0-XNCD3	X negative current predrive elements. Decode L19 and L25
XNCK0-XNCK3	X negative current predrive elements. Decode L26 and L27. XNCD0-3 and XNCK0-3 form a matrix for the X negative current predrive system
XNVD0-XNVD7	X negative voltage predrive elements. Decode L18, L28, and L29
XNVK0-XNVK3	X negative voltage predrive elements. Decode L30 and L31. XNVD0-7 and XNVK0-3 form a matrix for the X negative voltage predrive system
XPCD0-XPCD3	X positive current predrive elements. Decode L19 and L25
ХРСКО-ХРСКЗ	X positive current predrive elements. Decode L26 and L27. XPCD0-3 and XPCK0-3 form a matrix for the X positive current predrive system
XPVD0-XPVD7	X positive voltage predrive elements. Decode L18, L28, and L29
ΧΡΥΚΟ-ΧΡΥΚ3	X positive voltage predrive elements. Decode L30 and L31. XPVD0-7 and XPVK0-3 form a matrix for the X positive voltage predrive system
Y, NY	Current direction control signals for the Y selection. Y is true if the sum of L22, L23, and L25 is even. NY is true if the sum is odd

•

This page left blank intentionally

.

.

3-84 POWER FAIL-SAFE

3-85 General

The Sigma 5 power fail-safe feature detects primary power application and primary power failure in the CPU and provides reset and interrupt signals to initiate startup and shutdown sequences at appropriate times. This feature also supplies power to execute the transfer of data during the interrupt operation. Power fail-safe sequences are initiated under the following conditions:

- a. When power is initially supplied to the CPU.
- b. When a complete power failure is detected.
- c. When a short-term power failure is detected.

If power returns to an acceptable level, normal operation resumes automatically. During power fail-safe shutdown, information in certain volatile flip-flop registers is stored in core memory to prevent critical program data loss. When power is restored, the information in core memory is returned to the volatile flip-flop registers so that the program can resume at or near the interrupted point. Core memory serves as the storage device during power fail-safe operation since the cores are nonvolatile and retain information without the presence of power.

The power fail-safe feature is composed of two major components: the power fail-safe interrupts, which initiate the save and recovery programs, and the power monitor assembly, which monitors the primary power source.

3-86 Interrupts

When a power failure occurs, the power fail-safe feature notifies the CPU by means of a power-off interrupt. Sufficient energy is stored in the Sigma 5 power supply system to maintain dc power for the duration of a short power failure subroutine. When primary power resumes, a poweron interrupt causes the CPU to enter a recovery subroutine that restores the CPU to the state existing before the lapse of power.

The interrupt memory locations are X'50' for the power-on interrupt and X'51' for the power-off interrupt. The poweron interrupt is the highest priority interrupt in the system; power-off interrupt has second highest priority. Both of these interrupt levels are always enabled; they cannot be disarmed, disabled, inhibited, or triggered under program control.

3-87 Power Monitor Assembly

Figure 3–200 is a simplified block diagram of the power monitor assembly, a standard equipment item in Sigma 5, which consists of three standard modules: the WT21 regulator and independent power supply, the WT22 line detector, and the AT13 line driver.

The WT21 applies regulated dc voltages to the WT22 line detector and AT13 line driver. It also supplies unregulated voltages to the WT22 line driver.

The WT22 line detector performs the function of detecting a power failure and indirectly providing the necessary signals to the CPU for a startup or shutdown sequence.

The AT13 line driver is basically a cable driver used to drive the output signals of the WT22.

Although the primary power sources are optional, depending on user requirements, the primary power source shown in the simplified block diagram is single phase 120 Vac.

The application of primary power to the Sigma 5 system power supplies provides the power fail-safe feature with the voltage necessary to power the WT21, WT22, and AT13 modules. These standard dc voltages are provided by the internal power supply in the WT21 regulator. The power fail-safe feature receives 120 Vac and 60 Vdc power when primary power is applied. The 120 Vac power is transmitted to the WT21 regulator, which in turn is converted to regulated +4 Vdc, +8 Vdc, and -8 Vdc and unregulated +24 Vdc and +50 Vdc. These voltages are routed to the WT22 and AT13 circuits.

During three-phase operation, the 60 Vdc power output from the PT14 power supply is monitored directly to the WT22 line detector, which senses this input to determine whether it is within acceptable limits.

The requirements for a startup or shutdown sequence are governed by the WT22 line detector, which contains the basic sensing circuits within the power fail-safe feature. Detection of an out-of-tolerance voltage by the WT22 line detector generates the necessary logic signals to the AT13 line driver for a fail-safe shutdown. A subsequent return of voltage within tolerance generates the necessary logic signals to the AT13 line driver for a fail-safe startup.

<u>REAL-TIME CLOCK</u>. The real-time clock circuit on the WT22 module generates a stable clock frequency synchronized to the line frequency. This real-time clock is not an integral part of the power fail-safe feature and is located on the WT22 primarily for purposes of convenience.

<u>INPUT REQUIREMENTS</u>. Note that the input power source will vary according to user requirements. For information on the various power sources, refer to the section on Power Distribution.

<u>THREE-PHASE INPUT DETECTION</u>. When three-phase detection is required, one phase supplies power to the power monitor. The presence of three phases is detected by sensing the presence of a three-phase rectified but unfiltered 60 Vdc signal supplied by the PT14 power supply.




Figure 3-200. Power Monitor Assembly, Simplified Block Diagram

SINGLE-PHASE DETECTION. Single-phase detection is provided for by a simple rewiring in the power monitor. When rewired, this standard 110 Vac line is the only external input to the power monitor assembly.


INTERNAL POWER SUPPLY. The power monitor has its own internal power supply capable of delivering power to the WT21, WT22, and AT13 modules. This supply comes into operation when external power is applied. When power is shut off this internal supply outlasts the dc supplies in the computer, thereby keeping logic signals in their appropriate state as power decays and the power-off subroutine is executed.


<u>PARALLEL OPERATION</u>. The power monitor is capable of paralleling its output with the output of other power monitors. This is necessary, since several power monitors may be used to monitor individual lines and power supplies in a system. Therefore, if more than one power monitor is used in a given installation, the equivalent logic outputs of the power monitors are ORed together.

OUTPUT SIGNALS. There are five output signals from the AT13 line driver: ST, the master reset signal, ION, which initiates the startup sequence, IOFF, which initiates the shutdown sequence, IONEN, the ION enable signal, which performs an AND function for the output of the power monitor assembly, and RTC, the real-time clock signal, which is a clock synchronized to the line frequency, but is not used directly in the power fail-safe feature. <u>CIRCUIT DISCRIPTION</u>. Figure 3-201 is a functional schematic of the power monitor assembly. Input power to the internal power supply on the WT21 regulator is shown to be single phase 110/120 Vac from pins 1 and 2 of the P1 connector. This input power is transmitted to transformer T1, which is in the internal power supply of the WT21 regulator package. Diodes CR1 through CR4 comprise a fullwave bridge rectifier and provide the dc inputs to the +8 Vdc and +4 Vdc regulator drivers. Diodes CR5 and CR6 act as a full-wave rectifier providing ac input to -8 Vdc regulator circuit.

WT21 REGULATOR. The WT21 (figure 3-202) is the voltage regulator-driver used to supply regulated dc to the WT22 power monitor and AT13 line driver. The WT21 contains a +8 Vdc regulator-driver, +4 Vdc regulator-driver, and -8 Vdc regulator. The +8 volt and +4 volt drivers are used with external pass transistors. The -8 volt regulator contains the pass transistor located on the module. The -8 volt regulator contains a rectifier circuit to allow operation from ac inputs at pins 14 and 18. The +8 and +4 volt regulator-drivers require dc input voltages. Two additional bridge rectifying circuits are located on the WT21 to provide 24 Vdc and 50 Vdc.

Filter capacitors for input filtering to the series regulators are not located on the module; however, provisions are made for external connections. Surge resistors are located on the WT21 to prevent damage to the external rectifiers that supply current to the +8 Vdc and +4 Vdc regulators.








Figure 3-202. WT21 Regulator, Schematic Diagram

R1 through R4 are the surge protection resistors. CR1 through CR4 and CR5 through CR8 rectify the ac input voltages, which are then used to operate the power monitor with 24 Vdc and 50 Vdc.

+8 Vdc Regulator. Q2 and Q1 are the sense and drive transistors used in the +8 Vdc regulator. The input of the regulator is pin 17 (V2). Pin 27 (V1) is brought out to connect to an external filter capacitor. Voltage adjustment is accomplished by controlling the current in Q2. This current is determined by the emitter voltage, which is the reference voltage, and the sampled base voltage as adjusted by R8. The Q1 emitter output drives the external pass transistor.

<u>+4 Vdc Regulator</u>. Q3 and Q4 are the drive and sense transistors for the +4 volt regulator. Collector voltage to Q3 is derived from the +8 volt supply. Drive voltage to Q3 also comes from the +8 volts, therefore providing preregulation for the +4 volt regulator. Q3 drives a power transistor external to the WT21. The base of Q4 is connected to the +4 volt output. Current is controlled by changing the reference voltage, R12, at the emitter of Q4.

<u>-8 Vdc Regulator</u>. The -8 volt regulator, including pass transistor Q5, is located on the WT21. CR9 and CR10 provide a negative supply voltage when ac is applied to pins 18 and 14. Pin 20 is the common and external capacitor connection. R17 provides voltage control of the output.

<u>WT22 LINE DETECTOR</u>. Figure 3-203 is a block diagram of the WT22, figure 3-204 is the WT22 schematic, and figure 3-205 shows the WT22 waveforms. Basic timing and input power for the WT22 are as follows:

Delay time D ION time A	Adjustable from 5 to 20 ms (set @ 10 ms) 300 ms ± 10%
Power failure detection time	< 3 ms
Input power	+8 Vdc @ 40 ma
	+4 Vdc @ 30 ma
	+60 Vdc @ 50 ma for 3Ø detection
	+22 Vdc @ 10 ma for 1Ø detection
	+50 Vdc $@$ 35 ma for 1Ø detection

The WT22 is the line detector module that provides all output signals for the power monitor. This is the basic unit within the power fail-safe feature. The principal function of the WT22 is to detect a power failure and provide the necessary reset and interrupt signals for the CPU. These signals initiate startup and shutdown sequences when power comes on and goes off.

Startup Sequence (see figure 3-204). When power is first turned on, the ST flip-flop is dc set by V1 (+8 Vdc), charging C8, causing ST to go high. VD, the sampled voltage, is also applied and charges C4 through R13. The voltage across C4 is determined by the magnitude of VD through R13, as well as the time constant R13-C4. This time constant determines the time after power is applied that the threshold sensing circuit will trigger the ION pulse. As shown in figure 3-205, the occurrence of ION istime A, or the approximate time necessary for all dc power supplies in the computer to stabilize. The ION pulse resets the flip-flop and ST falls to 0. If ST is 0, the reset of the flip-flop is high and prevents C4 from charging by holding the NOR gate on.

Shutdown Sequence. When the line detection circuit indicates power failing it generates the IOFF signal. The IOFF signal is delayed by the period D shown in figure 3-205. D is the approximate maximum time dc power supplies will remain within regulation after a power failure. IOFF is applied to the clock input of the ST flip-flop, and since the set is held high, the flip-flop sets when IOFF returns to 0, which is at the conclusion of period D. IOFF pulses will continue to be generated as long as power is below the acceptable threshold level.

IOFF pulses and NST prevent C4 from charging in case of a short power interrupt, as shown in figure 3-205. As long as IOFF produces a pulse, C4 will discharge, preventing an ION pulse until C4 charges up again. During this time ST is held high by IOFF, setting the flip-flop continuously.

ST will go false when ION goes true and there are no IOFF pulses present. This means that any time an IOFF pulse occurs, the entire startup sequence will take place. When power returns, the line detection circuit will generate IOFF pulses whenever the line voltage drops below threshold. Threshold oscillation is prevented by a preset hysteresis. IOFF and ION, as determined by their respective threshold settings, may be set 10v apart; for example, IOFF will be present at 80v line and ION will occur at 90v line. ST will go high when the line drops below 80v and will remain high until the line raises above 90v.

<u>Real-Time Clock Signal (RTC)</u>. In addition to the ST, ION and IOFF signals, the WT22 generates a real-time clock pulse (RTC) synchronized to the line frequency. By selecting the 1F or 2F term on the module this pulse will be at the line frequency or twice the line frequency.

<u>Circuit Description</u>. The line detection circuit is that part of the WT22 module which detects an ac line failure. The detection scheme is slightly different for single phase and three phase operation; however, both phases are detected by the WT22.





Figure 3-203. WT22 Line Detector, Block Diagram






Figure 3-205. Power Fail-Safe Waveforms

Single-phase operation is shown in figure 3-206. Cl cannot charge to level Vp if an ac signal is present at Ein, the single-phase input. Ein is generated by an unfiltered dc signal that is clamped to provide a steep rise at the zero crossing. This rise time determines the minimum response time of the IOFF pulse. C1 must charge to Vp, and Vp is determined by setting potentiometer R2. The time constant of R3C1 (T2) is longer than T1 as the voltage charges to Vp. In addition, the base voltage, VD, is derived from an unregulated source so it will decrease with line voltage, causing Vp to be at a lower point, Vp = n VBB where n is 0.7 and Vp is the firing point of the unijunction transistor Q2. If power drops out completely, V_B decreases immediately and T1 then equals or exceeds T2 and triggers Q2 in less than one-quarter of a cycle. If power goes down slowly below threshold, Q2 will fire at a worst-case condition of one-half cycle caused by the decrease in VBB; however, this is only if power drops slowly below threshold and is not

a worst-case condition. This happens because in this case the power supplies will take longer to come out of regulation.

For three-phase operation the threshold is set within the dc range of the multiphase signal, as shown in figure 3-207. This unfiltered signal supplies the VBB source voltage in three-phase operation. If any phase falls below threshold the unijunction transistor will trigger. Since the voltage is now sampled at six times the line frequency, response time will be faster than in single-phase operation. The additional transistor across C1 is not used and is therefore disconnected in three-phase operation by selection of the proper input connections to the WT22 module.

<u>Pin Connections</u>. For single-phase detection, connect pin 5 to pin 35; connect pin 13 to pin 45. For three-phase detection, connect pin 11 to pin 45.





Figure 3-206. Single-Phase Detection





The ION one-shot is used to generate the ION pulse. This occurs when there are no IOFF pulses and the ST flip-flop is reset with ST low if the line is above the ION threshold. The one-shot, shown in figure 3-208, consists of a unijunction transistor threshold circuit, an inverter, and a 2-input NOR gate. If pulses are applied to D, the emitter voltages will not reach Vp on Q6; likewise, if R is positive Q5 will conduct and C4 will not charge. This provides the inhibit function of the one-shot. C4 will charge only if power is on and no IOFF pulses are present, which is the startup routine. When Q6 fires it produces a pulse across R15 that is used to generate ION.

The real-time clock puts out pulses at the line frequency or twice the line frequency, as shown in figure 3-209. Q7 derives its interbase voltage VBB from a clamped, high voltage, unfiltered, dc source. R20C7 is set to be longer than one cycle. As C7 charges, VBB suddenly reduces, and Q7 fires when Vp = n VBB and produces a pulse at B1. If single frequency pulses are required, Q7 must not fire every half cycle. C7 is prevented from charging by diverting the current through R20 through CR1 every other cycle.

<u>POWER MONITOR LOGIC</u>. There are five power monitor logic signals put out by the AT13 logic module. The signals and their cable pins are as follows:

Signal	<u>Cable Pin</u>
ST	04
RTC	07
IONEN	08
ION	09
IOFF	10

The ION and IOFF signals are input to the LT16 interrupt module.

<u>Startup Routine</u>. The following steps outline the logic signals that make up the power monitor assembly startup routine.

a. ST is the master reset signal that is true during the time when power on-off transitions are occurring. When power is applied this signal comes true as soon as possible (determined by the internal power supply). ST remains high initially as the power supplies in the computer stabilize. This time is determined by ION occurring.

b. ION occurs only if the line voltage is above a preset level, which is the ION threshold. ION is then generated approximately 900 ms after power is turned on.

When ION occurs, ST falls to zero. ION should outlast ST by more than 2 usec but less than 100 usec.

c. IONEN is a true signal as long as a power monitor is operating. This signal is necessary only when using more than one power monitor per system. It is available on an AT13 cable driver-receiver where the receivers and drivers are connected externally. This signal from a driver of one power monitor connects to the receiver of another, thus cascading the signals. IONEN then becomes an AND function which will only be true if all power monitors are operative.

As shown in figure 3-201, the IONEN switch, S1, is left open if only one power monitor is used in a system. If more than one is used, the IONEN switches are closed on all power monitors except the first switch in the cable scheme. This will be the IONEN switch closest to the cable terminator, and it is always left open. With S1 open, the IONEN signal will be high as long as primary power is applied to the power monitor. IONEN is ANDed with ION to produce the PON signal for the LT16 interrupt module so that the power-on interrupt subroutine can be initiated.

<u>RTC (Real-Time Clock)</u>. A clock pulse that is jitter-free and synchronized to the line frequency is one of the outputs. This output is arranged so that one RTC signal will not be paralleled with other RTC signals by the interconnecting cables. One of the isolated receiver-drivers on the AT13 is used for this purpose. This precaution is necessary since these RTC signals may be on different phases of the line.

<u>Shutdown Routine</u>. The following steps outline the logic signals that make up the power monitor assembly shutdown routine.

a. IOFF is a signal that sets an interrupt channel indicating to the CPU that the line voltage is below a preset threshold. This interrupt initiates a shutdown subroutine that stores all volatile data into core storage before the master reset signal, ST, causes a cessation of memory operations. The IOFF pulse should be greater than 2 µsec, but less than 20 ms. The delay between a power failure and the IOFF pulse going true should be minimized (less than 2 ms for single phase, less than 1 ms for three phase).

b. ST will go true, after a delay time, when power fails. This delay time is determined by the amount of time it takes for the external dc supplies in the computer to fall below their specified tolerances. This delay time or the time between IOFF occurring and ST going true should be adjusted to as long a duration as possible to allow maximum time to store data before shutting down the input to the memory. The delay is adjustable between 5 and 20 ms; however, it is set at 10 ms.






Figure 3-208, ION One-Shot Operation





The floating point unit consists of five registers, an adder, and control logic for the execution of the following Sigma 5 instructions:

Floating Add Short, code 3D

Floating Add Long, code 1D

Floating Subtract Short, code 3C

Floating Subtract Long, code 1C

Floating Multiply Short, code 3F

Floating Multiply Long, code 1F

Floating Divide Short, code 3E

Floating Divide Long, code 1E

The floating point registers are similar to the CPU arithmetic registers with the following exceptions:

a. The floating point registers contain 25 or 26 additional flip-flops.

b. Two additional registers, the E- and F-registers, are included to handle exponents.

Hexadecimal shift logic is included for normalc. izing.

A block diagram of the floating point unit is shown in figure 3-210. The floating point unit and the CPU communicate by means of 32 bidirectional data lines, FPO through FP31, and by control signals. The CPU transmits the following control signals to the floating point unit:

FS	(floating significance)	
NFZ	(not floating zero)	
FNF	(floating normalize)	
R31	(bit 31 of R-register)	
O2 O6 O7	(bits 2, 6, and 7 of O-register)	
FPCON	(enables connection of floating)	

ating point unit)

FPDIS (enables display of floating point register on PCP)

Signals from the floating point unit to the CPU are:

N(S/CC1/FP)	
N(S/CC1/FP)	(to set condition code flip-flops)
NFPRR	(not floating point result ready)

Clock signals for the floating point unit flip-flops are derived from CPU delay line 1. The clocks are designated CLFP/1 through CLFP/2 in the CPU and are generated at the same time as the CPU ac clock signals. The floating point clock signals are enabled by signals FPCLEN/1, FPCLEN/2, and NCROSCL.

The functions of the floating point registers are described in the paragraphs below. The detailed functions of the registers during instruction execution are described in the floating point instruction sequence charts.

3-89 A-Register

The A-register is used to hold the augend during addition and subtraction, the multiplier and then the product during multiplication, and the numerator and then the quotient during division. Left shifting for normalizing takes place in the A-register four bits at a time.

The inputs to the A-register and their enabling signals are shown in figure 3-211.

3-90 **B-Register**

The B-register holds the multiplier in reverse order and then the product during multiplication, and receives the quotient during division. This register also serves as a counter during postnormalizing.

The inputs to the B-register and their enabling signals are shown in figure 3-212.

3-91 D-Register

The D-register holds the addend and then the result in addition and subtraction, the multiplicand in multiplication, and the denominator in division. The inputs to the D-register and their enabling signals are shown in figure 3-213.






Figure 3-210. Floating Point Unit, Block Diagram









Figure 3-211. Floating Point A-Register Inputs and Enabling Signals (Sheet 2 of 2)

	FP31-FP8
	BXFP/U
	B50-B71, B0, B1
	B49-B67, B68 + NO6, B69-B71, B0 + NSW0 K46
	BXBL2-U
	\$28-531
	PH8 DIV SW1
	B-REGISTER (UPPER)
	48 49 150 1 51 52 153 1 54 155 1 56 1 57 1 58 159 1 60 1 61 1 62 1 63 1 64 1 65 1 66 1 67 1 68 1 69 1 70 1 71
	BX-U
	ZEROS
	FP7-FP0, B48-B71
	BXFP/L
	B2-B31, S31, S30
	BZ=B31, 331, 330
	B1-B31, SWO, K46
	BXBL1-L
	B-REGISTER (LOWER)
0111	2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 1 101111211311411511611711811912012112212312412512612712812913013
0]1]	
0111	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 3 BX-L ZEROS



.

	A47, A47-A71
	DXA-U
	S46-S71
	DXS-U
	C46-C71
r	
4614	D-REGISTER (UPPER) 7 148 149 150 1 51 1 52 1 53 1 54 1 55 1 56 1 57 1 58 1 59 1 60 1 61 1 62 1 63 1 64 1 65 1 66 1 67 1 68 1 69 1 70 71
 I	DX-U
L	ZEROS
	A0-A31
	A0-A31 L DXA-L
	L
	DXA-L
	DXA-L 50-S31
	DXA-L S0-S31 L DXS/L
	DXA-L S0-S31 DXS/L C0-C31
	DXA-L S0-S31 DXS/L C0-C31 D-REGISTER (LOWER)
1112131	DXA-L S0-S31 DXS/L C0-C31 D-REGISTER (LOWER) 4 5 6 7 8 9 10 11 2 3 4 15 6 7 8 19 20 21 22 23 24 25 26 27 28 29 30
1112131	DXA-L S0-S31 DXS/L C0-C31 D-REGISTER (LOWER)

Figure 3-213. Floating Point D-Register Inputs and Enabling Signals

,






Figure 3-214. Floating Point F-Register Inputs and Enabling Signals

3-92 F-Register

The F-register is used as an exponent buffer during floating addition and subtraction while the E-register is involved in pre-alignment logic. In multiplication and division, the Fregister is used as an iteration counter, subtracting one from the count with each iteration. The inputs to the F-register and their enabling signals are shown in figure 3-214.

3-93 E-Register


The E-register receives the unbiased exponent for all floating point operations and is used as an alignment counter during addition and subtraction. The inputs to the E-register and their enabling signals are shown in figure 3-215.

3-94 Adder

The adder in the floating point unit operates in the same manner as the adder in the arithmetic and control unit. The same type of adder preset terms are used; for example, S/SXA to transfer the contents of the A-register to the sum bus, and S/SXAPD to add the contents of the A- and Dregisters. Two preset terms not found in the CPU adder are used in the floating point adder: S/SXAuA to place the absolute value of the A-register contents on the sum bus, and S/SXAuD to place the absolute value of the D-register contents on the sum bus. The preset terms set repeater flip-flops as in the CPU adder. These flip-flops produce propagate terms PRXAD, PRXAND, PRXNAD, and PRXNAND. Generate terms GXAD and GXAND and carry terms K0 through K71 are also developed as a result of the preset logic, as in the CPU adder. The propagate, generate, and carry signals are combined in a parallel adder configuration to place on the sum bus the results of the adder functions shown in figure 3-210.

3-95 Floating Point Display

The contents of the floating point registers may be displayed in the CPU DISPLAY indicators by placing the REGISTER SELECT switch in the EXT position and operating switches on the ST14 toggle switch module in location 6A in the floating point unit. To display the contents of registers A, B, D, the sum bus outputs, or a set of miscellaneous signals, S1-1 through S1-5 on the switch module are set as shown in table 3-96. Switches S1-1 through S1-5 are the five switches on the front of the module, S1-5 on the top and S1-1 on the bottom. The information displayed in the miscellaneous (FPXMISC), sum bus lower (FPXSL), and sum bus upper (FPXSU) positions is shown in figure 3-216.








Figure 3-216. Data on Floating Point Lines and Gating Terms

SWITCH POSITIONS				INFORMATION		
\$1 - 5	\$1-4	51-3	S1-2	S1-1	DISPLAYED	
Down	х	х	х	х	Miscellaneous	
Up	Down	Down	Down	Down	Sum bus, lower	
Up	Down	Down	Down	Up	Sum bus, upper	
Up	Up	Down	Down	Down	A-register, lower	
Up	Up	Down	Down	Up	A-register, upper	
Up	Down	Up	Down	Down	B-register, lower	
Up	Down	Up	Down	Up	B-register, upper	
Up	Down	Down	Up	Down	D-register, lower	
Up	Down	Down	Up	Up	D-register, upper	

Table 3-96.Switch Positions for Floating PointInformation Display

When the REGISTER SELECT switch is in the EXT position, signal NKDI in the CPU is true, gating the FP lines into the PCP DISPLAY indicators. When the REGISTER SELECT switch is in the A, B, C, D, or S position, signal KDI is true, gating CPU sum bus information into the DISPLAY indicators.

A logic diagram of the display switches is shown in figure 3-217. The switch outputs are used to gate the desired information onto the FP lines. When signal KFPXSL or KFPXSU is true, the lower or upper portion of the sum bus contents is gated directly onto the FP lines with the equations

FPXSL	=	FPDIS KFPXSL
FPXSU	=	FPDIS KFPSU
FP0-FP31	=	SO-S31 FPSL
FP8-FP31	=	S48-S71 FPSU

The contents of the B-register are placed on the sum bus when KSXB is true with the equations

SXB	=	KSXB SDIS
SO-S71	=	BO-B71 SXB




Figure 3-217. Floating Point Display Switches, Logic Diagram

.

The miscellaneous signals are displayed as a result of enabling signal FPXMISC with the equation

FPXMISC = FPDIS KFPXSMISC

The A-register and D-register contents are placed on the sum bus by way of the adder when NKSXA or NKSXD is false. The adder propagate terms are generated as follows: PRXAD/ = SDIS (KSXA + KSXD) + ... PRXAND/ = SDIS KSXA + ... PRXNAD/ = SDIS KSXD + ...

The PRXNAND term, the G terms, and K31 are all qualified by NSDIS.

Using bit 12 as an example, figure 3–218 shows the transfer of data between the CPU and the floating point unit by means of the FP lines.




Figure 3-218. Floating Point Bit 12, Logic Diagram

3-96 PROCESSOR CONTROL PANEL (PCP)

The Sigma 5 Processor Control Panel, with its switches, indicators and displays, is shown in figure 2-1. The PCP is divided into two separate functional sections. The upper section (labeled MAINTENANCE SECTION) is reserved for maintenance controls and indicators, and the lower section (not labeled) contains the controls and indicators for the computer operator.

3-97 Control Switches

The PCP control switches, their designators, logic names, and true or false logic levels, as well as their functions, are given in table 3-97. The COMPUTE switch must be set to the IDLE position before the control switches, except in the case of the POWER and INTERRUPT pushbuttons and the CONTROL MODE, ADDR STOP, and INSTR ADDR switches, will function.

Three logic signals are not directly associated with any single control switch, but, rather, are the result of several combinations of switch settings. These logic signals are KAS/1, KAS/2, and NKAS/B. The following switch logic describes the conditions under which these signals are true.

$$KAS/1 = NFILL (DATA CLEAR + DATA ENTER)$$

- + NFILL (STORE INST ADDRESS + STORE SEL ADDRESS)
- + NFILL (KPSW1 + KPSW2)
- + NFILL (COMPUTE RUN + COMPUTE STEP)
- + NFILL (DISPLAY INST ADDRESS + DISPLAY SEL ADDRESS)
- + NFILL (INST ADDRESS INCREMENT)
- + FILL (DATA CNTR STORE CNTR INSERT CNTR COMPUTE IDLE DISPLAY CNTR INSTR ADDR CNTR)*
- + CONTROL MODE LOCK
- KAS/2 = NFILL COMPUTE RUN
 - + NFILL DISPLAY INST ADDR
 - + DATA (ENTER + CLEAR) NFILL
 - + NFILL INSERT PSW2
 - + NFILL STORE INST ADDRESS + SEL ADDRESS
 - + FILL
 - + CONTROL MODE LOCK
- NKAS/B = NFILL (DATA CNTR STORE CNTR INSERT CNTR COMPUTE IDLE DISPLAY CNTR INSTR ADDRESS CNTR)*

3-98 Indicators

The PCP indicators, their designators, and their associated lamp drivers are listed in table 3–98.

3-99 PCP Phase Sequencing

Most control operations carried out by the PCP require one or more PCP phase sequences. These phase sequences are controlled by six flip-flops, PCP1 through PCP6. The logic for the PCP phase flip-flops is given in the sequence charts for the individual PCP functions.

3-100 CLOCK MODE Switch

When the program is sequencing normally, the CLOCK MODE switch is in CONT and the clock enable signal, CLEN, is not inhibited, since switch signal KSC is false. When the switch is in the center position, however, KSC is true and the clock enable signal is inhibited. The equation for clock enable signal CLEN is as follows:

CLEN = N [(NCEINT KSC) NSC2]N [(NCEINT KSC) SCL] + ...

If the switch is set to SINGLE STEP, KC goes true, causing SC1 to set on the next 1-MHz clock with the equation

$$S/SC1 = KSC KC$$

Flip-flop SC2 then sets on the next 1-MHz clock with the equation

S/SC2 = SC1

Signal CLEN is enabled momentarily when SC2 is set. The first ac clock generated sets latch SCL, which inhibits further clocks by disabling signal CLEN. The SCL latch resets when SC2 is reset:

SCL = SCL SC2 + SC2 NCEINT CL

When the CLOCK MODE switch is returned to the center position, NKC/B is true and SC1 is reset with the equation

R/SC1 = NKC/B SCL

Flip-flop SC2 is then reset with the equation

$$R/SC2 = NSC1$$

At this point, signal CLEN is again inhibited.

3-101 CONTROL MODE Switch

The CONTROL MODE switch is a two-position key lock. When the switch is in LOCAL, all controls and indicators on the PCP are operative. Except for the POWER and INTERRUPT pushbuttons and the SENSE and AUDIO switches, when the switch is in LOCK the gates associated with most control panel switches are inhibited and retain the functional status that was occupied when the CONTROL MODE switch was set to the LOCK position.

The switches listed in table 3-99 are interlocked to the states indicated when the CONTROL MODE switch is in the LOCK position.

^{*}Where CNTR = switch in center position

Table	3-97.	PCP	Control	Switches

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
CONTROL MODE	S3	None	LOCAL	1	Supplies +8v and -8v local voltages to PCP
			LOCK		Interlocks COMPUTE switch to RUN (KRUN/B true), WATCHDOG TIMER switch to NORMAL (KWDTR false), INTERLEAVE SELECT switch to NORMAL (KINLVSEL false), PARITY ERROR MODE switch to CONT (KHOP false), and CLOCK MODE switch to CONT (KSC false). The POWER, INTERRUPT, AUDIO, and SENSE switches remain operative. All other switches on the PCP are dis- abled. All indicators on the PCP con- tinue to indicate the various computer states. Setting the CONTROL MODE switch to LOCK prevents unauthorized persons from disrupting a program by switch manipulation
WATCHDOG	S 12	KWDTR	NORMAL	False	Allows watchdog timer runout trap
TIMER			OVERRIDE	True	Inhibits watchdog timer runout trap
INTERLEAVE	\$11	KINLVSEL	NORMAL	False	Memory interleaving in effect
SELECT			DIAGNOSTIC	True	Memory interleaving not in effect
PARITY	S 10	KCONT	HALT	False	In HALT, halt when parity error occurs
ERROR MODE			CONT	True	In CONT, interrupt when parity error occurs, but do not halt
		КНОР	HALT	True	
			CONT	False	
SENSE 1 SENSE 2 SENSE 3 SENSE 4	S9 S8 S7 S6	KSS1 KSS2 KSS3 KSS4	1 1 1 1	True True True True	Sense switches. Data from these switches can be read into the Condidion Codes (CC1-CC4) by a read direct or write direct instruction
CLOCK MODE	S5	кс	CONT Center SINGLE STEP	False False True	Three-position switch. Center position inhibits all ac clocks in CPU. CONT position allows continuous ac clocks.
		NKC/B	CONT Center SINGLE STEP	True True False	SINGLE STEP momentary position pro- vides one clock each time switch is moved to SINGLE STEP position
		кѕс	CONT Center SINGLE STEP	False True True	

(Continued)

÷

,

Table 3-97.	PCP Control Switches	(Cont.)

Designator	Logic Name	Switch Position	Logic Level	Function
S 4	KD	ON Off	True False	When ON, permits REGISTER SELECT switch to display selected register in DISPLAY indicators. KD will be true only if REGISTER DISPLAY switch is ON and the CLOCK MODE switch is not in CONT
S1	KDI	A B C D	True True True True True	Selects register whose contents will be transferred to sum bus
		EXT	False	
	КЅХВ	В	True	Force BO–B31 to sum bus for display if KDI
	KSXD	D	True	Force D0–D31 to sum bus for display if KDI
	KSXS	S	True	Display contents of sum bus S0–S31 if KDI
	KSXA	A	True	Force A0–A31 to sum bus for display if KDI
	кѕхс	с	True	Force C0-C31 to sum bus for display if KDI
S2	None	ON		Closes speaker circuit to allow an audio alarm when alarm flip–flop is set
519	None			Supplies or removes ac power to power supplies PT14, PT15, PT16, and PT17. Causes signal ST (START) to initialize system. When power is supplied to or removed from the system PON or IOFF signals in the optional power monitor cause interrupts
S 18	KCPURESET NKCPURESET/B	Pressed	True False	Initializes CPU. If pressed simultaneously with SYSTEM RESET/CLEAR switch, the CPU and the IOP are initialized and core memory is cleared to 0's
S17	KIOŖESET	Pressed	True	Initializes all I/O operations. All periph- eral devices are halted, and all status and control indicators in the I/O system are reset. Does not affect the current operations of the CPU
	54 51 52 519 518	S4 KD S1 KDI S1 KDI KSXB KSXD KSXC KSXA KSXC S2 None S19 None S18 KCPURESET NKCPURESET/B	S4KDON OffS1KDIA B C D S EXTKDIA B C D S EXTKSXBBKSXDDKSXSSKSXAAKSXCCS2NoneS18KCPURESET NKCPURESET/BPressed	S4KDON OffTrue FalseS1KDIATrue BTrue True DTrue True True BS1KDIATrue BKDIATrue BTrueCTrue FalseTrueKSXBBTrueKSXDDTrueKSXAATrueKSXCCTrueS2NoneONS18KCPURESET NKCPURESET/BPressedTrue False

· •

Table 3-97.	PCP	Control	Switches	(Cont.)
-------------	-----	---------	----------	---------

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
LOAD	S16	KFILL/B	Pressed	True	Pressing the LOAD switch (with COM- PUTE in IDLE) forces a bootstrap pro- gram to be entered in memory locations X'20' through X'29'
UNIT ADDRESS	S 15A	KUA21 KUA22	0-7	Encoded 2 ¹⁰ 2 ⁹ 2 ⁸	The three UNIT ADDRESS thumbwheel switches are used in the load operation to designate from left to right the input/ output processor, the device controller, and the device. The address designated
	S15B	KUA23 KUA24	0-F	2 Encoded 2 ⁷ 2 ⁶	by the UNIT ADDRESS switches is stored into memory location X'25' when the LOAD switch is set
	6150	KUA25 KUA26 KUA27	0-F	2 ⁵ 2 ⁴	
	S15C	KUA28 KUA29 KUA30 KUA31	0-F	Encoded 2 ³ . 2 ² 2 ¹ 2 ⁰	
SYSTEM RESET/ CLEAR	S14	KSYSR/B NKSYSR	Pressed	True False	Initializes the CPU and all I/O func- tions. If pressed simultaneously with CPU RESET/CLEAR switch, core memory is cleared to all 0's
INTERRUPT	S13	KINTRP NKINTRP/B	Pressed	True False	Causes an interrupt to location X'5D' if PSW2 bit 6 (flip-flop II) is a 0
INSERT	521	KPSW1/B KPSW2/B	PSW1 PSW2 PSW1	True False False	Enters the contents of the DATA switches into PSW1 or PSW2 if COMPUTE is in IDLE
STORE	523	KSTORK/B	PSW2 SELECT ADDR INSTR ADDR	True True False	In SELECT ADDR stores the current value of the DISPLAY indicators into the loca- tion pointed to by the SELECT ADDRESS switches
		KSTORQ/B	INSTR ADDR SELECT ADDR	True False	In INSTR ADDR stores the current value of the DISPLAY indicators into the loca- tion pointed to by the INSTRUCTION ADDRESS indicators

(Continued)

.

r-

Table 3-97. PCP Control Switches (Cont.)

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
DATA	543	KCLEAR/B	CLEAR ENTER	True False	Resets the DISPLAY indicators (D- register)
		KENTER/B	ENTER CLEAR	True False	Enters the contents of the DISPLAY indicators according to the states of the 32 DATA switches.
INSTR ADDR	S20	KINCRE/B	INCREMENT HOLD	True False	Momentary position. Causes the instruc- tion address in the P-register to count up by 1
		NKAHOLD	HOLD INCREMENT	False True	Inhibits the P-register from counting
DISPLAY	S22	KDISPLAK/B	SELECT ADDR INSTR ADDR	True False	Displays in the DISPLAY indicators the contents of the location pointed to by the SELECT ADDRESS switches
		KDISPLAQ/B	INSTR ADDR SELECT ADDR	True False	Displays in the DISPLAY indicators the contents of the location pointed to by the INSTRUCTION ADDRESS indicators
COMPUTE	S42	KRUN/B	RUN IDLE STEP	True False False	With COMPUTE in RUN the CPU sequences normally through the program. With COMPUTE in IDLE the CPU waits
		KSTEP/B	RUN IDLE STEP	False False True	in PCP2. When COMPUTE is set in the momentary STEP position from IDLE, the CPU executes the current instruction, reads the next instruction, and returns to PCP2 and waits
SELECT ADDRESS	S24	KSP31	1	True	The 17 SELECT ADDRESS switches are used with the ADDR STOP switch to select the address at which the program
	S40	KSP15	0	False	is to be halted; with the STORE switch to select the address of a memory loca- tion to be altered; and with the DISPLAY switch to select the address of a memory location to be displayed
ADDR STOP	S41	KADDRSTOP	ON	True	When this switch is ON the CPU halts when the value of the memory address register equals the value set in the SELECT ADDRESS switches. At the halt, the instruction in the location pointed to by the INSTRUCTION ADDRESS indicators appears in the DIS- PLAY indicators. This instruction is the one that would have been executed next had the halt not occurred. With JUTP? instruction the comp will stop even if the address inserting will met be runned. (conditions for
3-652			(Continue	d)	Jump are not mell it will shop at the new in strong after conditional group Vit: 25 (how book

.

.

Switch Name	Designator	Logic Name	Switch Position	Logic Level	Function
DATA 0	\$75	KS0	1	True False	The 32 DATA switches are used to enter a new value into PSW1 or PSW2 when
•					used with the INSERT switch, or to
•			•	•	enter a new value in the DISPLAY indi- cators when used with the DATA switch
DATA 31	S44	КS31	1 0	True False	
CLEAR PSW1	S77	KCLR PSW1	Up	True	Clears contents of PSW1
CLEAR PSW2	S76	KCLR PSW2	Up	True	Clears contents of PSW2

Table 3-97	. PCP	Control	Switches	(Cont.)
------------	-------	---------	----------	---------

INSTRUCTION ADDRESS	D\$39	P31/L
		•
	: D\$55	P15/L
	0333	113/ E
TRAP		
ARITH	DS56	AM/L
MODE		
SLAVE	D\$59	MASTER/L
FLOAT MODE	5649	
NRMZ	D\$60	FNF/L
ZERO	DS61	FZ/L
SIG	DS62	FS/L
CONDITION CODE		
1	DS 66	CC1/L
2	D\$65	CC2/L
3	DS64	CC3/L
4	DS63	CC4/L
POINTER	DS29	RP27/L
	:	•
	DS32	RP24/L

Table 3-98. PCP Indicators (Cont.)

Indicator Name	Designator	Lamp Driver Origin
INTRPT INHIBIT	5694	F1 / 1
EXT	D\$34	EI/L
I/O	D\$35	II/L
CTR	D\$36	CIF/L
WRITE KEY	D\$38	WK0/L
	D\$37	WK1/L
DISPLAY	D\$67	S31/L
	•	•
	•	•
	D598	S0/L
POWER	D\$28	+8v
NORMAL MODE	D\$25	Special from PT16
RUN	D\$24	RUN/L
WAIT	DS23	WAIT/L
INTERRUPT	DS22	CPI/L
MEMORY FAULT	D\$21	MFL0/L
	•	
	•	•
	DS14	MFL7/L
ALARM	DS 13	ALARM/L
PHASES	DS 12	PRE4/L
PREPARATION	DS11	PRE2/L
	DS 10	PRE2/L PRE1/L
PCP	DS9	PCP4/L
	D\$8	PCP2/L
	D\$7	PCP1/L
EXECUTION	D\$6	PH8/L
	D38 D\$5	PH4/L
	D33 D\$4	PH4/L PH2/L
	D\$4 D\$3	PH2/L PH1/L
INT/TRAP	DS2	INTRAP2/L
	DS1	INTRAP1/L

Tabl	e 3	-99.	Control	Mode	Lock	Switch	Status

Switch	Interlock State			
COMPUTE	RUN			
WATCHDOG TIMER	NORMAL			
INTERLEAVE SELECT	NORMAL			
PARITY ERROR MODE	CONT			
CLOCK MODE	CONT			
Note				

Unpredictable results may occur if the CONTROL MODE switch is actuated while the COMPUTE switch is not in RUN

3-102 WATCHDOG TIMER Switch

When the WATCHDOG TIMER switch is in NORMAL, the watchdog timer counter is reset (flip-flops WCT1-WCT6 set to all ones) by signal WDTR at each interruptible period during program execution.

S/WDTR = IEN + PH10 + ...

If the watchdog timer, which counts up by ones each microsecond, reaches a count of 42 without being reset, a watchdog timer runout condition exists and the program traps to location X'46'.

When the WATCHDOG TIMER switch is in OVERRIDE, WDTR is held true, and the watchdog timer flip-flops are constantly held to all ones and cannot count.

3-103' INTERLEAVE SELECT Switch

When the INTERLEAVE SELECT switch is in NORMAL, core memory interleaving is in effect. When the switch is in DIAGNOSTIC, memory interleaving is not in effect. Normally this switch is in DIAGNOSTIC only when the operator is performing memory diagnostic programs. Interleave logic is found in the core memory.

3-104 AUDIO Switch

The AUDIO switch in the ON position connects the PCP speaker to either flip-flop MUSIC or flip-flop ALARM. If ALARM is true, and the AUDIO switch is ON, the speaker will emit a 1-kHz signal. The ALARM and MUSIC flip-flops are set or reset by the write direct instruction.

3-105 SENSE Switches

The four SENSE switches on the PCP operate in either the local or lock control modes.

3-106 REGISTER DISPLAY Switch

The REGISTER DISPLAY switch is used with the REGISTER SELECT 12-position switch to display the contents of the CPU internal registers. The logic signal KD generated by the REGISTER DISPLAY switch is true only when the REGIS-TER DISPLAY switch is ON and the CLOCK MODE switch is not in CONT.

3-107 REGISTER SELECT Switch

The REGISTER SELECT switch is used to display the following information under the conditions noted:

a. Contents of the CPU registers or sum bus, as selected by positions A, B, C, D, and S on the panel above the switch when the REGISTER DISPLAY switch is ON. The display is in the DISPLAY indicators.

b. Contents of the floating point unit registers or sum bus, as selected by switches on the floating point unit (paragraph 3-95) when the REGISTER SELECT switch is in the EXT position. The display is in the DISPLAY indicators.

c. Integral IOP information as shown in table 2–2 when the REGISTER SELECT switch is set at EXT. The display is in the INSTRUCTION ADDRESS and EXECUTION, PCP, and PREPARATION PHASES indicators.

The DISPLAY indicators are lighted by lamp drivers SO/L through S31/L, which receive their inputs from the sum bus, S0 through S31, or the floating point unit, FP0 through FP31 as follows:

SO/L-S31/L = SO-S31 KDI + FPO-FP31 NKDI

where NKDI is true when the REGISTER SELECT switch is in the EXT position.

The contents of the CPU B- and C-registers are gated onto the sum bus as follows:

S0-S31 = B0-B31 SXB + C0-C31 SXC + ... SXB = KSXB DIS + ... SXC = KSXC DIS + ... DIS = NKSXS KD KSC NSC1

Signals KSXB and KSXC are the outputs of the REGISTER SELECT switch in the B and C positions respectively, signal KD is true when the REGISTER DISPLAY switch is ON, and KSC is true when the CLOCK MODE switch is in the center position.

The A- and D-register outputs are placed on the sum bus by way of the adder propagate signals, PRO through PR31.

REGISTER SELECT switch outputs KSXA and KSXD, true when the switch is in the A and D positions respectively, are inverted and used in the adder enable terms PRXAD, PRXNAD, PRXAND, and PRXNAND in such a way that the propagate term for each bit will contain the A- or D-register information when the switch is in the appropriate position. The propagate logic is explained in detail in the discussion on the CPU adder.

If the REGISTER SELECT switch is in the S position, the REGISTER DISPLAY switch is off, or the CLOCK MODE switch is in the CONT position, signal NKSXS, KD, or KSC respectively is false, driving signal DIS false. In this case, any information that happens to be on the sum bus is displayed in the DISPLAY indicators.

The integral IOP information is displayed by way of the following lamp drivers:

INSTRUCTION ADDRESS

P16/L-P25/L	IOFR0-IOFR9
P26/L	IOFM
EXECUTION PHASES	
PH1/L-PH4/L	IOPH0-IOPH3
PCP PHASES	
PCP4/L	IOSC
PREPARATION PHASES	
	·

PRE4/L, PRE2/L, PRE1/L

'L SW4/LP, SW2/LP, SW1/LP. States of SW9-SW15, binary coded from 001 (SW9) to 111 (SW15)

The I/O information is gated onto the appropriate lampdriver lines by signal NKDI, which is true when the REGISTER SELECT switch is in the EXT position. Typical equations are as follows:

P19/L = P19 KDI + IOFR3 NKDIPCP4/L = PCP4/LP KDI + IOSC NKDI

3-108 I/O RESET Switch

The I/O RESET switch generates signal KIORESET. KIORESET is gated with NKAS/B-1 to produce the I/O reset signal /RIOC/. Signal KIORESET is interlocked to the false state when the CONTROL MODE switch is in LOCK. The I/O RESET switch does not affect the current operation of the CPU.

3-109 UNIT ADDRESS Switches

The three UNIT ADDRESS switches are used with the LOAD switch to enter into the initial bootstrap load routine the address of the device, device controller and the IOP from which the data is to be read into memory. The UNIT ADDRESS switches decode the hexadecimal numbers to their binary representations.

3-110 INTERRUPT Switch

The CPU INTERRUPT switch generates the signal KINTRP, which causes the CPU to interrupt to location X'5D'. Unless PSW2 bit 6 is a zero and the interrupt level is armed, the interrupt will not occur.

3-111 SELECT ADDRESS Switches

The 17 SELECT ADDRESS switches are used with the ADDR STOP switch to select the address at which the program is to be halted. They are used with the STORE switch to select the address of a memory location to be altered, and are also used with the DISPLAY switch to select the address of a memory location to be displayed.

3-112 DATA Switches

The 32 DATA switches are used to alter the contents of PSW1 or PSW2 when used with the INSERT switch, or to change the value of the DISPLAY indicators (D-register) when used with the DATA switch.

3-113 Entering PCP Phases (See figure 3-219.)

The PCP phases are entered when signal HALT/1 is true and phase 10 of the current instruction is reached.

 $S/PCP1 = BRPCP1 + \dots$

Signal HALT/1 goes true under the following conditions:

a. The COMPUTE switch is set to IDLE and phase PRE1 of the current instruction is reached.

S/HALT = NKRUN PREI NFUEXU + ...

b. A wait instruction has been executed.

S/HALT = FUWAIT PH1 + ...

c. The ADDR STOP switch is ON and the value in the SELECT ADDRESS switches is equal to the address on the memory address lines.

d. A trap or interrupt has occurred and the instruction being executed is not a modify and test or exchange program status doubleword instruction.

S/HALT = INTRAP PRETR N(FAMT + XPSD)

e. Power is applied to or removed from the system.

S/PC P2	= RESET/KS +
RESET/KS	= RESET NKCPURESET/B
RESET	= SYSR +
SYSR	= START +
START	= /ST/ (from power monitor)

Each of the above conditions, except condition e, causes the CPU to enter PCP1. When dc power is applied to or removed from the system, signal START forces the CPU directly to PCP2. Phase PCP1 is entered at the end of any instruction, except execute, if signal HALT/1 is true and no trap or interrupt is active.

The program goes from PCP1 to PCP2 with the equations

R/PCP1 = ...

$$S/PCP2 = PCP1 + RESET/KS$$

The program remains in PCP2 until a control switch is operated.




Figure 3–219. Entering PCP Phases

The PCP phase sequencing following PCP2 is described under the various functions of the control switches.

An overall diagram of the PCP sequencing beyond the idle phase is shown in figure 3-220.

3-114 Reset Function

To reset the CPU by pressing either the CPU RESET/CLEAR switch or the SYSTEM RESET/CLEAR switch, the COMPUTE switch must first be placed in the IDLE position. The logical sequence of events when either of these switches is pressed is shown in table 3-100 and figure 3-221.

3-115 Clear PSW1, PSW2 Function

When the CPU is in PCP2 because the COMPUTE switch is in IDLE, setting the CLEAR switch to PSW1 or PSW2 clears program status doubleword 1 or 2 respectively. Signal KCLRPSW1 or KCLRPSW2 is generated at the switch output and signal PSW1XS or PSW2XS is developed:

PSW1XS = KCLRPSW1 NIOCON NKAS/B + ... PSW2XS = KCLRPSW2 NIOCON NKAS/B + ...

Zeros are placed on the sum bus by inhibiting signal S/SXD, which is normally true during PCP2:

S/SXD = NKCLRPSW/B PCP2/1 NRESET/C NIOCON

Signal NKCLRPSW/B goes low when either of the CLEAR switches is operated.

The control flip-flops in PSW1 are cleared as follows:

R/CC1 -CC4 = CCXS/0 CCXS/0 = PSW1XS R/FS, R/FZ, R/FNF, R/NMASTER, R/AM = PSW1XS

The P-register (instruction address) is cleared by transferring the zeros on the sum bus into the P-register with PXS:

 $PXS = PSW1XS + \dots$

The control flip-flops in PSW2 are cleared as follows:

R/WKO, R/WK1, R/CIF, R/II, R/ÉI = PSW2XS + ...

The register pointer in PSW2 is cleared by transferring the zeros on the sum bus into the RP-register as follows:

R/RP24 - RP27 = RPXSRPXS = PSW2XS

3-116 STEP or RUN from Idle Operation

When the CPU is idling in PCP2 because the COMPUTE switch is in IDLE, setting the switch to STEP causes the CPU to enter PCP3 and branch to phase 10, then perform the instruction execution. After execution, the signal BRPCP1 goes true and the CPU sequences to PCP1 and PCP2 where it again remains in the idle state.

Phase	Function Performed	Signals Involved	Comments
	Switches and signals involve	· · ·	
	CPU RESET/CLEAR ⇒		
		KCroklish, KCroklish/B	
	SYSTEM RESET/CLEAR \Rightarrow	KSYSR, KSYSR/B	
	COMPUTE in IDLE⇒	NKAS/B, NKRUN (necessary for either switch	operation)

Table 3–100. Reset Sequence Chart

(Continued)


Table 3-100. Reset Sequence Chart (Cont.)
-------------------------------------	--------

Ph ase	Function Performed		Sig	gnals Involved	Comments
PCP2	Idle phase — sustained until control switch operated				
	Reset HALT flip-flop	R∕HALT	=	PCP2 NKAS/B +	Prepare logic for setting PCP3
	Inhibit interrupts during idle phase [.]	(S/INTRAP)	=	N(PCP2 NKRUN)	Inhibit setting of first of interrupt phase sequence flip-flops
	X'02000000'	s/d6	=	RESET/C +	Place in D -re gister a
	÷.	RESET/C	=	RESET/B NIOCON NMRC +	load conditions and float- ing control immediate instruction with zeros in
		RESET/B	=	N(KSYSR/B KCPURESET/B) NKAS/B (KCPU RESET/B + KSYSR/B)	bits 10 and 11 to produce a no operation instruction
		DX	=	DXZ +	
		DXZ	=	RESET	
		RESET	=	SYSR + (KCPURESET RESET/B·NIOCON)	
		SYSR	=	KSYSR RESET/B +	
	0 -/ PSW1(except P)	PSWIXS	=	RESET +	Sum bus contains zeros
	0 / - PSW2	PSW2XS	=	RESET +	because no adder preset has been made
	X'25' (P15-P31)	S/P26 S/P29 S/P31		RESET/C +	Set program address to X'25'
		R/P15-P31		PX	
	Set flip-flop BRP	PX S/BRP		RESET + RESET/C +	Indicates that program
	0 -/ interrupt arm and enable	E/ISO-E/IS15	=	RESET	address is in P-register Reset interrupt levels
	flip-flops	E/IPO-E/IP15	=	RESET	to disarmed and dis- abled state
		R/IN0-R/IN15	=	REN	
		REN		RESET +	
	Reset ALARM indicator	ALARM/L	=	ALARM	Turn off alarm indicator
		R/ALARM	=	RESET	on panel
					Mnemonic · RESET

Mnemonic: RESET

(Continued)

Phase	Function Performed		Signals Involved	Comments
PCP2 (Cont)	SYSTEM RESET/CLEAR \Rightarrow RESETIO	RESETIO	= SYSR +	Initialize input/output system
	/MFR/	/MFR/	= RESET +	Send signal to memory to reset memory fault indicators
	/mr/	/MR/	= RESET/KS	Send signal to memory
		RESET/KS	= RESET NKCPURESET	to initialize memory control logic
	Sustain PCP2 until control switch activated	S/PCP3	 PCP2/1 NIOCON NDCSTOP (CLEARMEM + INT KRUN + NHALT KAS/1 KAS/2) 	
				Mnemonic: RESET









Figure 3–221. CPU RESET/CLEAR and SYSTEM RESET/ CLEAR, Flow Diagram

When the COMPUTE switch is moved from IDLE to RUN, the CPU sequences to PCP3, branches to phase 10, and continues to sequence through the program in its normal manner. The sequence of operations when this switch is operated is shown in figure 3-219.

3-117 INSERT Function (See figure 3-222.)

If in idle phase PCP2 the INSERT switch is placed in PSW1, a program status word PSW1 will be entered according to the settings of the DATA switches. If the INSERT switch is set to PSW2, the program status word PSW2 will be entered according to the settings of the DATA switches. The DATA switches can only set or cause no change in the corresponding bits of PSW1 and PSW2. If a reset is required in any bit, the contents of PSW1 or PSW2 must be cleared before entering new data. The logic sequence for the INSERT function is provided in table 3-101.





3-118 DATA ENTER/CLEAR Function (See figure 3-223.)

When the DATA switch is set to ENTER, the states of the 32 DATA switches are transferred to the D-register and are displayed in the 32 DISPLAY indicators. When the DATA switch is set to CLEAR, zeros are transferred to the D-register. If after data has been transferred from the DATA

Table 3-101.	Insert	PSW1/Inser	t PSW2	Sequence
--------------	--------	------------	--------	----------

Phase	Function Performed		Signals Involved	Comments			
PCP2	Idle phase sustained until KAS/1 KAS/2						
	Reset HALT flip-flop	R/HALT	= PCP2 NKAS/B +	Enable program to pro- ceed to PCP3			
	$\left. \begin{array}{c} KPSW1 \\ or \\ KPSW2 \end{array} \right\} \implies KAS/1, \ KAS/2 \\ \end{array}$						
	Enable signal (S/SXD)	(S/SXD)	= PCP2/1 NRESET/C NKCLRPSW/B NIOCON +	Preset adder for D			
		PCP2/1	= PCP2 NPCP3				
	Set flip-flop PCP3	S/PCP3	= (NHALT KAS/1 KAS/2+) PCP2/1 NIOCON NDCSTO				
PC P2/3	One clock long						
	(D0-D31)	Adder preset	at PCP2 clock	Transfer instruction			
	(SO-S31) - / - (BO-B31)	BXS	= PCP3 SWK12 +	currently in D-register to B-register			
		SWK12	= SW K1 + SW K2				
		SW K2	= KPSW1 + KPSW2				
	Enable signal (S/SXA)	(S/SXA)	= PC P3 +	Preset adder for A			
	Insert PSW1 ==> PSW1 (bit 0-bit 11) -/ (A0-A11)	AXPSW1	= KPSW1/B PCP3 +	Condition code, float- ing control bits, MS, DM, AM			
	0 – / – A bits not being set	AX AXZ	= AXZ + = PCP3 +	Enable reset inputs to A-register			
	INSERT PSW2 \implies PSW2 (bit 2-bit 27) -/ (A2-A27)	AXPSW2	= KPSWZ/B PCP3 +	Write key, inhibits, register pointer A-register to save current PSW2			
	NIOFS \implies RESET IOSC if set	R/IOSC	= PCP3 NIOFS +	Reset internal I/O service call flip-flop if no IO function strobe			
		R/PC P2	= PC P3				

(Continued)

Table 3-101. Insert PSW	'1/Insert PSW2	Sequence	(Cont.)
-------------------------	----------------	----------	---------

Phase	Function Performed		Signals Involved	Comments
PCP4	One clock long			
	Enable signal (S/SXAORD)	(S/SXAORD)	= PCP4 +	Preset adder for AuD
	INSERT PSW1 ⇒ (P15-P31) → (S15-S31)	SXP	= PCP4 KPSW1/B NDIS +	Transfer PSW1 or PSW2 to D-register
	(A0-A31) (S0-S31)	Adder logic pro	eset in PCP3	If PSW1, A15-A31 is
	(S0-S31) / = (D0-D31)	DXS	= PCP4 SWK12 +	empty, and S15-S31 comes from P-register (program address). If PSW2, all information going into D comes from A-register but only A2-A7 and A24-A27 contain use- ful information
	(KSO-KS31)- / (AO-A31)	АХК	= PCP4 SWK2 +	Manually entered
	Enable A-register reset inputs	AX	= AXK +	information from DATA switches — A- register. KSO-KS31 are DATA switch outputs and are true when cor- responding switches are in up position. Clear A-register flip-flops not set by switches.
PCP5	One clock long			
	(A0-A31) or (D0-D31)	Adder logic pro	eset in PCP4	Sets PSW1 and PSW2 flip-flops if correspond- ing DATA switches
	INSERT PSW1 \implies (S0-S3) (CC1-CC4); (S5-S8) $\xrightarrow{/-}$ FS, FZ, FNF, NMASTER; (S10, S11) $\xrightarrow{/-}$ DM, AM	PSW1XS	= PCP5 KPSW1/B +	are set to 1. Causes no change where data switches are not set. (To enter zeros where the original PSW con-
	INSERT PSW2 \implies (S2, S3) $//$ WK0, WK1; (S5-S7) $//$ CI, II, EI	PSW2XS	= PCP5 KPSW2/B +	tained ones, the PSW must first be cleared with the PSW1 or
	(S24-S27) - / - (RP24-RP27)	RPXS	= PSW2XS +	PSW2 CLEAR switch.)
	Enable signal (S/SXB)	(S/SXB)	= PCP5 NBRPCP5	Preset adder logic for B S in PCP6

Phase	Function Performed	Signals Involved	Comments
PCP6	One clock long (80-B31)	Adder logic set in PCP5	Return current instruc- tion to D-register
	(SO-S31) -/ - (DO-D31)	DXS = PCP6 SWK12	
	Set flip-flop HALT	S/HALT = PCP6 +	Halt computer
PCP1	One clock long Enable signal (S/SXD)	(S/SXD) = PCP1 +	Preset adder logic for D
PCP2	Idle D S Display indicators	Preset in PCP1	

Table 3-101. Insert PSW1/Insert PSW2 Sequence (Cont.)




Figure 3-223. DATA ENTER/DATA CLEAR, Flow Diagram

switches into D the COMPUTE switch is set to either RUN or STEP, the contents of the D-register will be accepted as the next instruction to be executed. The logic sequence for the DATA ENTER/CLEAR function is given in table 3-102.

3-119 <u>STORE INSTR ADDR/SELECT ADDR Function</u> (See figure 3-224.)

The STORE switch is operative only while the CPU is in the idle state, PCP2. When the STORE switch is set to INSTR ADDR, the contents of the D-register are stored into the memory address currently in the P-register. When the STORE switch is set to SELECT ADDR, the contents of the D-register are stored into the address specified by the settings of the 17 SELECT ADDRESS switches. The logic sequence for the STORE INSTR ADDR/SELECT ADDR function is given in table 3-103.

3-120 <u>DISPLAY INSTR ADDR/SELECT ADDR Function</u> (See figure 3-225.)

If the DISPLAY switch is set to INSTR ADDR in PCP2 idle state, the CPU reads into the D-register the contents of the memory location pointed to by the P-register. If the DIS-PLAY switch is set to SELECT ADDR in PCP2 wait state, the CPU reads into the D-register the contents of the memory location whose value is equal to the value of the 17 SELECT ADDRESS switches. The logic sequence for the DISPLAY INSTR ADDR/SELECT ADDR function is given in table 3-104.

3-121 INSTR ADDR HOLD/INCREMENT Function

During normal program execution the INSTR ADDR switch is in the center position, and signals KAHOLD and KINCRE/B are false. When this switch is in the center position the contents of the P-register are incremented at the end of each instruction execution (ENDE).

With the INSTR ADDR switch in HOLD and the COMPUTE switch set to RUN, the CPU will repeatedly execute the instruction addressed by the INSTRUCTION ADDRESS display (P-register), and will not sequence to the next instruction.

With the COMPUTE switch in IDLE, moving the INSTR ADDR switch to INCREMENT will cause the current instruction address to be counted up by one, as shown in figure 3-226 and the contents of this updated address to be displayed in the DISPLAY indicators. Thus, the operator can display the contents of sequential memory locations by repeatedly moving the INSTR ADDR switch to INCREMENT. The logic sequence for the INCREMENT function is given in table 3-105.

3-122 Clear Memory Function

When the CPU RESET/CLEAR and the SYSTEM RESET/CLEAR pushbuttons are pressed sumultaneously, signal CLEAR MEM is true, and all core memory locations are cleared to zero.

.

Table 3-102.	DATA ENTER/CLEAR Sequence
Tuble 3-102.	DATA EINTER/CLEAR Sequence

• .

PC P Phase	Function Performed	Signals Involved	Comments
PC P2	Go to PCP3	S/PCP3 = (NHALT KAS/1 KAS/2 +) PCP2/1 NIOCON NDCSTOP	
PC P2/3	One clock long 0's -/ - A	AX = AXZ + AXZ = PCP3 +	
PC P4	One clock long KCLEAR/B ⇒ (S0-S31) -/ (D0-D31) KENTER/B ⇒ Data SW -/ A Preset S C Preset A or DS	DXS = PCP4 KCLEAR/B + AXK = PCP4 KENTER/B + (S/CXS) = PCP4 KENTER/B + S/SXAORD = PCP4 +	
PC P5	One clock long Enter Data ⇒ (S0-S31) (D0-D31) (S0-S31) (C0-C31) (A0-A31) or (D0-D31) (S0-S31) Preset B	DXS = PCP5 KENTER/B + S/SXB = PCP5 NBRPCP5 +	Preset in PCP4
PC P6	One clock long (80–831) — — (S0–S31) Set HALT flip–flop	S/HALT = PCP6 +	Preset in PCP5
PCP1	One clock long Preset D	(S/SXD) = PCP1 +	
PC P2	Idle (DO-D31)	R/HALT = PCP2 NKAS/B +	Preset during PCP1 No control switch action




Figure 3-224. STORE INSTR ADDR/STORE SELECT ADDR, Flow Diagram




Figure 3-225. DISPLAY SELECT ADDR/DISPLAY INSTR ADDR, Flow Diagram

Table 3-103.	Store INSTR	ADDR/STORE	SELECT	ADDR Sequence
--------------	-------------	------------	--------	---------------

PCP Phase	Function Performed	Signals Involved	Comments
PCP2	Enable signal (S/SXD)	(S/SXD) = PCP2/1 NRESET/C NKCLRPSW/B NIOCON	Preset adder for D S in PCP3
	Go to PCP3	S/PCP3 = (NHALT KAS/1 KAS/2 +) PCP2/1 NIOCON NDCSTOP	
PCP2/3	One clock long (D0-D31)	Adder logic preset in PCP2	For display PRESET during PCP2
	0's ——— A	AX = AXZ + AXZ = PCP3 +	
	(P16-P31) / ~ (B16-B31)	$BXP = PCP3 SWK5 + \cdots$ R/PCP2 = PCP3	Transfer address in PSW1 to B-register
PCP4	Enable signal (S/SXAORD)	(S/SXAORD) = PCP4 +	Preset adder logic for A or D
	STORE SELECT ADDR \Longrightarrow		
	Address switches -/ P	PXK = PCP4 SWK5	Transfer address switch outputs to P-register
	Set flip-flop MBXS	S/MBXS = (S/MBXS) + (S/MBXS) = PCP4 SWK3 +	Prepare for memory write
	Set flip-flop DRQ	S/DRQ = (S/MBXS) +	Data request. Inhibits transmission of another clock until data release received from memory
PC P5	One clock long (A0-A31)or (D0-D31) → (S0-S31)	Adder logic preset in PCP4	Store address in D- register in instruction
	(SO-S31)	MBXS set in PCP4	address or address pointed to by SELECT ADDRESS switches
	Preset B ———————————————————————————————————	$S/SXB = PCP5 NBRPCP5 + \dots$	ADDRESS switches
PC P6	One clock long		
	(BO-B31)	Preset in PCP5	Return program address to P–register
	(SO-S31) - / - (PO-P31)	PXS = PCP6 SWK5 +	

Table 3-104. DISPLAY INSTR ADDR/DISPLAY SELECT ADDR Sequence

PCP Phase	Function Performed		Signals Involved	Comments
PCP2	(D0–D31) (S0–S31) (S0–S31) display indicators	(S/SXD)	= PCP2/1 NRESET/C NKCLRPSW/B NIOCON	For display
	Go to PCP3	S/PCP3	= (NHALT KAS/1 KAS/2 +) PCP2/1 NIOCON NDCSTOP	
РСРЗ	(PO-P31) - / ~ (BO-B31)	ВХР	= PCP3 SWK5 +	Save instruction address in P-register R a,
PCP4	DISPLAY SELECT \Rightarrow			
	Enable signal PXK	РХК	= PCP4 SWK5	Transfer to P-register address selected by SELECT ADDR switches
	Set flip-flop MRQ	S/MRQ/2	= PCP4 SWK4 +	Request for memory cycle
	Set flip-flop DRQ	S/DRQ	= S/MRQ/2 +	Data request. Inhibits transmission of another clock until data release received from memory
PC P5	One clock long			
	(MB0-MB31)→ (C0-C31)	СХМВ	= DG (data gate)	Read contents of pro– gram address or address
	(C0-C31) - / - (D0-D31)	DXC	= PCP5 SWK4 +	pointed to by SELECT ADDRESS switches from
	Preset B S	S/SXB	= PCP5 NBRPCP5 +	memory into D-register by way of C-register
PC P6	One clock long			
	(BO-B31)			Return program address to P-register if replaced
	(S0-S31) (P0-P31)	PXS	= PCP6 SWK5 +	by selected address
PC P1	One clock long Preset D> S	s/sxd	= PCP1 +	Prepare to display D-register contents
PCP2	ldle	R/HALT	= PCP2 NKAS/B +	

Table	3-106.	Clear	Memory	Sequence
				•

Ph ase	Function Performed			Signals Involved	Comments
	Switches and signals invol	ved			
	_				
	CPU RESET∕CLEAR →	NCPUKESET, K	_PU	KESEI/B	
	and				
	SYSTEM RESET/CLEAR =	⇒ KSYSR, KS`	YSR,	∕B	
	COMPUTE in IDLE> N	NKAS/B, NKRU	JN	(necessary for clear memory operation	tion)
PC P2	Idle phase — sustained until CPU RESET/CLEAR and SYSTEM RESET/CLEAR are pressed				
	Reset HALT flip-flop	R/HALT	=	(R/HALT)	
		(R/HALT)	=	PCP2 NKAS/B	
	Inhibit interrupts during idle phase	(S/INTRAP)	=	N(PCP2 NKRUN)	Inhibit setting of first of interrupt phase sequence flip-flops
	Enable signal (S/SXD)	(S/SXD)	=	PCP2/1 NRESET/C NKCLRPSW/B NIOCON +	Preset adder logic for D
	Set flip-flop PCP3	S/PCP3	=	(S/PCP3)	Go to PCP phase 3
		(S/PC P3)	=	PCP2/1 NIOCON NDCSTOP (CLEARMEM +)	
		CLEARMEN	A =	NKAS/B KSYSR/B KCPURESET/B	
РСРЗ	One clock long				
	(D0-D31) (S0-S31)	Adder logic	pres	et in PCP2	Transfer next instruc-
	(SO-S31) - / - (BO-B31)	BXS	z	PCP3 SWK12 +	tion in D-register to B-register
		SWK12	=	SWK1 + SWK2	
		SWK1	=	CLEARMEM +	
	NIOFS = Reset IOSC	R/IOSC	=	PCP3 NIOFS	Cancel internal I/O service call enable
	0 // - (A0-A31)	AX	=	AXZ +	Clear A-register
	•	AXZ	=	PCP3 +	
	Enable signal (S/SXA)	(S/SXA)	=	PCP3 +	Preset adder logic for A

(Continued)

Table 3-106.	Clear Memory	Sequence	(Cont.))
--------------	--------------	----------	---------	---

Phase	Function Performed	Signals Involved	Comments
PCP4	One clock long Enable signal (S/SXAORD)	(S/SXAORD) = PCP4 +	Preset adder logic for
			A or D ——————————————————————————————————
	(A0-A31)	Adder logic preset in PCP3 DXS = PCP4 SWK12 +	Clear D-register by transferring zeros in A-register to D-register
	Set flip-flop MBXS	S/MBXS = (S/MBXS) ($S/MBXS$) = PCP4 SWK1	Prepare for memory write
	Set flip-flop DRQ	S/DRQ = (S/MBXS) +	Data request. Inhibits transmission of another clock until data release received from core memory
PCP5	Sustained until switches released		
	(A0-A31) or (D0-D31)	Adder logic preset in PCP4	Place zeros on memory bus (A– and D–registers both contain zeros)
	(SO-S31) - / -> (MBO-MB31)	Memory write preset in PCP4	
	P + 1	PUC31 = PCP5 SWK1	Add 1 to P-register each PCP5 to address all memory locations
	Set flip-flop MBXS	S/MBXS = (S/MBXS)	Preset for memory write to write zeros into each
		(S/MBXS) = PCP5 SWK1 +	addressed memory location as PCP5 repeats
	Set flip-flop DRQ	(S/DRQ) = (S/MBXS) +	Data request. Inhibits transmission of another clock until data release received from core memory with each memory access

•

Table 3-106.	Clear	Memory	Sequence	(Cont.)
--------------	-------	--------	----------	---------

Ph ase	Function Performed		Signals Involved	Comments
PCP5 (Cont)	Enable signal (S/SXA)	(S/SXA)	= BRPCP5 +	Preset adder logic for A
	Enable signal (S/SXB)	(S/SXB)	= PCP5 NBRPCP5	Preset adder logic for B————————————————————————————————————
	Repeat PCP5 as long as both switches are pressed	BRPCP5	= PCP5 CLEARMEM +	All memory locations are cleared while switches are pressed
	Set flip–flop PCP6 when switches are released	S/PCP6	= PCP5 NBRPCP5	Go to PCP phase 6
PCP6	(BO-B31)	Adder logic	preset in PCP5	Return next instruction to D-register
	(S0-S31)	DXS	= PCP6 SWK12 +	
	Set HALT flip-flop	S/HALT	= (S/HALT)	Halt computer
		(S/HALT)	= PCP6 +	
PCP1	Enable Signal (S/SXD)	(S/SXD)	= PCP1 +	Preset adder logic for D
PCP2	Idle phase (D0-D31)	Preset in PC	P1	

Table 3-107. Load Sequence

Ph ase	Function Performed		Signals Involved	Comments
PCP2	Signals true:			
	KFILL/B, KAS/1, KAS/2, SWK1	SWK1	= KFILL/B +	
	Idle phase			
	Reset HALT flip-flop	R∕HALT	= (R/HALT)	
		(R/HALT)	= PCP2 NKAS/B +	
	Inhibit signal (S/INTRAP)	(S/INTRAP)	= N(PCP2 NKRUN)	Inhibit interrupts during idle phas e

(Continued)

Table 3-107. Load Sequence (Cont

Phase	Function Performed		Signals Involved	Comments
PCP2 (Cont)	Enable signal (S/SXD)	(S/SXD)	= PCP2/1 NRESET/C NKCLRPSW/B NIOCON	Preset adder logic for D S in PCP3
	Set flip-flop PCP3	S/PCP3	= PCP2/1 NIOCON NDCSTOP (NHALT KAS/1 KAS/2 +)	Go to PCP phase 3
РСРЗ	One clock long			
	(D0-D31) (S0-S31)	Adder logic p	preset in PCP2	Save next instruction in B-register
	(SO-S31) -/ (BO-B31)	BXS SWK12	= PCP3 SWK12 = SWK1 + SWK2	
	NIOFS \Rightarrow Reset IOSC	R/IOSC	= PCP3 NIOFS	Reset IO service call if no function strobe
	Enable signal (S/SXA)	(S/SXA) R/PCP2	= PCP3 + = PCP3	Preset adder logic for S ————————————————————————————————————
PCP4	One clock long	S/MBXS	= (S/MBXS)	·Den en fan en en eite
	Set flip-flop MBXS	(S/MBXS)	= PCP4 SWK1	Prepare for memory write
	Set flip-flop MRQ	s/mrq	= (S/MBXS) +	Request for core memory cycle
	Set flip-flop DRQ	s/drq	= (S/MBXS) +	Data request. Inhibits transmission of another clock until data release received from memory
	(A0-A31) (S0-S31)	Adder logic p	preset in PCP3	Zeros transferred from
	(S0-S31) (D0-D31)	DXS	= PCP4 SWK12	A-register to D-register
	Enable signal (S/SXAORD)	(S/SXAORD)	= PCP4 +	Preset adder logic for A or D S in PCP5

Table 3–107.	Load Sequence	(Cont.)
--------------	---------------	---------

Phase	Function Performed	Signals Involved	Comments
PCP4 (Cont)	Set X'20' in P-register	S/P26 = PCP4 KFILL/B R/P15-P31 = PX	Address location X'20' to load first word of bootstrap program
		PX = PC P4 KFILL/B	
PCP5	One clock long	· · · · · · · · · · · · · · · · · · ·	
	(A0L-A31L) -/ - (A0-A31)	AXLOAD = PCP5 KFILL/B	Load bootstrap program into A-register. A0L- A-31L logic decodes P-register contents to set correct instruction in A-register for each bootstrap address from X'20' to X'29'. When (P) = X'24', indicating that next location to be loaded is X'25', A21L- A31L contain outputs of UNIT ADDRESS switches, KUA21-KUA31
	First pass 👄		
	(A0-A31) or (D0-D31) (S0-S31)	Adder logic set in PCP4	Write zeros into loca- tion X'20'
	Not last pass ==> Enable signal (S∕SXA)	(S/SXA) = BRPCP5	Preset adder logic for A
	Not first pass ⇒ (A0-A31) / → (S0-S31)	Adder logic preset in previous PCP5	Place successive A– register contents on sum bus to be written in memory
	(SO-S31)	Memory write preset in PCP4 or previous PCP5	Load bootstrap program into memory
	Set flip-flop MBXS	S/MBXS = (S/MBXS) (S/MBXS) = PCP5 SWK1 +	Prepare for memory write in next PCP5
	Set flip-flop MRQ	S/MRQ = (S/MRQ/2) + S/MRQ/2) = BRPCP5 +	Request for core memory cycle in next PCP5
	Set flip-flop DRQ	$S/DRQ = (S/DRQ)$ $(S/DRQ) = (S/MBXS) + \dots$	Data request. Inhibits transmission of another clock until data release received from memory

(Continued)

Table 3-107.	Load Sequence	(Cont.)
--------------	---------------	----------

Ph ase	Function Performed	Signals Involved	Comments		
PCP5 (Cont.)	P + 1 /- P	PUC31 = PCP5 SWK1	Add one to P-register. Contents during each loop through PCP5 to address successive boot- strap locations		
	Sustain PCP5 until P-register contains X'00000029'	BRPCP5 = PCP5 N(P28 P31) KFILL/B	Location X'29' is last bootstrap location		
	Last pass 	S/PCP6 = PCP5 NBRPCP5	Go to PCP phase 6		
PCP6	(BO-B31)	Adder logic preset in last PCP5	X'02000000' into D- register making next		
	(S0-S31) / (D0-D31) Set HALT flip-flop	DXS = PCP6 + S/HALT = (S/HALT) (S/HALT) = PCP6 +	instruction a "no operation" (LCFI with zeros in bits 10 and 11)		
	Set X'25' in P-register	$ \left.\begin{array}{c} S/P26\\ S/P29\\ S/P31 \end{array}\right\} = RESET/C $	Location X'26' is first executed instruction in bootstrap program.		
		RESET/C = PCP6 KFILL/B + R/P15-P31 = PX PX = PCP6 KFILL/B	One is added to P- register contents in PH10 when COMPUTE switch is set to RUN		
	Set X'02000000' in D-register	S/D6 = RESET /C RESET/C = PCP6 KFILL/B	Ensure that no operatio instruction is in D- register		
PCP1	Enable signal (S/SXD)	(S/SXD) = PCP1 +	Preset adder logic for D		
PC P2	Idle (D0-D31)	Preset in PCP1			

•

.




Figure 3-227. Clear Memory, Flow Diagram

Figure 3-228. Load, Flow Diagram

3-126 INTEGRAL INPUT/OUTPUT PROCESSOR

3-127 General

The Sigma 5 integral IOP controls data transfer between core memory and one or more peripheral devices. To do this, the integral IOP uses standard CPU registers and circuits together with registers and circuits which have only an I/O function. Since portions of the integral IOP are an integral part of the CPU, the term integral IOP refers to a functional rather than a physical unit.

Figure 3-229 shows the functional circuit groups included in the integral IOP. Blocks with heavy lines denote circuit groups used only for I/O purposes.

3-128 Address and Priority Assignment

IOP address 000 is assigned exclusively to the integral IOP. Interrupt priority is determined by the relative position of an IOP within the interrupt priority chain; the integral IOP may be placed at the discretion of the user, at any level within the priority chain. The integral IOP is not involved in memory priority, since it cannot access memory independently, but only by normal CPU channels.

3-129 Capabilities

Eight I/O channels are standard equipment with the Sigma 5 integral IOP; that is, the integral IOP can service eight device controllers. Additional I/O channels are available, in 8-channel increments, as an option. The maximum number of I/O channels, including the eight standard channels, is 32. For the remainder of this discussion it is assumed, unless stated otherwise, that the integral IOP has a full complement of 32 I/O channels.

Each increment of eight I/O channels is termed a group, and labeled 1 through 4. Of these, group 1 controls multidevice device controllers, each capable of handling 16 devices. Therefore, the maximum number of devices that can be accommodated by the integral IOP is 152, as illustrated in figure 3-230.

3-130 I/O Fast Memory IOFM

GENERAL. The I/O fast memory consists of 32 channel registers, distributed among four 8-channel groups. Each group is made up of five FT25 fast memory modules. Group 1 is typical and is illustrated in figure 3-231. Each channel register is dedicated to a device controller and contains 80 bits. To form the 80 bits, each channel register is distributed twice across the five FT25 modules; 40 bits are contained in the top half channel and 40 bits in the bottom half channel. Channel 0 in figure 3-231 is detailed to show byte distribution, and channel 7 is detailed to show byte information assignment. The bit index in figure 3-231 defines bit information assignment.

Each channel register is divided into four memory access areas, labeled 0 through 3; area selection is controlled by address bits IOFR8 and IOFR9. Areas 0 and 1 each contain four bytes in a channel (bytes 0 through 3), and areas 2 and 3 each contain one byte in a channel (byte 4). Group and channel selection is controlled by address bits LI03 through LI07 according to the codes shown in the group and channel selection charts in figure 3-231.

FT25 FAST MEMORY MODULE. Figure 3-232 is a simplified logic diagram of a typical FT25 fast memory module as used in the I/O fast memory. The module depicted in figure 3-232 represents byte 0 for both upper and lower half channels of channels 0 through 7 in group 1. The basic unit of memory is memory element SDS 304. There are 16 memory elements in an FT25 module, labeled A1 through A16, each with an 8-bit storage capacity. Data distribution is as follows: memory element A1 stores eight bit 0's, one for each of upper half channels 0 through 7; memory element A2 stores bit 1's for upper half channels 0 through 7; memory element A9 stores bit 0's for lower half channels 0 through 7; and so on.

To write into the fast memory module, the information code is placed on the fast memory input (RW) lines and applied as data inputs. After entering the module, the input lines are changed to write I/O lines with designations applicable to each module. In the example shown in figure 3-232 the input line designations are W/IO1B0/X, indicating that this module represents byte 0's for all 16 half channels in group 1. When clock signal K/IOB0/0 and I/O enable term IOFM are both high, the information contained in the data input lines is stored in this module within the half channel specified by the address lines. The address configuration shown in figure 3-232 selects either half channel of channel 0 in group 1; the state of IOFR9 determines which half channel is selected.

Data is read out of the module without the use of the clock signal. When I/O enable term IOFM is high, the contents of the half channel selected by the address lines are placed on data output lines RR0 through RR7 and become available for use.

In figure 3-232 the data input lines shown are RW0 through RW7. These same input lines are connected to three additional FT25 modules (byte 0 group 2, byte 0 group 3, and byte 0 group 4). Similarly, input lines RW8 through RW15 are connected to the four byte 1 modules and input lines RW24 through RW31 are connected to the four byte 3 modules. Data input lines RW16 through RW23 are shared by the four byte 2 modules with the four byte 4 modules; when address bit IOFR8 is false, the byte 4 modules cannot be accessed; when address bit IOFR8 is true, only the byte 4 modules can be accessed.




Figure 3-229. Integral IOP, Functional Block Diagram




Figure 3-230. Integral IOP, Device Controller/Device Configuration




Figure 3-231. I/O Fast Memory, Group Organization




Figure 3-232. Fast Memory Module FT25, Logic Diagram

3-131 I/O Address Register IOFR

The I/O address register is a 10-bit flip-flop register used for selecting the group number, channel number, and area in the IOFM register. Group and channel number selection are controlled by the eight high order bits IOFR0 through IOFR7. Area selection is controlled by the two low order bits IOFR8 and IOFR9.

Input to the eight high order bits is obtained either from the A-register or from the function response lines, as follows:

S/IOFR0 =	A0 IOFRXA + FR0 IOFRXFR
S/IOFR7 =	A7 IOFRXA + FR7 IOFRXFR
C/IOFR0-IOFR	7 = CL
R/IOFR0-IOFR	7 = IOFRX
iofrxa =	FAIO PH3 (Execution phase of an SIO, HIO, TIO, or TDV instruction when A- register contains device controller/device address)
IOFRXFR =	IOENIN + FUAIO P5.8.7
ioenin =	Service call processing phase when device controller places its address on the function response lines FRO–FR7 in response to an ASC
FUAIO P5·8·	7 = Execution phase for an AIO in- struction when device controller places its address on function response lines FR0-FR7 in response to an interrupt query
iofrx =	FAIO PH3 + FUAIO P5·8·7 + IOENIN

The two low order bits, IOFR8 and IOFR9, are controlled by general transfer terms used for transferring data to and from the IOFM register, as follows:

S/IOFR8 =	(S/IOFR 8)
(S/IOFR8) =	(S/AXRR/4) + (SRW/4)
C/IOFR8 =	CL
R/IOFR8 =	•••
S/IOFR9 =	(S/IOFR9) IOPOP
(S/IOFR9) =	(S/AXRR/3) + (SRW/3) + (S/AXRR/6)
C/IOFR9 =	CL
R/IOFR9 =	•••
(S/AXRR/3) =	IOPH1 SW8 ORDSW4
	+ IOPH1 SW8 NIODC DASW4
	+ IOPH0 SW9
	+ IOPH0 SW8 IOPH10
	+ IOPH0 SW11 IFAST

(S/AXRR/4)	=	FAIO/1 PH5 (SW11 + SW10 NR31)
		+ IOPHO SW12 DOR IOR
		+ IOPH1 SW8 DASW4 IODC
		+ IOPH3 SW8
(S/AXRR/6)	=	FAIO/1 PH5 (SW11 + SW8 NSW7 NFUMH)
		+ IOPH3 SW8
(S/RW/ 3)	=	IOPHO SW10 NIOPH10
		+ FAIO PH9 SWO VALST
		+ IOPH1 SW12
		+ IOPHI SWII NSW3 NIFAM
		+ IOPH3 SW12
(S/RW/4)	=	FAIO PH5 SW13 VALST
		+ FAIO PH9 SW0 VALST
		+ IOPH3 (SW11 + SW12)

3-132 I/O Data Register IODA

The I/O data register is a 9-bit flip-flop register used for transmitting one byte of information (data, address, order, or terminal order) to the device controller. Eight of the nine bits, IODA0 through IODA7, store the actual byte of information to be transmitted. The ninth, IODAP, is the data parity bit.

Input to the four high order bits, IODA0 through IODA3, is obtained either from the A-register or, in the case of a terminal order, from flags and status bits stored in the D- and B-registers, as follows:

sgisters, as ton	0113.	
S/IODA0	=	(S/IODA0) + TODATA SWO DI + A0 IODAXA
(S/IODA0)	=	(S/B3) + (S/B4)
(S/B3)	=	TORDIN ()
(S/B4)	=	TORDIN ()
TODATA	= ,	Terminal order condition during the phase sequence of any of the four service cycles
TORDIN	=	Terminal order condition during an order-in phase sequence
IODAXA	=	Term used for transferring data from the A-register IOPH3 SW15 NSW4 + FAIO PH3 + DATAOUT IOPH0 SW13 ND7
IOPH3 SW	15 N	SW4 = Phase during order-out phase sequence when A- register stores order
FAIO PH3	=	Execution phase during an I/O in- struction when A-register stores device controller/device address

DATAOUI	IOF	PH3 SW13	ND7 =	Phase during data- out phase sequence when A-register stores data, and the skip flag is not high
R/IODA0	=	IODAX		
IODAX	=	(R/IODA)		
(R/IODA)	=	FUAIO PH + IOENIN		NSW7 + TODATA AXA
C/IODA0	=	CL		
S/IODA1	Ħ	TODATA	SWO NI	D0 + A1 IODAXA
C/IODA1	=	CL		
R/IODA1	=	IODAX		
s/IODA2	=	TODATA	D2 + A2	IODAXA
C/IODA2	=	CL		
R/IODA2	=	IODAXA		
s/ioda3	=	TODATA	B4 + A3	IODAXA
C/IODA3	=	CL		
R/IODA3	=	IODAXA		

Input to bits IODA4 through IODA7 is obtained from the A-register only:

s/IODA4	=	A4 IODAXA
•		•
• • • • •		•
S/IODA7	=	A7 IODAXA
r/IODA4	=	R/IODA5-IODA7 = IODAXA
CAODAA		
C/IODA4	=	C/IODA5-IODA7 = CL

Parity flip-flop IODAP has a dual function: one for dataout and another for data-in. During data-out, odd parity is established by parity generator term IOPG. Flip-flop IODAP assumes the state of IOPG and, accordingly, drives the data parity line /DAP/. During data-in, flip-flop IODAP is set if the byte received from the device controller does not pass parity and a parity check is required. The complete logic for IODAP is as follows:

s/IODAP	=	IOPH0 SW13 DATAOUT IOPG + IOPH0 SW14 DATAIN NIOPC PC
IOPG	=	Sum of true data bits is even
NIOPC	Ξ	Byte from device controller did not pass parity
PC	=	Parity check required, as specified by device controller
R/IODAP	=	IOPH0 SW13
C/IODAP	=	CL

3-133 Address Conversion Circuits

The address conversion circuits sample bits IOFR0 through IOFR7 of the address register and, accordingly, provide a 5-bit output, LIO3 through LIO7, to the I/O fast memory. Bits LIO3 and LIO4 are used to select one of four channel groups, and bits LIO5 through LIO7 select one of eight channels within the selected group. Bits IOFR8 and IOFR9 of the address register are applied directly to the I/O fast memory and are used to select the proper area. The bit conversion logic is as follows:

LIO3	=	IOFR3 NIOFR0
NIOFR0	=	Specifies a single-device device controller
LIO4	=	IOFR4 NIOFR0
LIO5	=	IOFR5 NIOFR0 + IOFR1 IOFR0
IOFRO	=	Specifies a multidevice device controller
LIO6	=	IOFR6 NIOFR0 + IOFR2 IOFR0
LIO7	=	IOFR7 NIOFR0 + IOFR3 IOFR0

In the case of a single-device device controller (IOFR0 = 0), bits LIO3 through LIO7 follow bits IOFR3 through IOFR7, allowing IOFR3 and IOFR4 to control group selection and bits IOFR5 through IOFR7 to control channel selection. In the case of a multidevice device controller (IOFR0 = 1), channel selection is controlled by bits IOFR1 through IOFR3 via LIO5 through LIO7, and group 1 is selected automatically by the logic NLIO3 NLIO4 (see figure 3-231 for the group selection chart).

3-134 Instructions, Commands, Orders

See Sigma 5 Computer Reference Manual, SDS Publication No. 900959.

3-135 Integral IOP/Device Controller Interface

See Interface Design Manual, SDS Publication No. 900973.

3-136 Service Cycles

See Interface Design Manual, SDS Publication No. 900973.

3-137 I/O Phase Sequencing

<u>GENERAL</u>. Input/output operations fall into two categories: instructions, which are CPU-initiated, and service cycles, which are initiated when a device controller generates a service call. Instructions are processed in a sequence of CPU phases and subphases and are described in tables 3-89 through 3-92. The following paragraphs describe the device controller-initiated I/O operations.

I/O PHASES AND SUBPHASES. Service calls are processed in a sequence of connect phases, IOSC and IOEN NIOIN,

preliminary phase IOEN IOIN NIOPH1, and main phases			
IOPH0 through IOPH3. Each main phase is divided into			
from one to eight subphases, SW8 through SW15. The four			
main phases are not necessarily sequential and are sustained			
until reset. The eight subphases are normally sequential;			
branching terms are used to alter the sequence. The logic			
for the main phases and subphases is shown below.			

S/NIOPH0 =	RESET/A + (R/IOPH0)		
(R/IOPH0)=	IOR IOPHO SW12		
	+ IOPH0 SW15		
	+ IOPH0 SW14 DATAOUT NVDATAOUT		
R/NIOPH0 =	(S/IOPH0)		
(S/IOPH0)=	IOENIN + (R/IOPH2) + (IOPH3 SW15)		
S/NIOPH1 =	RESET/A + (R/IOPH1)		
(R/IOPH1)=	IOPH1 SW8 DASW4 IODC		
R/NIOPH1 =	(S/IOPH1)		
(S/IOPH1)=	IOPH0 SW15		
	+ IOBO IOENNIN		
	+ IOPH0 SW14 DATAOUT NVDATAOUT		
S/NIOPH2 =	RESET/A + (R/IOPH2)		
(R/IOPH2)=	BCZ IOPH2 (SW14 + SW15)		
R/NIOPH2 =	(S/IOPH2)		
(S/IOPH2)=	IOPHO SW12 IOR NDOR		
s/nioph3 =	RESET/A + IOPH3 SW15		
R/NIOPH3 =	(S/IOPH 3)		
(S/IOPH 3) =	IOPH0 SW12 DOR IOR		
	+ IOPH1 SW8 IODC DASW4		
S/SW8 =	NRESET/A BRSW8		
R/SW8 =			
s/sw9 =	SW8 STEP815		
STEP815 =	NBRSW13 NBRSW15 NRESET/A NBRSW8 NBRSW10 NBRSW11 NBRSW12		
R/SW9 =			
s/sw10 =	NRESET/A BRSW11 + SW9 STEP815		
R/SW10 =			
s/sw11 -	NRESET/A BRSW11 + SW10 STEP815		
R/SW11 =			
M JHII -			

S/SW12	=	NRESET/A BRSW12 + SW11 STEP815
R/SW12	=	•••
s/sw1 3	=	NRESET/A BRSW13 + SW12 STEP815
R/SW13	=	•••
s/sw14	=	SW13 STEP815
R/SW14	=	•••
S/SW15	=	NRESET/A BRSW15 + SW14 STEP815
R/SW15	=	•••

INDICATORS SW0 THROUGH SW7. During the I/O phase sequencing, flip-flops SW0 through SW7 indicate the following I/O-related conditions, as follows:

SW0	=	Zero byte count
SW1	=	Order (when true) or data (when false)
SW2	=	Out (when true) or in (when false)
SW3	=	Terminal order condition
SW4	=	Data chaining condition
SW5	=	Transfer in channel condition
SW6	=	End data; line /ED/ follows SW6
SW7	=	End service; line /ES/ follows SW7

PHASE SEQUENCE CHARTS. The I/O phases associated with service cycles are described in eight phase sequence charts and one summary chart, as follows:

Table 3-108 – Service Call Connect Phases. Initiated when the first service call is received and ended when flip-flop IOIN is set. If two successive service calls are processed, the connect phases of the second service call overlap with the restoration phases of the first service call, as shown in table 3-115. A typical timing sequence of the service call connect phases is illustrated in figure 3-233.

<u>Table 3-109 – I/O Setup Phase Sequence</u>. Deals with the saving of the interrupted instruction, storing the address of the device controller that generated the SC, and storing the service cycle type specified by the device controller. Events described in this table are common to all service cycles, and occur before the events described in table 3-110, table 3-112, table 3-113, or table 3-114, as applicable.

<u>Table 3–110 – Order-Out Phase Sequence</u>. Describes a sequence of events applicable only to the order-out service cycle. Other events occurring during the order-out service

cycle, but which are common to all service cycles, are described in tables 3–109 and 3–115.

Table 3-111 – Data Chaining Phase Sequence. The sequence of events described in this table is similar to table 3-110, and is entered, under certain conditions, from a data-out or data-in phase sequence.

Table 3-112 – Data-Out Phase Sequence. Describes a sequence of events that occurs only during the data-out service cycle.

Table 3-113 – Data-In Phase Sequence. Describes a sequence of events that occurs only during a data-in service cycle.

Table 3-114 – Order-In Phase Sequence. Describes a sequence of events that occurs only during an order-in service cycle.

Table 3-115 - I/O Restoration Phase Sequence. Deals with the restoring of the interrupted instruction, and is common

to all service cycles. Note that certain phases of this table, such as IOPH1 SW9, also appear in table 3–110. This is the same phase, and was placed in table 3–115 to avoid repeating events common to all service cycles.

<u>Table 3-116 – I/O Abort Phase Sequence</u>. Deals with conditions resulting from an aborted service call.

Table 3-117 – Summary of I/O Phase Sequences. Combines the phases listed in tables 3-109 through 3-115 in a chronological order, and describes the main events occurring in each phase. Where no entry appears in the general activities column, that phase is entered only during those service cycles that have an entry in the corresponding special activities column. For example, phases IOPH2 are entered only during a data-out service cycle. On the other hand, if an entry appears in the general activities column, that phase is entered in the course of every service cycle, regardless of whether or not there is an entry in the corresponding special activities column.




Figure 3-233. Service Call Connect Phases, Typical Timing Sequence

Phase	Function Performed		Signals Involved	Comments
ENTRY	Device controller may raise service call during any CPU phase	sc	= /SC/	
	Integral IOP will defer SC	SCINH	= PCP2 RQBZO	Override interrupt busy
	acknowledgement if SC inhibit is present		+ PCP2/1 IOACT	I/O active during PCP idle phase
			+ PCPACT	PCP active
			+ IOWD	I/O watchdog timer runout
			+ FAIO NPH9 NPCP2	Execution phase of I/O instruction
			+ RESET/KS	KS reset
			+ N(IOPH1 SW9) IOACT	I/O is processing pre- vious service call, but IOPH1 SW9 has not yet occurred
			+ PH10	
	If not SCINH, set flip-flop IOSC	s/10sc	= (S/IOSC)	Prepare to acknowledge
		(s/IOSC)	= SC NSCINH IOPOP	service call
		IOPOP	= Integral IOP option present	
		R/IOSC	= PCP3 NIOFS	
			+ IOPH1 SW13 IOBO	
			+ RESETIO	
			+ IOPH0 SW8	
IOSC	Enable signal /ASC/	/ASC/	= IOSC	Acknowledge service call
	Set flip-flop IOFS	S/IOFS	= (S/IOFS)	
		(S/IOFS)	= IOSC NPCP3 +	
		R/IOFS	= (R/IOFS)	
			+ IOPH1 SW13 IOBO + RESETIO	
	Enable signal IOCON	• IOCON	= IOSC + IOIN	IOP connect
	Inhibit RESETIO	RESETIO	= RESIO +	
		RESIO	= (NRCPUIOCON)	
		NRCPUIOCON	= NIOCON +	
	If PCP2:			
	Inhibit (S/CXS)	(S/CXS)	= (PCP2/1 NIOCON) +	
			(, _, , , , , , , , , , , , , , , , , ,	

Table 3-108. Service Call Connect Phase Sequence

Table 3-108.	Service	Call Connect	Phase	Sequence	(Cont.))
--------------	---------	--------------	-------	----------	---------	---

Phase	Function Performed			Signals Involved	Comments
IOSC (Cont.)	Inhibit (S/PCP3) Inhibit 0	(S/PCP3) PSW1XS PSW2XS (PSW2XS) (S/SXD) PUC31		(PCP2/1 NIOCON) + (PH10 NIOSC) +	
	Set flip-flop NPRE1	S/NPRE1 (S/PRE1) PRE1EN	=	N(S/PRE1) PRE1EN PH10 + (NIOSC)	
	Inhibit interrupt enable	IEN	Ξ	(PH10 NIOSC)	
	Inhibit branch to PCP1 Set flip-flop IPH10	BRPCP1 S/IPH10 (S/IPH10) IOINH		(PH10 NIOSC) (S/IPH10) PH10 IOSC NIOINH INTRAP NPCP2 + ADNH PH6 + ABO PH6 + (S/TRAP)	Indicates CPU phase left at time SC was received. Used during IOPH1 SW13 as a reentry term
		R/IPH10	H	(R/IPH10)	
	Set flip-flop IOEN at one of the four points at which I/O intervention is possible, whichever occurs first	s/ioen	=	(S/IOEN)	Setting of flip-flop IOEN inhibits further CPU activities until I/O phase sequencing is completed
		(5/IOEN)	=	IOFS PCP2/1 + IOSC PH10 NIOINH + IOSC IOEN6 NIOINH + IOSC NIOINH IOPH1 SW11	PCP idle phase This intervention point occurs during an I/O phase sequence when a previous SC is being processed. See IOPH1 SW11 of table 3–113
		IOEN6 IOEN6/1	= =	+ FAST/B + FAFL + FARWD) NDIOEXIT (NFPRR NFSHEX IOEN6/1 PH6) N(MC005Z + FADIV CC2 + EWDM)	IOEN6 indicates that execution phase PH6 is in progress and that the instruction being exe- cuted qualifies for I/O intervention

(Continued)

•

Phase	Function Performed			Signals Involved	Comments
IOEN NIOIN	Set flip-flop IOIN at the next clock after the device controller returned FSL	s/IOIN (s/IOIN) r/IOIN	N N N	(S/IOIN) IOEN FSL NPH6 NIOINH RESET/A	Setting of flip-flop IOIN indicates that FSL has been returned and SC is about to be processed
ξ.e.	If IFAST/L or IFAMDS, enable signal (S/SXA)	(S/SXA) PREIO	=	FAMDST PREIO + IOEN NIOIN NPCP2 NIOINH	Prepare adder for A //= S in IOEN NIOIN NIOPH1
		FAMDST IFAST/L IFAMDS		(IFAST/L + IFAMDS) NPH6 FAST/L NIPH10 NPCP2 FAMD NIPH10 NPCP2	
	If device controller did not return FSL, reset flip-flop NIOB0 at the next clock following AVO	r/niob0 (s/iob0) ioennin s/niob0	и и и	(S/IOBO) IOENNIN NIOINH AVO IOEN NIOIN AVO IOPH1 SW13 + RESET/A	Indicates I/O abort condition, as specified by AVO supplied by the device controller sys- tem; exit to phase IOEN NIOIN NIOPHI IOB0 in table 3-116
	If IFAST/L, enable signal (S/CXS)	(S/CXS)	=	PREIO IFÁST/L +	Prepare to transfer SC in IOEN IOIN NIOPH1
	If IFAMDS, set flip-flop RW	S/RW (S/RW/1) (S/RW)	=	(S/RW/1) (S/RW) + IFAMDS PREIO	Prepare to transfer S

Table 3-108. Service Call Connect Phase Sequence (Cont.)

Table 3–109. I/O Setup Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOEN IOIN NIOPH1	One clock long. T8L if IFAMDS, T5L if IFAST/L		
T5L or T8L	Reset flip-flops IODA0-IODA7	$R/IODA0-IODA7 = IODAX$ $IODAX = (R/IODA)$ $(R/IODA) = IOENIN + \dots$	Clear IODA register
	(A0-A31)	SXA = Set at IOEN NIOIN clock	Transfer contents of A- register to sum bus
	(SO-S31)	RWXS/0-RWXS/3 = RW + RW = Set at IOEN NIOIN clock	Transfer contents of sum bus to private memory register R

Table 3–109. I/O Setup Phase Sequence (Cont.)

Phase	Function Performed			Signals Involved	Comments
IOEN	If IFAST/L:				
IOIN NIOPH1 T5L or	(S0-S31)	CXS	=	Set at IOEN NIOIN clock	Transfer contents of sum bus to the C-register
T8L (Cont.)	Reset flip-flop IOEN	R/IOEN (R/IOEN)	=	(R/IOEN) + IOIN NIOPH1 +	
	Reset flip-flop IOFS	R/IOFS (R/IOFS)	=	(R/IOFS) + IOIN NIOPH1 +	Drop function strobe
	(FR0-FR7) - / - (IOFR0-IOFR7)	IOFRXFR IOENIN IOFRX	= =	IOENIN + IOEN IOIN NIOPH1 IOENIN +	Transfer device con- troller/device address to the IOFR register
	Enable signal (S/AXRR/2)	(S/AXRR/2)	=	IOENIN +	Prepare to transfer inter
	Reset flip-flop NIOFM	R/NIOFM S/NIOFM (S/IOFM)	= =	 N(S/IOFM) (S/AXRR/2) +	rupt status, IOP status, and byte address from IOFM, area 00, to the A-register during IOPH0 SW8
	Maintain flip-flops IOFR8 and IOFR9 in a reset state	R/IOFR8 R/IOFR9	H	····	
	Reset flip-flop NIOPH0	R/NIOPH0 (S/IOPH0)		(S/IOPH0) IOENIN +	Prepare to exit to IOPH0 SW8
	Enable signal BRSW8	BRSW8	=	IOENIN +	
IOPH0	One clock long				
SW8 T5L	Reset flip-flop IOSC	R/IOSC S/IOSC	=	IOPH0 SW8 SC ()	Drop acknowledge service call signal ASC
	(RR0-RR31) - / - (A0-A31)	AXRR	=	Set at NIOPH1 IOEN IOIN clock	Transfer byte address, IOP status, and interrup
	(IOFM): [00]	IOFM	=	Set at NIOPH1 IOEN IOIN clock	status from IOFM, area 00, to the A-register
	31	NIOFR8	=	Reset at NIOPH1 IOEN IOIN clock	
	(A): INT IOP BYTE STATUS STATUS ADDRESS 0 7 8 14 15 31 901 172A, 3605	NIOFR9	=	Reset at NIOPH1 IOEN IOIN clock	
	Disable signal PEM	PEM	=	PEM N(R/PEM)	Erase previous parity
		(R/PEM)	=	IOPH0 SW8 +	error in memory condition

Table 3-109.	I/O Setup	Phase Sequence	(Cont.)
--------------	-----------	----------------	---------

Phase	Function Performed		Signals Involved	Comments
/ IOPH0 SW8 T5L (Cont.)		S/RSCLEN (S/RSCLEN) R/RSCLEN	= (S/RSCLEN) NCLEAR) = IOPH0 SW8 + =	Disable clock at the end of this phase until the device controller returns RS
	If IFAST/L or IFAST/S and NIOPH10:			
	(B15-B31)	SXB R/NSXBF	h SXB-3 = SXB = SXBF NDIS + = = N(S/SXB) = IOPH0 SW8 NIOPH10	Exchange contents of B-register with con- tents of P-register
	(S15-S31)- / (P15-P31)	PXS IFAST	= IOPH0 SW8 IFAST + = IFAST/L + IFAST/S	
	(P15-P31) / -/ (B15-B31)	BXP BXP/1	= BXP/1 + = IOPH0 SW8 IFAST +	
	Enable signal (S/RW/2)	(S/RW/2)	= IOPH0 SW8 NIOPH10	Prepare to transfer con-
	Reset flip-flop NIOFM	R/NIOFM S/NIOFM (S/IOFM)	= = N(S/IOFM) = (S/RW/2)	tents of B-register to IOFM, area 00, in IOPH0 SW9
	Maintain flip-flops IOFR8 and IOFR9 in a reset state	R∕1OFR8	= R/IOFR9 =	
	Reset flip-flop NSXBF	R/NSXBF S/NSXBF (S/SXB)	= = N(S/SXB) = IOPH0 SW8 NIOPH10	Prepare adder for B————————————————————————————————————
	Set flip-flop BRP	S/BRP (S/BRP) R/BRP	= (S/BRP) + = IOPH0 SW8 + = (R/BRP)	Indicates that program address is now in P– register

Table 3-109.	I/O Setup	Phase Sequence	(Cont.)
--------------	-----------	----------------	---------

Phase	Function Performed		Signals Involved	Comments
іорно	If IOPH10			
SW8 T5L	Enable signal (S/SXA)	(S/SXA)	= IOPH0 SW8 IOPH10 +	
(Cont.)		IOPH10	= NPCP2 IPH10 +	tents of IOFM, area 01, to A-register
		IPH10	= Set at phase IOSC clock	
	Reset flip-flop NAXRR	R∕ NAXRR	= N(S/AXRR)	
		(S/AXRR)	= (S/AXRR/3) +	
		(S/AXRR/3)	= IOPH0 SW8 IOPH10 +	
	Reset flip-flop NIOFM	R/NIOFM	=	
		s/niofm	= N(S/IOFM)	
		(S/IOFM)	= (S/AXRR/3) +	
	Set flip-flop IOFR9	S/IOFR9	= (S/IOFR9) IOPOP	
		IOPOP	= Integral IOP option present	
		(S/IOFR9)	= (S/AXRR/3) +	
		R/IOFR9	=	
	Maintain flip-flop IOFR8 in a reset state	R∕1OFR8	=	
	Enable signal BRSW10	BRSW10	= IOPH0 SW8 IOPH10 +	Branch to IOPH0 SW10
Юрно	Entered if NIOPH10		<u></u>	
SW9 T8L	T8L minimum. Duration of clock controlled by device controller via RS			
	(BO-B31)	SXB	= Set at IOPH0 SW8 clock	Transfer contents of B-register to sum bus
	(S0-S31) // (RW0-RW31)	RW	= Set at IOPH0 SW8 clock	Transfer contents of sum
		IOFM	= Set at IOPH0 SW8 clock	bus to IOFM, area 00
		NIOFR8	= Reset at IOPH0 SW8 clock	
		NIOFR9	= Reset at IOPH0 SW8 clock	
	Enable signal (S/SXA)	(S/SXA)	= IOPH0 SW9 +	Preset adder for A

.

Table 3-109. I/O Setup Phase Sequence (Cont	Table 3-109.	Setup Phase Sequence	(Cont.)
---	--------------	----------------------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW9 T8L (Cont.)	Reset flip-flop NIOFM Enable signal (S/AXRR/3)		=	 N(S/IOFM) (S/AXRR/3) + IOPH0 SW9 +	Prepare to transfer con tents of IOFM, area 01 to the A-register
	-		-		
	Set flip-flop IOFR9	S/IOFR9	=	(S/IOFR9) IOPOP	
		IOPOP	=	Integral IOP option present	
		(S/IOFR9)		(S/AXRR/3) +	
	Reset flip-flop IOFR8	R/IOFR9 R/IOFR8	=	•••	
			-	•••	
	When RS, enable signal CLEN	CLEN	=	RSCLEN NRSA RS +	Enable clock when RS obtained from device controller
10PH0 SW10 T5L	One clock long. This phase entered either from IOPH0 SW8 or IOPH0 SW9. If entered from IOPH0 SW8, duration of clock controlled by device controller via RS				
	(A0-A31)	Adder logic s SW9 clock, a		t IOPH0 SW8 clock or IOPH0 plicable	Transfer status from A- register through sum bu
	(SO-S14)- /- (BO-B14)	BXS/0 = BXS/1 = BXP/2 +			to the most significant half of B-register.
		BXP/2	=	IOPH0 SW10 +	Transfer contents of P-
	(P15-P31) - / - (B15-B31) (P):	ВХР	=	BXP/2	register to the least sig nificant half of B– register
	$(A): \qquad \qquad$				
	(B): STATUS CONTENTS OF P-REGISTER If IOPH10;				
	(RRO-RR31)	AXRR	=	Set at IOPH0 SW8 clock or IOPH0 SW9 clock	Transfer byte count and flags from IOFM, area
	(IOFM): 0 31	IOFM	H	Set at IOPH0 SW8 clock or IOPH0 SW9 clock	01, to the A-register
	(A): FLAGS 2 ¹ 2 ⁰ BYTE COUNT	IOFR9	=	Set at IOPH0 SW8 clock or IOPH0 SW9 clock	
		NIOFR8	=	Reset at IOPH0 SW8 clock	

Table 3-109.	I/O Setup	Phase	Sequence	(Cont.)

SW10 T5L (Cont.) If a end If End Res Set Ma res IOPH0 Ent SW11 T8L On	nable signal (S/SXA) nable signal BRSW12 entered from IOPH0 SW8, nable signal CLEN when RS NIOPH10 nable signal (S/SXC) eset flip-flop NIOFM	(S/SXA) BRSW12 CLEN	11	IOPHO SW10 IOPH10 + IOPHO SW10 IOPH10	Preset adder for A
T5L Env (Cont.) If d env If l Env Res Set Ma res IOPH0 Ent SW11 On	entered from IOPH0 SW8, mable signal CLEN when RS NIOPH10 mable signal (S/SXC)				in IOPH0 SW12, and
IOPHO SW11 T8L IT End End Set Ma result On	nable signal CLEN when RS NIOPH10 nable signal (S/SXC)	CLEN	=	DECIENT NIDEA DE	branch to SW12
Env Res Set IOPH0 Ent SW11 On	able signal (S/SXC)			RSCLEN NRSA RS +	Enable clock when RS is obtained from device
Res Set Ma res IOPH0 Ent SW11 On T8L On	• • • • • •				controller
Set Ma res IOPH0 Ent SW11 On T8L On	set flin-flon NIOEM	(s/sxc)	=	IOPHO SW10 NIOPH10 +	Prepare to transfer con-
Ma res IOPH0 Ent SW11 On T8L On		r/niofm	=	•••	tents of C-register via
Ma res IOPH0 Ent SW11 On T8L On		s/niofm	=	N(S/IOFM)	sum bus to IOFM, area 01, in IOPH0 SW11
Ma res IOPH0 Ent SW11 On T8L On		(S/IOFM)	=	(S/RW/3) +	•
Ma res IOPH0 Ent SW11 On T8L On		(S/RW/3)	=	IOPHO SW10 NIOPH10 +	
IOPH0 Ent SW11 On T8L On	t flip-flop IOFR9	S/IOFR9	=	(S/IOFR9) IOPOP	
IOPH0 Ent SW11 On T8L On		(S/IOFR9)	=	(S/RW/3) +	
IOPH0 Ent SW11 On T8L On		R/IOFR9	=		
IOPH0 Ent SW11 T8L On	aintain flip-flop IOFR8 in a	R/IOFR8	=		
SW11 T8L On	set state	S/IOFR8	=	(S/IOFR8)	
T8L On	tered if NIOPH10				
	ne clock long				
	0-C31)	SXC	=	SXCF NDIS +	Transfer contents of C–
		r/nsxcf	=		register via sum bus to
		s/nsxcf	=	N(S/SXCF)	IOFM, area 01
		(S/SXCF)	=	Came true at IOPH0 SW10 clock	
(SO	D-S31)- /= (RWO-RW31) (01)	RWXS/0-RWX	xs/3	= RW +	
		S/RW	=	(S/RW/1) +	
		(S/RW/1)	=	(S/RW) +	
		(S/RW)	=	(S/RW/3) +	
		(S/RW/ 3)	=	Came true during IOPH0 SW10 clock	
Ena	able signal (S/SXA)	(S/SXA)	=	IOPH0 SW11 +	Preset adder for AS in IOPH0 SW12
IOPH0 One	e clock long			· · · · · · · · · · · · · · · · · · ·	
SW12 T5L (A0	O-A31)(SO-S31)	SXA	=	Set at IOPH0 SW10 clock or IOPH0 SW11 clock, as applicable	Transfer contents of A- register via sum bus to D-register
(SO-	-S31)- / - (D0-D31)	DXS	=	IOPH0 SW12 +	

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW12 T5L (Cont.)	(A): 0 31 (S): 0 31 (D): FLAGS 2120 BYTE COUNT 0 7 8 9 15 16 31 901172A, 3607				
	If A8, set flip-flop P32	S/P32 R/P32	=	A8 IOPH0 SW12 + PX-3	Flip-flops P32 and P33 are the byte level indicators
	If A9, set flip-flop P33	S/P33 R/P33	=	A9 IOPH0 SW12 + PX-3	
	If DOR, set flip-flop SW1	S/SW1 (S/SW1) R/SW1	=	(S/SW1) DOR IOPH0 SW12 + RESET/A	By means of DOR and IOR the device con- troller specifies one of four types of service it
	If IOR, set flip-flop SW2	S/SW2 (S/SW2) R/SW2	= =	(S/SW2) IOR IOPHO SW12 + (R/SW2)	requires. This condition is stored in flip-flops SW1 and SW2 until IOPH1 and SW13
		DOR	IOR		
		0	0	= datain	
		0	1	= data out	
		1	0	= order in	
		1	1	= order out	
	If o rder out				
	Enable signal (S/AXRR/4)	(S/AXRR/4)	=	IOPHO SW12 DOR IOR +	If order out, prepare to
	Reset flip-flop NIOFM	R/NIOFM	=	• • •	transfer most significant half of CDW address from
		S/NIOFM	=	N(S/IOFM)	IOFM, area 10, to the
		(S/IOFM)	=	(S/AXRR/4) +	A -regi ster
	Set flip-flop IOFR8	S/IOFR8	=	(S/IOFR8)	
		(S/IOFR8)	=	(S/AXRR/4) +	
		R/IOFR8	=	•••	
	Reset flip-flop IOFR9	R/IOFR9	=	•••	
	Set flip-flop NIOPH0	S/NIOPHO	=	(R/IOPH0)	Advance to IOPH3 SW8,
		(R/IOPH0)		IOR IOPHO SW12 +	as required to process the order-out service cycle
		R/NIOPH0	=	(R/IOPH0) + RESET/A	- -

Table 3-109, I/O Setup Phase Sequence (Cont.)

Table 3-109. I/O Setup Phase Sequence

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW12 T5L (Cont.)	Reset flip-flop NIOPH3 Enable signal BRSW8 If data out	R/NIOPH3 = (S/IOPH3) (S/IOPH3) = IOPH0 SW12 DOR IOR S/NIOPH3 = IOPH3 SW15 + RESET/A BRSW8 = IOPH0 SW12 DOR IOR +	
	Set flip-flops MRQ and DRQ	$S/MRQ = (S/MRQ)$ $(S/MRQ) = (S/MRQ/2) + \dots$ $(S/MRQ/2) = IOPHO SW12 NDOR IOR$ $R/MRQ = \dots$ $S/DRQ = (S/DRQ) NCLEAR$ $(S/DRQ) = (S/MRQ/2) + \dots$ $R/DRQ = \dots$	Prepare to read first word of data from core memory Inhibits transmission of another clock until data release is received from core memory
	Set flip-flop NIOPH0 Reset flip-flop NIOPH2	S/NIOPH0 = (R/IOPH0) (R/IOPH0) = IOR IOPH0 SW12 + R/NIOPH2 = (S/IOPH2) (S/IOPH2) = IOPH0 SW12 NDOR IOR	Advance to IOPH2 SW13 as required to process the data-out service cycle
	If data in Enable signal (S/SXDM1) Exit If order out, to IOPH3 SW8 (see table 3–110) If order in, to IOPH0 SW13 (see table 3–114) If data out, to IOPH2 SW13 (see table 3–112) If data in, to IOPH0 SW13 (see table 3–113)	(S/IOPH2) = IOPH0 SW12 NDOR IOR (S/SXDM1) = (IOPH0 SW12) (IDOR NIOR) $+ \dots$ $+ \dots$ $+ \sum_{j \le r \le 8}$	Prepare adder for D -1 S in IOPHO SW13

Table 3-110, Ord	r-Out Phase Sequenc	е
------------------	---------------------	---

Phase	Function Performed			Signals Involved	Comments
IOPH3	One clock long				
SW8 T5L	(RR24-RR31)(A24-A31)	AXRR	=	Set at IOPH0 SW12 clock	Transfer most significant
	(IOFM): [10]	IOFR8	=	Set at IOPH0 SW12 clock	half of command double- word address from IOFM,
	24 31	NIOFR9	=	Set at IOPH0 SW12 clock	area 10, to A-register
	(A): (A):	IOFM	=	Set at IOPH0 SW12 clock	
	901172A, 3608 Enable signal (S/AXRR/4)	(S/AXRR/4)	=	IOPH3 SW8 +	Prepare to transfer least
	Enable signal (S/AXRR/6)	(S/AXRR/6)	=	IOPH3 SW8 +	significant half of com-
	Set flip-flop IOFR8	S/IOFR8	=		mand doubleword address from IOFM, area 11, to
		(S/IOFR8)	=		A-register
		R/10FR8	=	•••	
	Set flip-flop IOFR9	s/IOFR9	=		
		(S/IOFR9)	=	(S/AXRR/6) +	
		R/IOFR9	=	• • •	
	Reset flip-flop NIOFM	R/NIOFM	=	• • •	
		s/niofm	=	N(S/IOFM)	
		(S/IOFM)	=	(S/AXRR/6) +	
	Set flip-flop SW3	s/sw3	=	(S/SW3) +	Used as a qualifying term
		(S/SW3)	=	IOPH3 +	during IOPH1 SW12
		R∕SW3	=	RESET/A	
IOPH 3	One clock long				
SW9	Enable signal AXAL8	AXAL8	=	IOPH3 SW9 +	Shift contents of A-
T5L	(A): (A): 0 15 16 23 24 31				register 8 places to the left
	(RR24-RR31)/(A24-A31)	AXRR	=	Set at IOPH3 SW8 clock	Transfer least significant
		IOFM	=	Set at IOPH3 SW8 clock	half of command double- word address from IOFM,
	0 23,24 31,	IOFR8	=	Set at IOPH3 SW8 clock	area 11, into A-register
		IOFR9	=	Set at IOPH3 SW8 clock	
	(A): (A): (A): (A): (A): (A): (A): (A): (A): (A): (C):				
	Enable signal (S/SXAP1)	(S/SXAP1)	=	IOPH3 SW9 +	Preset adder logic for A + 1———————————————————————————————————

Table 3-110. Order-Out Phase Sequence (Cont.
--

Phase	Function Performed			Signals Involved	Comments
IOPH3 SW9 T5L (Cont.)	Exit: to IOPH3 SW10 NB1 or IOPH3 SW10 B1, depending on the state of chaining modifier flip-flop B1				
IOPH3 SW10 NB1 T5L	One clock long Reason for entering this phase: a. From IOPH3 SW9, if order- out sequence was entered follow- ing an SIO instruction. b. From IOPH3 SW9, if order- out sequence was entered as a result of command chaining, and a chaining modifier was not present. c. From IOPH3 SW10 B1, if order-out sequence was entered as a result of command chaining, and a chaining modifier was present. d. From IOPH3 SW14, if bits 4 through 7 of the command double- word specified transfer in channel.				
	If not transfer in channel (A + 1) (S) (A): UPDATED CDW ADDRESS 0 1516 31 OBTAINED BY INCREMENTING LAST CDW ADDRESS If this phase was entered from	SXAPI	Ξ	Set at IOPH3 SW9 clock or at IOPH3 SW10 B1 clock	Increment CDW address by one. The term SXAP1 enables the A-register to function as a command address counter. To make the initial address come out correctly, it was decremented by one dur- ing PH5 SW13 of the SIO instruction
	IOPH3 SW14 (A0-A31) $(50-531)$ (A): $(A): (A): (A): (A): (A): (A): (A): (A): $	SXA	=	Set at IOPH3 SW14 clock	Incrementation not re- quired, since in this case the A-register contains the actual address of the new CDW
	TIC DOUBLEWORD 25-/A 901172A. 3610	AXSL1		IOPH3 SW10 NB1 +	A left shift is necessary to obtain the correct word address of the com- mand doubleword

Table 3-110.	Order-Out	Pha se	Sequence	(Cont.)
--------------	-----------	--------	----------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH3 SW10 NB1	Enable signal (S/SXA)	(S/SXA)	=	IOPH3 SW10 NB1 +	Preset adder logic for AS in IOPH3 SW11
T5L (Cont.)	Exit: to IOPH3 SW11				5111
IOPH3	One clock long				
SW10 B1	Reason for entering this phase:				
T5L	From IOPH3 SW9, when order- out sequence was entered as a result of command chaining, and chaining modifier was present				
	(A + 1)►S	SXAP1	=	Set at IOPH3 SW9 clock	Increment command doubleword address by
	(SO-S31)- / (AO-A31)	AXS	=	IOPH3 SW10 B1 +	one
	Reset flip-flop Bl		Erase chaining modifier		
		(R/B1)	=	(R/B1/1) +	condition
		(R/B1/1)	=	IOPH3 SW10 +	
		S/B1	=	(S/B1) IOPOP +	Chaining modifier B1 was
		(S/B1)	=	TORDIN A2	originally set during the preceding order-in se- quence if specified by the device controller. During IOPH0 SW13 of the order-in sequence A2 is controlled by bit DA2 via S2
	Enable signal (S/SXAP1)	(S/SXAPI)	=	IOPH3 SW10 B1 +	Preset adder logic for A + 1A in IOPH3 SW10 NB1
	Enable signal BRSW10	BRSW10	=	IOPH3 SW10 B1 +	Command doubleword ad- dress is incremented twice, during this phase and during IOPH3 SW10 NB1, before core memory is accessed. This way, the next command in sequence is skipped
	Exit: to IOPH3 SW10 NB1				
ІОРНЗ	One clock long				
SW11	(A0-A31)(S0-S31)	SXA	=	Set at IOPH3 SW10 NB1 clock	Transfer contents of A– register via the sum bus
T5L		1			
T5L	(\$15-\$31) / = (P15-P31)	PXS	=	IOPH3 SW11 +	to the P-register

Table 3-110.	Order-Out	Pha se	Sequence	(Cont.)
--------------	-----------	--------	----------	---------

Phase	Function Performed		Signals Involved	Comments
IOPH3 SW11 T5L (Cont.)	(A): 0 31 (S): 0 1415 31 (P): CURRENT COMMAND 0 WORD ADD. 15 30 31 901172A, 3611			
	Set flip-flop MRQ and reset flip-flop NMRQP1	S/MRQ = (S/MRQ) = (S/MRQ/3) = R/MRQ =	(S/MRQ) (S/MRQ/3) + IOPH3 SW11 +	Prepare to read even word of CDW from core memory
		S/NMRQP1 = R/NMRQP1 =	N(S/MRQ/3) + 	Delays setting of flip– flop DRQ by one clock
	If NSW5, enable signal (R/PEM)	(R/PEM) =	IOPH3 SW11 NSW5	If not transfer in channel, reset parity error in memory condition
	Enable signal AXSR1	AX SR1 =	IOPH3 SW11 +	Change word address stored in A-register to doubleword address by means of a right shift
	Enable signal (S/SXA)	(S/SXA) =	IOPH3 SW11 +	Preset adder for A──S in IOPH3 SW12
	Set flip-flop IOFR8 and maintain flip-flop IOFR9 in a reset state	<pre>S/IOFR8 = (S/IOFR8) = (S/RW/4) = R/IOFR8 = R/IOFR9 = D (AUOSCH)</pre>	(S/IOFR8) (S/RW/4) + IOPH3 SW11 + 	Prepare to transfer byte 2 of A-register via the sum bus to IOFM, area 10
	Set flip-flop RW	R/NIOFM = S/NIOFM = (S/IOFM) = S/RW =	 N(S/IOFM) (S/RW/4) + (S/RW/4) +	
		R/RW =		
IOPH3 SW12 T8L	One clock long (A0-A31)	SXA = RWXS/0-RWXS/3 RW =	Set at IOPH3 SW11 clock = RW + Set at IOPH3 SW11 clock	Load most significant half of current command doubleword address to IOFM, area 10

Phase	Function Performed			Signals Involved	Comments
IOPH3 SW12 T8L (Cont.)	(A): (A): (A): (A): (A): (C): (B): (B): (B): (B): (C):	IOFR8 NIOFR9 IOFM		Set at IOPH3 SW11 clock Reset at IOPH3 SW11 clock Set at IOPH3 SW11 clock	
	24 31 901172A.3612 Set flip-flop DRQ	S/DRQ (S/DRQ) R/DRQ		(S/DRQ) NCLEAR MRQP1 + 	Inhibits transmission of another clock until data release signal is received from core memory
	Set flip-flop RW	(S/RW) (S/RW/3)	11 11	(S/RW/1) (S/RW) + (S/RW/3) + (S/RW/4) + IOPH3 SW12 + IOPH3 SW12 +	Prepare to transfer LSH of command doubleword address from A-register into IOFM, area 11
	Set flip-flops IOFR8 and IOFR9	S/10FR8 (S/10FR8) R/10FR8 S/10FR9		(S/IOFR8) (S/RW/4) + (S/IOFR9) IOPOP (S/RW/3) +	
	Reset flip-flop NIOFM	r/niofm s/niofm (s/iofm)	=	 N(S/IOFM) (S/RW/3) + (S/RW/4) +	
	Enable signal AXAL8 (A): (A): (A): (A): (A): (A): (A): (A): (C	AXAL8	=	IOPH3 SW12 +	Align LSH of command doubleword address by shifting the contents of the A-register 8 places to the left
	Enable signal (S/SXA)	(S/SXA)	=	IOPH3 SW12 +	Preset adder logic for A ————————————————————————————————————

Table 3-110. Order-Out Phase Sequence (Cont.)

Table 3-110.	Order-Out	Phase	Sequence	(Cont.)

Phase	Function Performed			Signals Involved	Comments
ІОРНЗ	One clock long				
SW13 DR	(A0-A31)(S0-S31)	SXA	=	Set at IOPH3 SW12 clock	Load LSH of command
	(S16-S23) / - (RW16-RW23)	RW	×	Set at IOPH3 SW11 clock	doubleword address from
	(A): CDW CDW	IOFR8	=	Set at IOPH3 SW12 clock	A-register to IOFM, area 11
	ADD. ADD. 0 7 8 15 16 23 24 31	IOFR9	=	Set at IOPH3 SW12 clock	
	<u> </u>	IOFM	=	Set at IOPH3 SW12 clock	
	(S): 0 1516 2324 31				
	(IOFM): LSH OF CDW ADD. 24 31				
	$(MB0-MB31) \longrightarrow (C0-C31)$ $(C): ORDER ADDRESS O 78 1213 31$	СХМВ	=	DG = /DG/	Load even word of com- mand doubleword from core memory into the C-register
	Enable signal (S/SXC)	(S/SXC)	Ξ	IOPH3 SW13 +	Preset adder for C
	Enable signal PUC31	PUC31	=	IOPH3 SW13 +	Increment P-register by
	(P): CURRENT COMMAND WORD ADDRESS 15 30 31 901172A, 3614				one to obtain the odd word of the CDW during IOPH3 SW14
IOPH3	One clock long				· · · · · · · · · · · · · · · · · · ·
SW14 T5L	(C0-C31)(S0-S31)	sxc	=	Set at IOPH3 SW13 clock	Load even command word into the A-register. If
	(S0-S31)- /- (A0-A31)	AXS	=	IOPH3 SW14 +	order, bits 13 through 31
	(C):				contain the memory byte address. If T1C, bits 16 through 31 contain new
	(5):				command address
	(A): ORDER MEMORY BYTE OR TIC OR COMMAND ADDRESS 0 7 8 1516 31				
	^{901172A, 3615} Enable signal (S/SXA)	(S/SXA)	=	IOPH3 SW14 +	Prepare adder logic for AS in IOPH3 SW15 or IOPH3 SW10, as applicable

Table 3-110.	Order-Out	Pha se	Sequence	(Cont.)

Phase	Function Performed			Signals Involved	Comments
IOPH3	If IOTRIN (transfer in channel)				
SW14 T5L	Set flip-flop SW5	s/sw5	=	(S/SW5) +	Store transfer in channel
(Cont.)		(S/SW5)	=	IOPH3 SW14 VORDER IOTRIN	condition in flip-flop SW5
		IOTRIN	=	C4 NC5 NC6 NC7	
		VORDER	=	(ORDEROUT + SW4) NSW5 NPEM NADNH	
		SW4	=	Data chaining	r.
	Enable signal BRSW10	BRSW10	=	IOPH3 SW14 VORDER IOTRIN +	Return to IOPH3 SW10 NB1 and obtain a new command from core mem- ory, as specified by the address field of the A- register
	If NIOTRIN (not transfer in channel)				leğisler
	Set flip-flop MRQ	s/mrq	=	(S/MRQ)	Prepare to read odd com-
		(S/MRQ)	=	(S/MRQ/2) +	mand word from core memory
		(S/MRQ/2)	=	IOPH3 SW14 NIOTRIN	
		R/MRQ	=	•••	
	Set flip-flop DRQ	S/DRQ	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	(S/MRQ/2) +	another clock until data release is received from
		R/DRQ	=	• • •	core memory
	Reset flip-flop SW5	R/SW5	=	(R/SW5)	
		(R/SW5)		(R/SW5/1) +	
		(R/SW5/1)			
ІОРНЗ	One clock long (A0-A7)- / - (IODA0-IODA7)	IODAXA	=	IOPH3 SW15 NSW4 +	Load order into the IODA
SW15 DR	(IODA0-IODA7)	/DA0/-/DA7	/	= IODA0-IODA7	register. From here the order is transmitted auto- matically, via data lines /DA0/-/DA7/, to the device controller
	(A0-A31)	SXA	=	Set at IOPH3 SW14 clock	Shift the contents of the A-register two positions
	Enable signal AXSR2	AX SR2	=	IOPH3 SW15 +	to the right
	If A30, set flip-flop P32	S/P32	=	A30 AXSR2 +	Transfer two least signifi-
		R/P32	=	PX +	cant bits of the A-register
	If A31, set flip-flop P33	S/P 33	=	A31 AXSR2 +	to P32 and P33, respectively
		R/P33	=	PX +	

(Continued)

.

Table 3-110. Order-Out Phase Sequence (Cont.)	Table	3-110.	Order-Out	Phase	Sequence	(Cont.)
---	-------	--------	-----------	-------	----------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH3 SW15 DR (Cont.)	(A): (A):				
	(MB0-MB31)	СХМВ DXC	=	DG = /DG/ VORDER	Load odd word into the C-register and then to the D-register
	0 78 1516 31 901172A.3617 Reset flip-flop NIOPHO	R/NIOPH0 (S/IOPH0) S/IOPH0	H H H	(S/IOPH0) IOPH3 SW15 + (R/IOPH0) +	Branch to IOPH0 SW15
	Set flip-flop NIOPH3	S/NIOPH3 R/NIOPH3	=	IOPH3 SW15 + (S/IOPH3)	
	Enable signal BRSW15	BRSW15	=	IOPH3 SW15 +	
IOPH0 SW15	One clock long				
T5L	Set flip-flop SW6	S/SW6 (S/SW6)	-	(S/SW6) + (IOPH0 SW15) (SW1 + SW4) +	SW6 and NSW7 are used during IOPH1 SW8 to instruct the device con-
		R/SW6	=	RESET/A	troller to request a terminal order
	Reset flip-flop SW7	R/SW7 (R/SW7)	=	(R/SW7) IOPH0 SW15 +	
	If VORDER, enable signal (S/SXA)	(S/SXA) VORDER	=	IOPH0 SW15 VORDER (ORDEROUT + SW4) NSW5 NPEM NADNH	If VORDER, prepare adder for A ———————————————————————————————————
	Set flip-flop NIOPH0	(R/IOPH0)	-	(R/IOPH0) + IOPH0 SW15 + (S/IOPH0)	Advance to IOPH1 SW8
	Reset flip-flop NIOPH1		=	(\$/IOPH1) IOPH0 SW15 +	
	Enable signal BRSW8	BRSW8	=	IOPH0 SW15 +	
IOPH1	One clock long				
SW8 T8L	Enable signal /ED/	/ED/	=	SW6 = Set in IOPH0 SW15	Instruct device controlle
	Disable signal /ES/	N/ES/	=	NSW7 = Reset in IOPH0 SW15	by means of /ED/ N/ES to request a terminal order. Meaningful only when RSA is raised

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW8 T8L (Cont.)	Set flip-flop RSA	S/RSA (S/RSA) ORDSW4 SW1 SW4	= = = =	(S/RSA) IOPH1 SW8 ORDSW4 + SW1 + SW4 Order out or order in Data chaining	Raise request strobe acknowledge signal to the device controller then drop it when device controller drops RS
	If VORDER	E/RSA	=	NRS	
	$(A0-A31) \longrightarrow (S0-S31)$ $(S15-S31) \longrightarrow (P15-P31)$ $(A): \qquad \qquad$	SXA PXS VORDER NSW5 NPEM NADNH		Set at IOPH0 SW15 clock IOPH1 SW8 VORDER + NSW5 NPEM NADNH (ORDEROUT + SW4) Not transfer in channel Not parity error in memory Not address not here	Load new memory byte address into the P- register
	15 313233 Set status flip-flops as applicable If read backward order, set flip- flop B0	S/B0 (S/B0) IORB R/B0	= =	(S/BO) IOPOP + IOPH1 SW8 ORDEROUT IORB IODA4 IODA5 NIODA6 NIODA7 (R/BO)	
	If IOP control error, set flip- flop B13	S/B13 (S/B13) R/B13	=	(S/B13) IOPOP + IOPH1 SW8 ORDEROUT SW5 BX/1	With no error, SW5 should be false. If SW5 is true, it indicates two consecutive transfers in
	If IOP memory error, set flip- flop B12	S/B12 (S/B12) R/B12	= =	(S/B12) IOPOP + IOPH1 SW8 ORDEROUT PEM BX/1	channel
	If IOP halt, set flip-flop B14	S/B14 (S/B14) (S/B14/1) (S/B11) R/B14		(S/B14) IOPOP + (S/B12) + (S/B14/1) + (S/B13) + (S/B11) + ADNH IOIN (memory address error) BX/1	During order out an IOP halt can be caused either by a control error, memory parity error, or memory address error

Table 3-110.	Order-Out	Pha se	Sequence	(Cont.)
	0.00.00.		004001100	(00111.)

Table 3-110. Order-Out Pha	ise Sequence (Cont.)
----------------------------	----------------------

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW8 T8L (Cont.)	Set flip-flop RSCLEN	S/RSCLEN (S/RSCLEN R/RSCLEN CLEN	=)= = =	(S/RSCLEN) NCLEAR IOPH1 SW8 ORDSW4 + NRSCLEN +	Advance to IOPH1 SW9, then disable clock until device controller returns RS
IOPH1 SW9 T8L	One clock long. Duration of clock controlled by device controller via RS				
	Set flip-flops SW6 and SW7	S/SW6 TODATA ORDSW4 R/SW6 S/SW7 R/SW7		TODATA + IOPH1 SW9 ORDSW4 + SW1 + SW4 RESET/A TODATA + (R/SW7) +	Prepare to specify final byte exchange between the integral IOP and the device controller
	If D1 and SW0, set flip-flop IODA0	S/IODA0 SW0 D1 R/IODA0	н н	TODATA SW0 D1 + Zero byte count Interrupt on zero byte count flag, stored in D-register IODAX	Assemble terminal order in IODA register. Dur- ing an order-out sequence, IODA0 and IODA3 are the only two meaningful terminal order bits
	If B14, set flip-flop IODA3	S/IODA3 B14 R/IODA3	=	B14 TODATA + IOP halt IODAX	
	If SWO and NDO (count done), set flip-flop IODA1	S/IODA1 ND0 R/IODA1	=	TODATA SW0 ND0 + Not data chaining IODAX	
	If D2 (command chaining), set flip-flop IODA2	S/IODA2 R/IODA2 D2	=	D2 TODATA + IODAX Command chaining	
	(IODA0-IODA7)	/DA0/-/DA7	/ =	IODA0-IODA7	From the IODA register the terminal order is transmitted automatically via data lines /DA0/– /DA7/ to the device controller
	When RS, enable signal CLEN	CLEN	Ξ	RSCLEN NRSA RS +	Enable clock when RS is obtained from device controller

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW12 T5L	One clock long. Start of next clock controlled by device controller via NRS				
	Enable signal /ED/	/ED/	=	SW6	Specify final byte
	Enable signal /ES/	/ES/	=	SW7	exchange by means of /ED/ and /ES/
	Set flip-flop RSA	S/RSA (S/RSA) SW3		(S/RSA) IOPH1 SW12 SW3 Set at IOPH3 SW8 clock	Raise request strobe ac- knowledge signal to de- vice controller, thendrop
		E/RSA	=	NRS	it when device controller drops request strobe
	Set flip-flop RSACLEN	S/RSACLEN (S/RSACLEN R/RSACLEN CLEN	EN) =	(S/RSACLEN) NCLEAR = IOPH1 SW12 SW3 RSACLEN NRSA +	Delay start of next cloc by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc- resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true Falling edge of RS also disconnects device controller

Table 3-110. Order-Out Phase Sequence (Cont.)

Table 3-111. Data Chaining Phase Sequence

Phase	Function Performed		فالم المحاجي	Signals Involved	Comments
IOPH3 SW8 T5L	This phase is identical to IOPH3 SW8 of the order-out phase sequence. See table 3–110 Conditions for entering this phase:				
	 a. From IOPH1 SW8 of the data- out phase sequence. See table 3-112 b. From IOPH1 SW8 of the data- in phase sequence. See table 3-113 				
IOPH3 SW9 T5L	This phase is similar to IOPH3 SW9 of the order-out phase sequence, with the following additions:				
	If parity error in memory, set	S/B10	=	(S/B10) IOPOP +	Store transmission error
	flip-flop B10	(S/B10)	=	PEM NSW1 (IOPH3 SW9 SW4 +)	condition
		PEM	=	Parity error in memory	
		NSWI	=	Data out or data in	

Table 3-111.	Data	Chaining	Phase e	Sequence	(Cont.)	
--------------	------	----------	----------------	----------	---------	--

Phase	Function Performed		 Signals Involved	Comments
IOPH3 SW9 T5L (Cont.)	If parity error in memory, and halt on transmission error flag is high, set flip-flop B14	SW4 R/B10 S/B14 (S/B14) D4 R/B14	 Data chaining BX/1 (S/B14) IOPOP + (S/B10) D4 Halt on transmission error flag BX/1	Store IOP halt conditio
IOPH3 SW10 NB0	This phase is similar to IOPH3 SW10 NB0 of the order-out phase sequence (see table 3-110), with the following exceptions:			
	 a. Reason for entering this phase: 1. From IOPH3 SW9 of 			
	the data chaining sequence			
	 From IOPH3 SW14, if data bits 4 through 7 of the double- word specified transfer in channel 			
	b. SXAP1 = Set at IOPH3 SW9 clock			
IOPH3 SW11 T5L	This phase is identical to IOPH3 SW11 of the order-out phase sequence. See table 3–110			
IOPH3 SW12 T8L	This phase is identical to IOPH3 SW12 of the order-out phase sequence. See Table 3–110			
IOPH3 SW13 DR	This phase is identical to IOPH3 SW13 of the order–out phase sequence. See table 3–110			
IOPH3 SW14 T5L	This phase is identical to IOPH3 SW14 of the order-out phase sequence. See table 3–110			
IOPH3 SW15 DR	This phase is similar to IOPH3 SW15 (see table 3–110), with the following exception:			• • •
	Signal IODAXA does not come true (NSW4 is false) and data is not transferred to the IODA register			

Phase	Function Performed	Signals Involved	Comments
IOPH0 SW15 T5L	This phase is identical to IOPH0 SW15 of the order-out phase sequence. See table 3–110		
IOPH1 SW8 T8L	This phase is identical to IOPH1 SW8 of the order-out phase sequence. See table 3–110		
IOPH1 SW9 T8L	This phase is similar to IOPH1 SW9 of the order-out phase sequence (see table 3-110), with the following exception: Terminal order bit IODA1 is also meaningful		
IOPH1 SW12 T5L	This phase is identical to IOPH1 SW12 of the order-out phase sequence. See table 3–110		

Table 3-111. Data Chaining Phase Sequence (Cont.)

Table 3-112. Data-Out Phase Sequence

Function Performed			Signals Involved	Comments
One clock long (MB0-MB31)	СХМВ	=	DG = /DG/	Load one word of data from core memory in the C-register
P32 / → BC0 901172Å. 3619	s/bco	=	IOPH2 SW13 P32 NPRE/34 +	Load byte level from P32 and P33 in byte level
	R/BC0	=	(R/BC0)	indicators BCO and BC1, respectively
P33- / - BC1	S/BC1	=	IOPH2 SW13 P33 NPRE/34 +	respectively
	R/BC1	=	(R/BC1)	
Enable signal (S/SXC)	(S/SXC)	=	IOPH2 SW13 +	Prepare adder for C S in IOPH2 SW14
One clock long				
(CO-C31)	SXC	=	Set at IOPH2 SW13	Load data word from C-
(S0-S31)-/->(A0-A31)	AXS	=	IOPH2 SW14 +	register via sum bus to A-register
(A): $\begin{bmatrix} 0 & 1 & 2 & 3 \\ 0 & 7.8 & 15.16 & 23.24 & 31 \\ -1 & -1 & (BCO-BC1) \end{bmatrix}$ 901172A, 3620	BCDC1	=	IOPH2 SW14 +	Decrement byte level
	One clock long (MB0-MB31) \rightarrow (C0-C31) (C): DATA 0 901172A. 3619 P32-/-BC0 P33-/-BC1 Enable signal (S/SXC) One clock long (C0-C31) \rightarrow (S0-S31) (S0-S31) \rightarrow (A0-A31) (A): 0 1 2 3 0 78 15 16 23 24 31 2000	One clock long $(MB0-MB31) \longrightarrow (C0-C31)$ CXMB $(C): \square DATA 31 P32$	One clock long $(MB0-MB31) \longrightarrow (C0-C31) \qquad CXMB = $ $(C): \square DATA \qquad 33 \qquad 31 \qquad 31 \qquad 31 \qquad 31 \qquad 31 \qquad 31 \qquad 3$	One clock long (MB0-MB31) \longrightarrow (C0-C31) (C): DATA generation 0 P32 \longrightarrow BC0 P33 \longrightarrow BC1 Enable signal (S/SXC) One clock long (C0-C31) \longrightarrow (S0-S31) $(S0-S31) \longrightarrow$ (S0-S31) (A): 0 1 2 3 3 1 2 3 3 1 200 CXMB = DG = /DG/ S/BC0 = IOPH2 SW13 P32 NPRE/34 $+ \dots$ R/BC0 = (R/BC0) S/BC1 = IOPH2 SW13 P33 NPRE/34 $+ \dots$ R/BC1 = (R/BC1) IOPH2 SW13 + SXC = Set at IOPH2 SW13 +

.

Phase	Function Performed			Signals Involved	Comments
IOPH2	If BCZ	BCZ	Ŧ	NBCO NBCI	Test for BCZ; if true,
SW14 T5L (Cont.)	Set flip-flop NIOPH2	s/nioph2	=	(R/IOPH2)	exit to IOPH0 SW13. If BCZ occurs in this
		(R/IOPH2)	=	BCZ IOPH2 SW14 +	phase, byte 0 will be
		R/NIOPH2	-	(S/IOPH2)	the first byte to be sent to the device
	Reset flip-flop NIOPH0	R/NIOPH0	=	(S/IOPH0)	controller in IOPH0 SW13. If NBCZ,
		(S/IOPHO)	=	(R/IOPH2) +	advance to IOPH2
	Enable signal BRSW13	BRSW13	=	IOPH2 SW14 BCZ +	SW15
	Enable signal (S/SXDM1)	(S/SXDM1)	=	IOPH2 SW14 BCZ +	Prepare adder for (D – 1) ————————————————————————————————————
IOPH2 SW15 T5L	One, two, or three clocks long, depending on the initial count stored in BCO–BC1, until BCZ is reached				
	Enable signal AXAL8 (A): $\begin{bmatrix} 1 & 2 & 3 \\ 0 & 78 & 15 16 & 23 24 & 31 \end{bmatrix}$	AXAL8	н	IOPH2 SW15 +	Shift contents of A– register 8 places to the left
	901172A, 3621 -1-/	BCDC	Ш	IOPH2 SW15	Decrement byte level by one
	If BCZ	BČZ	=	NBCO NBC1	Test for BCZ; if true, exit
	Set flip-flop NIOPH2	S/NIOPH2	=	(R/IOPH2)	to IOPH0 SW13
		(R/IOPH2)	=	BCZ IOPH2 SW15 +	
	Reset flip-flop NIOPH0	R/NIOPH0	=	(S/IOPH0)	
		(S/IOPH0)	=	(R/IOPH2) +	
	Enable signal BRSW13	BRSW13	=	IOPH2 SW15 BCZ +	
	Enable signal (S/SXDM1)	(S/SXDM1)	=	IOPH2 SW15 BCZ +	Prepare adder for (D – 1) ————————————————————————————————————
	If not BCZ Enable signal BRSW15	BRSW15	=		
			_	IOPH2 SW15 NBCZ +	Sustain IOPH2 SW15 until BCZ is reached. During each iteration the most significant byte is shifted out of the A- register and BCO-BC1 is decremented by one. At BCZ, any bytes (or byte) still remaining in the A- register will eventually be transferred, one byte at a time, to the device controller

•

Table 3-112.	Data-Out	Phase	Sequence	(Cont.)
		•		

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW13 T8L	This phase is entered initially from IOPH2 SW14 or IOPH2 SW15. Subsequently, it is re- entered from IOPH0 SW14 each time the term VDATAOUT is true. The maximum number of iterations is four. When entered from IOPH0 SW14, duration of the clock is controlled by the device controller via RS				
	(D16-D31 minus 1) (S16-S31)	SXDM1	=	Set at IOPH2 SW14, or IOPH2 SW15, or IOPH0 SW14 clock, as applicable	Decrement byte count by one
	(S16-S31)- / (D16-D31)	DX S/2	=	DXS/3 = DXS/4 + DXS	
		DXS/4	=	IOPHO SW13 NSW1	
		NSW1	=	Data out or data in	
	Test for zero byte count	S1631Z	=	N(S16 + S17 + + S31)	
	If S1631Z, set flip-flop SW0	s/swo	=	\$1631Z IOPH0 SW13 NSW1 +	
		SW0	=	Zero byte count	
	(A0-A7)-/(IODA0-IODA7)	IODAXA	=	DATAOUT IOPH0 SW13 ND7	Transfer data byte to the
		ND7	=	Skip flag not present	device controller
		/DA0/-/D/	47/	= IODA0-IODA7	
	If sum of AO-A7 even, enable	IOPG	=	True if sum of A0-A7 even	
	signal IOPG; otherwise, reset flip-flop IODAP	/DAP/	=	IODAP; S/IODAP = (S/IODAP)	
	IOPG -/ - IODAP / DAP/	(S/IODAP)	=	IOPH0 SW13 DATAOUT IOPG +	Generate odd data par- ity by means of parity bit
		R/IODAP	=	IOPH0 SW13	IOPG. Flip-flop IODAP is used in data-out to generate data parity bit; during data-in to store data parity fail condition
	Enable signal AXAL8	AXAL8	=	DATAOUT IOPHO SW13	Align next data byte
	If this phase entered from IOPH0 SW14			+	
	Increment P32-P33	PUC3033	=	PUC33 +	Increment byte address
		PUC33	=	IOPH0 SW13 DATAOUT RSCLEN	
		RSCLEN	=	Set at IOPH0 SW14 clock	
	When RS, enable signal CLEN	CLEN	=	RSCLEN NRSA RS	Enable clock when RS is
		NRS \Longrightarrow	E/RS	A (not clocked)	obtained from device controller

Table 3-112.	Data-Out Phase Sequence (Cont.)	

Phase	Function Performed			Signals Involved	Comments
IOPHO SW14 T8L	When VDATAOUT is true, this phase alternates with IOPHO SW13 for a maximum of four iterations. Each iteration transmits one byte of data to the device controller				
	Enable signal (S/T8L)	(S/T8L)	=	IOPHO SW14 DATAOUT	
	Test for VDATAOUT	VDATAOUT	=	IOPH0 SW14 DATAOUT	
				N(P32 P33)	Not word boundary
				N(5W0)	Not zero byte count
				NPEM	Not parity error in memory
				NADNH	Not address not here
				NED	Not end data
	If VDATAOUT Enable signal BRSW13	BRSW13	=	VDATOUT +	
	Set flip-flop RSA	S/RSA	=	(S/RSA)	Return to IOPH0 SW13 Apply function strobe
		(S/RSA)	=	VDATAOUT +	acknowledge signal to
		E/RSA	=	NRS	the device controller
		/RSA/	=	RSA	
	Set flip-flop RSCLEN S/RSCLEN = (S/RSCLEN) NCLEAR (S/RSCLEN) = VDATAOUT +		Disable clock at the end of this phase until the device controller returns RS		
	Enable signal (S/SXDM1)	(S/SXDM1)	=	VDATAOUT +	Prepare adder for (D – 1)
	If NVDATAOUT				
	Enable signal BRSW8	BRSW8	=	IOPH0 SW14 NVDATAOUT DATAOUT +	Branch to IOPH1 SW8
	Set flip-flop NIOPH0	S/NIOPH0	=	(R/IOPH0) +	
		(R/IOPH0)	=	IOPH0 SW14 NVDATAOUT DATAOUT +	
	Reset flip-flop NIOPH1	R/NIOPH1	Ξ	(S/IOPH1)	
		(S/IOPH1)	=	IOPH0 SW14 NVDATAOUT DATAOUT +	
IOPH1	One clock long				
SW8 T8L	1/	PUC33	=	IOPH1 SW8 DATAOUT NSW4 +	Increment byte address in P-register
		NSW4	=	Not data chaining; true in IOPH1 SW8	

Table 3-112.	Data-Out	Phase	Sequence	(Cont.)
--------------	----------	-------	----------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW8 T8L (Cont.)	Set flip-flops SW6 and SW7	S/SW6 (S/SW6) DASW4 NSW1 NSW4 R/SW6 S/SW7 (S/SW7)		(S/SW6) + IOPH1 SW8 DASW4 + NSW1 NSW4 Data out or data in RESET/A (S/SW7) + IOPH1 SW8 DASW4 +	Preparation for discon- necting the device con- troller. If terminal order pending, SW7 will be reset before RSA is raised
	If memory address error, set	R/SW7 S/B11		(R/SW7) (S/B11) IOPOP +	
	status bit B11 If data chaining and parity error in memory, set flip-flop B14	(S/B11) S/B14 (S/B14) (S/B12)		ADNH IOIN (S/B14) IOPOP + (S/B12) + (S/B10) D4 + PEM IOPH1 SW8 SW4	B14 = IOP halt status bit
		(S/B10) D4 R/B11	=	+ PEM NSW1 + Halt on transmission error flag BX/1	
	If zero byte count was detected in IOPH0 SW13, set status bit B2 if interrupt on zero byte count flag is high	S/B2 (S/B2) D1	= =	(S/B2) IOPOP + IOPH1 SW8 SW0 D1 DASW4 Interrupt on zero byte count flag	
	Test for data chaining condition	IODC	=	SWO (Zero byte count) DO (Data chaining flag) NADNH (Not address not here)	
	If IODC and DASW4				
	Set flip-flop SW4	S/SW4 (S/SW4)	=	(S/SW4) IOPH1 SW8 IODC DASW4 +	Store data chaining condition
		DASW4 R∕SW4	=	NSW1 NSW4 RESET/A	
	Set flip-flop NIOPH1	S/NIOPH1 (R/IOPH1)		(R/IOPH1) + IOPH1 SW8 IODC DASW4	Exit to IOPH3 SW8 of the data chaining phase sequence. See table
	Reset flip-flop NIOPH3	R/NIOPH1 R/NIOPH3 (S/IOPH3) S/NIOPH3	=	(S/IOPH1) (S/IOPH3) IOPH1 SW8 DASW4 IODC + RESET/A +	3-111

Table 3-112. Data-Out Phase Sequence (Cont.	Data-Out Phase Sequence (Cont.)	Sequen	Phase	Data-Out	3-112.	Table :
---	---------------------------------	--------	-------	----------	--------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW8	Enable signal BRSW8	BRSW8	=	IOPH1 SW8 IODC DASW4	
T8L (Cont .)	Enable signal (S/AXRR/4)	(S/AXRR/4)	=	IOPH1 SW8 DASW4 IODC +	Prepare adder for RR ———————————————————————————————————
	Reset flip-flop NIOFM	R/NIOFM	Ħ	•••	Select IOFM, area 10,
		s/niofm	=	N(S/IOFM)	for source of RR
		(S/IOFM)	=	(S/AXRR/4) +	
	Set flip-flop IOFR8	S/IOFR8	=	(S/10FR8)	
		(S/IOFR8)	=	(S/AXRR/4) +	
		R/IOFR8	=	•••	
	Maintain IOFR9 in a reset state	R/IOFR9	=	•••	
IOPH1	One clock long				
SW9 T8L	Test for terminal order condition	RTO9	E	(S/B10) (Parity error in memory)	
				+ B14 (IOP halt)	
				+ SW0 (Zero byte count)	
	IF RTO9			+ SW3 (Terminal order)	
					Terminal order condition exists
	Set flip-flop SW3	s/sw3	=	(S/SW3) +	Store terminal order
		(S/SW 3)	=	IOPH1 SW9 DASW4 RTO9	condition
		DASW4	=	NSW1 NSW4	
		R/SW 3	=	RESET/A	
	Maintain flip-flop SW6 in	s/sw6	=	(S/SW6) +	SW6 and NSW7 are used
	a set state	(S/SW6)	=	IOPH1 SW9 RTO9 DASW4 +	during IOPH1 SW10 to instruct the device con-
		R/SW6	=	RESET/A	troller to request a terminal order
	Reset flip-flop SW7	R/SW7	=	(R/SW7)	
		(R/SW7)	=	IOPH1 SW9 RTO9 DASW4	
	Enable signal (S/B10) if parity error in memory exits	(S/B10)	=	PEM NSW1 +	
	Set flip-flop B/14 if (S/B10) is	S/B14	=	(S/B14) IOPOP +	
	true and halt on transmission error flag is high	(S/B14)	=	(S/B10) D4 +	
		D4	=	Halt on transmission error flag	

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW9	If NRTO9				If terminal order con- dition does not exist
T8L (Cont.)	Set flip-flop RSA	S/RSA (S/RSA) E/RSA	=	(S/RSA) IOPH1 SW9 DASW4 NRTO9 + NRS	Raise request strobe acknowledge signal to device controller then drop it when device controller drops RS
	Set flip-flop RSACLEN	S/RSACLEN	= N) =	(S/RSACLEN) NCLEAR IOPH1 SW9 NRTO9 DASW4 + RSACLEN NRSA +	Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device con- troller drops RS, dc- resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true
	Enable signal /ED/ Enable signal /ES/	/ED/ /ES/	=	SW6 = Set at IOPH1 SW8 clock SW7 = Set at IOPH1 SW8 clock	Specify final byte ex- change by means of /ED/ /ES/. Meaningful to the device controller only if RSA is high. With /ED/ and /ES/ high, falling edge of RS disconnects device controller
IOPH1 SW10 T5L	One clock long. This portion of the data-out phase sequence (other than I/O restoration) is meaningful only if terminal order conditions (RTO9) existed in IOPH1 SW9				
	Set flip-flop RSA	S/RSA (S/RSA) E/RSA	=	(S/RSA) IOPH1 SW10 DASW4 SW3 + NRS	Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS
	Set flip-flop RSCLEN	S/RSCLEN (S/RSCLEN R/RSCLEN	=) = =	(S/RSCLEN) NCLEAR IOPH1 SW10 DASW4 SW3 +	Advance to IOPH1 SW11 then disable clock until device controller returns RS
	Enable signal /ED/ Disable signal /ES/	/ED/ N/ES/	=	SW6 = Set at IOPH1 SW9 clock NSW7 = Reset at IOPH1 SW9 clock	Instruct device controller to request terminal order by means of /ED/ and N/ES/. The state of these two signals is meaningful only when accompanied by RSA

Table 3-112. Data-Out Phase Sequence (Co
--

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW1I T8L	One clock long. Duration of clock controlled by device controller via RS				
	Set flip-flop SW7	s/sw7 TODATA	=	TODATA + IOPH1 SW11 DASW4 SW3 +	Prepare to specify final byte exchange by means of SW6 and SW7 via /ED/ and /ES/. SW6
		R/SW7	=	(R/SW7)	was set in IOPH1 SW9
	Assemble terminal order byte in IODA register, as follows:	TODATA			
	Set flip-flop IODA0 if	s/ioda0	=	TODATA DI SWO +	Interrupt
	applicable	DI	=	Interrupt on zero byte count flag	
		SW0	=	Zero byte count	
		R/IODA0	=	IODAX	
	Set flip-flop IODA1 if	S/IODA1	=	ND0 SW0 TODATA +	Count done
	applicable	ND0	=	Data chain flag is low	
		R/IODA1	=	IODAX	
	Set flip-flop IODA2 if applicable Set flip-flop IODA3 if	s/IODA2	=	D2 TODATA +	Command chain
		D2	=	Command chain flag	
		R/IODA2	=	IODAX	
		S/IODA3	=	B14 TODATA +	IOP halt
	applicable	B14	=	IOP halt status bit	
		R/IODA3	=	IODAX	
IOPH1	One clock long				
SW12 T5L	Enable signal /ED/	/ED/	=	SW6 = Set at IOPH1 SW9 clock	Specify final byte ex- change by means of
	Enable signal /ES/	/ES/	=	SW7 = Set at IOPH1 SW11 clock	/ED/ and /ES/
	Set flip-flop RSA	s/RSA	=	(S/RSA)	Raise request strobe
		(S/RSA)	=	IOPH1 SW12 SW3	acknowledge signal to device controller, then
		SW3	=	Set at IOPH1 SW9 clock	drop it when device
		E/RSA	=	NRS	controller drops RS
		<u> </u>			

.

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW12 T5L (Cont.)	Set flip-flop RSACLEN	S/RSACLEN = (S/RSACLEN) NCLEAR (S/RSACLEN) = IOPH1 SW12 SW3 R/RSACLEN = CLEN = RSACLEN NRSA	Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc- resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller

Table 3-112.	Data-Out	Phase 4 1	Sequence	(Cont.)
--------------	----------	-----------	----------	---------

Table 3–113. Data–In Phase Sequence

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW13 T8L	This phase is entered initially from IOPHO SW12. Subse- quently, it is reentered from IOPHO SW14 each time the term VDATAIN is true. The maximum number of iterations is four. When entered from IOPHO SW14, duration of the clock is controlled by the device controller via RS				
	(D16-D31 minus 1) (S16-S31)	SXDM1	н	Set at IOPH0 SW12 clock (see table 3–502)	Decrement byte count by one
	(S16-S31) -/► (D16-D31)	DXS/2	=	DXS/3 = DXS/4 + DXS	
		DXS/4	=	IOPH0 SW13 NSW1 +	
		NSW1	=	Data in or data out	
	Reset flip-flop IODAP	R/IODAP	=	IOPH0 SW13	Erase previous data par- ity fail condition
	Test for zero byte count	S1631Z	=	N(S16 + S17 + S31)	
	If \$1631Z, set flip-flop SW0	s/swo	=	\$1631Z IOPH0 SW13 NSW1 +	
		SW0	=	Zero byte count	
	First pass (NRSCLEN)				
	If N(P32 + P33), enable signal (S/CXS)	(S/CXS)	=	IOPH0 SW13 DATAIN NP32 NP33 NRSCLEN +	If P32 and P33 are both false, prepare to transfer
		NP32 NP33 that four by be received	rtes, o	first byte to the C- register in IOPH0 SW14	

.-

میں د مشہر ہے۔

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW13	Second and subsequent passes (RSCLEN)				
T8L (Cont.)	If NP32 and P33, enable signal AXAR8	AXAR8	=	IOPH0 SW13 DATAIN NP32 P33 +	Shift byte 0 in the A- register 8 places to the right
	If P32 and NP33, enable signal AXAR16	AXAR16	=	IOPH0 SW13 DATAIN P32 NP33 +	Shift byte 0 in the A– register 16 places to the right
	If P32 and P33, enable signal AXAR24	AXAR24	=	IOPH0 SW13 DATAIN P32 P33 +	Shift byte 0 in the A- register 24 places to the right
	If NBO				
	1 / - (P32-P33)	PUC3033	н	PUC31 + PUC33	If when read backward
		PUC33	11	IOPHO SW13 DATAIN RSCLEN NBO +	status bit is not high, increment (P32–P33) by one
		NB0	=	Not read backward	
	If BO	RSCLEN	=	Set at IOPH0 SW14 clock	
	-1-/(P32-P33)	PSC3033	=	PDC31 + PDC33	If when read backward
		PDC33	×	IOPHO SW13 DATAIN RSCLEN BO	status bit is high, decre ment (P32-P33) by one
IOPHO SW14 T8L	When VDATAIN is true, this phase alternates with IOPH0 SW13 for a maximum of four iterations. Each iteration transfers one byte of data from the device controller to the A-register				
	(DA0-DA7)	SXDA	=	IOPHO SW14 DATAIN NDIS +	Transfer data byte via the sum bus to the A-register
	(SO-S7) - / -> (AO-A7)	AXS/0	=	$AXS/4 = AXS/2 + \dots$	
		AXS/2	=	IOPHO SW14 DATAIN	
	If P32 and P33 were both false during fhe initial pass of IOPH0 SW13				
	(S0-S7) ← (C0-C7)	CXS	=	Set at IOPH0 SW13 if NP32 NP33	Load first data byte in the C-register
	Set byte control flip-flops MBX S/0 through MBX S/3, as	S/MBX S/O	=	IOPH0 SW14 DATAIN NP32 NP33	Allows byte 0 to be trans- ferred to core memory in
	applicable	R/MBX S/O	=	DRQ	IOPH0 SW15
	-	S/MBX S/1	=	IOPH0 SW14 DATAIN NP32 P33 +	Allows byte 1 to be trans- ferred to core memory in
		1			IOPH0 SW15

Table 3-113.	Data-In	Phase	Sequence	(Cont.)

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW14 T8L (Cont.)		S/MBX S/2	=	IOPH0 SW14 DATAIN P32 NP33 +	Allows byte 2 to be trans- ferred to core memory in
		R/MBX S/2	=	DRQ	IOPH0 SW15
(00)		S/MBX S /3	=	IOPH0 SW15 DATAIN P32 P33 +	Allows byte 3 to be trans- ferred to core memory in
		R/MBXS/3	=	DRQ	IOPH0 SW15
	Byte distribution in the A- and C-registers during a typical data-in phase sequence is illus- trated below. It is assumed that the initial byte address was NP32 NP33, and that the read back- ward status bit is false (NB0)			- -	•
	AT THE END OF THE FIRST PASS (NP32 NP33)	(A): BY	(TE 0 78	15 16 23 24 31	(C): BYTE 0 78
	AT THE END OF THE SECOND PASS (NP32 P33)	(A): B	YTE 1 78	15 16 23 24 31	(C): BYTE 0 78
	AT THE END OF THE THIRD PASS (P32 NP33)	141.1	YTE 2 78	BYTE 1 15 16 23 24 31	(C): BYTE 0 7 8
	AT THE END OF THE FOURTH AND FINAL PASS (P32 P33)		YTE 3 78	BYTE 1 2 15 16 23 24 31	(C): BYTE 0 7 8 901172A, 3622
	If PC, test for data parity	PC	=	/PC/	
		/PC/	=	Used by device controller to specify that parity check is necessary	
	If parity checks, enable signal IOPC	IOPC	_	Sum of true data bits plus parity bit is odd	
	If parity fails, set flip-flop IODAP	s/IODAP	=	(S/IODAP)	
		(S/IODAP)	=	IOPH0 SW14 DATAIN NIOPC PC +	Flip-flop IODAP is used during data in to store a
		PC	=	Parity check required	data parity fail con- dition, during data out
		NIOPC	=	Parity failed	to generate data parity
		R/IODAP	=	IOPHO SW13	bit DAP
	Test for VDATAIN	VDATAIN	=	IOPHO SW14 DATAIN NED	Not end data
				(IOPC + NPC)	Data parity checks, or data parity check not required

Table 3-113. Data-In Phase Sequence (Cont.)

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW14				N(NP32 NP33 B0)	Not word boundary on read backward
T8L (Cont.)				N(P32 P33 NBO)	Not word boundary on read forward
	If VDATAIN				
	Set flip-flop RSA	S/RSA	=	(S/RSA)	Apply function strobe
		(S/RSA)	=	VDATAIN +	acknowledge signal to the device controller,
		E/RSA	=	NRS	then drop it when NRS
	Set flip-flop RSCLEN	S/RSCLEN	=	(S/RSCLEN) NCLEAR	Disable clock until
		(S/RSCLEN	I) =	VDATAIN +	device controller returns RS
		R/RSCLEN	=	•••	
	Enable signal (S/SXDM1)	(S/SXDM1)	=	VDATAIN +	Prepare adder for (D -1) D in IOPH0 SW13
	Enable signal BRSW13	BRSW13	=	VDATAIN +	Return to IOPH0 SW13
	If NVDATAIN, enable signal (S/SXC)	(S/SXC)	=	IOPHO SW14 NVDATAIN DATAIN +	Prepare adder for C S in IOPH0 SW15
IOPH0	One clock long				
SW15	If NBO and NSW4				
T5L	(CO-C7)	sxc	=	Set at IOPH0 SW14 clock	Transfer byte 0 from the
	(S0-S7)- / (A0-A7)	AXS/0	=	AXS/4	C-register via the sum
		AXS/4	=	AXS/2 +	bus to the A-register
		AXS/2	=	IOPHO SW15 DATAIN NSW4 NBO	
	· · ·	NSW4	=	Not data chaining	
		NB0	=	Read forward	
	Enable signal AXAR8, AXAR16, or AXAR24, as applicable	AXAR8	Ħ	IOPH0 SW15 DATAIN NSW4 NP32 P33 +	Final byte alignment in A-register
		AXAR16	=	IOPH0 SW15 DATAIN NSW4 P32 NP33 +	
		AXAR24	=	IOPH0 SW15 DATAIN NSW4 P32 P33 +	
	Enable signal (S/SXA)	(S/SXA)	=	IOPH0 SW15 DATAIN NSW4 +	
	If skip flag is not high enable signal (S/MBXS)	(S/MBXS)	=	IOPH0 SW15 DATAIN NSW4 ND7 +	Prepare to store data word in core memory in IOPH1 SW8

Phase

IOPH0 SW15 T5L

(Cont.)

Table	3-113. Data-In P	hase Sequence (Cont.)	
Function Performed		Signals Involved	Comments
Set flip-flops MRQ and DRQ	S/MRQ =	(S/MBXS) +	
	R/MRQ =	• • •	
	S/DRQ =	(S/DRQ) NCLEAR	
	(S/DRQ) =	(S/MBXS) +	
	R/DRQ =	•••	
Reset flip-flop NIOPH1	R/NIOPH1 =	(S/IOPHI)	Advance to IOPH1 SW8
	(S/IOPH1) =	IOPH0 SW15 +	
	S/NIOPH1 =	RESET/A + (R/IOPH1)	
Set flip-flop NIOPH0	S/NIOPH0 =	(R/IOPH0) +	
	(R/IOPH0) =	IOPH0 SW15 +	
	R/NIOPH0 =	(S/IOPH0)	
Enable signal BRSW8	BRSW8 =	IOPH0 SW15 +	
Final byte alignment in A- register at the end of this clock (continuation of example illus- trated in IOPH0 SW14 portion of phase sequence chart)	(A): BYTE 0 5XC CXS/0 (C): BYTE 0 0 7	BYTE BYTE 3 3 15 16 23 24 31 AXAR24 901172A, 3623	

		(C):	BYTE 0 0 7 8	901172A. 3623	
IOPH1 SW8 DR	One clock long (A0-A31)———(S0-S31) (S0-S31)— / — (MB0-MB31)	SXA MBXS/0-N	= ^BX S//3	Set at IOPH0 SW15 clock = Applicable flip-flop (or flip-flops) set at IOPH0 SW14 clock	Store data word in core memory
	If NBO				
	1 -/- (P15-P31)	PUC33	=	IOPHI SW8 DATAIN NSW4 NB0 +	Increment byte address in P-register
		NBO	Ξ	Read forward	
	If BO	NSW4	-	Not data chaining	
	-1- / (P15-P31)	PDC33	=	IOPHI SW8 DATAIN NSW4 B0 +	Decrement byte address in P-register
		во	=	Read backward	

(Continued)

.

Phase (Function Performed			Signals Involved	Comments
IOPH1 SW8 DR (Cont.)	Set flip-flops SW6 and SW7 If memory address error, set	S/SW6 (S/SW6) DASW4 NSW1 R/SW6 S/SW7 (S/SW7) R/SW7 S/B11		(S/SW6) + IOPH1 SW8 DASW4 + NSW1 NSW4 Data in or data out RESET/A (S/SW7) + IOPH1 SW8 DASW4 + (R/SW7) (S/B11) IOPOP +	Preparation for discon- necting the device controller. If terminal order pending, SW7 will be reset before RSA is raised
	status bit B11 If data parity error, set status bit B9	(S/B11) S/B9 (S/B9)	н	ADNH IOIN (S/B9) IOPOP + IOPH1 SW8 DATAIN DAP	
	<i></i>	R/B9	Ŧ	+ BX/1	
	It memory address error, or data priority error with halt on trans- mission flag high, set IOP halt flip-flop B14	sion flag high, set IOP halt (3/ B14) - (3/ B12) + (3/ B10) D4 +	(S/B12) + (S/B10) D4 + PEM + IOPH1 SW8 SW4		
		PEM SW4 (S/B10) D4	= =	Parity error in memory Data chaining PEM NSW1 + Halt on transmission error flag	
	If zero byte count was detected in IOPH0 SW13 and interrupt on zero byte count flag is high, set flip–flop B2	S/B2 (S/B2) D1	=	(S/B2) IOPOP + IOPH1 SW8 SW0 D1 DASW4 Interrupt on zero byte count flag	
	Test for data chaining condition	IODC SW0	=	SW0 D0 NADNH Zero byte count; set in IOPH0 SW13	
		D0 NADNH	11	Data chaining flag No memory address error	
	If IODC and DASW4 Set flip-flop SW4	S/SW4 (S/SW4) R/SW4	=	(S/SW4) IOPH1 SW8 IODC DASW4 + RESET/A	Store data chaining condition

!

Table 3-113.	Data -I n	Phase	Sequence	(Cont.)
--------------	------------------	-------	----------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW8 DR (Cont.)	Reset flip-flop NIOPH3		=	(S/IOPH3) IOPH1 SW8 DASW4 IODC RESET/A +	Exit to IOPH3 SW8 of the data chaining phase sequence. See table 3–111
	Enable signal BRSW8	BRSW8	=	IOPH1 SW8 IODC DASW4 +	
	Set flip-flop NIOPH1	S/NIOPH1 (R/IOPH1)		(R/IOPH1) + IOPH1 SW8 IODC DASW4	
	Enable signal (S/AXRR/4)	(S/AXRR/4)	=	IOPH1 SW8 DASW4 IODC +	Prepare adder for RR ———————————————————————————————————
	Reset flip-flop NIOFM	R/NIOFM S/NIOFM (S/IOFM)		 N(S/IOFM) (S/AXRR/4) +	Select IOFM register, area 10, for source of RR
	Set flip-flop IOFR8	S/IOFR8	=	(S/IOFR8) (S/AXRR/4) +	
	Maintain flip-flop IOFR9 in the reset state	R/IOFR9	=	•••	
	If NIODC, exit to IOPH1 SW9				
IOPHI SW9 T8L	One clock long Test for terminal order condition	RTO9	=	(S/B10) (Parity error in memory) + B14 (IOP halt) + SW0 (Zero byte count) + SW3 (Terminal order)	
	IF RTO9				Terminal order condition exists
	Set flip-flop SW3	S/SW3 (S/SW3) DASW4 R/SW3		(S/SW3) + IOPH1 SW9 DASW4 RTO9 NSW1 NSW4 RESET/A	Store terminal order condition
	Maintain flip-flop SW6 in a set state	S/SW6 (S/SW6) R/SW6	=	(S/SW6) + IOPH1 SW9 RTO9 DASW4 + RESET/A	SW6 and NSW7 are used during IOPH1 SW10 to in- struct the device controller to request a terminal order

Table 3-113. Data-In Phase Sequ	ence (Cont.)
---------------------------------	--------------

Phase	Function Performed			Signals Involved	Comments	
IOPHI	Reset flip-flop SW7	R∕SW7	=	(R/SW7)		
SW9 T8L		(R/SW7)	=	IOPH1 SW9 RTO9 DASW4		
(Cont.)	Enable signal (S/B10) if parity error in memory exits	(S/B10)	=	PEM NSW1 +		
	Set flip-flop B/14 if (S/B10)	S/B14	=	(S/B14) IOPOP +		
	is true and halt on transmission error flag is high	(S/B14)	=	(S/B10) D4 +		
		D4	H	Halt on transmission error flag		
	If NRTO9				If terminal order con- dition does not exist	
	Set flip-flop RSA	S/RSA	=	(S/RSA)	Raise request strobe ac-	
		(S/RSA)	=	IOPH1 SW9 DASW4 NRTO9 +	knowledge signal to device controller, then	
		e/rsa	=	NRS	drop it when device controller drops RS	
	Set flip-flop RSACLEN	S/RSACLEN	=	(S/RSACLEN) NCLEAR	Delay start of next cla	
		(S/RSACLEN) = IOPH1 SW9 NRTO9 DASW4 +		= IOPH1 SW9 NRTO9	by setting flip-flop RSACLEN. Clock start again when device con	
		R/RSACLEN	=	•••	troller drops RS, dc-	
		CLEN	=	RSACLEN NRSA +	resetting RSA. NRSA RSACLEN drive clock enable signal CLEN tru	
	Enable signal /ED/	/ED/	=	SW6 = Set at IOPH1 SW8 clock	Specify final byte ex- change by means of /ED//ES/. Meaningf to the device controll only if RSA is high. With /ED/ and /ES/ h falling edge of RS dis- connects device controller	
	Enable signal /ES/	/ES/	=	SW7 = Set at IOPH1 SW8 clock		
IOPH1 SW10 T5L	One clock long. This portion of the data-in phase sequence (other than I/O restoration) is meaning- ful only if terminal order conditions (RTO9) existed in IOPH1 SW9					
	Set flip-flop RSA	s/rsa	=	(S/RSA)	Raise request strobe ac	
		(S/RSA)	н	IOPH1 SW10 DASW4 SW3 +	knowledge signal to device controller, then	
		E/RSA	=	NRS	drop it when device controller drops RS	

Table 3-113.	Data–In Phase Sequence (Cont.)	

Phase	Function Performed	Signals Involved	Comments
IOPH1 SW10 T5L (Cont.)	Set flip-flop RSCLEN	S/RSCLEN = (S/RSCLEN) NCLEAR (S/RSCLEN) = IOPH1 SW10 DASW4 S + R/RSCLEN =	Advance to IOPH1 SW11 then disable clock until device controller returns RS
	Enable signal /ED/ Disable signal /ES/	/ED/ = SW6 = Set at IOPH1 SW9 clock N/ES/ = NSW7 = Reset at IOPH1 SW9	troller to request ter -
IOPH1 SW11 T8L	One clock long. Duration of clock controlled by device controller via RS		
	Set flip-flop SW7	S/SW7 = TODATA + TODATA = IOPH1 SW11 DASW4 S + R/SW7 = (R/SW7)	Frepare to specify final byte exchange by means of SW6 and SW7 via /ED/ and /ES/. SW6 was set in IOPH1 SW9
	Assemble terminal order byte in IODA register, as follows:	TODATA	
	Set flip-flop IODA0 if applicable	S/IODA0 = TODATA D1 SW0 + D1 = Interrupt on zero byte c flag SW0 = Zero byte count R/IODA0 = IODAX	
	Set flip-flop IODA1 if applicable	S/IODA1 = ND0 SW0 TODATA + ND0 = Data chain flag is low R/IODA1 = IODAX	Count done
	Set flip-flop IODA2 if applicable	S/IODA2 = D2 TODATA + D2 = Command chain flag R/IODA2 = IODAX	Command chain
	Set flip-flop IODA3 if applicable	S/IODA3 = B14 TODATA + B14 = IOP halt status bit R/IODA3 = IODAX	IOP halt
IOPH1 SW12 T5L	One clock long Enable signal /ED/ Enable signal /ES/	/ED/ = SW6 = Set at IOPH1 SW9 clock /ES/ = SW7 = Set at IOPH1 SW11 clock	abana human of /ED/

Phase	Function Performed	·····		Signals Involved	Comments
IOPH1 SW12 T5L (Cont.)	Set flip-flop RSA	S/RSA (S/RSA) SW3 E/RSA		(S/RSA) IOPH1 SW12 SW3 Set at IOPH1 SW9 clock NRS	Raise request strobe acknowledge signal to device controller, then drop it when device controller drops RS
	Set flip-flop RSACLEN	S/RSACLEN (S/RSACLE R/RSACLEN CLEN	N) =	(S/RSACLEN) NCLEAR = IOPH1 SW12 SW3 RSACLEN NRSA	Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc- resetting RSA. NRSA RSACLEN drive clock enable signal CLEN true Falling edge of RS also disconnects device controller

Table 3-113. Data-In Phase Sequence (Cont.)

Table 3-114. Order-In Phase Sequence

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW13	(/DA0/-/DA7/)	SXDA	н	NDIS ORDERIN IOPHO SW13 +	Load order-in byte, sup- plied by the device
T5L	(S0-S7)- / (A0-A7)	AXS/0	=	AXS/4	controller via data lines /DA0/-/DA7/, into the
		AXS/4	=	AXS/2 +	A-register
	(\$):	AXS/2	=	IOPH0 SW13 ORDERIN +	
		ORDERIN	=	SW1 NSW2	
	(A): ORDER 2120 BYTE O 7 8 9 1516 31 901172A, 3624				
	Enable signal BRSW15	BRSW15	=	IOPH0 SW13 ORDERIN	Advance to IOPH0 SW15
IOPH0	One clock long				
SW15 T5L	Set status flip-flops as applicable				
132	If AO, set flip-flop B9	S/B9	=	(S/B9) IOPOP +	A0 represents the trans-
		(S/B9)	=	ODINST A0 +	mission error bit of the order-in byte
		ODINST	=	ORDERIN IOPH0 SW15	order-m byre
		R/B9	=	BX/1	
	If A1, set flip-flop B8	S/B8	=	(S/B8) IOPOP +	Al represents the incor-
		(S/B8)	=	ODINST A1	rect length bit of the order-in byte
		R/B8	Ξ	BX/1	

Table 3-114.	Order-In	Phase	Sequence	(Cont.)
--------------	----------	-------	----------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH0 SW15 T5L (Cont.)	If (S/B9) and D4, or (S/B8) and D4 and ND6, set flip-flop B14	(S/B14)	=	(S/B14) IOPOP + (S/B14/1) + (S/B8) D4 ND6 + (S/B9) D4	D4 represents the halt on transmission error flag; D6 represents the sup- press incorrect length flag
	Set flip-flop IOPH0	S/NIOPH0 (R/IOPH0) R/NIOPH0	=	IOPH0 SW15 +	Change to IOPH1 SW8
	Reset flip-flop NIOPH1	R/NIOPH1 (S/10PH1) S/NIOPH1	-	IOPH0 SW15 +	
	Enable signal BRSW8	BRSW8	=	IOPH0 SW15 +	
	Set flip-flop SW6	S/SW6 (S/SW6)		(S/SW6) + IOPH0 SW15 (SW1 +) +	
		R/SW6	=	RESET/A	
	Reset flip-flop SW7	R/SW7 (R/SW7) S/SW7		(R/SW7) IOPH0 SW15 + (S/SW7) + TODATA	SW6 and NSW7 are used during IOPH1 SW8 to instruct the device con- troller to request a terminal order
	Set flip-flop SW3	s/sw3 Odinst r/sw3	=	ODINST + ORDERIN IOPHO SW15 RESET/A	Flip-flop SW3 stores a terminal order condition, and is used during IOPH1 SW12 as a qualifying term
ІОРН1	One clock long				
SW8 F8L	Enable signal /ED/ Disable signal /ES/	/ED/ N/ES/	=	SW6 NSW7	Instruct device controlled by means of /ED/ and N/ES/ to request a terminal order
	(S/RS.	S/RSA (S/RSA) ORDSW4	=	(S/RSA) IOPH1 SW8 ORDSW4 SW1 + SW4	Raise request strobe acknowledge to device controller, then drop it when device controller
		E/RSA /RSA/	=	RSA	drops request strobe
	Set flip-flop RSCLEN	(S/RSCLEN)	= = =	(S/RSCLEN) NCLEAR IOPH1 SW8 ORDSW4 + NRSCLEN +	Advance to IOPH1 SW9, then disable clock until device controller returns RS

(Continued)

Table 3-114.	Order-In	Pha se	Sequence	(Cont.)

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW9 T8L	One clock long. Duration of clock controlled by device controller via RS				
	Set flip-flop SW6	S/SW6 TODATA ORDSW4 R/SW6		TODATA + IOPH1 SW9 ORDSW4 + SW1 + SW4 RESET/A	Prepare to specify final byte exchange between integral IOP and device controller
	Set flip-flop SW7 Set the following status flip- flops, as applicable	s/sw7 R/sw7	=	TODATA + (R/SW7) +	
	Set flip-flop B1	S/B1 (S/B1) TORDIN A2		(S/B1) IOPOP + TORDIN A2 ORDERIN IOPH1 SW9 Chaining modifier bit of order-in byte	Bits 0 through 7 of the A-register contain the order-in byte supplied by the device controller. Bits 0 through 7 of the D-register contain flags originally obtained from
	Set flip-flop B3	R/B1 S/B3 (S/B3) A3 D3		(R/B1) (S/B3) IOPOP + TORDIN A3 D3 Channel end Interrupt on channel end	the IOFM register
	Set flip-flop B4	R/B3 S/B4 (S/B4)	=	BX (S/B4) + TORDIN A4 D5 + TORDIN A0 A3 D4 D5 + TORDIN A1 ND6 A3 D4 D5	
		A1 A4 A0 D3 D4 D5 ND6		Incorrect length Unusual end Transmission error Interrupt on channel end Halt on transmission error Interrupt on unusual end Not suppress incorrect length	
	If (S/B3), or (S/B4), set flip-flop IODA0	R/B4 S/IODA0 (S/IODA0) R/IODA0	н н н	BX (S/IODA0) + (S/B3) + (S/B4) IODAX	Assemble terminal order in IODA register

Table 3-114. Order-In Phase	e Sequence (Cont.)
-----------------------------	--------------------

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW9 T8L (Cont.)	If D2, set flip-flop IODA2 If B14, set flip-flop IODA3	S/IODA2 D2 R/IODA2 S/IODA3 B14 R/IODA3		TODATA D2 + Command chaining IODAX TODATA B14 + IOP halt IODAX	
	(IODA0-IODA7) (/DA0/-/DA7/)		.7/ =	= IODA0-IODA7 +	From the IODA register the terminal order is transmitted automatically by data lines /DA0/- /DA7/ to the device controller
	When RS, enable signal CLEN	CLEN	=	RSÇLEN NRSA RS	Enable clock when RS is obtained from device controller
IOPH1 SW12 T5L	One clock long. Start of next clock controlled by device controller via NRS			·	
	Enable signal /ED/ Enable signal /ES/	/ED/ /ES/	= =	SW6 SW7	Specify final byte exchange by means of /ED/ and /ES/
	Set flip-flop RSA	S/RSA (S/RSA) SW3 E/RSA	H II II	(S/RSA) IOPH1 SW12 SW3 Set at IOPH0 SW15 clock NRS	Raise request strobe acknowledge signal to device controller, then drop it when device controller drops request strobe
	Set flip-flop RSACLEN	S/RSACLEN (S/RSACLE R/RSACLEN CLEN	EN) =	(S/RSACLEN) NCLEAR IOPH1 SW12 SW3 RSACLEN NRSA	Delay start of next clock by setting flip-flop RSACLEN. Clock starts again when device controller drops RS, dc- resetting RSA. NRSA and RSACLEN drive clock enable signal CLEN true. Falling edge of RS also disconnects device controller

Table 3-115.	I/O Restoration	Phase	Sequence
--------------	-----------------	-------	----------

Phase	Function Performed			Signals Involved	Comments	
IOPH1 SW8 T8L	Enable signal (S/AXRR/3)	(S/AXRR/3)	Ξ	IOPH1 SW8 (ORDSW4 + DASW4 IODC)	Prepare to transfer con- tents of IOFM, area 01, to the A-register	
	Reset flip-flop NIOFM	R/NIOFM	=	•••		
		s/niofm	=	N(S/IOFM)		
		(S/IOFM)	=	(S/AXRR/3) +		
	Set flip-flop IOFR9	S/IOFR9	=	(S/IOFR9) IOPOP		
		(S/IOFR9)	=	(S/AXRR/3) +		
	Maintain IOFR8 in a reset state	R/IOFR8	=	•••		
		S/IOFR8	=	(S/IOFR8)		
IOPH1	(RRO-RR31)-/(A0-A31)	AXRR	=	Set at IOPH1 SW8 clock	Transfer contents of	
SW9 T8L		IOFM	=	Set at IOPH1 SW8 clock	IOFM, area 01, to the A-register	
		IOFR9	=	Set at IOPH1 SW8 clock		
		NIOFR8	=	Reset at IOPH1 SW8 clock		
	(B15-B31)	SXB	=	Set at IOPH1 SW8 clock	Exchange contents of P- register with contents of	
	(S15-S31)- /-> (P15-P31)	PXS	=	IOPH1 SW9 +	B-register	
	(P15-P31) -/ (B15-B31) Set flip-flop BRP	BXP	=	BXP/1 +		
		BXP/1	=	IOPH1 SW9 +		
		S/BRP	=	(S/BRP) +	Indicates that P-registe	
		(S/BRP)	=	IOPH1 SW9 +	contains the program address	
	If NIFAM NRTO9	BRSW11	=	IOPH1 SW9 NIFAM NRTO9	If IOPH10, advance to	
	Enable signal BRSW11	RTO9	=	SW3 +	IOPH1 SW11	
		IFAM	=	IFAST/S + IFAST/L + IFAMDS		
		NIFAM =	⇒	IOPH10		
	Enable signal (S/RW/2)	(S/RW/2)	=	IOPHI SW9 NRTO9		
	Reset flip-flop NIOFM	R/NIOFM	=	•••		
		S/NIOFM	=	N(S/IOFM)		
		(S/NIOFM) =	(S/RW/2) +		
	Enable signal (S/SXB)	(S/SXB)	=	IOPH1 SW9 NIFAM NRTO9		
	If SC, set flip-flop IOSC	s/IOSC	=	(\$/IOSC)	If another service call is	
		(S/IOSC)	=	SC NSCINH IOPOP	pending, acknowledge it at this point	
		SCINH	=	N(IOPH1 SW9) IOACT +		
		R/IOSC	=	IOPH1 SW13 IOB0 +		

	Function Performed			Signals Involved	Comments
IOPH1	If IFAM				
SW9 T8L	Enable signal (S/AXRR)	(S/AXRR)	=	(S/AXRR/2) +	Prepare to transfer con-
(Cont.)		(S/AXRR/2) =	IOPH1 SW9 IFAM	tents of IOFM, area 00,
		IFAM	=	IFAST/L + IFAST/S + IFAMDS	to the A-register
	Reset flip-flop NIOFM	R/NIOFM	=	• • •	
		S/NIOFM	=	N(S/IOFM)	
		(S/IOFM)	=	(S/AXRR/2) +	
	Maintain flip-flops IOFR8	R/IOFR8	=	R/IOFR9 +	
	and IOFR9 in the reset state	S/IOFR8	=	(S/IOFR8) + (S/AXRR/4) +	
		S/IOFR9	=	(S/IOFR9) IOPOP	
		(S/IOFR9)	=	(S/AXRR/3) + (S/AXRR/6) +	
	Enable signal (S/CXS)	(S/CXS)	=	IOPH1 SW9 IFAM +	Prepare to transfer con- tents of sum bus to the C-register
	Enable signal (S/SXA)	(S/SXA)	=	IOPH1 SW9 IFAM +	Preset adder for AS in IOPH1 SW10
IOPH1 SW10	This phase entered from IOPH0 SW9 if IFAM				
T5L	One clock long				
	(A0-A31) (S0-S31)	SXA	=	Set at IOPH1 SW9 clock	Transfer contents of A- register via sum bus to
	(S0-S31)	CXS	=	Set at IOPH1 SW9 clock	C-register
	(RRO-RR31) - / - (AO-A31)	AXRR	=	Set at IOPH1 SW9 clock	Transfer contents of
		NIOFR8	=	Reset at IOPH1 SW9 clock	IOFM, area 00, to the A-register
		NIOFR9	=	Reset at IOPH1 SW9 clock	
	If IOSC, set flip-flop IOFS	s/10fs	=	IOSC NPCP3 +	If flip-flop IOSC was set at the end of IOPH1 SW9, raise function strobe
	Enable signal (S/RW/2)	(S/RW/2)	=	IOPH1 SW10 +	Prepare to transfer new IOP status from B- register to IOFM, area 00
	Enable signal (S/SXB)	(S/S×B)	=	IOPH1 SW10	
	Reset flip-flop NIOFM	R/NIOFM	=	• • •	
		s/niofm	=	N(S/IOFM)	
		(S/NIOFN	I) =	(S/RW/2) +	
	Maintain flip-flops IOFR8 and	R/IOFR8	=	R/IOFR9 +	
	IOFR9 in their reset states	S/IOFR8	=	(S/IOFR8)	
		S/IOFR9	Ŧ	(S/IOFR9) IOPOP	

Table 3–115. I/O Restoration Phase Sequence (Cont.)

(Continued)

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW11 T8L					
	One clock long				
	(BO-B31)►(SO-S31)	SXB	=	Set at IOPH1 SW9 clock or IOPH1 SW10 clock, as applicable	Transfer new IOP statu from B-register via sun bus to IOFM, area 00
		RWXS/0-RW	/xs/1	= NRWXZ (RW-2 +)	
		RW-2	=	RW NCROSSEN	
		RWXS/2	=	RW-1 +	
		RW-1	=	RW-2	
		RWXS/3	=	RW-1 +	
	(S0-S31)- / ► (RW0-RW31)	RW	=	Set at IOPH1 SW9 clock or IOPH1 SW10 clock, as applicable	
		IOFM	=	Set at IOPH1 SW9 clock or IOPH1 SW10 clock, as applicable	
		NIOFR8	=	Not set at last clock	
		NIOFR9	=	Not set at last clock	
	0- / (D8-D15)	R/D8	=	DX/I	Clear old byte count
		DX/1	=	D0815XZ +	
		D0815XZ	=	IOPH1 SW11	
		R/D9	=	DX/I	
		R/D15	=	: DX/1	
	If flip-flop IOSC was set in IOPH1 SW9,and IOPH1 SW10 was not entered, set flip-flop IOFS	S/IOFS	Ξ	IOSC NPCP3 +	Raise function strobe
	If flip-flop IOSC was set in	S/IOEN	=	(S/IOEN)	IOPH1 SW11 is one of
	IOPH1 SW9, set flip-flop IOEN	(S/IOEN)	H	IOPH1 SW11 IOSC NIOINH	four interruptible poi for I/O service. The
		R/IOEN	=	(R/IOEN) +	other three are shown i phase IOEN NIOIN of table 3–108
	If IFAM, enable signal (S/SXA)	(S/SXA)	=	IOPH1 SW11 IFAM + · · ·	Prepare adder for A in IOPH1 SW12
	If FAMDS, enable signal (S/AXRR)	(S/AXRR)	=	IOPH1 SW11 FAMDS +	Prepare to transfer con tents of general registe R to the A-register

Table 3-115.	I/O Restoration Phase	Sequence (Cont.)
	1/ O Residiation mase	Sequence (Conr.)

Function Performed			Signals Involved		
anal (S/AXRR)	(S/AXRR)	=	(S/AXRR/3) +	Prepa	

Pha se

Table 3-115.	I/O	Restoration	Pha se	Sequence	(Cont.)
--------------	-----	-------------	--------	----------	---------

IOPH1 SW11	If IFAST				
T8L (Cont.)	Enable signal (S/AXRR)			(S/AXRR/3) + IOPH1 SW11 IFAST +	Prepare to transfer con- tents of IOFM, area 01,
	Reset flip-flop NIOFM		=		to the A-register
	Kesel inp nop Month	S/NIOFM	=		
				(S/AXRR/3) +	
	Set flip-flop IOFR9	S/IOFR9		(S/IOFR9) IOPOP	
				(S/AXRR/3) +	
		R/IOFR9	=	•••	
	Leave flip-flop IOFR8 in a	R/IOFR8	=	•••	
	reset state	S/IOFR8	=	(S/IOFR8)	
	If IOPH10 and not SW3,	BRSW13	=	IOPHI SWI NIFAM NSW3	Branch to SW13
	enable signal BRSW13	NIFAM	\Rightarrow	IOPH10	
IOPH1	If IFAST				
SW12	(A0-A31)	SXA	=	Set at IOPH1 SW11 clock	Transfer contents of A-
	(S15-S31) /+ (P15-P31)	PXS	=	IOPHI SW12 IFAST +	register to P-register
	(P15-P31) / - (B15-B31)	BXP	=	BXP/1 +	Transfer contents of P-
		BXP/1	=		register to B-register
	If IFAMDS				
	(A0-A31)	SXA	=	Set at IOPH1 SW11 clock	Transfer contents of A-
ĺ	(SO-S31) // (BO-B31)	BXS/0	=	$BXS/1 = BXS + \dots$	register to B-register
		BXS	=	IOPHI SW12 IFAMDS +	
	(RRO-RR31) / - (AO-A31)	AXRR	=	Set at IOPH1 SW11 clock	Transfer contents of general register R to A–register
	IF IFAST				
	(RRO-RR31)- / (AO-A31)	AXRR	=	Set at IOPH1 SW11 clock	Transfer contents of
		IOFM	=	Set at IOPH1 SW11 clock	IOFM register, area 01, to A-register
		IOFR9	=	Set at IOPH1 SW11 clock	
		NIOFR8	=	Not set at IOPH1 SW11	
	Enable signal (S/SXD)	(S/SXD)	=	IOPH1 SW12 +	Prepare adder for D
	Enable signal (S/RW)	(S/RW)	=	(S/RW/3) +	Prepare to transfer con-
		(S/RW/3)	=		tents of sum bus to IOFM, area 01

Comments

Table 3-115.	I/() Restoration	Phase	Sequence	(Cont.)
--------------	-----	---------------	-------	----------	---------

Phase	Function Performed			Signals Involved	Comments
IOPH1	Reset flip-flop NIOFM	R/NIOFM	=		
SW12 (Cont.)		S/NIOFM	=	N(S/IOFM)	
(,		(S/IOFM)	=	(S/RW/3) +	
	Set flip-flop IOFR9	S/IOFR9	=	(S/IOFR9) IOPOP	
		(S/10FR9)	=	(S/RW/3) +	
		R/IOFR9	=		
	Leave flip-flop IOFR8 in	R/IOFR8	=		
	the reset state	S/IOFR8	=	(S/IOFR8)	
IOPH1	One clock long				
SW13 NIOB0 T8L	(D0-D31)	SXD	=	Set at IOPH1 SW12 clock	Transfer contents of D- register via sum bus to
10	(SO-S31) //- (RWO-RW31)	RWXS/0	=	RWXS/1 = NRWXZ (RW-2 +)	IOFM, area 01
-		RW-2	=	RW NCROSSEN	
		RWXS/2	=	RW-1 +	
		RWXS/3	=	RW-1 +	
		.RW-1	=	RW-2	
		RW	=	Set at IOPH1 SW12 clock	
		IOFM	=	Set at IOPH1 SW12 clock	
		IOFR9	=	Set at IOPH1 SW12 clock	
		NIOFR8	=	Not set at IOPH1 SW12 clock	
	P32	S8	=	P32 S0809XP +	Transfer byte level bits
		S0809XP	=	IOPH1 SW13 NDIS-4	via sum bus into IOFM, area 01, bit positions
	P33	59	=	P33 S0809XP +	8 and 9
	(C0-C31)-/(D0-D31)	DXC	H	IOPH1 SW13 NBXBR2 +	Transfer contents of C- register to D-register
	If flip-flop IOEN was set in	s/ioin	=	(5/IOIN)	Setting of flip-flop
	IOPH1 SW11 and FSL is returned by device controller,	(S/IOIN)	H	FSL IOEN NIOINH NPH6	IOIN prepares CPU to process new service call
	maintain flip-flop IOIN in a	R/IOIN	=	RESET/A	and inhibits all other
	set state; otherwise, reset flip-flop IOIN	RESET/A	=	IOPH1 SW13 +	CPU functions

Phase	Function Performed			Signals Involved	Comments
IOPH1 SW13 NIOB0 T8L (Cont.)	If flip-flop IOEN was set in IOPH1 SW11, but FSL was not returned by device controller, reset flip-flop IOIN and branch to IOEN NIOIN NIOPH1. See table 3–116	R/IOIN RESET/A	=	RESET/A IOPH1 SW13 +	Indicates that device controller, which origi- nally raised new service call, has in the mean- time dropped its service call pending condition. During IOEN NIOIN INOPH1 the I/O opera- tion is aborted
	Set flip-flop NIOPH1	S/NIOPH1	=	RESET/A +	End I/O sequence
IOB0 + NIOEN	If flip-flop IOEN was not set in IOPH1 SW11 and NIPH10 and NPCP2:				
	and IFAST/L and OU0, enable signals PUC31 and RUC31	PUC31	=	IOPH1 SW13 IFAST/L OU0 (NIOEN +) +	Increment P-register by one
		RUC31	=	IOPH1 SW13 IFAST/L OU0 (NIOEN +) +	Increment private mem- ory register R by one
	and IFAST/L and NOU0, enable signals PDC31 and RDC31	PDC31	=	IOPH1 SW13 IFAST/L NOU0 (NIOEN +) +	Decrement P-register by one
		RDC31	=	IOPH1 SW13 IFAST/L NOU0 (NIOEN +) +	Decrement private mem- ory register R by one
	and IFAST/S, enable signals PDC31, RDC31, and (S/AXRR)	PDC31	=	IOPH1 SW13 IFAST/S (NIOEN +) +	Decrement P-register by one
		RDC31	=	IOPH1 SW13 IFAST/S (NIOEN +) +	Decrement private mem- ory register by one
		(S/AXRR)	=	IOPH1 SW13 IFAST/S (NIOEN +) +	Prepare to transfer con- tents of private memory register to the A-register
	and IFAST/L,set flip-flops MRQ and DRQ	s/mrq	=	(S/MRQ)	Prepare to request next
		(S/MRQ)		(S/MRQ/2) +	stack word from core memory in PH6
		(S/MRQ/2)	=	IFAST/L IOPH1 SW13 (NIOEN +) +	
	-	R/MRQ	=	•••	
		s/drq	=	(S/DRQ) NCLEAR	Inhibits transmission of
		(S/DRQ)	=	(S/MRQ/2) +	another clock until data release signal is received
		R∕DRQ	=	•••	from core memory
	and FAMDST, enable signal (S/SXA)	(S/SXA) PREIO/1	=	FAMDST PREIO/1 + IOPH1 SW13 IOEN NPCP2	Preset adder for AS in IOEN IOIN NIOPH1

Table 3-115. I/O Restoration Phase Sequence (Cont.	Table 3-115.	I/O Restoration I	Phase Sequence	(Cont.)
--	--------------	-------------------	----------------	---------

(Continued)

Phase	Function Performed			Signals Involved	Comments
	Set flip-flop PH6	S/PH6 BRPH6	11 11	BRPH6 NIOEN NCLEAR + IOPH1 SW13 (S/PH6/IO) +	Exit from I/O phases and return to execution phase PH6
(Cont.)		(S/PH6/IC)) =	IOPH1 SW13 NIPH10 NPCP2 (NIOEN +)	
		R/PH6	=	•••	
	Set flip-flops MRQ and DRQ	S/MRQ	=	(S/MRQ)	Prepare to request next
		(S/MRQ)	=	(S/MRQ/2) +	instruction from core memory in PH10
		(S/MRQ/2) =	IOPH1 SW13 IPH10 NPCP2 (NIOEN +) +	
		R∕MRQ	=	•••	Inhibits transmission of
		s/drq	=	(S/DRQ) NCLEAR	another clock until data release signal is received
		(S/DRQ)	=	(S/MRQ/2) +	from core memory
		R∕DRQ	=	• • •	
	Set flip-flop PH10	S/PH10	=	BRPH10 NCLEAR +	Exit from I/O phases and
		BRPH10	=	IOPH1 SW13 IPH10 NPCP2 (NIOEN +) +	return to execution phase PH10
		R/PH10	=	•••	
	If IOBO, set flip-flop NIOBO	S/NIOB0	=	IOPH1 SW13 + RESET/A	Erase I/O abort condition

Table 3-115. I/O Restoration Phase Sequence (Cont.)

Table 3-116.	I/O	Abort	Phase	Sequence
--------------	-----	-------	-------	----------

Phase	Function Performed			Signals Involved	Comments
IOEN NIOIN	One clock long				
NIOPH1 NIOB0	Enable signal IOENNIN	IOENNIN	=	IOEN NIOIN NIOPHI	Indicates I/O disable condition
T5L	Reset flip-flop NIOB0	R/NIOB0	=	(S/1OB0)	Stores I/O abort con-
		(S/IOB0)	=	IOENNIN NIOINH AVO	dition at clock following AVO. Signal AVO sup-
		s/niobo	=	IOPH1 SW13 + RESET/A	plied by the device con- troller system following a new service call, speci- fies an unusual condition
IOEN	One clock long				
NIOIN	Reset flip-flop NIOPH1	R/NIOPH1	=	(S/IOPH1)	Return to IOPH1 SW13
IOB0		(S/IOPH1)	=	IOENNIN IOB0 +	(See table 3–115.)
T5L		S/NIOPH1	=	(R/IOPH1) + RESET/A	
	Enable signal BRSW13	BRSW13	=	AVO IOBO IOENNIN +	

PHASE	GENERAL ACTIVITIES			SPECIAL ACTIVITIES	
AND CLOCK	(APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In
IOEN IOIN NIOPHI T8L or T5L	Setup S/SW8 R/IOEN R/IOFS (S/AXRR/2) S/IOFM DC/D Address To IOFR FRS S				
	I/O Setup $\begin{pmatrix} RR \rightarrow A & [00] \\ R/PEM \\ R/IOSC \\ S/RSCLEN \\ IFAST/L \Rightarrow B \rightarrow S \\ or \\ IFAST/S S \rightarrow P \\ P \rightarrow B \\ IOPH10 \Rightarrow (S/SXA) \\ BRSW10 \\ S/IOFM \\ S/IOFR9 \end{pmatrix}$,	
IOPHO SW9 T8L (RS)	$I/O \\ Setup \\ I/O \\ IFAMDS \\ or \\ IFAST/L \\ or \\ IFAST/S \\ CLEN \\ CLEN \\ OT \\ O$,			

				SPECIAL ACTIVITIES		
PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In	
IOPH0 SW10 T5L	$I/O \\Setup \begin{cases} A \longrightarrow S \\ S \not \rightarrow B \\ IOPH10 \Rightarrow RR \not \rightarrow A [01] \\ (S/SXA) \\ BRSW12 \\ CLEN \\ NIOPH10 \Rightarrow (S/SXC) \\ S/IOFM \\ S/IOFR9 \end{cases}$					
IOPH0 SW11 T8L	$I/O \\Setup \begin{cases} C \longrightarrow S \\ S \not \rightarrow RW [01] \\ (S/SXA) \end{cases}$					
1OPH0 SW12 T5L	$I/O \\Setup \begin{cases} A \longrightarrow S \\ S \not \rightarrow D \\ A8 \implies S/P32 \\ A9 \implies S/P33 \\ DOR \implies S/SW1 \\ IOR \implies S/SW2 \end{cases}$	(S/AXRR/4) S/IOFM S/IOFR8 S/IOPH3 R/IOPH0 BRSW8		S/MRQ S/DRQ S/IOPH2 R/IOPH0	(S/SXDM1)	
IOPH2 SW13 DR				MB		
IOPH2 SW14 T5L				$C \longrightarrow S$ $S \longrightarrow A$ $DECR \longrightarrow (BC0-BC1)$ $BCZ \implies S/IOPH0$ $R/IOPH2$ $BRSW13$ $(S/SXDM1)$		

	× .			SPECIAL ACTIVITIES	
PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In
IOPH0 SW15 T5L	·	S/SW6 (ED) R/SW7 (NES) VORDER ⇒(S/SXA) R/IOPH0 S/IOPH1 BRSW8	$A0 \implies S/B9$ $A1 \implies S/B8$ $(S/B8) (S/B9)$ $D4 ND6$ $S/SW3$ $S/SW6 (ED)$ $R/SW7 (NES)$ $S/IOPH1$ $R/IOPH0$ $BRSW8$		
IOPH1 SW8	I/O Resto- ration	T8L ED NES S/RSA $VORDER \Rightarrow A \longrightarrow S$ $\not \rightarrow P$ Read Backward $\Rightarrow S/B0$ $IOP Control \Rightarrow S/B13$ $IOP Control \Rightarrow S/B13$ $IOP Memory \Rightarrow S/B12$ $IOP Malt \Rightarrow S/B14$ $ADNH \Rightarrow S/B11$ S/RSCLEN	T8L ED NES S/RSA S/RSCLEN	T8L $I \rightarrow P$ S/SW6 S/SW7 ADNH \Rightarrow S/B11 PEM + SW4 \Rightarrow S/B14 SW0 D1 \Rightarrow S/B2 IODC DASW4 \Rightarrow $IODC DASW4 \Rightarrow$ S/SW4 R/IOPH1 S/IOPH3 BRSW8 S/AXRR/4 S/IOFM S/IOFR8	DR A \longrightarrow S \longrightarrow MB NB0 \Rightarrow 1 \longrightarrow P B0 \Rightarrow -1 \longrightarrow P S/SW6 S/SW7 ADNH \Rightarrow S/B11 DAP \Rightarrow S/B9 PEM + DAP D4 \Rightarrow S/B14 SW0 D1 DASW4 \Rightarrow S/B2 IODC DASW4 \Rightarrow S/B2 IODC DASW4 \Rightarrow S/B2 IODC DASW4 \Rightarrow S/SW4 R/IOPH1 S/IOFH3 BRSW8 (S/AXRR/4) S/IOFM S/IOFR8

.

				SPECIAL ACTIVITIES		
PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In	
IOPH2 SW15 T5L	·			AXAL8 DECR \rightarrow (BCO-BC1) NBCZ \Rightarrow BRSW15 BCZ \Rightarrow S/IOPH0 R/IOPH2 BRSW13 (S/SXDM1)		
IOPH3 SW8 T5L		RR-/ A [10] (S/AXRR/4) (S/AXRR/6) S/IOFR8 S/IOFR9 S/SW3 S/B10				
IOPH3 SW9 T5L		RR				
IOPH3 SW10 B1 T5L	·	A + 1 S S A R/B1 (S/SXP1) BRSW10				
IOPH3 SW10 NB1 T5L		$AXSL1(S/SXA)SXAP1 \Rightarrow A + 1 \longrightarrow SSXA \Rightarrow A \longrightarrow S$				
IOPH3 SW11 T5L		A S S P S/MRQ S/MRQP1 AXSR1 (S/SXA)				

.

				SPECIAL ACTIVITIES		
PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In	
IOPH3 SW11 T5L (Cont.)		(S/RW/4) S/IOFM S/IOFR8 R/IOFR9 NSW5 → (R/PEM)				
IOPH3 SW12 T8L		AS S				
IOPH3 SW13 DR		A S RW [11] $MB C$ (S/SXC) $P + 1 P$				
IOPH3 SW14 T5L		C S A (S/SXA) IOTRIN \Rightarrow S/SW5 BRSW10 NIOTRIN \Rightarrow S/MRQ S/DRQ R/SW5				
IOPH3 SW15 DR		A				

PHASE	GENERAL ACTIVITIES	SPECIAL ACTIVITIES			
	(APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In
IOPH0 SW13			T5L /DA/	T8L $(D -1) \longrightarrow S \rightarrow D$ $S1631Z \Rightarrow S/SW0$ $A \rightarrow IODA \rightarrow /DA/$ $(A0-A7)$ Even $\Rightarrow S/IODAP$ $Odd \Rightarrow R/IODAP$ AXAL8 RSCLEN $\Rightarrow I \rightarrow (P32-P33)$ RS \Rightarrow CLEN	T8L $(D -1) \longrightarrow S \rightarrow D$ $S1631Z \implies S/SW0$ R/IODAP NRSCLEN $NP32 NP33$ $\implies (S/CXS)$ RSCLEN $NP32 P33$ $\implies AXAR8$ RSCLEN $P32 NP33$ $\implies AXAR16$ RSCLEN $P32 P33$ $\implies AXAR24$ RSCLEN $P32 P33$ $\implies AXAR24$ RSCLEN $B0$ $\implies 1/-(P32-P33)$ RSCLEN $B0$ $\implies -1/-(P32-P33)$ $RS \implies CLEN$
IOPHO SW14 T8L				VDATAOUT ⇒ BRSW13 S/RSA S/RSCLEN (S/SXDM1) NVDATAOUT ⇒ BRSW8 R/IOPH0 S/IOPH1	DA \longrightarrow S $/$ A, NP32 NP33 \Rightarrow S/MBX S/0 NP32 P33 \Rightarrow S/MBX S/1 P32 NP33 \Rightarrow S/MBX S/2 P32 P33 \Rightarrow S/MBX S/3 CXS \Rightarrow S \longrightarrow C Parity Checks \Rightarrow IOPC Parity Fails \Rightarrow S/IODAP VDATAIN \Rightarrow S/RSA S/RSCLEN (S/SXDM1) BRSW13 NVDATAIN \Rightarrow (S/SXC)

DULACE			SPECIAL ACTIVITIES				
PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In		
IOPH1 SW9 TBL	$ \begin{array}{c} I/O \\ Resto-\\ ration \\ and \\ process-\\ ing of \\ new \\ service \\ call \end{array} \left(\begin{array}{c} RR \\ H \\ RR \\ RR \\ RR \\ P \\ P \\ H \\ RT \\ RT \\ RT \\ S \\ $	B14 ⇒ S∕IODA3 RS ⇒CLEN	$S/SW6$ $S/SW7$ $A2 \Rightarrow S/B1$ $A3 D3 \Rightarrow S/B3$ $A4 D5 \Rightarrow S/B4$ $(S/B3)$ $+$ $(S/B4)$ $D2 \Rightarrow S/IODA2$ $B14 \Rightarrow S/IODA3$ $RS \Rightarrow CLEN$	$RTO9 \Rightarrow \begin{cases} S/SW3 \\ S/SW6 \\ R/SW7 \\ PEM \Rightarrow S/B14 \end{cases}$ $NRTO9 \Rightarrow \begin{cases} S/RSA \\ S/RSCLEN \\ ED \\ ES \end{cases}$	$RTO9 \implies \begin{cases} S/SW3 \\ S/SW6 \\ R/SW7 \\ PEM \implies S/B14 \end{cases}$ $NRTO9 \implies \begin{cases} S/RSA \\ S/RSCLEN \\ ED \\ ES \end{cases}$		
SW10 T5L	$ \begin{array}{c} I/O \\ Resto-\\ration \\ and \\ process-\\ ing of \\ new \\ service \\ call \end{array} \left(\begin{array}{c} A \longrightarrow S \longrightarrow C \\ RR \longrightarrow A \ [00] \\ IOSC \implies S/IOFS \\ (S/RW/2) \\ (S/SXB) \\ S/IOFM \\ column{1}{c} S/IOFM \\ S/IOFM \end{array} \right) $			S/RSA S/RSCLEN ED NES	S/RSA S/RSCLEN ED NES		
SW11 T8L	$ \begin{array}{c} I/O \\ Resto-\\ration \\ and \\ process-\\ ing of \\ new \\ service \\ call \\ \end{array} \begin{array}{c} B \longrightarrow S / - RW [00] \\ 0 \not - (D8-D15) \\ IOSC \\ NIOFS \\ IOSC \\ IFAM \\ S & S/IOFS \\ IOSC \\ IFAM \\ S & (S/SXA) \\ NIFAM \\ NSW3 \\ \end{array} \begin{array}{c} \Rightarrow S/IOFS \\ IOSC \\ IFAM \\ S & (S/SXA) \\ S/SXA \\ NSW3 \\ \end{array} \begin{array}{c} \Rightarrow BRSW13 \\ FAMDS \\ S & (S/AXRR) \\ S/IOFM \\ S/IOFM \\ S/IOFR9 \end{array} $			S/SW7 TODATA SW0 D1 \Rightarrow S/IODA0 SW0 ND0 \Rightarrow S/IODA1 D2 \Rightarrow S/IODA2 B14 \Rightarrow S/IODA3	S/SW7 TODATA SW0 D1 \Rightarrow S/IODA0 SW0 ND0 \Rightarrow S/IODA1 D2 \Rightarrow S/IODA2 B14 \Rightarrow S/IODA3		

•

SDS 901172

			SPECIAL ACTIVITIES					
PHASE AND CLOCK	GENERAL ACTIV (APPLICABLE TO SERVICE CYCLI	Order Out and Data	Order In	Data Out	Data In			
IOPH1 SW12 T5L	$ \begin{array}{c} I/O \\ Resto-\\ration \\ and \\ process-\\ ing of \\ new \\ service \\ call \\ \end{array} \left(\begin{array}{c} IFAST \Longrightarrow \left\{ \begin{array}{c} A \\ P \\ \\ RR \\ \\ RR \\ \\ S/SXD \\ \\ (S/RW/3) \\ S/IOFM \\ S/IOFR9 \\ \end{array} \right) $	∠− B ES ∠− A[01] ES	ED ES S∕RSA S∕RSACLEN NRS →CLEN	ED ES S∕RSA S∕RSACLEN NRS ⇒CLEN	ED ES S∕RSA S∕RSACLEN NRS → CLEN			
IOPH1 SW13 NIOB0 T8L	I/O $D \longrightarrow S \longrightarrow R$ Resto- ration and process- ing of new service call $D \longrightarrow S \longrightarrow R$ $P32 \longrightarrow S8$ $P33 \longrightarrow S9$ $C \longrightarrow D$ $IOEN FSL \implies IO$ $IOEN FSL \implies IO$ $R/IOPH1$ $IOEN FSL \implies IO$	DIN						
IOBO + NIOEN	$ \begin{array}{c} FAST/L \\ OU0 \\ NIOEN \\ FAST/L \\ NOU0 \\ NIOEN \\ FAST/S \\ NIOEN \\ FAST/S \\ (S, IOEN \\ (S, IOE$	$L \Longrightarrow R/IOIN$ $P + 1) \longrightarrow P$ $R +$				res (cont.)		

			SPECIAL	ACTIVITIES	
PHASE AND CLOCK	GENERAL ACTIVITIES (APPLICABLE TO ALL SERVICE CYCLES)	Order Out and Data Chaining	Order In	Data Out	Data In
NIOBO + IOEN (Cont.)	$I/O Resto-rationandprocess-ing ofnewservicecall \begin{cases} NIOEN \\ IFAST/L \\ \Rightarrow {S/MRQ} \\ S/PH0 \\ NIOEN \\ IPH10 \\ \Rightarrow {S/MRQ} \\ S/DRQ \\ S/DRQ \\ S/PH10 \\ IOB0 \Rightarrow R/IOB0 \end{cases}$				

3-138 POWER DISTRIBUTION

The following units supply and distribute power in the Sigma 5 CPU, memory, and peripheral equipment:

- a. Main power distribution box
- b. Power junction box
- c. PT14 converter power supply
- d. PT15 inverter power supply
- e. PT16 logic power supply

- f. PT17 memory power supply
- g. PT18 interface power supply
- 3-139 Main Power Distribution Box

Primary power is supplied to the Sigma 5 system through the main power distribution box in the CPU. The power distribution box, as shown in figure 3-234, contains a LOCAL-OFF-REMOTE switch, five connectors, a contactor, terminal board, and power monitor assembly. Details of the power monitor assembly are presented under the description of the power fail-safe feature in this section.




Figure 3-234. Main Power Distribution Box, Schematic Diagram

The LOCAL-OFF-REMOTE switch (S1, figure 3-234), allows the operator to select whether power shall be turned on and off at the PCP or at some unit of peripheral equipment. The solenoid-actuated contactor (CB1) is controlled through switch S1; this contactor connects the primary power source with the PT14 power supply and the five connectors in the main power distribution box. Duplex connectors J3 and J4 supply power at 120v/60 Hz to unit ventilating fans and to the power junction box. Connectors J1 and P1 connect local and remote power controls, respectively, to S1. The local power control is on the processor control panel; the remote power controls are on the peripheral equipment. Connector J2 supplies source power to the power monitor assembly. Terminal board TB1 serves as a connection point for primary power input.

3-140 Power Junction Box

The power junction box provides four 120v/60 Hz connectors and six 120v/2 kHz connectors. The 60 Hz power is derived from the main power distribution box; the 2 kHz power is obtained from the PT15 power supply.

3-141 Power Supplies


The PT14/PT15 power supply combination changes the 60 Hz source power to 2 kHz, which serves as input to PT16, PT17, and PT18. Detailed descriptions and theories of

operation for the PT-series power supplies are covered in associated technical manuals applicable to each power supply.

A power frequency of 2 kHz is used so that the individual low-voltage high-current power supplies may be small enough to be mounted on each frame. As a result, short, direct connections to the high-current loads are used.

The physical and electrical configuration of power supplies and the locations of voltage terminals are presented in a series of illustrations. Figure 3-235 emphasizes PT16 and PT17 details and shows the mounting of these power supplies relative to the PT14 and PT15 power supplies and main power distribution box. Figure 3-236 shows PT14 and PT15 power supplies, main power distribution box, and power junction box physical details. Figure 3-237 shows the CPU and memory backwiring, with terminals that provide ground, +4v, +8v, -8v, +21.5v, +24v, and +10.25v. Refer to table 3-118 for jacks and pins on which the voltages appear.

Power interconnection varies with the Sigma 5 configuration and peripheral equipment used. Therefore, typical power connections are shown in figure 3-238. One Sigma 5 cabinet and an accessory cabinet for optional equipment are shown as examples. More than one power junction box may be used when a greater number of outlets are required.



- PT16, LOGIC POWER SUPPLY INPUT: 120V, 2000 HZ, SINGLE PHASE REGULATED OUTPUTS: +4V, 100 AMP +8V, 50 AMP -8V, 5 AMP

CB1, CIRCUIT BREAKER/POWER SWITCH

S1, MARGINS SWITCH, HIGH, NORMAL, LOW (USED WITH DIAGNOSTIC TEST)

-F3, FUSE, 3 AG, 125V, 8 AMP

-F2, FUSE, 3 AG, 125V, 8 AMP

-F1, FUSE, 3 AG, 125V, 8 AMP

OVERVOLTAGE ADJUSTMENT

+8V ADJUSTMENT

+4V ADJUSTMENT

- PT17, MEMORY POWER SUPPLY INPUT: 120V, 2000 HZ REGULATED OUTPUTS: 18 TO 25 VDC (ADJUSTABLE) 0-20 AMP 25 VDC, 0-2 AMP

-OVERVOLTAGE ADJUSTMENT

- XY DRIVE, FINE ADJUSTMENT REFERENCE NO.

- XY DRIVE, FINE ADJUSTMENT

- F1, FUSE, 3AG, 250V, 15 AMP

-CB1, CIRCUIT BREAKER/POWER SWITCH

Figure 3-235. Physical Details of Sigma 5 PT16 and PT17 Power Supplies

900630A.359






Figure 3-236. Physical Details of PT14 and PT15 Power Supplies, Main Power Distribution Box, and Power Junction Box





Row	Ground	+4v	+8v	-8v	vc +24v	vd +21.5v	vm +10.25v
A	Pins 0,16,32, 48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pins 50; jacks 1, 2, 3,4,28,30,32			
В	Pins 0,16,32, 48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 1,3, 5,6,7,8,30,32			
С	Pins 0,16,32, 48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 1,3, 5,7,11,25,27			
				Pin 4, jack 32			
D	Pins 0,16,32, 48; all jacks	Pin 49; all jacks	Pin 51; all jacks				
E	Pins 0,16,32, 48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 2, 3, 22			
F	Pins 0,16,32, 48; all jacks	Pin 49; all jacks	Pin 51; all jacks	Pin 50; jacks 3 thru 12, 27 thru 32			
G.	Pins 0, 16, 32, 48; jacks 1, 2, 11, 16 Pins 0, 16, 48; jacks 3 thru 8, 12, 13, 14	Pin 49; jacks 3 thru 8, 11 thru 16	Pin 51; jacks 3 thru 8, 12 thru 16		Pin 1, jack 15	Pin 31; jacks 9,10 Pin 20; jack 15	Pin 21; jacks 9, 10
	Pins 0,20,48; jacks 9,10						
	Pins 16,32; jack 15						
Н	Pins 3, 20; jacks 1 thru 16					Pin 51; jacks 1 thru 16	Pin 21; jacks 1 thru 16
J	Pins 0, 16, 32, 48; jacks 1, 4, 7, 10, 13, 16 thru 32						
	Pins 0,20,48; jacks 2,3,5,6, 8,9,11,12,14, 15						

Table 3-118.	Voltages on	Pins and	Jacks in	Backwiring
--------------	-------------	----------	----------	------------

SECTION IV MAINTENANCE AND PARTS LIST

4-1 MAINTENANCE

Maintenance requirements for the Sigma 5 computer depend upon the selection of optional features and device controllers included in the CPU and core memory. Reference documents for basic and optional features are identified in this section. For maintenance of an item of peripheral equipment and its controller, refer to the appropriate technical and programming manuals.

4-2 SPECIAL TOOLS AND TEST EQUIPMENT

Special tools and test equipment recommended for repair or maintenance of the Sigma 5 computer are listed in table 4–1.

4-3 PREVENTIVE MAINTENANCE

Preventive maintenance of the Sigma 5 computer consists of scheduled diagnostic testing in addition to visual inspection and routine maintenance. Because there are no mechanical devices in the Sigma 5, lubrication and mechanical adjustments are not required.

External surfaces of the Sigma 5 computer cabinets must be kept clean and free of dust. Doors and panels must close completely and be in reasonable alignment. Tops of cabinets must be cleared of all materials so that fan assemblies are able to expel the air taken in at the bottom of the cabinets.

The interior of cabinets must be free of wire cuttings, dust, and other foreign matter. No clip leads or push-on jumpers should be in use during normal operation, and all cables must be neatly dressed by sufficient clamps or routing. All chassis and frames must be properly bolted down, with all hardware in place.

The air filters (SDS part number 117427) should be checked for cleanliness periodically. They may be washed with water and detergent, and reinstalled.

Note

Do not spray the Sigma series filters with adhesive fluid, since it inhibits air flow.

Table 4-1. Special Tools and Test Equipment

Name	Manufacturer's Part No.	Manufacturer
P6010 IBM acces- sories and probe package Oscilloscope	010-0186-00 453	Tektronix Beaverton, Oregon
Wirewrap tool Wirewrap bit Wirewrap sleeve Wire unwrap tool	14XA2 502128 502129 505084(LH)	Gardner-Denver Grand Haven, Mich.
Module extractor Extender Module ZT10 Solder sucker Device controller simulator JK58	126668 117037 (None) 124300	SDS

4-4 DIAGNOSTIC TESTING

Diagnostic test procedures for features of the Sigma 5 computer are described in the documents listed in table 4-2. The diagnostic test programs should be run at intervals not longer than those indicated in table 4-3. Diagnostic test procedures should be run with power supplies at normal, +10 percent level, and -10 percent level.

4-5 ELECTRONIC TESTING

For two- or three-port memories, make the following electrical performance monitoring measurements each time the MEDIC 75 diagnostic program is run.

a. Remove AT11 modules from 6C, 4D, and 8D to present continuous memory requests from all ports.

b. Place address switches for each port to a starting address of zero (see table 4-11).

c. Ground pins 8D-36 (signal ORAB), 4D-36 (signal ORAC), 6C-36 (signal ORBC), and 3D-35 (signal MR).

d. Check that memory cycles (period approximately 860 nsec) are initiated at the following pins by signal CFA.

Pin	Signal	Duration
29C-7	CFA	True approximately 350 nsec
29C-21	CFB	True approximately 60 nsec

e. Ground pin 29C-7 (signal CFA).

f. Check that signal CFB initiates memory accesses approximately every 860 nsec.

g. Ground pin 29C-21 (signal CFB).

h. Check that signal APA causes memory cycles with a period of 1.1 µsec (1100 nsec) at the following pins.

Pin	Signal	Duration
27D-18	APA	True for approximately 250 nsec
27D-2	APB	True for less than 60 nsec

i. Ground pin 27D-18 (signal APA).

j. Check that signal APB causes memory cycles approximately every 1100 nsec, and is true for approximately 250 nsec.

k. Ground pin 27D-2 (signal APB).

I. Check that there are no memory cycles, and that signal MI (pin 28D-2) is false.

m. Remove all grounds attached in steps c, e, g, i, and k, except the one on pin 3D-35 (signal MR).

n. Check that continuous memory cycles are generated from port C (indicating that signals MQA and MQB are locked out), that signal ADC (pin 29D-15) is true, and that MI (pin 28D-2) is true approximately every 860 nsec.

o. Ground pin 8D-36 (signal ORAB).

p. Check that port B initiates memory cycles and that signal CFB (pin 29C-21) is true for approximately 350 nsec.

q. Ground pin 4D-36 (signal ORAC).

r. Check that port A causes memory cycles and that signal CFA (pin 29C-7) is true for approximately 350 nsec.

s. Remove all grounds, and restore address switches to original value.

4-6 SWITCH SETTINGS

Modules ST14 and LT26, included in features of the Sigma 5 computer, require specific settings of switches to enable proper operation of the computer, as summarized in table 4-4. The reference designations for switches on these modules are indicated in figure 4-1 and figure 4-2.

Primary sources for switch position data are listed in table 4-4. Table 4-5 summarizes functions of switches associated with the memory. Tables 4-6 through 4-17 locate modules ST14 and LT26 as specified in module location charts for each feature. Basic and optional features of the Sigma 5 computer are normally assigned locations in accordance with the Sigma 5 System Installation Drawing (137112). However, locations in a specific installation should be verified by consulting documents included with the equipment.

Switches associated with the floating point feature permit display of data stored in the floating point registers on the CPU DISPLAY indicators when the REGISTER SELECT switch is in the EXT position. The type of data displayed is described in detail in Section III of this manual and is summarized in table 4–18.

Table 4-2. Diagnostic Programming Manuals

Publication Number	Publication Title
900712	Sigma 5 and 7 Diagnostic Control Program
900825	Sigma 5 and 7 Memory (≥8K) Test (MEDIC 75)
900870	Sigma 5 and 7 CPU Diagnostic System (Verify)
900891	Sigma 5 and 7 CPU Diagnostic System (Pattern)
900898 •	Sigma 5 and 7 CPU Diagnostic System (Float)
. 900972	Sigma 5 and 7 Relocatable Diagnostic Program Loader
901071	Sigma 5 and 7 Memory Interleaving Test (MIT)
901076	Sigma 5 and 7 Systems Monitor
901126	Sigma 5 and 7 Multiplexor IOP Test
901134	Sigma 5 and 7 Interrupt Test
901135	Sigma 5 and 7 Power Fail–Safe Test
901136	Sigma 5 and 7 Real-Time Clock Test
901158	Sigma 5 and 7 Selector IOP Channel Test
901516	Sigma 5 and 7 CPU Diagnostic Program (Memory Protect)
901519	Sigma 5 CPU Diagnostic System (Suffix)
901523	Sigma 5 CPU Diagnostic System (Auto)




Figure 4-1. Address Selector Module ST14

Table 4-3. Diagnostic Programming Schedule

Feature	P ublication	Interval
Central Processing Unit	*	2 weeks
4K Memory	t	2 weeks
Multiplexing IOP	901126	2 weeks
Real-Time Clock	901136	4 weeks
Power Fail-Safe	901135	8 weeks
Memory Protection	901516	2 weeks
Private Memory Register Extension	900891	2 weeks
Floating Point	900898	2 weeks
External Interrupt Chassis	901134	2 weeks
Memory Expansion (8K, 12K, 16K)	900825	2 weeks

Table 4-3. Diagnostic Programming Schedule (Cont.)

Feature	Publication	Interval
Two- to Three-Port Expansion	**	
Three- to Six-Port Expansion	**	
Additional Eight Subchannels	901126	2 weeks
Selector IOP	901158	4 weeks
Additional Selector Channel	901158	4 weeks

* CPU is tested by five programs (described in publications 900870, 900891, 900898, 901519, and 901523) which also test optional features.

t No test for 4K memory; see publication number 900825 for memory of 8K and greater.

** No test for expansion units. Malfunction detected as part of memory test.




Figure 4–2. Switch Comparator LT26

L

Table 4–4. Switch Setting Data					
Function	MLC	Instal– lation	Module	Table	
Real-Time Clock	135273	133279	ST14	4-6	
Port Expansion	117652	127409	ST14	4-1	
Memory Interleave	117652	127409	ST14	4-8	
Memory Fault Number	117652	127409	ST14	4-9	
Memory Size	117652	127409	ST14	4-10	
MIOP Address	123656	123652	LT26	4-17	
Priority Interrupt					
Most Significant Digit	129700	124469	LT26	4-14	
Least Significant Digit	129700	124469	LT26	4-12	
Register Extension Unit	124819	124816	LT26	4-13	
SIOP Address	134000	133995	LT26	4-15	
SIOP Bus Share	134000	133995	LT26	4-16	
Floating Point	145613	136253	ST14	4-18	
Starting Address	117652	127409	ST14	4-11	

Table 4-5.	Memory Setup	Switches
in	ST14 Modules	

٦

Module Location			Function		
	PORT EX		N		
20C	S1-1	S1-2	S1-3	S1-4	S1-5
200		TARTING	ADDRESS	– PORT C	
	S1-6	S1-7	S1-8	S1-9	S1-10
	S		ADDRESS	– PORT A	
	S1-11	S1-12	\$1-13	S1-14	S 1-15
	MEMOR	y size	INTE	RLEAVE S	IZE
21C	S1-1	\$1-2	51-3	S1-4	S1-5
210	INTERLE	AVE			
	SIZE		MEM	ORY NUM	ABER
	S1-6	S1-7	51-8	S1-9	S1-10
	S	TARTING	ADDRESS -	- PORT B	_
	51-11	S1-12	S1-13	S1-14	S 1-15

Counter 1	S1-12	S1-13	S1-14	\$1-15	
Counter 2	S1-7	S1-8	S1-9	S1-10	
Counter 3	\$1-2	S1-3	S1-4	\$1-5	
External Freq	0	0	0	0	
500 Hz	1	0	0	0	
2000 Hz	х	1	0	0	
8000 Hz	х	х	0	1	
Notes					

Table 4-6.Address Selector Module ST14 Switch
Settings for Counters (Location 3K)

Notes

- 1. X denotes that switch setting is irrelevant
- 2. Input counter 4 always wired to 500 \mbox{Hz}

Table 4–7. Switch Settings for ST14 Modules in Port Expansion (Location 20C)

Condition	Switch
Port A Expanded	S1-2 set to 1
Port A Not Expanded	S1-2 set to 0
Port B Expanded	S1-1 set to 1
Port B Not Expanded	S1-1 set to 0

Table 4–8. Switch Settings for ST14 Modules in Memory Interleave (Location 21C)

Interleave Size	S1-3	S1-4	S1-5	S1-6
None	0	0	0	0
8K	1	0	0	0
16K	0	1	0	0
32 K	0	0	1	0
64K	0	0	0	1

Table 4–9. Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C)

Memory Number	S1-8	S1-9	S 1- 10
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0

Table 4–9. Switch Settings for ST14 Modules Which Determine Memory Fault Number (Location 21C) (Cont.)

Memory Number	S1-8	S1-9	S1-10		
5	1	0	1		
6	1	1	0		
7	1	1	1		
Note					
Memory fault lights are numbered 1 through 8, so					

Table 4–10. Switch Settings for ST14 Modules Which Indicate Memory Size (Location 21C)

that light number is one greater than switch code.

Memory Size	S1-1	S1-2
4K	0	0
8K	0	1
12K	1	0
16K	1	1

Table 4-11. Starting Address in ST14 Modules

			_		
Port A (20 C)	S11	S12	S13	S14	S15
Port B (20 C)	S6	S7	S8	S9	S10
Port C (21 C)	S11	S12	S13	S14	\$15
Memory Size					
0K	0	0	0	0	0
4K	0	0	0	0	1
8K	0	0	0	1	0
12K	0	0	0	1	1
16K	0	0	1	0	0
20 K	0	0	1	0	1
24K	0	0	1	1	0
28 K	0	0	1	1	1

(Continued)

Table 4-11. Start	ing Address in	ST14 Modules	(Cont.)
-------------------	----------------	--------------	---------

A DESCRIPTION OF THE OWNER OWNER OF THE OWNER OWNER OF THE OWNER OWNE			_		
Port A (20 C)	S11	S12	\$13	S14	S15
Port B (20 C)	S6	S7	S 8	S9	S10
Port C (21 C)	S11	S12	S13	S14	S15
Memory Size					
32 K	0	1	0	0	0
36 K	0	1	0	0	1
40 K	0	1	0	1	0
44K	0	1	0	1	1
48 K	0	1	1	0	0
52 K	0	1	1	0	1
56 K	0	1	1	1	0
60 K	0	1	1	1	1
64K	1	0	0	0	0
68K	1	0	0	0	1
72 K	1	0	0	1	0
76K	1	0	0	1	1
80 K	1	0	1	0	0
84K	1	0	1	0	1
88K	1	0	1	1	0
92 K	1	0	1	1.	1
96 K	1	1	0	0	0
100 K	1	1	0	0	1
104K	1	1	0	1	0
108K	1	1	0	1	1
112K	1	1	1	0	0
116K	1	1	1	0	1
120K	1	1	1	1	0
124K	1	1	1	1	1

Table 4-12.	Switch Settings for LT26 Modules in
Priority Inter	rupt (Least Significant Address Digit)

Module Location	Interrupt Level Address*	Switch Module (1 J)	Switch Setting ^t
7J	X0	None	0
	X1	None	0

Module Location	Interrupt Level Address*	Switch Module (1J)	Switch Setting ^t
8J	X2	S1-1	1
	ХЗ	S1-2	1
L6	X4	S1-3	1
	X5	S1-4	1
10J	X6	S1-5	1
	X7	S1-6	1
14J	X8	\$1 - 7	1
	X9	S1-8	1
15 J	XA	S1-9	1
	ХВ	S1-10	1
16J	хс	\$1-11	1
	XD	\$1-12	1
17J	XE	None	0
	XF	S1-13	1

Table 4–12. Switch Settings for LT26 Modules in Priority Interrupt (Least Significant Address Digit) (Cont.)

Notes

*X denotes the most significant digit of the address, and is determined by the group select switches in the priority interrupt chassis

 $^{\rm t}{\rm Switches}$ corresponding to vacant module locations must be set to 0

Table 4–13. Switch Settings for LT26 Modules in Register Extension Units (Location 32A)

Register Extension Unit Assembly	S3-2	S3-1	S2-2
4 thru 7	0	0	1
8 thru 11	0	1	0
12 thru 15	0	1	1
16 thru 19	1	0	0
20 thru 23	1	0	1
24 thru 27	1	1	0
28 thru 31	1	1	1
Note			
Positions of S2-1, S1-1, S4-1, and S4-2 irrelevant			

Required Group No.	Address	S1-1	S2-1	S3-1	S4-1
2	60 - 6F	0	0	1	0
3	70 - 7F	0	0	1	1
4	80 - 8F	0	1	0	0
5	90 - 9F	0	1	0	1
6	A0 - AF	0	1	1	0
7	BO – BF	0	1	1.	1
8	C0 - CF	1	0	0	0
9	D0 - DF	1	0	0	1
A	E0 – EF	1	0	1	0
В	F0 – FF	1	0	1	1
с	100 - 10F	1	1	0	0
D	110 - 11F	1	1	0	1
E	120 - 12F	1	1	1	0
F	130 - 13F	1	1	1	ו
Note					
Settings of S1–2, S2–2, S3–2, and S4–2 irrelevant					

Table 4-14.Switch Settings for LT26 Module in Location30J of Priority Interrupt (Most Significant Address Digit)

Table 4–15. Switch Settings for LT26 Module in SIOP Unit (Location 8F)

Unit Address	S1-1	S2-1	S3-1	S4-1
0	0	0	0	x
1	0	0	1	x
2	0	1	0	x
3	0	1	1	x
4	1	0	0	х
5	1	0	1	х

Table 4–15.	Switch Settings for LT26 Module in
SIOP	Unit (Location 8F) (Cont.)

Unit Address	S1-1	S2-1	S3-1	S4-1
6	1	1	0	х
7	1	1	1	х
	1	Notes		
 S1-2 and S2-2 used for optional bus share S4-1 must be 1 for last IOP in system, 0 for all others 				

Table 4–16. Switch Settings for LT26 Module Using Optional Bus Share with SIOP (Location 8F)

SIOP	S1-2	S2-2
First	1	1
Second	0	1

Table 4-17.	Switch Settings for LT26 Module in
	MIOP Unit (Location 13C)

Unit Address	S1-1	S2-1	S3-1	S1-2*
0	0	0	0	X
1	0	0	1	×
2	0	T	0	×
3	0	1	1	×
4	1	0	0	x
5	1	0	1	x
6	1	1	0	x
7	1	1	1	x

* S1-2 must be 0 for the last MIOP in the system and 1 for all others

Table 4-18.	Switch	Settings	for	Display	of Fl	oating
Point R	egister	Informati	on*	(Locatio	on 6A	s)

	SWITCH	H SETTI	NGSt		
S1-5	S1-4	S1-3	S1 - 2	S1-1	INFORMATION DISPLAYED
0	×	х	x	х	Miscellaneous
1	0	0	0	0	Sum Bus, Lower
1	0	0	0	1	Sum Bus, Upper
1	1	0	0	0	A-Register, Lower
1	1	0	0	1	A-Register, Upper
1	0	1	0	0	B-Register, Lower
1	0	. 1	0	1	B-Register, Upper
1	0	0	1	0	D-Register, Lower
1	0	0	1	1	D-Register, Upper
* PF				ch on Pi	CP must be set to FXT

REGISTER SELECT switch on PCP must be set to EXT and REGISTER DISPLAY switch must be set to ON

[†]X indicates that the switch position is irrelevant

4-7 CORRECTIVE MAINTENANCE

4-8 Wirewrap Techniques

Solderless wirewrap is done with the wirewrap tools listed in table 4-1. For detailed information about solderless wirewrap, see SDS Application Bulletin 64-51-07.

4-9 Power Supplies

Power supplies are installed on the frames of the Sigma 5 computer as described in section I. Reference documents for maintenance of the power supplies are listed in table 4–19.

4-10 PARTS LISTS

The tables and figures in this section list and illustrate replaceable parts of the Sigma 5 computer group, including the accessory cabinet, the central processing unit, and the memory cabinet, with optional equipment listed in typical arrangements.

4-11 TABULAR LISTINGS (Tables 4-20 through 4-51)

The replaceable parts are arranged in tables of parts lists, starting with the listing of the main assemblies of the equipment, table 4-20. Each main assembly is then broken down into subassemblies or component parts. Breakdown by table continues until all replaceable parts down to a field-replaceable level have been listed and illustrated.

4-12 ILLUSTRATIONS (Figures 4-3 through 4-14)

Each parts list table has an accompanying illustration that indicates the parts described in the table and their locations in the assembly that has been listed.

4-13 PARTS LIST TABLES

Each parts list table is arranged in six columns as follows:

a. Figure and index number of the listed part.

b. Brief description of the part.

c. The reference designator of the part as shown on the schematic diagrams for that part.

- d. Manufacturer's code for the part.
- e. Manufacturer's part number for the part.
- f. Quantity of the part used per assembly.

4-14 MANUFACTURER CODE INDEX (Table 4-52)

The manufacturers of parts listed in these tables are identified by code numbers. Their names and addresses may be found by consulting the manufacturer code index at the end of this section.

Table 4–19.	Reference	Documents	for	Sigma	5
	Power	Supplies			

Power Supply	Assembly Drawing	Installation Drawing	Schematic Diagram	Technical Manual
PT14	117262	123310	123311	SDS 901078
PT15	117263	123310	123381	SDS 901078
PT16	117264	123352	123533	SDS 901080
PT17	117265	123636	123637	SDS 901079
PT18	127137	127156	127157	SDS 900866

¹Although typical arrangements are listed in this section, customer requirements would determine exact arrangements.




Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-3	Sigma 5 Computer Group		SDS		
4-0	. Central Processing Unit With Integral IOP (see table 4–21 for parts break–		SDS	117282	1
	down)* . Basic 4K Memory Module (see table 4–30 for parts breakdown)		SDS	132546	1-8
	. Options:				
	 Real-Time Clock (see table 4-32 for parts breakdown) 		SDS	117616	1
	. Power Fail-Safe, (see table 4–33 for parts breakdown)		SDS	1 176 12	1
	Memory Protection Feature (see table 4–34 for parts breakdown)		SDS	134101	1
	Additional Register Block (see table 4–35 for parts breakdown)		SDS		1-15
	Floating Point Arithmetic (see table 4–39 for parts breakdown)		SDS	134099	1
	Interrupt, two level (see table 4–40 for parts breakdown)		SDS	132206	1- 112
	Interrupt Control Chassis (see table 4–41 for parts breakdown)		SDS	117330	1-14
	Additional Groups of 8 Multiplexor Channels for Integral IOP (see table 4–42 for parts breakdown)		SDS	134077	1-;
	Memory Expansion Kit, 4K to 8K (see table 4–43 for parts breakdown)		SDS	117638	1-4
	Memory Expansion Kit, 8K to 12K (see table 4–44 for parts breakdown)		SDS	117639	1-4
	Memory Expansion Kit, 12K to 16K (see table 4–45 for parts breakdown)		SDS	117640	1-4
	Two-Way Access (see table 4–46 for parts breakdown)		SDS	129463	1-8
	Three–Way Access (see table 4–47 for parts breakdown)		SDS	128125	1-8
	Port Expander F (see table 4–48 for parts breakdown)		SDS	130625	1-4

Table 4-20. Sigma 5 Computer Group, Replaceable Parts

*The Sigma 5 group may consist of a Central Processing Unit without integral IOP, Model 8202, in place of the Central Processing Unit with integral IOP Model 8201. Modules required for the integral IOP are shown in figure 4–8.


Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-3 (Cont.)					
	Port Expander S (see table 4–49 for parts breakdown)		SDS	130626	1-4
	IOP/DC Expansion Kit (see SDS publication No. 901515 for parts break- down)		SDS	117618	
	I/O Processor (see SDS publication No. 901515 for parts breakdown)		SDS	117610	
	Selector I/O Processor "A" (see SDS publication No. 901515 for parts breakdown)		SDS	117620	
	Selector I/O Processor "B" (see SDS publication No. 901515 for parts break- down)		SDS	117620	
	External Interface Feature (see table 4–50 for parts breakdown)		SDS	137086	1
	External IOP Interface Feature (see table 4–51 for parts breakdown)		SDS		1
		·····			

Table 4-20. Sigma 5 Computer Group, Replaceable Parts (Cont.)

Table 4-21.	Central Processing	Unit With	Integral	IOP,	Replaceable Parts
-------------	--------------------	-----------	----------	------	-------------------

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-3	Central Processing Unit With Integral IOP (see table 4–20 for next higher assembly)		SDS	117282	Re
	CPU Cabinet No. 1:				
	 Frame No. 1 (see table 4–22 for parts breakdown) 				1
	 Frame No. 2 (see table 4–22 for parts breakdown) 				1
	. Power Distribution Assembly (see table 4–25 for parts breakdown)		SDS	130155	1
	. Power Supply, PT14 (see SDS publica– tion No. 901078 for parts breakdown)		SDS	117262	1
	. Power Supply, PT15 (see SDS publica– tion No. 901078 for parts breakdown)		SDS	117263	1
	. Power Supply, PT16 (see SDS publica- tion No. 901080 for parts breakdown)		SDS	1 17264	2
	. Power Distribution Box Assembly (see table 4–27 for parts breakdown)		SDS	117428	1
	. Module Assembly (see table 4–28 for parts breakdown)		SDS	146275	1
	Accessory Cabinet No. 1:				
	 Frame No. 2 (see table 4–22 for parts breakdown) 				1
	. Power Supply, PT18 (see SDS publica- tion No. 900866 for parts breakdown)		SDS	127137	1
	. Power Supply, PT16 (see SDS publica- tion No. 901080 for parts breakdown)		SDS	117264	1
	. Processor Control Panel (see table 4–29 for parts breakdown)	. *	SDS	133280	1
	. Power Distribution Box Assembly (see table 4–27 for parts breakdown)		SDS	117428	1

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-4	Frame Assembly (see table 4–21 for next higher assembly)		SDS		Ref
	. Fan, Top, Assembly (see table 4–23 for parts breakdown)		SDS	123943	1
	. Fan, Bottom, Assembly (see table 4–24 for parts breakdown)		SDS	117320	1






Figure 4-4. Frame Assembly With Fan Arrangement

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-4	Fan, Top, Assembly (see table 4–22 for next higher assembly)		SDS	123943	Ref
	. Fan, electric		139	104052	3
	. Cord, ac		378	126374-001	1

Table 4-23. Fan, Top, Assembly, Replaceable Parts

Table 4-24. Fan, Bottom, Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-4	Fan, Bottom, Assembly (see table 4–22 for next higher assembly)		SDS	117320	Ref
	. Fan, electric		139	104052	3
	. Cord, ac		378	126374-001	1

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-5	Power Distribution Assembly (see table 4–21 for next higher assembly)		SDS	130155	Ref
-1	. Contactor, 3-pole	CB1	211	130422-001	1
-2	. Switch, toggle, 3-position	S1	54	130462	1
-3	. Outlet, duplex, female	J3, J4	106	127672	2
-4	. Block, terminal	тві	107	109432-007	5
-5	. Inlet, flanged, male	PI	365	127675	1
-6	. Connector, female	ונ	365	101430	1
-7	. Socket, female	J2	51	100544	1
-8	Power Monitor Assembly (see table 4–26 for parts breakdown)		SDS	132389	1
	· · · · · · · · · · · · · · · · · · ·				

Table 4-25. Power Distribution Assembly, Replaceable Parts

•




Figure 4-5. Power Distribution Assembly

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-6	Power Monitor Assembly (see table 4–25 for next higher assembly)		SDS	132389	Ref
-1	. Fan, electric		139	104052	1
-2	. Connector, solder tail	J1, J2, J3	356	117874	3
-3	. Transistor, SDS 225, 01, 02		1	107820	2
-4	. Post, extractor, fuse	XF1	49	100331	1
-5	. Switch, subminiature toggle, spdt	S1	54	107396	1
-6	. Diode, rectifier, SDS 125	CR1, CR2, CR3 CR4, CR5, CR6	211	123939	6
-7	• Transformer, power supply	ті	145	1 171 15	1
-8	. Resistor, wirewound, 20w	RI	45	101155-102	1
-9	. Capacitor, electrolytic	C2 ·	20	108474-019	1
-10	. Capacitor, electrolytic	с1, сз	20	108474-004	2
-11	. Plug, 10 pin	P1	51	100532	1
-12	. Cable Driver Assembly, AT13		SDS	125260	1
-13	. Detector Assembly, WT22		SDS	131183	1
-14	. Regulator Assembly, WT21		SDS	131181	1
-15	. Fuse, 3 AG, slow burning	Fl	48	124865-011	1

Table 4-26. Power Monitor Assembly, Replaceable Parts




Figure 4-6, Power Monitor Assembly

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-7	Power Distribution Box Assembly (see table 4–21 for next higher assembly)		SDS	117428	Ref
-1	. Power Distribution Box		SDS	126846	1
-2	. R ecept acle, female (twist lock)		106	127677	3
-3	. Receptacle, female		106	127672	2
-4	. Connector, male		365	127679	1
-5	. Connector, male		365	127674	1
			l		

Table 4-27.	Power Distribution	Box Assembly,	Replaceable Parts
-------------	---------------------------	---------------	-------------------




Figure 4-7. Power Distribution Box Assembly

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Module Assembly (see table 4–21 for next higher assembly)		SDS	146275	Ref
	. Cable Receiver, printed wire assembly, AT10		SDS	123018	1
	. Cable Driver Receiver, printed wire assembly, AT11		SDS	123019	4
	. Cable Driver, printed wire assembly, AT12		SDS	124629	2
	. Cable Driver, printed wire assembly, AT21		SDS	127797	7
	. Clock Driver, printed wire assembly, AT23		SDS	128166	4
	. Clock Driver, printed wire assembly, AT13		SDS	125260	2
	. Buffered AND/OR Gate, printed wire assembly, BT10		SDS	1 16056	9
	. Band Gate, printed wire assembly, BT11		SDS	1 16029	22
	. Gated Buffer, printed wire assembly, BT16		SDS	125262	21
	. Gated Buffer, printed wire assembly, BT17		SDS	126330	2
	. Band Gate, printed wire assembly, BT18		SDS	126613	7
	. Buffered Matrix, printed wire assembly, BT13		SDS	116407	1
	. Clock Oscillator, printed wire assembly, CT16		SDS	133694	1
	. Delay Line, printed wire assembly, DT14		SDS	127319	3
	. Register Flip-Flop, printed wire assem- bly, FT17		SDS	124628	6
	. Counter Flip–Flop, printed wire assembly, FT18		SDS	124634	10
	. Universal Flip-Flop, printed wire assembly, FT22		SDS	124713	24
	. Fast Access Memory, 16X18, printed wire assembly, FT25		SDS	126743	4
	. Buffered Latch No. 3, printed wire assembly, FT26		SDS	126856	1
	. Register Flip-Flop, printed wire assembly, FT41		SDS	133251	1
	. Gate Expander No. 1, printed wire assembly, GT10		SDS	124750	2

Table 4-28. Module Assembly, Replaceable Parts


Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8 (Cont.)	. Gate Expander No. 2, printed wire assembly, GT11		SDS	125271	6
	. Gate Expander, printed wire assembly, GT12		SDS	133375	ε
	. Delay Line Sensors, printed wire assembly, HT15		SDS	127391	2
	. Gated Delay Line Sensors, printed wire assembly, HT16		SDS	128011	1
	. Inverter Matrix, printed wire assembly, IT13		SDS	117000	1
	. Gated Inverter, printed wire assembly, IT16		SDS	125264	33
	. Gated Inverter, printed wire assembly, IT17		SDS	126331	4
	. Gated Inverter, printed wire assembly, IT20		SDS	126747	18
	. NAND Gate, printed wire assembly, IT25		SDS	128190	29
	. NAND Gate, printed wire assembly, IT18		SDS	126372	1
	. NAND Gate, printed wire assembly, IT26		SDS	128192	1
	. Buffer Inverter No. 1, printed wire assembly, LT13		SDS	123016	5
	. Buffer Inverter No. 2, printed wire assembly, LT14		SDS	123017	12
	. Priority Interrupt, printed wire assem- bly, LT16		SDS .	123379	4
	. Carry No. 1, printed wire assembly, LT18		SDS	123590	5
	. Logic Element, printed wire assembly, LT20		SDS	124717	ε
	. Logic Element, printed wire assembly, LT21		SDS	126615	
	. Clock Logic, printed wire assembly, LT29		SDS	127643	
	. Adder No. 3, printed wire assembly, LT42		SDS	133383	17
	. SW Module, printed wire assembly, ST14		SDS	123008	
	. Time Base Selector, printed wire assem- bly, ST29		SDS	129460	


Table 4-28. Module Assembly, Replaceable Parts (Cont.)

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8 (Cont.)	. Terminator Module, printed wire assem- bly, XT10		SDS	116527	40
	. Clock Term, printed wire assembly, XT18		SDS	132009	4
	. Cable Plug-Clock, printed wire assem- bly, ZT23		SDS	128164	5
	. Jumper Module, printed wire assembly, ZT50	v	SDS	139244	1

Table 4-28. Module Assembly, Replaceable Parts (Cont.)

Figure 4-8. Module Assembly, CPU Cabinet No. ', Frame 1 (Sheet 1 of 2 sheets)





		NOTES : MODULES REQUIRED FOR ADDITIONAL GROUPS OF EIGHT MULTIPLEXER CHANNELS FOR THE INTEGRAL IOP, ASSY NO. 134077 (1) MODULE REQUIRED FOR THE EXTERNAL IOP INTEGRACE SEATURE (2) MODULE REQUIRED FOR THE EXTERNAL IOP INTEGRACE SEATURE (2) MODULE REQUIRED FOR THE EXTERNAL IOP INTEGRACE SEATURE (3) USE ZT46 PART NO. 130443-442 (RIBBON CABLE) FROM IO 03F 325 (2) MODULE REQUIRED FOR THE EXTERNAL IOP INTEGRACE SEATURE	
·	Fig		
	gure No	03E 32M (1) USE ZT46 PART NO. 130443-852 (RIBBON CABLE) FROM TO (12) USE ZT46 PART NO. 130443-852 (RIBBON CABLE) FROM TO (13) USE ZT46 PART NO. 133212-182 (RIBBON CABLE) FROM TO 01M 01R	
	o. 4	USE PART NO. 132212-171 FOR OTHER ZT45'S	
	, <mark>,</mark>	02A 31K 01D 32N	
	Ţ	02E 31P	
	Modul Frame 1		
	e l		
	.		
	Assem (Sheet		
	Assembl Sheet 2		
	2		
	of ک		
	CP 2 s		
4	PU (she 1172≠		
4-25/	 e O		
5			
4-26	net 6/2		
8			_


Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-9	Processor Control Panel Assembly (see table 4-21 for next higher assembly)		SDS	133280	Ref
-1	Switch, lever, single state	S2, S4, S6 thruS12, S41, & S41	384	124406-001	11
-2	Switch, lever	S76, S77	384	124406-003	2
-3	Switch, lever, 8 station	S24 thru S39 S44 thru S75	384	124404	6
-4	Switch, lever	S21, S22, S23, S43	156, 384	126993	4
-5	Switch, lever	S5, S20, S42	156, 384	126994	3
-6	Switch, alternating action dpdt	\$19	162, 203, 381	111455	1
-7	Switch, momentary, dpdt	\$13, \$14, \$16, \$17, \$18	162, 203, 381	111459	5
-8	Switch, rotary	S1	55, 208	115928	1
-9	Switch, rotary	S3	SDS	133967	1
-10	Switch, thumbwheel, 1-6 position	S16	82, 140, 387	126600-003	1
-11	Lamp, miniature, incandescent		83, 84, 211, 382	102266	18
-12	Lamp, miniature, incandescent		56, 63, 104	123710	88
- 13	Receptacle, female	J32	365	101430	1
-14	Speaker, miniature	SP1	379, 380	108042	1
- 15	Receptacle, male	131	365	127675	1
-16	Lampholder (INTERRUPT)	DS22	162, 203, 381	116284-002	1
-17	Lampholder (WAIT)	DS23	162, 203, 381	116284-003	1
-18	Lampholder (RUN)	DS24	162, 203, 381	116284-004	1
-19	Lampholder (NORMAL MODE)	DS25	162, 203, 381	116284-005	1
-20	Lampholder (CLEAR)	DS26	162, 203, 381	116284-006	1
-21	Lampholder (LOAD)	DS27	162, 203, 381	116284-007	1
-22	Lampholder (I/O RESET)	D\$99	162, 203, 381	116284-008	1
-23	Lampholder (CPU RESET)	DS100	162, 203, 381	116284-009	1


Table 4-29. Processor Control Panel Assembly, Replaceable Parts


(Continued)


Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-9 (Cont.)					
-24	Lampholder (POWER)	DS28	162, 203, 381	116284-010	1
-25	Lamp Driver, printed wire assembly, QT14		SDS	132055	1
-26	Console Interface, printed wire assembly, NT26		SDS	134936	7
-27	Cable Plug-Clock, printed wire assembly, ZT23		SDS	124164	1
-28	Block, terminal	TBI	107	109432-009	1
-29	Connector, one pin		221	130811	2
		•			

Table 4-29. Processor Control Panel Assembly, Replaceable Parts (Cont.)












Ŕ

₩/



NOTE: REFERENCE SDS DWG: 133280-28, 38

Fig. & Index No.	Description	Reference Designator	Manu facturer	Part No.	Qty
4-3	Memory Module, basic 4K (see table 4–20 for next higher assembly))		SDS	132546	Ref
	. Frame No. 1 (see table 4–22 for parts breakdown)*		SDS		1
	. Frame No. 2 (see table 4–22 for parts breakdown)*		SDS		1
	. Power Supply, PT16 (see SDS publica- tion No. 901080 for parts breakdown)		SDS	117264	I
	. Power Supply, PT17 (see SDS publica- tion No. 901079 for parts breakdown)		SDS	117265	1
	. Module Assembly (see table 4–31 for parts breakdown)		SDS		1
	. Memory Cabinet [†] Assembly, power distribution box (see table 4–27 for parts breakdown)		SDS	117428	1
		2 2			
			l		

Table 4-30. Memory Module, Basic 4K, Replaceable Parts

*The first basic memory block (up to 16K with memory increments, assemblies 117638, 117639, and 117640) is contained in frame 2 of memory cabinet 1. The next memory block is contained in frame 1 of memory cabinet 1. Additional memory blocks, up to 8 total, are contained in memory cabinets 2 through 4

[†]Additional memory cabinets are added as required

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Module Assembly (see table 4–30 for next higher assembly)		SDS		Ref
	. Core Diode Module Assembly		SDS	111550	1
	. Core Diode Module Assembly		SDS	111549	3
	. Cable Receiver, AT10		SDS	123018	1
	. Cable Driver Receiver, AT11		SDS	123019	6
	. Rejection Gate, AT16		SDS	126611	2
	. Cable Driver Receiver, AT31		SDS	133053	1
	. Gated Buffer, BT16		SDS	125265	6
	. Fast Buffer, BT22		SDS	127393	11
	. Buffered AND/OR Gate, BT24		SDS	130967	3
	. Band Gate, BT25		SDS	130947	1
	. Delay Line, DT11		SDS	126963	2
	. Buffered Latch No. 2, FT37		SDS	130942	3
	. Buffered Latch No. 3, FT38		SDS	130952	7
	. Memory Sense Amplifier, HT11		SDS	123010	6
	. Delay Line Sensor, HT15		SDS	127391	3
	. Memory Preamplifier, HT26		SDS	131633	6
	. Gated Inverter, 1T14		SDS	126617	6
	. Gated Inverter, IT16		SDS	125264	3
	. NAND/NOR Gate, IT24		SDS	128188	2
	. NAND Gate, IT25		SDS	128190	2
	. Logic Element, LT19		SDS	123915	1
	. Logic Element with inverter, LT20		SDS	124717	1
	. Logic Element with buffer, LT21		SDS	126615	5
	. Parity Generator, LT34		SDS	130958	9
)			

Table 4-31. Module Assembly, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	. Memory Switch A, ST10		SDS	123005	10
(Cont.)	. Memory Switch B, ST11		SDS	123006	16
	. Toggle Switch Module, ST14		SDS	123008	2
	. Memory Preamp Selector, ST15		SDS	123012	1
	. Voltage Regulator, ST17		SDS	131292	1
	. Inhibit Driver, ST21		SDS	132153	6
	. Memory Driver, ST22		SDS	132159	1
	. Strobe Generator, ST34		SDS	130902	2
	. Terminator Module, XT10		SDS	116257	16
	. Resistor Module C, XT13		SDS	127791	9
	. Resistor Module D, XT14		SDS	127793	1
	. Cable Intra-frame Assembly, ZT35		SDS	132411-171	3
	. Coaxial Cable Connection		SDS	115832	2
	. Resistor Connector Assembly		SDS	127315	2

Table 4-31 Module Assembly, Replaceable Parts (Cont.)




Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Real-Time Clock (see table 4–20 for next higher assembly)		SDS	1 176 16	Ref
	. Printed Wire Assembly, LT16		SDS	123379	2
			r.		

Table 4-32. Real-Time Clock, Replaceable Parts

Table 4-33.	Power Fail-Safe,	Replaceable Parts
-------------	------------------	--------------------------

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
 4-8	Power Fail–Safe (see table 4–20 for next higher assembly)		SDS	117612	Ref
	. Printed Wire Assembly, LT16		SDS	123379	1

Table 4-34.	Memory	Protection	Feature,	Replaceable Parts
-------------	--------	------------	----------	-------------------

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Memory Protection Feature (see table 4–20 for next higher assembly)		SDS	134101	Ref
	. Fast Access Memory, FT25		SDS	123743	4
	. NAND/NOR Gate, IT24		SDS	128188	1

-

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qt
4-8	Additional Register Block (see table 4–20 for next higher assembly)		SDS		Ref
	. High–Speed Register Page (see table 4–36 for parts breakdown)		SDS	117621	1
	. Register Extension Unit (see table 4–37 for parts breakdown)		SDS	130071	1,
	. Register Extension Unit Interface (see table 4–38 for parts breakdown)		SDS	132208	1
ment the assemblie	e first three additional register blocks (0 to 3) additional register blocks. The next four add es and one register extention unit, as do the (e register extension unit interface is added wit	litional register bloc 8–11) blocks and the	ks (4 to 7) require one to e (12 to 15) blocks.		

Table 4-35. Additional Register Block, Replaceable Parts


Table 4-36.	High-Speed	Register Page,	Replaceable Parts
-------------	------------	----------------	-------------------

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	High–Speed Register Page (see table 4–35 for next higher assembly)		SDS	117621	Ref
4-11*	. Printed Wire Board Assembly, FT25		SDS	126743	4

*The first three high-speed register page modules are installed in the CPU and are shown in figure 4-8. Additional modules are installed in the register extension units, assembly No. 130071, and are shown in figure 4-11.

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-11	Register Extension Unit (see table 4–35 for next higher assembly)		SDS	130071	Ref
	. Printed Wire Board Assembly, AT11		SDS	123019	5
	. Printed Wire Board Assembly, BT16		SDS	125262	2
	. Printed Wire Board Assembly, IT16		SDS	125264	1
	. Printed Wire Board Assembly, LT26		SDS	126982	1
	. Printed Wire Board Assembly, XT10		SDS	116257	3

Table 4-37. Register Extension Unit, Replaceable Parts







Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Register Extension Unit Interface (see table 4–35 for next higher assembly)		SDS	132208	Ref.
4-11	. Printed Wire Board Assembly, AT11		SDS	123019	4
	. Printed Wire Board Assembly, AT23		SDS	128166	1
	. Cable Module Assembly, ZT23		SDS	128164	2

Table 4-38. Register Extension Unit Interface, Replaceable Parts

			Part No.	Qty
4-8 4-12	Floating Point Arithmetic (see table 4–20 for next higher assembly)	SDS	134099	Ref.
	. Cable, single condition coaxial	SDS	128147-372	14
	. Printed Wire Board Assembly, AT23	SDS	128166	2
	. Printed Wire Board Assembly, BT10	SDS	116056	3
	. Printed Wire Board Assembly, BT11	SDS	116029	2
	. Printed Wire Board Assembly, BT16	SDS	125262	3
	. Printed Wire Board Assembly, BT18	SDS	126613	1
	. Printed Wire Board Assembly, FT18	SDS	124634	4
	. Printed Wire Board Assembly, FT22	SDS	124713	10
-	. Printed Wire Board Assembly, FT26	SDS	126856	4
	. Printed Wire Board Assembly, FT41	SDS	133251	7
1	. Printed Wire Board Assembly, GT11	SDS	124881	2
	. Printed Wire Board Assembly, GT12	SDS	133375	7
	. Printed Wire Board Assembly, IT16	SDS	125264	9
	. Printed Wire Board Assembly, IT17	SDS	126331	1
	. Printed Wire Board Assembly, IT25	SDS	128190	3
	. Printed Wire Board Assembly, IT26	SDS	128192	1
	. Printed Wire Board Assembly, LT18	SDS	123590	9
	. Printed Wire Board Assembly, LT20	SDS	124717	2
	. Printed Wire Board Assembly, LT42	SDS	133383	29
	. Printed Wire Board Assembly, ST14	SDS	123008	1
	. Printed Wire Board Assembly, XT10	SDS	116257	11
	. Printed Wire Board Assembly, ZT25	SDS	128164	1
	. Ribbon Cable Assembly, ZT46	SDS	133204-113	1

Table 4-39. Floating Point Arithmetic, Replaceable Parts


Figure 4-12. Module Assemblies, Accessory Cabinet No. 1, Frame 1, Floating Point



4-42

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-13	Interrupt, 2 Level Assembly (see table 4–20 for next higher assembly)		SDS	132206	Ref.
	. Printed Wire Board Assembly, LT16		SDS	123379	1

Table 4-40.	Interrupt,	2 Level	Assembly,	Replaceable Parts
-------------	------------	---------	-----------	--------------------------



,

Figure 4-13. Module Assembly, Interrupt Control Chassis

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-13	Interrupt Control Chassis (see table 4–20 for next higher assembly)		SDS	117330	Ref.
	. Printed Wire Board Assembly, AT11		SDS	123019	4
	. Printed Wire Board Assembly, AT13		SDS	125260	1
	. Printed Wire Board Assembly, BT16		SDS	125262	1
	. Printed Wire Board Assembly, BT17		SDS	126330	2
	. Printed Wire Board Assembly, BT18		SDS	126613	1
	. Printed Wire Board Assembly, LT25		SDS	128190	2
	. Printed Wire Board Assembly, LT26		SDS	126982	1
	. Printed Wire Board Assembly, ST14		SDS	123008	1
	. Printed Wire Board Assembly, XT10		SDS	116982	1

Table 4-41. Interrupt Control Chassis, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	Additional Groups of Eight Multiplexer Channels for Integral IOP (see table 4–20 for next higher assembly)		SDS	134077	Ref.
	. Printed Wire Board Assembly, FT25		SDS	126743	4
			T T		

Table 4-42. Additional Groups of Eight Multiplexer Channels for Integral IOP, Replaceable Parts

Table 4-43. Memory Expansion Kit, 4K to 8K, Replaceable Parts

Description	Reference Designator	Manufacturer	Part No.	Qty
Memory Expansion Kit, 4K to 8K (see table 4–20 for next higher assembly)		SDS	117638	Ref.
. Core Diode Module Assembly		SDS	111549	3
. Core Diode Module Assembly		SDS	111550	1
. Memory Preamplifier		SDS	131633	5
. Memory Switch A, HT26		SDS	123005	2
• Memory Switch B, ST11		SDS	123006	16
. Memory Driver, ST22		SDS	132159	1
	Memory Expansion Kit, 4K to 8K (see table 4–20 for next higher assembly) . Core Diode Module Assembly . Core Diode Module Assembly . Memory Preamplifier . Memory Switch A, HT26 . Memory Switch B, ST11	Description Designator Memory Expansion Kit, 4K to 8K (see table 4-20 for next higher assembly) . . Core Diode Module Assembly . . Core Diode Module Assembly . . Memory Preamplifier . . Memory Switch A, HT26 . . Memory Switch B, ST11 .	DescriptionDesignatorManufacturerMemory Expansion Kit, 4K to 8K (see table 4–20 for next higher assembly)SDSSDS. Core Diode Module AssemblySDSSDS. Core Diode Module AssemblySDSSDS. Memory PreamplifierSDSSDS. Memory Switch A, HT26SDSSDS. Memory Switch B, ST11SDSSDS	DescriptionDesignatorManufacturerPart No.Memory Expansion Kit, 4K to 8K (see table 4-20 for next higher assembly)SDS117638. Core Diode Module AssemblySDS111549. Core Diode Module AssemblySDS111550. Memory PreamplifierSDS131633. Memory Switch A, HT26SDS123005. Memory Switch B, ST11SDS123006

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Memory Expansion Kit, 8K to 12K, (see table 4–20 for next higher assembly)		SDS	117639	Ref.
	. Core Diode Module Assembly		SDS	111549	3
	. Core Diode Module Assembly		SDS	111550	1
	. Memory Switch A, ST10		SDS	123005	8
	. Memory Driver, ST22		SDS	132159	1
	. Memory Preamplifier, HT26		SDS	131633	6

Table 4-44. Memory Expansion Kit, 8K to 12K, Replaceable Parts

Table 4-45. Memory Expansion Kit, 12K to 16K, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Memory Expansion Kit, 12K to 16K (see table 4–20 for next higher assembly)		SDS	117640	Ref.
	. Core Diode Module Assembly		SDS	111549	3
	. Core Diode Module Assembly		SDS	111550	1
	. Memory Preamplifier, HT26		SDS	131633	5
;					
	-				

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Two-Way Access (see table 4–20 for next higher assembly)		SDS	129463	Ref.
	. Cable Receiver, AT10		SDS	123018	1
	. Cable Driver Receiver, AT11		SDS	123019	3
	. Buffered Latch No. 2a, FT37		SDS	130942	3
	. Logic Element with Inverter, LT20		SDS	124717	1
	. Logic Element with Buffer, LT21		SDS	126615	1

Table 4-46. Two-Way Access, Replaceable Parts

Table 4-47. Three-Way Access, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-10	Three-Way Access (see table 4–20 for next higher assembly)		SDS	128125	Ref.
	. Cable Receiver, AT10		SDS	123018	1
	. Cable Driver Receiver, AT11		SDS	123019	3
	. Buffered Latch, FT37		SDS	130942	3
	. Logic Element with Inverter, LT20		SDS	124717	1
	. Logic Element with Buffer, LT21		SDS	126615	1

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-14	Port Expander F Assembly* (see table 4–20 for next higher assembly)		SDS	130625	Ref.
	. Memory Cabinet, Frame No. 3		SDS	117264	1
	. Power Supply, PT16 (see SDS publica- tion No. 901080 for parts breakdown)				
	. Cable Plug Module Assembly		SDS	133763	5
	. Cable Receiver Assembly, AT10		SDS	123018	4
	. Cable Driver Receiver Assembly, AT11		SDS	123019	16
	. Rejection Gate, printed wire assembly, AT16		SDS	126611	2
	. Gated Buffer, printed wire assembly, BT15		SDS	117389	1
	. Fast Buffer, printed wire assembly, BT22		SDS	127393	2
	. Buffered AND/OR Gate, printed wire assembly, BT24		SDS	130967	1
	. Buffered Latch No. 3, printed wire assembly, FT26		SDS	126856	1
	. Buffered Latch No. 2a, printed wire assembly, FT37		SDS	130942	14
	. Buffered Latch No. 3a, printed wire assembly, FT38		SDS	130952	7
	. Gated Inverter, printed wire assembly, IT15		SDS	117375	1
	. Gated Inverter, printed wire assembly, IT16		SDS	125264	6
	. Logic Element with inverter, printed wire assembly, LT20		SDS	124717	4
	. Logic Element with buffer, printed wire assembly, LT21		SDS	126615	4
	 Address Selector, printed wire assembly, ST14 		SDS	123008	2
	. Terminator Module, printed wire assembly, XT10		SDS	116257	10
	. Cable Plug Module Assembly	P252-P253	SDS	133763-201	2
	. Cable Plug Module Assembly	P252-P253	SDS	133763-301	2
	. Cable Plug Module Assembly	P252-P253	SDS	133763-401	1

Table 4-48. Port Expander F Assembly, Replaceable Parts

*Port expander F is the first port expander installed in a memory cabinet and is used to expand the first block of memory (frame 2) in the cabinet.

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-14	Port Expander S Assembly* (see table 4–20 for next higher assembly)		SDS	130626	Ref
	. Memory Port Expander S Assembly		SDS	133651	1
	. Cable Plug Module Assembly		SDS	133763	5
	. Rejection Gate, printed wire assembly, AT16		SDS	126611	2
	. Gate Buffer, printed wire assembly, BT15		SDS	117389	1
	. Fast Buffer, printed wire assembly, BT22		SDS	127393	2
	. Buffered AND/OR Gate, printed wire assembly, BT24		SDS	130967	1
	. Buffered Latch No. 3a, printed wire assembly, FT38		SDS	130952	7
	. Gated Inverter, printed wire assembly, IT15		SDS	117375	1
	. Logic Element with inverter, printed wire assembly, LT20		SDS	124717	4
	. Logic Element with inverter, printed wire assembly, LT21		SDS	126615	4
	. Address Selector, printed wire assembly, ST14		SDS	123008	2
	. Terminator Module, printed wire assembly, XT10		SDS	116257	3
	, Ribbon Cable, printed wire assembly, ZT45		SDS	133212-171	2
	. Cable Plug Modules, printed wire assembly	P252-P253	SDS	133763-601	3
	. Cable Plug Modules, printed wire assembly	P252-P253	SDS	133763-651	2

Table 4-49. Port Expander S Assembly, Replaceable Parts


*Port expander S is the second port expander installed in memory cabinet and is used to expand the second block of memory (frame 1) in the cabinet.

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	External Interface Feature (see table 4–20 for next higher assembly)		SDS	137086	Ref.
	. Cable Driver Receiver Assembly, AT11			123019	4
	. Cable Driver Assembly, AT12			124629	1
	. Universal Flip-Flop Assembly, FT22			124713	6
	. Gate Expander No. 1 Assembly, GT11			124881	2
	. Inverter Matrix Assembly, IT13			117000	1

Table 4-50. External Interface Feature, Replaceable Parts

Table 4–51. External IOP Interface Feature, Replaceable Parts

Fig. & Index No.	Description	Reference Designator	Manufacturer	Part No.	Qty
4-8	External IOP Interface (see table 4–20 for next higher assembly)		SDS		Ref.
	. Printed Wire Board Assembly, AT13		SDS	125260	1
	- -				



TUDIC + UL, THAILOIGCIOICI COUC INGCA	Table	4-52.	Manufacturer	Code	Index
---------------------------------------	-------	-------	--------------	------	-------

Code No.	Name	Address
1	Motorola Semiconductor Products, Inc.	P. O. Box 2953, Phoenix, Ariz. 85002
7	RCA, Electronic Components & Devices	415 S. 5th St., Harrison, N. J. 07029
8	Silicon Transistor Corp.	150 Glen Cove Rd., Carle Place, N. Y. 11514
20	Sangamo Electric Co.	Box 359, 1301 N. Eleventh St., Springfield, Ill. 62705
23	Sprague Electric Co.	481 Marshall St., N. Adams, Mass. 01248
25	General Electric Co., Capacitor Dept.	P. O. Box 158, Irmo, S. C. 29063
45	Dale Electronics, Inc.	1342 28th Avenue, Columbus, Neb. 68601
48	Littlelfuse, Inc.	800 E. Northwest Hwy., Des Plaines, Ill. 60016
49	Bussman Manufacturing Div. McGraw–Edison Co.	University at Jefferson, St. Louis, Mo. 63107
51	Cinch Manufacturing Co.	1026 S. Homan Avenue, Chicago, Ill. 60624
53	Ohmite Manufacturing Co.	3635 Howard St., Skokie, Ill. 60076
54	Cutler-Hammer, Inc.	321 N. 12th St., Milwaukee, Wisc. 53201
55	Centralab Electronics	900 E. Keefe Ave., Milwaukee, Wisc. 63201
56	Eldema Corp.	18435 Susana Rd., Compton, Calif. 90221
63	Transitron Electronic Corp.	168–182 Albion St., Wakefield, Mass. 01881
82	Elco Corp.	Maryland Rd. & Computer Ave., Willow Willow Grove, Md. 19090
83	Chicago Miniature Lamp Works	Dept. E, 4433 Ravenswood Ave. Chicago, III. 60640
84	General Electric Co., Miniature Lamp Dept.	Nela Park, Cleveland, Ohio 44112
104	Dialight Corp.	60 Stewart Ave,, Brooklyn, N. Y. 11237
106	Arrow-Hart & Hegeman Electric Co.	103 Hawthorne St., Hartford, Conn. 06106
107	Allen-Bradley Co.	1201 Second St., Milwaukee, Wisc. 53204
121	Astro Dynamics, Inc.	2nd Ave., Northwest Industrial Pk., Burlington, Mass.
139	Rotron Manufacturing Co.	Woodstock, N. Y. 12498
140	The Digitran Co.	855 S. Arroyo Pkwy., Pasadena, Calif. 91105

Code No.	Name	Address
145	Malco Manufacturing Co., Inc.	4025 W. Lake St., Chicago, Ill. 60624
156	Capitol Machine & Switch Co.	36 Balmforth St., Danbury, Conn. 06813
162	Honeywell, Micro Switch Div.	11 W. Spring St., Freeport, Ill. 61033
175	Ward Leonard Electric Co.	75 South St., Mt. Vernon, N. Y. 10550
194	P. R. Mallory & Co., Inc.	3029 E. Washington St., Indianapolis, Ind. 46206
203	Master Specialities Co.	15020 Figueroa, Gardena, Calif. 90247
204	Alco Electronic Products, Inc.	3 Wolcott Ave., Lawrence, Mass. 01843
208	Oak Manufacturing Co.	E. Crystal Lake Ave., Dept, EL, Crystal Lake, III. 60014
211	Westinghouse Electric Corp., Lamp Div.	MacArthur Blvd., Bloomfield, N. J. 07003
244	Hardwick, Hindle Products	Huntington, Ind. 46750
340	Bryant Electric	1421 State, Bridgeport, Conn. 06600
365	Harvey Hubbell, Inc.	Narvey Street & Boxtwick, Bridgeport, Conn.
376	C & K Components	103 Morse St., Newton, Mass. 02158
377	Standard Tool & Manufacturing Co.	738 Schuyler Ave., Lyndhurst, N. J.
378	Electric Parts Manufacturing Co., Inc.	508–10 25th St., Union City, N. J. 07087
381	Korry Manufacturing Co.	233 8th St., N., Seattle, Wash. 98109
382	Union Carbide	270 Park Avenue, N. Y., N. Y. 10017
383	Pass and Seymour, Inc.	Solvay Station, Syracuse, N. Y. 13209
384	Switchcraft, Inc.	5533 N. Elston Ave., Chicago, Ill. 60630
385	Lectrohm, Inc.	5560 Northwest Hwy, Chicago, Ill. 60600
387	Cycle-Dyne, Inc.	134–20 Jamaica Ave., Jamaica, N. Y. 11418

Table 4–52. Manufacturer Code Index (Cont.	•])
--	-----	---