Nx586[™] Processor Databook

PRELIMINARY December 6, 1994

NexGen, Incorporated 1623 Buckeye Drive Milpitas, CA 95035

Copyright © 1993, 1994 by NexGen, Inc.

The goal of this databook is to enable our customers to make informed purchase decisions and to design systems around our described products. Every effort is made to provide accurate information in support of these goals. However, representations made by this databook are not intended to describe the internal logic and physical design. Wherever product internals are discussed, the information should be construed as conceptual in nature. No presumptions should be made about the internal design based on this document. Information about the internal design of NexGen products is provided via nondisclosure agreement ("NDA") on a need to know basis.

The material in this document is for information only and is subject to change without notice. NexGen reserves the right to make changes in the product specification and design without reservation and without notice to its users. THIS DOCUMENT DOES NOT CONSTITUTE A WARRANTY OF ANY KIND WITH RESPECT TO THE NEXGEN INC. PRODUCTS, AND NEXGEN INC. SHALL NOT BE LIABLE FOR ANY ERRORS THAT APPEAR IN THIS DOCUMENT.

All purchases of NexGen products shall be subject to NexGen's standard terms and conditions of sale. THE WARRANTIES AND REMEDIES EXPRESSLY SET FORTH IN SUCH TERMS AND CONDITIONS SHALL BE THE SOLE WARRANTIES AND THE BUYER'S SOLE AND EXCLUSIVE REMEDIES, AND NEXGEN INC. SPECIFICALLY DISCLAIMS ANY AND ALL OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, AGAINST INFRINGEMENT AND OF MERCHANTABILITY. No person is authorized to make any other warranty or representation concerning the performance of the NexGen products. In particular, NexGen's products are not specifically designed, manufactured or intended for sale as components for the planning, design, construction, maintenance, operation or use of any nuclear facility or other ultra-hazardous activity, and neither NexGen nor its suppliers shall have any liability with respect to such use.

Trademark Acknowledgments

NexGen, Nx586, RISC86, NexBus, NxPCI, NxMC and NxVL are trademarks of NexGen, Inc.

IBM, PC AT, and PS/2 are registered trademarks of International Business Machines, Inc. Tri-state is a registered trademark of National Semiconductor Corporation. VESA and VL-Bus are a trademark of Video Electronics Standards Association.

Restricted Rights and Limitations

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in technical Data and Computer Software clause at 252.277-7013.

Contents

Preface	v
Notation	v
Related Publications	vii
The Nx586 ProcessorFeatures	1
Nx586 Processor with Floating-Point Execution Unit Featur	es2
Nx586 Signals	4
Nx586 Pinouts by Signal Names	6
Nx586 Pinouts by PGA Pin Numbers	
Nx586 Pinouts by JEDEC Pin Numbers	
Nx586 NexBus/NexBus5 Signals	
NexBus/NexBus5 Arbitration	
NexBus/NexBus5 Cycle Control	19
NexBus Cache Control	
NexBus Transceivers	23
NexBus/NexBus5 Address and Data	24
Nx586 L2 Cache Signals	29
Nx586 System Signals	
Nx586 Clocks	
Nx586 Interrupts and Reset	32
Nx586 Test and Reserved Signals	
Nx586 Alphabetical Signal Summary	34
Hardware Architecture	41
Bus Structure	41
Processor Bus	
L2 Cache Bus	
Internal 64-bit Execution Unit Bus	
Operating Frequencies	
	47

Storage Hierarchy	48
Transaction Ordering	51
Cache and Memory Subsystem	52
Characteristics	52
Level-2 Cache Power-on RESET Configurations	53
Cache Coherency	54
State Transitions	55
Invalid State	57
Shared State	58
Exclusive State	58
Modified State	59
Interrupts	59
Clock Generation	60
Dura On southern	64
Bus Operations	
Level-2 Asynchronous SRAM Accesses	61
Level-2 Synchronous SRAM Accesses	63
NexBus and NexBus ⁵ Arbitration and Address Phase	
NexBus Basic Operations.	
NexBus ⁵ Single-Qword Memory Operations	66
NexBus ⁵ Cache Line Memory Operations	
NexBus ⁵ I/O Operations	
NexBus ⁵ Interrupt-Acknowledge Sequence	
NexBus ⁵ Halt and Shutdown Operations	
Obtaining Exclusive Use Of Cache Blocks	
NexBus ⁵ Intervenor Operations	
Modified Cache-Block Hit During Single-Qword Operations	
Modified Cache-Block Hit During Four-Qword (Block) Operations	75
Electrical Data	77
Mechanical Data	79
Glossary	83
Index	89

Figures

Figure 1	Nx586 Functional Block Diagram	3
Figure 2	Nx586 Signal Organization	
Figure 3	Nx586 Pin List, By Signal Name	6
Figure 4	Nx586 Pin List, By PGA Pin Name	9
Figure 5	Nx586 Pin List, By JEDEC Pin Name	11
Figure 6	Nx586 PGA Pinout Diagram (Top View)	13
Figure 7	Nx586 PGA Pinout Diagram (Bottom View)	
Figure 8	Nx586 JEDEC Pinout Diagram (Top View)	15
Figure 9	Nx586 JEDEC Pinout Diagram (Bottom View)	16
Figure 10	NexBus/NexBus5 Address and Status Phase	24
Figure 11	Byte-Enable Usage during I/O Transfers	26
Figure 12	Byte-Enable Usage during Memory Transfers	26
Figure 13	Bus-Cycle Types	27
Figure 14	Nx586 Bus Structure Diagram	41
Figure 15	Nx586 Basic System Diagram	42
Figure 16	Nx586 with Systems Logic containing NexBus Transceivers	43
Figure 17	Example System with the Nx586 and NexBus5	44
	System Clocking Relationships	
Figure 19	Nx586 Internal Architecture	47
Figure 20	Storage Hierarchy (Reads)	49
Figure 21	Storage Hierarchy (Writes)	50
Figure 22	Cache Characteristics	52
Figure 23	L2 Cache SRAM Interface Modes	53
	Basic Cache-State Transitions	
•	Cache State Controls	
	Bus Snooping	
	Clocking Modes	
_	Level-2 Asynchronous Cache Read and Write	
_	Level-2 to Level-1 Asynchronous Cache Line Fill	
_	Level-2 Synchronous Cache Read and Write	
Figure 31	Fastest NexBus Single-Qword Read	65
Figure 32	Fastest NexBus Single-Qword Write	65
Figure 33	Fastest Nev Rus 5 Single-Oward Read	67

Figure 34 Fast NexBus ⁵ Single-Qword Read with a delayed GXACK	67
Figure 37 Fastest NexBus ⁵ Single-Qword Write	70
Figure 38 NexBus ⁵ Single-Qword Write With Wait States	
Figure 39 Interrupt Acknowledge Cycle	
Figure 40 Halt and Shutdown Encoding	
Figure 41 NexBus5 Single-Qword Read Hits Modified Cache Block	
Figure 42 Nx586 Package Diagram (top)	80
Figure 43 Nx586 Package Diagram (side)	
Figure 44 Nx586 Package Diagram (bottom)	

Preface

This databook covers the Nx586TM processor (called *the processor*). The databook is written for system designers considering the use of these devices in their designs. We assume an experienced audience, familiar not only with system design conventions but also with the x86 architecture. The *Glossary* at the end of the book defines NexGen's terminology, and the *Index* gives quick access to the subject matter.

NexGen's Applications Engineering Department welcomes your questions and will be glad to provide assistance. In particular, they can recommend system parts that have been tested and proven to work with NexGenTM products.

Notation

The following notation and conventions are used in this book:

Devices and Bus Names

- Processor or CPU—The Nx586 processor described in this book.
- NxVLTM Systems Logic—The NxVL system controller described in the NxVL System Controller Databook.
- NxPCI[™] Systems Logic—The NxPCI system controller described in the *NxPCI System Controller Databook*.
- NxMCTM Memory Logic—The NxMC memory controller described in the *NxMC Memory Controller Databook*.
- NexBus⁵ System Bus—The NexGen system bus, including its multiplexed address/status and data bus (NxAD<63:0>) and related control signals.
- NexBus Processor Bus—The Nx586 processor bus, including its multiplexed address/status and data bus (AD<63:0>) and related control signals.

Signals and Timing Diagrams

Active-Low Signals—Signal names that are followed by an asterisk, such as ALE*, indicate active-low signals. They are said to be "asserted" or "active" in their low-voltage state and "negated" or "inactive" in their high-voltage state.

- Active-High Signals—Signal names, such as GALE, that indicate active-high signals. They
 are said to be "asserted" or "active" in their high-voltage state and "negated" or "inactive" in
 their low-voltage state.
- Bus Signals—In signal names, the notation $\langle n:m \rangle$ represents bits n through m of a bus.
- Reserved Bits and Signals—Signals or bus bits marked "reserved" must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by NexGen for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the non-reserved bits before writing back to the register.
- Source—In timing diagrams, the left-hand column indicates the "Source" of each signal. This is the chip or logic that outputs the signal. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. In some cases, signals take on different names as outputs are logically ORed in group-signal logic.
- *Tri-state*®—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the high and low level.
- Invalid and Don't Care—In timing diagrams, signal ranges that are invalid or don't care are filled with a screen pattern.

Data

- Quantities—A word is two bytes (16 bits), a dword or doubleword is four bytes (32 bits), and a qword or quadword is eight bytes (64 bits).
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries, in which each byte can be separately enabled.
- *Abbreviations*—The following notation is used for bits and bytes:

```
Bits b as in "64b/qword"

Bytes B as in "32B/block"

kilo k as in "4kB/page"

Mega M as in "1Mb/sec"

Giga G as in "4GB of memory space"
```

- Little Endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left: the little end is on the right and the big end is on the left. Data structure diagrams in memory show small addresses at the bottom and high addresses at the top. When data items are "aligned," bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated according to the little-endian convention.
- Bit Ranges—In a range of bits, the highest and lowest bit numbers are separated by a colon, as in <63:0>.
- Bit Values—Bits can either be set to 1 or cleared to 0.

• Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h, binary numbers are followed by a b, and decimal numbers are followed by a d.

Related Publications

The following books treat various aspects of computer architecture, hardware design, and programming that may be useful for your understanding of NexGen products:

NexGen Products

- NxVL System Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.
- NxPCI System Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.
- NxMC Memory Controller Databook, NexGen, Milpitas, CA, Tel: (408) 435-0202.

Bus Standards

- VESA VL-Bus Version 2.0, Video Electronics Standards Association, San Jose CA 1993.
- PCI Local Bus Specification Revision 2.0, Peripheral Component Interconnect Special Interest Group, Hillsboro, Oregon, 1993.

x86 Architecture

- John Crawford and Patrick Gelsinger, Programming the 80386, Sybex, San Francisco, 1987.
- Rakesh Agarwal, 80x86 Architecture & Programming, Volumes I and II, Prentice-Hall, Englewood Cliffs, NJ, 1991.

General References

John L. Hennessy and David A. Patterson, *Computer Architecture*, Morgan Kaufmann Publishers, San Mateo, CA, 1990.

PRELIMINARY Nx586™ Processor vii

The Nx586 Processor Features

NexGen has independently developed a high performance x86 processor design utilizing state-of-the-art technologies. The Nx586 processor is the first implementation of NexGen's innovative and patented RISC86 microarchitecture and also includes the five key elements found in 5th generation processors: Superscalar execution, on-chip Harvard architecture L1 code and data caches, branch prediction, 64-bit wide buses, and advanced floating point capabilities. The NexGen Nx586 processor is an advanced 5th generation 32-bit Superscalar x86 compatible processor that provides market leading performance. The Nx586 represents the core building block of a new class of personal computers.

The following are some of the key features of the Nx586 Processor:

- Full x86 Binary Compatibility—Supports 8, 16 and 32-bit data types and operates in real, virtual 8086 and protected modes.
- Patented RISC86™ Superscalar Microarchitecture—Multiple operations are executed simultaneously during each cycle.
- Multi-Level Storage Hierarchy—Branch prediction, readable write queue, on-chip L1 code and data caches and unified L2 cache.
- Separate (Harvard Architecture) on-chip L1 Code and Data Caches—supports on-chip 4-way, 16kByte Code and 16kByte Data caches using MESI Cache Consistency Protocol.
- On-Chip L2 Cache Controller— supporting 4-way, unified, MESI modified write-back cache coherency protocol on 256kB or 1MB of external cache using standard asynchronous SRAMs.
- Patented Branch Prediction Logic—Reduces both control dependencies and branch cycle counts
- Dual-Port Caches—64-bit reads and writes are serviced in parallel in a single clock cycle.
- Caches Decoupled From Processor Bus—Both the L1 and L2 caches are accessed on separate dedicated buses.
- **Two-Phase, Non-Overlapped Clocking**—Integrated phase-locked loop bus-clock doubler. Processor operates at twice the system bus frequency.
- Three 64-Bit Synchronous Buses—NexBus (the processor bus), L2 SRAM bus, and internal Floating-Point Unit bus and is fully integrated into the processor microarchitecture.
- NexBus and NexBus⁵ Support— The Nx586 supports both NexBus interface protocols.

PRELIMINARY Nx586™ Processor 1

Nx586 Processor with Floating-Point Execution Unit Features

The NexGen Nx586 Processor is available with an integrated floating-point execution unit. The floating-point execution unit is an expansion of the Nx586 superscalar pipelined microarchitecture. It adds specific x86 architecture floating point operations including arithmetic, exponential, logarithmic, and trigonometric functions. This execution unit is part of the RISC86 pipeline to ensure maximum floating-point calculation speed. This version of the Nx586 is plug compatible with the Nx586. The following are some of the key features:

- Nx586 Feature Set—Includes all the features of the Nx586.
- MCM Technology—The Processor and Floating-Point Unit are housed in a Multi-Chip-Module.
- Fully Integrated Floating-Point unit into RISC86 Microarchitecture—Operates in parallel with the Nx586 Address, and Integer Units. Increased performance due to Speculative floating-point requests.
- **Binary Compatible**—Runs all x86-architecture floating-point binary code.
- Optional— No hardware reconfiguration necessary if not present. Pin compatible with Nx586.
- Dedicated Internal 64-Bit Processor Bus—Fast, synchronous, non-multiplexed interface to Nx586 Processor Core.
- **High Bus Bandwidth** Simple arbitration on the Floating-Point bus to maximize bandwidth. Arbitration and data transfers occur in parallel, one clock apart.

The Nx586 processor fully implements the industry standard x86 instruction set to be able to run the vast amount applications and operating systems available. This implementation is accomplished through the use of NexGen's patented RISC86 microarchitecture. The innovative RISC86 approach dynamically translates x86 instructions into RISC86 instructions. As shown in the figure below, the Nx586 takes advantage of RISC performance principles. Due to the RISC86 environment, each execution unit is more specialized, smaller and compact. The RISC86 microarchitecture contains many state-of-the-art computer science techniques to achieve very high performance, including Register Renaming, Data Forwarding, Speculative execution, and Out-of-Order execution.




Figure 1 Nx586 Functional Block Diagram

The Level-2 cache controller is on chip for increased performance and reduced access overhead. The L2 cache controller does not have to arbitrate for the dedicated L2 Cache bus. L2 cache accesses can begin on any clock cycle. The greatest advantage comes when the CPU operating frequency is high. Accesses to the L2 cache remain at full speed and not at the slower system bus rate. Therefore, the Nx586 scales in performance linearly with respect to the operating frequency.

Nx586 Signals

Figure 2 shows the signal organization for the Nx586 processor. The processor core supports signals for NexBus (the processor bus) or NexBus⁵ (the system bus), L2 cache, and the optional Floating-Point Unit. Many types of devices can be interfaced to the NexBus⁵, including a backplane, multiple Nx586 processors, shared memory subsystems, high-speed I/O, and industry-standard buses. All signals are synchronous to the NexBus⁵ clock (NxCLK) and transition at the rising edge of the clock with the exception of four asynchronous signals: INTR*, NMI*, GATEA20, and SLOTID<3:0>. All bi-directional NexBus⁵ signals are floated unless they are needed during specific time periods, as specified in the *Bus Operation* chapter. The normal state for all reserved bits is high.

NexBus is the original processor protocol that defines how a localized processor, coprocessor and L2 cache are connected to the NexBus⁵ system interface protocol in a multi-processor type of environment. Processors using the NexBus standard must provide bus transceivers to convert the NexBus interface to NexBus⁵.

One type of NexBus signals deserve special mention:

Buffered Address and Data Bus—Address, status and data phases are multiplexed on the AD<63:0> bus. This bus is interfaced to NexBus⁵ through transceivers, for which control signals are provided by the processor.

Two types of NexBus⁵ signals deserve special mention:

- Group Signals—There are several group signals on the NexBus⁵, typically denoted by signal names beginning with the letter "G." Active-low signals such as ALE* are driven by each NexBus⁵ device, and the NexBus⁵ arbiter derives an active-high group signal (such as GALE) and distributes it back to each device.
- Central Bus Arbitration—Access to the NexBus⁵ is arbitrated by an external NexBus⁵ Arbiter. NexBus⁵ masters request and are granted access by this Arbiter. For the Nx586 processor, central bus arbitration has the advantage of back-to-back processor access most of the time while supporting fast switching between masters. Typical systems logic will provide the combined functions of NexBus⁵ Arbiter, and Alternate-Bus Interface (the system-logic interface to other system buses). The memory controller function may be included or designed as a separate device connected to NexBus⁵.




Figure 2 Nx586 Signal Organization

Nx586 Pinouts by Signal Names

	150.50	5.		804	/EDE0	D'	O'read.	- BOA	/EDE0	T	0:1
PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal
Pin#	Pin#	Туре	Name	Pin#	Pin#	Type	Name	Pin#	Pin#	Type	Name
449	J37	<u> </u>	ALE*	195	AT14	1/0	CDATA<42>	12	AE1		NC NO
18	AU1		ANALYZEIN	185	AN13	1/0	CDATA 443>	17	AR1		NC NC
168	AL11	0	ANALYZEOUT	155	AU9	1/0	CDATA (44>	20	B2 D2	-	NC NC
340 34	N31	0	AREQ*	163 171	AT10 AU11	1/0	CDATA<45> CDATA<46>	21	F2		NC NC
	AM2	0	CADDR<10>	179	AT12	1/0	CDATA<46>	22	H2		NC NC
90	AN5 AK6	00	CADDR<11> CADDR<12>	217	AN17	1/0	CDATA<47>	23	K2		NC NC
88	AJ5	0	CADDR<12>	227	AT18	1/0	CDATA<49>	25	P2		NC NC
106	AH6	Ö	CADDR<13>	80	N5	1/0	CDATA<5>	37	A3		NC NC
142	AF8	ŏ	CADDR<15>	225	AM18	1/0	CDATA<50>	56	B4		NC NC
169	AN11	0	CADDR<16>	224	AK18	1/0	CDATA<51>	74	A5		NC NC
35	AP2	0	CADDR<17>	201	AN15	1/0	CDATA<52>	77	G5	-	NC
141	AD8	Ö	CADDR<3>	211	AT16	1/0	CDATA<53>	78	J5		NC
123	AE7	ö	CADDR<4>	209	AM16	1/0	CDATA<54>	79	L5	- 1	NC
124	AF7	Ö	CADDR<5>	219	AU17	1/0	CDATA<55>	84	AA5	-	NC
32	AH2	ŏ	CADDR<6>	240	AK20	1/0	CDATA<56>	93	B6	- 1	NC
14	AJ1	0	CADDR<7>	251	AU21	1/0	CDATA<57>	95	F6	- 1	NC
33	AK2	Ö	CADDR<8>	249	AN21	1/0	CDATA<58>	96	H6	-	NC
15	AL1	0	CADDR<9>	248	AL21	1/0	CDATA<59>	97	K6	-	NC
89	AL5	0	CBANK<0>	- 6	N1	I/O	CDATA<6>	98	M6	-	NC
16	AN1	0	CBANK<1>	232	AL19	1/0	CDATA<60>	101	V6	-	NC
100	T6	1/0	CDATA<0>	241	AM20	1/0	CDATA<61>	111	A7	-	NC
7	R1	1/0	CDATA<1>	243	AT20	1/0	CDATA<62>	114	G7	-	NC
27	V2	1/0	CDATA<10>	233	AN19	I/O	CDATA<63>	115	J7	-	NC
119	U <u>7</u>	I/O	CDATA<11>	99	P6	1/0	CDATA<7>	116	L7	-	NC
118	R7	1/0	CDATA<12>	9	W1	I/O	CDATA<8>	132	F8		NC
26	T2	1/0	CDATA<13>	83	W5	1/0	CDATA<9>	133	H8	-	NC
82	U5	1/0	CDATA<14>	361	V32		CKMODE	134	K8		NC
8	U1	1/0	CDATA<15>	192	AK14	. 0	COEA*	135	M8	-	NC NC
11	AC1	1/0	CDATA<16>	138	V8	0	COEB*	143	AH8	-	NC NC
103	AB6	1/0	CDATA<17>	117	N7	<u> </u>	CWE<0>*	148	A9		NC NC
29	K2	1/0	CDATA<18>	137	T8	0	CWE<1>*	151	G9	-	NC NC
121	AA7	I/O I/O	CDATA<19>	120 140	W7	8	CWE<2>*	156 158	B10 F10		NC NC
81 139	R5 Y8	1/0	CDATA (2)	55	AB8 AU3	8	CWE<3>* CWE<4>*	158	H10	-	NC NC
28	Y2	1/0	CDATA<20> CDATA<21>	177	AM12	1 6	CWE<4>	164	A11	-	NC NC
102	Y6	1/0		200	AL15	 6	CWE<6>*	166	E11	 	NC NC
102	AA1	1/0	CDATA<22> CDATA<23>	216	AL15	1 6	CWE<6>	167	G11	-	NC NC
13	AG1	1/0	CDATA<23>	359	P32	0	DCL*	172	B12		NC
105	AF6	1/0	CDATA<25>	330	AK30	1 -	GALE	174	F12		NC NC
31	AF2	1/0	CDATA<26>	339	L31	l i	GATEA20	175	H12		NC NC
86	AE5	1/0	CDATA<27>	378	R33	l i	GBLKNBL	180	A13	-	NC NC
122	AC7	1/0	CDATA<28>	429	F36	i	GDCL	182	E13	-	NC
85	AC5	1/0	CDATA<29>	368	AM32	1	GNT*	183	G13	-	NC
136	P8	1/0	CDATA<3>	113	E7	l i	GREF	187	AU13	-	NC
30	AD2	1/0	CDATA<30>	430	H36		GSHARE	188	B14	-	NC
104	AD6	1/0	CDATA<31>	322	P30	1	GTAL	190	F14	- 1	NC
147	AT8	I/O	CDATA<32>	349	AL31	T	GXACK	191	H14	-	NC
129	AU7	1/0	CDATA<33>	377	N33	1	GXHLD	196	A15		NC
110	AT6	I/O	CDATA<34>	36	AT2		HROM	198	E15	-	NC
92	AU5	1/0	CDATA<35>	375	J33		INTR*	199	G15	-	NC
87	AG5	I/O	CDATA<36>	323	T30		IREF	204	B16	-	NC
125	AJ7	I/O	CDATA<37>	341	R31	0	LOCK*	206	F16	-	NC
176	AK12	I/O	CDATA<38>	1	C1	-	NC	207	H16	-	NC
184	AL13	1/0	CDATA<39>	2	E1	-	NC	208	AK16	-	NC
24	M2	1/0	CDATA<4>	3	G1	-	NC	212	A17	-	NC
203	AU15	1/0	CDATA<40>	4	J1	-	NC	215	G17	-	NC
193	AM14	1/0	CDATA<41>	5	L1	-	NC	220	B18	-	NC

Figure 3 Nx586 Pin List, By Signal Name

DCA	IEDEC	Din	Ciamal	DC4	IFDEC	Dia	Ciamal	DC4	IEDEO	Di-	Ci-nal
PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal
Pin# 222	Pin# F18	Туре	Name	Pin#	Pin#	Type I/O	Name	Pin#	Pin#	Type	Name
222	H18	-	NC NC	267 307	AU23 AT28	1/0	NxAD<1>	439	AF36	1/0	NxAD<59>
228	A19		NC NC	297	A128 AN27	1/0	NxAD<2> NxAD<3>	364 456	AD32 AC37	1/0	NxAD<60> NxAD<61>
230	E19		NC NC	443	AP36	1/0	NxAD<3>	363	AB32	1/0	NxAD<61>
231	G19		NC NC	443	AT36	1/0	NxAD<4>	381	AA33	1/0	NxAD<62>
235	AU19		NC NC	463	AU37	1/0	NxAD<5>	73	AT4	- 1/0	NxADINUSE
236	B20		NC NC	312	AL29	1/0	NxAD<0>	452	R37	1	NxCLK
238	F20		NC NC	313	AN29	1/0	NxAD<8>	447	E37		OWNABL
239	H20		NC NC	315	AU29	1/0	NxAD<0>	76	E5		P4REF
244	A21		NC NC	281	AN25	1/0	NxAD<10>	453	U37	- -	PHE1
246	E21		NC NC	283	AU25	1/0	NxAD<11>	379	U33	<u>'</u>	PHE2
247	G21		NC	459	AJ37	1/0	NxAD<12>	153	AN9	- 	POPHOLD
252	B22	-	NC NC	460	AL37	1/0	NxAD<13>	272	AK24	- i -	PTEST
254	F22		NC	441	AK36	1/0	NxAD<14>	319	H30	i	PULLDOWN
255	H22	-	NC NC	348	AJ31	1/0	NxAD<15>	355	F32	<u> </u>	PULLDOWN
256	AK22	-	NC	387	AN33	1/0	NxAD<16>	160	AK10	i i	PULLHIGH
260	A23		NC	370	AT32	1/0	NxAD<17>	145	AM8	i	PULLHIGH
262	E23	-	NC	331	AM30	1/0	NxAD<18>	357	K32	1/0	PULLHIGH
263	G23	-	NC	333	AT30	1/0	NxAD<19>	376	L33	1/0	PULLHIGH
268	B24	-	NC	325	Y30	1/0	NxAD<20>	432	M36	1/0	PULLHIGH
270	F24	-	NC	345	AC31	1/0	NxAD<21>	433	P36	1/0	PULLHIGH
271	H24	-	NC	327	AD30	1/0	NxAD<22>	450	L37	1/0	PULLHIGH
276	A25	-	NC	383	AE33	1/0	NxAD<23>	451	N37	1/0	PULLHIGH
278	E25	-	NC	347	AG31	1/0	NxAD<24>	264	AL23	1/0	PULLLOW
279	G25		NC	384	AG33	1/0	NxAD<25>	214	E17		RESET*
284	B26		NC	458	AG37	1/0	NxAD<26>	362	Y32		RESETCPU*
286	F26	-	NC	346	AE31	1/0	NxAD<27>	150	E9	1/0	SCLKE
287	H26	-	NC	438	AD36	I/O	NxAD<28>	144	AK8	11	SERIALIN
288	AK26		NC	382	AC33	1/0	NxAD<29>	280	AL25	0	SERIALOUT
292	A27	-	NC	437	AB36	1/0	NxAD<30>	448	G37	0	SHARE*
294	E27		NC	455	AA37	1/0	NxAD<31>	130	B8		SLOTID<0>
295	G27		NC NC	259	AT22	1/0	NxAD<32>	161	AM10	!	SLOTID<1>
300	B28		NC NC	257	AM22	1/0	NxAD<33>	152	AL9	<u> </u>	SLOTID<2>
302	F28		NC NC	265	AN23	1/0	NxAD<34>	127	AN7	1/0	SLOTID<3>
303	H28		NC NC	275	AT24	1/0	NxAD<35>	431	K36	1/0	SRAMMODE
308 310	A29 E29		NC NC	273	AM24	1/0	NxAD<36>	374	G33		TESTPWR*
311	G29		NC NC	462 304	AR37 AK28	1/0	NxAD<37> NxAD<38>	108 126	AM6 AL7		TPH1 TPH2
316	B30		NC NC	426	AU35	1/0	NxAD<38>	57	E4		VCC4
318	F30	-	NC NC	299	AU27	1/0	NxAD<39>	58	F4		VCC4
334	A31		NC NC	289	AM26	1/0	NxAD<40>	59	H4	- 	VCC4
336	E31		NC NC	291	AT26	1/0	NxAD<41>	60	K4		VCC4
337	G31		NC NC	305	AM28	1/0	NxAD<42>	61	M4	- 	VCC4
338	J31		NC NC	440	AH36	1/0	NxAD<43>	62	P4	 	VCC4
353	B32		NC NC	366	AH32	1/0	NxAD<44>	63	T4	- 	VCC4
356	H32		NC NC	367	AK32	1/0	NxAD<45>	64	V4		VCC4
371	A33		NC NC	385	AJ33	1/0	NxAD<40>	65	Y4	;	VCC4
373	E33		NC NC	407	AT34	1/0	NxAD<47>	66	AB4		VCC4
380	W33		NC	389	AU33	1/0	NxAD<49>	67	AD4	⊢i −	VCC4
390	B34	-	NC NC	350	AN31	1/0	NxAD<50>	68	AF4	i	VCC4
408	A35	-	NC NC	352	AU31	1/0	NxAD<51>	69	AH4	i	VCC4
427	B36	-	NC	343	W31	1/0	NxAD<52>	70	AK4	i	VCC4
428	D36	-	NC	344	AA31	1/0	NxAD<53>	71	AM4	i	VCC4
445	A37	-	NC	326	AB30	1/0	NxAD<54>	72	AP4	ı	VCC4
436	Y36	T	NMI*	457	AE37	1/0	NxAD<55>	94	D6	ı	VCC4
446	C37	0	NPIRQ*	329	AH30	I/O	NxAD<56>	109	AP6	1	VCC4
321	M30	0	NREQ*	328	AF30	I/O	NxAD<57>	131	D8	ı	VCC4
296	AL27	1/0	NxAD<0>	365	AF32	1/0	NxAD<58>	146	AP8		VCC4

Figure 3 Nx586 Pin List, By Signal Name (continued)

PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal	PGA	JEDEC	Pin	Signal
Pin#	Pin#	Туре	Name	Pin#	Pin#	Type	Name	Pin#	Pin#	Type	Name
157	D10	1	VCC4	324	V30	- 1	VDDA	261	C23	- 1	VSS
162	AP10		VCC4	38	C3		VSS	266	AR23	1	VSS
173	D12		VCC4	39	E3	1	VSS	277	C25	-	VSS
178	AP12		VCC4	40	G3		VSS	282	AR25	1	VSS
189	D14		VCC4	41	J3	1	VSS	293	C27		VSS
194	AP14	ı	VCC4	42	L3	- 1	VSS	298	AR27		VSS
205	D16		VCC4	43	N3		VSS	309	C29		VSS
210	AP16		VCC4	44	R3	_	VSS	314	AR29	1	VSS
221	D18	L	VCC4	45	U3	1	VSS	335	C31	_	VSS
226	AP18		VCC4	46	W3		_ VSS	351	AR31	_	VSS
237	D20		VCC4	47	AA3		VSS	372	C33	_	VSS
242	AP20		VCC4	48	AC3		VSS	388	AR33	1	VSS
253	D22		VCC4	49	AE3		VSS	409	C35	l l	VSS
258	AP22	1	VCC4	50	AG3	ı	VSS	410	E35	I	VSS
269	D24		VCC4	51	AJ3	1	VSS	411	G35	1	VSS
274	AP24		VCC4	52	AL3		VSS	412	J35	1	VSS
285	D26	_	VCC4	53	AN3		VSS	413	L35	I	VSS
290	AP26	_	VCC4	54	AR3		VSS	414	N35	1	VSS
301	D28	1	VCC4	75	C5		VSS	415	R35		VSS
306	AP28	1	VCC4	91	AR5		VSS	416	U35		VSS
317	D30	_	VCC4	112	C7	_	VSS	417	W35	- 1	VSS
332	AP30	_	VCC4	128	AR7		VSS	418	AA35	1	VSS
354	D32		VCC4	149	C9		VSS	419	AC35	i	VSS
369	AP32	_	VCC4	154	AR9	i	VSS	420	AE35	1	VSS
391	D34	_	VCC4	165	C11	1	VSS	421	AG35	1	VSS
392	F34	_	VCC4	170	AR11		VSS	422	AJ35		VSS
393	H34		VCC4	181	C13	1	VSS	423	AL35	- 1	VSS
394	K34		VCC4	186	AR13	1	VSS	424	AN35	Ī	VSS
395	M34	i	VCC4	197	C15		VSS	425	AR35	1	VSS
396	P34		VCC4	202	AR15	1	VSS	358	M32	0	XACK*
397	T34	1	VCC4	213	C17		VSS	386	AL33	0	XBCKE*
398	V34	1	VCC4	218	AR17	- I	VSS	461	AN37	0	XBOE*
399	Y34	ı	VCC4	229	C19	.1	VSS	320	K30	I/O	XCVERE*
400	AB34	1	VCC4	234	AR19		VSS	454	W37	0	XHLD*
401	AD34	1	VCC4	245	C21	1	VSS	442	AM36	0	XNOE*
402	AF34		VCC4	250	AR21	T I	VSS	360	T32	0	XPH1
403	AH34	1 ,	VCC4	54	AR3		VSS	342	U31	0	XPH2
404	AK34		VCC4	75	C5		VSS	434	T36	0	XREF
405	AM34	1	VCC4	91	AR5	I	VSS	435	V36	1	XSEL
406	AP34	1	VCC4	112	C7	I	VSS				

Figure 3 Nx586 Pin List, By Signal Name (continued)

Nx586 Pinouts by PGA Pin Numbers

PGA	Pin	Signal	PGA	Pin	Signal	PGA	Pin	Signal	PGA	Pin	Signal
Pin	Type	Name	Pin	Туре	Name	Pin	Туре	Name	Pin	Туре	Name
1	-	NC	57	1	VCC4	113	ī	GREF	169	0	CADDR<16>
2	-	NC	58		VCC4	114	-	PULLHIGH	170	1	VSS
3	-	NC	59		VCC4	115	-	NC	171	1/0	CDATA<46>
4	-	NC	60	i	VCC4	116	-	NC	172	-	NC
5	I/O	NPTAG<0>	61	i i	VCC4	117	0	CWE<0>*	173		VCC4
6	1/0	CDATA<6>	62		VCC4	118	1/0	CDATA<12>	174		NC NC
7	1/0	CDATA<1>	63		VCC4	119	1/0	CDATA<11>	175		NC
8	1/0	CDATA<15>	64		VCC4	120	0	CWE<2>*	176	1/0	CDATA<38>
9	1/0	CDATA<8>	65	 	VCC4	121	1/0	CDATA<19>	177	0	CWE<5>*
10	1/0	CDATA<23>	66	<u> </u>	VCC4	122	1/0	CDATA<28>	178	⊢ ĭ ⊢	VCC4
11	1/0	CDATA<23>	67	 	VCC4	123	0	CADDR<4>	179	1/0	CDATA<47>
12	-/-	NC NC	68	 	VCC4	123	0	CADDR<4>	180	70	NC
13	- 0		69		VCC4	125	1/0	CDATA<37>	181	-	VSS
	_	CDATA<24>					1/0				NC
14	0	CADDR<7>	70		VCC4	126		TPH2	182	<u> </u>	NC NC
15	0	CADDR<9>	71	<u> </u>	VCC4	127	1	SLOTID<3>	183		
16	0	CBANK<1>	72		VCC4	128	1/0	VSS	184	1/0	CDATA<39>
17		NC NC	73	0	NxADINUSE	129	1/0	CDATA<33>	185	1/0	CDATA<43>
18		ANALYZEIN	74	-	NC	130		SLOTID<0>	186		VSS
19	-	NC	75	1	VSS	131		VCC4	187		NC
20	-	NC	76		P4REF	132	-	NC	188	-	NC
21	-	NC	77	-	NC	133	1	PULLHIGH	189	_ l	VCC4
22	-	NC	78	-	NC NC	134	-	NC	190	-	NC
23	-	NC	79	-	NC	135	-	NC	191	-	NC
24	1/0	CDATA<4>	80	1/0	CDATA<5>	136	1/0	CDATA<3>	192	0	COEA*
25	-	NC	81	1/0	CDATA<2>	137	0	CWE<1>*	193	1/0	CDATA<41>
26	1/0	CDATA<13>	82	1/0	CDATA<14>	138	0	COEB*	194	1	VCC4
27	1/0	CDATA<10>	83	1/0	CDATA<9>	139	1/0	CDATA<20>	195	1/0	CDATA<42>
28	1/0	CDATA<21>	84	-	NC	140	0	CWE<3>*	196	-	NC
29	1/0	CDATA<18>	85	1/0	CDATA<29>	141	0	CADDR<3>	197	T	VSS
30	1/0	CDATA<30>	86	1/0	CDATA<27>	142	0	CADDR<15>	198	-	NC
31	1/0	CDATA<26>	87	1/0	CDATA<36>	143	-	NC	199	-	NC
32	O	CADDR<6>	88	0	CADDR<13>	144	1	SERIALIN	200	0	CWE<6>*
33	0	CADDR<8>	89	ŏ	CBANK<0>	145	i i	PULLHIGH	201	1/0	CDATA<52>
34	0	CADDR<10>	90	ō	CADDR<11>	146	<u> </u>	VCC4	202	"	VSS
35	0	CADDR<17>	91	Ť	VSS	147	1/0	CDATA<32>	203	1/0	CDATA<40>
36	<u> </u>	HROM	92	1/0	CDATA<35>	148	1/0	NC NC	203		NC NC
37	 -	NC NC	93	-	NC NC	149	ī	VSS	204		VCC4
	⊢ `	VSS	94	<u> </u>	VCC4	150	1/0	SCLKE	203		NC NC
38		VSS	95	-	NC	151		NC NC	206		NC NC
				-	NC NC		-	SLOTID<2>	207		NC NC
40		VSS VSS	96	-	NC NC	152		POPHOLD		1/0	CDATA<54>
41	_		97	 -	NC NC	153			209	"	
42		VSS	98	1/0		154	1/0	VSS	210	1/2	VCC4
43	<u> </u>	VSS	99	1/0	CDATA<7>	155	1/0	CDATA<44>	211	1/0	CDATA<53>
44	!	VSS	100	1/0	CDATA<0>	156	-	NC VOOA	212	<u>-</u> -	NC VOO
45	<u> </u>	VSS	101	-	NC	157		VCC4	213	<u> </u>	VSS
46	<u> </u>	VSS	102	1/0	CDATA<22>	158	-	NC NC	214		RESET*
47		VSS	103	1/0	CDATA<17>	159	•	NC	215	-	NC
48		VSS	104	1/0	CDATA<31>	160		PULLHIGH	216	0	CWE<7>*
49		VSS	105	1/0	CDATA<25>	161		SLOTID<1>	217	1/0	CDATA<48>
50	1	VSS	106	0	CADDR<14>	162	ı	VCC4	218		VSS
51		VSS	107	0	CADDR<12>	163	1/0	CDATA<45>	219	1/0	CDATA<55>
52	1	VSS	108		TPH1	164	-	NC	220	-	NC
53	1	VSS	109	I	VCC4	165	ı	VSS	221	ı	VCC4
54	I	VSS	110	1/0	CDATA<34>	166	-	NC	222	-	NC
55	0	CWE<4>*	111	1/0	NPTAG<3>	167	-	NC	223	-	NC
56	-	NC	112	[T	VSS	168	0	ANALYZEOUT	224	1/0	CDATA<51>

Figure 4 Nx586 Pin List, By PGA Pin Number

	=: 1	a	T-0-4		- a	T-04	<u> </u>	<u> </u>			
PGA	Pin	Signal	PGA	Pin	Signal	PGA	Pin	Signal	PGA	Pin	Signal
Pin	Type	Name	Pin	Туре	Name	Pin	Type	Name	Pin	Type	Name
225	1/0	CDATA<50>	285		VCC4	345	1/0	NxAD<21>	405		VCC4
226	1	VCC4	286	-	NC NC	346	1/0	NxAD<27>	406	l l	VCC4
227	1/0	CDATA<49>	287	-	NC	347	1/0	NxAD<24>	407	1/0	NxAD<48>
228	-	NC	288		NC NC	348	1/0	NxAD<15>	408	- 1	NC
229	1	VSS	289	1/0	NxAD<41>	349	1	GXACK	409	1	VSS
230		NC	290	1	VCC4	350	1/0	NxAD<50>	410	1	VSS
231	-	NC	291	I/O	NxAD<42>	351	1	VSS	411	<u> </u>	VSS
232	1/0	CDATA<60>	292	-	NC	352	1/0	NxAD<51>	412	1	VSS
233	1/0.	CDATA<63>	293	1	VSS	353	-	NC	413		VSS
234		VSS	294		NC_	354	_	VCC4	414		VSS
235		NC NC	295	-	NC NC	355	1_	PULLDOWN	415	<u> </u>	VSS
236	-	NC VCC4	296 297	1/0	NxAD<0> NxAD<3>	356	- I/O	NC PULLHIGH	416	1	VSS VSS
237		NC VCC4	298	1/0	VSS	357	0	XACK*		+	
238 239		NC NC	298	1/0	NxAD<40>	358 359	0	DCL*	418	\vdash	VSS VSS
240	1/0	CDATA<56>	300	1/0	NC NC	360	8	XPH1	420		VSS
241	1/0	CDATA<61>	301	1	VCC4	361	 	CKMODE	421		VSS
242	"	VCC4	302	-	NC NC	362		RESETCPU*	422	- 	VSS
243	1/0	CDATA<62>	303	-	NC NC	363	1/0	NxAD<62>	423	 	VSS
244		NC	304	1/0	NxAD<38>	364	1/0	NxAD<60>	424	 	VSS
245	ī	VSS	305	1/0	NxAD<43>	365	1/0	NxAD<58>	425	i	VSS
246	-	NC	306	1	VCC4	366	1/0	NxAD<45>	426	1/0	NxAD<39>
247	-	NC	307	1/0	NxAD<2>	367	1/0	NxAD<46>	427		NC
248	1/0	CDATA<59>	308	-	NC	368	1	GNT*	428		NC
249	1/0	CDATA<58>	309		VSS	369	1	VCC4	429	1	GDCL
250	1	VSS	310	-	NC	370	1/0	NxAD<17>	430	1	GSHARE
251	1/0	CDATA<57>	311	-	NC_	371	I/O	NPDATA<54>	431	1/0	SRAMMODE
252	-	NC NC	312	1/0	NxAD<7>	372		VSS	432	1/0	PULLHIGH
253		VCC4	313	1/0	NxAD<8>	373	1/0	NPDATA<42>	433	1/0	PULLHIGH
254 255		NC NC	314 315	1/0	VSS NxAD<9>	374 375	+	TESTPWR*	434	0	XREF XSEL
256		NC NC	316	1/0	NC NXAD<9>	376	1/0	PULLHIGH	436		NMI*
257	1/0	NxAD<33>	317		VCC4	377	1/0	GXHLD	437	1/0	NxAD<30>
258	"ĭ	VCC4	318	 	NC NC	378	- i -	GBLKNBL	438	1/0	NxAD<30>
259	1/0	NxAD<32>	319		PULLDOWN	379	i	PHE2	439	1/0	NxAD<59>
260	-	NC	320	1	XCVERE*	380	-	NC	440	1/0	NxAD<44>
261	1	VSS	321	0	NREQ*	381	1/0	NxAD<63>	441	1/0	NxAD<14>
262	-	NC	322		GTAL.	382	1/0	NxAD<29>	442	0	XNOE*
263	-	NC	323		IREF	383	1/0	NxAD<23>	443	1/0	NxAD<4>
264	1/0	PULLLOW	324		VDDA	384	1/0	NxAD<25>	444	1/0	NxAD<5>
265	1/0	NxAD<34>	325	1/0	NxAD<20>	385	1/0	NxAD<47>	445	-	NC
266	.	VSS	326	1/0	NxAD<54>	386	0	XBCKE*	446	0	NPIRQ*
267	1/0	NxAD<1>	327	1/0	NxAD<22>	387	1/0	NxAD<16>	447		OWNABL
268		NC VOC4	328	1/0	NxAD<57>	388	1/0	VSS	448	0	SHARE*
269	-	VCC4 NC	329	1/0	NxAD<56> GALE	389	1/0	NxAD<49>	449 450	0 1/0	ALE*
270 271		NC NC	330	1/0			<u> </u>	NC VCC4	450	1/0	PULLHIGH
271	- -	PTEST	331	1/0	NxAD<18> VCC4	391 392	-	VCC4 VCC4	451	1/0	PULLHIGH NxCLK
273	1/0	NxAD<36>	333	1/0	NxAD<19>	392	-	VCC4 VCC4	452		PHE1
274	 "	VCC4	334	1//	NC NC	394	 	VCC4	454	6	XHLD*
275	1/0	NxAD<35>	335	<u> </u>	VSS	395	l i	VCC4	455	1/0	NxAD<31>
276	-	NC NC	336	<u>-</u> -	NC NC	396	i	VCC4	456	1/0	NxAD<61>
277	1	VSS	337	1	PULLHIGH	397	Ť	VCC4	457	1/0	NxAD<55>
278	-	NC	338	-	NC	398	1	VCC4	458	1/0	NxAD<26>
279	-	NC	339	T	GATEA20	399	ī	VCC4	459	I/O	NxAD<12>
280	0	SERIALOUT	340	0	AREQ*	400		VCC4	460	1/0	NxAD<13>
281	1/0	NxAD<10>	341	0	LOCK*	401	1	VCC4	461	0	XBOE*
282	1	VSS	342	0	XPH2	402		VCC4	462	1/0	NxAD<37>
283	I/O	NxAD<11>	343	1/0	NxAD<52>	403	_!_	VCC4	463	I/O	NxAD<6>
284		NC NC	344	I/O	NxAD<53>	404		VCC4			

Figure 4 Nx586 Pin List, By PGA Pin Number (continued)

Nx586 Pinouts by JEDEC Pin Numbers

JEDEC	Pin	Signal	JEDEC	Pin	Signal	JEDEC	Pin	Signal	JEDEC	Pin	Signal
Pin	Type	Name	Pin	Type	Name	Pin	Type	Name	Pin	Type	Name
A3	Type	NC NC	D4	Type	VCC4	G5	1 1 1	NC NC	L33	1/0	PULLHIGH
A5		NC NC	D6	- 	VCC4	G7	H	PULLHIGH	L35	 "~	VSS
A7	1/0	NPTAG<3>	D8		VCC4	G9		NC NC	L37	1/0	PULLHIGH
A9	- 1/0	NPTAG<3>	D10		VCC4	G11	-	NC NC	M2	1/0	CDATA<4>
							-	NC NC	M4	1/0	VCC4
A11	-	NC NC	D12 D14	- : -	VCC4 VCC4	G13 G15	- -	NC NC	M6	 	NC NC
A13 A15	-	NC NC	D14		VCC4	G17	-	NC NC	M8	+=	NC NC
A17	- -	NC NC	D18		VCC4	G19		NC NC	M30	10	NREQ*
A17	<u> </u>	NC NC	D20		VCC4	G21	-	NC NC	M32	1 8	XACK*
A19 A21		NC NC	D20	- 	VCC4	G23	- -	NC NC	M34	 	VCC4
A23		NC NC	D24	- 	VCC4	G25	-	NC NC	M36	1/0	PULLHIGH
A25	- -	NC NC	D26		VCC4	G27	-	NC NC	N1	1/0	CDATA<6>
A27	- -	NC NC	D28	 	VCC4	G29	-	NC NC	N3	1 " <u>~</u>	VSS
A29		NC NC	D30	- i-	VCC4	G31	1	PULLHIGH	N5	1/0	CDATA<5>
A31	-	NC NC	D32	┝╌┼╌	VCC4	G33	 	TESTPWR*	N7	1 0	CWE<0>*
A33	1/0	NPDATA<54>	D34	- i -	VCC4	G35	l i 	VSS	N31	ő	AREQ*
A35	- "-	NC NC	D36		NC NC	G37	6	SHARE*	N33	l ĭ	GXHLD
A37	-	NC NC	E1		NC NC	H2	-	NC	N35	† i	VSS
B2	-	NC NC	E3		VSS	H4	 	VCC4	N37	1/0	PULLHIGH
B4	-	NC	E5	l i	P4REF	H6	- : -	NC	P2	1	NC
B6	-	NC NC	E7	Hi	GREF	H8	\vdash \vdash	PULLHIGH	P4	\top	VCC4
B8		SLOTID<0>	E9	1/0	SCLKE	H10	-	NC	P6	1/0	CDATA<7>
B10	<u> </u>	NC NC	E11		NC NC	H12	-	NC	P8	1/0	CDATA<3>
B12	-	NC	E13	-	NC	H14	-	NC	P30		GTAL
B14	-	NC	E15	-	NC	H16	-	NC	P32	0	DCL*
B16	-	NC	E17		RESET*	H18	-	NC	P34	1 1	VCC4
B18	-	NC	E19	-	NC	H20	-	NC	P36	1/0	PULLHIGH
B20	-	NC	E21	-	NC	H22		NC	R1	1/0	CDATA<1>
B22	-	NC	E23	-	NC	H24	-	NC	R3		VSS
B24	-	NC	E25	-	NC	H26	-	NC	R5	1/0	CDATA<2>
B26	-	NC	E27	-	NC	H28	-	NC	R7	1/0	CDATA<12>
B28	-	NC	E29	-	NC	H30		PULLDOWN	R31	0	LOCK*
B30	-	NC	E31		NC	H32	<u> </u>	NC	R33		GBLKNBL
B32	-	NC	E33	1/0	NPDATA<42>	. H34	ı	VCC4	R35		VSS
B34_	-	NC	E35		VSS	H36	1	GSHARE	R37		NxCLK
B36		NC	E37	1	OWNABL	J1	-	NC	T2	1/0	CDATA<13>
C1	<u> </u>	NC NC	F2	<u> </u>	NC NC	J3		VSS	T4		VCC4
C3		VSS	F4	1	VCC4	J5		NC	T6	1/0	CDATA<0>
C5	1	VSS	F6	<u> </u>	NC	J7	-	NC NC	T8	<u> </u>	CWE<1>*
C7	 	VSS	F8	-	NC NC	J31	<u> </u>	NC NC	T30	┼┴	IREF
C9	<u> </u>	VSS	F10	<u> </u>	NC NC	J33	<u> </u>	INTR*	T32	Ō	XPH1
C11	 	VSS VSS	F12	-	NC NC	J35 J37	0	VSS ALE*	T34 T36	0	VCC4 XREF
C13 C15	1 1		F14 F16	H	NC NC	K2	-	NC ALE	U1	1%	CDATA<15>
C15	 	VSS VSS	F16	 -	NC NC	K2 K4	 -	VCC4	U3	1/0	VSS VSS
C17	+	VSS	F18	 -	NC NC	K6	- -	NC NC	U5	1/0	CDATA<14>
C21	 	VSS	F20	-	NC NC	K8	 -	NC NC	U5 U7	1/0	CDATA<14>
C23	 	VSS	F24	H	NC NC	K30	1/0	XCVERE*	U31	1 0	XPH2
C25	-	VSS	F24 F26	 -	NC NC	K32	1/0	PULLHIGH	U33	1 7	PHE2
C25	 	VSS	F28	H	NC NC	K34	 "U	VCC4	U35	+	VSS
C29	 	VSS	F30	<u> </u>	NC NC	K36	1/0	SRAMMODE	U37	I i	PHE1
C31	l i	VSS	F32	Hi	PULLDOWN	L1	1/0	NPTAG<0>	V2	1/0	CDATA<10>
C33	⊢÷	VSS	F34	 	VCC4	L3	 "	VSS	V2 V4	1 "/-	VCC4
C35	++	VSS	F36	╁┼	GDCL GDCL	L5	 	NC NC	V4 V6	+	NC NC
C37	-	NPIRQ*	G1	 ' -	NC NC	L3	 - -	NC NC	V8	10	COEB*
D2		NC NC	G3	Hi	VSS	L31	l i	GATEA20	V30	1 ~	VDDA
D2	<u> </u>	INC	GS		V33	LOI	<u>, </u>	GATEAZU	V 30		VDDA

Figure 5 Nx586 Pin List, By JEDEC Pin Number

JEDEC	Pin	Signal	JEDEC	Pin	Signal	JEDEC	Pin	Signal	JEDEC	Pin	Ciamal
Pin	Type	Name	Pin	Type	Name	Pin		Name	Pin		Signal
V32	Type	CKMODE	AF4	Type	VCC4	AL23	Type I/O	PULLLOW	AP32	Type	Name VCC4
V34	+	VCC4	AF6	1/0	CDATA<25>	AL25	0	SERIALOUT	AP34		VCC4
V36		XSEL	AF8	10	CADDR<15>	AL27	1/0	NxAD<0>	AP36	1/0	NxAD<4>
W1	1/0	CDATA<8>	AF30	1/0	NxAD<57>	AL29	1/0	NxAD<0>	AR1	- 1	NC NC
W3	"	VSS	AF32	1/0	NxAD<57>	AL31	"	GXACK	AR3	— - —	VSS
W5	1/0	CDATA<9>	AF34	1	VCC4	AL33	6	XBCKE*	AR5	i i	VSS
W7	0	CWE<2>*	AF36	1/0	NxAD<59>	AL35	Ÿ	VSS	AR7		VSS
W31	1/0	NxAD<52>	AG1	1/0	CDATA<24>	AL37	1/0	NxAD<13>	AR9	- 	VSS
W33	-	NC NC	AG3	1"1	VSS	AM2	0	CADDR<10>	AR11	- 	VSS
W35		VSS	AG31	1/0	NxAD<24>	AM4	Ť	VCC4	AR13	-	VSS
W37	6	XHLD*	AG5	1/0	CDATA<36>	AM6		TPH1	AR15	- i - 	VSS
Y2	1/0	CDATA<21>	AG7	0	CADDR<5>	AM8	-	PULLHIGH	AR17	1	VSS
Y4	"	VCC4	AG33	1/0	NxAD<25>	AM10	- '-	SLOTID<1>	AR19		VSS
Y6	1/0	CDATA<22>	AG35	1 "	VSS	AM12	Ö	CWE<5>*	AR21	i	VSS
Y8	1/0	CDATA<20>	AG37	1/0	NxAD<26>	AM14	1/0	CDATA<41>	AR23		VSS
Y30	1/0	NxAD<20>	AH2	0	CADDR<6>	AM16	1/0	CDATA<41>	AR25		VSS
Y32	"	RESETCPU*	AH4	l i	VCC4	AM18	1/0	CDATA<54>	AR27		VSS
Y34		VCC4	AH6	 	CADDR<14>	AM20	1/0	CDATA<50>	AR29	 	VSS
Y36		NMI*	AH8	 - -	NC NC	AM22	1/0	NxAD<33>	AR31	 	VSS
AA1	1/0	CDATA<23>	AH30	1/0	NxAD<56>	AM24	1/0	NxAD<33>	AR33		VSS
AA3	1/0	VSS	AH32	1/0	NxAD<56>	AM26	1/0	NxAD<36>	AR35	┝┼┤	VSS
AA5		NC VSS	AH34	1/0	VCC4	AM28	1/0	NxAD<41>	AR37	1/0	V55 NxAD<37>
AA7	1/0	CDATA<19>	AH36	1/0	NxAD<44>	AM30	1/0	NxAD<43>	AT2	1/0	HROM
AA31	1/0	NxAD<53>	AJ1	10	CADDR<7>	AM32	1/0	GNT*	AT4	6	NxADINUSE
AA33	1/0	NxAD<63>	AJ3	1-4-	VSS	AM34	-	VCC4	AT6	1/0	CDATA<34>
AA35	10	VSS	AJ5	6	CADDR<13>	AM36	-	XNOE*	AT8	1/0	CDATA<34>
AA37	1/0	NxAD<31>	AJ7	1/0	CDATA<37>	AN1	8	CBANK<1>	AT10	1/0	CDATA<32>
AB2	1/0	CDATA<18>	AJ31	1/0	NxAD<15>	AN3	l Y	VSS	AT12	1/0	CDATA<45>
AB4	-/-	VCC4	AJ33	1/0	NxAD<15>	AN5	-	CADDR<11>	AT14	1/0	CDATA<47>
AB6	1/0	CDATA<17>	AJ35	1/0	VSS	AN7	 	SLOTID<3>	AT16	1/0	CDATA<42>
AB8	0	CWE<3>*	AJ35 AJ37	1/0	NxAD<12>	AN9		POPHOLD	AT18	1/0	CDATA<53>
AB30	1/0	NxAD<54>	AK2	0	CADDR<8>	AN11	-	CADDR<16>	AT20	1/0	CDATA<62>
AB32	1/0	NxAD<62>	AK4	l i	VCC4	AN13	1/0	CDATA<43>	AT22	1/0	NxAD<32>
AB34	"	VCC4	AK6	 	CADDR<12>	AN15	1/0	CDATA<43>	AT24	1/0	NxAD<32>
AB36	1/0	NxAD<30>	AK8	 	SERIALIN	AN17	1/0	CDATA<32>	AT26	1/0	NxAD<35>
AC1	1/0	CDATA<16>	AK10	 	PULLHIGH	AN19	1/0	CDATA<463>	AT28	1/0	NxAD<2>
AC3	1/0	VSS	AK10	1/0	CDATA<38>	AN21	1/0	CDATA<58>	AT30	1/0	NxAD<2>
AC5	1/0	CDATA<29>	AK14	10	COEA*	AN23	1/0	NxAD<34>	AT32	1/0	NxAD<19>
AC7	1/0	CDATA<28>	AK14	1 0	NC	AN25	1/0	NxAD<34>	AT34	1/0	NxAD<1/>
AC31	1/0	NxAD<21>	AK18	1/0	CDATA<51>	AN27	1/0	NxAD<10>	AT36	1/0	NxAD<5>
AC33	1/0	NxAD<29>	AK20	1/0	CDATA<51>	AN29	1/0	NxAD<8>	AU1	l "C	ANALYZEIN
AC35	10	VSS	AK20	- 1/0	NC NC	AN31	1/0	NxAD<6>	AU3	6	CWE<4>*
AC37	1/0	NxAD<61>	AK24	 	PTEST	AN33	1/0	NxAD<30>	AU5	1/0	CDATA<35>
AD2	1/0	CDATA<30>	AK26	 	NC NC	AN35	 "	VSS	AU7	1/0	CDATA<33>
AD4	 ", 	VCC4	AK28	1/0	NxAD<38>	AN37	0	XBOE*	AU9	1/0	CDATA<33>
AD6	1/0	CDATA<31>	AK30	1	GALE	AP2	ö	CADDR<17>	AU11	1/0	CDATA<46>
AD8	0	CADDR<3>	AK32	1/0	NxAD<46>	AP4	l i	VCC4	AU13	- "-	NC NC
AD30	1/0	NxAD<22>	AK34	1 10	VCC4	AP6	H	VCC4	AU15	1/0	CDATA<40>
AD30	1/0	NxAD<60>	AK36	1/0	NxAD<14>	AP8		VCC4	AU17	1/0	CDATA<55>
AD34	"	VCC4	AL1	0	CADDR<9>	AP10	 	VCC4	AU19	- 1/0	NC NC
AD34	1/0	NxAD<28>	AL3	1 7	VSS	AP12	\vdash	VCC4	AU21	1/0	CDATA<57>
AE1	-	NC NC	AL5	6	CBANK<0>	AP14		VCC4	AU23	1/0	NxAD<1>
AE3	 	VSS	AL7	ΙŤ	TPH2	AP16	 	VCC4	AU25	1/0	NxAD<1>
AE5	1/0	CDATA<27>	AL9	╆÷	SLOTID<2>	AP18	 	VCC4	AU27	1/0	NxAD<11>
AE7	0	CADDR<4>	AL11	6	ANALYZEOUT	AP20		VCC4	AU29	1/0	NxAD<40>
AE31	1/0	NxAD<27>	AL13	1/0	CDATA<39>	AP22	 	VCC4	AU31	1/0	NxAD<51>
AE33	1/0	NxAD<27>	AL15	10	CWE<6>*	AP24	 	VCC4	AU33	1/0	NxAD<51>
AE35	"	VSS	AL13	1 5	CWE<7>*	AP26		VCC4	AU35	1/0	NxAD<39>
AE37	1/0	NxAD<55>	AL19	10	CDATA<60>	AP28	 	VCC4	AU37	1/0	NxAD<39>
AF2	1/0	CDATA<26>	AL13	1/0	CDATA<59>	AP30	 	VCC4	, ,,,,,,,	, ,, ,	140.00
AFA	1 1/0	ODATA CZOS	ALZI	_ i/U	CDVIVEDA	AFOU		1 0004			

Figure 5 Nx586 Pin List, By JEDEC Pin Number (continued)




Figure 6 Nx586 PGA Pinout Diagram (Top View)




Figure 7 Nx586 PGA Pinout Diagram (Bottom View)




Figure 8 Nx586 JEDEC Pinout Diagram (Top View)




Figure 9 Nx586 JEDEC Pinout Diagram (Bottom View)

Nx586 NexBus/NexBus⁵ Signals

NexBus/NexBus⁵ Arbitration

NREQ*	O	NexBus Request—Asserted by the processor to the NexBus ⁵ arbiter to secure control of the system bus. The Nx586 will drive NREQ* active on the rising edge of NxCLK. The bus is granted when the arbiter asserts GNT*. The "grant" becomes effective only when the Nx586 asserts ALE* or LOCK*. This signal remains active until one NxCLK period after GALE is received from the NexBus arbiter. During speculative reads, the Nx586 may deactivate NREQ* before GNT* is received if the transfer is no longer needed. If the processor does not know which bus its intended resource is on, it asserts NREQ*. If a GTAL is subsequently returned, the processor assumes the resources are on another system bus and it retries the transfer by asserting AREQ*. The processor at anytime may perform speculative cycles that prematurely terminate. This is done by asserting NREQ* and then subsequently removing NREQ* before GNT* is asserted.
AREQ*	О	Alternate-Bus Request—Asserted by the processor to the NexBus arbiter to secure control of the system bus and any other buses (called alternate buses) supported by the system. This signal remains active until GNT* is received from the NexBus ⁵ Arbiter; unlike NREQ*, the processor does not make speculative requests with AREQ*. The arbiter does not issue GNT* until the other system buses are available. AREQ* is driven on the rising edge of NxCLK.
GNT*	I	Grant NexBus—Asserted by the NexBus ⁵ arbiter to indicate that the processor has been granted control of the system bus. GNT* is asserted on the rising edge of NxCLK and is held active until a valid ALE*. GNT* can be active for a minimum of two NxCLKs if ALE* is driven immediately after GNT* is received.

PRELIMINARY Nx586™ Processor 17

LOCK*	O	Bus Lock—Asserted by the processor to the NexBus ⁵ arbiter when multiple bus operations should be performed sequentially and uninterruptedly. This signal is used by the NexBus ⁵ arbiter to determine the end of a bus sequence. Cache-block fills are not locked; they are implicitly treated as atomic reads. Some NexBus arbiters may allow masters on system buses other than NexBus ⁵ (i.e., on an <i>alternate bus</i>) to intervene in a locked NexBus ⁵ transaction. To avoid this, the processor must assert AREQ*. LOCK* is typically software configured to be asserted for read-modify-writes and explicitly locked instructions.
SLOTID<3:0>	I	NexBus Slot ID—These bits identify NexBus ⁵ backplane slots. SLOTID 1111 (0Fh) is reserved for the system's primary processor. Normally, only the primary processor receives PC-compatible signals such as RESET*, RESETCPU*, INTR*, NMI*, and GATEA20, and this processor is responsible for initializing any secondary processors. SLOTID 0000 is reserved for the systems logic that interfaces the NexBus ⁵ to other system buses (called the alternate-bus interface). This signal is asynchronous to the NexBus clock.

NexBus/NexBus⁵ Cycle Control

ALE*	O	Address Latch Enable—Asserted by the processor to backplane logic or to the systems logic interface between the NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) when the processor is driving valid addresses and status information on the NxAD<63:0> bus. ALE* is driven active on the rising edge of NxCLK after GNT* is received for one NxCLK. All ALE* signals are NANDed on the bus backplane or systems logic to generate GALE.
GALE	I	Group Address Latch Enable—Asserted by a backplane NAND of all ALE* signals, to indicate that the NexBus ⁵ address and status can be latched. GALE should be monitored by all devices on NexBus ⁵ to latch the address placed on the bus by the master.
GTAL	I	Group Try Again Later—Asserted by the systems logic interface between NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) to indicate that the attempted bus-crossing operation cannot be completed, because the systems logic bus interface is busy or cannot access the other system buses. In response, the processor aborts its current operation and attempts to re-try it by asserting AREQ*, thereby assuring that the processor will not receive a GNT* until the desired system bus is available.
		A bus-crossing operation can happen without the systems logic bus interface asserting GTAL and without the processor asserting AREQ*, if the other system bus and its systems logic interface are both available when the processor asserts NREQ*. The GTAL and AREQ* protocol is only used when NREQ* is asserted while either the other system bus or its systems logic interface is unavailable. The protocol prevents deadlocks and prevents the processor from staying on NexBus ⁵ until the other system bus becomes available.
		Unlike other group signals, which are the NAND of a set of active-low signals generated by each participating device in the group, GTAL does not have such a corresponding active-low signal.
XACK*	О	Transfer Acknowledge —This signal is driven active by the processor during a NexBus ⁵ snoop cycle (Alternate Bus Master cycle), when the processor determines that it has data from the snooped address.

PRELIMINARY Nx586[™] Processor 19

		
GXACK	I	Group Transfer Acknowledge—Asserted by a backplane NAND of all XACK* signals, to indicate that a NexBus ⁵ device is prepared to respond as a slave to the processor's current operation. The systems logic interface between the NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) monitors the XACK* responses from all adapters. In general, since the systems logic interface to other system
		buses may take a variable number of cycles to respond to a GALE, the maximum time between assertion of GALE and the responding assertion of GXACK is not specified.
XHLD*	0	Transfer Hold —Asserted by the processor, as slave or master, to backplane logic or to the systems logic interface between NexBus ⁵ and other system buses (called the <i>alternate-bus interface</i>) in response to another NexBus ⁵ master's request for data, when the processor is unable to respond on the next clock after GXACK.
		In case the processor is the master, an active XHLD* indicates that the CPU is not ready to complete the transfer (This situtation may occur for speculative cycles). Slaves supply read data in the clock following the first clock during which GXACK is asserted and GXHLD (via XHLD* negated) is negated.
GXHLD	I	Group Transfer Hold—Asserted by a backplane NAND of all XHLD* signals, to indicate that a slave cannot respond to the processor's request. GXHLD causes wait states to be inserted into the current operation. Both the master and the slave must monitor GXHLD to synchronize data transfers.
		During a bus-crossing read by the processor, the simultaneous assertion of GXACK and negation of GXHLD indicates that valid data is available on the bus. During a bus-crossing write, the same signal states indicate that data has been accepted by the slave.

NexBus Cache Control

DCL*	0	Dirty Cache Line —During reads by another NexBus ⁵ master, this signal is asserted by the processor to indicate that the location being accessed is contained in the processor's L2 cache in a <i>modified</i> (dirty) state.
		The requesting master's cycle is then aborted so that the processor, as an intervenor, can preemptively gain control of the NexBus ⁵ and write back its modified data to main memory. While the data is being written to memory, the requesting master reads it off NexBus ⁵ . The assertion of DCL* is the only way in which atomic 32-byte cache-block fills by another NexBus ⁵ master can be preempted by the processor for the purpose of writing back dirty data.
		During writes by another NexBus ⁵ master, this signal is likewise asserted by the processor to indicate that it has a <i>modified</i> copy of the data. But in this case, the initiating master is allowed to finish its write to memory. The arbiter must then guarantee that the processor asserting DCL* gains access to the bus in the very next arbitration grant, so that the processor can write back all of its modified data <i>except</i> the bytes written by the initiating master. (In this case, the initiating master's data is more recent than the data cached by the processor asserting DCL*.)
GDCL	I	Group Dirty Cache Line—Asserted by a backplane NAND of all DCL* signals, to indicate that a NexBus ⁵ device has, in its cache, a <i>modified</i> copy of the data being accessed. During reads, when the processor is the bus master, the processor aborts its cycle so that the other caching device can write back its data; the processor reads the data on the fly. During writes, when the processor is the bus master, the processor finishes its write before the device asserting DCL* writes back all bytes <i>other than</i> those written by the processor.
GBLKNBL	I	Group Block Enable—Asserted by a memory slave to enable block transfers, and to indicate that the addressed space may be cached. Paged devices (such as video adapters) and any other devices that cannot support burst transfers or whose data is non-cacheable should negate this signal.

PRELIMINARY Nx586[™] Processor 21

OWNABL	I	Ownable—Asserted by the systems logic during accesses by the processor to locations that may be cached in the <i>exclusive</i> state. Negated during accesses that may only be cached in the <i>shared</i> state, such as bus-crossing accesses to an address space that cannot support the MESI cache-coherency protocol. All NexBus ⁵ addresses are assumed to be cacheable in the <i>exclusive</i> state. The OWNABL signal is provided in case the systems logic needs to restrict caching to certain locations. In single-processor systems, the OWNABL signal is typically tied high for write-back configurations to allow caching in the <i>exclusive</i> state on all reads.
SHARE*	0	Shared Data—The purpose of SHARE* is to let NexBus ⁵ caching devices (including caching devices on an alternate bus) indicate that the current read operation hit in a cache block that is present in another device's cache. It is asserted by the Nx586 during block reads by another NexBus ⁵ master to indicate to the other master that its read hit is in a block cached by the processor.
GSHARE	I	Group Shared Data—Asserted by a backplane NAND of all SHARE* signals, to indicate that the data being read must be cached in the <i>shared</i> state, if OWN* (NxAD<49>) is negated. However, if GSHARE and OWN* are both negated during the read, the data may be promoted to the <i>exclusive</i> state, since no other NexBus ⁵ device has declared via SHARE* that it has cached a copy. Instruction fetches are always <i>shared</i> .

NexBus Transceivers

XBCKE*	О	NxAD Transceiver Bus Clock Enable—Asserted by the processor to clock registered transceivers and latch addresses/status and data from the AD<63:0> bus for subsequent driving onto the NxAD<63:0> bus. There is no comparable clock-enable for the NexBus ⁵ side of these transceivers; they are always enabled on the NexBus ⁵ side. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XBOE*	0	Transceiver to AD Bus Output Enable—Asserted by the processor to enable the registered transceivers and drive addresses and data onto the AD<63:0> bus from the NxAD<63:0> bus. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XNOE*	O	Transceiver to NxAD Bus Output Enable—Asserted by the processor to enable registered transceivers and drive addresses and data onto the NxAD<63:0> bus from the AD<63:0> bus. Note, NxCLK is normally connected to the clocking pin for the AD<63:0> registers and an inverted NxCLK is connected to the clocking pin for the NxAD<63:0> registers.
XCVERE*	I	NexBus ⁵ Transceiver Enable—XCVERE* determines what type of bus is generated by the processor. When pulled high, the Nx586 will generate the NexBus processor bus which requires external transceivers to connect to the processor to the NexBus ⁵ system bus. If XCVERE* is tied low, the Nx586 generates NexBus ⁵ directly. This pin is sampled by the processor during reset active.

PRELIMINARY Nx586™ Processor 23

NexBus/NexBus⁵ Address and Data

NxAD<63:0> AD<63:0>	I/O	NexBus or NexBus ⁵ Address and Status, or Data—This bus multiplexes address and status information during the "address and status phase" and with up to 64 bits of data during a subsequent "data phase". XCVERE* determines the local bus mode. The Nx586 generates NexBus (AD) for XCVERE* asserted and NexBus ⁵ for XCVERE`* negated. The NexBus address and status is valid on the rising edge of XBCKE*.
		For either bus modes, the address and status is valid on NexBus ⁵ when GALE is asserted. At that time, address NxAD<63:32> and status NxAD<31:0> is latched. The data phase occurs on the cycle after GXACK is asserted and GXHLD is simultaneously negated. To avoid contention, the two phases are separated by a guaranteed dead cycle (a minimum of one clock) which occurs between the assertion of GALE and the assertion of GXACK.




Figure 10 NexBus/NexBus⁵ Address and Status Phase

NxAD<1:0> AD<1:0> address phase	I/O	Reserved—These bits must be driven high by the bus master.
NxAD<2> AD<2> address phase	I/O	ADDRESS<2> (Dword Address)—For I/O cycles, this bit selects between the four-byte doublewords (dwords) in an eight-byte quadword (qword). For memory cycles, the bit is driven but the information is not normally used.
NxAD<31:3> AD<31:3> address phase	I/O	ADDRESS<31:3> (Qword Address)—For memory cycles, these bits address an eight-byte quadword (qword) within the 4GB memory address space. For I/O cycles, NxAD<15:3> specifies a qword within the 64kB I/O address space and NxAD<31:16> are driven low by the processor. In either case, the addressed data may be further restricted by the BE<7:0>* bits on NxAD<39:32>. Memory cycles (but not I/O cycles) may be expanded to additional consecutive qwords by the BLKSIZ<1:0>* bits on NxAD<51:50>.
NxAD<39:32> AD<39:2> address phase	I/O	BE<7:0>* (Byte Enables)—Byte-enable bits for the data phase of the NxAD<63:0> bus. BE<0>* corresponds to the byte on NxAD<7:0>, and BE<7>* corresponds to the byte on NxAD<63:56>. The meaning of these bytes is shown in Figure 11 and 12.
		For I/O cycles, BE<3:0>* specify the bytes to be transferred on NxAD<31:0> and BE<7:4>* are driven high by the processor. For memory cycles, all eight bits are used to specify the bytes to be transferred on NxAD<63:0>.

PRELIMINARY Nx586[™] Processor 25

Transfer Type	Meaning of BE<7:0>*
I/O	BE<3:0>* specify the bytes to transfer on NxAD<31:0>. BE<7:4>* are driven high by the processor.

Figure 11 Byte-Enable Usage during I/O Transfers

	Transfer Type	Meaning of BE<7:0>*
Memory	Single Qword Read or Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0>.
	Four-Qword Block Write	BE<7:0>* specify the bytes to transfer on NxAD<63:0> for first qword only. For all other qwords, BE<3:0>* are implicit zeros. and all bytes are transferred.
	Four-Qword Block Read (Cache-Block Fill)	BE<7:0>* specify the bytes that are to be fetched immediately.

Figure 12 Byte-Enable Usage during Memory Transfers

NxAD<45:40> AD<45:40> address phase	I/O	MID<5:0> (Master ID)—These bits indicate to a slave, and to the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i>) during buscrossing cycles, the identity of the NexBus master that initiated the cycle. The most-significant four bits are the device's SLOTID<3:0> bits. The least-significant two bits are the device's DEVICE<1:0> bits. MID 000000 is reserved for the systems logic.
---	-----	--

NxAD<46> AD<46> address phase	I/O	W/R* (Write or Read*)—This bit distinguishes between read and write operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.
NxAD<47> AD<47> address phase	I/O	D/C* (Data or Code*)—This bit distinguishes between data and code operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.
NxAD<48> AD<48> address phase	I/O	M/IO* (Memory or I/O*)—This bit distinguishes between memory and I/O operations on the NexBus. Bus cycle types are interpreted as shown in Figure 13.

NxAD<48> M/IO*	NxAD<47> D/C*	NxAD<46> W/R*	Type of Bus Cycle
0	0	0	Interrupt Acknowledge
0	0	1	Halt or Shutdown
0	1	0	I/O Data Read
0	1	1	I/O Data Write
1	0	0	Memory Code Read
1	0	1	(reserved)
1	1	0	Memory Data Read
1	1	1	Memory Data Write

Figure 13 Bus-Cycle Types

NxAD<49> AD<49> address phase	I/O	Ownership Request—Asserted by a master when it intends to cache data in the <i>exclusive</i> state. This bit is asserted for write-backs and reads from the stack. If such an operation hits in the cache of another master, that master writes its data back (if copy is modified) and changes the state of its copy to <i>invalid</i> . If OWN* is negated during a read or write, another master may not assume that the copy is in <i>shared</i> state when not asserting SHARE* signal.
NxAD<50> AD<50> address phase	I/O	Reserved—This bit must be driven high.

NxAD<51> AD<51> address phase	I/O	BLKSIZ* (Block Size)—For memory operations, this bit defines the number of transfers. It is low for four-qword transfers and high for single byte, word, dword or qword cycles. For I/O operations, this bit is also driven high by the processor.
		For single transfers and block (burst) writes, the bytes to be transferred in the first qword are specified by the byte-enable bits, BE<7:0>* on NxAD<39:32>. If the slave is incapable of transferring more than a single qword, it or the system-logic interface between the NexBus and other system buses (called the <i>alternate-bus interface</i>) may deny a request for subsequent qwords by negating the GXACK or GBLKNBL inputs to the processor after a single-qword transfer, or after returning all bytes specified by BE<7:0>* in the first qword.
NxAD<56:52> AD<56:52> address phase	I/O	Reserved—These bits must be driven high.
NxAD<57> AD<57> address phase	I/O	SNPNBL (Snoop Enable)—Asserted to indicate that the current operation affects memory that may be present in other caches. When this signal is negated, snooping devices need not look up the addressed data in their cache tags.
NxAD<58> AD<58> address phase	I/O	CACHBL (Cacheable)—Asserted by the bus master to indicate that it may cache a copy of the addressed data. The master typically decides what it will cache, based on software-configured address ranges. This bit supports higher-performance designs by letting the NexBus interface know what the master intends to do with the data, thereby allowing other devices to sometimes prevent unnecessary invalidation or write-backs.
NxAD<63:59> AD<63:59> address phase	I/O	Reserved—These bits must be driven high by the bus master.

Nx586 L2 Cache Signals

SRAMMODE	I	L2 Cache SRAM mode Select—Selects the use of either synchronous or asynchronous SRAM for the L2 cache memory. This pin is sampled during reset active. When SRAMMODE is left unconnected (floating), the internal pull down resistor configures the Nx586 for asynchronous SRAMs. If SRAMMODE is pulled high, the Nx586 is configured for synchronous SRAMs. In synchronous mode, the CKMODE pin generates the SRAM clocks and COEB* generates global SRAM write enables after RESET. Also, CKMODE can be disabled by driving SCLKE low or inactive. SRAMMODE contains an internal pull down resistor.
COEA*	О	L2 Cache Output Enable A —Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. COEA* should be connected to a maximum of four devices.
COEB*/WE*	0	L2 Cache Output Enable B—Enables reading from second-level cache SRAMs to drive the CDATA<63:0> bus. COEB* should be connected to a maximum of four devices. COEB* has the identical function as COEA* when SRAMMODE is low. Global Write Enable—When SRAMMODE is pulled high, COEB* is reconfigured as a global write enable for synchronous SRAMs.
CWE<7:0>*	0	L2 Cache Write Enable —Enables writing to the second-level cache SRAMs. The CWE<0>* bit enables writing the byte on CDATA<7:0>. The CWE<7>* bit enables writing the byte on CDATA<63:56>.
CBANK<1:0>	О	L2 Cache Bank—Selects one of four banks (sets) in the fourway set associative second-level cache. Each bank is either 64kB or 256kB. These signals should be connected to the two least-significant address bits of the SRAMs.
CADDR<17:3>	0	L2 Cache Address —The address of an eight-byte quantity in the second-level cache bank selected by CBANK<1:0>. Bits 17:16 are not used for a 256kB L2 cache; they are only used for a 1MB cache.
CDATA<63:0>	I/O	L2 Cache Data—Carries either one to eight bytes of second-level cache data, or the tags and state bits for one to four second-level cache banks (sets). Transfers on this bus occur at the peak rate of eight bytes every two processor clocks, but the transfers can begin on any processor clock.

Nx586 System Signals

Nx586 Clocks

NxCLK	I	NexBus Clock—A TTL-level clock. All signals on NexBus/NexBus ⁵ transition on the rising edge of NxCLK, except the asynchronous signals, INTR*, NMI*, GATEA20, and SLOTID<3:0>. If the Nx586 is configured for internal PLL mode, the processor's internal phase-locked loop (PLL) synchronizes the internal processor clocks at twice the frequency of NxCLK. For external PLL mode, NxCLK is used to generate the skew correcting reference clock for the external PLL circuitry. The skewed version of NxCLK is produced at XREF.
РНЕ1	I	Clock Phase 1—PHE1 is used as the processor clocking source when the Nx586 is configured for external PLL mode. The deskewed clock (normally twice the frequency of XREF) generated by the external PLL circuitry is connected to PHE1. For normal clocking operation, this signal should be pulled low.
РНЕ2	I	Clock Phase 2—PHE2 determines the relationship between the internal non-overlapped clocks. When pulled low, narrow non-overlapped clocks are generated. Wide non-overlapped clocks are produced for PHE2 pulled high. For normal clocking operation, this signal should be pulled low.
SCLKE	I	Synchronous Clock Enable—While in synchronous SRAM mode (see SRAMMODE), SCLKE is used to determine the output of CKMODE. If SCLKE is asserted, CKMODE generates a clock equal to the processor's internal frequency (twice NxCLK). While inactive, CKMODE is driven low. For normal clocking operation, this signal should be pulled low.
CKMODE	I	Clock Mode—For normal clocking operation, this signal should be pulled low. When SRAMMODE is pulled high, the Nx586 is configured for synchronous SRAMs. In synchronous SRAM mode, the CKMODE pin generates the SRAM clocks and COEB* generates global L2 SRAM write enables after RESET is inactive.

XSEL	I	Clock Mode Select—XSEL is used to select which PLL mode is utilized by the processor, internal or external. Internal PPL mode is selected when XSEL is tied low. For XSEL pulled high, the external PLL mode is selected. For normal clocking operation, this signal should be tied low.
хрн1	О	Processor Clock Phase 1 —For normal clocking operation, this signal must be left unconnected.
хрн2	О	Processor Clock Phase 2—For normal clocking operation, this signal must be left unconnected.
IREF	I	Clock Current Reference—This signal must be pulled up to V _{DDA} . Refer to NexGen for the optimal value.
XREF	0	Clock Output Reference—For normal clocking operation, this signal must be terminated with a value that matches the characteristic impedance of the circuit board (PCB). A Thevenin type of termination is recommended. In external PLL mode, XREF is the skewed version of NxCLK and is normally connected to the input of the external PLL circuitry's phase comparator.
VDDA	I	PLL Analog Power—This input provides power for the on chip PLL circuitry and should be isolated from V_{CC} by a ferrite bead and decoupled with a 0.1 μF ceramic capacitor.

PRELIMINARY Nx586™ Processor 31

Nx586 Interrupts and Reset

NPIRQ*	0	Floating Point Unit Interrupt Request—Asserted by the Floating-Point unit to the interrupt controller's IRQ13 that services floating-point errors in an PC-AT.
INTR*	I	Maskable Interrupt—Level sensitive. This signal is asserted by an interrupt controller. The processor responds by stopping its current flow of instructions at the next instruction boundary, aborting earlier instructions that have been partially executed, and performing an interrupt acknowledge sequence, as described in the <i>Bus Operations</i> chapter. This signal is asynchronous to NxCLK.
NMI*	I	Non-Maskable Interrupt—Edge sensitive. Asserted by systems logic. The effect of this signal is similar to INTR*, except that NMI* cannot be masked by software, the interrupt acknowledge sequence is not performed, and the handler is always located by interrupt vector 2 in the interrupt descriptor table. This signal is asynchronous to the processor and to NxCLK.
RESET*	Į	Global Reset (Power-Up Reset)—Asserted by systems logic. The processor responds by resetting its internal state machines and loading default values into its registers and reading the hardware configuration pins (i.e. SRAMMODE, CKMODE, XSEL, etc.). At power-up it must remain asserted for a minimum of 1 millisecond after VCC and NxCLK have reached their proper AC and DC specifications.
RESETCPU*	I	Reset CPU (Soft Reset)—Asserted by the systems logic to reset the processor without changing the state of memory or the processor's caches. This signal is normally routed only to the primary processor in SLOTID 0Fh.
GATEA20	I	Gate Address 20—When asserted by the system controller or keyboard controller, the processor drives bit 20 of the physical address at its current value. When negated, address bit 20 is cleared to zero, causing the address to wrap around into a 20-bit address space. GATEA20 is asynchronous to the NexBus clock.
		This method replicates the PC-AT processor's handling of address wraparound. All physical addresses are affected by the ANDing of GATEA20 with address bit 20, including cached addresses. This signal is asynchronous to the processor's internal clock and to NxCLK.

Nx586 Test and Reserved Signals

ANALYZEIN	I	Reserved—This signal must be pulled low for normal operation.
ANALYZEOUT	О	Reserved—This signal must be left unconnected for normal operation.
NC	-	Reserved—These signals must be left unconnected.
GREF	О	Ground Reference—This signal must be left unconnected for normal operation.
HROM	I	Reserved—This signal must be pulled low.
P4REF	О	Power Reference—This signal must be left unconnected for normal operation.
POPHOLD	I	Reserved—This signal must be pulled low for normal operation.
PTEST	I	Processor TEST —This pin tri-states all outputs except for the following pins: XPH1, XPH2, and XREF. For normal operation, this input must be pulled low.
PULLHIGH	I/O	Reserved—These signals must be individually pulled high to VCC4 for normal operation.
PULLLOW	I/O	Reserved—These signals must be individually pulled low for normal operation.
SERIALIN	О	Serial In —The input of the scan-test chain. This signal must be left unconnected for normal operation.
SERIALOUT	О	Serial Out—The output of the scan-test chain. This signal must be left unconnected for normal operation.
TESTPWR*	I	Test Power —Powers-down CPU's static circuits during scan tests. This signal must be pulled high for normal operation.
ТРН1	I	Test Phase 1 Clock —For scan test support. This signal must be pulled low for normal operation.
ТРН2	I	Test Phase 2 Clock —For scan test support. This signal must be pulled low for normal operation.

PRELIMINARY Nx586™ Processor 33

Nx586 Alphabetical Signal Summary

ALE*	0	Address Latch Enable			
ANALYZEIN	I	Analyze In			
ANALYZEOUT	0	Analyze Out			
AREQ*	0	Alternate-Bus Request			
CADDR<17:3>	. 0	L2 Cache Address			
CBANK<1:0>	0	L2 Cache Bank			
CDATA<63:0>	I/O	L2 Cache Data			
CKMODE	I	Clock Mode or L2 Synchronous Clock output			
COEA*	0	L2 Cache Output Enable A			
COEB*(WE*)	0	L2 Cache Output Enable B or Synchronous SRAM global write			
CWE<7:0>*	0	L2 Cache Write Enable			
DCL*	0	Dirty Cache Line			
GALE	I	Group Address Latch Enable			
GATEA20	I	Gate Address 20			
GBLKNBL	I	Group Block (Burst) Enable			
GDCL	I	Group Dirty Cache Line			
GNT*	I	Grant NexBus ⁵			
GREF	I	Ground Reference			
GSHARE	I	Group Shared Data			
GTAL	I	Group Try Again Later			
GXACK	I	Group Transfer Acknowledge			
GXHLD	I	Group Transfer Hold			
HROM	I	Reserved			
INTR*	I	Maskable Interrupt			
IREF	I	Clock Input Reference			
LOCK*	0	Bus Lock			
NC	-	Reserved			
NMI*	I	Non-Maskable Interrupt			
NPIRQ*	О	Reserved			
NREQ*	0	NexBus ⁵ Request			
NxAD<63:0>	I/O	Bus Address/Status, or Bus Data			
NxADINUSE	0	Reserved			
NxCLK	I	NexBus ⁵ Clock			



OWNABL	I	Ownable	
P4REF	0	Power Reference	
PHE1	I	Clock Phase 1	
PHE2	I	Clock Phase 2	
POPHOLD	I	Reserved	
PTEST	I	Reserved	
PULLHIGH	I/O	Reserved	
PULLLOW	I	Reserved	
RESET*	I	Global Reset (Power-Up Reset)	
RESETCPU*	I	Reset CPU (Soft Reset)	
SCLKE	I	Synchronous SRAM Clock Enable (CKMODE)	
SERIALIN	0	Serial In	
SERIALOUT	О	Serial Out	
SHARE*	0	Shared Data	
SLOTID<3:0>	I	NexBus Slot ID	
SRAMMODE	I	L2 Cache SRAM Type Select	
TESTPWR*	I	Test Power	
TPH1	I	Test Phase 1 Clock	
TPH2	I	Test Phase 2 Clock	
VDDA	I	PLL Analog Power	
XACK*	0	Transfer Acknowledge	
XBCKE*	0	NexBus-Transceiver Clock Enable	
XBOE*	0	NexBus-Transceiver Output Enable	
XHLD*	0	Transfer Hold	
XCVERE*	I	Internal NexBus Transceiver Enable	
XNOE*	0	NexBus-Transceiver Output Enable	
XPH1	0	Processor Clock Phase 1	
XPH2	0	Processor Clock Phase 2	
XREF	0	Clock Output Reference	
XSEL	I	Clock Mode Select	

PRELIMINARY Nx586™ Processor 35

Hardware Architecture

The Nx586 processor and the optional integrated floating-point execution unit are tightly coupled into a parallel architecture with a distributed pipeline, distributed control, and rich hierarchy of storage elements. While the features of the two devices are sometimes listed separately elsewhere in this book, they are treated as an integrated architecture in this chapter. Both the Nx586 and Nx586 with the floating point have the identical system bus architecture. Therefore, the two devices are interchangeable within the processor socket.

Bus Structure

The Nx586 processor supports two external 64-bit buses: the processor bus, the L2 cache bus, and one internal 64-bit bus (for the integrated floating-point unit). All buses are synchronous to the NxCLK clock. The internal floating-point unit bus operates at the same speed as the processor core or twice the frequency of the local bus.




Figure 14 Nx586 Bus Structure Diagram

Processor Bus

The Nx586 supports two local bus interfaces, NexBus and NexBus⁵. NexBus is considered a true CPU local bus. Where as, NexBus⁵ is a NexGen proprietary system bus. During RESET* active, the XCVERE* pin is sampled for the local bus mode. XCVERE* determines what type of bus is generated by the processor. When pulled high, the Nx586 will generate the NexBus standard which requires external transceivers to connect the processor to the NexBus⁵ system bus. Figure 15 is a system block diagram showing the Nx586 configured with a NexBus interface (XCVERE* = 1). The NexBus transceivers are high speed non-inverting registered transceivers controlled by signals provided by the Nx586.




Figure 15 Nx586 Basic System Diagram

Another approach for processors configured with external NexBus transceivers is to include the transceiver within the systems logic. This however forces the systems logic to provide complete arbitration and signal routing to the processor via NexBus. As shown in figure 16, the example PC-AT compatible systems controller contains the system arbiter, the memory controller, the VL-Bus controller, and the ISA-Bus controller. The example systems logic is completely responsible for bus interconnections between NexBus, the memory bus, VL-Bus and ISA bus. The Integrated Peripheral Controller contains the interrupt controller, DMA controller, CMOS memory, timers and counters.




Figure 16 Nx586 System with Systems Logic containing NexBus Transceivers.

PRELIMINARY Nx586™ Processor 39

When XCVERE* is tied low, the Nx586 generates NexBus⁵ directly. NexBus⁵ is a 64-bit synchronous, multiplexed bus that supports all signals and bus protocols needed for cache-coherency. A modified write-once MESI protocol is used for cache coherency. The processor continually monitors the NexBus⁵ to guarantee cache coherency.




Figure 17 Example System with the Nx586 and NexBus⁵.

The Nx586 based PCI system shown in figure 17 uses a chipset to connect the Nx586 via the NexBus⁵ system bus. The example chipset is divided into two major components, the memory and systems controller. The system controller contains the NexBus⁵ arbiter, and the PCI bus controller. Note, both the memory controller and the system controller are NexBus⁵ devices and can respond directly to the processor. The ISA bus is generated by a PCI to ISA bridge chip.

L2 Cache Bus

The 64-bit L2 cache bus is dedicated to external SRAM cache. The bus carries one to eight bytes of cache data, or the tags and state bits for one to four cache banks (sets). The L2 cache write-policy can be programmed for write-back or write-through. Optionally, at power-on reset the L2 cache controller can be programmed for synchronous or asynchronous SRAMs. Bus accesses for each mode are identical except for the existence of the SRAM clocking signal on CKMODE for the synchronous SRAMs. Note, the synchronous SRAMs operate at the same frequency as the processor not at half the frequency.

The processor manages cache-coherency for both L2 and L1 caches. The 64-bit L2 cache bus is fully isolated and decoupled from the processor local bus also known as NexBus. The L2 cache bus does not require any arbitration to gain control of the bus. In fact, the L2 cache controller can start a L2 cache cycle on any processor clock. In addition, speculative cycles are supported on the L2 cache bus. The processor can request data from the L2 cache controller and terminate the cycle at any time during the access. 32-bytes is the unit of transfer between the memory and the cache. There is no data bursting from the L2 cache memory. Since no arbitration is necessary, the L1 cache line fills are just back-to-back read cycles.

Internal 64-bit Execution Unit Bus

The Nx586 contains an internal 64-bit bus dedicated to the optional floating-point execution unit. Discrete arbitration signals implement a simple protocol between the two devices. Arbitration priority is given to the processor, so reads prevail over writes. The winner gets the bus on the next clock. The arbitration and data transfers are pipelined one clock apart at the processor-clock frequency. Thus, in every processor clock, both a bus request and a data transfer can be performed, making the Floating-Point execution unit a tightly coupled component of the execution pipeline.

Both the processor core and the Floating-Point execution unit sometimes make speculative requests for the local bus (NexBus). For example, the processor requests the bus while it concurrently looks in its cache for the data to be transferred. The Floating-Point execution unit makes speculative requests concurrently with its first pass at formatting the output, which may in fact need further formatting before transfer. If either device finds that it cannot use the bus after requesting it, it negates its request signal thereby allowing access to the bus by the other device.

PRELIMINARY Nx586™ Processor 41

Operating Frequencies

There are four operating frequencies associated with the processor, as shown in Figure 18:

- NexBus/NexBus⁵—Operates at the frequency of the system clock (NxCLK).
- Processor—Operates at twice the frequency of the NxCLK. The Nx586 processor and the Floating Point Execution Unit both operate at the same frequency.
- L1 (On-Chip) Cache—Operates at twice the frequency of the processor clock.
- L2 (Off-Chip) Cache—Operates at the same frequency as the NxCLK. Transfers between L2-cache and the processor occur at the peak rate of one octet every two processor clocks, but the transfers (which can be back-to-back) can begin on any processor clock. Data is returned to the processor on the third clock phase after an access is started.

Unless otherwise specified in this book, a *clock cycle* means the Nx586 processor's clock cycle. However, most of the timing diagrams in the *Bus Operations* chapter are relative to the NxCLK clock, not the processor clock.

Figure 18 shows the relative clocking frequencies for a Nx586 processor. The NxCLK clock determines the systems overall operating speed. The NxCLK clock sets the NexBus/NexBus⁵ operating frequency. The processor's on-board PLL doubles the frequency of NxCLK making the Nx586 operate at twice the frequency of NexBus. The dual port nature of the L1 caches requires the L1 cache controllers to operate at double the frequency of the processor. The effective operating frequency of the L2-cache is half of the processor.




Figure 18 System Clocking Relationships

The processor uses an on-chip phase-locked loop and NxCLK to internally generates a two phase non-overlapping clock, shown in Figure 18 as the phases that drive the L1 cache. Most of the processor's pipeline stages operate on these phases. For example, a register-file access, an adder cycle, a lookup in the translation lookaside buffer (TLB), and an on-chip cache read or write all take a single phase of the processor clock.

Internal Architecture

Figure 19 shows the relationship between functional units within the Nx586 processor. The main processing pipeline is distributed across five units:

- Decode Unit
- Address Unit
- Cache and Memory Unit
- 2 Integer Units
- Floating Point Execution Unit (optional)

All functional units work in parallel with a high degree of autonomy, concurrently processing different parts of several instructions. Only the Cache and Memory Unit has an interface (NexBus or NexBus⁵) that is visible outside the processor.




Figure 19 Nx586 Internal Architecture

Storage Hierarchy

The Nx586 architecture provides a rich hierarchy of storage mechanisms designed to maximize the speed at which functional units can access data with minimum bus traffic. Control for a modified write-once cache-coherency protocol (MESI) is built into this hierarchy.

In addition to the L1 and L2 caches, the processor also has three other storage structures that contribute to the speed of accessing information: (1) a prefetch queue in the Decode Unit, (2) branch prediction capability in the Decode Unit, and (3) a write queue in the Cache and Memory Unit. The storage hierarchy can continue at the system level with other buffers and caches. For example, a system using a memory controller chip that maintains a prefetch queue between the L2 cache and main memory can continuously pre-load cache blocks in anticipation of the processor's next request for a cache fill. Bus masters on buses interfaced to the NexBus can also maintain caches, but those other masters must use write-through caches.

Figure 20 shows this hierarchy during a read cycle in a system. Figure 21 shows the analogous organization during a write cycle. All levels of cache and memory are interfaced through 64-bit buses. Physically, transfers between L2 cache and main memory go through the processor via NexBus, and transfers between L1 and L2 cache go through the processor via the dedicated L2-cache bus. While the NexBus⁵ is multiplexed between address/status and data, the L2-cache data bus carries only data at 64 bits every NexBus⁵ clock cycle. The disk subsystem and software disk cache are included in the figures for completeness of the hierarchy; the software disk cache is maintained in memory by some operating systems.




Figure 20 Storage Hierarchy (Reads)




Figure 21 Storage Hierarchy (Writes)

46

Transaction Ordering

Interlocks enforce transaction ordering in a manner that optimizes read accesses. Interlocks are conditions where the execution of one function is deferred until the conflicting function has completed execution. With the exceptions detailed below, the *general rules* for transaction ordering are:

- Memory Reads—Memory reads (whether cache hits or reads on NexBus) are re-ordered ahead of writes, are performed out of order with respect to other reads, and are done speculatively. With respect to the most recent copy of data, the write queue takes priority over the cache. A hit in the write queue is serviced directly from that queue.
- I/O and Memory-Mapped I/O Reads—I/O reads are not done speculatively because they can have side effects in memory that may cause the I/O read to be done improperly. I/O reads have higher priority than memory reads, but all pending writes are completed first.
- All Writes—Writes are performed in order with respect to other writes, and they are never performed speculatively. Writes are always held in the write queue until the processor knows the outcome of all older instructions.
- Locked Cycles—Locked read-modify-writes are stalled until the write queue is emptied.
- Cache-Hit Reads—The processor holds reads that hit in the cache if any of the following conditions exist:
 - The cache entry depends upon pending writes that have not yet received their data, are mapped as non-cacheable or are mapped as write-protected.
 - The read is locked (hence, the rules below for Memory Reads on NexBus are followed).
- *Memory Reads on NexBus*—The processor holds memory reads on NexBus (cache misses) if any of the following conditions exist:
 - Reads are I/O or Memory-Mapped I/O.
 - The write queue has pending writes to I/O or to memory that are mapped as non-cacheable I/O.
 - The read is locked, and the write portion of a previous locked read-modify-write has not yet been performed.

Cache and Memory Subsystem

Characteristics

The cache and memory subsystem is a key element in the processor's performance. Each of the two on-chip L1 caches (instruction and data) are 16kB in size and dual-ported. The L2 cache is either 256kB or 1MB and single-ported. It can be built from an array of eight asynchronous (using 8-bit devices) or four synchronous (using 16/18-bit devices), or two synchronous (using 32/36-bit devices) SRAMs. The L2 cache stores instructions and data in 32-byte cache blocks (lines), each of which has an associated tag and cache-coherency state. Separate external tag RAMs are not used. Instead, tag data is stored in a small part of the L2 cache. L2 is a random-access cache, with the L2 cache controller coupled very closely to the processor. Memory references of any kind can be interleaved without compromising performance. It responds to random accesses just as quickly as to block transfers. 32-bytes is the unit of transfer between memory and cache.

	L1 C	L2 Cache	
Contents	Instructions (I Cache)	Data (D Cache)	Instructions and Data (Unified Cache)
Location	processor	processor	on-chip controller; 64-bit SRAM bus
Cache Size	16kB	16kB	256kB or 1MB
Ports	2	2	1
Clock Frequency, Relative to Processor Clock	2x	2x	0.5x

Figure 22 Cache Characteristics

If a write needs to go to NexBus for cache-coherency purposes, it does so before it goes to a cache. Whether the write is needed on NexBus depends on the caching state of the data: if the data is *shared* (as described later in the *Cache Coherency* section), all other NexBus⁵ caching devices need to know about the imminent write so that they can take appropriate action. The processor's caches can be configured so that specified locations in the memory space can be cacheable or non-cacheable and read/write or read only (write-protected).

The Cache and Memory Unit contains a write queue that stores partially and fully assembled writes. The queue serves several functions. First, it buffers writes that are waiting for bus access, and it reorders writes with respect to reads or other more important actions. Second, it assembles the pieces of a write as they become available. (Addresses and data arrive at the queue separately as they come out of the distributed pipelines of other functional units.) Third, the queue is used to back out of instructions when necessary. All writes remain in the queue until signaled by the Decode Unit that the instruction associated with the write is retired—i.e., that there is no possibility of an instruction backout due to a branch not taken or to an exception or interrupt during execution.

Reads are looked up in the write queue simultaneously with the L1 cache lookup. A hit in the write queue is serviced directly from that queue, and write locations pending in the queue take priority over any L1-cache copy of the same location. Reads coming into the unit from NexBus are routed in a pipeline to the processor L2 cache and L1 caches. Reads coming in from the L2 cache are routed first to the processor, then to the L1 caches. Write-backs go only to NexBus. Pending writes in the queue go first to the L1 caches (both the instruction and data caches can be written), then to L2 if necessary, then to NexBus if necessary.

The dual ports on the L1 instruction and data caches protect the processor from stalls. In a single clock, the processor can read from port A on each cache while it reads or writes port B on each cache, such as for cache lookups, cache fills, and other cache housekeeping overhead. Both L1 caches may contain identical data, as when a 32-byte cache block contains both instructions and data and is loaded into both L1 caches in different cache-block reads.

Level-2 Cache Power-on RESET Configurations

The Nx586 supports two types of Level-2 cache SRAMs, asynchronous and synchronous. Asynchronous SRAMs should be implemented for low speed cost effective system designs. On the other hand, synchronous SRAMs need to be used for systems operating the Nx586 at very high speeds (typically, 100MHz or higher). A group of pins are examined at power-on RESET to determine what mode the L2 cache controller is operating. The key pin is SRAMMODE. If SRAMMODE is pulled high, the on-chip L2 cache controller is configured for synchronous SRAMs. In synchronous SRAM mode, the CKMODE pin generates the SRAM clocks and COEB* generates global L2 SRAM write enables after RESET is inactive. While in synchronous SRAM mode, SCLKE is used to determine the output of CKMODE. If SCLKE is asserted, CKMODE generates a clock equal to the processor's internal frequency (double NxCLK). Due to loading and the loss of COEB* in synchronous mode, the type of synchronous SRAMs necessary are wide I/O or 32/36-bit. The basic access style for the synchronous SRAMs is "Flow Through". While SCLKE is inactive, CKMODE is driven low. When SRAMMODE is left unconnected (floating), the internal pull down resistor configures the Nx586 for asynchronous SRAMs. Figure 23 is a shows how to configure the Nx586 for the particular L2 Cache SRAM mode desired.

SRAM Mode Type	SRAMMODE	RESET*	SCLKE	CKMODE
	0	1	X	PLL Mode Select
Asynchronous	0	0	X	floating
Synchronous	1	0	0	0 (low)
Synchronous	1	0	1	2x NxCLK

Figure 23 L2 Cache SRAM Interface Modes

Cache Coherency

The processor monitors (snoops) NexBus⁵ operations by bus masters to guarantee coherency with data cached in the processor's L2 cache, L1 caches, and branch prediction logic. A type of write-invalidate cache-coherency protocol called modified write-once (MWO) or modified, exclusive, shared, or invalid (MESI) is used. In this protocol, each 32-byte block in the L2 cache is in one of four states:

- Exclusive—Data copied into a single bus-master's cache. The master then has the exclusive right (not yet exercised) to modify the cached data. Also called owned clean data.
- Modified—Data copied into a single bus-master's cache (originally in the exclusive or invalid state) but that has subsequently been written to. Also called dirty, or stale data.
- Shared—Data that may be copied into multiple bus-masters' caches and can therefore only be read, not written.
- Invalid—Cache locations in which the data is not correctly associated with the tag for that cache block. Also called absent or not present data.

The protocol allows any NexBus⁵ caching device to gain exclusive ownership of cache blocks, and to modify them, without writing the updated values back to main memory. It also allows caching devices to share read-only versions of data. To implement the protocol, the processor:

- Requests data in a specific state by asserting or negating NexBus⁵ cache-control bits.
- Caches data in a specific state by watching NexBus⁵ cache-control input signals from system logic and the slave being accessed.
- Snoops NexBus⁵ to detect other NexBus⁵ transactions that hit in the processor's caches.
- Intervenes in the operations of other NexBus⁵ devices to write back modified data to main memory if a hit occurs during a bus snoop.
- Updates the state of cached blocks if a hit occurs during a bus snoop.

The protocol name, write-once, reflects the processor's ability to obtain exclusive ownership of certain types of data by writing once to memory. If the processor caches data in the shared state and subsequently writes to that location, a write-through to memory occurs. During the write-through, all other caching devices with shared copies invalidate their copies (hence the name, write-invalidate). After the write, the processor owns the data in the exclusive state, since the processor has the only valid copy and it matches the copy in memory. Any additional writes are local—they change the state of the cached data to modified, although the changes are not written back to memory until an update or cache replacement snoop cycle by another bus master forces the write-back. Write-once protocols maximize the processor's opportunities to cache data in the exclusive (owned) state even when the processor has not specifically requested exclusive use of data, thereby maximizing the number of transactions that can be performed from the cache.

There are also other means of obtaining ownership of data besides writing to memory, and write operations can be performed in a way that does not modify ownership. The protocol is compatible with caching devices that employ write-through caching policies, if the devices implement bus snooping and support cache-block invalidation. Caching devices that use a cache-block (line) size other than four-qwords must use a write-through policy.

State Transitions

Transitions among the four states are determined by prior states, the type of access, the state of cache-control signals and status bits, and the contents of configuration registers associated with the cache. Figure 24 shows only the basic state transitions for write-back addresses. Transitions occur when the processor reads or writes data (hits and misses), or when it encounters a snoop hit. No transitions are made for snoop misses. In the default processor configuration and depending on the cause of an operation, reads can be either for exclusive ownership or shared use, but write misses are allocating (fetch on write)—they initiate a read for exclusive ownership, followed by a cache write.




Figure 24 Basic Cache-State Transitions

Figure 25 describes the primary signals and status bits that affect the state transitions shown in Figure 24. The OWN* and SHARE* signals control many transitions. The assertion of OWN* implies that the data is both snoopable (SNPNBL) and cacheable (CACHBL). Figure 26 describes the signals and status bits that affect processor responses during bus snooping. The four sections following these tables describe the characteristics of the states in more detail.

OWN* NxAD<49> address phase	I/O	Ownership Request—Asserted by a master when it intends to cache data in the <i>exclusive</i> state. The bit is asserted for write-backs and reads from the stack. If such an operation hits in the cache of another master, that master writes its data back (if copy is modified) and changes the state of its copy to <i>invalid</i> . If OWN* is negated during a read or write, another master may not assume that the copy is in <i>shared</i> state when not asserting SHARE* signal.		
OWNABL	I	Ownable—Asserted by the system logic during accesses by the processor to locations that may be cached in the <i>exclusive</i> state. Negated during accesses that may only be cached in the <i>shared</i> state, such as bus-crossing accesses to an address space that cannot support the MESI cache-coherency protocol. All NexBus ⁵ addresses are assumed to be cacheable in the <i>exclusive</i> state.		
		The OWNABL signal is provided in case system logic needs to restrict caching to certain locations. In systems using logic that does not have an OWNABL signal, the processor's OWNABL input is typically tied high for write-back configurations to allow caching in the <i>exclusive</i> state on all reads.		
SHARE* GSHARE	OI	Shared Data—SHARE* is asserted by any NexBus ⁵ master during block reads by another NexBus ⁵ master to indicate to the other master that its read hit in a block cached by the asserting master, and that the data being read can only be cached in the <i>shared</i> state, if OWN* is negated. GSHARE is the backplane NAND of all SHARE* signals. If GSHARE and OWN* are both negated during the read, the data may be promoted to the <i>exclusive</i> state because no other NexBus ⁵ device declared via SHARE* that it has cached a copy. Code fetches will stay in the <i>shared</i> state.		

Figure 25 Cache State Controls

SNPNBL NxAD<57>	I/O	Snoop Enable—Asserted to indicate that the current operation affects memory that may be valid in other caches. When this signal is negated, snooping devices need not look up the addressed data in their cache tags. This signal is negated by the processor on write-backs.
DCL* GDCL	OI	Dirty Cache Line—Asserted during operations by another master to indicate that the processor has cached the location being accessed in a <i>modified</i> (dirty) state. During reads, the requesting master's cycle is aborted so that the processor, as an intervenor, can preemptively gain control of the NexBus and write back its modified data to main memory. While the data is being written to memory, the requesting master reads it off the NexBus ⁵ . The assertion of DCL* is the only way in which atomic 32-byte cacheblock fills by another NexBus ⁵ master can be preempted by the processor for the purpose of writing back dirty data. During writes, the initiating master is allowed to finish its write. The NexBus ⁵ Arbiter must then guarantee that the processor asserting DCL* gains access to the bus in the very next arbitration grant, so that the processor can write back all
		of its modified data <i>except</i> the bytes written by the initiating master. (In this case, the initiating master's data is more recent than the data cached by the processor asserting DCL*.)

Figure 26 Bus Snooping Controls

Invalid State

After reset, all cache locations are invalid. This state implies that the block being accessed is not correctly associated with its tag. Such an access produces a *cache miss*. A read-miss causes the processor to fetch the block from memory on the NexBus and place a copy in the cache. If OWN* is negated and GSHARE is asserted, the block changes state from invalid to shared, provided that the memory slave asserts the GBLKNBL signal when each qword is transferred. If the processor asserts OWN* when OWNABL is asserted, or if no other caching device shares the block (GSHARE negated), the processor may change the state of the block from invalid to exclusive. If GBLKNBL is negated, the data may be used by the processor but it will not be cached, and the cache block will remain invalid.

The processor will invalidate a block if another master performs any operation with OWN* asserted that addresses that block, and OWNABL and GXACK are simultaneously asserted. If the block's previous state was modified, the processor will also intervene in the other master's operation to write back the modified data.

Shared State

When the processor performs a read with OWN* negated and GSHARE asserted, and the read misses the cache, the block will be cached in the shared state. The shared state indicates that the cache block may be shared with other caching devices. A block in this state mirrors the contents of main memory. When the processor has cached data in the shared state, it snoops NexBus memory operations by other masters, ignoring only operations for which SNPNBL is negated. When the processor performs block reads that hit in a block shared with another master, that master asserts SHARE*.

When the processor performs a write with OWN* negated—or when it performs a write with OWN* asserted, OWNABL negated, and GXACK asserted—other masters may either invalidate their copy or update it and retain it in the shared state.

When the processor performs a write to a shared block, the processor (1) writes the data through to main memory while asserting OWN* so as to cause other caching masters to invalidate their copies, (2) updates its cache to reflect the write, and (3) if OWNABL and GXACK are both asserted during the write, the processor changes the state of the block to exclusive, otherwise the state remains shared.

If the processor performs a read or write in which OWN*, OWNABL, and GXACK are all asserted, other masters invalidate their copy of such blocks.

Exclusive State

When the processor performs a read with OWN* asserted or GSHARE negated, and the read misses the cache, the block will be cached in the exclusive (owned clean) state. In the exclusive state, as in the shared state, the contents of a cache block mirrors that of main memory. However, the processor is assured that it contains the only copy of the data in the system. Thus, any subsequent write can be performed directly to cache and need not be immediately written back to memory. The cache block so modified will then be in the modified state. Just as with shared cache blocks, the processor snoops NexBus memory operations when it has cached data in the exclusive state, except when SNPNBL is negated.

If another master asserts OWN* while hitting in an exclusive block in the processor, the processor invalidates its copy. A read by another master with OWN* negated that hits in an exclusive block forces the processor to assert SHARE* and change the block to the shared state, if CACHBL is asserted. If a write by another master hits in an exclusive block, the processor invalidates the block. OWNABL has no effect on snooping the exclusive and modified states, since a cache block could not have been cached in these states if the block were not ownable.

Modified State

The modified (owned stale or dirty) state implies that a cache block previously fetched in the exclusive state has been subsequently written to and no longer matches main memory. As in the exclusive state, the processor is assured that no other master has cached a copy so the processor can perform writes to the cache without writing them to memory.

Reads and single-qword writes by other masters that address a modified block cause the processor to assert DCL* and perform an intervenor operation. The processor writes back its cached data to memory and the other master simultaneously reads it from the NexBus.

During external non-OWN* reads, the processor changes its copy of the block to the shared state. If an external non-OWN* single-qword write with CACHBL asserted hits in a modified block, the processor asserts DCL* and intervenes in the operation. The processor then either asserts SHARE* or invalidates the block during the operation. For external block writes (unlike the single-qword writes described above), the processor does not perform an intervenor operation with a write-back because the other master overwrites the entire cache block(s). If an external block write hits a modified processor block it invalidates the block.

Internal reads or writes do not change the state of a modified block. However, if another master attempts to write to a block that has been modified by the processor, the modified data (or portions thereof) is written back to memory. During the write-back, the processor negates SNPNBL to relieve other caching devices of the obligation to look the address up in their caches, since a modified block can never be in another cache.

Interrupts

The processor supports maskable interrupts on its INTR* input, non-maskable interrupts on its NMI* input, and software interrupts through the INT instruction. Hardware interrupts (INTR* and NMI*) are asynchronous to the NxCLK clock. They are asserted by external interrupt control logic when that logic receives an interrupt request from an I/O device, system timer, or other source. When an active non-maskable interrupt request is sensed by the interrupt controller, the request is passed to the processor which then performs an interrupt acknowledge sequence, as defined in the Bus Operations chapter. Maskable interrupt requests must be asserted until cleared by the interrupt service routine.

Systems logic using the 82C206 integrated peripheral controller (IPC) or equivalent, use the IPC to handle interrupts. The systems logic typically generates the non-maskable interrupt (NMI*) input to the processor, and it passes along the processor's non-maskable interrupt acknowledge to the 82C206 via a INTA* output.

For Nx586s with the optional floating-point execution unit, the Nx586 generates unmasked floating point error interrupts on the NPIRQ* pin. The NPIRQ* function is included for PC-AT compatibility. This pin is typically inverted and then connected to IRQ13. Floating-point errors are cleared in the same manner as in a compatible PC-AT. However, the Nx586 detects and traps the I/O writes which normally clears the error and performs the clearing internally. Therefore, the supporting AT compatible chipset does not require a dedicated signal to the processor to clear floating-point errors.

Clock Generation

Five signals determine the manner in which the processor's internal clock phases (PH1 and PH2) are derived or provided. These signals include CKMODE, XSEL, NxCLK, PHE1, and PHE2. These signals determine one of four modes: Phase-Locked Loop (the normal operating mode), External Phase Inputs, Reserved, or External Processor Clock, as shown in Figure 27 and described in the sections below. Note, each clocking mode is determined at power-on RESET*. PHE2 determines the relationship between the internal non-overlapping clocks. When pulled low, narrow non-overlapped clocks are generated. Wide non-overlapped clocks are produced for PHE2 pulled high.

Mode Type	Mode #	RESET*	CKMODE	XSEL	PHE1
Phase-Locked Loop (normal operating mode)	0	1	0	0	0
External Processor Clock	1	↑	0	1	Input at 2x the NxCLK frequency
Reserved Mode	2	↑	1	0	
External Phase Inputs	3	1	1	1	Externally supplied at 2x the NxCLK frequency

Figure 27 Clocking Modes

- Mode #0: In the *phase-locked loop* mode, the internal clock phases are derived from the external NxCLK clock via a phase-locked loop (PLL). In all modes, the NxCLK input must be driven at one-half the processor's internal operating frequency so as to provide the businterface logic with a signal that defines the external clock cycle.
- Mode #1: In the external processor clock mode, the internal clock phases are derived from PHE1 input signal. The PHE1 input signal operates at twice the frequency of NxCLK. The falling edge of the internal phase2 will occur before the rising edge of XREF, which is a buffered NxCLK output, and can be observed on the XPH2 output. This mode allows bypassing the internal PLL for test purposes or to change the clock frequency, as when entering or leaving a low-power mode.
- Mode #2: This is a reserved mode.
- **Mode #3:** In the *external phase inputs* mode, the internal clock phases are controlled by the two external phase inputs, PHE1 and PHE2. These inputs are buffered internally to drive the processor clock distribution system.

Bus Operations

This chapter covers NexBus processor cycles, NexBus⁵ system bus cycles and cache-coherency operations. The processor bus cycles are conducted primarily on NexBus although their effects can also be seen on the L2 SRAM bus. The NxCLK clock, shown in the timing diagrams accompanying this text, runs at half the frequency of the processor's internal clock.



In this chapter, the term "clock" refers to the *NexBus clock* not to the processor clock, as is meant elsewhere throughout this book.

The notation regarding *Source* in the left-hand column of the timing diagrams shown in this section indicates the chip or logic that generates the signal. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. In some cases, signals take on different names as outputs are NANDed in group-signal logic. In these cases, the signal source is shown with additional notations, where the additional notations indicate the device or logic that originally caused the change in the signal.

Level-2 Asynchronous SRAM Accesses

Figure 18 in the *Nx586 Hardware Architecture* chapter compares the basic clock timing for the processor, its L1 caches, and the L2 cache. An L1 cache miss may cause an access to the L2 cache, which resides off-chip on a dedicated 64-bit bus. Figure 28 shows a read, write, and read to the L2 cache. Transfers can begin on any processor clock and occur at the peak rate of eight bytes every two processor clocks.

In addition, Figure 28 shows a read followed by a write followed by a read cycle. Reads (or writes) can be back-to-back without dead cycles. An idle cycle is shown after the last read. The processor clock, which runs at twice the rate of the NexBus clock (NxCLK), is represented here by its two phases, PH1 and PH2. These phases are not visible at the pins except through the delayed outputs, XPH1 and XPH2. The data-sampling point is shown as the falling edge of PH2, which is relative to the rising edge of NxCLK. Two pins for COE* are shown, A and B. Both pins are identical in function and transition on the rising edge of PH1. The two pins are made available for loading considerations.




Figure 28 Level-2 Asynchronous Cache Read and Write

The L2 cache controller provides data to the processor in 3 CPU phases. In other words, the cache cycle time is 1.5 CPU clocks (one clock is equal to two phases). Data is provided to either the CPU core or the L1 cache in 1.5 CPU clocks. L2 cache address generation occurs before the cycle starts. A total of 7.5 clocks are required for a cache line fill, as shown is figure 29.




Figure 29 Level-2 to Level-1 Asynchronous Cache Line Fill.

Level-2 Synchronous SRAM Accesses

The type of SRAMs required for synchronous mode are "Synchronous Flow Through" with wide I/O (32 or 36 bits). A single clocking pin, CKMODE is used to initiate the read/write operations. At the rising edge of CKMODE, all addresses, write-enables, chip selects and data are registered within the SRAM. It is assumed that new signals can be applied to the SRAMs prior to data out valid. Read data is sampled on the next rising edge of CKMODE (approximately two PH2 clocks later). A dead cycle for bus turn around time is provided during read followed by write cycles (approximately one PH2 clock). Figure 30 shows the signal relationships for the synchronous SRAM mode.




Figure 30 Level-2 Synchronous Cache Read and Write cycles

NexBus and NexBus⁵ Arbitration and Address Phase

Processor operations on NexBus/NexBus⁵ may or may not begin with arbitration for the bus. To obtain the bus, the processor asserts NREQ*, LOCK*, and/or AREQ* to the arbitration winner with GNT*. Automatic re-grant occurs when the arbitration holds GNT* asserted at the time the processor samples it, in which case the processor need not assert NREQ*, LOCK*, or AREQ* and can immediately begin its operation.

NREQ*, when asserted, remains active until GNT* is received from the arbiter. In systems using the systems logic that interfaces directly to NexBus, NREQ* is typically treated the same as AREQ*; when NexBus control is granted, control of all other buses is also granted at the same time.

LOCK* is asserted during sequences in which multiple bus operations should be performed sequentially and uninterrupted. This signal is used by the arbiter to determine the end of such a sequence. Cache-block fills are not locked; they are implicitly treated as atomic reads. Arbiters may allow a master on another system bus to intervene in a locked NexBus transaction. To avoid this, the processor asserts AREQ*. LOCK* is typically software-configured to be asserted for read-modify-writes and explicitly locked instructions.

AREQ* is asserted to gain control of the NexBus⁵ or any other buses supported by the system. This signal always remains active until GNT* is received.

When GNT* is received, the processor places the address of a qword (for memory operations) on NxAD<31:3> or the address of a dword (for I/O operations) on NxAD<15:2>. It drives status bits on NxAD<63:32> and asserts its ALE* signal to assume bus mastership and to indicate that there is valid address on the bus. The processor asserts ALE* for only one bus clock. The slave uses the GALE signal generated by system logic to enable the latching of address and status from the NexBus⁵.

NexBus Basic Operations

The Nx586 supports two local bus interfaces, NexBus and NexBus⁵. NexBus is considered a true CPU or processor local bus. Where as, NexBus⁵ is a NexGen proprietary system bus. During RESET* active, the XCVERE* pin is sampled for the local bus mode. XCVERE* determines what type of bus is generated by the processor. When pulled high, the Nx586 will generate the NexBus standard which requires external transceivers to connect the processor to the NexBus⁵ system bus. Figure 31 and 32 show the NexBus transceiver control signals for basic QWORD Read and Write operations. AD<63:0> is the multiplexed NexBus processor local bus while NxAD<63:0> is the multiplexed NexBus⁵ system local bus.




Figure 31 Fastest NexBus Single-Qword Read




Figure 32 Fastest NexBus Single-Qword Write

NexBus⁵ Single-Qword Memory Operations

Figure 33 shows the fastest possible NexBus⁵ single-qword read. The notation regarding *Source* indicates the logic that originated the signal as an output. In this figure and others to follow, the source of group signals (such as GXACK) is shown with additional symbols indicating the device or logic that output the originally activating signal. For example, the source of the GXACK signal is shown as "S,P", which means that system logic (S) generated GXACK but that the processor (P) caused this by generating XACK*. In some timing diagrams later in this section, bus signals take on different names as outputs cross buses through transceivers or are ORed in group-signal logic; in these cases, the source of the signals is shown with additional symbols indicating the logic that originally output the activating signals.

The data phase of a fast single-qword read starts when the slave responds to the processor's request by asserting its XACK* signal. The processor samples the GXACK and GXHLD signals from system logic to determine when data is placed on the bus. The processor then samples the data at the end of the bus clock after GXACK is asserted and GXHLD is negated. The operation finishes with an idle phase of at least one clock.

This protocol guarantees the processor and other caching devices enough time to recognize a modified cache block and to assert GDCL in time to cancel a data transfer. A slave may not assert XACK* until the second clock following GALE. However, the slave must always assert XACK* during or before the third clock following GALE, since otherwise the absence of an active GXACK indicates to the systems logic interface between the NexBus⁵ and other system buses (called the *alternate-bus interface*) that the address must reside on the other system bus. In that case, the systems logic interface to that other bus assumes the role of slave and asserts GXACK.

Figure 33 shows when GBLKNBL may be asserted. If appropriate, the slave must assert GBLKNBL no later than it asserts XACK*, and it must keep GBLKNBL asserted until it negates XACK*. It must negate GBLKNBL at or before it stops placing data on the bus. Although not shown, OWNABL must also be valid (either asserted or negated) whenever GXACK is asserted. In the example shown in Figure 34, the slave asserts GXACK at the latest allowable time, thereby effectively inserting one wait state. The slave may or may not drive the NxAD<63:0> signals during the wait states. The processor will not drive them during the data phase of a read operation.




Figure 33 Fastest NexBus⁵ Single-Qword Read




Figure 34 Fast NexBus⁵ Single-Qword Read with a delayed GXACK

If the slave is unable to supply data during the next clock after asserting XACK*, the slave must assert its XHLD* signal at the same time. Similarly, if the processor is not ready to accept data in the next clock it asserts its XHLD* signal. The slave supplies data in the clock following the first clock during which GXACK is asserted and GXHLD is negated. The processor strobes the data at the end of that clock. A single-qword read with wait states is shown in Figure 35 and 36. For such an operation, the slave must negate XACK* after a single clock during which GXACK is asserted

and GXHLD is negated, and it must stop driving data onto the bus one clock thereafter. The processor does not assert XHLD* while GALE is asserted, nor may either party to the transaction assert XHLD* after the slave negates GXACK. In the example shown in Figure 35, the slave asserts GXACK at the latest allowable time, thereby inserting one wait state, and GXHLD is asserted for one clock to insert an additional wait state. The slave may or may not drive the NxAD<63:0> signals during the wait states. The processor will not drive them during the data phase of a read operation.




Figure 35 NexBus⁵ Single-Qword Read with Wait States using a delayed GXACK




Figure 36 NexBus⁵ Single-Qword Read with Wait States using GXHLD only

A single-qword write operation is handled similarly. Figure 37 illustrates the fastest write operation possible. Figure 38 shows a single-qword write with wait states. After the bus is granted, the processor puts the address and status on the bus and asserts ALE*. As in the read operation, the slave must assert its XACK* signal during either the second or third clock following the assertion of GALE. If the slave is not ready to strobe the data at the end of the clock following the assertion of GXACK, it must assert its XHLD* signal. The processor places the data on the bus in the clock after the assertion of GXACK, which may be as soon as the third clock following the assertion of GALE. The slave samples GXHLD to determine when the data is valid. The processor will drive data as soon as it is able, and it continues to drive the data for one (and only one) clock after the simultaneous assertion of GXACK and negation of GXHLD. As in the read operation, the slave's XACK* is asserted until the clock following the trailing edge of GXHLD.




Figure 37 Fastest NexBus⁵ Single-Qword Write




Figure 38 NexBus⁵ Single-Qword Write With Wait States

NexBus⁵ Cache Line Memory Operations

The processor performs cache line fill or block operations with memory at a much higher bandwidth than the single-qword operations described in the previous section. Block operations, both reads and writes, are done only in four-qword increments (32-bytes). All cache line reads are cache fills.

Cache line reads and writes are indicated by the assertion of BLKSIZ* during the address/status phase of the bus operations, as previously defined for single-qword operations.

A cache line operation consists of a single address phase followed by a multi-transfer data phase. The data transfer may begin with *any* qword in the block, as indicated by the address bits, but it then proceeds through additional qwords of the specified contiguous data in any order.

NexBus⁵ I/O Operations

I/O operations on the NexBus⁵ are performed exactly like single-qword reads and writes, with three exceptions. First, the I/O address space is limited to 64K bytes. Second, the 16-bit I/O address is broken into two fields: fourteen address bits and two byte-enable bits. I/O addresses do not use BE<7:2>* (which must be set to all 1's) but instead specify a quad address on NxAD<2>. Third, data is always transferred on NxAD<15:0>, and NxAD<63:16> is undefined during the data transfer phase of an I/O operation.

I/O operations are indicated by driving 010 (data read) and 011 (data write) on NxAD<48:46> and all zeros on NxAD<31:16> when GALE is asserted. I/O space is always non-cacheable, so a slave should never assert GBLKNBL when responding to an I/O operation.

NexBus⁵ Interrupt-Acknowledge Sequence

When an interrupt request is sensed by external interrupt-control logic, the request is signaled to the processor by the control logic, the processor acknowledges the interrupt request (during which sequence the controller passes the interrupt vector), and the processor services the interrupt as specified by the vector. The hardware mechanism is described above in the *Hardware Architecture* chapter.

An interrupt-acknowledge sequence, shown in Figure 39, consists of two back-to-back locked reads on NexBus⁵, where the operation type (NxAD<48:46>) is 000 and the byte enable bits BE<7:0>* = 11111110. The first (synchronizing) read is used latch the state of the interrupt controller. It is indicated by NxAD<2> = 1 (I/O-byte address 4). The second read is used to transfer the 8-bit interrupt vector on NxAD<7:0> to the processor, which uses it as an index to the interrupt service routine. This read is indicated by NxAD<2> = 0 (I/O-byte address 0). During these two reads only the least significant bit of the address field is driven to a valid state. The most significant bits are undefined. After the interrupt is serviced, the request is cleared and normal processing resumes.




Figure 39 Interrupt Acknowledge Cycle

NexBus⁵ Halt and Shutdown Operations

Halt and shutdown operations are signaled on the NexBus⁵ by driving 001 on NxAD<48:46> during the address/status phase, as shown in Figure 40. The halt and shutdown conditions are distinguished from one another by the address that is simultaneously signaled on the byte-enable bits, BE<7:0>* on NxAD<39:32>. The processor does not generate a data phase for these operations.

Type of Bus Cycle	NxAD<48> M/IO*	NxAD<47> D/C*	NxAD<46> W/R*	NxAD<39:32> BE<7:0>*	NxAD<31:3>	NxAD<2>
Halt	0 .	0	1	11111011	undefined	0
Shutdown	0 .	0	1	11111110	undefined	0

Figure 40 Halt and Shutdown Encoding

For the halt operation, the processor places an address of 2 on the bus, signified by BE<7:0>* bits (NxAD<39:32>) = 11111011. NxAD<2> = 0 and NxAD<31:3> are undefined. After this, the processor remains in the halted state until NMI*, RESETCPU*, or RESET* becomes active.

For the shutdown operation, the processor places an address of 0 on the bus, signified by BE<7:0>* bits (NxAD<39:32>) = 11111110. NxAD<2> = 0 and NxAD<31:3> are undefined. An external system controller should decode the shutdown cycle and assert RESETCPU*. After this, the processor performs a soft reset, RESETCPU*; that is, the processor is reset, but the memory contents, including modified cache blocks, are retained.

Because the Nx586 processor has a 64-bit data bus rather than a 32-bit data bus, eight total byte-enable bits (BE<7:0>*) are specified for quadword wide bus.

Obtaining Exclusive Use Of Cache Blocks

The processor can obtain ownership of a cache block either *preemptively* or *passively*. Preemptive ownership is gained by asserting OWN* during the address/status phase of a read or write operation. Whenever the processor needs to write a cache block that is either cached in the shared or invalid state, it performs a preemptive read-to-own operation by asserting OWN* during a single-qword write or four-qword block read.

Passive ownership is normally gained when the processor performs a block read, because other NexBus⁵ caching devices must snoop block reads. If any part of a block addressed by the processor's read operation resides in another NexBus⁵ device's cache, regardless of state, that device asserts SHARE* after the assertion of GALE but not later than the clock during which the first qword of the block is transferred. SHARE* remains asserted through the entire data transfer. If the processor sees GSHARE negated during a block read when it samples the first qword of the block, it knows that it has the only copy. It can therefore cache the block in the exclusive state rather than the shared state, if and only if OWNABL is asserted by system logic.

If another NexBus⁵ caching device is unable to meet this timing in the fastest possible case, it must assert XHLD* to delay the operation until it is able to perform the cache check. While it is possible to put a caching device on NexBus⁵ that is unable to check its cache and report SHARE* correctly, but instead always asserts SHARE*, this has a very negative effect on system efficiency. It is also possible to design a device that invalidates its cache block during any block read hit, in which case only the efficiency of that one device is impaired.

If the processor addresses a non-cacheable block on a system bus other than NexBus⁵, the systems logic interface between the NexBus⁵ and the other system bus (called the *alternate-bus interface*) must indicate this by negating GBLKNBL, and it may not perform block reads or writes to such a block. If the block on the other bus is cacheable, it can only be cached in the shared state, since standard system buses (such as VL bus and ISA bus) do not support the MESI caching protocol, and it is not possible to cache their memory addresses in the exclusive state.

The OWNABL signal from system logic is used to indicate cacheability of locations on other system buses. Whenever OWNABL is negated during a bus operation, the processor will not cache the block in the exclusive state even if the processor asserted OWN*; instead, it may cache the block in the shared state if other conditions permit it.

GBLKNBL and GSHARE must be asserted by system logic at the same time that OWNABL is negated. The timing of these three signals is identical: they should be valid whenever GXACK is asserted. They may be (but need not be) asserted ahead of XACK*, and may (but, except for GSHARE, need not) be held one clock after the negation of XACK*. This timing differs from that of GSHARE, since when OWNABL is asserted GSHARE is not required to be valid until the clock following the negation of GXHLD—i.e., coincident with the data transfer.

NexBus⁵ Intervenor Operations

The examples given above assume that the addressed data does not reside in a modified cache block. When an operation by another NexBus⁵ master results in a cache hit to a modified block in the processor, the processor intervenes in the operation by asserting DCL*. The timing for DCL* is the same as that for SHARE*: the NexBus master samples GDCL on the same clock in which it samples NexBus⁵ data. An asserted GDCL indicates to the master that data cached by the processor is modified. To meet the fastest timing requirements, the processor asserts DCL* no later than the third clock following the assertion of GALE. If a MESI write-back caching device is unable to determine in a timely manner whether a transaction hits in its cache, it must assert XHLD* to delay the transfer.

If a block write operation by another master hits a modified cache block in the processor, the processor does not assert DCL*, since such a block write replaces all of a cache block. Instead, the processor invalidates the block.

An addressed slave that sees GDCL asserted during the first qword transfer of an operation must abort the operation by negating GXACK. It may then perform a block write-back starting with the first qword. Immediately after the operation is completed, as determined by the negation of GXACK, the NexBus⁵ Arbiter must grant the bus to the intervenor by asserting GNT*. The arbiter must not grant the bus to any other requester, even if the previous master has asserted AREQ* and/or LOCK*, because DCL* has absolutely the highest priority. Upon seeing GNT* asserted, the intervenor (whether the processor or another master) immediately updates the memory by performing a block write, beginning at the qword address specified in the original operation. The intervenor negates DCL* before performing the first data transfer, but not before it asserts ALE*. During this memory update, the master must sample the data it requested (if the operation was a read) as it is sent to memory on NexBus⁵ by the intervenor. If the master is not ready to sample the data, it can assert XHLD*, as can both the intervenor and the slave; all three parties to the operation examine GXHLD to synchronize the data transfer.

Modified Cache-Block Hit During Single-Qword Operations

During single-qword reads that hit in a modified cache block, the NexBus⁵ sequence looks like a normal single-qword read from the memory followed by a block write by the intervenor. Figure 41 illustrates the timing. The fastest time is shown for the operation, while both the fastest and slowest possible times are shown for the leading edge of GDCL. For a slow device intervening in a fast operation, GDCL is available to be sampled on the same clock as the first qword of data is available.

In Figure 41, two sources are shown for GALE and NxAD<63:0>, and one source (Sp) has a subscript. The source is the chip or logic that outputs the signal. The subscript for the source indicates the chip or logic that originally caused the change in the signal.

During single-qword writes, the master with the modified cache block asserts DCL* to indicate that the single write will be followed by a block write. If the single write included only some of the bytes of the qword, the intervenor records this fact, and during the subsequent block write it outputs byte-enable bits indicating the other bytes of the qword. For example, if the byte-enable bits of the single write were 00000111, the intervenor outputs 11111000. In other words, the intervenor updates only those bytes that were not written by the master. Except for such intervening write-back operations,

block writes must have all byte-enable bits asserted (00000000). During block write-backs, byte-enable bits apply only to the first qword, so all bytes of the final three qwords are written.




Figure 41 NexBus⁵ Single-Qword Read Hits Modified Cache Block

Modified Cache-Block Hit During Four-Qword (Block) Operations

As described above for single-qword operations, a block read by another NexBus⁵ master may hit a modified cache block in the processor. When this happens, the processor responds exactly as for a single-qword operation: it asserts DCL*, waits for the assertion of GNT* following the negation of GXACK, and proceeds with a block write-back. It writes the entire four-qword block back to memory. The original bus master must sample the data in this second block operation while it is transferred to memory. The master may insert wait states by asserting XHLD*. Since the processor, as intervenor, begins its write-back with the address requested by the master, if the original block read is a four-qword operation, the master can intercept the data as it is transferred to memory and find it in the expected order.

Block writes can hit in a modified or exclusive cache block only if the operation was initiated by the DMA action of a disk controller, not by the processor. Since only complete block writes are permitted, no write-back is required and the processor invalidates its cache block.

Electrical Data

For Electrical Data See Document "Nx586 Electrical Specifications" Order # NxDOC-ES001-01-W

Mechanical Data




Figure 42 Nx586 Package Diagram (top)




Figure 43 Nx586 Package Diagram (side)




Figure 44 Nx586 Package Diagram (bottom)

Glossary

Access—A bus master is said to "have access to a bus" when it can initiate a bus cycle on that bus. Compare bus ownership.

Adapter—A central processor, memory subsystem, I/O device, or other device that is attached to a slot on the NexBus, VL-Bus, or ISA bus. Also called a *slot*.

Aligned—Data or instructions that have been rotated until the relevant bytes begin in the least-significant byte position.

Allocating Write—A read-to-own (read for exclusive ownership of cacheable data) followed by a write to the cache.

Arbiter—A resource-conflict resolver, such as the NexBus arbiter.

Asserted—For signals, "asserted" means driven to the state which asserts the description of the signal.

Active High—The signal or memory bit drive to its "asserted" state which is logically or physically high. For a memory bit, this would be a "1". For a signal, this would be near VCC voltage level.

Active Low—The signal or memory bit drive to its "asserted" state which is logically or physically low. For a memory bit, this would be a "0". For a signal, this would be near GND voltage level.

b-Bit.

B-Byte.

Bandwidth—The number of bits per second that can be processed by a memory, arithmetic unit, input/output processor, or communication system.

Bank—In a cache, same as set and way. In main memory, a qword-wide group of addressable locations.

Branch Prediction—The use of history, statistical methods, or heuristic rules to predict the outcome of conditional branches.

Buffer—A fraction of real memory or a group of registers that serve as a buffer for data flowing to and from auxiliary memory.

Bus Cycle—A complete transaction between a bus master and a slave. For the Nx586 processor, a bus cycle is typically composed of an address and status phase, a data phase, and any necessary idle phases. Also called a *bus operation*, or simply *operation*.

PRELIMINARY Nx586™ Processor 79

Bus Operation—Same as bus cycle.

Bus Ownership—A bus is said to be owned by a master when the master can initiate cycles on the bus. The master to which bus ownership is granted controls only its own interface with the arbiter. The arbiter, on behalf of that master, acts as a master on the other buses in the system. It does this so as to support the master in the event that a bus-crossing operation is requested. Compare *access*.

Bus Phase—Part of bus cycle that lasts one or more bus clocks. For example, it may be a transfer of address and status, a transfer of data, or idle clocks.

Bus Sequence—A sequence of bus cycles (or operations) that must occur sequentially due to their being explicitly locked by the continuous assertion of the master's AREQ* and/or LOCK* signals, or implicitly locked by the GDCL signal.

Cache Block—A 32-byte unit of data in a cache. The Nx586 processor's caches are organized around such blocks. Each cache block has an associated tag and MESI-protocol state. Cache blocks can be fetched atomically as a contiguous group of 32-bytes or in eight-byte subblock units. Compare *cache line*.

Cache-Block Tag—The high-order address bits of a cache block that identifies the area of memory from which it was copied. During a cache lookup, the high-order address bits of the processor's operand is compared with the tags of all blocks stored in the cache.

Cache Coherence—The protocol among multiprocessors with private caches that assures that each variable in the shared memory space receives writes in a serial order, and no processor sees that sequence of values in any other order.

Cache Hit—An access to a cache block whose state is modified, exclusive, or shared (i.e., not invalid). Compare cache miss.

Cache Line—If a *cache block* can be fetched atomically (rather than in subblock units), the concepts of cache block and cache line are identical. However, in the Nx586 processor, cache blocks are often fetched in eight-byte subblock units, leaving only parts of the cache block valid. Compare *cache block*.

Cache Lookup—Comparison between a processor address and the cache tags and state bits in all four sets (ways) of a cache.

Cache Miss—An access to a cache block whose state is invalid. Compare cache hit.

Caching Master—A bus master that internally caches data originated elsewhere. The caching master must continually monitor the bus to guarantee cache coherency. Masters on buses other than the NexBus can maintain caches, but they must be write-through (not write-back) caches.

Conditional Branch—A computer instruction that alters the sequence of execution if a condition is true, and otherwise falls through to the next instruction in sequence.

Clean—Same as exclusive.

Clock Cycle—Unless otherwise stated, this a *processor-clock cycle* rather than a bus-clock cycle. The Nx586 processor's clock runs at twice the frequency of the NexBus clock (NxCLK). The level-1 cache runs at the same frequency as the processor clock. The level-2 cache runs at the same frequency as the NexBus clock (NxCLK).

Clock Phase—One-half of a processor clock cycle.

Cycle—See bus cycle, clock cycle, bus phase, and clock phase.

D Cache—The level-1 (L1) data cache.

Device—Same as adapter.

Dirty—Same as modified.

Dword—A doubleword. A four-byte (32-bit) unit of data that is addressed on an four-byte boundary. Also called a *dword* (doubleword).

Exclusive—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Exclusive* data is owned by a single caching device and is the only known-correct copy of data in the system. Also called *clean* data. When exclusive data is written over, it is called *modified* (or *dirty*) data.

Floating Point Execution Unit—The Floating Point Execution Unit. The logic in the Floating Point Execution unit is integrated into the parallel pipeline of the Nx586 processor.

Flush—(1) To write back a cache block to memory and invalidate the cache location, also called write-back and invalidate, or (2) to invalidate a storage location such as a register without writing the contents to any other location. This is an ambiguous term that is best not used.

Functional Unit—The Decode Unit, Address Unit, Integer Unit, Floating Point Coprocessor, or Cache and Memory Unit.

Group Signal—A NexBus control signal that represents the logical OR of several inputs. These signals typically have signal names that begin with the letter "G".

I Cache—The level-1 (L1) instruction cache.

Invalid—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Invalid* data is not correctly associated with the tag for its cache block.

Invalidate—To change the state of a cache block to invalid.

L1 or Level-1—The level-1 or primary cache is located on the Nx586 processor chip.

L2 or Level 2—The level-2 or secondary cache is located in SRAM connected to the processor's SRAM bus and controlled by logic on the Nx586 processor.

Line—See cache block.

Main Memory—See memory.

Master—The Master is a device on the NexBus that initiates a transaction.

Memory—A RAM or ROM subsystem located on any bus, including the *main memory* most directly accessible to a processor. Also called *main memory*.

MESI—The cache-coherency protocol used in the Nx586 processor. In the protocol, cached blocks in the L2 write-back cache can have four states (modified, exclusive, shared, invalid), hence the acronym MESI. See *modified*, *exclusive*, *shared*, and *invalid*.

Modified Write-Once Protocol—The cache-coherency protocol used in the Nx586 processor. See *MESI*.

Modified—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Modified* data is *exclusive* data that has been written to after being read from lower-level memory, and is therefore the only valid copy of that data. Also called *dirty or stale*.

MWO—See modified write-once protocol.

NB—Same as NexBus.

Negated— For signals, "negated" means driven to the state which de-asserts the description of the signal. Or the opposite of "asserted".

NexBus—A 64-bit synchronous, multiplexed bus defined by NexGen.

No-Op—A single-qword operation with BE<7:0>* all negated. No-ops address no bytes and do nothing except consume processor cycles.

Nx586—The Nx586 processor (CPU).

NxVL—A NexBus system controller chip that supports a Nx586 processor, main memory, 82C206 peripheral controller, VL-Bus, and ISA bus.

Octet—A unit of data consisting of eight bytes and addressed on an eight-byte boundary.

Operation—See bus operation.

Owned—A cache block whose state is *exclusive* (owned clean) or *modified* (owned dirty). See also bus ownership.

Ownership—See bus ownership.

Peripheral Controller—A chip that supports interrupts, DMA, timer/counters, and a real-time clock.

Phase—See bus phase and clock phase.

PLL—Phase-locked loop.

POST—Power On Self Test. This procedure is performed when power is first applied to check the functionality of the system.

Present—Same as valid.

Processor—Unless otherwise specified, refers to a Nx586 processor.

Processor Clock—The Nx586 processor clock. See clock cycle.

Qword—A quadword. A eight-byte unit of data that is addressed on an eight-byte boundary.

Register Renaming—A technique used in processor design that assigns idle registers to serve in the place of program specified registers in order to avoid conflicts that could stall pipeline flow momentarily.

RISC—Reduced Instruction-Set Computer. A computer in which all instructions are simple instructions that take one cycle to execute, except possibly for delays introduced by conditional branches and cache misses.

Scalar Operation—Any operation performed on individual data.

Scalar Processor—A processor whose basic operations manipulate individual data elements rather than vectors or matrices.

Set—In a cache, one of the degrees of associativity. The group of cache blocks in such a set. Same as bank and way.

Shared—One of the four states that a 32-byte cache block can have in the MESI cache-coherency protocol. *Shared* data is valid data that can only be read, not written.

Snoop—To compare an address on a bus with a tag in a cache, so as to detect operations that are inconsistent with cache coherency.

Snoop Hit—A snoop in which the compared data is found to be in a *modified* state. Compare *snoop miss*.

Snoop Miss—A snoop in which the compared data is not found, or is found to be in a *shared* state. Compare *snoop hit*.

Source—In timing diagrams, the left-hand column of the diagram indicates the "source" of each signal. This is the chip that originated the signal as an output. When signals are driven by multiple sources, all sources are shown, in the order in which they drive the signal. The source of a signal that takes on a different name as it crosses buses through transceivers is shown as the transceivers overwhich the signals cross, subscripted with a symbol indicating the logic that originally output the signals. The source of group-ORed signals (such as GXACK) is likewise subscripted with a symbol indicating the logic that originally output the activating signal (such as XACK*).

Stale—Same as modified.

System Bus—A bus to which the NexBus interfaces. The system buses include the VL-Bus, PCI-Bus and ISA bus.

System Controller—The device or logic that provides NexBus arbitration and interfacing to main memory and any other buses in the system.

Superscalar—A computer architecture in which multiple scalar instructions are decode in each clock cycle sot that the instruction completed per cycle exceeds 1.0.

T-Byte—An 80-bit floating-point number.

Word—A two-byte (16-bit) unit of data.

Write-Back Cache—A cache in which WRITEs to memory are stored in cache and written to memory only when a rewritten item is removed from cache.

Write-Through Cache—A cache in which WRITEs to memory are recorded concurrently both in cache and in main memory. The result is that the main memory slways contains valid data

Index

82C206, 59 Access, 83 Active-High Signals, vi Active-Low Signals, v AD, 24 Adapter, 83 ADDRESS, 25 Address and status phase, 24 address and status phase, 24 Address Latch Enable, 19 Address phase, 24, 25, 64, 71 Address Unit, 47 Addressing, vi ALE*, 4, 19, 74 Aligned, 83 Allocating Write, 83 Alternate bus, 18 Alternate-Bus Request, 17 ANALYZEIN, 33 ANALYZEOUT, 33 Arbiter, 17, 83 Arbitration, 64 Architecture, 41 AREO*, 17, 64, 74 asterisk, v B, vi, 83 b, vi, 83 Bank, 83 Basic System Diagram, 42 BE, 25, 26, 71, 72 Binary compatibility, 1 BLKSIZ, 28, 71 Block Size, 28

Buffered Address and Data Bus, 4 Bus, 45 Bus Arbitration, 4 Bus Cycle, 83 Bus Cycle Types, 27 Bus Lock, 18 Bus Operations, 61, 84 Fast NexBus5 Single-Qword Read with a delayed GXACK, 67 Fastest NexBus Single-Qword Read, 65 Fastest NexBus Single-Qword Write, 65 Fastest NexBus5 Single-Qword Read, 67 Fastest NexBus5 Single-Qword Write, 70 Interrupt Acknowledge Cycle, 72 NexBus5 I/O, 71 NexBus5 Intervenor, 74 NexBus5 Single-Oword Read Hits Modified Cache Block, 75 NexBus5 Single-Oword Read with Wait States using a delayed GXACK, 68 NexBus5 Single-Oword Read with Wait States using GXHLD only, 69 NexBus5 Single-Qword Write with Wait States, 70 Bus Ownership, 84 Bus Phase, 84 Bus Sequence, 84 Bus Signals, vi Bus Structure, 41

Buses	Clock Phase, 84	
Alternate, 18	Clock Phase 1, 30	
Cycles, 61	Clocks, 30, 46	
Internal 64-bit Execution Unit Bus, 45	Cycles, 84	
NexBus, 42	Generation, 60	
NxAD, 4, 24	L1-cache, 46	
Operations, 61	L2-cache, 46	
Snooping, 54	Modes, 60	
Structure, 41	NexBus, 46	
Byte Enables, 25	Processor, 46	
byte-enable bits, 75	COEA*, 29	
CACHBL, 28	COEB*, 29	
Cache, 47	Compatibility, 1	
Cache and Memory Subsystem, 52	CWE, 29	
Coherency, 53, 54	Cycle, 85	
Data, 52	Cycle Control, 19	
Instruction, 52	D Cache, 52, 85	
Level-1, 52	D/C*, 27	
Level-2, 29, 45, 52	Data, vi	
Level-2 Configuration, 53	Data or Code*, 27	
States, 55	Data phase, 24, 66, 71	
Cache and Memory Subsystem, 52	DCL*, 21, 57, 59, 74, 75	
Cache and Memory Unit, 47	Decode Unit, 47	
Cache Block, 84	DEVICE, 26	
Cache Coherency, 53, 54	Device, 85	
Cache Control, 21	Dirty, 85	
Cache fills, 71	Dirty Cache Line, 21, 57	
Cache Hit, 84	DMA, 75	
Cache Line, 84	doubleword, vi, 25	
Cache Lookup, 84	Dword, 85	
Cache Miss, 84	dword, vi	
Cache-Block Tag, 84	Dword Address, 25	
Cache-Hit Reads, 51	Electrical Data, 77	
Cacheable, 28, 71	Endian Convention, vi	
Caching Master, 84	Exclusive, 54, 58, 73, 85	
CADDR, 29, 61	External Phase Inputs, 60	
CBANK, 29, 61	External PLL Mode	
CDATA, 29, 61	Clock Input, 30	
CKMODE, 30, 53, 60	NxCLK, 30	
Clean, 84	PHE1, 30	
Clock Cycle, 84	Skewed NxCLK, 31	
Clock Input Reference, 31	XREF, 31	
Clock Mode, 30	External Processor Clock, 53, 60	
Clock Mode Select, 31	Fast NexBus5 Single-Qword Read with	8
Clock Output Reference, 31	delayed GXACK, 67	

Fastest NexBus Single-Qword Read, 65	I/O Reads, 51
Fastest NexBus Single-Qword Write, 65	I/O space, 71
Fastest NexBus5 Single-Qword Read, 67	INT instruction, 59
Fastest NexBus5 Single-Qword Write, 70	Integer Unit, 47
Features, 3	Internal 64-bit Execution Unit Bus, 45
Floating Point Execution Unit, 47, 85	Internal Architecture, 47
Floating Point Interrupt Request, 32	Internal PLL Mode
Floating-Point Execution Unit, 45	IREF, 31
Flush, 85	NxCLK, 30
Four-Qword Block Read (Cache-Block Fill), 26	Interrupt, 32
Four-Qword Block Write, 26	Interrupt Acknowledge, 27
Functional Unit, 85	Interrupt Acknowledge Cycle, 72
G, vi	interrupt vector, 71
GALE, 4, 19, 24, 66, 73, 74	Interrupts, 59
Gate Address 20, 32	Intervenor operation, 59
GATEA20, 4, 18, 32	INTR*, 4, 18, 32, 59
GBLKNBL, 21, 28, 57, 66, 71	Invalid, 54, 57, 85
GDCL, 21, 57, 74	Invalidate, 85
Global Reset (Power-Up Reset), 32	IPC, 59
Global Write Enable, 29	IREF, 31
GNT*, 17, 64, 74, 75	JEDEC
Grant NexBus, 17	Bottom, 16
GREF, 33	Pinouts, 11
Ground Reference, 33	Top, 15
Group Address Latch Enable, 19	k, vi
Group Block (Burst) Enable, 21	L1, 85
Group Dirty Cache Line, 21	L1-cache clock, 46
Group Shared Data, 22	L2, 85
Group Signal, 85	L2 Cache Address, 29
Group Signals, 4	L2 Cache Bank, 29
Group Transfer Acknowledge, 20	L2 Cache Data, 29
Group Transfer Hold, 20	L2 Cache Output Enable A, 29
Group Try Again Later, 19	L2 Cache Output Enable B, 29
GSHARE, 22, 56, 57, 58, 73	L2 Cache Write Enable, 29
GTAL, 19	L2-cache clock, 46
GXACK, 20, 24, 28, 58, 66, 67, 75	Level-2 Asynchronous SRAM Accesses, 61
GXHLD, 20, 24, 66, 67	
Halt, 27, 72	
High Non-Overlapping Time, 30, 60	
HROM, 33	
I Cache, 52, 85	
I/O, 26	
I/O Data Read, 27	
I/O Data Write, 27	
I/O operations, 64	

Level-2 Cache, 45	Modified Cache-Block Hit During Single-			
Asynchronous, 53, 61	Qword Operations, 74			
Asynchronous Line Fill, 62	modified write-once, 54			
Asynchronous READ, 61	Modified Write-Once Protocol, 85			
Asynchronous WRITE, 61	modified, exclusive, shared, or invalid (MESI),			
Asynchrounous, 45	54			
SRAM MODE, 53	Multi-Chip-Module, 2			
Synchronous, 53, 63	MWO, 54, 86			
Synchronous READ, 63	Names, v			
Synchronous WRITE, 63	NB, 86			
Synchrounous, 45	NC, 33			
WE*, 29	NexBus, v, 17, 42, 64, 86			
Level-2 Cache Configuration, 53	NexBus Address and Status, or Data, 24			
Level-2 Cache Signals, 29	NexBus Arbitration and Address Phase, 64			
Level-2 Synchronous SRAM Accesses, 63	NexBus Clock, 30			
Line, 85	NexBus clock, 46			
LOCK*, 18, 64, 74	NexBus Request, 17			
Low Non-Overlapping Time, 30, 60	NexBus Slot ID, 18			
M, vi	NexBus5, v, 17, 42, 44, 64			
м/IO*, 27	NexBus5 Bus Operations			
Main Memory, 85	Halt and Shutdown, 72			
Maskable Interrupt, 32	NexBus5 Cache Line Memory Operations, 71			
Master ID, 26	NexBus5 Halt and Shutdown, 72			
MCM, 2	NexBus5 I/O Operations, 71			
Mechanical	NexBus5 Interrupt-Acknowledge, 71			
Bottom, 82	NexBus5 Intervenor Operations, 74			
Side, 81	NexBus5 Memory Operations			
Top, 80	Cache Line, 71			
Mechanical Data, 79	Single-Qword, 66			
Memory, 26, 85	NexBus5 Single-Qword Memory Operations, 66			
Memory Code Read, 27	NexBus5 Single-Qword Read Hits Modified			
Memory Data Read, 27	Cache Block, 75			
Memory Data Write, 27	NexBus5 Single-Qword Read with Wait States			
Memory operations, 64	using GXHLD only, 69			
Memory or I/O*, 27	NexBus5 Single-Qword Read with Wait States			
Memory Reads, 51	using a delayed GXACK, 68			
Memory Reads on NexBus, 51	NexBus5 Single-Qword Write with Wait States,			
Memory-Mapped I/O Reads, 51	70			
MESI, 85	NMI*, 4, 18, 32, 59			
MESI cache-coherency protocol, 54	No-Op, 86			
MID, 26	Non-Maskable Interrupt, 32			
Modified, 54, 59, 86	Notation, v			
Modified Cache-Block Hit During Four-Qword	NPIRQ*, 32			
(Block) Operations, 75	NREQ*, 17, 64			
	Nx586, 86			

Nx586 Features and Signals, 1	Processor Clock, 46, 86		
Nx586 Processor with Floating-Point	Processor Clock Phase 1, 31		
Execution Unit, 2	Publications, vii		
NxAD, 24	PULLHIGH, 33		
NxAD bus, 4	PULLLOW, 33		
NxCLK, 30, 46, 61	quadword, vi, 25		
NxMC, v	Qword, 86		
NxPCI, v	qword, vi		
NxVL, v, 86	Qword Address, 25		
Octet, 86	Read Order, 51		
Operating Frequencies, 46	read-modify-writes, 51		
Operation, 72, 86	References, vii		
Order of Transactions, 51	Reserved, 25, 27, 28, 33		
OWN*, 22, 56, 57, 58	Reserved Bits and Signals, vi		
OWNABL, 22, 56, 57, 58, 66, 73	Reset, 32		
Ownable, 22, 56	Reset CPU (Soft Reset), 32		
Owned, 86	RESET*, 18, 32		
Ownership, 86	RESETCPU*, 18, 32, 72		
Ownership Request, 27, 56	RISC86, 3		
P4REF, 33	SCLKE, 30, 53		
Paged devices, 21	Serial In, 33		
passive exclusive use, 73	Serial Out, 33		
Peripheral Controller, 86	SERIALIN, 33		
PGA Package side view, 81, 82	SERIALOUT, 33		
PGA Package top view, 80	Set, 87		
PH1, 61	SHARE*, 22, 56, 58, 73, 74		
PH2, 61	Shared, 54, 58, 87		
Phase, 86	Shared Data, 22, 56		
Phase-Locked Loop, 60	Shutdown, 27, 72		
PHE1, 30, 60	signal organization, 4		
PHE2, 30	Signals, v		
PLL, 60, 86	Arbitration, 17		
PLL Analog Power, 31	Cache Control, 21		
PLL Mode	Clocks, 30		
External, 30, 31	Cycle Control, 19		
Non-Overlapping Time, 30, 60	Interrupt, 32		
NxCLK, 30	Level-2 Cache, 29		
PHE1, 30	NexBus, 17		
PHE2, 30, 60	NexBus Address and Data, 24		
XSEL, 31	NexBus5, 17		
POPHOLD, 33	NexBus5 Address and Data, 24		
Power Reference, 33	Reserved, 33		
preemptive exclusive use, 73	Reset, 32		
Present, 86	Test, 33		
Processor, 86	Single Oword Read or Write, 26		

Sirty, 59
SLOTID, 4, 18, 26
SLOTID 0000, 18
Snoop, 87
Snoop Enable, 28, 57
Snoop Hit, 87
Snoop Miss, 87
Snooping, 21, 54
SNPNBL, 28, 57
Source, vi, 87
SRAM, 45
SRAMMODE, 29, 53
Stale, 59, 87
State Transitions, 55
Storage Hierarchy, 48
Synchronous signals, 4
System Bus, 87
System Controller, 87
T-Byte, 87
Test, 33
Test Phase 1 Clock, 33
Test Phase 2 Clock, 33
Test Power, 33
TESTPWR*, 33
Timing Diagrams, v
TPH1, 33
TPH2, 33
Transaction Ordering, 51
Transceiver NexBus Clock Enable, 23
Transceiver-to-NexBus Output Enable, 23
Transceiver-to-NxAD-Bus Output Enable, 23
Transceivers
External, 23, 42
Internal, 44
Systems Logic, 43
XBCKE*, 23
XBOE*, 23
XCVERE*, 23, 42
XNOE*, 23
transceivers, 23
Transfer Acknowledge, 19
Transfer Hold, 20
Transfer Type, 26
Try Again Later, 19
VDDA, 31

video adapters, 21 W/R*, 27 WE*, 29 Word, 87 word, vi Write or Read*, 27 Write Order, 51 write queue, 52 Writes, 51 x86 Architecture, vii XACK*, 19, 66, 67 **XBCKE***, 23 XBOE*, 23 XCVERE*, 23, 42, 44 XHLD*, 20, 67, 73, 74, 75 XNOE*, 23 XPH1, 31 XREF, 31 XSEL, 31, 60



- 1623 Buckeye Drive Milpitas, CA 95035 Ph 1-800-8NEXGEN Fax (408) 435-0262

18 bis rue du montceau 77133 Féricy (France) Ph 33 (1) 64.23.68.65 Fax 33 (1) 64.23.61.91