



MAINTENANCE MANUAL

MONOSTORE XI/PLANAR
LSI-11 Add-IN
Semiconductor Memory System

MSC 4501

MONOSTORE XI/PLANAR
LSI-11 Add-In

SEMICONDUCTOR MEMORY SYSTEM

C O N T E N T S

SECTION I	GENERAL DESCRIPTION	PAGE
1.1	INTRODUCTION	
1.2	GENERAL DESCRIPTION	
1.3	MODES OF OPERATION	
1.4	SYSTEM SPECIFICATIONS	
SECTION II	INSTALLATION AND OPERATION	
2.1	INTRODUCTION	
2.2	UNPACKING AND INSPECTION	
2.3	INSTALLING MEMORY SYSTEM	
2.4	I/O SIGNALS	
SECTION III	THEORY OF OPERATION	
3.1	INTRODUCTION	
3.2	MEMORY LOCATION PROGRAMMING	
3.3	ADDRESS CHANNEL	
3.4	DATA CHANNEL	
3.5	TIMING CIRCUITRY	
3.6	DC CONVERTER	
SECTION IV	MAINTENANCE AND TROUBLESHOOTING	
4.1	INTRODUCTION	
4.2	PREVENTIVE MAINTENANCE	
4.3	TROUBLESHOOTING	
SECTION V	DRAWINGS	
5.1	ASSEMBLY	
5.2	SCHEMATIC	



SIZE CODE IDENT NO. DWG NO.

A

51513

100-0046-000

SCALE

REV

A

SHEET

Z

SECTION I
GENERAL DESCRIPTION

1.1 INTRODUCTION

This manual provides information for installing, operating, and maintaining the Monostore XI/Planar LSI-11 add-in memory systems. The material is arranged in five sections as follows:

Section I General Description

This section provides the scope, contents, and arrangement of the manual. A general description and a list of system specifications are also given.

Section II Installation and Operation

Instructions are provided for unpacking, inspecting and installing the memory system.

Section III Theory of Operation

An overall description of the memory system is provided along with a timing diagram to aid in understanding the system and to support troubleshooting.

Section IV Maintenance and Troubleshooting

This section gives recommended general maintenance procedures and troubleshooting information for diagnosing and locating a malfunction.

Section V Drawings

This section contains schematics, assembly and parts list for the memory system.



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV A	SHEET 3

1.2 GENERAL DESCRIPTION

The Monostore XI/PL LSI-11 Add-in Memory System, P/N 303-0156-XXX, consists of a single planar 16K X 16 memory assembly. All electronics, DC conversion, and semiconductor dynamic N channel memory storage elements are contained on a single printed circuit board. The memory elements are mounted in IC sockets providing for ease of replacement.

All signal interface is made through the DEC LSI-11 I/O bus. Data interfacing is provided by 16 bidirectional data bits. Addressing any one of the 16,384 words is provided by 14 binary address bits, together with command and control information to define the memory mode required.

The memory system uses the +5V, +5VB, and +12V power available on the LSI-11 I/O bus and generates -5V on the board.

The maximum capacity of the board is 16,384 words by 16 bits. The system can also be configured in 4,096 word increments by 16 bits.

The memory can be programmed to use the external refresh command or to inhibit external and run on internal refresh only. It can also be programmed to reply to external refresh commands via the BRPLYL signal.

Critical circuitry is powered from the +5V battery backed up source so that integrity of data is maintained during power fail status.



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV A	SHEET 4

1.3 MODES OF OPERATION (SLAVE = MEMORY)

Name	Mnemonic	AO line	Function
Data In	BDINL	X	Data from slave to master
Data out	BDOUTL (BWTBTL = 0)	X	Data from master to slave
Data out (byte)	BDOUTL (BWTBTL = 1)	1 0	Bits 0-7 are affected Bits 8-15 are affected
RMW	BDINL BDOUTL	X	Data from slave to master. Master modifies data and transmits data from master to slave. (Can be byte mode on master to slave data)



SIZE CODE IDENT NO. DWG NO.

A

51513

100-0046-000

SCALE

REV **A**

SHEET **5**

1.4 SYSTEM SPECIFICATIONS

<u>Characteristics</u>	<u>Specification</u>
Storage capacity	4096 words X 16 bits 8192 words X 16 bits 12288 words X 16 bits 16384 words X 16 bits
Cycle time	600 nsec
Access time	450 nsec
Input power	+5VB, 1.25A +5V, 0.65A +12V, 0.55A
Operating Environment	
Temperature	0° C to +50° C
Relative Humidity	90% maximum without condensation
Physical Dimensions	
Height	8.5 inches
Depth	0.5 inches
Width	10.5 inches



	SIZE A	CODE IDENT NO. 51513	DWG NO. 100-0046-000
	SCALE	REV E	SHEET 6

SECTION II
INSTALLATION & OPERATION

2.1 INTRODUCTION

This section contains information for installation and operation of the memory system.

2.2 UNPACKING AND INSPECTION

Carefully remove the memory system from the shipping container. Remove any packing material from the assembly. Inspect the system for any damage or loose connections.

2.3 INSTALLING MEMORY SYSTEM

Insert the memory system into the LSI-11 I/O bus in the ABCD sections.

The memory system is now ready for use.



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV A	SHEET 7

2.4 I/O SIGNALS

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
AA1	BSPARE 1	BA1	BDCOKH	AA2	+5	BA2	+5
AB1	BSPARE 2	BB1	BPOKH	AB2	-12	BB2	-12
AC1	BSPARE 3	BC1	SSPARE 4	AC2	GND	BC2	GND
AD1	BSPARE 4	BD1	SSPARE 5	AD2	+12	BD2	+12
AE1	SSPARE 1	BE1	SSPARE 6	AE2	BDOUTL	BE2	BDAL2L
AF1	SSPARE 2	BF1	SSPARE 7	AF2	BRPLYL	BF2	BDAL3L
AH1	SSPARE 3	BH1	SSPARE 8	AH2	BDINL	BH2	BDAL4L
AJ1	GND	BJ1	GND	AJ2	BSYNCL	BJ2	BDAL5L
AK1	MSPARE A	BK1	MSPAREB	AK2	BWTBTL	BK2	BDAL6L
AL1	MSPARE A	BL1	MSPAREB	AL2	BIRQL	BL2	BDAL7L
AM1	GND	BM1	GND	AM2	BIAKIL	BM2	BDAL8L
AN1	BDMRL	BN1	BSACKL	AN2	BIAKOL	BN2	BDAL9L
AP1	BHALTL	BP1	BSPARE 6	AP2	BBS7L	BP2	BDAL10L
AR1	BREFL	BR1	BEVNTL	AR2	BDMGIL	BR2	BDAL11L
AS1	PSPARE 3	BS1	PSPARE 4	AS2	BDMGOL	BS2	BDAL12L
AT1	GND	BT1	GND	AT2	BINITL	BT2	BDAL13L
AU1	PSPARE 1	BU1	PSPARE 2	AU2	BDALOL	BU2	BDAL14L
AV1	+5B	BV1	+5B	AV2	BDALIL	BV2	BDAL15L

Slot (Row) C is identical to slot A.

Slot D is identical to slot B.

AF1 (SSPARE 2) and DF1 (SSPARE 7) can be user wired for +12V battery. This option applies to -005,-006,-007, or -008 boards only.



SIZE CODE IDENT NO. DWG NO.

A

51513

100-0046-000

SCALE

REV

E

SHEET

8

SECTION III
THEORY OF OPERATION

3.1 INTRODUCTION


This section describes the overall organization and operation of this MO XI PL LSI-11 Add-in Semiconductor Memory System. The System has a maximum capacity of 16384 words of 16 bits.

This section is organized into the following major parts:

<u>Description</u>	<u>Paragraph</u>
Memory Location Programming	3.2
Address-Channel	3.3
Data Channel	3.4
Timing Circuitry	3.5
DC Converter	3.6

3.2 MEMORY LOCATION PROGRAMMING

The memory location is programmed via switches on the board. The user can program the memory to any location according to the following table.



Example shown is for address 040000(8K) lo limit and 120000 (20K) hi limit (start of last 4K block). External refresh is operating but system will not reply to refresh command with BRPLYL.



	SIZE A	CODE IDENT NO. 51513	DWG NO. 100-0046-000
SCALE	REV A	SHEET 9	

3.2 MEMORY LOCATION PROGRAMMING
 MONOSTORE XI/PLANAR LSI-11 ADD-IN PROGRAMMING

STARTING ADDRESS	SWITCH						MEMORY CAPACITY
	1	2	3	4	5	6	
0 0 0 0 0 0 ₈ 0K ₁₀	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 0 0	1 0 1 0	4K 8K 12K 16K
0 2 0 0 0 0 ₈ 4K ₁₀	1 1 1 1	1 1 1 1	0 0 0 0	1 1 1 0	1 0 0 1	0 1 0 1	4K 8K 12K 16K
0 4 0 0 0 0 ₈ 8K ₁₀	1 1 1 1	0 0 0 0	1 1 1 1	1 0 0 0	0 1 1 1	1 0 1 0	4K 8K 12K 16K
0 6 0 0 0 0 ₈ 12K ₁₀	1 1 1 1	0 0 0 0	0 0 0 0	1 0 0 0	0 1 1 0	0 1 0 1	4K 8K 12K 16K
1 0 0 0 0 0 ₈ 16K ₁₀	0 0 0 0	1 1 1 1	1 1 1 1	0 0 0 0	1 1 0 0	1 0 1 0	4K 8K 12K 16K
1 2 0 0 0 0 ₈ 20K ₁₀	0 0 0	1 1 1	0 0 0	0 0 0	1 0 0	0 1 0	4K 8K 12K
1 4 0 0 0 0 ₈ 24K ₁₀	0 0	0 0	1 1	0 0	0 0	1 0	4K 8K
1 6 0 0 0 0 ₈ 28K ₁₀	0 0	0 0	0 0	0 0	0 0	0 0	4K

1 = ON
 0 = OFF



SIZE **A** CODE IDENT NO. **51513** DWG NO. 100-0046-000
 SCALE REV **B** SHEET 10

The computer generated addresses BDAL15L, BDAL14L, BDAL13L, are compared against the programmed switches. If the generated addresses are within the programmed range a memory cycle will be initiated by BSYNCL and BDINL or BDOUTL signals. This circuitry is shown on sheets of the schematic in Section V.

3.3 ADDRESS CHANNEL

When a memory cycle is initiated the information on the lines BDALOL-BDAL15L is immediately latched into a register using the leading edge of BSYNCL.

BDALOL is decoded when a byte mode cycle is to be performed (see ¶ 1.3).

BDAL1L-BDAL6L These address bits are latched and then buffered in order to drive the complete memory array. These address bits are the memory element row addresses. (BDAL1L-BDAL7L are used when a 16K memory element is used.)

BDAL7L-BDAL12L These address bits are multiplexed onto the same internal lines as BDAL1L-BDAL6L at a later time in the cycle. These address bits are the memory element column addresses. (BDAL8L-BDAL14L are used when a 16K memory element is used.)

BDAL13L, BDAL14L These address bits are decoded and buffered to generate the 4K, 8K, 12K and 16K "row-address-strobe" (RAS/) signals required by the memory elements. The RAS/ pulse then enables only one row of memory elements at any one time thereby preventing interaction of data bits. (BDAL14L, BDAL15L are used when a 16K memory element is used.)

The address channel and RAS/ circuits are shown on sheets 1 and 2 of the schematic in Section V.

3.4 DATA CHANNEL

When a BDOUTL memory cycle (see ¶ 1.3) is performed the write data on the BDALXXL lines is received and buffered



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV	SHEET / 1
	E	

and applied directly to the memory element data inputs. There are no write data registers. The timing of the I/O and memory system is such that write data is loaded into the memory element while data is valid on the I/O lines at the address location latched into registers at the beginning of the cycle (BSYNCL time.)

When a BDINL memory cycle (see ¶ 1.3) is performed the information previously stored in the memory elements is accessed and transmitted onto the BDALOL-BDAL15L lines for use by the computer. There is no read data register, the memory element has an on chip output data register.

ARMW cycle is a combined BDINL and then BDOUTL cycle(see ¶ 1.3).

The data channel circuits are shown on sheets 1 and 2 of the schematic in Section V.

3.5 TIMING CIRCUITRY

The memory system contains delay line timing circuits which generate, directly or indirectly, all internal and I/O pulses or signals.

The BSYNCL and BDINL or BDOUTL signals are received by the memory system and generate a read or write cycle respectively. If it is a write cycle then BRPLYL is sent back to the master unit signifying receipt of data and address info. If it is a read cycle BRPLYL is delayed until data is on the BDALXXL lines and BRPLYL is then generated telling the master that the data is available.


The circuitry also allows refresh operation to be controlled externally or internally to the memory system. Also the memory can reply to an external refresh command with BRPLYL. Both of the above functions are controlled by switches (see ¶ 3.2). (An invalid operation is to program for internal refresh and allow BRPLYL to respond to a refresh cycle. The computer system will then not function properly.)

The timing circuitry generates pulses according to the following timing diagram:



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV E	SHEET 12

3.5 TIMING DIAGRAM



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV	SHEET
	E	13



There are 2 level transitions which travel down the two delay lines in series. The timing pulses are generated in such a way that the sequence of these transitions and the delay line taps used determine when a pulse will or will not be generated.

The memory elements are dynamic N-channel devices and require refreshing every 2 msec. The memory system uses distributed refresh for internal refresh mode such that a normal cycle may be extended by 700 nsec approximately 2% of the time.

The timing circuitry is shown on sheet of the schematic in Section V.

3.6 DC CONVERTER

The memory system contains a "DC to DC Converter" to convert +12V power to -5V power.

The -5V is generated by first converting the +12V to a nominal 20 Kilo-HZ signal, isolating it, and then rectifying and regulating it for -5V.

The DC converter circuit is shown on sheet of the schematic in Section V.

SECTION IV

MAINTENANCE AND TROUBLESHOOTING

4.1 INTRODUCTION

This section presents troubleshooting instructions for ease of trouble location. Further localization of the trouble is to be found by means of the maintenance drawings in Section V. The theory of operation in Section III should be read and understood, along with a detailed review of the schematics in Section V in order to make effective use of this section.



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV E	SHEET 14

4.2 PREVENTIVE MAINTENANCE

4.2.1 VISUAL INPSECTION

This inspection includes checking for loose programming wires, components, and discoloration of parts. The inspection should be performed with a minimum of prying or moving of parts.

4.2.2 CLEANING

Cleaning should be limited to removal of excess dust or particles. Never use any abrasive on any part of the gold fingers on the edge connectors. Low pressure compressed air can be used for removing dust or dirt and an aerosol cleaner can be used, with light brushing, to clean the gold contacts.

4.2.3 DC VOLTAGES

The DC voltages should be maintained as follows:

+5V \pm 5% +12V \pm 5% -5V \pm 5%

4.3 TROUBLESHOOTING

To facilitate troubleshooting the following information, cause and effect, can be used to isolate the problem to a particular area. From there on the schematics should be used to determine the exact component that is at fault.

Effect

Cause

Single bit failure
all addresses.

Data receiver/driver

Complete byte failure
all addresses

BDAL0L circuitry/WE circuitry



SIZE CODE IDENT NO. DWG NO.

A

51513

100-0046-000

SCALE

REV

A

SHEET

15

Effect

Cause

Complete word failure,
all addresses

DC voltages/refresh not work-
ing/bus en pulse/BDAL0L cir-
cuitry/WE pulse.

Single bit failure,
single address.

Memory element

Complete word failure,
a 4K section

RAS driver/RAS programming
jumpers/address register for
A13L and A14L.

Complete byte failure,
a 4K section.

RAS driver/RAS programming
jumpers/address register for
A13L and A14L.

Complete or major part of
word failure, 2 addresses

Address receiver/address
register/address buffer.

Timeout

Switch programming/BRPLYL not
generated/BDAL13L-BDAL15L
comparison circuit.

Non-retention of data

Refresh circuit/DC voltages.

SECTION V

DRAWINGS

		<u>EQUIP. REV. LEVEL</u>
ASSEMBLY	303-0156-000	F
SCHEMATIC (LSI-11) OR	305-0156-000 SHEETS 1 AND 2	
SCHEMATIC (LSI-11/E1)	305-0156-000 SHEETS 3 AND 4	



SIZE	CODE IDENT NO.	DWG NO.
A	51513	100-0046-000
SCALE	REV	SHEET
	D	16



QTY/DASH NO.				LIST OF MATERIAL				ITEM NO.
				ALL	PART NO.	DESCRIPTION	MATERIAL OR NOTE	
			1	304-0156-002	P.C. BOARD			1
								2
			8	208-0011-002	RIVETS			3
			11	210-0103-001	I.C. SN7404	U2,5,6,8,9,10,11,12,13 16,33		4
			4	210-0200-001	SN7408	I.C. U3,4,20,34		5
			1	210-0105-003	SN74S10	I.C. U7		6
			2	210-0906-003	SN74S85	I.C. U14,U42		7
			3	210-0100-003	SN74S00	I.C. U15,17, 36		8
			3	210-0105-001	SN7410	I.C. U18,46,47		9
			1	210-0908-003	SN74S138	I.C. U19		10
			1	210-0905-001	SN7483	I.C. U21		11
			2	210-0716-001	SN74193	I.C. U22,27		12
			1	210-0307-001	SN7437	I.C. U23		13
			1	210-0107-003	SN7420	I.C. U24		14
			3	210-0100-001	SN7400	I.C. U25, 45,51		15
			1	210-0200-003	SN74S08	I.C. U26		16
			4	210-0912-003	SN74S153	I.C. U28,29,30,31		17
			2	210-0803-001	SN7427	I.C. U32,35		18
			1	210-0504-001	SN74123	I.C. U37		19
			4	210-0605-001	SN7475	I.C. U38,39,40,41		20
			1	210-0202-001	SN7411	I.C. U43		21
			1	210-1102-001	LM304	I.C. U1		22

A

SIZE

51513

CODE IDENT NO.

DWG NO.

303-0156-000

REV

K

SHEET

2



QTY/DASH NO.				LIST OF MATERIAL				ITEM NO.
			ALL	PART NO.	DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	
			1	210-0805-001	I.C. SN7451	U44		23
			1	210-0308-001	SN7438 I.C.	U48		24
			1	210-0804-001	SN7432 I.C.	U49		25
			2	210-1104-002	8640 I.C.	U50,56		26
			4	210-0408-001	DS8641 I.C.	U52,53,54,55		27
								28
			2	223-0001-004	DELAY LINE 9826	DL1, DL2		29
								30
			1	215-0008-006	SWITCH DIP	SW1	8 POSITION	31
								32
			1	216-0003-001	TRANSFORMER	T1	DUAL IN LINE	33
								34
								35
			64	208-0023-001	HEADER, 16 PIN	FOR U101-U164		36
			12	214-0002-025	RES. 10 $\frac{1}{2}W$, 5%	R7,10,27,28,24,25,18,16 19,21,13,11		37
			1	214-0002-091	RES. 5.6K $\frac{1}{2}W$, 5%	R6		38
			13	214-0002-065	RES. 470 $\frac{1}{2}W$, 5%	R5,8,9,12,14,15,17,20, 22, 23,26,39,40		39
			2	214-0002-033	RES. 22 $\frac{1}{2}W$, 5%	R2,4		40
			1	214-0002-082	RES.. 2.4K $\frac{1}{2}W$, 5%	R3		41
			1	214-0002-083	RES. 2.7K $\frac{1}{2}W$, 5%	R1		42
			10	214-0002-073	RES. 1K $\frac{1}{2}W$, 5%	38,41-44,46-50		43
								44

A

SIZE

51513

CODE IDENT NO.

PL

DWG NO.

303-0156-000

H

SHEET

3



QTY/DASH NO.				LIST OF MATERIAL				ITEM NO.
			ALL	PART NO.	DESCRIPTION	MATERIAL OR NOTE	SPECIFICATION	
			1	214-0002-103	RES. 18K, 1/4W, 5%	R45		45
			4	214-0002-056	RES. 200 1/4W, 5%	R33-36		46
								47
			1	201-0002-066	CAP.0047,50V	C213		48
			38	201-0018-002	CAP 2.2μf, 25V	C1-C38		49
			58	201-0018-001	CAP 6.8μf, 10V	C39-96		50
			113	701-0001-003	CAP .1μf, 50V	C97-C103 C208-C212 C106-C206		51
								52
			2	206-0015-001	DIODE IN4934	CR1,2		53
			2	217-0004-001	TRANSISTOR 2N3903	Q1,2		54
			1	301-0038-001	INDUCTOR 10μH	L1		55
								56
			4		ADD JUMPERS (WIRE, 24 GAUGE)	F → H, A → B, K → L, P → R		57
								58
								59
								60
								61
								62
								63
								64
								65
								66

A

SIZE

S1513

CODE IDENT NO.

PL

DWG NO.


303-0156-000

G

SHEET


4

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
PARTS LIST			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .XX ± ±		CONTRACT NO.	
MATERIAL		APPROVALS	DATE
FINISH		DRAWN TSP	8-19-76
NEXT ASSY		CHECKED	
APPLICATION		MONOLITHIC SYSTEMS CORP.	
DO NOT SCALE DRAWING		MONO XI/PL LSI-II	
SIZE	CODE IDENT NO.	DRAWING NO.	REV
D	51513	303-0156-000	J
SCALE	SHEET 6 OF 6		

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
E		ENG RELEASE	
F		PER ECO 0513	11/23/76 RJA
G		CHANGED PER ECO 0586	02-04-77 JSJ








QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION
PARTS LIST			
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:		CONTRACT NO.	
FRACTIONS	DECIMALS	ANGLES	
±	±	±	
MATERIAL		APPROVALS	DATE
FINISH		DRAWN TSP	CHECKED
NEXT ASSY		USED ON	
SIZE	CODE IDENT NO.	DRAWING NO.	
D	51513	305-0156-000	



SCHEMATIC LSI-II

REV G

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



ARRAY SUPPLY PINOUTS	
SUPPLY	PIN NO.
+5V	9
+12V	8
-5V	1
GND	10

COMPONENT	HIGHEST #	NOT USE
RESISTORS	U154	U93-U100
CAPACITORS	C12	C134-C105, C207
RESISTORS	R50	R29-R32
TRANSISTORS	Q2	
DIODES	CR7	

QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
 TOLERANCES ARE:
 FRACTIONS DECIMALS ANGLES
 ± .XX ± ±

CONTRACT NO. _____
 APPROVALS _____ DATE _____
 DRAWN TSP _____
 CHECKED _____

IC SYSTEMS CORP.
SCHEMATIC LSI-II

SIZE	CODE IDENT NO.	DRAWING NO.	REV
D	51513	305-0156-000	G