

MICROPROCESSOR REAL-TIME INTERFACING

Workbook/Text

Volume 1



Self-Study Course

Course 536A:

MICROPROCESSOR REAL-TIME INTERFACING

Workbook/Text

Volume 1

DEVELOPED & PUBLISHED BY:

INTEGRATED COMPUTER SYSTEMS
Course Development Division
© Copyright 1980

SENIOR AUTHOR:

Edward Dillingham, M.E., M.S.E.E.

ASSISTED BY:

Dr. Daniel M. Forsyth Dr. Rudolf Hirschmann Ms. Ruth H. Savoie Dr. Davld C. Collins

EDUCATION IS OUR BUSINESS™

All materials © copyright 1980 by Integrated Computer Systems. Not to be reproduced without prior written consent.

© Copyright 1980 by INTEGRATED COMPUTER SYSTEMS. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopylng, recording or otherwise, or translated into any language, without the prior written permission of the publisher.

MICROPROCESSOR REAL-TIME INTERFACING
Two Volumes
ISBN O-89438-003-6
Volume I
ISBN O-89438-004-4
Volume II
ISBN O-89438-005-2

VOLUME I

TABLE OF CONTENTS

	TABLE OF CON	ITENTS	i
	LIST OF ILLU	JSTRATIONS	vii
1	HARDWARE INT	PERFACING AND REAL TIME PROGRAMMING	
	1.1	INTRODUCTION	1-1
	1.2	PURPOSE AND CONTENT OF THE COURSE	1-1
	1.3	CABLES AND CONNECTIONS	1-3
	1.3.1	Power Connections	1-3
	1.3.2	Singal Terminals	1-5
	1.4	INTERFACE HARDWARE AND REFERENCES	1-7
	1.4.1	MTS Interface	1-7
	1.4.2	Added Memory	1-7
	1.4.3	Chip Selects and Resets	1-11
	1.4.4	Port 1 and A/D - D/A Converter	1-15
	1.4.5	Interrupt System	1-17
	1.4.6	Optical Couplers and Power Driver	1-19
	1.4.7	Serial Interface Circuit	1-19
	1.4.8	Tape Cassette Modem	1-23
	1.4.9	Tape Cassette Library	1-23
	1.5	USE OF PMTL OR INTEGRATED EXPERIMENT ASSEMBLY	1-24
2	INPUT/OUTPUT	T AND INTERRUPTS	
	2.1	PORT ASSIGNMENTS AND ADDRESSES	2-1
	2.2	PROGRAMMING AND USING THE 8255	2-4
	2.3	PORT 1A LED'S AND DRIVERS	2-10
	2.4	MTS DISPLAY	2-12
	2.5	INPUT/OUTPUT CONNECTIONS	2-15
	2.6	EXTERNAL INPUTS 4 AND 5	2-16
	2.7	INTERRUPT FLIP-FLOPS AND ENABLES	2-19
	2.7.1	Interrupt Sources	2-1 9
	2.7.2	Interrupt Flip-Flops	2-21
	2.7.3	Interrupt Status and Enables	2-22
	2.7.4	Clearing Interrupts	2-25

i

	2.8	RESTART INSTRUCTIONS	2-31
	2.8.1	RST Dispatch	2-31
	2.8.2	RST Generation	2-33
	2.9	INTERRUPT SERVICE FOR EXT 4 AND EXT 5	2-37
	2.10	STANDARD PROGRAMMING FOR 8255's	2-43
3	INTERVAL	TIMERS	
	3.1	INTEL 8253 INTERVAL TIMER	3 - 1
	3.2	CLOCK, GATE, AND OUTPUT	3 - 5
	3.3	TIMER MODES	3-9
	3.4	MODE 0 - INTERRUPT ON TERMINAL COUNT	3-13
	3.5	RESTARTING A COUNTER IN MODE 0	3-21
	3.6	READING A TIMER	3-25
	3.6.1	Measuring a Pulse Duration	3-25
	3.6.2	Additional Exercises	3-34
	3.6.3	Reading While Counting	3-36
	3.7	MODE 2 - RATE GENERATOR	3-39
	3.7.1	Use of Mode 2	3 - 39
	3.7.2	Real Time Clock	3-43
	3.8	CASCADED TIMERS	3-51
	3.9	MODE 3 - SQUARE WAVE GENERATOR	3-61
	3.9.1	Observing the Output	3-61
	3.9.2	Observing the Counting	3-62
	3.10	TIMER MODE DESCRIPTIONS	3 - 65
4	DIGITAL	TO ANALOG OUTPUT	
	4.1	METHODS OF D/A OUTPUT	4-3
	4.2	PULSE WIDTH MODULATION	4-5
	4.2.1	PWM Output Program	4-6
	4.2.2	Variable Cycle Time	4-23
	4.3	FREQUENCY CONTROL	4-25
	4.3.1	Audio Tone Generator	4-27
	4.3.2	Frequency Modulation Program	4-29
	4.3.3	Recorded Music Player	4-33
	4.3.4	Music Recording Program	4-48

	4.4	MULTI-BIT OUTPUT	4-51
	4.5	ANALOG VOLTAGE GENERATION	4-55
	4.5.1	Binary Summing Circuit	4-55
	4.5.2	R-2R Ladder Network	4-61
	4.6	FERRANTI D/A CONVERTER	4-67
	4.6.1	D/A Circuit Input and Output	4-69
	4.6.2	D/A Circuit Control Signals	4-69
	4.6.3	Generating an Analog Voltage	4-71
	4.7	FUNCTION GENERATOR	4-73
	4.7.1	Voltage Ramps	4-75
	4.7.2	Keyboard Controlled Function Generators	4-80
	4.7.3	Exponential Function	4-110
5	ANALOG T	O DIGITAL INPUT	
	5.1	PULSE INTERVAL MEASUREMENT	5-3
	5.1.1	Measuring a Steady Signal	5-3
	5.1.2	Measuring a Multi-Valued Interval	5-6
	5.1.3	Measuring Received Pulse Intervals	5-24
	5.2	FREQUENCY MEASUREMENT	5-25
	5.2.1	Logic Level Frequency Measurements	5-25
	5.2.2	AC Input Signal	5-30
	5.3	A/D INPUT - VOLTAGE	5-41
	5.3.1	Output, Input and Display Subroutine	5-43
	5.3.2	Ramping Voltmeter	5-53
	5.3.3	Tracking Voltmeter	5-63
	5.3.4	Successive Approximation Voltmeter	5-66
	5.4	AUTOMATIC A/D INPUT	5-73
	5.4.1	Reading A/D Input	5 - 77
	5.4.2	A/D Input with Interrupt	5-83
	5.5	DIGITAL NOISE FILTER	5-88
	5.5.1	Filter Program Algorithm	5-89
	5.5.2	Program Definitions	5-90
	5.5.3	Filter Response	5-103

5.6	TEMPERATURE MEASUREMENT	5-104
5.6.1	Thermistor Characteristics	5-104
5.6.2	Thermistor Operation	5-109
5.6.3	Thermistor Input Adjustment	5-111
5.6.4	Table Lookup and Interpolation	5-112
5.6.5	Voltage to Temperature Conversion	5-115
5.6.6	Thermometer Program	5-126
5.6.7	Data Logging	5-139
5.6.8	Thermistor Self Heating	5-149
5.6.9	Other Temperature Logging Experiments	5-156
5.6.10	Abbreviated Temperature Lookup	5-156
5 6 11	Thermistor Resistance Matching	5-161

VOLUME II

6	CLOSED I	OOP CONTROL	
	6.1	ON-OFF CONTROL	6-3
	6.1.1	On-Off Control Without Deadband	6-6
	6.1.2	On-Off Control with Deadband	6-21
	6.1.3	Thermostat with Alarm Limits	6-26
	6.1.4	Two-Way Control	6-29
	6.2	PROPORTIONAL vs INTEGRAL CONTROL	6-33
	6.2.1	Voltage Control Circuit	6-41
	6.2.2	Voltage Control by PWM	6-49
	6.2.3	Observing Response Time	6-82
	6.2.4	Closing the Loop	6-85
	6.4.5	Closed Loop Operation	6-104
	6.2.6	Closed Loop Response	6-111
	6.3	PROPORTIONAL PLUS INTEGRAL CONTROL	6-121
	6.3.1	Applying Gain to Error Signal	6-122
	6.3.2	Subroutine CLOSL Version 2	6-125
	6.3.3	Revised Program	6-129
	6.3.4	Experiments with PI Control	6-138
	6.3.5	Full Scale Control and Overflow	6-148
	6.4	PROPORTIONAL - INTEGRAL - DIFFERENTIAL CONTROL	6-164
	6.5	SUMMARY	6-166
7	MOTOR CO	NTROL	
	7.1	OPTICAL DISC AND SLOT SENSOR	7-3
	7.1.1	Motor, Sensor and Disc Mounting	7-5
	7.1.2	Slot Sensor Connection and Adjustment	7-8
	7.1.3	Motor Connection	7-13
	7.1.4	Motor Characteristics	7-17
	7.2	CONTROL SYSTEM DEVELOPMENT	7-21
	7.2.1	Speed Measurement	7-24
	7.2.2	Interrupt Service	7-27
	7.2.3	Initialization	7-34
	7.2.4	Main Program Loop	7-37
	7 2 5	Keyboard Input Subroutine KYTIM	7-41

7.2.0	Subroutine DECBI	/-46
7.2.7	Subroutines SMULT, SCUML	7-47
7.2.8	Open Loop Operation	7-48
7.2.9	False Speed Indications	7-48
7.3	CLOSED LOOP MOTOR CONTROL	7-51
7.3.1	Subroutine SPEED	7-53
7.3.2	Subroutine WIDTH	7-57
7.3.3	Subroutine DIVID	7-61
7.3.4	Summary of Subroutines	7-65
7.3.5	Speed Logging	7-66
7.3.6	Motor Control Program Operation	7-81
7.4	MOTOR CONTROL BY VARIABLE VOLTAGE	7-83
7.5	POWER TRANSISTOR DISSIPATION	7-88
7.6	REVIEW	7-91
APPENDIX	A REFERENCE FIGURES	A-1
APPENDIX	B CASSETTE INTERFACE INSTRUCTIONS AND PROGRAM CASSETTE LIBRARY	B -1
APPENDIX	C RS 232c INTERFACE SYSTEM	C-1
APPENDIX	D TELETYPE INTERFACE SYSTEM	D-1

<u>VOLUME I</u> LIST OF ILLUSTRATIONS

FIGURE	TITLE	PAGE
1-1	Interface Training System	1-4
1-2	Microcomputer Interfacing System	1-6
1-3	List of Interface Signals to MTS	1-8
1-4	List of Interface Signals to MTS	1-9
1-5	I/O Chip Selects and Interrupt Flip-Flop Reset	1-10
1-6	Truth Table for Chip Selects and Resets	1-13
1-7	Port 1 and A/D - D/A Converter	1-14
1-8	Vectored Priority Interrupt System	1-16
1-9	Optical Couplers and Power Driver	1-18
1-10	Serial Interface Circuit	1-20
1-11	Tape Cassette Modem	1-22
2-1	8255 I/O Port Assignments	2-2
2-2	Port Addresses and Assignments	2-3
2-3	Programming the 8255's	2-7
2-4	MTS Keyboard Configuration and Port Assignments	2-9
2-5	Input/Output Connections	2-14
2-6	Interrupt System - Partial Diagram	2-18
2-7	EXT 4 and EXT 5 Connections and Signals	2-20
2-8	Clearing Interrupts (Flowchart)	2-26
2-9	Clearing Interrupt Flip-Flops	2-28
2-10	Interrupt Dispatching	2-30
2-11	Generation of RST Instructions	2-32
2-12	<pre>Interrupt Service - RST 5, RST 6 (Flowchart)</pre>	2-36
2-13	Status and Command Bytes	2-39
2-14	EXT 4 and EXT 5 Service	2-40
2-15	Standard Programming for 8255's	2-44

FIGURE	TITLE	PAGE
3-1	Intel 8253 Interval Timer	3-3
3-2	Timer Clocks, Gates, and Outputs	3-4
3-3	Timer Control Byte Structure	3-10
3-4	Timer Control Bytes	3-12
3-5	Compare Timing Loop with Interval Timer (Flowchart)	3-14
3-6	Compare Timing Loop with Interval Timer (Program)	3-17
3-7	GETKY Flow Diagram	3-20
3-8	GETKY with Timer	3-22
3-9	GETKY Using Interval Timer	3-24
3-10	Twos and Tens Complement Counting	3-27
3-11	Time Diagram for Pulse Width Measurements	3-29
3-12	Pulse Width Measurement (Flowchart)	3-30
3-13	Pulse Width Measurement (Program)	3-31
3-14	Timer and Flip-Flop Operation - Mode 2 Rate Generator	3-40
3-15	Time of Day Clock	3-42
3-16	RST 5 Interrupt Service	3-45
3-17	Time of Day	3-46
3-18	Cascaded Timers	3-50
3-19	Cascaded Timers with Main Gate Input	3-52
3-20	Time Delay Program - Main (Flowcharts)	3-55
3-21	Time Delay Program	3-57
3-22	Square Wave Generator - Mode 3	3-60
3-23	Reading the Timer Contents	3-64
3-24	8253 Timer Modes	3-67
3-25	Timing Relationships	3-68
4-1	A/D and D/A Conversion	4-2
4-2	Output Connections for PWM	4-6
4-3	PWM Interrupt Service	4-9
4-4	PWM Test Program	4-11
4-5	PWM Main Program	4-12
4-6	Conversion of Binary Count to Time	4-15

FIGURE	TITLE	PAGE
4-7	Pulse Width Modulation Program	4-18
4-8	Audio Output Program and Circuit	4-26
4-9	List of Concert Pitch Musical Tones	4-28
4-10	Tone Generator - Main Program	4-30
4-11	Tone Generator - Interrupt Service	4-31
4-12	Codes for Musical Notes	4-32
4-13	Tune - Main Program	4-34
4-14	Tune Interrupt Service	4-36
4-15	Tune Program	4-39
4-16	Tone Table for Chromatic Scale	4-43
4-17	Home on the Range, and the Drunken Sailor	4-46
4-18	Music Regording Program, Hex Key Chart	4-50
4-19	Patch to Display Tone	4-54
4-20	Binary Summing Circuit	4-56
4-21	Numerical Values for Circuit of 4-20	4-57
4-22	Binary Summing Circuit with Op Amp	4-59
4-23	R-2R Ladder Network	4-60
4-24	R-2R Ladder Impedance	4-63
4-25	Equivalent Circuits for Single Bit = 1	4-64
4-26	D/A Converter Output Circuit	4-66
4-27	Ferranti D/A Converter	4-68
4-28	Keyboard to Voltage Program Flow and Circuit Connection	4-70
4-29	Voltage Ramp Generators	4-74
4-30	Triangular Function Generator	4-79
4-31	Keyboard Controlled Function Generator	4-81
4-32	Keyborad Controlled Function Generator	4-85
4-33	Ramp - Dispatch	4-87
4-34	Function - Key Input Processing	4-91
4-35	Timer 0 Interrupt Service	4-92
4-36	Triangular Wave Function Subroutine	4-96
4-37	Function Generator	4-99
4-38	Exponential Function	4-11

FIGURE	TITLE	PAGE
4-39	Successive Charge/Discharge Cycles	4-114
4-40	Key Selection of Waveform	4-111
4-41	EXPV	4-12
4-42	Subroutine BMULT	4-126
4-43	Test Program for EXPV	4-13
4-44	Function Generator	4-132
4-45	Multiplication - Subroutine BMULT	4-140
4-46	Function Subroutine EXPV	4-14
5-1	Pulse Interval Measurement (Flowchart)	5-2
5-2	Pulse Interval Measurement (Program)	5-4
5-3	Multi-Valued Interval (Flowchart)	5-8
5-4	Multi-Valued Interval (Program)	5-17
5-5	Frequency Measurement - Interrupt	5-26
5-6	Frequency Measurement (Program)	5-27
5-7	Protection Circuits for AC Signals	5-31
5-8	AC Frequency Measurement (Flowcharts)	5-33
5-9	AC Frequency Measurement (Program)	5-36
5-10	Connections for Voltmeter Experiments	5-40
5-11	Output, Input, and Display Subroutine	5-44
5-12	Test Program for OIDSP	5-46
5-13	OIDSP - Program	5-49
5-14	Voltage Ramp Generator (Flowchart)	5-52
5 - 15	D/A Outputs and Inputs	5-53
5-16	Voltage Ramp Generator (Program)	5-54
5-17	Ramping Voltmeter (Flowchart)	5-56
5-18	Ramping Voltmeter (Program)	5-58
5-19	Tracking Voltmeter (Flowchart)	5-62
5-20	Tracking Voltmeter (Program)	5-65
5-21	Successive Approximation Signals	5-66
5-22	Successive Approximation Voltmeter (Flowchart)	5 -6 8

FIGURE	TITLE	PAGE
5-23	Successive Approximation Voltmeter	
	(Program)	5-70
5-24	Ferranti A/D Logic	5-72
5-25	Automatic A/D Input (Flowchart)	5-76
5-26	Automatic A/D Input (Program)	5-78
5-27	A/D Input with Interrupt (Flowchart)	5-82
5-28	A/D Input with Interrupt (Program)	5-84
5-29	Subroutine FILTR (Flowchart)	5-92
5-30	A/D Input with FILTR - Program	5-97
5-31	Filter Response for Various N	5-102
5-32	Thermistor Resistance	5-105
5-33	Thermistor Connection and Voltage Plot	5-108
5-34	Expected Voltage at Room Temperature	5-110
5-35	Temperature Conversion by Integration	5-114
5-36	Thermistor Calibration Data	5-116
5-37	Temperature Lookup by Integration	5-118
5-38	Test Program for Temperature Lookup	5-120
5-39	Thermometer (Flowcharts)	5-128
5-40	Thermometer (Program)	5-130
5-41	Logging Thermometer - Main	5-140
5-42	Logging Thermometer - Review Data	5-142
5-43	Logging Thermometer - Replay	5-143
5-44	Logging Thermometer - Timing Constants	5-144
5-45	Logging Thermometer (Program)	5-145
5-46	Thermistor Connection and Calibration for Self-Heating Experiment	5-150
5-47	Thermistor Self-Heating (Program)	5-153
5-48	Abbreviated Temperature Lookup	5-157
5-49	Thermistor Resistor Matching	5-160
5-50	Thermistor Resistor Matching Flow	5-163

VOLUME II

FIGURE	TITLE	PAGE
6-1	Connections for Thermostat Exercise	6-2
6-2	Connections for On-Off Voltage Control	6-4
6-3	On-Off Control, No Deadband	6-7
6-4	Thermostat (Program)	6-9
6-5	Thermostat with Deadband - RST 6	6-20
6-6	Thermostat with Deadband (Program)	6-22
6-7	Circuit Connections for Simulation	6-28
6-8	Heating and Cooling Simulation	6-29
6-9	Heating and Cooling Limits	6-30
6-10	Connections for PWM Experiment	6-40
6-11	PWM Voltage - Fixed Period	6-44
6-12	PWM Voltage Control - Main Loop	6-48
6-13	PWM Voltage - Subroutine KYTIM	6-50
6-14	PWM KYTIM - Set Pulse Widths	6-52
6-15	Logging Voltmeter	6-58
6-16	PWM Timer Operation	6-63
6-17	PWM Interrupt Service	6-65
6-18	PWM Voltage Control (Program)	6-71
6-19	PWM - Open Loop Response	6-83
6-20	PWM Subroutine CLOSL	6-91
6-21	PWM Subroutine INTEG	6-93
6-22	REG Module of KYTIM	6-95
6-23	PWM Voltage Control (Program)	6-97
6-24	Open and Closed Loop Waveforms	6-112
6-25	Closed Loop Response Waveform	6-114
6-26	Effect of Total Period	6-116
6-27	Subroutines CLOSL, INTEG, and PROPG	6-124
6-28	PWM Voltage Control (Program)	6-130
6-29	Response with Proportional Control	6-140
6-30	Response Versus Integral Gain	6-142
6-31	Proportional Plus Integral Response	6-144

FIGURE	TITLE	PAGE
6-32	Response to Voltage Request	6-146
6-33	LDT1 with Full Scale Control	6-150
6-34	PWM - Subroutine LDT1, Version 2	6-152
6-35	Full Scale Response to Voltage Request	6-156
6-36	Subroutine ADTOV - Double Precision Add and Test for Overflow	6-161
6-37	PWM Subroutine INTEG, Version 3 (Program)	6-162
7-1	Motor and Slot Sensor	7-2
7-2	Motor, Sensor and Disc Mounting	7-4
7-3	Optical Slot Sensor	7-6
7-4	Test for Slot Sensor	7-10
7- 5	Motor Connections	7-12
7-6	Motor Connections with External Power	7-14
7-7	Motor Speed vs Voltage	7-16
7-8	Motor Speed vs Duty Cycle Open Loop	7-18
7-9	Motor Control Program Structure	7-20
7-10	Motor Control Interrupt Manager	7-26
7-11	EXT 4 Interrupt Service	7-28
7-12	Timer 0 Service	7-32
7-13	Motor Control	7-36
7-14	KYTIM - Input and Dispatch	7-40
7-15	Load Timer 1 Modules	7-44
7-16	Motion Detection with Dual Sensors	7-50
7-17	Subroutine SPEED	7-52
7-18	Subroutine WIDTH	7-56
7-19	Subroutine DIVID	7-60
7-20	Subroutine Register Usage	7-64
7-21	Motor Control (Program)	7-67
7-22	Motor Control (Program)	7-75
7-23	Patches for Variable Voltage Control	7-85
7-24	Patches to Motor Control (Program)	7-86
7-25	More Patches to Motor Control (Program)	7-89

This page intentionally left blank.

MICROCOMPUTER INTERFACING WORKBOOK

CHAPTER 1

HARDWARE INTERFACING AND REAL TIME PROGRAMMING

This page intentionally left blank.

1.1 INTRODUCTION

All computer applications involve the connection of the computer to external hardware for input and output. In computational systems these external devices are slaves to the computer, and they exist only to serve the computer. In control applications, however, the computer (or microcomputer) exists to serve the process, and the computer design and programming must be adapted to the process. In this course we will be concerned with control applications: how a microprocessor is connected to equipment it controls, and how it is programmed to meet process requirements.

In most control applications the computer must receive input data, process the data and generate control outputs in a timely fashion in order to achieve its intended goals. Failure to react in the allowed time will result in loss of data and possibly improper control. Real time programming deals with these requirements. Most of the exercises in this course are real time programs.

1.2 PURPOSE AND CONTENT OF THE COURSE

The text and exercises of this course teach the use of programmed, timed, and interrupt driven input and output. These are applied to open and closed loop control problems, with various forms of discrete and analog input signals. Sensor calibration is used to convert a thermistor signal to temperature, and the speed of a motor is measured using an optical sensor. Triangular and logarithmic output signals are generated. A digital noise filter is developed. The student will measure the response time of a closed loop control

HARDWARE INTERFACING AND REAL TIME PROGRAMMING

system, after observing the difference in behavior between open loop and closed loop control. Although no attempt is made to teach servomechanism and feedback theory, the basic ideas of proportional and integral feedback are presented and used in exercises.

The interface circuit board includes an interrupt system with priorities and vectors. These are explained and used in many exercises having multiple interrupts.

The manufacturers of microprocessors are introducing new LSI chips to make real time control systems easier to design and cheaper to build. The background provided through this course will make such devices comprehensible to the engineer and programmer. Two such devices, the INTEL 8255 Peripheral Interface Adaptor and the INTEL 8253 interval timer, are included in the course hardware and extensively treated.

The remainder of this chapter gives an introduction to the hardware of the interface circuit board. Complete schematics are included here, but details of how various parts of the hardware operate are covered along with exercises in later chapters.

1.3 CABLES AND CONNECTIONS

The interface circuit board is connected to the Microcomputer Training System through a ribbon cable. One end plugs into a connector at the upper right edge of the MTS circuit board; the other end into a similar connector at the right edge of the Interface Training System. Be careful to align the cable so that Pin 1 on the AMTS (the right hand end) is connected to Pin 1 of the ITS (toward the top of the circuit board). Misconnection is likely to damage the circuits. To aid in aligning the cable correctly both connectors are keyed, and one end of the ribbon cable has a colored stripe. Power should be turned off while the connection is being made.

1.3.1 Power Connections

The required +5 volt and +12 volt power is supplied to the ITS through the ribbon cable from the MTS. These voltages are made available at tie blocks on the ITS for use in experiments. There is no negative supply required for any of the experiments described in this course. One transistor amplifier, suitable for driving a teletype or RS232 interface, does require a negative 12 volt supply to be connected.

Interface Training System

Figure 1-1

1.3.2 Signal Terminals

Signals used to connect the interface board to external devices, or to connect various functions together for experiments, are made through tie blocks at the left and top edges. The white plastic tie blocks each have four different signals, labelled next to the block. Each row in a block is a common line, making it easy to tie several signals together. Wires or component leads can be inserted directly into these tie blocks. One block, at the upper left corner, has +5 volts at all points to facilitate insertion of pullup resistors.

A row of screw terminals at the upper right provides for connections to serial ports. The tie blocks and screw terminals can be seen in Figure 1-1.

If you have purchased the Integrated Experiment Assembly Board, it should be plugged into the tie blocks at the left edge of the Interface Training Board. All of the tie block connections remain available, but the necessary parts and connections for most experiments in the course are preassembled on the Integrated Experiment Assembly.




Figure 1-2

1.4 INTERFACE HARDWARE AND REFERENCES

An overall block diagram of the interface circuit board is shown in Figure 1-2. Various sections are shown in separate schematic diagrams and described in the chapters referred to below.

1.4.1 MTS Interface

Figures 1-3 and 1-4 list the signals that are brought out to the MTS via the 50 pin connector with their pin assignments in the connector head.

1.4.2 Added Memory

The interface circuit board provides space for memory expansion when the ITS is used with an early version of the MTS. THIS MEMORY SHOULD NOT BE USED WITH YOUR MICROCOMPUTER TRAINING SYSTEM. It occupies addresses that are filled with memory already supplied on the later version of the MTS.

1-7

HARDWARE INTERFACING AND REAL TIME PROGRAMMING

CONNECTOR PIN	SIGNAL NAME	CONNECTIONS ON INTERFACE BOARD
1	GND	
2	GND	
3	GND	
4	GND	
5	Vcc (+5 Volts)	
6	Vcc (+5 Volts)	
7	GND	
8	+12 Volts	
9	+12 Volts	
10	GND	
11	GND	
12	CLK Ø2	(U26-18) (CLK1 Tiepoint) (CLK2 Tiepoint)
13	GND	
14	AB15	(U44-11)
15	AB7	(MEM-16)
16	AB6	(MEM-1)
17	AB5	(MEM-2)
18	AB4	(MEM-7) (U15-13)
19	AB3	(MEM-6) (U15-14)
20	AB10	(U44-10)
21	AB2	(MEM-5) (U16-9)
22	AB9	(MEM-14)
23	ÀB1	(MEM-4) (U26-20) (U28-8) (U30-8) (U13-5)
24	AB8	(MEM-15)
25	AB0	(MEM-8) (U26-19) (U28-9) (U30-9) (U13-4)


List of Interface Signals to MTS Figure 1-3

HARDWARE INTERFACING AND REAL TIME PROGRAMMING

CONNECTOR PIN	SIGNAL NAME	CONNECTIONS ON INTERFACE BOARD					
26	MEMR	(U42-10)					
27	RESET	(U32-9) (U13-2)					
28	P0B0	(U54-6)					
29	P0C0	(U32-5)					
30	MEMW	(MEM-3)(U42-9)					
31	INTA	(U46-1) (U45-1)					
32	DB7	(U45-9) (U15-2) (U60-11,12) (U26-1) (U28-7) (U30-7)					
33	IOR	(U28-5) (U30-5) (U26-22)					
34	DB6	(U59-11,12) (U26-2) (U28-28) (U30-28) (U45-7)					
35	DB5	(U58-11,12) (U26-3) (U28-29) (U30-29) (U45-5)					
36	DB4	(U57-11,12) (U26-4) (U28-30) (U30-30) (U45-3)					
37	DB3	(U50-11,12) (U26-5) (U28-31) (U30-31) (U46-9) (U14-3)					
38	INTR	(U33-3)					
39	DB2	(U49-11,12) (U26-6) (U28-32) (U30-32) (U46-3) (U14-2)					
40	DBl	(U48-11,12) (U26-7) (U28-33) (U30-33) (U46-5) (U14-1)					
41	INTC	GND					
42	DB0	(U47-11,12) (U26-8) (U28-34) (U30-34) (U46-7)					
43	IOW	(U28-36) (U30-36) (U26-23) (U15-3)					
45, 46	-12 Volts	No Connections					

NOTE: (MEM -) refers to corresponding pins on all memory chips: U47,U48,U49,U50,U57,U58,U59,U60.

List of Interface Signals to MTS



I/O Chip Selects and Interrupt Flip-Flop Reset
Figure 1-5

1.4.3 Chip Selects and Resets

Several bits of the address bus, control bus, and data bus are decoded to generate various chip select and reset signals needed on the interface board. The circuits are shown in Figure 1-5. Figure 1-6 gives a "truth table" listing the resuls of this decoding circuitry. The addressing of the interface board ports is described in Section 2-1. The purpose and use of the various reset signals are described in Section 2.7.

Figure 1-5 exemplifies the notation used in other schematics. For example, consider several signals at the upper left of Figure 1-5.

RESET is received from the MTS through connector pin 27 (CON 27). It is inverted by one of the six inverters in a 7404, in chip U-32 on the circuit board, with input at pin 9 and output at pin 8. The output is high while the reset key is pressed so it is designated RESET, and goes to chips U-28 pin 35, U-30 pin 35, and U-13 pin 2. Chip and pin designations are used in debugging and circuit tracing and are of no interest in this course.


DB7 means Data Bus Line 7. IOW is low during an input/output write cycle. AB3 is Address Bus line 3.

HARDWARE INTERFACING AND REAL TIME PROGRAMMING

This page intentionally left blank.

IOW		L	ow	Add	res	s B	us		Data Bus								Chip Select			Resets					
TOW	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	3	2	1	5	4	3	1	0	
х	Х	X	Х	Х	Х	0	X	X	х	X	'x	X	Х	Х	X	x	1	1	1	1	1	1	1	1	No effect
x	X	X	X	1	0	1	X	X	х	X	X	Х	Х	X	X	Х	0	1	1	1	1	1	1	1	Select Timer
х	Х	X	Х	0	0	1	X	x	х	X	X	X	X	X	x	x	1	1	0	1	1	1	1	1	Select Port l
1	х	X	X	0	1	1	x	x	х	X	x	X	X	X	X	x	1	0	1	1	1	1	1	1	Select Port 2
0	X X	X X	X X	0	1 1	1	0	0 1	x x	X X	X X	X X	X X	X X	X X	X X	1	0	1	1	1	1	1	1	Write Port 2A Write Port 2B
0	X	X	X	0	ī	1	ĺ	0	Х	X	X	X	X	X	X	X	ī	0	ī	ī	ī	ī	ī	ī	Write Port 2C
0	Х	Х	Х	0	1	1	1	1	1	Х	Х	X	X	X	X	Х	1	0	1	1	1	1	1	1	Program Port 2
0	Х	Х	Х	0	1	1	1	1	0	Х	Х	Х	0	0	0	Х	1	0	1	1	1	1	1	0	Bit Set/Reset 2C0
0	Х	Х	X	0	1	1	1	1	0	X	X	X	0	0	1	X	1	0	1	1	1	1	0	1	Bit Set/Reset 2Cl
0	Х	· X	X	0	1	1	1	1	0	X	X	X	0	1	0	X	1	0	1	1	1	1	1	1	Bit Set/Reset 2C2
0	Х	X	Х	0	1	1	1	1	0	X	X	X	0	1	1	X	1	0	1	1	1	0	1	1	Bit Set/Reset 2C3
0	Х	X	Х	0	1	1	1	1	0	X	X	X	1	0	0	X	1	0	1	1	0	1	1	1	Bit Set/Reset 2C4
0	X	X	X	0	1	1	1	1	0	X	X	X	1	0	1	X	1	0	1	0	1	1	1	1	Bit Set/Reset 2C5
0	Х	X	Х	0	1	1	1	1	0	X	Х	X	1	1	0	X	1	0	1	1	1	1	1	1	Bit Set/Reset 2C6
0	X	X	X	0	1	1	1	1	0	X	X	X	1	1	1	X	1	0	1	1	1	1	1	1	Bit Set/Reset 2C7


Truth Table for Chip Selects and Resets
Figure 1-6



m+= 4 r

1.4.4 Port 1 and A/D - D/A Converter

The interface board includes two 8255 I/O devices, with three I/O Ports each (A, B & C). One of these, designated device (or Port) 1, drives the LED indicators at the top left of the interface board via Port 1A and provides connections for the digital to analog converter via Port 1B. It is shown in Figure 1-7. The discrete outputs are described in Sections 2.1 through 2.3. The digital to analog converter is described in Sections 4.5 and 4.6. The circuitry that makes it function as an analog to digital converter for input is the subject of Sections 5.3 and 5.4. Ports 1A and 1C are brought to a DIP socket (U-18) for general I/O applications.




Vectored Priority Interrupt System

Figure 1-8

1.4.5 Interrupt System

The second 8255 I/O port is primarily devoted to the interrupt system shown in Figure 1-8 and described in Sections 2.7 through 2.9. The 8253 interval timer is closely tied to the interrupt system, so it is shown in the same schematic, but this device is so important (and so complex) that all of Chapter 3 is devoted to it.

HARDWARE INTERFACING AND REAL TIME PROGRAMMING



Optical Couplers and Power Driver
Figure 1-9


1.4.6 Optical Couplers and Power Driver

It is often necessary to provide electrical isolation between the computer and external equipment. Optical couplers use infrared light as a coupling medium for information while giving complete electrical isolation. An optical coupler (Monsanto MCT6) is provided on the circuit board. One coupler is used for output, driving a power transistor mounted on a heat sink. The other coupler is used for input. Figure 1-9 shows these circuits.


1.4.7 Serial Interface Circuit

The circuits shown in Figure 1-10 can be used to connect the MTS to a teletype or a terminal such as a CRT that uses RS232 signal levels. The RS232 system's software and board connections are described in Appendix C.

Note that R38 is connected to the -12 volt tie block but <u>not</u> to the system -12 volt supply. To use this circuit, add a wire from R38 to pin 45 of the ribbon cable connector, which carries -12 volts.



Serial Interface Circuit
(Connecting R38 to -12 Volt Supply)
Figure 1-10a




Serial Interface Circuit
Figure 1-10b

Figure 1-11

1.4.8 Tape Cassette Modem

The interface cicuit board contains a duplicate of the tape cassette modem provided on the MTS, which was not available on the previous version of the MTS. The ITS modem will not ordinarily be used. It is shown in Figure 1-11. The digital input and output are carried through the ribbon cable but have no connections on the MTS circuit board. If the user wants to operate with two separate cassette recorders the signals should be picked up by soldering leads into feed-through holes on the ITS cicuit board. Convenient locations are in the area with the silkscreened label "Microcomputer Interfacing System", as indicated below:



1.4.9 Tape Cassette Library

A cassette tape is provided with most of the programming exercise solutions and a few additional programs. It is described in Appendix B.

HARDWARE INTERFACING AND REAL TIME PROGRAMMING

1.5 USE OF PMTL OR INTEGRATED EXPERIMENT ASSEMBLY

If you have a Portable Microprocessor Training Laboratory, or if you have installed the Integrated Experiment Assembly on the Interface Training System, the necessary connections for the more complex experiments described in this course can be made by setting the slide switches appropriately. The early experiments all require that the slide switches be UP. Whenever the directions in this book indicate the need for an experimental setup, refer to the "Portable Microprocessor Training Lab - Selected Experiments" Manual, or to the "Experiment Assembly and Real-Time Firmware" Manual. There you will find instructions for all of the necessary switch settings.

MICROCOMPUTER INTERFACING WORKBOOK

CHAPTER 2

INPUT/OUTPUT AND INTERRUPTS


This page intentionally left blank.


This chapter discusses the provisions made on the interface board for digital logic level inputs and outputs to the microprocessor. Interval timers, analog signals and optically isolated inputs are discussed in later chapters.

2.1 PORT ASSIGNMENTS AND ADDRESSES

The interface board includes two 8255 Programmable Peripheral Interface devices. Including the 8255 on the MTS board, a total of 72 bits of input/output is accessible to the 8080 microprocessor. In addition there is an Intel 8253 Interval Timer (see Chapter 3) which is addressed and programmed in much the same way as the 8255 ports. Figure 2-1 shows the port assignments. Figure 2-2 lists the port addresses and assignments and gives a list of programming control bytes suitable for each of the 8255's.

In this table and throughout the course we will refer to input ports by device number, port letter, and sometimes a bit number:






8255 I/O Port Assignments
Figure 2-1

PORT ADDRESSES AND ASSIGNMENTS

ADDRESS	PORT NAME	FUNCTION	SPECIAL ASSIGNMENTS FOR 0C AND 1C				
00 01 02 03	PORT 0A PORT 0B PORT 0C CNT 0	MTS Keyboard Input Unassigned except 080 See column at right Control Port for MTS 8255 LED and Driver Outputs	0C7 Display Control (1 = On) 0C6 Enable Command Keys (0 = On) 0C5 Enable Keys 8-F (0 = On) 0C4 Enable Keys 0-7 (0 = On) 0C3 Zero Indicator (1 = On)				
05 06 07	PORT 1B PORT 1C CNT 1	D/A Output or A/D Input See column at right Control Port for 8255 # 1	OC2 Carry Indicator (1 = On) OC1 Monitor Enable (1 = On) OC0 Cassette Modem Out				
OC OD OE OF	PORT 2A PORT 2B PORT 2C CNT 2	Unassigned Interrupt Status Input Interrupt Enable Output Control Port for 8255 # 2	0B0 Cassette Modern In 1C7-4 Unassigned 1C3 Interrupt (If Enabled by 2C6)				
14 15 16 17	TIM 0 TIM 1 TIM 2 TIM CT	Timer 0 Timer 1 Timer 2 Control Port for 8253	- 1C2 Unassigned 1C1 Motor Drive Buffer (0 = On) 1C0 D/A Control (1 = Automatic A/D)				

8255 PROGRAMMING CONTROL BYTES (WRITE TO 8255 CONTROL PORT)

						SE WI 8255 ;	
CONTROL BYTE	PORT A	PORT B	PORT CO-C3	PORT C4- C7	0	1	2
80	Out	Out	Out	Out		D/A	
81	Out	Out	ln	Out			
82	Out	In	Out	Out		A/D	*
83	Out	In	In	Out		A/D	
88	Out	Out	Out	In		D/A	
89	Out	Out	ln	In		•	
8A	Out	In	Out	<u>In</u>		A/D	
88	Out	ln	In	In		A/D	
90	ln	Out	Out	Out	*	D/A	
91	În	Out	In	Out	*		
92	In	ln	Out	Out	*	A/D	*
93	In	ln	ln	Out	•	A/D	
98	ln	Out	Out	ln		D/A	
99	ln	Out	ln	In			
9A	In	ln	Out	In		A/D	
9B	ln	ln	In	ln		A/D	



[.] Generally only these control bytes should be used for normal operation.

Mode Definition Formet

Forbidden configurations

2.2 PROGRAMMING AND USING THE 8255

At system reset all ports of all 8255's are automatically set to input Mode 0. They can be used this way or programmed to other configurations by writing a control byte to the control port of the desired 8255. The monitor program automatically re-configures the 8255 on the MTS board such that ports 0A and 0B are input and 0C is output. It accomplishes this by writing 92 to the control register.

3E	MVI A,92	
92		0: A = IN; B = IN; C = OUT
D3	OUT CNTO	Output A to 8255 #0 Control Register
03		(Address 03)

The interface board 8255's must be set to the desired modes by your program. The first programs we will develop require output in all three ports of 8255 1. Figure 2-2 gives 80 as the required control byte:

3E	MVI A,80	Load A with control byte to
80		make device 1: A = OUT, B =
		OUT, C = OUT
D3	OUT CNT1	Set 8255 #1 Control Register
07		(Address 07)

Because 8255 #2 is largely committed to the interrupt system it usually is programmed for input at port 2B and output at port 2C. Port 2A may be input or output but must be in Mode 0, the normal direct I/O mode. Most programs developed in this course use the interrupt system, so in general programs should contain (again from Figure 2-2):

3E MVI A,92 Device 2: A out, B in, C out
(MVI A,82 may also be used)
92
D3 OUT CNT2

With the 8255 ports programmed, data can be read from or written to the ports by IN or OUT instructions, for example:

0F

DB	IN PORTOA	(A) < Port OA
00		(Keyboard Input)
D3	OUT PORT1A	Port 1A < (A)
04		(Interface Board's LED's)

EXERCISE

If you write a program containing all of the instructions listed so far, terminated with a jump back to the input instruction as in Figure 2-3, the LED indicators on the interface board will show the keyboard input data.


Figure 2-4 shows the keyboard connections to ports OC and OA. Programming a port to output mode automatically sets its outputs low. Therefore, (from Figure 2-4), if a key is pressed the corresponding bit in port OA is made low. For example, if the MEM key is depressed, then port OAO (which was pulled high by the resistor to Vcc) is now pulled low through the MEM key and port OC6. (The monitor scans the keyboad by alternately making ports OC4, OC5 and OC6 low or O, thus identifying the key pressed).

With the program shown, port OC is programmed for output, so all keys are enabled (OC4, OC5 and OC6 all low). Therefore O, 8 and MEM will show the same output. The input to a bit of port OA is high if no key in that column is pressed; if a key is pressed and the bit of port OC for that row is low, then the input is low. (Review Course 525, Section 8.1 if a more detailed description is needed).

	A D D	R·	co	<u>DE</u>			_		<u> </u>							
Į	8 20	0	3	E		M	V	I		A	,	9	2			Trogram MTS 8255
		1	9	2												Program MTS 8255 A in Bin Cout
- 1		2	0	3		0	U	7		C	N	\mathcal{T}	0			
Ĺ		3	0	3							_					
E	1	4	3	E		M	V	Ľ		A		8	0			Program 8255#1
SHE		5	8	0				_			-					Grogram 8255#/ Hout Bout Cout
S		6	2	3		0	V	ァ		\mathcal{C}	N	\mathcal{T}	/			
CODING		7 .	0	7												
O		8	3	E		M	1/	I	-	A		9	2			Annam P255 #2
		9	9	2	-	<u> </u>	_					<u> </u>	_		_	Angran 8255 #2 Ain Bin Cout
i		A	D	3		0	1)	T		C	N	\mathcal{T}	2			
i	<u> </u>	В	0	<i>F</i>			1/	Ė)						
	820	C	0	\mathcal{B}	•	I	A)	<u> </u>	٠,	P		R	7	1	A	Rand Keyland
Σ		D	0	0		<u> </u>	//	,		/	U		/			Read Luyboard
SYSTEM	<u> </u>	E	1	3		0	\cup	7		P	0	R	T	1	A	Display in LED's
		<u>-</u> F	0	4		<u>υ</u> .	۲	' -		<u>'</u>	<u></u>	<u>'`\</u>	 	'	111	Display in LED's
TRAINING	8 2 /	0	C	3		T	M	ρ		8	2	0	1 C			Sagh Ding t
AIN	3 2 /	1	0	C	-	<u> </u>	7.	' -		0	5	۲				Back to input
TR,	! 	2	8			<u>.</u>										
ER	! 	3	<u> </u>	<u> </u>		<u> </u>										
T)	<u> </u>	4	<u> </u>			<u>. </u>										
MICROCOMPUTER		5	<u>! </u>	<u> </u>		<u> </u>										
00		6	<u>. </u>	<u> </u>		! 										
ICF	<u> </u>	7	<u> </u>	<u> </u>		<u> </u>										·
Σ	<u> </u>	8	<u> </u>	<u> </u>		<u>.</u> 										`
	<u> </u>	9	<u> </u>	<u> </u> 	<u> </u>	<u> </u> 										
	<u>!</u>	A	<u> </u>	<u> </u>		<u> </u> 					<u> </u>					
MS		В	<u> </u>	<u> </u> '		<u> </u> 					<u> </u>					
TĖ	<u> </u>	C	<u> </u> 	<u> </u>		<u> </u> 					<u> </u>					
SYS	<u> </u>	D	<u> </u>	<u> </u>		<u>[</u>]										
ER	<u> </u>	E	<u> </u>	<u> </u>		<u> </u>					<u>,</u>				<u> </u>	<u> </u>
NTEGRATED COMPUTER SYSTEMS	<u> </u> 	F	<u> </u> 			<u>!</u>]	_	\vdash			<u> </u>	_	\vdash	\vdash	\vdash	_
JMF	<u> </u> 3	0	<u> </u>			<u> </u>		\vdash			<u> </u>	_	\vdash	\vdash		
ŏ	°	1	<u> </u>			<u> </u> 	_	\vdash			 	<u> </u>	\vdash	\vdash	 	
TEI	<u> </u>	2	<u> </u>		l	<u> </u>	_	\vdash		<u> </u> 	 	_	\vdash	\vdash	\vdash	
3RA	<u> </u>		<u> </u>			<u> </u>	_	-		<u> </u> 	 		-	-	\vdash	
TEC		3	<u> </u>	<u> </u>	l	<u> </u>				<u> </u> 	[
Z	[4	<u> </u>	-	<u> </u>	<u> </u>				<u> </u>	 			-		
	<u> </u>	5	<u>!</u>	\vdash	<u> </u>	<u> </u>	\vdash			<u> </u>	<u> </u>	_		_	<u> </u>	
	<u> </u>	7	<u> </u>		<u> </u> 	<u> </u>			<u> </u>	<u> </u>		_		<u> </u>	\vdash	
	<u> </u>		<u> </u>		<u>}</u>	<u> </u>		-	<u> </u>	<u> </u> 		<u> </u>	-	<u> </u> 	<u> </u>	Hi come O O
	L	8	<u> </u>	l	L	<u> </u>			L	L	l	l	l	<u></u>	<u> </u>	Figure 2-3

1


This page intentionally left blank.



MTS Keyboard Configuration and Port Assignment Figure 2-4


2.3 PORT 1A LED'S AND DRIVERS

Port 1A (address 04) drives eight sets of open collector inverters and LED's



Each bit of the port drives an identical circuit. The LED indicates the state of the output, i.e. illuminated if a one is output. The terminal block output follows the port. The state is low if a zero is output and open if one is output.


An open collector buffer is a TTL amplifier whose output comes from a transistor with no internal connection to its collector. It is approximately equivalent to the circuit below. When the input is a logic 1 (greater than 2.4V) current flows into the transistor, thus turning it on and effectively connecting the output to ground. However, when the input is logic 0 (0V), no current flows into the transistor's base. Therefore, it is off and the output is "floating" (i.e., connected to neither ground nor +5V).



An open collector inverter is shown on a schematic diagram by:



The slash indicates an open collector. Note that the open collector output gives a signal only if it is pulled up through some load or pullup resistor to a positive voltage, which may be as high as 30 volts. The output is capable of sinking 40 ma to 0.7 volts. Connect a voltmeter from one of the port 1A output drivers to ground. It will show 0 volts whether the LED is on or off. Now connect a pullup resistor to +5 volts, and the voltmeter will display either 0V or 5V depending on the state of the Port 1AO output bit:



For output bits 1A2, 1A3, and 1A4 (marked DS2, DS3, and DS4 on the ITS board) pullup resistors (in U1) are available on the circuit board, but not connected. They can be connected by soldering jumpers between two pads in front of the LED's for those three bits.

*NOTE: Throughout this text the illustrations represent ITS board

Tie Block connect points with the symbol . These refer to one
of the labelled rows within the white Tie blocks.

2.4 MTS DISPLAY


The seven segment displays on the MTS are operated by a direct memory access system. Whatever data are written to memory locations 83F8 through 83FF are automatically displayed in the eight digits. (Review Course 525, Section 8.3, for more detail.) The DMA channel must be enabled by a high output at port OC7. Since programming a port to output automatically sets all bits low, the display was disabled when you programmed the MTS 8255 #0. Prove this by adding STA 83F8 before the jump instruction in your program. Even though you have written the same data to the DMA display area of the MTS memory as you wrote to the LED's, the display will remain blank.

A good way to turn the display on is by use of the bit set/reset function of the 8255. This allows a single bit of port C to be changed without affecting any other bit. Enter this at the end of your program (after OUT PORT1A):


32 F8	STA	83F8	Write keyboard data to display
83			
3E	MVI	A,OF	Set bit 7 in port OC
0F		•	•
D3	OUT	CNTO	
03			
	T117	0000	T 1 1 1 1 1
C3	JMP	820C	Jump back to input instruction
0C			
82			
02			

Note that the bit set/reset control byte is written to the control port, not to port C.

The bit set/reset control byte has the form:



We will use the bit set/reset command frequently. Be sure you understand it. The bit set/reset command is discussed in Course 525, Section 8.1.



Input/Output Connections

Figure 2-5

2.5 INPUT/OUTPUT CONNECTIONS

In addition to the terminal block outputs driven by the buffers, port 1A, port 1C, and port 2A are directly connected to empty DIP sockets, shown in Figure 2-5. A cable that plugs into this socket can be obtained (available from Augat as part number 7P16-3T24-1). This allows connection of these ports to any suitable device for input or output. None of the experiments described here require these connections, but when you develop interfaces to other equipment they may be needed.


2-15


2.6 EXTERNAL INPUTS 4 AND 5

Two terminal block connections labelled EXT 4 and EXT 5 are provided for the external inputs needed in many of the experiments in this course. These inputs are part of the interrupt system, which will be described in Section 2.7. They can also be read as single input bits. They are connected to port 2B, bits 6 and 7 respectively (see Figure 2-7).


EXERCISE:

Read the external input bits and display them with the LED's. Change the program of Section 2.4 to read Port 2B instead of from Port OA. (Refer to Figure 2-2 to find the address). Since the EXT 4 and EXT 5 inputs are connected to Port 2B bits 6 and 7, the modified program will repeatedly input these bits and display them (along with random data in the other bit positions) in both the LED's and in the left digit of the MTS display.





Connect a clip lead to the EXT 4 input and touch it to ground to see bit 6 change in the display. TTL circuits demand sharp rising and falling edges. To ensure suitable signals and to prevent spurious noise from causing interrupts, EXT 4 and EXT 5 are brought into Schmitt Trigger inverters (in chip U2, a 7414, see Figure 2-7). The signals are then inverted again and used to clock flip-flops in the interrupt system, discussed in the next section. The inverted signal, EXT 4, is available at a terminal labelled EXT 4 OUT. Connect this to EXT 5 IN, so that EXT 5 will be inverted from EXT 4. Now when you connect EXT 4 input to ground both signals will change. They will be displayed (using the program of Section 2.4) in bits 6 and 7 of the LED's.



Inerrupt System - Partial Diagram
Figure 2-6


2.7 INTERRUPT FLIP-FLOPS AND ENABLES


Most of the experiments in this course use the interrupt capability of the 8080. The student should be familiar with Section 8.4 through 8.6 in Course 525. A review of those sections may be advisable at this point.

2.7.1 Interrupt Sources

The MTS will accept repeated interrupts generated by its own hardware when the AUTO/STEP toggle switch is set to STEP. We will also refer to these as "monitor interrupts" since their purpose is to invoke monitor functions such as single stepping or breakpoints. In addition, and independent of the AUTO/STEP switch, the MTS will accept interrupts generated by the interface board. (Once an interrupt has occurred, or if a DI instruction is executed in the program, no other interrupt can occur until an EI instruction and one following instruction have been executed).

Figure 2-6 is a partial diagram of the interrupt logic of the interface board. Interrupts can occur in response to signals generated by the interval timers (Chapter 3), by strobed input or output using port 1A, by the EXT 4 and EXT 5 input ports, and by the Analog to Digital converter.





EXT 4 and EXT 5 Connections and Signals

2.7.2 Interrupt Flip-Flops

ĺ

The purpose of an interrupt system is to provide for processing of an occasional and perhaps fleeting event while allowing the computer to carry on other tasks that can be put aside temporarily when an interrupt occurs. To permit the processor to recognize a possibly very brief signal, the rising edges of the EXT 4 and EXT 5 inputs set flip-flops, which actually provide the interrupt data to the processor. Each flip-flop is reset only by a specific command from the processor under program control. This insures that each interrupt signal is retained until it has been processed.

Figure 2-7 shows the connections of these flip-flops in detail. To save components the interface board uses negative logic here. The flip-flop is actually set to 0 by the input signal and preset to 1 by the reset command. Since the inverted output of the flip-flop is used, the signal becomes true (=1) at the input rising edge and false (=0) at reset. These "reset" signals are software generated as described below.

Similar flip-flops are connected to the outputs of timer 0 and timer 1, to allow interrupts on narrow pulses from these timers. The interrupts from the A/D converter and port 1C3 are latched by their sources so flip-flops are not needed. Only timer 2 output is unlatched. It is used primarily in connection with the A/D converter or in a timing mode in which it latches its own input.

2.7.3 Interrupt Status and Enables

All of the interrupt sources, except port 1C3, are taken to port 2B as inputs. After an interrupt has occurred, the program can read this port to determine the source of the interrupt. We refer to the content of this port as the interrupt status byte. The program can, of course, read this port at any time. The data are not dependent on whether an interrupt was enabled. Refer again to Figure 2-6 to see these connections.

Although the hardware is designed to permit interrupts from many different sources, most programs will be concerned with only one or a few of these. To prevent any reaction to an undesired interrupt, each interrupt source is gated with an output bit from port 2C. The processor will be interrupted only if an event occurs and its enable bit at port 2C is set high. These gates also are shown in Figure 2-6.

The interrupt sources, their positions in the interrupt status byte at port 2B, and their enable bits from port 2C are listed on the next page.

Source	Interrupt	Interrupt
	Enable Bit	Status Bit
(Act	ive High)	
Timer O Flip-Flop	2C0	2B0
Timer 1 Flip-Flop	2C1	2B1
Timer 2 (no Flip-Flop)	2C2	2B2
A/D Comparator	2C3	2B3
EXT 4 Flip-Flop	2C4	2B4
EXT 5 Flip-Flop	2C5	2B5
Port 1C3	2C6	1C3
General Disable	2C7	
EXT 4 Direct (no interr	rupt)	2B6
EXT 5 Direct (no interr	upt)	2B7


Note that Timer 0, Timer 1, EXT 4, and EXT 5 generate interrupts only through their flip-flops, which are set by rising edges. In processing the interrupt, the flip-flop will be reset (see section 2.7.4), so it will not generate new interrupts until another rising edge occurs.

Port 2C7 is a general disable for all external interrupts. When it is high, only monitor interrupts can occur. At system reset all ports are forced to input mode thus floating the signal lines. To the logic this appears as a high signal so port 2C7 automatically inhibits external interrupts. Whenever port 2C is programmed for output, all bits are automatically set low. Now, bits 2C0 through 2C6 inhibit the individual interrupt sources. No external interrupt can occur until 8255 #2 has been programmed and specific bits of 2C have been set high.

2.7.4 Clearing Interrupts

The interrupt flip-flops for Timer 0, Timer 1, EXT 4, and EXT 5 are reset by the act of either setting or resetting the corresponding interrupt enable bit. This must be done by the bit set/reset command written to CNT2 (OF). Writing a byte to port 2C does not affect the interrupt flip-flop (see Figure 1-5). This logic design has three purposes:

- a) After an interrupt from one source has been processed, its flip-flop can be cleared without affecting any other source which may have received a signal while the previous interrupt was being serviced.
- b) A previously disabled source can be enabled and its flip-flop cleared so that only future events will generate interrupts.
- c) A previously disabled source can be enabled without clearing its flip-flop (by writing to Port 2C instead of CNT 2) so that a previous event can generate an interrupt.



Clearing Interrupts

Figure 2-8

EXERCISE:

We will demonstrate the setting and clearing of the interrupt flip-flops for EXT 4 and EXT 5, using the connection already set up (Figure 2-7), and extending the program of Section 2.6. The program will display EXT 4 and EXT 5 flip-flops as well as the direct inputs and demonstrate clearing the flip-flops. The routine will provide a delay period during which the inputs can be controlled manually and will be displayed. At the end of the delay, it will clear the flip-flop by a disable command. LED's DS6 and DS7 will display EXT 4 and EXT 5 direct inputs, while LED's DS4 and DS5 will display the state of EXT 4 and EXT 5 flip flops, respectively. Figure 2-8 shows the program.

During a delay period the interrupt status byte is repeatedly read and displayed. At the end of the delay, the EXT 4 and EXT 5 flip-flops are cleared by disabling their control bits in port 2C. Now if you ground the EXT 4 input during the delay period, its inverted output (EXT 4 OUT) will become high and set the EXT 5 flip-flop. These signals will be displayed. If you remove the ground, the EXT 4 flip-flop will be set. If both flip-flops are set (both LED's on), it is due to "bouncing" the jumper contact more than once during a delay. In fact it is very difficult to make or break the connection so cleanly that you do not set both flip-flops, but it is possible. This phenomenon of seeing both rising and falling edges when a contact is opened or closed is called "contact bounce", and must be considered when connecting to switches.

	A D D	R	cc	DE	CLE	EAR	INC	I	NTE	RRI	JPT	F	LIP	-F	LOF	PS
	8 20	0	3	E		М	V	I		A		9	2			Program, MTC 225
		1	9	2		1				<u> </u>	_	Ė				Logram MTS 8253
		2	0	3		10	U	T		C	N	7	0			
⊢		3	0	3		Ī	-									
SHEET		4	3	E		M	ν	I		A	,	8	0			Gragian 8255 #1
		5	8	0							_			_		12.00
CODING		6	0	3		10	υ	\mathcal{T}		C	N	\mathcal{T}^{\dagger}	/			-
100		7	0	7												
		8	3	E		M	V	\mathcal{I}		A	,	9	2			Program 8255 #2
		9	9	2							•					Ü
		Α	1	3		0	υ	\mathcal{T}		C	N		2			
		В	0	F		<u> </u>										7
_	820	С	0	$ \mathcal{B} $		I	N			ρ	0	R	$ \mathcal{T} $	2	$\boldsymbol{\mathcal{B}}$	Kead interrupt
SYSTEM		D	0	2												status luste
.S.		E	0	3		0	<u>U</u>	7		P	0	R	7	_	A	Output to LEDIS
		F	0	4							·					
TRAINING	8 2/	0	3	2		<u>S</u>	\mathcal{T}	A		8	3	F	8			Output to
RA.		1		8												MTS Display
		2	8	3												
7.		3	3	E		M	V	\mathcal{I}	1	A	,	0	F			Enable MTS Display
MICROCOMPUTER		4	0	F					ļ							
000	,	5	<u>D</u>	3		0	\mathcal{U}	\mathcal{T}		<u>C</u>	N	7	0			
CRC		6	0	3								_				
Ξ		7	2	8		D	C	X	-	#						Delay with two
		8	7	0	-	M	0	Ň		A		H	_			byte countdown
			B			M ひ ち	\mathcal{K}	AZ		4	_	-				Lepest input and Display
S		Α	0	2		J	N	Z		8	2	0	\mathcal{C}			Repeat input and
TEN		В	0	0					_		_					display
SYS		C	8	2				0	1			_				
E.		D	0	0		N		P			_	_			_	
5		E	0	0		M	0	7			\dashv					
NTEGRATED COMPUTER SYSTEMS	<u> </u>	F .	0	0	.	N	\mathcal{O}	7	1	-			_	-		· · · · · · · · · · · · · · · · · · ·
S		0	-						1		-	.		- 1	;	
TEL		1	-	- 1				_			-	<u> </u>	. <u>†</u>	- 1	<u> </u>	
SRA		2		{							_			\dashv	_	
TE		3		-					- 1		1	_	\dashv	\dashv		
Z		5	-							-	 	 	-			
		6							ļ		· [-	-			
		7								<u> </u>	_	-	-	-		
		8	\vdash	_					-]	<u> </u>			Figure 3-0s
		-	لجا	1		\Box							<u> </u>			Figure 2-9a

	A D D	R	EAF	RING INTERRUPTS (continu								ued)				
1	8 22	.0	3	Ε		M	V	$\overline{\mathcal{I}}$		A	,	0	8			Disable and Elean
i		1	0	8							,					Disable and Elean EXT 4 Interrupt
Ì		2	D	3		0	U	τ		$\overline{\mathcal{C}}$	N	\overline{T}	2			<i>y</i>
. 1		3	0	F				•			••	-				
SHEET		4	3	Ε		M	ν	I		A		0	A			Dinable and clean
SH		5	0	A						,.						Disable and clear EXT 5 Interrupt
NG	l	6	7)	3		0	//	7		0	N	$\overline{\mathcal{T}}$	2			- Company
CODING		7	0	F		İ)						
ပ		8	0	3		7	Μ	P		8	Q	Λ	C			Back to input
		9	0	C		_		<u>`</u>		-	\sim	<u> </u>	<u> </u>			Ruce statingues
		Α	9	_		i										
		В	1	<u>~</u>		<u> </u>										
		С	<u> </u>			<u> </u> 							! !			
Σ		D	1			<u> </u>										-
TRAINING SYSTEM		E.	<u> </u>													
S		·F	i			i										
Z	8	0	†			<u> </u> 										
N N		1	<u> </u>			 										
H		2	i						<u> </u>							
MICROCOMPUTER		3	İ			<u>, </u>										
2		4	i -			<u> </u>										
S O	,	5	Ì		<u>'</u>	<u> </u>										
30		6	į.			İ										
7		7	j			İ										
_		8	İ			İ			i							
		9	İ			İ			i							
		Α	1			ļ			İ							
EMS.		В	j			İ										
ST		С	İ			Ī			İ							,
S		D	Ī			Ì			İ							
TEF		E														
1PU		F	ĺ													
200	8	0														·
		1	Ī			1										
IATI		2														
EGR		3														
INTEGRATED COMPUTER SYSTEMS		4		1												
_		5	Ĺ						ļ _							·
		6														· -
		7			` `											
	1	8	1													Figure 2-9b

INPUT/OUTPUT AND INTERRUPTS

INTERRUPT SERVICE

INSTRUCTION	ADDRESS	STORED AT		COMMENT
RST 1		83F4,F5	Not used with	ITS
RST 2		83F2,F3	Not used with	ITS
RST 3		83F0,F1	Not used with	ITS
RST 4		83EE, EF	Generally used	d for
			programmed cal	11
			to monitor.	
RST 5		83EC, ED	Generated by	Timer O
			Default dispat	ch to 8228
RST 6		83EA,EB	Generated by	other
			ITS interrupts	5
			Default dispat	tch to 8230
RST 7		83E8,E9	Monitor inter	rupt for STEP
			and breakpoint	t

Interrupt Dispatching

Figure 2-10


2.8 RESTART INSTRUCTIONS

The 8080 provides for eight "restart" instructions, RSTO - - RST7. (See Course 525, Chapter 8). The MTS hardware generates RST7 in response to an interrupt by resistive pullups on the data bus. The ITS interrupt system generates RST5 or RST6 in response to the various interrupt sources it provides.

2.8.1 RST Dispatch

The MTS monitor dispatches to an interrupt service routine in response to any of the RST insructions except RSTO, which corresponds to RESET. The address of the interrupt service routine must be stored in RAM, according to the list in Figure 2-10. The monitor preloads addresses to dispatch RST5 and RST6 into the user's program area. Most of the program solutions in this course use these default addresses. Thus a Timer O interrupt service routine will be located at 8228, and service routines for all other ITS interrupts start at 8230.

INPUT/OUTPUT AND INTERRUPTS



(Numbers in gates are for reference to text, and do not indicate chip numbers.)

Generation of RST Instructions

2.8.2 RST Generation

The logic for generating interrupt request and restart instructions is shown in Figure 2-11. Port 2C7 is the general disable for interface board interrupts. When it is high (or floating), none of the interface board sources can generate an interrupt request. If the monitor hardware generates an interrupt request, all data bus bits will be high, giving an RST 7 interrupt.

When port 2C7 is low, the interface board interrupt sources can be enabled by the other bits of port 2C. If any interrupt source is high and its corresponding enable bit in port 2C is high, the NAND gate (0, 1, 2, --, 6) output becomes low, forcing the output of gate 8 high. Now gate 9 generates the interrupt request, which is OR gated on the MTS board with the monitor interrupt request, so in STEP mode an interrupt occurs on every user instruction, but in AUTO mode an interrupt occurs only if 2C7 is low and one of the NAND gates 0-6 is low.

When INTA is output by the system controller in response to the interrupt request, the tri-state buffers are enabled to drive the data bus (DBO-DB7). Six of these are always high; DB3 and DB4 are controlled by the gates. The following possible combinations exist:

* 2C7 high. The interrupt request was generated by the MTS hardware. Gate 0 and gate 10 outputs are both high, giving 11111111 on the data bus. This is an RST 7 instruction.


INPUT/OUTPUT AND INTERRUPTS

This page intentionally left blank.


- * 2C7 low, timer 0 flip-flop and 2C0 high. Gate 0 output is low, forcing gate 10 output high. This gives 11101111 on the data bus, an RST 5 instruction.
- * 2C7 low, timer 0 flip-flop or 2C0 low. Gate 0 output is high.

 Now if any other interrupt source and its enable bit are high,
 gate 10 is low, giving 11110111, RST 6, on the data bus.
- * 2C7 low but no enabled source high. Again the interrupt request has come from the monitor; gate 0 and gate 10 are high, and RST 7 is generated.

2-35



INTERRUPT SERVICE FOR RST 6



Interrupt Service - RST 5, RST 6
Figure 2-12

2.9 INTERRUPT SERVICE FOR EXT 4 AND EXT 5

EXERCISE:

Develop a program to count the number of times the EXT 4 input is connected to ground and released. Program the 8255's as in the preceding sections. Clear two bytes of variable memory at 8300 and 8301. Enable EXT 4 and EXT 5 interrupts (using the bit set command). Write a main program with a repetitive loop that loads and displays the two bytes from variable memory: high order byte for EXT 4, low order byte for EXT 5.

Write an interrupt service routine at 8230 to distinguish EXT 4 from EXT 5. Set the interrupt enable bit (to clear the flip-flop) and increment a count of number of interrupts. Use location 8300 for EXT 4 and 8301 for EXT 5. A flow diagram appears in Figure 2-12. Figure 2-13 lists the status bytes resulting from the various interrupt sources and the command bytes to disable or re-enable the interrupts. A solution to the programming problem is given in Figure 2-14a and 2-14b.

Note: The EXT4 and EXT5 inputs may react to noise, with the result that when one of them is triggered the other may also be triggered. Protect against this by connecting each of them through a 10K resistor to +5 volts.

INPUT/OUTPUT AND INTERRUPTS

In 2-14c an alternate interrupt service routine is shown to demonstrate two programming tricks. It is only necessary to save registers that will be used. Here only H, L, A and flags are use. When a conditional jump is to be made based on a yes-no decision, it is often more efficient to assume one result before making the jump. Here we can replace a three byte LXI 8301 (at 8246) with a single byte INX H, and we can omit the JMP 824E (at 8243). Such tricks are often powerful, but should be introduced only after a successful program has been written. Patching the program would be difficult in this situation.

STATUS AND COMMAND BYTES

INTERRUPT		ST	ATUS E	COMMAND BYTE WRITTEN BY OUT CNT 2 (see Note 1)							
INTERRUPT SOURCE				HEX	DISABLE	ENABLE					
Timer 0	0	Х	х	Х	Х	Х	Х	1	01	00	01
Timer 1	0	X	X	X	X	X	1	X	02	02	03
Timer 2	0	X	X	X	X	1	X	X	04	04	05
A/D Comparator	0	X	X	X	1	X	X	X	08	06	07
EXT 4	0	X	X	1	X	X	X	X	10	08	09
EXT 5	0	X	1	X	X	X	X	X	20	0A	0B
Port 1C3					 	0C	0D				

- Note 1: Disable or enable command byte must be output to CNT 2 to clear the interrupt flip flop for Timer 0, Timer 1, EXT 4, or EXT 5. Disable or enable for A/D Comparator clears the interrupt in automatic A/D mode only.
- Note 2: The hex values shown assume all other bits are 0. ANI (hex value) will give zero if the interrupt is not present.
- Note 3: Port 1C3 does not appear in the status byte. It is read as XXXX1XXX by IN PORT1C. It is cleared by reading PORT1A in strobed input mode (mode 1 or mode 2) or by writing to PORT1A in strobed output mode (mode 1 or mode 2). Otherwise it can be cleared or set by writing 06 or 07 to CNT1. The interrupt enable for Port 1C3 is cleared or set by writing 0C or 0D to CNT2, but this does not change the data at Port 1C3.

Status and Command Bytes

Figure 2-13

	A D D	R	CC	PE	MAIN	F(OR	EX	<u> </u>	Al	ND	EΧΊ	5_1	SI	<u> RV</u>	ICE
	8 20	0	3	E		M	V	Ī		A	,	9	2			Granam MTS 8255
		1	19	2												
		2	1	3		10	0	$ \mathcal{T} $		C	N	7	0			
—		3	0	3												
SHEET		4	3	E		M	ν	I		A		8	0			Prigram 8255 #1
		5	18	0												
Z		6	10	3		0	U	T		C	N	7	1			
CODI NG		7	0	7		İ							•			
		8	3	E		M	V	I		A		9	2			Produans 8255 #2
j		9	9	2		İ					<i>'</i>		Ì			(sets all enable
		Α	2	3		0	U	r		C	N	1	2			lits low)
		В	0	F												
İ		С	2	1		L	Х	I		#	,	0	0	0	0	Clear two leytes
SYSTEM		D	0	0							_					of memory at
YST		E	0	0												9300 and 8301
		F	2	2		S	\mathcal{H}	Z	D		8	3	0	0		
	8 2 /	0	0	0		<u> </u>										
A I		1	8	3												
آڃ		2	13	E		M	V	I		A	,	0	9			Enable EXT4
비	_	3	0	9							<i>;</i>		Í			interrupt and
MICROCOMPU		4	D	3		0	U	\mathcal{T}		\mathcal{C}	N	\mathcal{T}	2			clear its Flip Floor
S		5	0	F												
욄		6	3	E		M	V	\mathcal{I}^{\cdot}		A		0	В			Enable EXTS
\leq		7	0	$ \overline{\mathcal{B}} $							′					interest and
		8	D	3		0	U	$\overline{7}$		$\overline{\mathcal{C}}$	$\overline{\mathcal{N}}$	7	2			clear its Flip Flop
		9 .	0	F				,								<i>"</i>
ွ	821	A	2	$A \mid$		2	H	4	<u>D</u>		8	3	0	0		
SYSTEMS		В	0	0									,			
YST		C	8	3											Ì	
RS		D ,	\mathcal{C}	2		0	A	<u>L</u>	7		D	W.	0.	\mathcal{R}	\mathcal{D}	
빈	•	E	D	/			·		-							
NTEGRATED COMPUTER		F,	0	2												
힝	8 22	0	0	3		7	M	ρ		8	2	/	A			
		1	/	A												
Ä	_	2	8	$\overline{\chi}$												
		3														
킨		4														
ļ		5		ļ		[ļ							\Box	
ļ		6						1								
		7		$ \bot $				\Box					_			
		8									l	l			[Figure 2-14a

_	A D D R	co	DE	IN'	TER	RU,	PT_	SE	<u>RVI</u>	CE	FÇ	<u>R</u>	<u>ЕХ</u> Ţ	4	AND EXT 5
	8 23 0	F	5		P	Ū	5	1+		P	5	W			Save registers
	1	E	5		P	V	2	Н		Н					0
ı	2	[]	5		J	U	S	14		\supset					
اً_ا	3	C	5		P	U	ک	H		В					0
SHEET	4	<u>[]</u>	\mathcal{B}		I	N			P	0	R	\mathcal{T}	2	В	Kead interrupt
	5	0	0		· ·										status luste
CODING	6	E	6		A	N	Z		/	0				İ	status luite Jest for EXT4
00	7	1/	0		İ										
O	8	10	A		J	Z		İ	8	2	4	6		Ì	Jump is not EXT4
	9	4	6									•		(
	Α	18	2		Ī										
	В	2	-		1	Х	$\overline{\mathcal{I}}$	<u> </u>	H		8	3	0	0	address and
	С	10	1			<u> </u>		<u>. </u>							increment Counter
Σ	D	8	3	<u> </u>											Las EXT4
SYSTEM	E	13	4]	1	N	R		M			<u> </u>			V
	F	3	E	<u>. </u>	M		r		A		0	9			Reenable EXT4
DN I	8 240	10	9	<u> </u>	<u>, ,</u>		_								
RAININ	1	12	3		1	v	$\overline{\tau}$		<u>C</u>	N	T	2			and clear this that
ΤR	2	0	عرا	<u>.</u>	Ī		_								
Ë.	3	<u> </u>	3	<u> </u>	İт	M	ρ		8	2	4	<u></u>			O to dit
PU	4	4	E		i <u> </u>	' '	<u> </u>			<u> ~ </u>					mp to exit
MICROCOMP	5	18	2		i				<u> </u>						
õ	824 6	2	† .		1_	X	I		14	 	9	3	0	/	address and
Ξ	7	10	1/		İ					<u>, </u>		İ			increment Counter
~	8	8	3		\vdash			,	<u> </u>					-	NovEXT5
	9	3	4		17	N	R		M			<u> </u>			1
	А	3	E		М	_	τ		A		0	$ \mathcal{B} $			formalla) EVT.5
MS	В		B		ĺ		<u>ت.</u>			,					and along this
SYSTEMS	С	D	3		0	U	T		0	N	τ	2			Leanable EXTS and Clear flig flig
	D	10	F		ĺ										
TE.R	824 E	C	1		P	0	P		\mathcal{B}						
P	F	12	1/		ΪP		P		D						
Θ	8 25 0	E	1		P	0	P		\mathcal{H}						
0	1	- <u> -</u> }	1/		P	0	P		P	S	<i>[]</i>			T	
ATE	2	F	B		<u>;</u>	I	<u> </u>		Ī						
INTEGRATED COMPUTER	3	10		1	R	E	7	 		<u> </u>	\vdash			\vdash	<u> </u>
H H H	4	1		<u> </u>	1	<u> _ </u>		\vdash		1	<u> </u>			 	
=	5	- -		<u> </u>	<u> </u>					<u>, </u>	<u>, </u>	<u>) </u>		†	
	6	十		 	Ħ					<u> </u>					
	7	\dashv	<u> </u>	<u> </u>	1				<u> </u>						
	8	<u> </u>	†	i i		1		<u> </u>	İ		<u> </u>	<u> </u>		1	Figure 2-14b
	L				<u>-</u>			ــــــــــــــــــــــــــــــــــــــ				Ц_	_		1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

	A D U	SHOR	тĘJ	βεI	NTERR	UPI	េន	ERV	VIC	E I	OR	E	ΚΤ	4	AND	EXT 5
	8 23	0	F	می		P	V	5	H		P	S	$\overline{\omega}$		_	Leverally registers
		1	E	5		P	0		H		$\overline{\mathcal{H}}$					that will be used
		2	E	BD		I	N			$\overline{ ho}$	0	R	$\overline{\tau}$	2	$\overline{\mathcal{B}}$	Lead interrest.
⊢		3	0	$\overline{\mathcal{D}}$											_	status lente
SHEET		4	E	6		A	N	I		/	0					Lest for EXT 4
S S		5	7	0										_		
CODING		6	2	/		1	X	工		H		8	3	0	0_	address counter
200		7	0	0							7					Sov EXT4
Ĭ		8	8	3												
		9	3	E		M	V	I		A		0	9			Reenalde loster
		A	0	9							′					IN EXT40
		В	C	2		J	N	丒		8	2	4	/			Our is it inget
		С	4	/								_				Cura EXT4
SYSTEM		D	8	2												
YS		E	2	3		$ \mathcal{I} $	W	X		Н						address FXT5 Count
		F	3	E		M	V	<u>X</u> Z		A		0	$\overline{\mathcal{B}}$			Parmaldo lento
TRAINING	8 24	0	0	B							′					IN EXT 500
A.	824	1	\mathcal{D}	3		0	U	Τ		\mathcal{C}	N	${\mathcal T}$	2			
		2	0	H												
MICROCOMPUTER		3	3	4		$ \mathcal{I} $	$ \mathcal{N} $	Ŗ		Μ						
MPL		4	E	/		$ \rho $	0	ρ		Н						
S		5	F	/		$ \rho $	0	P		ρ	S	W				
SR		6	F	$ \mathcal{B} $		E	I									
⋈		7	C	9		R	E	7								
		8														
		9														
S		Α														
SYSTEMS		В														
YST		С														
		D														
JTE		E														
MP		F,		j												
COMPUTER	8	0														
		1														
PAT		2														
NTEGRATED		3					<u> -</u>									
E N		4				\square	Щ									
		5					Щ									
		6					\square						<u> </u>			
		7		_			\square	\dashv								
		8	Ш													Figure 2-14c

2.10 STANDARD PROGRAMMING FOR 8255'S

In Figure 2-12 we programmed the 8255's as follows:

8255 # 0 A in B in C out
8255 # 1 A out B out C out
8255 # 2 A in B in C out

Almost all of the exercises in this course will use either that programming, or the same except for port 1B:

8255 # 1 A out B in C out

In most program flow diagrams hereafter, we will show either:

Program 8255's - 1B out

Program 8255's - 1B in

This is to imply the programming above, with the assumption that the user program need not program 8255 #0 since the monitor sets it in the required condition. Figure 2-15 shows the program steps. You may want to post it in a convenient place.

Program	8255's	- 1B out
3 E 80	MVI	A,80
D3	OUT	CNTl
07		
3E 92	MVI	A,92
D3 0F	OUT	CNT2

Program	8255's	- lB in
3E 82	MVI	A,82
D3 07	OUT	CNTl
3E	MVI	A,92
92 D3 0 F	OUT	CNT2

Standard Programming for 8255's Figure 2-15

MICROCOMPUTER INTERFACING WORKBOOK

CHAPTER 3

INTERVAL TIMERS

This page intentionally left blank.

Timing functions are extremely common in computers used in real time applications and communications. Timing can be achieved by program loops but with two major limitations. The precision of the timing is limited to the length of the loop, (commonly of the order of four or more instructions) and the computer can do nothing else while it is timing. Hardware timers overcome these limitations at moderate cost.

3.1 INTEL 8253 INTERVAL TIMER

The 8253 provides three identical, independent 16 bit timers. Each timer comprises (Figure 3-1) a 16 bit counter and a 16 bit storage register (accessible by IN and OUT instructions), control logic and flip flops, a clock input, gate input, and an output. Each of the timers occupies one I/O port address for reading the counter and loading the register. A fourth I/O port provides for controlling all of the counters. Various operation modes exist which may be selected by writing a control byte to the control port.

Initiating a timer's operation always involves two steps. First the timer "mode" must be specified to the control register. Second, the timer count-down value is initialized. Typically this requires the following sequence.

MVI A, control byte Write control byte to

OUT TIMCT timer control port, to set mode.


MVI A, low data byte

OUT TIMER Load low time data byte

MVI A, high data byte


OUT TIMER Load high time data byte

After the count value has been initialized the timer will run under control of its clock and gate inputs, and will generate a particular output signal depending on which timer mode was pre-specified. The output waveform could be used as a timed interrupt to the microprocessor, a low speed clock for an external circuit, or a variety of other applications in a microcomputer system, as we will see throughout the course.



Intel 8253 Interval Timer
Figure 3-1

Ø2 CLK (2.048 MHz)



Timer Clocks, Gates and Outputs

Figure 3-2

3.2 CLOCK, GATE, AND OUTPUT

Each timer receives a clock input and decrements the content of its counter at the falling edge of the clock. On the interface board all clock inputs are normally connected to the system 2.048 MHz clock, but this connection can be altered to permit use of an external clock input. (See Figure 3-2.)

The gate input to each timer starts, enables or disables its counting, depending on the selected mode. On the interface board these inputs for timer 0 and timer 1 are pulled high by resistors so that counting is normally enabled, but these gate inputs are also accessible at terminals for external control. The gate input to timer 2 is connected to the analog to digital converter circuitry because timer 2 is often used in A/D operations (as discussed in Chapter 5). To enable timer 2 for other functions its gate input must be forced high by setting port 1CO low.

The output of a timer goes high to indicate the end of a time interval. The time at which it goes low depends on the mode selected. On the interface board the outputs of timer 0 and timer 1 set flip-flops in the interrupt system, exactly like the EXT 4 and EXT 5 flip-flops. Timer 2 output has no flip-flop. It is directly gated with an interrupt enable bit into the interrupt system, and it is also used to drive a counter in the A/D converter.

The output of timer 0, as well as setting an interrupt flip-flop, also drives an inverter whose output is available at a terminal for use by external hardware.

Because the system clock is nominally 2.048 MHz it is very easy to relate binary counts to decimal times. The following table lists some useful values.

Binary Count	Decimal Count	Time
(Hexadecimal)		(milliseconds)
0100	256	0.125
0200	512	0.250
0400	1024	0.500
0800	2048	1.000
1000	4096	2
1 800	6144	3
2000	8192	4
2800	(10240)*	5
3000	(12288)	6
3800	(14336)	7
4000	(16384)	8
4800	(18432)	9
5000	(20480)	10
A000	(40960)	20
F000	(61440)	30
0000	(65536)	32
		Time (seconds)
1F40	8000	1/256
OFAO	4000	1/512
0 7 D0	2000	1/1024

^{*}The timer cannot be loaded with decimal values greater than 9999, so binary counting must be used.


This Page Intentionally Left Blank

3.3 TIMER MODES

Any of the three interval timers can operate in any of six modes (0-5). Most of the experiments here use mode 0 or mode 2. The other modes are intended principally for interfacing the timer directly with external hardware rather than through the program. The modes are listed below, and defined in subsequent sections along with experiments. A summary of the modes is given in section 3-10.

- Mode 0 Interrupt on Terminal Count
- Mode 1 Programmable One Shot
- Mode 2 Rate Generator
- Mode 3 Square Wave Generator
- Mode 4 Software Triggered Strobe
- Mode 5 Hardware Triggered Strobe

Within each of these modes the user has some additional options. The counters are 16 bits long, and can be loaded with two bytes of data, less significant byte first. Two other options (which must be selected when the mode is programmed) are to load only the less significant byte or to load only the more significant byte. In either of these cases, the other byte is set to 00, and counting proceeds on both bytes.



Timer Control Byte Structure
Figure 3-3

The timers can count in binary or decimal, as selected when the mode is programmed.

The mode and options are selected for any one of three timers by writing a byte to the control port of the 8253.

3E MVI A, CONTROL BYTE

XX

D3 OUT TIMCT

17

Figure 3-3 shows the bit structure of the control byte. Figure 3-4 lists the most commonly used control bytes for each of the three timers.

I

	0	1	2	3	4	5
Latch	00	0.0	00	00	00.	00
Read/Load LSB	10	12	14	16	18	lA
Read/Load MSB	20	22	24	26	28	2A
Read/Load Both (LSB first)	30	32	34	36	38	3A

Timer l	Mode												
	0	1	2	3	4	5							
Latch	40	40	40	40	40	40							
Read/Load LSB	50	52	54	56	58	5A							
Read/Load MSB	60	62	64	66	68	6A							
Read/Load Both (LSB first)	70	72	74	76	78	7A							

Timer 2	Mode						
	0	1	2	3	4	5	
Latch	8,0	80	80	80	80	80	
Read/Load LSB	90	92	94	96	98	9 A	
Read/Load MSB	A0	A2	A4	A 6	A8	AA	
Read/Load Both (LSB first)	во	В2	В4	В6	В8	BA	

Control Bytes shown set binary counting

Add 1 for decimal counting


Write control byte to TIMCT, Port 17

Latching control byte does not affect mode
Timer Control Bytes

Figure 3-4

3.4 MODE O - INTERRUPT ON TERMINAL COUNT

When a timer is set to mode 0, its output goes low. When it has been loaded (with one or two bytes as required by the mode select option), and its gate input is high, it will decrement the count at each falling edge of the clock. When the count reaches zero, the output goes high. Mode 0 is intended to generate a time delay whose duration and starting time are set by the program. In the following exercise we compare a programmed timing loop with an interval timer. Figure 3-5 shows the program flow diagram.



Compare Timing Loop with Interval Timer

EXERCISE

This program accepts a time delay value from the keyboard, and starts timer 2 in mode 0 with this value. After enabling interrupts it enters a counting loop. At the interrupt generated by timer 2 it displays the value reached by the counting loop. The interrupt service discards the return address (by POP H) and jumps to start since the function of the main program is finished when the interrupt occurs.

Note that timer 2, which has no external flip-flop in the interrupt system, is appropriately used here because in mode 0 its output goes low when it is programmed to mode 0 or when it is loaded, goes high and stays high at the end of the interval.

The addresses, programming control bytes, and interrupt enable/disable bytes are found in Figures 2-2, 2-13, and 3-4. Duplicate copies of these are found in Appendix A. You may want to post them for ready reference.

The delay loop should be: ADI 01 7 clocks

DAA 4 "

JMP 10 "

21 clocks

The interval timer will count 21 times as fast as the programmed timing loop. When you run the program, find the smallest delay value you can enter that results in a zero in (A). This represents the time taken to reach the DAA instruction after the second byte is

loaded to the timer. (Run the program in AUTO mode to make the time measurements.)

You should be able to add 21 to that value and get a count of 01. (We programmed the timer and the loop for decimal counting to make the arithmetic easier.) Each added value of 21 in the delay should result in one added count in the result. At some intermediate values you will see hex values in the display because the interrupt occurred after ADI 01 but before DAA. At 2088 you should obtain a count of 99. With delays from 2109 to 2115 the count will be 9A, and at 2116 it will be 00.


If the display is not disabled during counting the programmed timing loop will be slower because of the hold states introduced by the DMA channel for the display.

Try running the program in STEP mode (but with the RUN key). Now you can measure the time taken by the monitor. Insert some breakpoints that will never be reached and observe the effect.

		A D D R	cc	PE (COMPAI	RE	ΤI	MIN	IG :	LOO	ΡI	VII	H	INI	ER	VAL_TIMER
		- 		_		М	V	I		A	٠	8	0			Program 8255 #1
2 D 3 D V T C N T / D S D S D S D D D D D D D D D D D D D		1		0												Aout Bout Cout
4 3 E M V I A, 9 2 Thomas Plass #2 5 9 2		2		3		0	U	T		C	N	ア	1			
S	H	3	0	7												
S	單	4	3	E		M	V	I		A	,	9	2			Program 8255 #2
S		5	9	2												Ain Bin Cout
8	ž	6	12			0	0	7		C	N	\mathcal{T}	2		İ	
8	S	7	0	F							1				İ	
9 B 1	Ŭ	8	3	E		M	V	I		A	,	B	1	İ		Programe Times 2
B		9	В	1				İ	İ		Ĺ					
B		А	1	3		0	U	7		7	I	M	C	T	İ	Made A
		В	1	7				İ				<u> </u>		<u> </u>	<u> </u>	
D C D C A L E N T W D		820 c	F	3		ת	T			_	_			I^-		
E # 6 M V T A , O E	E		10			_	A	1	/		F	1/	ー	10/	<u>ע</u>	1 SOU THE MEDICE
S		E	4				Ë	-	_		L	70				
	SS	F	10	1 1												
1 0 E		8 2/ 0	12	E		Μ	1/	1		A		0	E			1. t H. t. ACT A
3 03 007 CN 7 0 10 10 10 10 10 10 10	Ā		10	ا بر		<u>, .</u>					,	U	L			to discharge of
3 0 3	-	2	12	-		0	1)	T		0	ΛJ	T	1			25 Gisabil Cesplay
8 7 D M O V A L still disabled) 9 D 3 O U T T T M 2 A 1 6		3	10								,,	•				
8 7 D M O V A L still disabled) 9 D 3 O U T T T M 2 A 1 6	JPU.	. 4	3	E		М	1/	T		A		0	5			Let first 102 hinds
8 7 D M O V A L still disabled) 9 D 3 O U T T T M 2 A 1 6	SO	5	0	5		, ,	<i>V</i>				,					
8 7 D M O V A L still disabled) 9 D 3 O U T T T M 2 A 1 6	RO.	6	2	3		0	 /)	7		0	N	T	2	-		
8 7 D MOV A, L Still disabled) 9 D3 OUT TIM2 A 16 MOV A, H TOM2 B 7 C MOV A, H TOM2 C D3 OUT TIM2 D 16 D D 16 D D D D D D D D D D D D D D	M	7	0	F		_	_						_			,
9 D3 OUT TIM2 A 1/6		8	7	0		M	0	v		A		1				
A / 6		9	12	3	İ					_	7	M	٦			The state of the s
C D 3 O U T T T M 2 J D / 6	آي.	Α	1	6	j	Ĭ			i	i	_		<u>~</u>			Lad to a dallar
C D 3 O U T T T M 2 J D / 6	EM	В	7	2		M	<u></u>			A		1+				+ 1
E F B E T	ST.	С	D								Ή		2			1 25 Camer 2
E F B E T		D	1	6					j	i						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	핃	E	F	B		E	I		i	İ		İ				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	€į	F	3	_			V	I	İ	A		9	9		T	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Si	3 2 2 0			İ				İ	İ	•	İ			T	
2 0 / D A A D A D A A D		8221	$\overline{}$	6	į.	A	0	I	į	oi	7	i			Ť	
5 2 / 6 8 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	₩		_ : _ t	1						-		İ	Ì			
5 2 / 6 8 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	EGF	3	_	7	į.	21	A	A	1		i		i			
5 2 / 6 8 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	Σį	4		3		_	-			8	2	2	7			
6 82	-į	5						j						1		
7	j	6	8	2		j		İ	İ	i	i			İ		
8	j	7			\		İ		İ		Ì			İ	\dashv	
	İ	8	1						·							Figure 3-6a

	A D D_	R	со	DE	II	1TE	RRU	JPT	SE	ERV	ICE	F	OR	ŢΙ	MIN	NG COMPARISON																
	8	0																														
j		1		i		İ																										
Ì		2				İ																										
İ		3					-																									
		4																														
SHE		5				<u> </u>																										
S		6				<u> </u>																										
CODING		7				<u> </u>																										
闪	822		C	3		<u> </u>	M	P		8	2	2	0																			
ļ	8 22	9	3	0		<u> </u>		'		8	α	Ü	0																			
ļ		A	8	2		<u> </u>				<u> </u>																						
ļ			<i>8</i> 	ارا		<u> </u> 																										
ļ		В	<u> </u> 			<u> </u> 				 																						
 		C ,	<u> </u>			<u> </u>	_						1		-																	
SYSTEM		D	 			<u> </u>							 	_	_																	
SYS		E	<u> </u>			<u> </u>																										
اق		F										_		Ļ	_																	
TRAINING	823	0	2	D		<u>C</u>	A	7	2			<u>B</u>	X	<u> </u>	E	Display Count																
RA		1	9	5												, ,																
		2	0	2																												
TE		3	3	E	•	M	V	I		A	,	0	4			Disable Line 2																
MICROCOMPUTER		4	0	4	-											Disable Lines 2 interrest																
S		5	D	3		0	U	1		C	N	\mathcal{T}	2			.																
R		6	0	F																												
M		7	E	/		P	0	P		H						Discard return																
Ī		8	F	B		E	I									1 dAreas																
		9		3		E	M	P		8	2	0	0			Discard return address Jump to start																
		Α	0	0		İ										Jan SYSTEMS		В	8	2		İ										
STE		С	<u> </u>																													
		D																														
TER		E									<u> </u>																					
P		F	 								! 			Ė																		
MO	3	0									<u> </u>																					
O O		1				<u> </u>					<u> </u>	-																				
٩TE		2]							ļ ,			 																	
GR/		3	<u> </u>	<u>1</u>	<u> </u>	<u> </u>			<u> </u>		<u> </u>	<u> </u>			<u> </u>	<u> </u>																
NTEGRATED COMPUTER		4	<u> </u>	<u> </u>	<u> </u> 	<u> </u>			<u> </u>		<u> </u>	<u> </u>		<u> </u>																		
=		5	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u> 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u> 		<u> </u>																
		6	<u> </u> 	1	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u> 	<u> </u>		<u> </u>	<u> </u>	1																
		7	<u> </u>	_		 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		 	1	<u> </u>																
	<u> </u>		<u> </u>	<u> </u>		<u> </u>	<u> </u> 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	Figure 2 Ch																
		8	i i		i	i i	1		L	i .	1	1	l	l	l	Figure 3-6b																

This page intentionally left blank.



GETKY Flow Diagram
Figure 3-7

3.5 RESTARTING A COUNTER IN MODE O.

When a counter is running in mode 0 it can be stopped and restarted by loading a new time count. The output will remain low while this is done, and go high only when the most recently loaded count reaches zero.

EXERCISE

The monitor subroutine GETKY is used to get a single keyboard entry. After a key has been pressed and read, it repeatedly reads the keyboard until the key has been released for 20 milliseconds to protect against contact bounce, which might otherwise cause a single key operation to be read as two or more operations. Figure 3-7 is a flow diagram for GETKY. SCAN is the subroutine that actually reads the keyboard. If a key is pressed SCAN returns the hex value in (A) and carry set. If no key is pressed SCAN returns carry cleared. When this has occurred for 20 milliseconds (85 repetitions of SCAN) we are sure that the key has been released. If a key contact is sensed during that time the delay is started again.




Figure 3-8

We will develop a substitute for GETKY that uses timer 0 instead of a delay loop. Figure 3-8 is a flow diagram for this program. The diagram is generally the same as figure 3-7 except for the delay functions. Write this subroutine and call it instead of GETKY in the program below.

Note that we restart timer 0 each time SCAN finds the key still present, but let it run when the key is released. Timer 0 output never goes high until the timer is decremented to zero.

We have disabled the timer 0 interrupt because this program tests timer 0 itself and does not want an interrupt to occur. Other interrupts are allowed. It is necessary to disable the timer interrupt (using the bit reset function) to clear the flip-flop, because it is the flip flop output that is read in port 2B, not the direct output from the timer. Timer 1 can be used in the same way. Make that substitution and see that the program still works. It can also work with timer 2, but port 1C must be programmed for output and bit 1C0 set low, otherwise timer 2 may be inhibited from counting by the A/D circuitry.

C \overline{C} \overline{C} \overline{C} \overline{C} \overline{C}	TICTMC	INTERVAL	ттиср
ULTILLI	UO LIMI	LIVICTAL	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

	A D D	R	cc	DE		GEI	ΚY	US	IN	G I	ŅΤI	ERV	ΆL	Т.	ME	R
	8 24	0	10	2		C	A	7	7		S	C	A	N		Ked Burboard
		1	5	7				-								U
		2	0	2		Г										
⊢		3	7	2		5	ル	<u>C</u>		8	2	4	0			Repeat until ken
ĒĒ		4	4	0		\top				1		Ť		Ė	_	is pressed
SF		5	18	12	ŀ	İ										
CODING SHEET		6	14	F		İм	0	V		C		A				10) - Ben
200		7	3	E	i	lm	1/	I		A	ĺ.	0	0			Disable Linear O
		8	0	0		Γ				_	_					interrupt
		9	0	3		0	U	τ		C	N	$ _{\mathcal{T}}$	2			7
		A	0	F												
		В	3	E		М	V	\mathcal{I}		A	<u> </u>	2	0			Program Times
j		С	2	0		Ī					_					lold high but
ĒM		D	D	3		10	U	T		T	ェ	M	C	T		mode. A trans
YST		E	17	7		1						<u>-</u>				
TRAINING SYSTEM	824	F	3	E		M	ν	Τ		A		/	0			TIMO 6-10
	8 25	0	1/	0				•		<u> </u>	,					How 20 ms delay
₹		1	0	3		0	U	T		T	$\overline{\mathcal{I}}$	$\overline{\mathcal{M}}$	0			7
	,	2	1	4		İ										·
削	825	3	10	2		10	A	۷	۷		S	C	A	N		Read Beyloard
		4	5	7		1	_					_				0
MICROCOMPUTER		5	0	2		İ										
2		6	1)	A		15	\mathcal{C}			8	2	4	F			I been still or army
[≥		7	4	F								_				as restart times
Ī		8	8	2		İ										I key released
Ī		9	0	\mathcal{B}		I	\sim		ĺ	P	0	R	7	2	B	head interrupt
لي		A	0	D										_		status)
SYSTEMS		В	E	6		A	N	Ι		0	/					Lest de Lines
ΣĮ		С	0	/												Dit & Rich
S.		D	C	A		J	Z			8	2	5	3			Inst hish)
[]		E	5	3												goread Bentour
₹Į		F	8	2												nanin.
<u></u> 8[8	0	7	9		M	0	V		A	,	C				(A) - kens
		1	آسرا	E		C	P	I			Ó					Test for common
≱[2	1	0												sets CY when
NTEGRAT ED COMPUTER		3	C	9		R	E	7						-		No CY il comman
[4														0
$^{-}$ L		5														· .
L		6														
L		7														
		8							Ì						I	Figure 3-9

3.6 READING A TIMER

A timer can be read as well as loaded. The exercises of this section make use of that facility.

3.6.1 Measuring a Pulse Duration

EXERCISE

In mode 0 (also modes 2, 3 and 4) counting continues only while the gate input is high. We can use this to measure the width of a pulse. A useful signal source is the MTS cassette modem output. Use a clip lead to connect the test point labelled AUDIO OUT at the upper right edge of the MTS to the gate input (G1 IN) for timer 1. Use a short jumper to connect this also to the EXT 4 input. The modem output is nominally 1200 Hz if port OCO output is low, and twice that when port OCO is high. We will write a program to select the frequency by keyboard input, measure the width of the high portion of the output signal, and display that width. The width is displayed in decimal clock pulse units. Divide the clock count by the clock frequency (2.048 MHz) to determine the input pulse width. Alternately, since the signal we are measuring is a square wave, obtain the frequency by 1024000/count.

To measure the pulse width we will initially load timer 1 with zero, while the input signal is low. After the signal has gone high and then returned to low we will read the counter.

XRA	A	Enter zero to
OUT	TIM1	both bytes of
OUT	TIM1	the timer

Wait for input
to go high and

then low

IN TIM1 Read the timer

MOV L,A content into

IN TIM1 registers H,L

MOV H, A

Although we could clear the timer to zero with a single byte load, if it were so programmed, we would then be restricted to a single byte read.

The process above reads and stores the content of the timer, but since it counts down this result is the twos or tens complement of the actual time, as shown in Figure 3-10.

Binary	Counting	Decimal	Counting
Positive	Timer	Positive	Timer
Count	Data	Count	Data
0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 000A 000B	0000 FFFF FFFE FFFD FFFC FFFB FFFA FFF9 FFF8 FFF7 FFF6 FFF5	0000 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010	0000 9999 9998 9997 9996 9995 9994 9993 9992 9991 9990 9989
000C 000D 000E 000F 0010 0011	FFF4 FFF3 FFF2 FFF1 FFF0 FFEF	0012	9988
00FF	FF01	0099	9901
0100	FF00	0100	9900
0101	FEFF	0101	9899
0FFF	F001	0999	9001
1000	F000	1000	9000
1001	EFFF	1001	8999
FFFF	0001	9999	0001
0000	0000	0000	0000

Twos and Tens Complement Counting
Figure 3-10

The twos complement can most easily be converted by complementing the byte as it is read and then adding one to the two byte result.

IN TIM1

CMA

MOV L,A

IN TIM1


CMA

MOV H,A


INX H

The tens complement is needed if we use decimal counting. In Course 525 (Chapter 10) we developed a subroutine to convert a two byte decimal value to its hundreds complement. This subroutine is shown in Figure 3-13c.

Although the counter in mode 0 will only run while its gate input is high, it gives no direct indication to the program when it stops. Figure 3-11 shows how the computer will react to the input signal. Figure 3-12 is a flow diagram for the program. A program solution is given in Figure 3-13 for decimal counting.



Time Diagram for Pulse Width Measurement
Figure 3-11



Pulse Width Measurement
Figure 3-12

PULSE WIDTH MEASUREMENT

	A D D	R	col	DE_	PULSE	, W	ועו	п 1	И Б.Н	וטפו	T ISIM		1			
ļ	820	0		E		М	V	\mathcal{I}		A	,	8	0			Trigram 8255 #/
		1	8	0												A out Bout Cout
		2	D	3		0	ن	τ		C	N	Τ	/			
ᅵ		3	0	7												
EE		4	3	Ł		Μ	V	\mathcal{I}		A		9	V			Program 8255#2
SH		5	9	2							,					Ü
NG		6	D	3		\wedge	U	Т		C	7	T	2			
CODING		7	0	F												
		8	3	E		М	V	I		A		7	/			Program Times!
i		9	7	1												Both leutes
		A	D	3		0	U	τ		T	Ī	М	C	T		Made
		В	/	7												Decinal
	820	С	C	D		C	A	L	L		3	$\overline{\tau}$	i4	L		Wait until input
EM	8 2 3	D	3	0		┌┈					<u>~</u>					has heard high
SYSTEM		E .	2	2		一					—	_	<u> </u>			and becomes low
		F	D	B		ァ	N			P	0	R	τ	0	A	
AINING	821	0	0	0									<u> </u>			· · · · · · · · · · · · · · · · · · ·
Ā		1	F	6		A	N	\mathcal{I}		0	7				İ	Mask for low lit
H.		2	0	1			,,,							İ	<u> </u>	and Set high list
EB.		3	F	6	! !	0	R	I	i	8	0					to set frequency
P.		4	8	0		İ		=	İ	-				İ		and enable displace
Ω		5	ゟ゙	3		0	<u></u>	τ		P	0	R	$\overline{\mathcal{T}}$	0	2	in show reispital
300		6	0	2				ļ -		'				l		·
MICROCOMPUT		7	A	F		X	R	A		A						Clear Lines
~		8	7	3		1)	<u> </u>	τ		A T	I	M	1			Carrie Compa
		9	1	5						 	_					
		Α	7	3		0	U	τ	<u> </u>	7	I	М	7			
MS	<u> </u>	В	1	سی	<u>. </u>	<u> </u>		<u> </u>	<u> </u>	'				<u> </u>		
STE		С	7	\mathcal{D}	1	C	A	۷	4		ω	7	Н	1	<u> </u>	This the all high
S≺		D	3	0		İ			<u> </u>			<u> </u>	' '	i		part of pulse. Jimes will rew.
E R		E	8	2		_					_					July 1
P.		F	0	0	<u> </u>	N	0	P	1						<u> </u> 	ume well rew.
COMPUTER SYSTEMS	3	0			<u>. </u>			 	 							
0		1	1			<u> </u>	1		 				Ė			
٩TE		2]	<u> </u>								Ė		
NTEGRATED	<u> </u>	3	<u> </u>	 	<u> </u> 	<u> </u>								·		
Ę	<u> </u> 	4	<u> </u>		<u>. </u>	<u> </u>						-				
=]	5	<u> </u>	<u> </u>	<u> </u> 	<u> </u>										
		6	 		<u> </u>	<u> </u>					 					·
	<u> </u> 	7	<u>l </u>	<u> </u>	<u> </u>	<u> </u>					<u>l</u>			_		1
	<u> </u> 	8	\vdash	<u> </u>	<u> </u>	<u> </u>				<u> </u>				<u> </u>		Figure 3-13a
	I	0	1		L	<u> </u>		l		Ц	Щ	l	l	<u> </u>	.	LIRILE 2-198

	A D D	R	cc	DE		PUI	SE	WI	DT	H (CO	nti	.nu	eď)	1	
	8 22		12	B		T	N			T	$\overline{\mathcal{I}}$	M	1			Read Zine
		1	1	5		Ī										It is stopped
	Ì	2	6	F		M	0	V		1	,	Α				because gate
⊢		3	D	B		II	N			T	I	M	1		_	signet in land
SHEET		4	1/	سی		$\overline{\Gamma}$							-			
		5	6	7		M	0	V		H	,	A				
CODING		6	C	2		C	A	۷	2		H	U	N	C	P	Jake hundred
00		7	4	0			,	_	_			_		_		Complement Low
		8	8	2												decinal time
		9	C	D		C	A	L	4		<u>D</u>	W	0	R	Ð	Display Time
		A	0	/												7
		В	0	2												
_		С	C	3		IJ	Μ	ρ		8	2	0	\mathcal{C}			Loop
SYSTEM		D	0	\mathcal{C}												
ΥS		E	8	2												·
		F	0	0		N	0	P								
N NG	8 23	0	0	B		I	N			9	0	R	7	2	B	WTHL
TRAI		1	0	D		L										Land interrupt
		2	E	6		A	N	I		4	Ŏ					status leste and
MICROCOMPUTER		3	4	0	_											test EXT Finant
MPL		4	C	A		\mathcal{J}	Z			8	2	3	2	_		at lit 6. Wait
00		5	3	0												until EXT4 kigh.
윉		6	8	2												
١	823	7	<u> </u>	$ \mathcal{B} $		I	N			P	0	R	7	2	\mathcal{B}	Kead interrest
Į		8	0													status bute
ļ		9	E	6		A	N	$ \mathcal{I} $		4	Ò					EXT 4 is low.
က		Α	4	0			_				_	_				EXT 4 is low.
SYSTEMS		В	C	2		J	N	Z		8	2	3	7			
S		С	3	7				_								
		D		2										ļ		
COMPUTER		E	\mathcal{C}	9			E									
Ā		F .	0	0		N	0	ρ	·							
잉	3	0											_			
덾		1														
¥.		2	Ц					_				ļ	_	ļ		
NTEGRATED		3		_									_			
ΞĮ		4		_						_			-			
Į		5						_				_	-	_		
Į		6		1				[<u> </u>	1	·		 1			
ì		7				·	<u> </u>		<u> </u>						1	
ı		8								\perp		\perp				Figure 3-13b

	A D D	R	со	DΕ	HUND	RED	S	COM	[PL]	EME	NT	-	TW	O E	BYT]	ES a
	8 24		3	E		M	$\overline{\nu}$	I		A	_	9	A			Representa 100
		1	9	A					_							
		2	9	اس		SA	υ	B		۷		-				Subtract LSD
_		3	C	6		A	$\overline{\mathcal{D}}$	I		0	8					add 0 to make
SHEET		4	0	0				_								DAA walik
		5	2	7		D	A	A								- 1171 777 777 777
CODING		6	6	7		M	0	ν		۷	,	A				
Ö		7	3	E		M	7	I		A		9	9			
O,		8	9	9												Subtract higher
		9	C	J.		A	C	I		0	0					digita from 99
		Α	0	0												digita from 99 Lut add in CY
		В	9	4		S	U	B	-	H						Isam LSD
		С	C	6		A	D	7		0	0					PSS O & make
Ξ		D	0	0												DAA valid
SYSTEM		E	2	7		D	A	A								
		F	6	7		M	0	V		\mathcal{H}	,	A				
Ž	8 25	' o	C	9		R	E	7								
TRAINING		1	İ													
		2	İ													
TER		3	İ													
MICROCOMPUTER		4				E	N	\mathcal{T}	E	R		W	I	7	Н	
S		,5					/	H	۷)	=	D	E	C	I	MAL VALUE
SRO		6	<u> </u>			R	Ε	\mathcal{T}	υ	R						
Σ		7					(\mathcal{H}	۷)	=	H	U	N	D	REDS COMPLEMENT
		8					(A)		=	H	I	G	H	BYTE
		9														
ဟ	<u> </u>	Α	1			R	F.	G	\mathcal{I}	S	7	E	\mathcal{R}	S		B, C, D, E
SYSTEMS	<u> </u>	В					P	R	I E	S	E	R	ν	E	\mathcal{D}	·
YST		С														
S,	<u> </u>	D	<u> </u>													
브		E				-	•									
MPU		F	1													
INTEGRATED COMPUTER	8	0	<u> </u>						ļ						<u> </u>	·
Ë		1				_		<u> </u>								
٦AT		2														
EGF		3														
Z		4														
		5														
		6	<u> </u>	<u> </u>	!	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>		
		7	<u> </u>	<u> </u>		<u> </u>					<u> </u>		<u> </u>		<u> </u>	
		8	<u> </u>			<u> </u>	<u> </u>				<u>L</u> _			<u></u>	<u> </u>	Figure 3-13c

3.6.2 Additional Exercises

Two other ways of recognizing the state of the input signal are possible. One method uses EXT 4 and EXT 5 interrupts but is merely a simple extension of the preceding program. The other reads the timer to determine whether it is running. You should develop the program of 3.6.2.2 yourself. Exercise 3.6.2.1 is optional.

3.6.2.1 Awaiting an Interrupt

EXERCISE

The program in Figure 3-13 can be modified to use the EXT 5 interrupt in place of the WTHL wait subroutine at 8230H.

Connect an additional jumper from EXT4 OUT to EXT5 IN, and enable the EXT5 interrupt which will occur at the falling edge of the signal. We will load Timer 1 the first time this interrupt occurs, and then wait for a second interrupt. When that occurs we will read the timer, which will have counted down during the time that the signal pulse was high.

The processor can be forced to stop operations by the HLT (76H) instruction. When this is encountered in a program the processor enters a wait state, and does not execute any further instructions until an interrupt occurs. At this time the interrupt service routine is executed and then control returns to the next instruction following the HLT.

Replace the WTHL subroutine with an interrupt service routine that does the following:

Save PSW

Reenable and clear the interrupt

Restore the PSW

ΕI

Return

To enable the interrupt initially, call this service routine instead of WTHL. Follow the call by HLT to wait for the first falling edge. Since RST6 is exactly equivalent to CALL 8230, you can insert both of these instructions and a NOP in place of CALL WTHL.

Now replace the second CALL WTHL by HLT, NOP, NOP. This will cause the processor to wait for the second falling edge. The remainder of the main program is unchanged.

3.6.2.2 Reading an Active Timer

EXERCISE

You can re-code the original program (Figure 3-13) to read the timer while it is running.

Use the original WTHL subroutine to detect the first falling edge (The timer interrupt should not be enabled). In place of the second call to WTHL, call a new subroutine that does the following:

Read Timer 1 (both bytes)

Save the result

Read Timer 1 again (both bytes)

Compare with previous result

Repeat until the result changes, indicating

that the timer is running

Repeat until the result no longer changes,

indicating that the timer has stopped

NOTE: use of an internal subroutine may shorten this program to less than 30D bytes.

3.6.3 Reading While Counting

In the exercise of 3.6.1, the timer is read only when counting has been inhibited by a low input at the gate. In 3.6.2.2, the counter is read while it is counting. The final measurement which is displayed was taken after counting stopped.

The IOR signal that places input data on the data bus extends across at least one phase 2 clock cycle. Since the timer runs from the phase

3-36

2 clock, it is guaranteed that the lowest bit will change during the time that the counter outputs are driving the bus, and possible that all 16 bits will change. The data thus received by the 8080 while the data bits are changing must be considered garbage. The 8253 provides a facility for accurately reading a timer while it is counting. There is one 16 bit register which can be synchronously loaded with the content of any one counter, upon command from the processor. A subsequent IN (or two IN's for two bytes) addressed to the same counter will access the latching register rather than the counter itself. The latching control bytes were included (though not defined) in Figures 3-3 and 3-4.

Timer Control Byte Digits

	-		
Binary	Hex	Timer	Operation
0000 XXXX	00	0	Copy timer into latching
0100 XXXX	40	1	register before reading
1000 XXXX	80	2	

Control Byte

Like the mode set control bytes, these are sent by OUT TIMCT. To read a running timer that is programmed for two byte read and load the following sequence is used.

3E	MVI	A, 40	Latch control byte for timer 1
40			
D3	OUT	TIMCT	Write to timer control
17			
DB	IN	TIM1	Read latched data from timer 1
15			
6F	MOV	L,A	
DB	IN	TIM1	Store in (HL)
15			
67	MOV	Н,А	

Note that the IN instructions are still addressed to timer 1, and two reads are still required if the timer is programmed for two byte load and read.

EXERCISE

Develop a program to demonstrate that invalid data may be read from a running counter if the latching operation is not used.

3.7 MODE 2 - RATE GENERATOR

Probably the most common use of the interval timer is generation of a signal or an interrupt at precisely repeated intervals. This is useful for:

- * Generating a slower clock for an external device that cannot use the 2.048 MHz system clock.
- * Measuring times or generating timing functions too great for the 32 millisecond capacity of a 16 bit counter.
- * Servicing inputs or outputs on a schedule rather than by interrupts.
- * Keeping track of real time.

3.7.1 Use of Mode 2


Mode 2 is programmed by writing a control byte to the timer control port in accordance with Figure 3-3. For instance, to program timer 1 for a two byte load, mode 2, binary:


3E MVI A, 74

74

D3 OUT TIMCT

17





Timer and Flip Flop Operation

Mode 2 - Rate Generator


Figure 3-14

This immediately sets the output high if it was not high. Counting starts when a count value is loaded, provided the gate input is high. Counting is inhibited if the gate input is low.


The output remains high while counting, until the count value reaches 0001, when the output goes low. At the next falling edge of the clock, the output goes high and the initial value is reloaded from the count register into the counter. Thus, a half microsecond pulse is output once for each counting cycle. The timer need not be reloaded, and it will give the pulse at a precisely repeated interval even if the interrupt service is delayed.

Figure 3-14 shows the relationship between the timer output and its flip flop. Note that the half microsecond pulse from the timer, if it were directly connected to interrupt request, might or might not generate an interrupt, depending on the state of the 8080 at that moment. Therefore, the interrupt must be taken from the flip flop of timer 0 or timer 1. The ITS does not provide a flip flop for Timer 2, so this timer cannot reliably generate an interrupt in mode 2 (nor in modes 4, 5 or 6, for the same reason).

After the flip flop has generated an interrupt it <u>must</u> be reset by setting or resetting the corresponding enable bit at port 2CO or 2C1, before an EI instruction is given. Otherwise repeated interrupts will be generated, and the main program can never be executed.



MAIN TIME DISPLAY PROGRAM



Time of Day Clock
Figure 3-15

RST 5 INTERRUPT SERVICE

3.7.2 Real Time Clock


EXERCISE

Develop a program that will keep and display the time of day. The flow diagram of Figure 3-15 displays hours, minutes and seconds. Timer 0 generates an interrupt every 20 milliseconds and a software counter is decremented from 32 (=50 decimal). At zero a seconds counter is incremented (in decimal). At 60 seconds a minutes counter is incremented and at 60 minutes an hours counter is incremented. The display function is handled by the main program. This would permit another program to operate in conjunction with the time of day. It can use the keyboard and display, and when nothing else is going on the time can be displayed.

In this program the starting time (in hours and minutes) is loaded from the content of H and L. Use the monitor to place the time in those registers and press RUN when the second hand of your watch reaches zero. Test the timekeeping. You will probably find this clock to be quite inaccurate because the crystal of the MTS is only accurate to 0.1%. This gives an error of 86 seconds a day.

The clock can be made somewhat better by using a separate software counter for one minute, with an initial value of about OBB8 (= 3000). This can be adjusted for crystal frequency error; allowing the clock error to be less than 30 seconds a day. Figure 3-16 shows a flow diagram for this clock, with coding provided in Figure 3-17. A further improvement can be made with a one hour counter, with a nominal initial value of O2BF20 (180000 decimal). This permits an adjustment to less than half a second per day if the crystal is sufficiently stable.

You may want to elaborate the clock program for the fine adjustment, or to load time of day by keyboard entry, or to keep date as well as time with adjustments for 28, 29, 30, or 31 days. (Remember that leap year is omitted every 100 years but included every 400 years, so 29 February 2000 will exist).




RST 5 Interrupt Service
Figure 3-16


	A D D_	R	со	DE	TI	ΜE	OF	DA	¥Υ	- 1	NI	TΙ	LI	ZE			
	8 20	0	3	E		M	V	I		A		8	7	,		troc	nan 8255 #1
		1	8	2							,						t Bin Cout
		2	0	3		0	U	7		C	N	7	/				
_		3	0	7		_										,	
EET		4	3	Œ	1	M	ν	I		A		9	Q			Proc	nam 8255 #2
SHI	•	5	9	2												Ain	
CODING	-	6	D	3		0	υ	τ		C	N	T	2			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
OD		7	0	F													
C		8		E	-	Μ	ν	T		A		a	4			Propa	ran Timer O
		9	2	4			·-	•			-		_			Long	1 Sind I lute
		Α	D	3		0	U	T	i i	T	I	M	C	T		Mag	high lute
		В	1	7					<u>. </u>						<u> </u>		The state of the s
		С	3	E		M	V	エ		A		A	0	<u> </u>	<u> </u>	Y	1 0 ← A000
ΕM		D	A	_			-	_			-				-		20 militacconde
SYSTEM		E .		3		0	U	7	<u> </u>	T	I	M	1)				errypt
		F		4			<u> </u>		<u> </u>	<u> </u>		<u>- `</u>				I ma	evilge
ING	82/	0	-	\mathcal{B}		X		/+	6							IDE	e initial time
AIN	<u> </u>	1	2			7	X	ī		/+		8	3	0	0	000	bead and two
TRA		2	0	0		_		_	_	·-	1	0				Care	ress software
-ER		3	8	3			 	 		 	—— 				 	lour	uus
MICROCOMPUT		4	3	6		M	V	T		M		3	3		 	18300)←32 for
Σ		 5	3	$\overline{}$		<u>, ,</u>	<u>*</u>	<u></u>	-							م محم	second counter
300		6	2			T	N	X		Н					<u> </u>	(830	
JOIN	,	7		6		M	V	I	<u> </u>	M	<u> </u>	0	7)			1000	60 seem d
اح		8	0	0		<u>' '</u>		_	├— 	<u> </u>	├- ∡ 		<u></u>			100	60 seeon d
			2			T	N	<u>ا</u>	<u> </u> 	H			<u> </u>		<u> </u> -	1021	n(E) (E) (E)
		A	7			M	0	1/		M		F					minuted
MS		В	2	3		T	N	X) ,		<i>_</i>			<u> </u>	7.	3) (D)
SYSTEMS		c	2	2 2		M	0	V		M		D			├-	1830	(3) = (3)
SY		D	É	F		R	5	T	ىي	-	-/-	7				D	mount 1011
ËR		E	C	3		J	M	ρ		8	2	6	1			+	nammed call interrupt ice to enable
PUT		 F	6	0			/-	-	 	0	<u>a</u>	9			_	20 -	enterripe
ΨO	8 1 2	0	8	2												serv	interrupt
Ö	8 22		0	2						_		-			_	ine	enterrific
٦TE	-	2			·		-	 		_					-		
INTEGRATED COMPUTER		3				ļ			<u> </u>						-		
JTE		4	+-	-			\vdash	_		-	<u> </u>		 	-	-	 	
<u>Z</u>		5	\vdash							-			H		-		
	<u> </u>	6	 				<u> </u>				<u> </u>		<u> </u>				
		7								<u> </u>		<u> </u>			<u> </u>		
		8				<u> </u>	<u> </u>	<u> </u>			 	<u> </u>				Fion	re 3-17a
	<u></u>		<u> </u>	L	l .			Ц	I		<u> </u>		<u> </u>	<u> </u>	1	rrgu	1

	Α	D	0	R	co	DE .		TIN	1E	OF	DA	Y -	· P	ROC	RA	M I	LOO:	P
	8 .	2	6	0	2	/		7	X	I	·	14	_	8	3	0	7	address 60
				1	0	/	, _						_					Address 60 second counter
Ī				2	8	3												·
ᅵ				3	C	D		C	A	7	7		\overline{D}	M	E	M		Display seconds
SHEET				4	9	4						-						
				5	0	2												
CODING				6	2	3		I	N	\overline{X}		Н		_		_		address minutes
				7	17			M	•	V		A	,	M				
				8	C	ED		C			7		<u>7</u>	M B	\overline{y}	2		Diolan
		-		9	9	8				_	•	_	_		<u> </u>	_		Display
				A	0	2				-						_		
				В	2	3		I	N	X		Ĥ			_	_	-	address hours
				С	7	Ē		M		V		A		M		_		
Σ				D	C	D		10	•		۷		Ď	\mathcal{B}	У	2		Disolan
SYSTEM				E	9	8		† - -					_	_	- -	-		
		•		F	0	2		i										
ž	8	2	7	0	ic	_		jJ	M	P		8	2	6	0			Loop
TRAINING			7		6	0	İ		İ									7
			7		8	2		İ	İ									
MICROCOMPUTER				3	ĺ			İ										·
ξį				4	i			İ										·
8				5	İ	İ		İ	İ		İ							
2				6														
<u> </u>				7														
Ī				8														·
ĺ				9														
ا،				A														
SYSTEMS				В	1			Ī	ĺ									
TS.				С				ĺ										
				D				·										
삠				E														
COMPUTER				F	Ł													
8	8			0														
				1														
AT				2														
NTEGRATED				3														·
닐				4														
-i				5														
İ				6														
į				7														
Ì				8				L										Figure 3-17b

		A D D	R	C	DDE .	TWE O	r L	ΑY	-	K2.	r. D	11	N.T.F	KKU	J.T.	21	EKVICE
	E	3	0	T													
	卜		1	T	1		Ť			İΠ					Ì		
	Γ		2	T			Ť		1	İ					İΤ	+	
	ī		3	i		<u> </u>	\dagger	+	+	 		+	\vdash		1	\vdash	
FET	ıl		4	t		<u> </u>	$^{+}$			╁	+		╁		╁		
S			5	t			$^{+}$			 		+					
S)		6	╁		<u>!</u> 	+			<u> </u>		\vdash			<u> </u>		
טעומטט			7	+		<u> </u>	1	╁		<u> </u>		⊢	-		<u> </u> 		
Ö		822		 		<u> </u> 	10	١, ,	-	1/1	_		6	11	1		
	۲	ag	9	F	-1		P	V	5	1+		P	5	<u>W</u>	\vdash	l	Save registers
	는		<u>Б</u>	 	5	<u> </u>	' ' '			1	1	+	L				
	-		<u>B</u>	2	-		14	<u> </u>	1	⊢	1	+	8	3	0	0	address one
	\vdash			0	0		╀-	-	-	-			_		\vdash		second counter
Σ	L		С	8	3	<u> </u>	╀	<u> </u>			_				<u> </u>		
SYSTEM	L		D .	C	3		J	M	P	<u> </u>	8	2	3	3			Jumpipant RST6
SYS	L		E	3	3		1	_		_			_				interrupt location
	L		F	8	2												
AIN NG	8	23	0	E	7		<u> R</u>	2	T	4							No RST6 interest
TRA	Ļ		1	F	8		E	I									should occur.
α	L		2	1 C	9		<u>IR</u>	E	7								
JTE	_	123	3	3	وح		D	C	R		M						Leave space for JMP Decrement one
MI CROCOMPU			4	C	2		J	N	Z		2/8	2	4	8			alcond countre
00			5	4	8												
SRO			6	8	2												_
◙	ĺ		7	3	6		M	·V	\mathcal{I}		M	, .	3	2			Restart one record
			8	3	2								_				Counter
			9	3	E		M	V	\mathcal{I}		A		کی	9		i	May roles low
ر ,			Α	5	9		ĺ					•		^ i		Ì	60 second country
SYSTEMS			В	C	5		0	A	7	7		8	2	اسی	0		Subroutine increments
ST			С	5	0							0					or clears counter
			D	8	2									\dashv	_		of Eleans Countil
COMPUTER			E	.3	\mathcal{E}		M	1/	Σ		A		حی	9		寸	M
2	_		F ,	5	9		-				"		9	$\overline{}$	—t	 	Max value for
Š	8		0	٠	1		-	—	\dashv	—	\dashv	_		\dashv	\dashv	_	(al) manuel Education
			1		<u> </u>		<u> </u>			_	1		<u> </u> 	-	\dashv	<u> </u>	
			2	<u> </u>	寸				<u> </u>	H		-	-	H	- 	 	
NTEGRAT			3		-				<u> </u>	<u> </u>	<u> </u> 	<u> </u> 	- 1	.]	1	<u> </u>	
빍			4		+				<u> </u>	_	<u> </u> 	<u> </u>		<u> </u>	+	-	
=			5		+			! 		<u> </u>			ᆜ		- 1	\dashv	
ļ			6		+			-	1			-		<u> </u>	<u> </u>		
			7		H			[!		-	1	<u> </u>		
ļ			8		\dashv			.	-		\dashv		_	_	<u> </u>	1	Rigura 2 17:
l																	Figure 3-17c

	A D D	R	т.	DE J	TME	JF .			KS	T	D 1	IV.T	۵V	C A	עמ	RUBK
	8 24	0	10	C		10	2		8	2	می	0				Call if 60 second
		1	5	0		↓_	_	_								Counter was 59,
		2	8	2		\perp	_									to increment 60
<u> </u>	<u> </u>	3	3	E		M	V	\mathcal{I}_{-}		A	,	2	3			minute counter
SHE		4	2	3		<u> </u>					'				- 1	New value son
		5	C	<u>C</u>		C	Z		8	2	5	0				24 hour counter
SODING		6	5	0		<u> </u>										Call it 60 minute
8		7	8	2												Counter was 59
	824	8	<u> 3</u>	E		<u> M</u>	V	\mathcal{I}		A		0	/		_ ;	Reenable Times O
		9	0	/											_ _	interrupt to
		Α	<u> </u>	3		0	U	\mathcal{T}		<u>C</u>	N	\mathcal{T}	2		٥	less flip flax
		В	0	F		<u> </u>										
_		С	E	/		P	0	P		H						
SYSTEM		D	F	/		<u> ρ</u>	0	$ \rho $		\mathcal{P}	S	ω				
SYS		E	F	$ \mathcal{B} $		E	I									
9 9 N		F	<u> C</u>	9		R	E	$ \mathcal{T} $								_
Z	8 25	0	2	3		<u>工</u>	N	X		Н						Subroutine
RA		1	9	6		S	$ \mathcal{O} $	$ \mathcal{B} $		M					4	address next
ER T		2	0	A		2	Z			8	2	<u>5</u>	9			Counter and test
		3	5	9												la maximum value
MP		4	8	2											8	They war war
MICROCOMPUT		5	7	$ \mathcal{E} $		М		V		A	,	M			P	I not mailimuse
CRC		6	C	6		A	<u>)</u>	\mathcal{L}		0	<u> </u>					increment in
Ξ		7	0	<u> </u>											2	Decimal
	•	8	2	7		D M	A 0	A								
	825	9	7	7		M	0	ν		M	,	A				
ည		Α	C	9		R	E	1								
SYSTEMS		В	.	_												
ŞĮ		С		_ļ					_		_					
		D		_ [_			_	-			
COMPUTER		E		ļ					-			-				·
를		F		_ [_		_	_	_	_					
		0	ļ	_Į				ļ								
믜		1	.	_				_	-	_						
ξĹ		2		_ []		1									
NTEGRATED	,	3	_				1				-					
		4		-						.	_					
		5														
ļ		6		_									_			
Ļ		7	_	_												
	8	В													$\perp_{\mathbf{I}}$	7ighre 3-17d





Cascaded Timers
Figure 3-18

3.8 CASCADED TIMERS

It is possible to use the output of one timer to control another, in either of two ways. One output can provide a clock to another timer, but on the experiment board this requires disconnecting the system clock from the second timer as shown in Figure 3-18. With this connection two timers in mode 2 can be cascaded to generate a long time interval:

Capacity 32 bits


Maximum Count 4,294,967,295 (decimal)

Time 2,097.152 seconds

= 34 minutes, 57.152 seconds

A simpler connection, but with more restricted use, is to use the first timer output as a gate input to the second timer, as shown in Figure 3-19. Now if timer 0 is programmed to mode 2 its inverted output will enable the gate of timer 1 for exactly one clock pulse in each full count cycle of timer 0.

This is effective only if timer 0 is in mode 2, giving one pulse each count cycle, and timer 1 is in mode 0 or mode 4. In all other modes, the gate input rising edge restarts the counter by reloading it with the initial value from its storage register, so cascading can only be done with the clock input.






Figure 3-19

Cascading Timers with Gate Input

EXERCISE

We will use the simpler connection from <u>TO</u> OUT (at left of ITS board) to G1 IN to gate the second timer. In the program of Figures 3-20 and 3-21, we accept keyboard data for a time delay to be loaded to timer 1, which is in mode 0 and gated by timer 0. At the interrupt from timer 1 we shift a bit in the LED display as a visual indication.


If the STEP key is pressed following the numeric data, the interrupt service routine disables the timer 1 interrupt, which is not restarted until a new keyboard entry is given. If the RUN key is pressed following the numeric data, then interrupt service reloads timer 1 and reenables the interrupt.

This program is designed to work concurrently with the time of day display of Figure 3-15. When no keyboard entry is made, the time of day display is shown. While ENTWD is accepting keyboard data, it controls the display

The effect of STEP and RUN commands here is analagous to mode 0 and mode 2 in the timers. With STEP timer 1 is decremented to zero and interrupts only once, like mode 0. With RUN it is reloaded and restarted each time it reaches zero.


INTERVAL TIMERS

This program can be instructive in other ways. Note that in the solution given we load timer 1 and then enable (or disable) its interrupt. If the time delay loaded is 0002, the RST6 interrupts will occur frequently. If the time loaded is 0000, the interrupts will occur very infrequently (once every 1310 seconds). If a value of 0001 is entered, no interrupts will occur at all. With this initial value the interval timer will not function correctly!



Time Delay Program - Main Figure 3-20a

INTERRUPT SERVICE FOR TIMER 1 Figure 3-20b




Interrupt Service for Timer 1
Figure 3-20b

_	A D D	R	СО	DE	REVIS	ED	ΤI	ME	CL	OCI	СР	LUS	3 C	AS	CAD	ED TIMERS
Ĺ	8.26	0	2	/		1	X	I		#		1	3	0		<u> </u>
		1	0													
		2	8	3	_											
_[,	3	C	D		C	A	4	7		\mathcal{D}	M	E	3		
COD NG SHEET		4	9	4												dame a
항		5	0	2												Figur 2-17d
봙		6	2	3		I	N	X		Н						0
밁		7	7	E		M	0	V		A		M				
۲		8	C	D		C	A		7	-	D	В	У	2		
t	-	9	9	8		_	۳	-		\vdash		-	 			
ŀ		A	0	2				\vdash			Г	1				
Ì		В	2	3		I	N	X	 	H				I^-		
1		<u> </u>	7	2		M	0	V	-	A		M	-	1	1	
₽į			C	মি	 	C	A	2	Ł	<i>//</i>	7	B	V	2	-	
M CROCOMPUTER TRAIN NG SYSTEM		E	9	8		۲	-	۴	-	-	\mathcal{U}	0	X.	<i>∞</i> ⁄	-	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<u></u>	F	0	2	<u>.</u>	<u>.</u>	<u> </u>	<u>'</u>	<u> </u>	<u> </u>	<u> </u>	<u>'</u>	<u> </u>	<u>'</u>	<u> </u>	
S	8 2 7		0	B		\mathcal{L}	N	<u> </u>	P	<u>ا</u>	P	 		1 a	 	1
릙	~ ~ /	1	0	0		1	N		۳.	\mathcal{O}_{-}	*	_	0	<i> </i>		Yest bulling
딹		2	-	C		7	41	R	-	1	Н	\vdash			-	Let Zeer is no bed
딻		3	2	A		ユ	N	K	├—	A		 	<u> </u>			Let her I make
5		4		10		J	2	<u> </u>	<u> </u>	8	۷	6			1	I no but directors
틝			8	2		-	-	-		-		-		-		time of day
윉		5 6			<u> </u>		<u> </u>	<u> </u>	 ,				- -	 	 	
٣ļ			C	D		<u> C</u>	/+	۷	_		E	N	1	$ \omega $	$ \mathcal{D} $	
⋝		7	_	6			_	_								(A) - commands (HL) - Time data,
Ļ			0	3										ļ		
-		9	_	2		S	T	A		8	3	0	4			(8304) - Command
اب		A	0	1	<u> </u>	'									<u> </u>	
		В		3												,
ফূ		С	2	- 71		S	#	_	0		8	3	0	امح		(8305.06) - time
<u>~</u>		D		5		_				_	_	_	_	_	\dashv	
5		E	8	3						_	_		_	\Box		
툂	·	F	0	0		N	0	P	\Box	_	_					
ပြ	8	0												Ц		
		1														
\ <u>\</u>		2														
INTEGRATED COMPUT ER SYST		3								.]						
<u> </u>		4														
Ī		5														
ĺ		6									,					
1		7														
Ī		8														Figure 3-21e

1		A D D R		coi	DE_	R	EV]	SE	D (CLO	CK	(c	on'	tin	ue	1)	
1		8 28 0		3	E		M	V	\mathcal{I}		A		0	1			Let right LED and
2 23 0 0 7 P 0 R 7 A 7 8 3 7 5 7 C 8 7 7 A 8 7 8 8				0	1							7					
3 0 4 3 7 S T C 3 3 C D C A L L 8 2 9 0 Install and enabled 5 C D C A L L 8 2 9 0 Install and enabled 5 C D C A L L 8 2 9 0 Install and enabled 5 C D C A L L C L E A R Month and enabled 5 C D C A L L C L E A R Month and enabled 5 C C C D C A L L C L E A R Month and enabled 5 C C C C D C A L L C L E A R Month and enabled 6 C C C C D C A L L C L E A R Month and enabled 6 C C C C D C A L L C L E A R Month and enabled 6 C C C C D C C A L L C L E A R Month and enabled 6 C C C C D C C A L L C L E A R Month and enabled 6 C C C C D C C A L L C L E A R Month and enabled 6 C C C C C C C C C C C C C C C C C C		2	Ī.	D	3		0	ĺυ	7		P	0	R	T	1	A	/ "
4 3 7 5 7 C	_	3	Ţ,	0	4							,					
6 90 Sand and enabled Sand Sand and enabled Sand Sand and enabled Sand S	EE	. 4		\neg	7		5	T	C								Flag & enable
S		5		c	D				7	7		Ş	2	9	0		
8 C D C A L L C L E A R Monton subroutines 9 P 7 A 0 2 B C 3 J MP P 2 60 Bask to time disalon C 60 Bask to time disalon B 29 0 3 E MVI A 70 Subroutines to 1 70 A 0 U T T I M C T enable time 2 D 3 O U T T I M C T enable time 4 7 D M O V A , L Mode o 5 D 3 O U T T I M / Remary 7 7 C M O V A , H 8 D 3 O U T T I M / Remary 9 / 5 M V I A O / (A) C 03 to enable SWELL SW	N	6		$\overline{}$						-							
8 C D C A L L C L E A R Monton subroutines 9 P 7 A 0 2 B C 3 J MP P 2 60 Bask to time disalon C 60 Bask to time disalon B 29 0 3 E MVI A 70 Subroutines to 1 70 A 0 U T T I M C T enable time 2 D 3 O U T T I M C T enable time 4 7 D M O V A , L Mode o 5 D 3 O U T T I M / Remary 7 7 C M O V A , H 8 D 3 O U T T I M / Remary 9 / 5 M V I A O / (A) C 03 to enable SWELL SW	SO	7		8	_												
B C 3	U	8		C			C	A	L	7		1	L	E	A	R	Mantella duritina
B C 3		9		P	7												
C G D P 2		Α			2												1
C G D P 2		В		C	3		7	М	ρ		P	2	6	0	-		Rack time diaglace
D P2 E N V I A 70 Subtracting to a region load and 2 D3 0 U7 TIM C7 enable times / Bord bytes 4 70 MOV A , L Mode o 5 D3 0 U7 TIM / British 7 7 C MOV A , H 8 D3 0 U7 TIM / Rinary 9 /5 N V I A 0 / (A) - 03 to enable SWELLS C / 7 R A L		С	$\overline{}$	_	0		۰	<u> </u>	<u>, </u>			8			-	\vdash	, 0
	Σ	D	-	_	_												
	YST	E				_											
2 D 3 O U T T I M C T enable Immer / 3 / 7		F	İ	j													
2 D 3 O U T T I M C T enable Immer / 3 / 7	Ž	8 29 0	j,	3	Ε		M	V	Τ		A		7	0			1. Maritimas &
	Ā		Ï	2	0							,					
3 / 7 Bod bytes 4 7D MOV A , L Mode 0 5 D3 O U T T M / Remary 6 / 5 MOV A , H 8 D3 O U T T M / Remary 9 / 5 MV A , O / Remark B O / Remark		2	j	0	3		0	U	7		τ	T.	М	C	7		
4 7 D MOV A, L Mode o 5 D 3 O U T T I M / Rinary 7 7 C MOV A, H 8 D 3 O U T T I M / 9 / 5		3		7	$\overline{}$						•	_	7-1		_		
8 D 3 D U T T IM I 9 / 5	5	4	7	7			M		1/		A	_	1		H		
8 D 3 D U T T IM I 9 / 5	Š	5		$\sum_{i=1}^{n}$				_	ļ			Ź		1/			Picaro
8 D 3 D U T T IM I 9 / 5	ğ	6		7	<u></u>		_	_	_			_	• •	·	_		Sing
8 D 3 D U T T IM I 9 / 5	ξį	7	12	7	CI		М	Δ	V	i	A		H				
9 /5 M V I A O / (A) = 03 to enable B O / (A) = 02 to dia = 16 C / 7 R A L (A) = 02 to dia = 16 E O F (A) = 0	اُ	8	į,) 기	<u>3</u>		•	-	_			ケ		7			·
A 3 E M V I A O (A) \(- \) (A)	į	9	i,	÷	-						<u> </u>					i	
B 0 / RAL (Yast CYast CYAST CYAST CY	j	A					M	ν	Ţ		A		0	/			(A) 403 to english
E OF	ΣĮ.	. В	10	<u>ク</u>	<u> </u>		, ,		_	i	//	7					1. CV 1. #
E OF	ST	С	1,	1	7		P	A	7								(A) = 02 to dia - 14:
F C9 RE7 8 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Š	D		<u>기</u>	_		. 1				<u>C</u>	N	7	ار		1	il CV clash)
5 <u></u>	凹	E	1/2			į				İ		j	İ		i		0
5 <u></u>	질	F			_		R	Ε	7			İ					
5 <u></u>	ś	8 0		1			Ĭ			_							
5 <u></u>	أو	1	İ	j	j	i	į				İ	į	į				
5 <u></u>	¥	2	Ī	İ	j	j	j				j	j			j	İ	
5 <u></u>	E I	3	ij	İ	i	·	j			į	i	j	i			ij	
5 <u></u>	ΞÌ	4	<u> </u>		j				İ	İ	j	İ	j	İ	İ	į	
7	-ĵ	5	İ		i					j	j	·	ĺ	j	j	j	
	Ī	6										İ				ĺ	
8	Ī	7							i	j							
3-58	j	8	$\overline{1}$														Figure 3-21b

	A D D	R	col	DE_					11 1		UF.		n Er	۷ ۲ ۷		
	8 23	0	0	3		5	M	P		8	2	A	0			Patch to
		1	A	0												Figure 3-17h
ĺ		2	8	2												
		3														·
E		4														·
S		5									į					
NG		6														
CODING SHEET		7							_							
ပ		8			,											
٠		9													! 	
		A	٠.													
	·	В														
		- · C	<u> </u>	<u> </u>											<u> </u>	<u> </u>
Σ		D	<u> </u> 										! ! 		! 	<u> </u>
STE	<u> </u> 	<u> </u>											<u> </u>	<u> </u> 	<u> </u>	<u> </u>
TRAINING SYSTEM]	F	<u> </u> 	<u> </u>		<u> </u> 							 	<u> </u>	<u> </u> 	<u> </u>
S	0 0 0.		 	ا مرا		P	//	7	11		P	S	//)	<u> </u> 		
Z	8 2 A		!'	ا اسرا		P		٠	14			٥	W	<u> </u>	<u> </u>	
ΓRΑ	<u> </u> 	2		5		$ \mathcal{F} $		د	<i> </i>		H	0		/	1	
Œ	<u> </u> 		0	$ \mathcal{B} $		<u> </u> 上	N		<u> </u> 	<i>P</i>	0	R	\mathcal{T}	<u>/ </u>	A	·
15	<u> </u>	3	i	44 ~	<u> </u>		.	0	<u> </u>					<u> </u> !	1	1
MICROCOMPUTER	<u> </u> -	4 .	0	7		R	<u>ر</u>	<u>C</u>			_	_	·	<u> </u>		1
\mathcal{S}		5	<u> </u>	3		0	ν	7	 1	٦	0	r	7	<u>/</u> 	H	1
CR	<u> </u>	6	0	4		<u> </u>		_	<u> </u>			_		<u>ا</u>		
Ξ		7	2	A		7	<u> </u>	<u>_</u>	D		8	9		5	_	(HL) - time delay
		8	0	5	1				<u> </u>					<u> </u>	<u> </u>	/
		9	8	3			_								_	
$\overline{\mathbf{c}}$		Α	جي	A		17	D	A		8	3	0	4	<u> </u>	ļ	(A) -last command
Ē		В	0	4	•	<u> </u>	<u>.</u>		<u> </u>							
ΥS		С	18	3												
RS		D	<u> C</u>	6		A	D	I	<u> </u>	E	\mathcal{C}					Let carry if RUN cleavearry if STEP Lo enable Lines/
JE	, ,	E	E	C								_				chavearry if STEP
MPL		F	C	D		\mathcal{C}	A	7	4	_	8	2	9	0		To enable times!
S	8 2 B	0	9	0						_						if RUN, disable if
ED		1	8	2											<u> </u>	STEP.
₹¥		2	E	/		P	0	P		H						
EGF		3	7	/		P	0	P		P	2	W				
NTEGRATED COMPUTER SYSTEMS		4	F	B	-	E	I									
_		5	C	9		R	E	7								
		6														
		7														.
		8]	<i>:</i>	İ	ļ.						Ĺ			Figure 3-21c
								•	_	_		_		_		· · · · · · · · · · · · · · · · · · ·



Square Wave Generator - Mode 3
Figure 3-22

3.9 MODE 3 SQUARE WAVE GENERATOR

When programmed in mode 3, a timer repeatedly counts down from its initial value, starting with its output high. Halfway through the count, the output goes low. At zero, the output goes high and the initial value is reloaded from the count register. Thus a square wave is generated. If the initial value is an odd number, the first half of the count will be one bit time longer than the second half.

The gate input disables counting when it is low. At a rising edge of the gate input, the initial value is reloaded from the count register into the counter. The output becomes high and a new complete cycle starts.

If the count register is reloaded while the timer is running in this mode, the current half period of counting will be completed with the old value. The new value will become effective when the output changes in either direction, or at a rising edge of the gate input.

3.9.1 Observing the Output

EXERCISE

Write a program that will change the mode of timer 0 every few seconds, alternating between mode 2 and mode 3 (Figure 3-22 shows a flow diagram). Observe the inverte in one of these ways:

- a) With an oscilloscope
- b) With a voltmeter
- c) By connecting \underline{TO} OUT to EXT4 IN, reading Port 2B and displaying its data in the LEDs.

INTERVAL TIMERS

An oscilloscope permits direct observation of the inverted square wave at TO OUT and additional experiments. The voltmeter across TO OUT and GND will show a low output (0.4 volts) when the timer is running in mode 2, but about 2 volts in mode 3. With the jumper connected (as in 'c' above), LED DS6 will be visibly illuminated in mode 3 but not in mode 2.

3.9.2 Observing the Counting

The square wave generator conceivably could operate in any one of three ways:

- (a) Divide initial value by 2 before loading the counter from the count register. Toggle the output and reload at zero.
- (b) Load the counter with the initial value, and decrement by 2 at each clock. Toggle the output and reload at zero.
- (c) Compare the counter content with half of the initial value, and set the output low at equal. Set the output high at zero.

The following exercise permits you to determine which of these is actually used.

EXERCISE


Program a timer for mode 3 operation, low byte only (Figure 3-23). Load it with 7E. In a loop, repeatedly latch and read the timer while it is counting. Display the byte in the LEDs of port 1A. Determine from this how the timer really operates in mode 3.

If (a) is true, the LEDs will never show a value greater than half of the initial value.

If (b) is true, the least significant bit will never change.

If (c) is true, the full value will be shown and the least significant bit will count.

This experiment is suggested because the manufacturer's literature does not state how the function is performed. It is sometimes necessary to know a detail that the manufacturer did not consider important.



Reading the Timer Contents
Figure 3-23

3.10 TIMER MODE DESCRIPTIONS

This section defines all six modes of the timer, including modes 0, 2 and 3 which have previously been discussed as well as the three modes that have been neglected.

The modes differ principally in the effect of the gate input and the behavior of the output.

Modes	Gat	e Input	
	Low	Rising Edge	<u>High</u>
0,4	Disables		Enables
	Counting		Counting
2,3	Disables	Reloads counter with	Enables
	Counting	initial value and	Counting
		initiates counting.	
1,5		Reloads counter	
		with initial value	
		and initiates counting	5
Modes		Output Signal	
0,1		Low while counting	
		High at count = 0	
2,4,5		High while counting	
		Low for one clock peri	od
3		High during first half	f cycle
		Low during second half	f cycle

INTERVAL TIMERS

Modes	After Terminal Count
0,4	Counting continues but output remains high
1,5	Counting stops until a new gate rising edge occurs
2,3	Counting starts again from the initial value and output pattern
	repeats for each full count cycle


Figure 3-24 shows more detail of the gate effect and output timing, and the following sections define each mode in detail. Figure 3-25 indicates the timing relationships. Note that mode 0 and mode 4 are similar except for the output state during counting, but for a given count loaded to the timer, mode 4 will generate an interrupt one clock time later than mode 0. The same relationship is true of modes 1 and 5

Mode	Output after mode set	Starts counting	Output goes low	Output goes high	Count restarted	Comments	
0 Interrupt	Low	When final byte.loaded	At mode set	At zero	By reloading	Output is set low by setting mode or by reloading.	
1 One Shot	High		After gate rising edge	At zero	By gate rising edge	Can be preloaded during counting. Present period not affected. New value effective for next period.	
2 Rate Generator	High	When final byte loaded	At count=1	At zero	At zero or by gate rising edge		
3 Square Wave	High	When final byte loaded	At n/2 or (n + 1)/2	At zero	At zero or by gate rising edge	If loaded while counting new period is effective for next half of total period.	
4 Software Strobe	High	When final byte loaded	At zero	At next clock after zero	By reloading		
5 Hardware Strobe	High	After gate rising edge	At zero	At next clock after zero	By gate rising edge	If loaded while counting new period is effective after next gate rising edge.	

8253 Timer Modes

Figure 3-24

Comments



Timing Relationships

Mode 0 Interrupt on Terminal Count

The timer counts down from the initial value and continues from zero. The output goes low when mode 0 is set or when new data is loaded. The output goes high when the count reaches zero. Counting starts when the final byte of the initial value is loaded. If a new value is loaded during counting, loading the first byte stops the count and sets the output low. Mode 0 is useful for generating a single time delay function or for measuring time from a programmed or external event, providing that the time is less than the 32 millisecond capability of the 16 bit counter. It can be used to measure the duration of an external signal, since counting is enabled only when the gate input is high.

Mode 1 Programmable One Shot

Starts counting down from the initial value after a rising edge of the gate input. The output goes low at the first count after the gate rising edge, high at zero. Counting starts again from the initial value each time a rising edge occurs at the gate input. Mode 1 is useful for generating a time delay or measuring time from an external event, especially if the external event is a narrow pulse.

Mode 2 Rate Generator

The output goes high wen the mode is set. After the count has been loaded, the timer will repetitively count down from the initial value to zero. The output goes low when the count reaches one and high w it hs zero, so a 0.5 microsecond pulse is generated. Mode 2 is especially useful for timing functions where software counters are to be used for times greater than the 32 millisecond capacity of the timers. Counting restarts from the initial value immediately after zero is reached, so a delay before the program services the counter does not introduce any uncertainty in the timing. If the counter register is reloaded during counting, the present period is not affected, but the new value is effective for subsequent periods. The gate input inhibits counting when it is low. A rising edge restarts the counter from the initial value.

Mode 3 Square Wave Rate Generator

The output goes high when the mode is set. After the count has loaded, the timer will repetitively count down from the initial value to zero. The output will go low when the count reaches half the initial value and high when the count reaches zero, so a square wave is generated. If the initial value is odd, the output will be high for (n+1)/2 counts and low for (n-1)/2 counts. If the counter register is reloaded during counting, the present half cycle is not affected, but the new value is effective for the next half cycle and subsequent periods. The gate input inhibits counting when it is low. A rising edge restarts the counter from the initial value.

Mode 4 Software Triggered Strobe

The timer counts down from the initial value. The output goes high when the mode is set, low when the count reaches zero, then high at the next clock pulse after zero. If the counter is reloaded while it is running, the new count is effective immediately after the final byte has been loaded. The gate input inhibits counting when it is low.

Mode 5 Hardware Triggered Strobe

Starts counting down from the initial value after a rising edge of the gate input. The output goes high when the mode is set, low when the count reaches zero, then high at the next clock pulse after zero. Counting starts again from the initial value each time a rising edge occurs at the gate input. If the count register is reloaded during counting, The present period is not affected. The new count is effective when the next gate rising edge occurs.

MICROCOMPUTER INTERFACING WORKBOOK

CHAPTER 4

DIGITAL TO ANALOG OUTPUT


This page intentionally left blank.

4. DIGITAL TO ANALOG OUTPUT

Very commonly a computer or microprocessor in a control system must receive or generate an analog signal - a signal which represents some value in a continuous range of values, rather than a binary 0 or 1. An analog signal may be a variable voltage which is the output of a measuring instrument or the input to a control driver: the voltage is <u>like</u> the rate of flow, the temperature, the position, that is being measured or controlled; it is an analog of the real variable.

In this chapter we will experiment with several means by which the computer can generate an analog signal. In chapter 5, we will investigate the opposite task, of converting an analog signal into a digital form that the computer can process. Instruments usually have a one-way conversion, but control systems very often need both, as suggested in Figure 4-1.


DIGITAL VOLTMETER



Function Generator



Closed Loop Process Control



A/D and D/A Conversion

Figure 4-1

4.1 METHODS OF D/A OUTPUT

Although a variable voltage is one of the most common analogs, there are many others, each having particular advantages in appropriate circumstances. We will discuss some of these in the next chapter, which deals with analog input; here we introduce the few that are especially suited for analog output from the computer.

It is not always clear where analog conversion ends. A computer might output a set of binary data which is converted to a voltage input to an op-amp, which drives a power transistor, whose output current controls a hysteresis motor that generates a torque to precess a gyro. The ultimate conversion was from digital data to a new position for the guidance gyro: enroute, we have had a voltage, a current, magnetic flux, magnetic force, mechanical force and a precessing torque; each of these was an analog of the desired motion.

There are two basic approaches that can be used for output from the digital processor to give a variable value: the output may be several binary signals representing a number that is converted to a voltage or current; or the output may be a single bit with time as the continuous variable, so that either frequency or average power output is the analog. In the latter case some external device, often the load which is being driven, must integrate the signal.

DIGITAL TO ANALOG OUTPUT

For example, the binary signal may turn a heater on and off to maintain a desired average temperature; a bimetal thermostat controlling a household furnace does exactly that, and the building integrates the binary (on and off) condition of the furnace.

In this chapter, we will consider four digital to analog conversions:

Pulse width modulation

Frequency modulation


Direct multi-bit output

Ladder network digital to voltage conversion

4.2 PULSE WIDTH MODULATION

Pulse Width Modulation

Pulse width modulation (pulse duration modulation or pulse-time modulation) is a technique to vary average power output over time by varying the ratio of power source on-time versus cycle-time (one on-time plus off-time cycle). The implementation we shall discuss is the switching of a binary output on and off with varying duration to generate an average power output.



The figure shows a signal whose average power is decreasing over time; there is a constant cycle-time, but a varying on-time whose duration is decreasing. Although the constant cycle-time is not necessary, it simplifies the computation. Some loads that might be driven may limit the minimum or maximum on-time, in which case the cycle-time must be varied in order to vary the on-time/cycle-time ratio (duty cycle).


Pulse width modulation has three great advantages for analog output: it requires only a single bit from the processor to switch from the on state to the off state; it allows the load power to be controlled by a switching device such as a relay or SCR rather than a power

amplifier; and it minimizes power dissipation (heat loss) in the control device.

4.2.1 PWM Output Program

EXERCISE

We will develop a program to generate a pulse width modulated output signal, with keyboard entries to set the cycle time and the duty cycle. (Duty cycle = on-time/cycle-time). We will drive one of the port 1A outputs with this signal and observe the result with a voltmeter. It will also be visible to some degree in the brightness of the LED. Figure 4-2 shows the connections required.




Output Connections for PWM

Figure 4-2

4.2.1.1 PWM Program Operation

We will use two timers and two interrupt service routines to control the PWM output signal. Timer 0, operating in mode 2, will control the uniform cycle time. It will repetitively count down from its initial value, generating a RST 5 interrupt when it reaches zero. The RST 5 service routine will turn the output signal on, load Timer 2 with the on-time and enable the Timer 2 interrupt. It will also reenable the Timer 0 interrupt to clear the latch.

When Timer 2 counts down to zero, an RST 6 interrupt will occur. The RST 6 interrupt service routine will turn the output signal off, and disable Timer 2 interrupt:



DIGITAL TO ANALOG OUTPUT

Since timer 0 generates RST 5, then only timer 2 will be enabled for RST 6; the program will distinguish the two interrupts by their RST instructions. For the moment, let us ignore the main program and examine the interrupt service routines in Figure 4-3.

4.2.1.2 PWM Interrupt Service

At the end of a cycle, timer 0 generates an RST 5 interrupt. After saving the registers, we turn the output signal on. The 8255 does not have individual bit control for its port A, but we can achieve it by:

IN PORT 1A


ORI 01

OUT PORT 1A

Even when a port is programmed for output, its content can be read by the program. This allows restoration of all bits in port 1A except the one we want to change. Since we are not using the other bits, this procedure is not really needed, but in some other programs it is a useful technique.

Now the RST 5 routine loads timer 2, which is operating in mode 0; enables both interrupts, and exits. The output signal has been turned on and will stay on until a timer 2 interrupt occurs.


End of On-Time



PWM Interrupt Service
Figure 4-3

End of Cycle


The RST 6 interrupt service routine is invoked by timer 2. It turns the output signal off; disables its own interrupt, and exits. Now the output will stay off until the timer 0 interrupt service turns it on again.




The time loaded to timer 0 sets the cycle time; the time loaded to timer 2 sets the on-time.

4.2.1.3 PWM Test Program

Write the interrupt service routines according to Figure 4-3, and a trivial main program to program the ports and timers as shown in Figure 4-4. This will prove the hardware interface and the interrupt service routines. The average power can be changed by entering different initial values for cycle time and on-time.



PWM Test Program
Figure 4-4



PWM Main Program

Figure 4-5

4.2.1.4 PWM Main Program

After testing the hardware and interrupt service routines, we will develop a more interesting program to allow keyboard control of cycle time and duty cycle. (Duty Cycle = on-time/cycle time.) The program of Figure 4-5 calls the monitor subroutine ENTBY to obtain a one byte value and a command key:

CD CALL ENTBY

36

03

ENTBY accepts numeric keys, always returning the last two keys entered as a byte in register L, and returns when a command key has been pressed and released, with the command key value in registers A and C. All registers except E are used. (See Course 525, Section 6.10.3) During operation most of the time will be spent scanning the keyboard, waiting for keyboard entries. Although the monitor program, as a whole cannot be interrupted (since it disables the interrupt), any of its subroutines can be, so the PWM interrupt service routines will control the output.

DIGITAL TO ANALOG OUTPUT

When keyboard data are returned by ENTBY, we will test the command key (register A): if it is RUN (=14), the data byte (register L) will be stored as a new cycle time (and subsequently written to timer 0); other wise, the data byte will be taken as a decimal duty cycle.

We use a mixed number system in this program. Cycle time and on-time are kept as binary numbers, but duty cycle is accepted, stored and displayed as a decimal fraction. A subroutine (at 8290) multiplies the binary cycle time by the decimal fraction duty cycle to obtain a two byte binary on-time. This unorthodox procedure is used because it is easy to choose a cycle time from the table given in Figure 4-6, but binary fractions expressed in hexadecimal are awkward to handle mentally.

Binary Count	Decimal Count	Time (msecs)
0100	256	0.125
0200	512	0.250
0400	1024	0.500
0800	2048	1.000
1000	4096	2
1800	6144	3
2000	8192	4
2800	10240	5
3000	12288	6
3800	14336	7
4000	16384	8
4800	18432	9
5000	20480	10
A000	40960	20
F000	61440	30
0000	65536	32

Conversion of Binary Count to Time
Figure 4-6

DIGITAL TO ANALOG OUTPUT

4.2.1.5 Use of the PWM program

Write your complete program in accordance with Figures 4-3 and 4-5. You can test and debug the data entry, display and multiplication sections without enabling the interrupts by omitting the DI and RST 5 instructions. The solution given in Figure 4-7 is subdivided as follows:

4-7a	8200-8223	Initialization
4-7b	8228 - 823F	RST 5 entry and RST 6 processing
4-7c	8240-8257	RST 5 Processing
4-7d	8260-8288	Main Program Loop
4-7e	8290-82AA	Subroutine BVXDF

To run the given program, depress RST, then RUN. The voltmeter should show about 2-1/2 volts, due to an initial cycle-time of 50H(10ms) and an initial duty cycle of 50%. Keying in a decimal duty cycle (1-99), followed by the NEXT key (any command key except RUN) will change the duty cycle accordingly and display it in two right hand digits. The four left digits will contain the binary count on-time (in hexadecimal clock pulses, see Figure 4-7). Keying in a hexadecimal value followed by the RUN key, will change the cycle timer to the new value and display it in the remaining two display digits.

When the entire program is operating the voltmeter (connected as shown in Figure 4-2) will display a value proportional to the duty cycle. This depends on the mechanical inertia of the voltmeter to integrate the signal; a digital voltmeter will be confused by the PWM signal unless it has an averaging or true RMS capability.

The average output voltage is proportional to the duty cycle, and independent of the cycle time. With a maximum cycle time, you may be able to see some slight motion of the voltmeter needle; or if you make the cycle time = 16.625 milliseconds, you may see it with the stroboscopic effect of fluorescent lighting.

	А	D [) R		ODE	PU	LSE	W	DT	H N	4OD	UL	ATI	ON	0	υī	'PU	T
	8	20	0	ن	7 E	1	M	7 T	7 7	-		ī		0/	5		Π	Dunaran 83554
			1	8	\neg		Ť	7-	┤╧	-	- -	7			-		┢	P1B Out
	Г		2	Z		İ	0	1	, 1	+	1	: 12	11	+	,			P10 Out
F	.[_		3			·i	1	Ť	Ť	\dagger		7/0	+	+	+			
			4	<u>≃</u> ∂ا	\neg	<u> </u>	<i>N</i>	1 1	17	+	A	2	1	2 2	,†			
			5	9		i 		1	╧		 	1	+	<u> </u>	+			
2			6	ij			10	U	1	+	6	. N	17	-	1			
	2		7	10		i		۲				<i>- /U</i>	+	0	+			
	ï		8	- ق		İ	M	1 ,	17		A	+	2	4	+			.0
	I		9					1	-		11	+		7	╁	-		Francis D. Trains
	I		Α	12			0	U	$ _{\mathcal{T}}$	╁╌	7	I	-	1	- - - 7	_	-	made 2. Sincer
	Γ		. [.] B	1	7		+	۲	 	┢	┼	\ <u>+</u>	M		- -	-		made di Armania
	\vdash		C ·	-ر ق			M	V	I		1	_	1	1	+	\dashv		
Σ			D	16			 	V	1	┢	A	7	B		╁	_	_	Program Imiso 2
SYSTEM	H		E	12	3		$\frac{1}{2}$	U	1		7-	7	-		-	_		2 history
	-	<u> </u>	F	1	7		10	14	 		T	I	<u> </u>	1 <u>C</u>	1/2	-	—	made O, Aringan
S N	8	21	0	2	1	<u> </u>	1,	X	7		1	_	<u> </u>		+		_	.0
TRAIN	H		1	15	0		1	X	-		14	/	5	0	9	7	<u>0</u>	
	\vdash		2	15	0	_	+	-		_	-	-	┢	\vdash	╁	-		(1) = Casta time 10 mon
TER	<u> </u>		3	12	2		13		_	_	-	_	<u> </u>	-	-	-		(H) & Site and 50%
PUT	╌		4	<u> </u> 1			12	H	۷	D		8	3	0	0	7		
OMPU			 5	8	3		┼	_		_		_	 	_	╢	- -	_	(8300) = Constations
CROC	<u> </u>		6	10	3		1.				_		_	_	-	- -	_	(8301) L Buta Coula
			7	10	3		M		V T		AT	Ź	4			- -	_	(A) - Custo times
₹	 	<u> </u>	8	10	4		0	\underline{v}	<u>_</u>		<u>/</u>	<u>L</u>	M	0	-	-		Luca De Carletimo
			9	1/		•	<u> </u>		_					_		_		
			Α	2	<u> </u>		1	X	I		#	1	2	8	0	1	2	(HL) Laiting On Time
MS			В	2	0			_	\dashv		_				_	-	_	-5 millinesonda
STEMS			C	X	<u>8 </u>					_			_			+		
SYS			D		2		12	#	<u>_</u>	D		8	3	0	2	1		
ER				0	3		-	-	_		\dashv	-				-	((8302) = On time (low)
COMPUTER			F	3	-			7								-	_/	8303) - Dres time (Link)
<u>N</u>	<u> </u>	1 1	0	1	3		R		7		\dashv	\dashv	_	_	_	4-	Щ.	Start operation)
ED C		22	1	E	F 3		-	5			5		\perp	_	_	-	-	Jump to promum
			2 .	1/	- +		5	M	ho		8	2	6	0		-		laso, benond
₩.			3		0				\dashv		_						_ .	interieut soumes
NTEGRAT	-				2		Щ.	-			\dashv	_				-	_ -	
∠¦			5		<u>0 </u> 0			+					\dashv					
ŧ			6	- +					-	+				\dashv	_			
1			7	-	0			-	_	-	- 1			\dashv				
1			^		0			+	-		<u> </u>						\perp	
t																_	_ _	Figure 4-7a

INTERRUPT SERVICE FOR PWM

	A D D	R	co	<u>PE</u>	-					—	_	_				
ļ	8	0														
Į		1														
- {		2														
		3									/	-				
SHEET		4					-									
		5	İ						/							
CODING	-	6	\vdash					$\overline{}$	_		_	-	_	_	-	
ĕ		7	<u>. </u>													RST5 - Liner O
ၓ	100		<u> </u> 		<u> </u>		<i></i>	ر	,,		0	C	7.1			KS13 - James O
	822	8	<u> </u>	5			0	2	#		P	S	W			
		9	E	5		/ ²	U		1+		Н		_			
		Α	C	3		2	Μ	ρ		8	2	4	0			
ļ		В	4	0												
_ [С	8	2												
SYSTEM		D	0	0		N	0	P								
YST		E	0	0												
		F	0	0		İ			İ							
TRAINING	8 23	0	F	5		P	U.	S	H		P	S	W)			RST 6 - Limer 2
Ā	<u> </u>	1	E	5			\mathcal{U}	S	4		H					
		2	7	B		1	1/		•	P		R	T	/	A	Turn output
MICROCOMPUTER	<u> </u>	3	10	1		<u> </u>			<u>′ </u>	_			_		,,	1 - 100
J.		4	E	4/		D	N	7	 -	=	E		<u> </u>			signal at 1AO
Σ		5		م	<u> </u>	<i>///</i> 	77	_	<u> </u>	_	Z			<u> </u>		change other lite
OC		6	5	<u>E</u> 3		1		_	<u> </u>	$\overline{\mathcal{P}}$	<u> </u>		$\overline{\mathcal{T}}$	 	A	Change other luto
CR			2	2	<u> </u> 	0	V	\mathcal{T}	<u> </u> 	1	0	R	<u> </u>	<i> </i> 	H	
Ξ		7	0	4	<u> </u>	<u> </u>		_	<u> </u>	_			_	. 	,	
	_	8	3	E 4	<u> </u>	M	V	<u>I</u>	<u> </u>	A		0	4	<u> </u>		Disable Times 2
		9	0	4_		<u> </u>	L		<u> </u>					<u> </u>		interrupt
တ		Α	D	3		0	U	T		\mathcal{C}	N	1	2	<u> </u>		
Σ		В	0	F												
/ST		С	E	/		P	0	P		14						
3 S		D	۳	/		K	0	ρ		P	S	W				
TE		E	F	B		E	I									
IPU		F	C	9		P	E	T	Ī							
INTEGRATED COMPUTER SYSTEMS	8	0	<u></u>]	Ī										
0		1 .	i		<u> </u>	i										
\TE		2			<u>. </u>		!		-							
3R/	<u> </u>	3	+	-	<u> </u> 	<u>1</u> [<u> </u>						 	<u> </u>		· · · · · · · · · · · · · · · · · · ·
Ĕ	<u> </u>	4	<u> </u>		<u> </u>	<u> </u>	<u> </u>						 	<u> .</u> 		
$\mathbf{z}_{\mathbf{i}}$	<u> </u>				- 	<u> </u>	<u> </u>							<u> </u>		
	1	5	<u> </u>		<u> </u>	<u> </u>	<u> </u>				\vdash			<u> </u> 		
		6	<u> </u>		<u> </u>	<u> </u>					_			<u> </u>		
		7	<u> </u>		<u> </u>	<u>[</u>			<u> </u>	<u> </u>						
	L	8	L		<u> </u>	<u> </u>	·		<u> </u>	<u> </u>			<u> </u>			Figure 4-7b
																4-19

	A D D R		ODE	INT	ERRU	PT	SER	VIC	CE	FOI	R T	IMI	ER	0	(continued)
	8 24 0	2	0 6	?	7	N	<u>'</u>		P	0	R	$\overline{\tau}$	/	A	Kead Port 1A
1	1	1	0 4	<u> </u>											
Į	2		=6		10	R	1		0	/					Let list / high
_	3	<u></u>		'											- To the state of
SHEET	4	-) 3		10	0	7		P	0	R	7	/	A	Output data
	. 5		2 4	1											,
SODING	6		2 4			H	1	\mathcal{D}		8	3	0	2		(HL)←on time
힔	7		<u>ہ ا</u>	1	1										
Į	. 8		P 3		!_										
ļ	9		7 2	<u> </u>	<u> </u> <u>M</u>				A	ļ	<u>L</u>	_			Jines 2 - On time
Į	Α	. 2	<u> </u>		0	\cup	T		Τ	Ī	Μ	2			
ļ	В		16		<u> </u>										
Ęļ	С	2	-		/		V		A	,	H				
SYSTEM	D	<u> </u> 2	$+$ $\bar{-}$		10	U	+		\mathcal{T}	I	M	2			
S	E		6	<u> </u>	_										
	F		3 <u>E</u>	<u> </u>	<u> </u> M	V	\mathcal{I}		A		0	1	_		Reenable Lines O
TRAINING	0 کی 2 ھ		_	<u> </u>											interrupt.
Ϋ́	1	1	-	<u> </u>	<u> 0</u>	$ \upsilon $	+		C	N	\mathcal{T}	2			,
	2		-	<u> </u>											
띩	3	ق ا	3 8	_	M	<u> </u>	I		A		0	5			To enable Times 2
MICROCOMPUTER	4	10		1											Jump to enables
윉	5	<u> </u>	_	<u>' </u>	<u> </u>	M	p		8	2	3	A			Jump to enables
S	6	_ 3		╁	\perp							_			and return
ΞĮ	7	<u> </u>	2	<u> </u>		-									
ļ	8		_	<u> </u>	_	-									
Ļ	9			<u> </u>											
δļ	Α -	_	+	<u> </u>	<u> </u>										
SYSTEMS	В		-	<u> </u>					_						
SYS	C		-	<u> </u>	<u> </u>				-						
	D	_	-	<u> </u>	+				_						
COM PUTER	E F	1	_	1	<u> </u>										
퇽	8 0	1	1	<u> </u> 	l I										
	8 U 1	<u> </u> 	+	I I	1	<u> </u> 			i						
T ED	2		1	<u> </u>]			l			
NTEGRAT	3	1	1	i i	<u> </u>	1									
HE TE	4		1		<u> </u>	-	<u> </u>								
Ξţ	4 5		+		+										
1	6	+	+		+	1							_		
ļ	7		+	†	+										
ţ	8		1		- 	†							_		Figure 4-7c

	_A _D _D	R	co	ΡĒ	PWM		TP	J.T	_ , 	- KU	GRA		TO()P .——		
	8 26	0	0	D		C	A	Z	L		E	N	\overline{r}	$\overline{\mathcal{B}}$	<u>ア</u>	
		1	3	6								, -	-			· -
		2	0	3	,	İ										
		3	F	E		C	ρ	$\overline{\mathcal{I}}$		R	υ	N				Lest for command
SHEET	· ·	4	1	4		_	!- -	<u> </u>		 	<u> </u>	<u>~</u>			_	key = RUN
SH		5	7	D		M		V		A		,				(0) of 1 1 1 1
g		6	2			1/1	<u>x</u>			_		8		_	_	(H) - Reyed byte
CODING		77	12			┡	<u> </u>	I		14	/-	8	<u>3</u>	0	0_	(A) - keyed byte. Address for
ၓ		8	0	3		<u> </u>				<u> </u>						cycle time
			8			<u> </u> ~	_				4		7			0 1 1
		9	C	A		3	\mathbf{Z}			8	2	6	$ \mathcal{D} $			Jump if RUN key
	<u> </u>	Α	6	D	1	<u> </u>									_	0 , 0
		В	8			<u> </u>										
_		C .	2	3		I	<u>N</u>	\overline{x}		\mathcal{H}						address duty cycle
SYSTEM	826	D	7	7		M		V		M		<u>A</u> 3				Stow cycle times _
ΥS		E	2	A		1	\mathcal{H}	7	D		8	3	0	0		(L) = Cycle time (H) = duty cycle
		F.	0	0												(1) = cycle time
Z	827	0	8	3			<u> </u>			_						(H) - dutie (male)
TRAINING		1	E	5		P	U	5	$\overline{\mathcal{H}}$		$\overline{\mathcal{H}}$					Janes La dinales
		2	C	D		ic	_		L.		H B	V	X	D	F	Save for display Multiply Bisary Value
핃		3	9	ا م		Ī			_		<u></u>	<u> </u>		-	<u> </u>	Big State
		4	8	2		i										X Decimal Fraction
MICROCOMPUTER		5	2	2		S	\mathcal{H}	Z	$\overline{\mathcal{D}}$	_	8	3	0	2		
20		6	0	2		13	17	ے	<u>~</u>			پ	<u>U</u>	~		Store on time
5		7	_	3		-	 			_			-		_	at 8302, 03
Σ		8	8			1	<u> </u>	_	,		7	, ,	^		7	
		. 9	<u>C</u>	إد		<u> C</u>	A	4			D	W	0	K I	$ \mathcal{P} $	Display on time
			0	/		<u> </u> 	 									at left (2 leyter
S		A	0	2			<u> </u>			. /						
SYSTEMS		В	E	4		P	0	$\frac{ ho}{}$		H				-1		(L) - cycle time
≺S		С	7	2		M	0	<u>\(\begin{align*} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</u>		A		<u>H</u>		_		(H) = duty cycles
		D	<u>C</u>	\mathcal{D}		<u> </u>	A	7	۷		D	\mathcal{B}	Y	1	E	Display duty
COMPUTER		E	9	5												cycle at right
MP		F .	0	2												0
Ö	8 28	0	7	2		M	0	ν		A		1				(A) = cycle time
ED		1	0	3		0	υ	7		\mathcal{T}	上	M	0			(A) = cycle time
ΙAΤ		2	/	4												
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		3	10	أر		C	A	۷	4		D	В	У	2		Disolar Cuple time
NTEGRATED		4	9	P												between ontime
=		5	0	2		\vdash	-	-				-	-		-	
		6	C	3	· · ·	J	M	D	-	8	Z	6	0			and duty cycle
		7	6	0		i				0	æ	9				0.00
		8	8	2			ļ.									Figure 4-7d
			1	الاي								!				119410 1 74

SUBR-MULTIPLY BINARY VALUE X DECIMAL FRACTION A D D R CODE

	A D D	R ·	со	DE		·										
	8 29	0	4	0		M	0	V		\mathcal{C}	,	H				(c) - decimal faction
	•	1	احوا	ارمح		3	0	V		$\overline{\mathcal{D}}$,	L				De binary value
·		2	2	/		L	X	I		14	7	0	0	0	0	Clear product
L		3	0	0							1					in (HL) and
EET		4	0	0												low buy to of
SH		5	5	D		М	0	1		E		1				binary value in (E)
NG	829	6	7	A	i I	M	0	V		A	<i>;</i>	<u> </u>			-	LOOP - Test benary
CODING		7	B	3		0	R	A		E	,	7				\mathbf{A}
ပ	<u> </u>	8	_	8		5	Z	''		<u> </u>		_				value and return
		9	7	A		N	<u>د</u> د	<u></u>		A		$\overline{\mathcal{D}}$				11 1+ dt is 1. +
		A	/	5		P	A	R		/1	′	¥				Shift two byte
i		В	ر اسر	7		<u> </u>		Λ ,,		7		A	1			binary Nalice
		C	رمي	/ B		M M	<u>0</u>	1		DA		<u>P</u> F				right one bit
EM		D	7	0		_	0	0		/†	,	<u>Ľ</u> _				for half of
STE		E		ا سر		R	A	K				Λ				preceding value
SY		F	ا <u>ک</u>	1		M	0	<i>V</i>		E	,	A				<u> </u>
NG	. 4 4		7	7		M	0	7		A	,	C	<u>'</u>			(A) - decimal faction
Z	8 2 A	0	8	7		1	D.	D		A						Double decimal
TRAINI		1	2	7		\mathcal{D}	A	A								fraction
ER T		2	4	F		M	0	V		\mathcal{C}	<i>,</i>	A				(c) - ramainder
⊢ .	- 	3	D	2		7	N	<u>C</u>		8	2	9	6			Do not add binary
MPL		4	9	6									-			walne & product
MICROCOMPU	·	5	8	2												If ms carry
SRO		6	/	9		\mathcal{D}	A N	\supset		\mathcal{D}						Odd binary wal a &
M IC		7	C	2		5	N	Z		8	2	9	6			product and loop
		8	9	6												un lear decimal
		9	8	2												revariable ment
,		Α	C	9		R	E	7		,						remainder yers Retiens if dicemal remainder zers
EMS		В														Manifer de la part
SYSTEMS		С								-						8
SY		D				E	N	7	E	R		W	I	7	H	
INTEGRATED COMPUTER		E					7	L)	<u>R</u> =	B	W I	<u>I</u> N	A	R	Y VALUE
PU		F					7	\mathcal{H})	=	D	E	C	I		AL FRACTION
Ö	8	0										_				
0		1				R	E	Т	U.	R	٨٨		W	I	T	H
ATE		2					7	1+)	=	7		0		BYTE PRODUCT
GR,		3			t.			, ,	-	,			, ,			
E F		4				v	C	E	<		A	1	L		p	EGISTERS
=		5				l	2	<u>,</u>	C	٦	ρ	L	_	\mathcal{B}		F-UF UILKU
		6					<u>_</u>	٠,	U	<u></u>				$\boldsymbol{\nu}$.
		7														
		.8	<u> </u>	<u> </u>		<u> </u>	<u> </u>									Figure 4-7e
	L		<u> </u>		<u> </u>	<u> </u>									<u>-</u> -	119410 1 /6

4.2.2 Variable Cycle Time

OPTIONAL EXERCISE

Postulate an open loop control system for the heating of a chemical reactor, in which the heater duty cycle is set according to the volume of material being cooked. As in the preceding exercise, the required duty cycle is an input to the computer. Because a gas fired heater is used, and ignition is not instantaneous, the minimum useful on-time is 20 seconds; fuel efficiency is enhanced by longer on-times. When the batch is small, however, a heater off-time exceeding 180 seconds may result in excessive cooling between heat cycles, and shorter off-time is preferable. The chemical engineer has provided this table of on time vs. duty cycle; interpolation is to be used between these values.

Duty	On	Off	Cycle
Cycle	Time	Time	Time
.10	20	180	200
.20	20	80	100
.30	30	7 0	100
40	40	60	100
.50	60	60	120
.60	90	60	150
.70	140	60	200
.80	160	40	200
.90	180	20	200
1.00	200	0	200


Design a program that will vary the on-time and off-time according to this table, with any reasonable interpolation scheme. To make a convenient display during program debugging, divide the times by 10.


4.3 FREQUENCY CONTROL

Frequency is another analog that requires only a single output bit with time as the continuous variable. Varying the frequency of an output signal can control an induction or synchronous AC motor, can control the delivery or flow of a fluid, or can test frequency dependent hardware.

Generation of a fixed frequency signal is automatically accomplished by the 8253 in mode 3, the square wave generator, as we demonstrated in Section 3.9.1. The frequency can be varied by loading different time intervals to the timer. Some applications of variable frequency control cannot tolerate the high harmonic content of a square wave, and some form of multi-bit output is required to create a more nearly sinusoidal signal. We will experiment with this in Section 4.7.

The following exercise creates audio tones with the square wave generator thus demonstrating a technique for frequency generation. The most common use of tone generation is for frequency modulated data communication and recording, which is used in the tape cassette interface included on the computer. In the next exercise we will modify the previous program to vary the frequency and to demonstrate frequency modulation. The final exercise in this section will create music from the square wave generator. This is more of a toy than part of a useful system, but it uses important programming techniques such as bit manipulation and table look-up, as well as frequency modulation.





Audio Output Program and Circuit
Figure 4-8

4.3.1

Audio Tone Generator

Write a program to load timer 0 with data entered through the keyboard. Connect the loudspeaker as shown in Figure 4-8 to output the tone generated by timer 0. The timer is to operate in square wave mode.

Monitor subroutine ENTWD (0346) will accept two data bytes and a command, returning the data in register pair HL and the command in register A. Load the data (less significant byte first) into timer 0. If you enter data from the list in Figure 4-9 the tone will be a defined musical note. If you have perfect pitch or a standard for comparison such as a tuning fork or a high quality audio oscillator you may detect that the tone is imperfect. This stems from error in the computer's crystal clock and from rounding error in the calculation of period = 1/frequency. (The latter is only significant at the very high frequencies). Try keying in the data for various notes and listen to the tone.

Musical	Frequency	Timer Period
Note	(Hertz)	(Hex Count)
	(Hertz) 130.81 138.59 146.83 155.56 164.81 174.61 185.00 196.00 207.65 220.00 233.08 246.94 261.63 277.18 293.66 311.13 329.63 349.23 369.99 392.00 415.30 440.00 466.16 493.88	
F	1396.91	05BA
F#	1479.98	0568
G	1567.98	051A
G#	1661.22	04D1
A	1760.00	048C
A#	1864.66	044A
B	1975.53	040D


List of Concert Pitch Musical Tones

Figure 4-9


4.3.2 Frequency Modulation Program

Modify the tone generator program to generate a tone whose frequency increases with time. Data loaded with the MEM command will control the rate of change by setting an interrupt period in timer 1. Data loaded with any other command key will provide the initial frequency. At each interrupt the period loaded to timer 0 will be reduced by one count to increase its frequency. After the frequency of 8000 HZ (period = 0100 hex) has been generated the original frequency will be reloaded. Figure 4-10 shows the main program and Figure 4-11 shows timer 1 interrupt service.

To use the program enter a period from the tone table of Figure 4-9 using any command except MEM. The tone will be steady at first, since timer 1 is not running. Now enter an interval to timer 1, using the MEM key. The tone will slide from the initial frequency up to 8000 HZ, and then repeat.



Tone Generator - Main Program
Figure 4-10



Tone Generator Interrupt Service
Figure 4-11

		0	٦		
С	(Below Middle C)	00	80	40	20
C#	(D b)	01	81	41	21
D D	(27)	02	82	42	22
⊅ D#	(E b)	03	83	43	23
E E	(2))	04	84	44	24
F		05	85	45	25
- F#	(Gb)	06	86	46	26
G G		07	87	47	27
G#	(A))	08	88	48	28
A	(/)	09	89	49	29
A#	(B b)	0A	8A	4A	2A
В	(-)	0 B	8B	4B	2B
С	(Middle C)	0C	8C	4C	2C
C#	(D b)	0D	8D	4D	2D
D.		0E	8E	4E	2E
D#	(Eb)	OF	8F	4F	2F
E.	•	10	90	50	30
F		11	91	51	31
F#	(Gb)	12	92	52	32
G		13	93	53	33
G#	(Ab)	14	94	54	34
Α		15	95	55	35
A#	(B b)	16	96	56	36
В		17	97	57	37
С	(Above Middle C)	18	98	58	38
C#	(Db)	19	99	59	39
D		1A	9A	5A	3A
D#	(Eb)	1B	9B	5B	3B
E		1C	9C	5C	3C
F		1D	9D	5D	3D
F#	(Gb)	1E	9E	5E	3E
Res	t	1 F	9F	5 F	3F


Codes for Musical Notes

Figure 4-12

4.3.3 Recorded Music Player

This program module reads music - in the form of notes in a list. Each note in the tune includes three bits to indicate duration of the note (eighth, quarter, half and whole notes) and five bits to select one of 30 tones starting at C below middle C and covering two and one-half octaves. (See Figure 4-12). For each note it performs a table lookup on the five low order bits to find a time interval corresponding to the tone frequency, and outputs that time to timer 0 operating as a square wave generator. The inverted output of timer 0 drives a loudspeaker, as shown in Figure 4-8.

Timer 0 runs in mode 3; its interrupt is disabled, and its only function is to generate the square wave. Timer 1 runs in mode 2 to give a repetitive timing interrupt which is used to count down a software counter, loaded from the high three bits of the note, to set the note duration.



TUNE - MAIN PROGRAM
FIGURE 4-13

The main program (Figure 4-13) initializes the ports and Timer 1, and loads a fixed address (8300) where a tune is stored. It calls ENTWZ to permit entry of different addresses where other tunes can be loaded. This monitor subroutine preserves (HL) if no hex keys are entered. This address and a flag and counter are stored for use by the interrupt service routine.

Timer 1 is programmed during initialization to mode 2, decimal, and loaded with 80 in its high byte to interrupt 256 times per second. This value makes a whole note of one second. Faster tempo can be obtained by loading smaller values to timer 1. (You may want to elaborate the program to accept a value from the keyboard.)




FIGURE 4-14

Interrupt service for timer 1 (figure 4-14) decrements a software counter (83AO) and exits if not zero.

At zero it reprograms timer 0 (to mode 3, binary) which stops counting until the timer is reloaded. A flag at 83A1 is decremented, and if it goes from 02 to 01 a rest of 1/64 note (4 counts) is generated to separate one musical note from the next. The next time that the software counter (83A0) reaches zero the flag will count down from 01 to 00, and a new note is played. The tune address is loaded from memory (83A2, A3) and the next note is read. If this note is FF the tune is finished and an exit is made without loading timer 0. For any other note the tune address is incremented and stored, and the note is split into three high bits for duration and five low bits for tone. The high bits are entered to the software counter, and the flag is set to 02 to indicate a note is being played. Now the five low bits are tested for code 1F which indicates a rest in the music. For any other code, 00 to 1E, the tone table is addressed to find the time interval for the corresponding note. The tone table data are copied to timer 0, which now generates a square wave of the required frequency.

Figure 4-15 is a complete program with a tone look-up table (Figure 4-16) and a few tunes (Figure 4-17). The tone table covers four octaves, more than can be addressed by the five bits allotted for selecting a note. You can change the table address to obtain a different set of notes. This also permits transposing a tune from one major key to another, simply by entering a different address for the table. You may want to provide keyboard entry for this, also.

(

	A D	D R		DE	TUNI			TIN		KUG.	- C-A-I	<u> </u>				
	8 2	0 0	3	ح		M	V	I		A	`	8	0			Trogram Forts
		1	2	0												
[2	D	3		0	U	T		C	N	T	1			
_[3	0	7												
SHEET		4	3	E		M	V	I		A		9	2			
		 5	9	2							,		_			
Žį		6	D	3		0	1)	1		0	N	T	2	İ	İ	
CODING		7	0	1 -		l				l	/•			İ	İ	
9		8	3	E		M	V	T		A		6	5			Program Times 1
1		9	6	_	·	Ť	-			7.	,	<u>~</u>			-	List byte
1		Α	10	3		0	U	7		T	I	М	C	F		So de 1
Ì		- В	1	7				Ė	-	۲	<u>ت</u>	/		-		Desimal
ļ		C	3	E	<u> </u> 	M	V	7		A		8	0	<u> </u>	<u>!</u> 	
Σ			8			/'` \	V	_		7	/	1	<u> </u>	一	-	256 interrupte
SYSTEM			1.7)	3		0	U	ナ		T	I	M	-		-	pusiend
γį			<u> ///</u> 	5	<u>1</u>]	Ι <u>υ</u> Ι	<u> U</u> 				<u></u>	/•/ 	/	<u>!</u>	<u>i </u>	
TRAINING	8 2		12	<u> -</u>	<u>(</u>	<u> </u> <i> </i>	X	ナ		 <i> </i> #		8	3	<u> </u> •	0	
A I		1	0		<u> </u>	<u>i </u>	<u> ^ </u>	<u></u>		<i> </i>	7	<u>o</u>	٥	<u> </u> 	<u> </u> .	4
H.		2	8	3		<u> </u>	! 			 					<u> </u> 	for June
E.B.		3	1 C	-	1	<u> </u>	1	 ,	,	l	~		-	 	1 7	
낡		4		<u>i </u>	i	<u>ن ا</u>	A	_	_	<u> </u>	E	N	7	<i>W</i>	2	Treserve HL
MICROCOMPUTER		5	0	_		-	-	Н		-				-	-	if no dala
왕		6		2		5	11	,	7	\vdash		0			0	2 tree
띩		7	A			٦	H	۷	<u>D</u>			8	3	A	2	
ΣĮ			8	3		<u> </u>	<u> </u> 			<u> </u>			<u> </u>	<u> </u> 	<u> </u> 	fr.) interrupt parvice
ŀ		9				 ,,								 	 	
I		A	E	B	<u> </u>	<u>х</u>	<u> </u>	H	G					 		
δĮ				1		<u> </u>	X	<u> </u>		#		0	/	0		
		В		4			<u> </u>	$\vdash\vdash$						<u> </u>		(L) - 1/04 note (H) - flag for rest
SIS		C	10	1/	 	 0			7			. ()		 ^	 e	(H) - fleg for rest
اے		D'	<u> 2</u>	I I		<u>၂</u>	<i>H</i>	1	U			8	3	1		store "
NTEGRATED COMPUTER SYSTEMS		E F	P	0										 		<u> </u>
킭			18	3			ام ا	 ,	ا م							
잉	8 4		E			X			6							(HL) - starting address
計		1	1/2	7		R		7		6						Start interior
¥.		2	C			J	M	p				8	2	$oxedsymbol{\angle}$	3	Back to a Site one
읦		3	1/	3												sagusti
킬		4	8	2										Ĺ		
-		5	4-				_			Ŀ						
ļ		, 6	<u> </u>													
	-::	7.	4	Ш			Щ					_				
l		8		Ш												Figure 4-15a
																4_3

TUNE - INTERRUPT SERVICE

٠.	A D D	R	co	DE	TUNE	, -	Τr	A.I.E	RRU)P.T.	9E	κv	ICE	5		
	8 23	0	F	5		P	0	S	4		P	5	W			
		1	E	5		$\overline{\mathcal{P}}$	U	ک	H		H					
		2	D	5		P	U	S	H		D					
أ_		3	C	5		P		5	H		\mathcal{B}					
SHEET		4	2	A		7	H		D			3	A	0		
		5	A	0												(L) - counter
		6	8	3							_					(H)-flag
CODING	-	7	2	<u>D</u>		7)	\mathcal{C}	R		L						Decrement Counter
أ		8	C				N			E	X	I	ァ			Cit il antant
İ		9	7	0		_		_				-				Exit if not zero
į		A	8	2		,										·
İ		В	3	E		M	V	I		A		3	6			Trogram Timero
		C	3	6		/ · \	<u> </u>			,,	1	<u></u>	<u>.</u>			Bod lyter
Σİ		D	2			1	U	1		\mathcal{T}	Τ	Μ	_	$ \tau $		Mode 3
SYSTEM		E	1	7				<u>, </u>	<u> </u>	-		<u>, </u>				Right
		F	2	£		M	ν	エ	<u> </u>	L		0	4			(L) - 1/64 note
RAINING	8 24	0	0	4		•		_	 	_	+	<u> </u>				* 104 mas +
A	<u> </u>	1	2	5		D	C	R	<u> </u>	H		_				11.11.2 10.2
⊢		2	C			J	1	7	1	E	X	エ	7			If flag was Od go to exit for rest
ER	 ··	3	7	2		<u> </u>	-	_	\vdash	_	Γ	<u>بد</u>	/			go in sine for new
5		4		2				! 	<u>i</u>]							
MICROCOMPUT		5	2			1	Н	/	D		اح ا	3	A	2		(HL) - time address
õ		6	A		1		,,	<u>-</u>	-		0	Ĭ				(HC) - June (Jakeles
빌		7	8					<u> </u>	<u> </u>				<u> · </u>			
≤	,	8	7			М	0	V	<u> </u> 	4		M	<u> </u> -			(A) _ note
		9	i -	E		C		-	<u> </u>	A	F	//	<u> </u>			Lest for end of
		A	7	۲		۲	 	<u></u>	 	 	<u>-</u>			-		Jest John by
MS		В	C	1		5	굳			E	V	I	7			10 - * A. + : / . A
STE		C	7	H		-		-		=	<u>X</u> _	<u></u>	/	 	 	Jump to rest if end
INTEGRATED COMPUTER SYSTEMS		D	0	2	<u> </u>		-			_	 		-			
ER		E	E		 	11	N	I		E	0			 		(A) - 3 high letter
PUT	1	F	E		<u>.</u> 			<u></u>	1	<u>レ</u>		1	<u> </u>		<u> </u>	H U Fried Million
Σ	8	0	<u> </u>		<u>.</u>		1				<u> </u>		<u> </u>	\vdash		1
C		1			<u> </u> -	<u> </u>		\vdash	\vdash					<u> </u> 	<u> </u>	
٩TE		2		 	<u>.</u> 	<u>, </u>		<u>, </u>	 			<u>. </u>	<u>, </u>	 	İ	
GR,		3	<u> </u>	<u> </u>	<u>1</u>	<u> </u>	<u> </u> 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u>. </u>	1
JE	1	4	 	<u> </u>	<u> </u> 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	\vdash		_		<u> </u>	1
=		5	┪	<u> </u>	<u> </u>	<u> </u>			<u> </u>					<u> </u>		
		6	T	 		-	\vdash	\vdash	\vdash	-	-	 		T	-	
		7	<u> </u>	-	 	<u> </u>			╁		1					
		8	 		<u>.</u>	<u> </u>	 	 				<u>. </u>		 	<u> </u>	Figure 4-15b
	<u> </u>	-	Щ.	Ь		Ц		Ц_		Ц	Ι	Ь	Щ.	Ц_	Щ.	

	A D	D R	_ co	<u>DE</u>	TUNE)PT			<u></u>	· (CO1	itinued)
	8 2	5 O	5			M	0 R N H	ν		EM		A				(E) - high 3 lite
		1	72	E 3		X	R	A		M	_					(A) - low 5 bits
		2	2	3		I	N	X		H						Next tune address
<u> </u>		3	2	2		S	H	7	$ \mathcal{D} $		8	3	A	2		Store address
SHEE		4	A	2												
		5	8	3												
CODING		6	/	6		M	V	T		D		0	2			Let Ilaa Low note.
녌		7	0	2							_					Let flag for note.
_[•	8	F	E		C	P	7		\	F					Lest Sourest
Į	_	9	/	F												Lest for rest
		Α	C	A		5	<u>Z</u>			8	2	6	A			Donot load times
		В	6	A												if rest cade
		С	8	2												7
SYSTEM		D _.	2	/		L	X	\mathcal{I}		#		8	2	A	0	address tone table
YST		E	A	0							/					
		F	18	2												
	8 2	60	18	7		A		\mathcal{D}		A						Double low 5 bits
TRAINING	_	1	8	کی		A	\mathcal{D}	\mathcal{D}^{\parallel}		L						ask to table
Ę.		2	6	F		M	0			L	,	A				address
비		3	17	E		M	0	V		A	'	M)
MICROCOMPU		4	12	3		0	U	7		T	Í	M	0			(Lines O) t-low
S		5	 	4												lyte at interval
2		6	2	3		$ \mathcal{I} $	N	X		Н) /
M		7	7	ĬĮ.		М	0	V		A T	ı	M)				(Jim ex O) = Sigh)
		8	D	3		0	U	$ \mathcal{T} $		T	亡	M	0			Luste of interval
		9	/	4												
اي		Α	E	B		X	$ \mathcal{C} $	H	6							(H) - Lla
EĞ		В	0	0		N	0	P								(H) = flag
INTEGRATED COMPUTER SYSTEMS		С	0	0												
R S		D	0	0												
삔		E	0	0												
<u></u>		F	10	0												
S	8	0														
		1														
Ϋ́		2														
EGF		3														
퇴		4														
~ Ì		5														
Ì		6														
Ì		7														
Ì		8														Figure 4-15c

TUNE - INTERRUPT SERVICE EXIT Store counter (L) and flag (H) 8 0 2 3 A 3 2 3 3 3 M 0 CODING SHEET 3 4 3 a 5 6 C B 0 7 0 D 8 9 P SW Α В C9 С ET MICROCOMPUTER TRAINING SYSTEM D Ε F 0 1 2 3 4 5 6 7 8 9 Α INTEGRATED COMPUTER SYSTEMS В С D Ε F 8 0 1 2 3 4 5 6 7 Figure 4-15d

8

	A	_D	D	R	CLC		S								FRI	EQU	EN	CY							
	8		A	0	12	8			7		3	=	7	3	0		8	$\overline{\mathcal{I}}$	0	BEL	011	M	IDZ) <i>LE</i>	C
İ			• •	1	3	D	Ī	j			Ĭ					Ì									
ſ				2	B	9			C	#	3	=	/	3	8	7	ح	9							
ŢΪ				3	13	9	İ	Ì								Ì									
E				4	7	C	İ	ĺ	\mathcal{D}		3		/	4	6	•	8	3							
SHE				5	3	6		ĺ																	
CODING			•	6	16	2	Γ		D	#	3	-	/	5	5	•	5	6							
				7	3	3	T																		
$^{\circ}$				8	8	A			E		3	=	/	6	4	,	8	/							
F				9	13	0	Γ																		
Γ				Α	D	1			F		3	11	/	7	4	•	6	/							
Γ				В	2	D	Π																		
Γ				С	3	E			F	#	B	11	/	8	5	٠	0	0							
Ξ				D	2	B																			_
SYST				E	D	1			G		3	=	/	9	6		0	0							
S)				F	2	8																			
TRAINING	8	2	В	0	8	7	1		G	#	3	ħ	2	0	7	•	6	5	<u> </u>		•				
آڇَ				1	2	6																			
				2	5	†⊅		·	A		3	=	2	2	0	•	0	0							
当				3	2	4															-				
MICROCOMPUTER				4	3	<u>†3</u>			A	#	3	=	2	3	3	•	0	8							•
ပ်				5	12	12	<u> </u>													-	•				
2				6	16	5	<u>′</u>		B		3	=	2	4	6		9	4							
影				7	12	0																			
				8	9	4	<u>' </u>		<u>C</u>		4	ء	2	6	/		6	3		MIZ	DDL	F	\mathcal{C}		
ļ				9	1/	E	<u> </u>								L							•			
اي				Α	12				<u>C</u>	#	4	=	2	7	7	•	/	8							
Ä				В	1/	1C	<u>. </u>												<u> </u>						
ΥS				С	<u>ئ</u> [D		4	=	2	9	3	•	6	6	<u> </u>						
R S				D	<u> /</u>	B	÷		_				<u> </u>				_	<u> </u>							
INTEGRATED COMPUTER SYSTEMS				E	1/2				<u>D</u>	#	4	=	3	1	/	•	1	3							
MPL				F	1/	9	<u>' </u>		<u> </u>		<u> </u>	<u> </u>	<u> </u>			Ļ	_	1_							
S	8			0	<u> </u>		1		<u> (</u>	<u> (</u>	0	ļΝ	T	$ \mathcal{I} $	N	U	E	D	<u>[)</u>						
ED.				1		_	1		-	-1	_		<u>, , , , , , , , , , , , , , , , , , , </u>				1	1_							
RAT				2		_	-		17	_	_	E		1	A	B	L	E		FOF	γ				
EGI	_			3	<u> </u>		<u> </u>		<u> C</u>	<i>H</i>	$ \mathcal{R} $	0	M	B	7	I	1 <u>C</u>		<u> S</u>	CAL	. <i>E</i>				
Z	_			4,			1										_	1							
	_			5	<u> </u>		1		<u> </u>				-		_										
	<u> </u>			6			1		<u> </u>				.												
	<u> </u>			7		<u> </u>	1		<u> </u>				<u> </u>	_				1		_		• -			
			•	8		\perp	丄			· .								\perp	F	igure	4-	16a			

	ΑI	D D	R_		CKS	3						FI	REQ	UEI	NCY		
	8	2 C	0	4	5		E		4	=	1.3	2	9	_	6	3	
			1	/	P		Ì		-								
			2	E	8		F		4	-	3	4	9	•	2	3	
_			3	1	6		İ										
SHEET			4	9	F		حرأ	#	4	=	3	6	9		9	9	
			5	1	5		Ï								Ė		
CODING			6	6	8		6		4	-	3	9	2	-	0	0	
8			7	1/	4		İ				<u> </u>	Ť	<u> </u>		_		
ا			8	4	3		6	#	4	=	4	/	5		3	0	
			9	1	3		İ	-			ĺ	,					
			A	2	7		A	-	4	h	4	4	0		0	0	
			В	1	2		Ĭ	_	_		<u> </u>	–					
			С	2	9		A	#	4	=	4	6	6	•	/	6	_
E			D	1	/		<u> </u>	Ĺ					۳		Ť		
SYSTEM			E	3	3		$\overline{\mathcal{B}}$		4	=	4	9	3		8	8	
			F	1	0		Ï				<u> </u>						
TRAINING	8	2 D	0	4	A		0	_	5	=	5	2	3	•	2	سر	CABOVE MIDDLEC
Ā			1	0	<u>-</u>		i _	<u> </u>			<u> </u>	_		•	~		C MOOVE PILEDES
			2	6	E		<u>.</u>	#	5	=	5	5	4	•	3	7	·
MICROCOMPUTER			3	0	E			77					_				
P			4	9	7		<u>(7)</u>		5	=	5	8	7		3	3	
Ö			5	0	D							0			Ĭ		
õ			6	<u>り</u>	\mathcal{B}		<u>ול</u> ו	#	سی	=	6	2	2	•	2	سر	
글			7	0	C		<u> </u>	7,				-	α_		_		
2			8	2	3		E		5	_	6	5	9		2	/	
i			9	0	\mathcal{C}					_		_	_	–	٦		
			A	7	4		F		5	-	6	9	8	•	4	6	·
SYSTEMS			В	0	B										<u> </u>		
STE			С	0	0		F	#	5	=	7	3	9	,	9	9	
ιSΥ			D	0	A		ĺ	<u> </u>			<u> </u>		<u> </u>	Ĺ	Ĺ	<u> </u>	
TEF			E	3	4		6		5	=	7	8	3		9	9	
IPU.			F	0	A		<u>., </u>				<u></u>	Ť		,	Ť	_	
SON	8		0	ĺ			1	C	0	N	T	I	N	υ	E	D)
) <u>G</u>			1	ĺ			<u> </u>	Ť			İ						
ATE			2			ł	ĺ										
NTEGRATED COMPUTER			3	ĺ		<u> </u>	ĺ										
NTE			4.	ĺ	Ì	Ī	ĺ				İ						
=			5	İ	İ		ĺ				İ						
			6	Ī			ĺ					İ					
			7	ĺ			İ										
			8	İ			ĺ					Ĺ					Figure 4-16b
	1 _ 1 1				_		_				•						

	A D D	R	CLO	CKS	}						FR	EQ	UEN	ICY		
ſ	8 2 E	0	A	2		G	#	5	=	8	3	0	•	6	1	
İ		1	Ó	9				Ì				i				į
Í		2	/	7		A		آحی		8	8	0		0	0	<u> </u>
Ţ.		3	0	<i>9</i>						<u> </u>					į	
EET		4	9	5		A	#	5	_	9	3	2	,	3	3	
SHE		5	0	8		•	<u>. </u>					_				
CODING		6	1	9		B		1	· =	9	8	7	•	7	7	
8		7	0	8		<i>,,</i> ,						İ				
j		8	A	اسی		0		6	۱,		0	4	6	•	3	0
ĺ		9	0	7								Ť				
Ī		Α	3	7		C	#	6	-	/	/	0	8		7	3
		В	0	7						-						
Ì		С	C	F		7)		6	=	/	/	7	4	•	6	6
Σ		D	0	6												
SYSTEM		E	6	E		2	#	6	1	/	૪	4	4		5	. /
S)		F	0	6				i								
MICROCOMPUTER TRAINING	8 2 F	0	1	/		E		6	-	/	3	/	8		5	/
اٍ≾ٍ		1	0	6		ĺ										
崩	II.	2	B	A		F		6	=	/	3	9	6		9	/
凹		3	0	5	,											
윈		4	6	8		F	#	6	-	/	4	7	9		9	8
ဝ္ပါ		5	1	5												
Š.		6	/	A		6		6	1	/	5	6	7	,	9	8
2		7	0	5												
		8	$ \mathcal{D} $	/	•	F	#	6	11	/	10	6	/	•	2	2
		9	0	4												
S		A	8	C		A		7	4	/	7	6	0		0	0
EM		В	0	4												
۲ST		С	4	A		A	#	7	=	/	8	6	4	,	6	6
R S		D	0	4												
JE		E	0	D	:	<u> B</u>		7	=	/	9	7	5	<u> </u>	5	3
MPL		F	0	4	<u> </u>	<u> </u>									<u> </u>	
8	8	0		<u> </u>												
ED		1	<u> </u>	<u> </u>	<u> </u>											
3AT		2														
EG		3									<u> </u>					
INTEGRATED COMPUTER SYSTEMS		4				<u> </u>		<u> </u>		<u> </u>	<u> </u>			<u> </u>		
		5		<u> </u>		<u> </u>		<u> </u>	<u> </u>	<u> </u>	1		Ļ	<u> </u>	<u> </u>	
		6	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	
		7	<u> </u>			<u> </u>		<u> </u>		<u> </u>					<u> </u>	
		8	\rfloor		<u> </u>		_	<u> </u>	<u>L</u>			<u> </u>		<u> </u>		Figure 4-16c

	A D D	R	<u>co</u>	DE	HOME	E 0	ר מ	THE	RA	NG	E				TC	ONE	DURATION	
	8 3 0	0	4	7						•		_	$\neg \neg$			$\overline{\mathcal{C}}$	'/4	0
		1	4	2											-	\mathcal{C}	74	GIVE
		2	5	1									i			F	1/4	ME
		3	5	3									i			G	1/4	A
EET		4	9	5									İ	İ		Ā	1/2	HOME
SH		5	3	/									İ	i		F	1/8	WHERE
CODING		6	3	0									İ			E	1/8	THE
OO		7	6	£									Ì			$\overline{\mathcal{D}}$	3/8	RUFF-
		8	3	6									Ì	•		Вь	1/8	A-
		9	5	6									Ì			ВЬ	1/4	LO
	ı	Α	9	6												Bb	1/2	ROAM
		В	3	ىرى												A	1/8	WHERE
		С	3	6												Bb	1/8	THE
EΜ		Ď	9	8												C	1/2	DEFR
SYSTEM		E	3	/												4	1/₽	AND
		F	3	/												¥	1/8	THE
TRAINING	8	0	5	/												F	1/4	ANT-
٦A١		1	5	0												E	1/4	E-
		2	5	/												F	1/4	LOPE
MICROCOMPUTER		3	1	3												G	whole	PLAY
MPU		4	4	C												\mathcal{C}	1/4	WHERE
CO		5	4	C										ŀ		C	1/4	SEL-
SRO		6	5	/												F	1/4	DoM
N.		7	5	3												G	1/4	IS
		8	9	5											-	A	1/2	HEARD
		9	3	/												F	48	A
S		Α	3	0				·								E_ D	1/8	DIZ-
SYSTEMS		В	6	E													3/8	200R-
YST		С		6					ļ		ļ					Вb	1/8	AG
		D	5	6												Bb	1/4	ING
COMPUTER		E	9	6												Bb	1/2	WORD
MP		F	3	6												Rb	1/8	AND
	8	0	3	6	<u> </u>									.		ВЬ	1/8	THE
NTEGRAT ED		1	7		L				·		_					A	3/8	ZKIEZ
Æ		2	3	3												G	1/2	ARE
ĒĞ		3	5	/_										<u> </u>		F	1/4	NOT
Z		4	7	0												E	3/2	CLOUD-
		5	3		ļ	<u> </u>		L.,								F	<u> </u>	· Y
		6	<u> </u>	3	<u> </u>			<u> </u>			<u> </u>		<u> </u>			G	<u> </u>	ALL
		7	<u> /</u>	<u>/</u>	<u> </u>	<u> </u>		J.					 	 , , !	د م.	F	Piguro 4 172	_ ⊅Đ ^ỷ
	l	8	F	F	<u></u>	E	N	D		0	F	L	1	\mathcal{U}	N	<u> </u>	Figure 4-17a	

	Α	D D R	CODE	1111	DIC			2WITO		,	_	<u>,-</u>				
	8 ,	33 o	55											A	1/4	WHAT
2 3 5			35									_ _	_	9_	1/8	SHALL
3 5 5		2												A	1/8	ω£
		3	55											A	1/4	D۵
		4	: : :												48	
	R.	5												4	1/2	
8 5/	S	6					1				Ť			A		
8 5/		7			i	1	1	1			Ţ	Ť	ď	<u>,</u> か		
9 55		8			1						·Ì	Ť				
A 5 3		9									T	T		A		
B 3 3			• •		i		1				i	j	Ti.	G		WHAT
C 333 G 1/4 Do E 33 G 1/4 Do F 33 G 1/4 Thurst O 5 S 3 G 1/4 Thurst O 5 S 3 G 1/4 Thurst O 6 S 1/4 Thurst O 7 S 5 G 1/4 Thurst O 8 S 1/4 Thurst O 8 S 1/4 Thurst O 9 S 1/4 Thurst O 1 S 1/4					H						T	Ť		<u>.</u>	1/0	CHALL
D S S D G W DO	-	,				1	1		+	i		寸				
	≥			 			+				i				<i>Y.</i> /	1
8 35	STE			<u> </u>		+	+	+ +		1	+	_				
8 35	S.L.			 		\dashv	-		-	_ <u> </u>	+	- 				
8 35	<u>يا</u> ح			<u>l </u>	<u>l 1</u>	+	+	+ +		<u> </u>	+		+	<u> </u>		
8 35	≥l <u>°</u> ≥l			<u> </u>	<u>i </u>		t		-	-	-	+	寸	$\frac{\alpha}{C}$		
8 35	F 			<u> </u> 	<u> </u>	\perp	+			-		_	+	$\overline{\mathcal{E}}$		1
8 35	#L		12/2	<u> </u>	1 1	+	+	 	-	1	1		+	<u>-</u> C		1
8 35	5 -		J -1 -1	<u> </u>		+	<u> </u> 	.	-		-	\dashv	1	1		
8 35	<u> </u>			<u>l</u>	\vdash	+	+	+	-		-					
8 35				<u> </u>	\vdash	+	-+				1			<u>7</u>		
8 35	٣ <u> </u>		د ا ا	<u> </u>		1	\dashv				<u>l</u>			<u>n</u>		ı
9 35 A	≅			<u> </u>		-	-				<u> </u>					
A 55 A 1/4 DRINK- B 57 B 57 B 1/4 EN C 58 C 1/4 SAIL- D 5A D 1/4 A 2 A 2 A 2 A 2 A 2 A 2 A 2 A 2 A 2 A	<u> </u>			<u> </u>	<u> </u>	-	+				-			<u> </u>		
C 5 8 D 1/4 AP E 5 8 D 1/4 AP E 5 8 D 1/4 Y O 8 O 5 3 D 1/4 T O 1 5 O E 1/4 T O 3 8 D 1/2 MORN- O 4 F F F N D O F T U N E O 6 T U N E O 7 T T T T T O T T T T T O T T T T O T T T T O T T T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T O T T O T			35	<u>{ </u>			-	+	-					// /		70 14
C 5 8 D 1/4 AP E 5 8 D 1/4 AP E 5 8 D 1/4 Y O 8 O 5 3 D 1/4 T O 1 5 O E 1/4 T O 3 8 D 1/2 MORN- O 4 F F F N D O F T U N E O 6 T U N E O 7 T T T T T O T T T T T O T T T T O T T T T O T T T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T T O T O T T O T	SP			<u> </u>	<u> </u>	_	1							<u>H</u>		
2 8 E D 1/2 MORN- 3 8 E D D 1/2 ING- 4 FF ENDOFTUNE 5 6 7	[]_			<u> </u>		_	_	<u> </u>	•				.	<u>n</u>		
2 8 E D 1/2 MORN- 3 8 E D D 1/2 ING- 4 FF ENDOFTUNE 5 6 7	S S			!		-	+		-	- 1	<u> </u>	<u>†</u>	<u> </u>			
2 8 E D 1/2 MORN- 3 8 E D D 1/2 ING- 4 FF ENDOFTUNE 5 6 7	8			<u>.</u>	<u> </u>	1	+	1 1	_ {	_	- 1	1	<u>.</u> 			
2 8 E D 1/2 MORN- 3 8 E D D 1/2 ING- 4 FF ENDOFTUNE 5 6 7	5			<u> </u>	<u> </u>	H	_	1 1	. [\ 	1	- 1	<u>.</u>		
2 8 E D 1/2 MORN- 3 8 E D D 1/2 ING- 4 FF ENDOFTUNE 5 6 7	₹ —			1	<u> </u>		$\frac{1}{1}$	1 1	·}		<u> </u>	<u> </u>	1			·
2 8 E D 1/2 MORN- 3 8 E D D 1/2 ING- 4 FF ENDOFTUNE 5 6 7	S 8		1 /	<u> </u>	<u> </u>	1		.			 	<u> </u>	<u> </u>			10
3			+ +-	<u> </u>	<u> </u>	1	<u> </u>					<u> </u>	\ \ \			
5 6 7	¥			<u> </u>	Ļ		.					1				
5 6 7		. 3		-	<u> </u>		_ \				1				1/2	ING
7	Ξ <u> </u>		FF		E	$ \mathcal{V} $	D	0	F	_	1	<u> U</u>	N	E_		
7	_															
75,000 4 473			\perp													
8		7									-					
4-47	Ì	8			_									Fi	gure 4-17b	

4.3.4 Music Recording Program

OPTIONAL EXERCISE

Develop a program that will play notes entered from the keyboard, recording the tune as it is played. Define the hexadecimal keys to represent sixteen notes in the key of C.

С	D	E	F
F	G	A	В
В	С	D	Е
E	F	G	A

Define the command keys for playing and editing the music:

Load a starting address (optionally) ADDR followed by a four digit address. Otherwise use the last address entered. BRK Set a musical key (to be followed by a note, or by sharp or flat and a note). MEM Sharp (to precede a note) REG Flat (to precede a note) CLR Delete (from the recorded tune) the last note played, replacing it with the stop code (FF). RUN Play the tune from the beginning to the end, and wait for a new note to be added to the tune. Play the next note recorded (if any) and wait STEP for a new note to be added.

Enter a rest in the tune.

NEXT

To record a tune the musician will enter:

ADDR XXXX	to locate the tune
REG D	(for example) to set the key of
	D flat.
CLR	to delete any note already recorded at
	that location, and prepare to replace it.

Now enter the successive notes. The program must transpose the note of the selected musical key into a note in the chromatic scale, play that note while the hexadecimal key is held down, and measure the duration of the note. When the key is released, generate and store the code for the tune and duration.

To end the recording enter any note or a rest (NEXT) and press CLR to replace it with the stop code.

To play the tune back, press ADDR, RUN.

To edit the tune, press ADDR, STEP, STEP, STEP etc. to play one note at a time. Replace any desired note by CLR and the desired note.

Development of this program is left as an exercise for the student. The relationship between the musical keys (C, D flat, etc.) and the meaning of the hex keys is shown in Figure 4-18. The hex code given for each note is the whole note code shown in Figure 4-12.

Hex Key	С		C#]	D .	D#		E		F	
0	E	04	Ð#	03	E	04	D#	03	E	04	Ξ	04
1	F	05	F	05	F#	06	F	05	F#	06	F	05
2	G	07	F#	06	G	07	G	07	G#	08	G	07
3	A	09	G#	08	A	09	G#	08	A	09	A	09
4	В	OВ	A#	0A	В	OB	A#	0A	В	OB	A#	0A
5	С	0C	С	0C	С	0C	C.	0C	C∦	OD	С	oc
6	D	0E	C#	0D	D	0E	D	0E	D#	0 F	D	0₽
7	E	10	D#	0F	E	10	D#	OF	E	10	E	10
8	F	11	F	11	F#	12	F	11	F#	12	F	11
9	G	13	F#	12	G	13	G	13	G#	14	G	13
.A	A	15	G ∦	14	A	15	G#	14	A	15	A	15
В	В	17	A#	16	B.	17	A#	16	В	17	A#	16
C	С	18	С	18	С	18	С	18	C#	19	С	18
D	D	1A	C#	19	D	1A	D	1A	D#	1B	D	1A
E	E	1C	D ∦	1B	E	1C	D#	1B	E	1C	С	1C
F	F	1D	F	1D	F#	1E	F	1D	F#	1E	F	1D

Hex Key	F#		G		G#.		A		A#		В	
0	F	05	E	04	E	04	Ė	04	D#	03	E.	04
1	F#	06	F#	06	F	05	F#	06	F	05	F#	06
2	G#	08	G	07	G	07	G #	0.8	G	07	G #	08
3	A#	ØΑ	A	09	G#	08	A	09	Α	0.9	A#	0A
4	В	OB	В	OB	A#	0A	В	ОВ	A#	0A	В	ОВ
5 6	C#	0D	С	0C	С	OC	C#	0D	С	0C	C∦	OD
6	D#	0F	D	0E	C#	0D	D	0E	D	0E	D#	0F
7	F	11	E	10	D#	OF	E	10	D#	0F	E	10
8	F#	12	F#	12	F	11	F#	12	F	11	F#	12
9	G#	14	G	13	G	13	G#	14	G	13	G#	14
A	A#	16	A	15	G#	14	A	15	A	15	A#	16
В	В	17	В	17	A#	16	В	17	A#	16	В	17
C D	C#	19	С	18	С	18	C#	19	C _.	18	C#	19
D	D#	1B	ם	1A	C#	19	D	1A	D	1A	D#	1B
E	F	1D	E	1C	D#	1B	E	10	D#	1B	E	1C
F	F#	1E	F#	1E	F	1D	F#	1E	F	1D	F	.1D

Music Recording Program, Hex Key Chart

4.4 MULTI-BIT OUTPUT

A multi-bit output can represent a continuous variable to any desired precision. The output is usually in the form of a binary number with each bit having a weighted value (e.g. 1,2,4,8,16---); this must be converted to a voltage or current by external hardware. Section 4.5 deals with this procedure. Another possibility, occasionally used as a display device, is to illuminate an LED as a pointer. A prototype automobile speedometer has been shown with an LED at each mile per hour position; here all of the lower values are illuminated, up to and including the actual speed. We will modify the tune program of Section 4.3.3 to display the tone in this fashion, using the LED's of port 1A.

In the program of Figure 4-15 the interrupt service obtains a note to be played and makes a conditional jump if the note is a rest. This is a good place to insert a patch to display the tone. At 825A replace JZ 826A by JMP 8280, where we will place the patch.

We will display the notes as follows:

	NOTES	CODES	DISPLAY
	C,C#,D,D#	00,01,02,03	0000001
	E,F,F [#] ,G	04,05,06,07	00000011
	G^{\sharp} , A, A^{\sharp} , B	08,09,0A,0B	00000111
Octave of mi	ddle C		
	C,C#,D,D#	OC,OD,OE,OF	00001111
	E,F,F [#] ,G	10,11,12,13	00011111
	G#,A,A#,B	14,15,16,17	00111111
Octave above	middle C		
	C,C#,D,D#	18,19,1A,1B	01111111
	E,F,F [#]	1C,1D,1E	11111111
	Rest		00000000

The patch must save the note and the flag, and it must include the JZ 826A instruction that was replaced. We can obtain the desired display by masking unwanted bits and shifting, so that the codes 00,01,02,03 are transformed to 00, and 04,05,06,07 are transformed to 01, etc. Then increment the result so that the values range from 01, to 08. Now this procedure will shift from one to eight 1's into register H:

LXI H,00FF

LOOP DAD H

DCR A

JNZ LOOP

Register H can be displayed in port 1A. Figure 4-19 shows the patch. For many tunes it may be more interesting to mask for the three low bits and omit the shifting, so each note within a small range will be displayed differently.

	A D D	R	.co	DE	PATC	-п —	10		3PI	JAI	-10	JINE.				
	8 28	0	F	5		P	U	S	\overline{H}		P	5	W			Lave note
		1	2	1		_	X	I		14		0	0	7	E	Clear H
	<u> </u>	2	F	F												Load I with I'm
-		3	0	0			,					,				to shift into H
SHEET		4	C	A		3	Z			8	2	9	_			Bers Alas is set
		5	9	/									_			Low rest -
PODING		6	8	2	_											signo to display 10
Į O		7 .	E	6		Ą	N	1	•	/	\mathcal{C}					Mark for
		8	/	C												Mark for lite 2, 3, 4
		9	/	F		R	A	R								Shift to law lite
		Α	/	F		R	A	R								
		В	3	0	-	<u>I</u>	N	R		A						(A) from 01 5 08
<	828	C	2	9		<u>D</u>	A	D		H						Shift I into (H)
SYSTEM		D ′	3	<i>\(\)</i>		0	\mathcal{C}	R		A						until (A) = 0
SYS		E	0	2		J	N	7		8	2	8	C			
G		F	8	C												·
Z	8 29	0	8	2				 								
RA	829	1	7	\mathcal{C}_{\perp}		M	0	V		A	,	HR	_			Display shifted 1's
R		2	D	3		0	U	<i>T</i>		<u>P</u>	0	R	<u></u>	/	A	in LED's
JTE		3	0	4						_	•					
MP		4	F	/			_	P		P	S	W				
M ICROCOMP		5	C	17		J	군			8	2	6	A			Exit if Rest
CRC		6	6	A												(replace patched)
Σ		7	8	2				_								instruction)
		8	C	3	· .	-										
	1		سی					<u> </u>								
S)		Ά	8	2				<u> </u> 								
Ē		В	 					 			.					
3YS		C						<u>.</u>								·
رن درر		D	<u> </u>					[[
Ë		E	Į .					<u> </u> 								·
INTEGRATED COMPUTER SYSTEMS	<u> </u>	F ·				<u></u>	_	 		,,		1			a	250
000	000	0	 ^			P		7	C	H 8	1	A	-		8	25A Replace=) 52 826A
TEL	825	<u>Н</u>	6	3	. 	J	M	P		8	2	8	0	·	_	Keplaces
3RA	 	<u>//</u>	8	0				-				ļ				St 826A
TEG	<u> </u>	?	8	2		<u> </u> 		<u> </u>			 	<u> </u>	<u> </u> 			
Z	<u> </u>		 	[<u> </u> 		<u> </u>			<u>l .</u>	<u> </u>	<u> </u> •	<u> </u>		
	<u> </u>		<u> </u>	<u> </u>			<u> </u>	<u> </u>			<u>. </u>		<u>. </u>	<u> </u>		
	<u> </u>		<u> </u>		<u> </u>		<u> </u>				<u> </u>	<u>!</u>		<u> </u>	<u> </u>	
			<u> </u>			<u> </u>	 	<u> </u>	<u> </u>		<u> </u>	<u> </u>	 	 		Figure 4-19
	<u></u>		Ц	L		Щ	<u> </u>	Ь	<u> </u>		L	Ь—	Ь			


4.5 ANALOG VOLTAGE GENERATION

Probably the most common analog signal is a variable voltage. The remainder of this chapter and most of Chapter 5 are concerned with variable voltage signals and their interface with the computer.

Clearly a variable voltage can be generated by a pulse width modulated signal integrated by resistors and capacitors; we will use such a generator in Chapter 5. Other schemes involve multi-bit output.

4.5.1 Binary Summing Circuit

Consider the network shown in Figure 4-20.



Note: Resistance and reference voltage shown are selected for convenience of discussion; they are not typical values.

Binary Summing Circuit
Figure 4-20


Each of the switches, labelled 1,2,4, and 8, represents a contact closure or a transistor switch operated by one bit of the computer output. If switch 8 is closed, a current of 8 milliampers flows through the 1K resistor and generates an 8 millivolt signal across the 1 ohm summing resistor. If switch 4 is also closed, a current of 4 milliamperes flows through the 2K resistor; the two currents are summed to generate 12 millivolts at the summing junction. Thus any combination of the four switches generates an analog voltage proportional to the binary output as shown in Figure 4-21. The output amplifier generates a more useful signal level.

Bit Value	Resistor	Current	
1 2 4 8	8K 4K 2K 1K	1 ma 2 ma 4 ma 8 ma	
Binary	Parallel		
Value	Resistance	Current	Voltage
0000		0	0.0
0001	8000	1	0.001
0010	4000	2 3	0.002
0011	2667		0.003
0100	2000	4	0.004
0101	1600	5	0.005
0110	1333	6	0.006
0111	1143	7	0.007
1000	1000	8	0.008
1001	889	9	0.009
1010	800	10	0.010
1011	727	11	0.011
1100	667	12	0.012
1101	585 533	13	0.013
1110	571 522	14	0.014
1111	533	15	0.015


Numerical Vaues for Circuit of 4-12
Figure 4-21

The accuracy of this device is limited by the influence of the voltage at the summing resistor; as more bits are used in the conversion, this becomes more significant, but is is largely overcome by the use of an operational amplifier, as shown in Figure 4-22. With this connection, the op-amp output is inverted from the input signal; the current from the resistor network actually flows to the op-amp output through the feedback resistor, and the voltage at the summing junction is held very close to ground, so that the crosstalk between bits (i.e. the influence of one bit on the signal generated by another) is very small. For a detailed discussion of operational amplifiers, the student is referred to Wait, Huelsman and Vorn, "Introduction to Operational Amplifier Theory and Applications", McGraw-Hill, 1975. This particular subject is discussed in Chapter 1, page 11.

Even with the op-amp summing circuit, the binary weighted network suffers from the wide range of precision resistor values required. For a modest number of bits (up to 8 or even 12) these can be obtained with discrete resistors, but a range from 1k to 128K (for an eight bit converter) is impractical for monolithic construction. The R-2R ladder network overcomes this problem.



Binary Summing Circuit with OP AMP
Figure 4-22




R-2R Ladder Network
Figure 4-23


4.5.2 R-2R Ladder Network

Figure 4-23 shows an R-2R Ladder Network for digital to analog conversion. In this circuit bipolar (i.e. double throw) switches are required, so that for each bit a resistor is connected either to the reference voltage or to ground. If all bits are 0, then all connections go to ground and the output is 0 volts; if any bit is 1, its resistor is connected to the reference voltage and injects current into the network to develop a positive output voltage.

The R-2R network has two major advantages: only two resistor values are used, and they differ only by a factor of 2, so it can readily be constructed as a monolithic circuit; and it has a constant impedance independent of the binary input. The figure below shows an equivalent circuit for the case where the most significant bit is a 1 and the remining bits are 0.



Looking to the left along the circuit from any node, with all of the less significant bits 0, one always sees an impedance of 2R to ground as depicted in Figures 4-24a through 4-24c. Now, if the 2R resistor for the most significant bit is connected to the positive reference voltage, a simple voltage divider is formed, giving an output signal equal to half the reference voltage as shown in Figure 4-24d.






FIGURE 4-24c







FIGURE 4-24d

Binary Value 0100








Equivalent Circuits for Single Bit = 1 Figure 4-25

Figure 4-25 shows the voltages for two other cases where a single bit is 1. When multiple bits are 1's, their voltages add, to give an output proportional to the binary input and the reference voltage.


$$V_{out} = \frac{Binary\ Value}{2^n} V_{ref}$$

The output circuit sees a source impedance equal to R, from the parallel combination of the 2R resistor for the high bit and the ladder network to the left. Thus, the Thevenin equivalent circuit for the ladder network is the voltage given above with a series resistance equal to R, as shown in Figure 4-26.

The R-2R Ladder has been discussed in detail because it is used in the Ferranti D/A Converter included on the interface board. The operation of this device is discussed in the next section. It drives an operational amplifier, also shown in Figure 4-26, to isolate the load from the converter. A pot provides for adjustment of the full scale output, to compensate for error in the reference voltage and the value of R. In a system designed for a single purpose much less adjustment range would generally be provided, but in the interface board it was considered desirable to have a wide range to allow for various experiments.



R - 2R LADDER EQUIVALENT CIRCUIT



D/A Converter Output Circuit
Figure 4-26

4.6 FERRANTI D/A CONVERTER

In this section we will describe the Ferranti ZN 425E Digital to Analog/ Analog to Digital Converter, and experiment with its D/A mode. Chapter 5 deals with analog to digital input using the 425.

The device is a monolithic 8 bit D/A converter using an R-2R ladder network. It contains an internal voltage reference source and a binary counter used for A/D conversion. Figure 4-27 is a block diagram of the device, with its inputs and outputs.

Vcc. FERRANTI ZN 425E 16 2.55 VOLT REF R-2R LADDER 500K + LM324 NETWORK ANALOG OUI OUI Vref IN .22#f BIPOLAR SWITCHES \$10K 8255 #1 130 181 1B2 **1.B**3 1B4 1B5 12 1B6 13 1B7 1K LOGIC INPUT SELECT SWITCHES COUNT 1C0 8 BIT BINARY COUNTER TIMER 2 OUTPUT CLOCK D/A OUTPUT Ł RESET -PORT 2B3 50K BUFFERED ANALOG INPUT TIMER 2 GATE **≸**18K COUNT CONTROL INTERRUPT PORT 2C3 REQUEST


Ferranti D/A Converter
Figure 4-27


4.6.1 D/A Circuit Input and Output

The 425 has an eight bit port for digital data, connected to port 1B of 8255 1. These 8 bits control the bipolar switches for the R-2R ladder network. An internal circuit generates a 2.55 volt reference voltage for the ladder, although an external source can be connected. The analog output voltage appears at pin 14 and is connected to two op-amps. One of these (at the upper right of Figure 4-23) has a pot for full scale output adjustment as discussed in Section 4.5, and the op-amp generates a buffered analog output signal available at a tie block. This is the output signal to be used in the experiments of the following sections of Chapter 4.

4.6.2 D/A Circuit Control Signals

A count control signal at pin 2 of the 425 determines whether the eight bit digital data port is to be input to the 425 or output from the 425. When this signal from port 1C0 is low, the 425 accepts digital data from port 1B and converts the binary data to an analog voltage. This is the mode we will use in the remainder of Chapter 4. This signal also forces a NAND gate output high to give an enabling signal to Timer 2 gate input; in this mode, Timer 2 is independent of the D/A circuit and can be used for other purposes. The A/D interrupt control (port 2C3) should be low to inhibit any interrupt from the A/D comparator.





Keyboard to Voltage Program Flow and Circuit Connection
Figure 4-28

We will discuss the remaining signals shown in Figure 4-27 in the next chapter, since they are concerned only with A/D input. To operate the 425 in D/A output mode, the following procedure should be used:

MVI A,80 Program 8255 #1

OUT CNT 1 A out B out C out

MVI A,92 Program 8255 #2

OUT CNT 2 A in B in C out

This sets count control (1C0) and interrupt control (2C3) low, as well as programming port 1B for output to allow writing data to the D/A converter.

4.6.3 Generating an Analog Voltage

EXERCISE

Write a program to accept data from the keyboard and write the data to the D/A converter. Observe this voltage at the ANALOG OUT tie block with a voltmeter. Adjust the full scale output to make the least significant bit of the data byte correspond to 10 millivolts. Figure 4-28 shows the program flow and the voltmeter connection.

DIGITAL TO ANALOG OUTPUT


For a 10 millivolt least count, full scale output should be 2.55 volts when the digital value is FF (=255). It is easier to read 2.50 volts on the meter, so key in FA (=250). Remember, you press a command key following the hex value. Adjust the output pot. Now key in various hexadecimal values and see that the output correctly follows the keyed value.

4.7 FUNCTION GENERATOR


The microprocessor, with the D/A converter, can be used to generate an analog signal that varies over time. If the variation of the signal repeats itself in a predictable manner, the result is a wave. The procedure of repeating a sequence of analog signals over time is called waveform synthesis or function generation. In this section we will experiment with several such functions, including sawtooth and triangular.

Unfortunately, the microprocessor is too slow to generate signals at useful frequencies for most purposes, typically being limited to less than one Hertz. However, some control applications do want very low frequency signals. Another possible use for waveform synthesis is examination of complex waveforms resulting from harmonics or the combination of non-harmonic frequencies, when real-time operation is not required.

Positive Sawtooth



Negative Sawtooth






Figure 4-29

4.7.1 Voltage Ramps

One of the commonly needed control functions is a voltage ramp - an output voltage that increases or decreases linearly with time. Figure 4-29 shows positive and negative sawtooth functions and a triangular wave generator. The flow diagrams shown could be simple loops in a main program with some delay built in, but more probably each would be in an interrupt service routine invoked by a timer. The rate of increase or decrease is set by the time interval loaded to the timer.

If a full scale sawtooth is to be generated the service routine can read the present output voltage from the output port, increment the value, and output the new voltage. (Remember that a port programmed for output can be read). The service routine can be as simple as this:

PUSH	PSW	Save A and F
MVI	A,01	Re-enable timer 0
OUT	CNT 2	Interrupt
IN	PORT 1B	Read voltage
INR	A	Increment
OUT	PORT 1 B	Output voltage
POP	PSW	Restore A,F
EI		
RET		

Change INR A to DCR A for a negative sawtooth.

DIGITAL TO ANALOG OUTPUT

This page intentionally left blank

4.7.1.1 Voltage Ramp Program

EXERCISE:

Write a program to generate a positive sawtooth waveform using the above interrupt service routine. The main program must initialize the ports and timers. Then it has no further function, so it can end with an instruction that jumps to itself. The signal will appear at the Analog Out tie block. Connect your voltmeter across Analog Out to GND and observe the voltage increase gradually from zero to full scale (about 2.55 volts) and drop back to zero, in cycles of about 8 seconds.

You can generate a negative sawtooth function by changing the INR A instruction in the Interrupt Service Routine to DCR A.

DIGITAL TO ANALOG OUTPUT

4.7.1.2 Triangular Wave Program

EXERCISE:

Write a program to generate a triangular waveform. The program must store a flag to indicate whether the voltage is increasing or decreasing. It will also need maximum amplitude data if the output is to be less than full scale. Figure 4-30 is a flow diagram of a service routine to generate a triangular function.

Rewrite the service routine of the previous program to compare the voltage with a maximum amplitude (stored at 8391) and to test an increase (FF) or decrease (00) flag stored at 8392. At the maximum voltage or at zero, reverse the flag. Use fixed values for the maximum amplitude and timer interval, or call for keyboard input of these if you wish. The next major exercise involves keyboard entry of data for a function generator.





Figure 4-30

4.7.2 Keyboard Controlled Function Generators

In this and following exercises we shall develop a program to generate different waveforms selected by keyboard commands. The first exercise will again generate the triangular wave; later an exponential will be generated by numerical integration. Generation of a sine wave could be added. This exercise reviews some important programming techniques: interrupt service, keyboard input, dispatch tables, and using the stack for addresses. It also introduces methods of passing arguments to subroutines, and a variable subroutine call.

EXERCISE:

write a program that repetitively increases the output voltage toward a target voltage and then gradually decreases it toward the complement of the original target. Accept keyboard data to set the rate of increase or decrease, and the target voltage. The rate can be adjusted either by adding a variable value to the output data at fixed time intervals (or subtracting the value for the decreasing ramp), or by incrementing (or decrementing) the output at a variable time interval. The latter approach gives a smoother ramp. The program shown in Figure 4-31 and following figures provides both approaches and also permits increasing or decreasing the rate by command key input. Timer 0 provides interval timing; it is used as a rate generator (mode 2) and interrupts the main program to add or subtract the voltage increment to the existing output data.



Keyboard Controlled Function Generator
Figure 4-31

DIGITAL TO ANALOG OUTPUT

When the output voltage is increased beyond the upper limit by adding the voltage increment, the voltage is set equal to the target and the mode is changed to decrease, and similarly when the output is decreased below the lower limit. This leads to a triangular output wave centered on half scale output. Section 4.7.2.5 describes the process in detail.

This page intentionally left blank.

4-83

DIGITAL TO ANALOG OUTPUT

4.7.2.1 Main Loop

In the main program (Figure 4-32) the display is controlled to show:

Time interval being used for interrupt

Voltage increment

Present output voltage

Keyboard inputs are accepted to alter the time interval, the voltage increment, or the target voltage. Numeric entry is optional; a command key is required, and processed as shown in the table below:

RUN Set time interval

STEP Set voltage increment


CLR Start ramp at zero

BRK Set voltage and clear increment

NEXT Store or complement target

Figure 4-32 shows the main program. After initialization and display of the initial values it repeatedly reads and displays the output voltage and tests the keyboard. When a key is pressed it calls ENTBY for new data and a command. The command is used to address an appropriate processing module.

RAMP GENERATOR INITIALIZE, DISPLAY, ACCEPT INPUT, DISPATCH



(to Figure 4-33)
Keyboard Controlled Function Generator


Figure 4-32

4.7.2.2 Dispatch for Keyboard Input

Dispatch is shown in Figure 4-33. We use the technique of dispatch tables and pushing addresses onto the stack: if you have not been using these techniques a review of Course 525, Section 7.5, "FLOW CONTROL TECHNIQUES".

Since all of the processes must return to the display of time interval and voltage increment, we will push that address onto the stack. The various processing modules can end with the return instruction instead of a three byte jump.

Then we add to the command key value (10H to 17H) the low byte of the dispatch table address minus 10H, so that MEM (10H) will direct us to the first location in the dispatch table. The dispatch low address byte is entered to L. Register H has already been loaded with 82. This dispatch address is pushed onto the stack. To reduce processing in the individual modules we will move the input data into register A and load HL with the address of the voltage increment (8391). Now a return will go to the appropriate module and the return address to the display function will be back on the top of the stack.



4-87

Some of the key input processing manipulates data that can also be changed by interrupt service. To prevent confusion the interrupts should be disabled while such processing is done. It is convenient to disable the interrupts by DI just before the "return" to the processing module, and enable just after the return from the processing module. Therefore, we have an EI instruction at the start of the main loop.

Since the monitor requires interrupts to operate in debug mode (STEP and BRK) it is desirable to modify the instructions that affect interrupts as you debug various parts of the program. Initially omit the instruction that enables the Timer O interrupt. Replace the DI instruction (before the "return" in dispatch) with RST4, so that the monitor will be called immediately before dispatching to the key processing module. Now you can either STEP or RUN through the main loop, using breakpoints as needed, but will always enter the monitor before dispatching. Since the timer interrupt is not enabled you can debug this part of the program even before writing the interrupt service routine.

After the main loop has been checked out replace the EI instruction at the beginning of the loop with a DI. Now the main loop, DWORD and ENTBY will operate without interruptions by the monitor, and you can try the various command entries very easily, always entering the monitor just before dispatch.

This page intentionally left blank.

4.7.2.3 Key Processing

Figure 4-34 shows the key processing modules. We enter the appropriate module with a return address (to the display function) in the stack, the key input in register A, and the address (8391) of the voltage increment in HL.

RUN sets the time interval. The input data byte is loaded to Timer 0 and stored at 8390 for display.

STEP stores the input byte at 8391 to set a new voltage increment. Since processing for RUN ends with MOV M,A; RET; we can simply dispatch to the MOV M,A instruction rather than duplicating it.

BRK stops the ramp and sets a fixed voltage. The ramp is stopped by setting the voltage increment (at 8391) to zero. Then the input data byte is written to PORT1B for the D/A output.


CLR writes the input data byte to the D/A output (00 if no data entered).

NEXT either sets a new target voltage (if a data byte was keyed in) or complements the old target voltage. Address the target voltage (8392) by INX H. ENTBY returns in register D a count of the number of hex keys entered. If this is zero, recover and complement the old target voltage; otherwise store the new data.


4-90

Enter key processing module from Dispatch with:

(A) = numeric data keyed (00 if none) (HL) = 8391 (address for \triangle v)



Function - Key Input Processing
Figure 4-34



Timer 0 Interrupt Service
Figure 4-35

4.7.2.4 Interrupt Service Routine

Interrupt service for timer 0 is shown in Figure 4-35. It performs the normal housekeeping duties of any interrupt service routine. At entry it saves the registers; at exit, it clears and re-enables the timer 0 interrupt flip-flop, restores the registers, enables interrupts and returns.

To provide for later exercises where other functions will be generated, the interrupt service routine enters a separate subroutine to perform the ramp calculation. Different subroutine calls are allowed (although at present only one will be used) by loading the subroutine's entry address from data memory. The procedure is:

LXI H,EXIT

Push an address for return

from the subroutine

LHLD FUNC

Push the stored entry

address for the subroutine

LXI H,8391

Load a data address

RET

Dispatch to the subroutine

The first function subroutine to be developed (TRIWV) is located at 8250. This address will be stored in memory locations 8398,99 to be loaded by interrupt service. Later we will make this a variable.

TRIWV needs as input data the present voltage, voltage increment, and increase/decrease flag. It returns the new voltage in register A.

We could require the function subroutine to read the voltage from PORT1B, load the other data from the defined addresses in memory, and

output the result to PORTIB. There are three advantages to the method chosen here:

- * The subroutine is "global". Another program could call the subroutine to operate on different data.
- * A different subroutine that needs the same data can be substituted for this one.
- * The function subroutine can be debugged by a temporary calling program.

The data needed by the function subroutine (arguments) can be passed in any of three ways:


- * Loaded into registers
- * Stored in memory locations reserved for this subroutine and its calling program
- * Stored in memory locations assigned to these particular data, with the address or addresses loaded into registers or into reserved memory locations.

Results can be returned in the same ways. In this program we will combine the first and third methods. The present voltage will be read from PORT1B by interrupt service and passed to the function subroutine in register A. The voltage increment and increase/decrease flag are in their assigned memory locations 8391 and 8392. Address 8391 is loaded into register pair HL and passed to the function. TRIWV obtains the increment from ((HL)) and the flag

from ((HL)+1). The function subroutine would work equally well if some other calling program passed it a different memory address, with different data stored there.

The subroutine returns the new voltage in register A. This is output to the D/A converter by the interrupt service routine as the first step of its exit procedure.

TRIWV



Triangual Wave Function Subroutine
Figure 4-36

4.7.2.5 Function Subroutine TRIWV

TRIWV calculates a new voltage by either adding or subtracting the voltage increment to the present voltage. It receives the following arguments (input data) from the calling program:

Location	Assignment
(A)	Present voltage
((HL))	Voltage increment
((HL)+1)	Target Voltage

The subroutine is shown in Figure 4-36. The increment is copied to register B and the present voltage is compared to the target to decide whether to add or subtract the increment. The new voltage is calculated and again compared with the target. If it was and still is less than the target, or if it was and still is greater, return with the new voltage in register A. If the voltage has passed the target, however, we will now complement the target voltage to be ready for the next entry, and return with the previous target voltage in register A to be output.

The result is a triangular waveform increasing until it reaches the target voltage and then decreasing to the complement of the voltage. The waveform is centered on 1.275 volts, half of full scale.

Note that TRIWV looks like any normal subroutine. It is not affected by the variable calling procedure, which could equally well be CALL TRIWV.

4.7.2.6 Instructions

Write the complete program in accordance with the flow charts presented. The solution shown in Figure 4-37 (a-h) follows the flow charts precisely and can be referred to if help is needed.

For display of the voltage in the main loop you can CALL DBYTE. For the sake of amusement, the program given in Figure 4-37 calls a subroutine to show the voltage in the LED'S as well as in the seven segment display. This subroutine has not been documented here; you can copy it, or figure it out, or just use DBYTE.

Memory assignments in the solution given are:

8200-8227	Initialize
8228-824F	Interrupt service
8250-827F	TRIWV function subroutine
8280-82A4	Main loop
82A5-82AC	Dispatch table
82AD-82DF	Key processing
82EB-82FF	Display subroutine
8390	Time interval
8391	Voltage increment
8392	Target Voltage
8398,99	Entry address for subroutine

FUNCTION GENERATUR - INITIALIAE

A D D	R	со	PE	FUNC	TI	ON	GE	NE	KAT.	UK	-	T IN .	ГЛТ	ייא	
820	0	3	Ε		M	7	I		A	,_	8	0			Program Forto
	1	8	0							7-					Part 1B Out
	2	2	3		0	U	T		C	N	T	7			
	3	0	7			_	İ		<u> —</u>		 		İ		
	4 .	3	Ė		M	V	\mathcal{T}		A		9	2			·
SHEET	5	9	2		<i>/</i> · ·	<u> </u>	<u></u> 		//	;	/	~	-		
	6						 -ナ		0	. ,	 —	2			
000 N I		2	3		0	ν	7		C	N	<i>[T</i>	2	<u> </u> 		
8[7	0	F				 						<u> </u>		7
	8	3	ϵ		M	V	I	<u> </u>	A		2	4	<u> </u>		Grogian Times O
	9	2	4		_		<u> </u>		_	_	_		<u>. </u>		Ligh byte
	Α	-	3		0	U	7		1	匚	M	<u>C</u>	7		Mode 2.
	В	1	7				_			_			$ldsymbol{ld}}}}}}$		Binary
	С	2	/		<u>_</u>	X	I		#	,	0	/	4	0	
<u> </u>	D	4	0							Ĺ					<u> </u>
MICHOCOMPUTER TRAINING SYSTEM	E	0	/												Initial Value
S	F	2	2		0	$\overline{\mathcal{H}}$	Z	D		8	3	9	0		
Z 8 2 /	0	9	0												//L) L At
Ž	1	8	3												\((8390) - At
<u> </u>	2	A	F		X	R	A		A						18391) = Dr
	3		2		S	テ	A		,,	8	3	9	2		
5	4	9	2			 	,	l		0	<u> </u>	/	<u> X</u>	l 	(8392) - target
∑	5	8	3		-	\vdash		 				-	\vdash		(will be clanged
<u> </u>	6	5	3	-	0	U	_	_	P	_	R	T	-	\mathcal{B}	by interrupt)
5	7		1		U		/	<u> </u>	<i>P</i>	0	<u> </u>	/ 	/	[<i>D</i> .]	V (DA)← 00
∑		0	اک		11			<u> </u>				<u> </u>			
	8	7	2		M	0	<i>V</i>	<u> </u>	1	,	14	<u> </u>			
	9	\mathcal{D}	3		0	U	†	 	7	I	M	0			(TIMI) E- Dt
<u>s</u>	A	•	4												
<u></u>	В	2	/.		L	Χ	I		H	,	8	2	5	0	<u> </u>
S	С	حی	0												Store address
χ	D ,	8	2						ļ						TON TRIWV
<u> </u>	E	2	2		S	\mathcal{H}	1	$ \mathcal{D} $		8	3	9	8		subroutine for
ğ	F	9	8											.	interrest service
	0	8	3									_			
	1	احی	E		M	V	I		A	,	0	1			Enable Finer O
<u> </u>	2	0	/							1					
ָב <u>ּ</u>	3	Ď	3		0	U	7		C	N	7	2	İ		interrupt
=	4	0	F												
-	5	C	3		7,	M	P		8	2	P	\sim			0. 41+
	6	8	0		J	. \		}	0	o	U.	<u>ں</u>			Jump to main los
	7	8	_					<u> </u>						1	<u> </u>
		1	 										1		n: 4 27-
	8	<u> </u>		• •		Ĺ.,	L			L		L			Figure 4-37a 4-99

	A D . D	R	C	DDE	FUN	CT]	ON	GENE		RAT	ror	-	IN	TEI	RRU	PT SERVICE
	8	0	Ţ	_					Т].			_	1	
		1	i			İ			i		T				1	
		2	T		1	ή_	†		†		\dagger					
		3	†		<u> </u>	i			<u> </u>			-			┢	
EET		4	t		<u> </u>	i			 	+					+	
SHE		5	╁		<u>. </u>	 	\vdash		1						+	
CODI NG	<u> </u>	6	╁		<u> </u>	<u> </u>										·
	<u> </u>	7	t		<u> </u>	<u> </u>			<u> </u>							· .
Ö	822		+	ريا -	<u> </u>	$\frac{1}{ \mathcal{P} }$	U	S	H		P	_	1		 	1.4:0
	<u> 0 </u>	9	F		<u> </u>	$ \mathcal{P} $	+				_	٦	W	۱.		Line D Lare registers
			E	5		5	<u>U</u>	<u>S</u>	H		<u>H</u>			_	-	Lave registers
	<u>1</u> I	В	 -	0		1/2	_	5			_					
	<u> </u>	C	<u> C</u>	5		P	U		<i>H</i>		B	2				
Σ			C	3	.	J	M	P	-	8	2	3	3			Jump past RST6
STE	<u> </u> 	D	3	3		<u> </u>										0 '
SYSTEM		E	8	2		<u> </u>			<u> </u>							
		F '	0	0	1	N	0	P								
TRAINING	8 23		E	7		R	<u>S</u>	\mathcal{I}	4					-		enter monitor
ВA		1	F	B		E	I		L.							enter monitor
-		2	<u>C</u>	9		R	E	7								
MICROCOMPUTER	823	3	2			4	X	I		4	/ -	E	<u>X</u>	エ	7	Thead EXIT
MPL		4	4	4		-					_			_		Faddress for
S		5	8	2												return from
8		6	E	5		P	U	S	H		\mathcal{H}					Suactions modules
≣		7	2	A		4	#	۷	\mathcal{D}		F	U	Ŋ	C		Mush Luction
		8	9	8												aldred for
		9	8.	3												dispatch to
ر,		Α	E	3		P	U	3	$\overline{\mathcal{H}}$		$\overline{\mathcal{H}}$					I direction module
SYSTEMS		В	2	1		1	X	I		Н		8	3	9	/	MHL = address
/ST		С	9	1												of Dr for
		D	8	3												Sucction madele
핃		E	D	\mathcal{B}		$\overline{\mathcal{I}}$	\overline{N}			\overline{P}	0	R	τ	7	$\vec{\mathcal{B}}$	(A) - present
COMPUTER		F .	0	3							_		_	<u>-</u>	_	Noltage
g	8 24	0	0	9		R	E	7								Dispatal to
		1	0	0		N	0	P			_					Sunction module
A		2	0	O	Ì	N	0	ρ								/
NTEGRATED		3	_	0		N	7)	P				7				
빍		4				70		-				_				
=¦		5	П					•					+			
Ì		6		i					:		\dashv			-		
Ì		7		T									\dashv			
İ		8		.			.				,		_			Figure 4-37b
1																

	A D D	R	со	DE_	FUNC		<u> </u>	GL	14721	<u> </u>	<u>-</u>			_		71 ±11221212 =
	8	Ō				-			•							
	·	1														
		2														
_		3														
EE	824	4	D	3		0	U	T		P	0	R	$\overline{\tau}$	7	B	FXTT
SH		5	0	5								,				Out to to an I sentemed
S		6		E		M	V	I		A		0	1			C 1 1 1 1 1 1 1 1 1 1
CODING SHEET		7	0			<u> </u>	-	_			1	_	·-	_		EXIT Output new voltage) Enable and clear Limes O interrupt
ပ	<u> </u>	8	D	3		0	//	7		6	N	$\overline{\tau}$	_ ~	_		Simble Smithenge
		9	0	5				_				, , , , , , , , , , , , , , , , , , ,	_			
		A	C	1		P	0	P		B						
		В	<u> </u>	/ 		P	0	P		D						
	<u> </u>	C	i -	/		/- <i> </i>		P		#						
Σ	<u>[</u>	D	E	/ 		P	0	P			0	/.1				
MI CROCOMPUTER TRAINI NG SYSTEM		E	F				0			/ -	S	W				
S	<u>.</u>	F	F	B		E	E	_								
S	<u> </u>	0	<u>C</u>	9		<u> </u>	=	/								
Z.	8		<u> </u>	<u> </u>		<u> </u>	-									
ΓRΑ	<u> </u> 1	1				<u> </u>										
۳.	1	2														
5	<u> </u>	3	<u> </u>													
MP.		4	ļ_	Щ												
$\frac{2}{2}$		5	<u> </u>											<u> </u>		
CRC		6		Ш										_		
≅		7	<u> </u>											_		
		8	<u></u>													
		9														
S.		A														
COMPUTER SYSTEMS		В			•											
YST		С														
R S		D														
TE		E			,											·
J₽		F .			,	,										
S	8	0														
		1		Ï												
AT		2		-									,			
8		3	İ											İ	İ	
NTEGRATED		4	i	1		İ										
_	-	5						:				ŀ				
•		6	1		r											
	į	7						r:	: 1	r I		-	l. -	i:	į	
•	1	8:			1					i						Figure 4-37c
	L		L			ŀ	-	F	<u> </u>	<u> </u>			<u> </u>	ـــــــــــــــــــــــــــــــــــ	E	1

FUNCTION GENERATOR - BALL TROLL TRULE

8 25 0 N/6 M O V B M O C B A C O A A C A C M P M O C M		<u> </u>	_R	со	DE_			, 		ON .			·				
2 8 E C M P M C S 260		8 25	0	4	6		M	0	V		B	,	M				(B) - Ar
3 2 2 JN C 8 2 6 0 Jhorthage = Insert 6 8 0 AD D B (A) - r' = r + DN 7 DA JC 8 2 6 Jhyrond FF go 8 6 6 Jhyrond FF go 8 7 DA JC 8 2 6 hyrond FF go 8 8 6 6 Jhyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 8 D 2 JN C 8 2 6 hyrond FF go 9 R 2 hyrond FF go 10 JN D P Hyrond FF go 10 JN D P Hyrond FF go 11 D P JC 8 2 6 hyrond FF go 12 JN C 8 2 6 hyrond FF go 13 P 2 hyrond FF go 14 Hyrond FF go 15 JN C 8 2 6 hyrond FF go 16 JN D P Hyrond FF go 17 JF C MP M 18 JP Hyrond FF go 18 JP Hyrond F		 	_1	2	3		<u>I</u>	N	X		H	`_					address target
3 2 2 5 N C 8 2 6 0		·	2	B	E		C	M	P		M						Commande) rotto (1)
	⊢!		3				J	N	C		8	2	6	0			Il mostraso > taract.
	E		4	6					:					_			on to authority
			5	8	2												go - Again San
B 6 6 9 8 2 A 6 E CMP M B D 2 JN C 8 2 6 6 Notage to tength C 6 6 D 8 2 E C 9 R E 7 B 26 0 9 0 S U B B C MP M A B E CMP M I DA J C 8 2 6 6 Jy below 00 go To reverse Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Notage Notage P 2 C MA A C 9 R E T B A C 9 R E T B C MA B C MA B	N.		6	8	0		A	\mathcal{D}	D		B						$(A) \leftarrow \alpha r' = \alpha r + \Lambda \alpha r$
B 6 6 9 8 2 A 6 E CMP M B D 2 JN C 8 2 6 6 Notage to tength C 6 6 D 8 2 E C 9 R E 7 B 26 0 9 0 S U B B C MP M A B E CMP M I DA J C 8 2 6 6 Jy below 00 go To reverse Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Compare new Notage to tength Notage Notage P 2 C MA A C 9 R E T B A C 9 R E T B C MA B C MA B			7	12	A						8	2	6	6			l' /
			8	6	6				:								to began
B D 2			9	8			ĺ										
B D 2 JN C 8 2 6 6 Nottage to target J past target J past target J past target J past target J past target J past target J past target J past			A	1 0	E		0	м	P		M	٠.					Can Day at a activ
C 66			В	7	2		5	N	<u> </u>			2	6	6	_		and to an to
E C 9 R E 7 C C C C C C C C C			С	6								<u>~</u>	9				I so + taket
E C 9 R E 7 C C C C C C C C C	E		D	8									·	,			To to the second
	/ST	_ :	E				R	F	$\overline{\tau}$		_			_	<u> </u>		Of it is the total
	1		F	10	1												chirt if not past
2 6 6		8 26	0	9	10		0				B						(1)/
2 6 6	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\			ו ל תו	A			0	2			2	1	6			$(H) = W = W - \Delta W$
3 P 2 CMP M Compare mend 4 B E CMP M Voltage to target 5 D O RNC 5 D O RNC 6 P MOV A, M Fleverse Compare mend roltage to target Lift if not past Lift if not past Complement target Lift if not past Complement target Reverse Lift if not past Complement target Lift if not past Complement target Lift if not past Complement target Lift if not past Complement target Lift if not past Complement target Lift if not past Complement Lift	TR		 -	/	_)	۲			8_	<u>a</u>	9	<u> </u>			Ja solow Olygo
A B E C M P M Notage to target 5 D O R N C C Cyit if not past 8 26 6 7 E MOV A, M Heverse 7 2 F C M A C M P M NOV M, A Soltage 8 7 7 MOV M, A Soltage 9 2 F C M A C P R E T N C R E M ENT, D Y B C C C C C C C C C C C C C C C C C C	ER	<u> </u>		0			-					·					10 reverse
B 77 MOV M, A Soltage 9 2 F C MA	5			18 12			1	M	n		м						Compare men
B 77 MOV M, A Soltage 9 2 F C MA	8			5	_			<u>/e </u>	_	-	' /	_	<u> </u>		-		woltage to larger
B 77 MOV M, A Soltage 9 2 F C MA	8	011		2		·		70			-	_		—	—	—	Edit if not past
B 77 MOV M, A Soltage 9 2 F C MA	띪	0 20	7	\			181	<i>U</i>			/+	,	/ V]				
B B C B C D ENTER WITH E $(A) = PRESENT$ VOLTAGE F $(AL) = INCREMENT$, Δv B O RETURN G A C RETURN F O RETURN G F O RETURN TARGET	Σļ				H	,					. 4		1				Complement target
B B C B C D ENTER WITH E $(A) = PRESENT$ VOLTAGE F $(AL) = INCREMENT$, Δv B O RETURN G A C RETURN F O RETURN G F O RETURN TARGET	Į į			17	71		M	0		.	/	,	H	Ш			solts ae
B C D ENTER WITH E $(A) = PRESENT VOLTAGE$ F $((AL)) = INCREMENT, \Delta V$ O 8 O $(AL) = NEW VOLTAGE$ 1 $(A) = NEW VOLTAGE$ 1 $(A) = NEW VOLTAGE$ 1 $(A) = NEW VOLTAGE$ 5 $(A) = NEW VOLTAGE$ 6 $(A) = NEW VOLTAGE$ 7 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1	- 1					·	5									—	Ketura with
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	શ		 -	<u>C</u>	9		K	E	<u></u>			_				—	v = old targel
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				<u> </u>	_ !												·
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SYS			 			<u> </u>		_		-			-		, ,	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							E	N		<u></u>	K						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	틹			Ļ		, •		/)	_	=		R	E	2	ENT VOLTAGE
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	퇽	_					((<u> </u>)	=	4	N	<u>C</u>	REMENT, AV
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		8					\vdash	1	<u>#</u>	_		<u>+</u>	/	<u>) </u>		=	THRGET VOLTAGE
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						i											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ϋ́						K	E		Ň	K			_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				_		,		(1+	<u>)</u>					W		VOLTAGE
	Ξļ	_						Ħ	7)					R	E	SSING TARGET
	ļ						A	7			V			F	4	0	WRETURN
	ļ								_					L			THRGET
7	ļ							7	A	R	G	Ε	1		<u>C</u>	0	MPLEMENTED
8			8			<u> </u>									_		riguer 4-37d

	A D D	R	со	DE												
	8 28	0	F	$ \mathcal{B} $		E	I									Enable after ken
		1 ·	2	A		7	H	L	D		8	3	9	0		processing
		2	9	0												1/L) - D£
_		3	8	3												/H) L DN
EET		4	C	D		0	ĪA	7	_	İ	カ	W	0	R	D	77.7
SH		5	<u>د</u> اً	1		Ī				<u> </u>					Ť	
NG]	6	2	2		<u> </u>	İ	-				<u>. </u>				·
COD	828	7	0	B		iァ	N			10	0	R	7	/	R	(A) 1 . T +
ပ	00.0	8	D	5		广	 ''	_	_	 	<u>0</u>	1	 	_		Lead output moltage Desplay voltage
		9	0	<u>D</u>		<u> </u>	1	/	,	 	D	au	-	0	l ,	moetane 1
		<u>-</u> А	E	B		۲	 	_	_	├	U	 	ے	/	-	Tesplay Nollage
	,	В	8			<u> </u>						<u> </u>		-		
		C				10	1		١,	!	_			1	. 	
Σ	1		<u>C</u>	2		<u> C</u>	A	٤	4		7,	<u>ن</u>	H	N	<u> </u>	Test beyloard
STEM	, . I	D	5	7		<u> </u>									 	
SYS		<u>E</u>	0	2	1	<u> </u>		_					•		· .	
		F .	2	2		IJ	N	ک		8	2	8	7			Loop it no ken
AI NI NG	8 29	0	8	7		<u> </u>							ı			,
RA		1	8	2							·					
H.		2	C	0		<u>C</u>	A	۷	۷		Ε	N	7	B	Y	(A) - command
Ҵ		3	3	6												(L) - data
MICROCOMPU		4	0	3												(D) - har ben count
S		5	5	\supset		M	0	L		E	_	7				(E) = Lata
8		6	2	1		<u>M</u> 	X	\mathcal{I}		\mathcal{H}		8	2	R	Ó	Funk address of
. <u>₹</u>		7	2	0							<i>'</i>					display Sunction
Ī		8	8	2							,					Las relition strong
ĺ		9.	E	سی		P	11	5	\mathcal{H}		$\overline{\mathcal{H}}$			_		brocess modules
		Α	C	6		A	V D	<u></u>	_	9		_		_		Add dispatch table
SYSTEMS		В	9	5		, -						'				address -10 to
STE		С	6			M	0	V		7	\neg	A	_			4 /
		D		<u>/</u>		M	0	V		1	7.	M				Command Len
띪		E	0 1	$\frac{\mathcal{E}}{\mathcal{A}}$		1	12	3	4	_	#	-				((ST) - dispatch
ED COMPUTER		- F !	77	<u> </u>		<u> </u>	<i>ν</i>	<u>ا د</u>	7		7			<u> </u>	·	1 address 1
Σį			2	<u> </u>		M	0	<u>レ</u> フ	- 1	H	<i>;</i>	E	2			(A) Latin lester
Ö		1	2	/		_	X	4	\dashv	#	→	8	3	9	_	(iddrawn) of
			9	/								<u> </u>		1	_	nollage instruent
ξĮ		2 ·		3		_								1		
NTEGRAT		3	1	3			$ \mathcal{I} $			Ļļ			_			
z		4	C	9	·	K	E	7					*			Jump to processed
		5		\Box			·									modula
1		6 ·														
ļ		7														
		8 .														Figure 4-37e
																4-103

	A D	D	R	c	DDE	FUN	CT1	CON	-	KE	Y I	PRC	CE	SSI	NG		
	8		0	Τ	\Box		\top										
			1	Ī			j-		1	\vdash	-	_		-	╁	-	
			2		\vdash		T		\vdash	_		┢		-	╢	-	
_			3	†	1	<u> </u>	\vdash	\vdash	\dagger	-		╁	-	_	_	-	
EE.			4	T	†		†	-	†	-	-	┢	╁	╁	╁	_	
CODI NG SHEET	82	A	5	A	#	 	M	F	M	-	_	_	_	┢	╁	╁	41 11 1
S	-		6	A	+	 	R		G	_		-	-	-	┢	-	Underined
00			7	A	1 /		A	D		R	-	Ė	╁	┢	╁	-	
O			8	B	•		10	T	E	_			+				/
	 -		9	A			R	U	5	<u> </u>		_	-	-	┝	-	Set Dr Set Dt
			Α	0	0		 	E	X	7	-	_	-	-	\vdash	-	Set Dt
			В	B	2		B	R	K	,						+	Set or reverse target
			С	•	4		10	/	R								Set Killed voltages
Ε̈́	82	A		מ	3		1/)	U	7	-	T	$ _{\mathcal{T}}$	M	2	-	_	Set Sived voltages Set voltages RUN Set Dt
SYSTEM			E	1	4				,		-	<u></u>	[• [0			P. 1 7
				2	\mathcal{B}		D	0	×	_	<u></u>		-	_		-	Load Times D
N	8 2	B	0	7	7		M	0		-	<u>н</u> М	_	A		-	-	address Dt
A	_ ~	<u> </u>	1	7	9		-				1-1	,	1				STEP Lt DN
TR	82	R		3	' '		1	V	i 		M			2			000
FR	UZ	<u> </u>	3		0		/ 1	<i>v</i>	-	_	M	-}-	0	0_			13KX Lit fixed N
MICROCOMPUTER TRAINING	82	R		D	-	-	0	<u> </u>	$ \tau $		P	^	R	+	/	2	BRK Let Lixed N Clear DN CLR Let N
S	o a	<u></u>	5	0				$\boldsymbol{\mathcal{U}}$	-	_	-		_	' -	_	9	CLR Let N
စ္ကုံ			6	C			R	ے	7								
딓			7		,			<u> </u>	/								
اِ			8		i		, 					_					
İ			9					┪						-			
İ			Α		i			_			_						
MS			В		i			ᅥ									
SYSTEMS			С		i			-							_		
			D		Ť			i									
COMPUTER			E		i		i	i									
<u>S</u>			F		1			_	1								
Şİ	8		0		j			寸									
			1	İ	i	ĺ		\dashv									
A			2	j	T		T	T	Ī	j	İ						
NTEGRAT ED			3		寸		1		1		_						
탉		_	4.	 	i		i				_						
-į			5		_ [İ	İ	j								
İ			6								j						
ĺ			7			Î		j	ì	İ	İ	İ	İ				
			8														Figure 4-37f

	A D D R	_ co	DE	FUN	CTI	ON	-	KE'	Y P	RO	CES	SI	NG	(c	ontinued)
	8 2 C 0	2	3		工	N	X		H						NEXT Let target
	1	1	4		I	N C	<u>X</u> R		D						Lent Low data entered
	2	/	5		TID	C	R	_	D D						NEXT fet target Lest for data entered
-	3	C	2		J	N	Z		8	2	C	1			It data entered
SHEET	4	C	8												vices to stance
	5	R	2												Taxaet voltage
CODING	6	7	E		M	0	VAVT		A	,	M				H data entered jump to store as target voltage Else complement old target Store target
00	7	2	F		CM	М	A			7					old target
	82C 8	7	7		M	0	1		M	,	A				Stone taxeet
	9	C	9		R	E	7			•					
	A														
	В														
	С														
SYSTEM	D														
.XS	Е .														
	F														
Ž	8 0			·											
TRAINING	1													-	
	2								}						
JTE	3		1							_					
MICROCOMPUTER	4.														
	5		_]												
S	6								[_[
Ξ	7	\perp	Ļ		!					_					
ļ	8	\perp	_ļ		_										
ļ	9	44							!						
S	A	1	_		_ ļ	_			_						
SYSTEMS	В		_						_						
SYS	C	+ 1	_		_		_		_						
	D		4		_	_									
COMPUTER	E F		4		_				_						
A P			_		_	4	4		-	_					
	8 0	+	4		ᆛ	_	_		_					- 1	
TED	1	++	_		_	_				_	\dashv				
¥.	2	++	+		4		4	_	_		_		_		
NTEGRAT	3	44	_		-	-	4		_	-	_	\dashv	_		
기	4	++	+		_	4	4	_	_	\dashv	_	_	-		
	5	+	-		Į.	.	_		1		-				
ļ	6 	+-	+		_	_	_	-	1	_			1		
ļ						_		l		-	-	l	Į		
١	8			1				1		\perp		\perp			Figure 4-37g

DISPLAY VOLTAGE SUBROUTINE

	A D D	R	cc	DDE	DIS	PL	¥Υ	VOI	JTA	GE	SU	BRO	TUC	INI	3	
	8	0	T			1	_							1	Г	
	i	1	i		1	i					Ė				Ì	· · · · · · · · · · · · · · · · · · ·
		2	T		 	† -						-			i -	
	<u> </u>	3	+-	┪—	-	╁	┢		-	\vdash	-	┢	 	-	-	
EET		4	╁	+-	1	<u> </u>						H			<u> </u>	
SHEI		5	╁		<u>!</u> 	<u> </u>										
SN		6	╁		<u>! </u>	<u> </u> 				┢			<u> </u>		<u> </u>	
CODING			<u> </u>		<u> </u> ·	<u> </u>									<u>l</u>	
ၓ		7 8	 		<u> </u> 											
			<u> </u>		<u> </u>	<u> </u>						<u> </u>			<u> </u>	
		9	<u> </u>		<u> </u>	 									. 	
	0 4 6	A .	<u> </u>		<u> </u> 	<u> </u>						Ļ				
	82E		C	D_{j}		C	A	1	4		<u>D</u>	B	又	<u> T</u>	E	Display voltage
5		С	9		<u> </u>	<u> </u>										
SYSTEM		D	10	2	1											
SYS		E	7	9		M	0	V		A	ز	C	Ċ			Lo shift oness
	·	F	2	1		4	X	I		1+		0	0_	F	F	To shift ones
Z	8 2 F	0	<u> </u>	F		<u> </u>					1					into (H)
MICROCOMPUTER TRAINING		1	0	0												Divide by 29 to
<u> </u>	82F	2	0	6		S	U	I		/	\mathcal{D}	<u> </u>				divide voltage range
픠		3	1	\mathcal{D}												divide voltage range into 9 segments When remainder
뢸		4	D	A		IJ	<u>C</u>			8	2	F	$\overline{\mathcal{B}}$			When I remainded
ဂ္ဂါ		5	F	$ \mathcal{B} $							_					less) than O
2		6	8	2			_		.							an & display
3		7	2	9		\supset	A	\mathcal{D}		4						Shift in one
	-	8	C	3		J	M	$\overline{\rho}$		<u>H</u> 8	2	F	2			Loop IN ones
İ		9	1				<i>/</i> ·۱			0	<u> </u>	•		:	-	× 0-3-42
İ		Α	9	2												
ξİ	82F	В	77	0		М	0	1		0		П		i		\mathcal{L}
IST TE	001	С	1	3		0		7		AP		H	7		A	Displayresult
SYSTEMS		D .	10	<u> </u>		\mathcal{O}	U	<u>-</u>		/	0	R	- -	\dashv	7	LED'W
E L		E	0	9	_	0	_	7						[
Şί		F .		- 1		17	_	7. P		\dashv		\dashv	_	긤		·
Š	8	0	1 <i>[]</i>	0		N	0	<u> </u>			-			<u>!</u>		
ပျ	<u> </u>			_			-	-	-				. +	_		
삠		1							-			_	-+	<u> </u>	_	
NTEGRATED COMPUTER		2									\dashv		_		ļ	
핅		3		<u> </u>			,			\dashv	_		_			
z		4		_ [_				_	_	
-		5		_ ļ			_		\dashv	.						_ _
Ļ		6		_ [.			
		7	ļ							ļ					_	
I		8							į							Figure 4-37h
Λ	-106															

4.7.2.7 Debugging

Debugging techniques for the main program were suggested in Section 4.7.2.2. These are repeated here, referring to addresses in the given solution.

- a) Omit OUT CNT2 at 8223 to avoid enabling timer interrupt.
- b) To debug dispatch loop omit EI at 8280 and DI at 82A3.
- c) To debug key processing modules enter DI at 8280 and RST4 at 82A3.
- d) To debug interrupt service enter RST5 at 8280 and EI at 82A3. Replace EI at end of interrupt service with DI at 824E. Now interrupt service will be called, with monitor interrupts enabled, after each key entry has been processed. The monitor will be disabled during key input and dispatch but enabled during key processing and interrupt service.
- e) To run the debugged program restore all of the modified instructions:

8223	OUT	CNT 2
824E	ΕI	
8280	ΕI	
82A3	DI	

As you develop your own program keep debugging in mind and provide for similar techniques. Keep a separate list of modified instructions to be sure you restore them all.

4.7.2.8 Program Operation

With the initial value of 40 for the time interval and 01 for the voltage increment, the output voltage will increase and decrease slowly enough to be observed in the display and on a voltmeter. Using NEXT will reverse the direction part way up or down. With an oscilloscope you can observe the triangular output at higher frequencies. Try entering smaller values of both time interval and voltage increment, keeping a constant ratio so that the total period is the same (see list below). Now observe the effect the on the waveform.

Voltage	Time	Total
Increment	Interval	Period
(STEP)	(RUN)	(Seconds)
01	40	4.096
02	80	4.096
03	C0	4.096
04	00	4.096
01	01	0.064
02	02	0.064
04	04	0.064
08	08	0.064
10	10	0.064
20	20	0.064
40	40	0.064

The CLR key starts the triangle from zero or from any desired value keyed in. This will be of more use in later exercises. BRK stops the function and sets the voltage to any value keyed in. This is convenient for calibrating the A/D output. Request a voltage and adjust the analog out pot to make the output agree with the voltmeter. Operate at a slower rate (press 0, RUN)

Enter 1.55 volts for the target by 9B,NEXT. Press CLR to start a ramp at zero. Observe the voltage climb to 1.55 and then drop to 1.00, (64 hex) and climb again. Press NEXT while it is rising and see it fall.

While the voltage is falling, press CLR to start at zero. Now the voltage will rise toward the 1.0 volt target, complement the target to give 1.55 volts, and continue to climb. Then it will resume the steady rise and fall between 1.0 and 1.55.

4.7.3 Exponential Function

The charging of a capacitor leads to a voltage which increases with time at a slowing rate as the capacitor voltage approaches the source voltage. (See Figure 4-38). The capacitor voltage is given by:

(a)
$$v = Q/C$$

where Q is the accumulated charge and C the capacitance. The charge is accumulated as current flows into the capacitor and is calculated from the time integral of the current.

(b)
$$Q = \int_{0}^{t} idt$$

The current through the resistor is proportional to the voltage across the resistor: the source voltage Vs minus the capacitor voltage at that instant.


(c)
$$i = \frac{1}{R}$$
 (Vs - v)

then

(d)
$$v' = \frac{1}{RC} \int_{C}^{t} (Vs - v) dt$$

which can be solved to give:

(e)
$$V' = Vs(1 - e^{-t/RC})$$





$$v_c = \frac{1}{RC} \int_0^t (v_s - v_c) dt$$

$$v_c = v_s (1 - c^{-t/RC})$$

Exponential Function
Figure 4-38

As t increases without limit the exponential term approaches zero and the capacitor voltage approaches the source voltage. With a digital computer we can solve the integral equation (d) numerically without resort to the explicit solution (e); doing so can generate the exponential function.


For numerical integration there is no infinitesimal time, so equation (d) is rewritten as:


(f)
$$V' = V + (Vs - v)\Delta t/RC$$

In this section we shall create a function subroutine to evaluate equation (f), to be called in place of TRIWV in our function generator program.

As the output voltage v approaches the source voltage Vs, it changes very slowly. To obtain a good representation of the exponential we must use two byte precision for the calculation. We will store the less significant byte of v in memory, and the more significant byte will be read from and output to PORT 1B.

This page intentionally left blank





Successive Charge/Discharge Cycles
Figure 4-39

Eventually v will stop changing, even though it is not yet quite equal to Vs. At this point we will start a discharge period, in which the source voltage is zero. Then:

(g) V' s V +
$$(0 - V)\Delta t/RC$$

Again, after some time, v will stop changing and we will switch back to the charging function. Successive charge/discharge cycles are shown in figure 4-39.


We will store two variables to control the charge or discharge. The source voltage Vs will be stored as hex data entered with MEM. A "switch variable" will represent the state of the switch shown in figure 4-39. The "target voltage" stored or complemented by NEXT (at 8392) will be used as the switch variable: if its most significant bit is one the voltage will increase toward Vs; if the most significant bit is zero the voltage will decrease toward ground. Thus the function of the NEXT key is preserved.

4.7.3.1 Exponential Waveform Generator

EXERCISE:

Modify and add to the program of Section 4.7.2 to generate either a triangular wave or an exponential. Accept keyboard input of source voltage (Vs), time interval Δ t, and the ratio Δ t/RC.

Data will be entered as one byte values with command keys, as before. Key input processing is shown in Figures 4-34 and 4-40, and described in the following subsections.



Key Selection of Waveform
Figure 4-40

4.7.3.2 Selecting the Waveform

Since the waveform is generated by interrupt service, this module must behave differently for the two different waveforms. The distinction is handled by storing a jump address in memory (at 8398, 99) according to the REG (for triangular) or MEM (for exponential) command. The interrupt service routine of the function generator program (Section 4.7.2) provides for the use of this variable subroutine address by:

LXI H, EXIT PUSH exit address

PUSH H

LHLD 8398 PUSH subroutine address

PUSH H

LXI H, 8391 Load data address

RET Dispatch to selected subroutine

4.7.3.3 Data Entry and Storage

As indicated in the table on the next page, there are two new variable data bytes to be stored in addition to the function address. The less significant byte of v is calculated and stored by EXPV. It is also to be cleared by the BRK and CLR keys. This is necessary in order to obtain a consistent result each time CLR is used.

The source voltage Vs is to be entered by MEM. For two byte precision in the calculation we will use this value as the high byte, with zero for the low byte. (If no value is entered with MEM, the source voltage will be set to zero.)

MEM also selects the exponential vaveform by storing the address of EXPV at 8398, 99. REG is to select the triangular waveform by storing the address of TRIWV at 8398, 99.

RUN, STEP and NEXT are unchanged:

RUN loads timer 0 and stores Δ t at 8390.

STEP stores Δv or $\Delta t/RC$ at 8391.

NEXT stores the switch variable or target voltage at 8392. If no data were entered NEXT complements the old value.

Memory assignments are:

8390 ∆ t

8391 $\triangle v \text{ or } \triangle t/RC$

8392 Target voltage or switch variable

8393 Vs

8394 v (low byte)

8398,99 Function address

8250 Entry to TRIWV

8100 Entry to EXPV

4.7.3.4 Calculating Exponential Voltage

Subroutine EXPV, shown in Figure 4-41a calculates:

$$v' = v + (Vs-v) (\Delta t/RC)$$

At entry, register A contains the high byte of v, and register pair HL contains the address of the memory location for t/RC, a single byte value. The other variables are contained in successive locations:

Offset Address	Nominal Address	Variable Address	
(HL)	8391	△t/RC	
(HL)+1	8392	switch variable	
(HL)+2	8393	Vs (high byte)	
(HL)+3	8394	v (low byte)	

Although specific memory addresses are listed above, the subroutine will use only offset addressing, so that it could be called from another program module with different data in different storage locations.

The subroutine returns with the contents of the memory locations updated, and the new two byte value of v in (DE).




Figure 4-41a

The subroutine moves the input voltage into register D and loads the other variables, incrementing (HL) to access successive bytes. It tests the switch variable and either loads Vs into (C) from memory if the voltage is to increase or clears C if the voltage is to decrease. Then the low byte of v is loaded to register E, so that (DE) contains the two byte value of v. Both v and its address are saved in the stack, and the calculation begins.

$$V' = V + (Vs - V)(\Delta t/RC)$$

is to be evaluated. We shall develop a subroutine (BMULT) to evaluate this expression with the following entry data, all as two byte variables.

$$(BC) = \Delta t/RC$$

$$(DE) = Vs-v$$

$$(HL) = v$$

Before calling BMULT, the value of Vs - v is calculated by EXPV as follows: Move v into (HL), and subtract its low byte from zero, placing the result in (E). Subtract the high byte of v from Vs (or zero if the voltage is decreasing) using the SBB instruction (subtract with borrow) and place the result in (D). Clear the low byte of $\Delta t/RC$ (register C) and call BMULT.

The new value of v is returned in register pair HL. It is moved to DE, the address for v (low) is popped and its new value is stored. The old value of v is popped into (BC) for comparison.

This page intentionally left blank

Figure 4-41b shows the procedure for changing the switch variable.

The new value of v is compared with the old value. If it has changed, the process will continue in the same direction. When v no longer changes, the switch variable is complemented.

4.7.3.5 Subroutine BMULT

Both Vs and v are positive values that can range from 0000 to FFFF. Vs - v can range from -FFFF to FFFF. The two byte subtract gives these values with CY set if the result is negative.

For example:


Vs	V	(CY)	(DE)	Vs - v
FFFF	0000	0	FFFF	+FFFF
FFFF	FFFE	0	0001	+0001
0000	0001	1	FFFF	-0001
0000	FFFF	1	0001	-FFFF

Thus (CY) and (DE) represent a 17 bit twos complement value.

We will design BMULT (Figure 4-42) to accept the data in this form and perform a correct multiplication with a positive or negative value in DE as marked by the CY flag. The resulting value of v' (in HL) will always be positive, since Vs, V, and t/RC are all positive. The value of v' will be greater or less than v, depending on the sign of Vs - v.

From Calculation (BC) = 01d v(DE) = New v(HL) = Address at v Address switch variable (肚)←(肚)-02 Test for change in v(A) \leftarrow (E) v' (low) CMP C compare v' (1ow) compare v(low) v'(high) $(A) \leftarrow (D)$ v'(high)≠v(low) RETURN =0 CMP B Compare v(high) v'(high) \neq v(high) RETURN v' ÷v Complement switch variable $((HL)) \leftarrow (\overline{(HL)})$ $(A) \leftarrow (D)$ v v'(high) RETURN

EXPV - Test for Change in Voltage
Figure 4-41b



Subroutine BMULT

Figure 4-42

The multiplication will be done by repeatedly shifting the multiplicand (DE) right and the multiplier (BC) left. If the bit shifted out of the multiplier is a one, add the shifted multiplicand to the partial product (HL).

The first shift of the multiplicand will enter the carry bit into the high bit of the multiplicand, so that the shifted value will retain a proper twos complement form. At each loop the carry must be restored to its original state by copying the high bit from (D) into the carry. The table below shows successive values of the multiplicand for the two cases where it was initially +4000 or -4000 (represented as C000 with carry set).

CY Clear (+)	CY Set (-)
4000	C000
2000	E000
1000	F000
0800	F800
0400	FC00
0200	FE00
0100	FFOO
0080	FF80

There is no rounding of the value as it is shifted. It is not necessary for the precision required, and any simple rounding procedure will lead to erroneous results.

4.7.3.6 Implementing the Program

Much of the exponential program is a modification of the previous program. The memory locations suggested in Section 4.7.2.6 allow room for these added functions, with BMULT and EXPV located at 8100 and 8120 respectively.

To debug EXPV and BMULT it is probably easiest to avoid the main loop and interrupt service altogether. Instead of running from 8200, use the debugging program shown as the first pages of Figure 4-43.

You can enter a value for v through the keyboard. With no data entered the previous value is recovered. Then you can step through the subroutine. When you are satisfied that program flow is correct and stack usage is balanced, repeatedly press NEXT, and successive values will be generated and displayed. Breakpoints can also be used in BMULT or EXPV. Note that the multiplier t/RC has been set to 50 (01010000); this is a nice value for testing BMULT because the multiplication process can be observed during the first four bits, but will terminate quickly. It reaches the switch point fairly quickly (32 iterations) which is also convenient.

When you are satisfied with your subroutines restore the operating program, but with the debugging modifications suggested in Section 4.7.2.7. Check the program flow. Remove the debugging changes and run the full program in AUTO mode.

4.7.3.7 Program Operation

Initialization sets $\Delta t = 40$ and $\Delta t/RC = 01$. No value is entered for Vs, but your debugging may have left the value FF in Vs.

The numeric display, the LED's, and the voltmeter will show the exponential rising quickly at first and slowing until it seems to stop at FD. Now only the less significant byte is changing. Suddenly the voltage will drop, and then approach zero very slowly.

With the ratio Δ t/RC fixed, an increase in the time interval Δ t (entered with RUN) will also represent an increase in the time constant, so charging will take the same number of steps, but more time. An increase in Δ t/RC (entered with STEP) will result in larger and fewer steps to reach the source voltage, and therefore less time. If Δ t and Δ t/RC are both increased proportionately, the time constant will remain constant and a coarser approximation of the same waveform will be obtained. If an oscilloscope is available this will be interesting to observe. The total cycle time will not be constant for corresponding values of Δ t and Δ t/RC because the slow final approach to the source voltage is not calculated precisely.

DIGITAL TO ANALOG OUTPUT

Restore the original values for Δt and $\Delta t/RC$ and enter a lower value for Vs.

40, RUN

01, STEP

80, MEM

Now the exponential will rise only to half scale, taking the same time as before, and then reverse.

	А	D D	R	ÇC	DE	TES	r P	RO	GRA	M 1	FOR	ΕZ	(PV	•			
	8	00		2	1		1	X	I		#	<u> </u>	E	F	5	0	
			1	5	0							7			_		
			2	F	F												(8391) 450 day At/RC
⊢	L		3	a	2		S	#	۷	D		8	3	9	1		(8391) - 50 Son At/RC
SHEET			4	9	/												7
			5	8	3												V
CODING			6	2	1		1	X	\mathcal{I}		Н	,	0	0	F	F	1
100	L		7	F	F							/					
			8	0	0												(1393) LFF Low Ve
	_		9	2	2		S	\mathcal{H}	<u>L</u>	D		Ø	প	9	3		(8394) = 00 Sor v low
	_		Α	9	3	·											
			В	8	3)
_	_		С	6	0		M	0	V	_	1	+	H				(HL) = 0000-Low
SYSTEM	1	00	D	C	2		C	A	4	<u>L</u>	_	5	W	0	R	D	LOOP 7
SYS	_		E	D	1		L			_					_		Display result
			F	0	2												·
TRAINING	8	01	0	10	D		2	A	<u></u>	4		E	$\underline{\mathcal{N}}$	\mathcal{I}	W)	2	
-RA	L.		1	4	9										_		ENTWD preserved
ER T			2		3						_		_	_	_		Store v low (L)
UTE			3	2	2		<u> </u>	μ	4	<u>D</u>		8	3	9	4		there we low (L)
CROCOMPUT			4	19	4												
			5	<u> </u>	3												
			6	7	C		M	-	<u>/</u>		A	,	/+		_		(A) - w high address still
⋝	_		7	2	/		7	X	I		<u>#</u>	<i>_</i>	8	<u>3</u>	2	_	address StiRC.
			8	9	2		_				_	_					
ļ			9	8					_			_	_	_			
S			A	C			\mathcal{C}	H	4	_	_	E	X	ρ	<u>V_</u>		Return (DE) - N
SYSTEMS			B C	2	0					_			_				
SYS				8	0				,,,		_	4	i				
ا <u>بر</u>			D E	E	B		X			<u>G</u>		<u>ا</u> ام	ا م		_		
NTEGRATED COMPUTER			F	<u>C</u>	<u>3 </u> D		J	M	ρ			8	0	0	u		
	8	1 1		8						-	-		-	_			
	-	02	1	8	0				-		-	\dashv	-		_		
ATE			2									1	<u> </u>				
SP.			3					Ī	1		1	1	<u> </u>				
삙			4	Н	<u> </u>	<u> </u>	 	<u> </u>	<u> </u> 	<u> </u> 	<u> </u> 	-	<u> </u>	\dashv	\dashv		
<u>-</u> ¦			5	Н					<u> </u> 				-	\dashv	\dashv		
ļ			6	Н					1			- 1	ᆛ	\dashv	\dashv		
1			7	Н								-	_	\dashv	_		
ŀ			8	Н		f		<u> </u> 	<u> </u> 	 	<u> </u> 	<u> </u> 	<u> </u>	\dashv			Figure 4-43
- 1		-		Ш	\perp					1	1	_	_				1. TAUTE 4-42

	A D D	R	со	DE	FUN	CT1	ON	GE	NE	RAT	OR	_	IN	ITI	AL	IZE _
	820	0	3	6		M	1/	17		1		8	0			Thomas West
	000	1	8	0		 	ŕ	<u> </u>		//_	+	0	_			Trogram Forts Post 1B Out
		2	D	3		1	一,	-	_	0	1	-	_	-		- Tost 10 Our
		3	i 	i 	<u>!</u> [<u> /)</u> 	10	/ 		<u> </u>	N	T	/			
ET	1		0	7	<u> </u> 	<u> </u>		<u> </u>				_				
SHEET	1	4	3	E	<u> </u>	M	V	<u> </u>		A	<i>;</i>	9	2			
		5	19	2		<u> </u>										
SOD ING		6	<u> </u>	3		<u>//)</u>	0	IT		C	N	\mathcal{T}	2			
Ö		7	0	F												
		8	3	E		M	V	\mathcal{I}		A	,	2	4			Trigger Jines O
		9	2	4							,					That linte
	A	Α	D	3		10	ν	T		T	エ	M	C	T		Made 3
		В	1	14						Ė		<u> </u>	_		_	District
		С	2	,		1	X	T		\mathcal{H}	_	0		11	0	Bisary
E		D	11	0		† <u>-</u>	^	<u></u>		H	,	U	/	7	U	
STE	[E	1	1	<u> </u> 	+		<u> </u>								
SYST		<u>-</u> F	10	1		10		<u> </u>	_	<u> </u>		_		<u> </u>		Litial Nacia
<u>N</u>	0 0 1		2	2		<u>ی ا</u>	H	1	D		8	3	9	0		
TRAIN ING	8 2 /	0	19	0		<u>!</u>										(L) - At.
RA		1	18	3		<u> </u>										> (8390) L Dt
H H		2	A	7		<u> X</u>	R	A		A						(8391) L- DN
工匠		3	3	2		S	1	A		8	3	9	2	ļ.		(8392) - taigit
MICROCOMPUTER		4	9	2												Curil he changed
Š		5	8	3								_				Ly interrupt
ROG		6	D	3		0	$\overline{\nu}$	T		$\overline{\mathcal{P}}$	0	R	$\overline{\mathcal{T}}$		B	(B/A) = 00
2		7		امي		Ï				_		•	Ť			TIDIA IS OU
2	•	8	7	D		M	0	V		A		L				
		9	0					•			÷					(
		A				<u> </u>	ν	/			Ĭ	M	0			(TIMI) - Dt
٩	<u> </u>		/ 	4		<u> </u>		_				_		_		1
TE		В	2	/	*	1	X	L		#	,	8	/	2	0	
SYSTEMS		С	2	O,	*	<u> </u>										Stow address
		D	8	/	*											OF EXPV
COMPUTER		E	2	2		5	H	4	D		8	<u>3</u>	9	8		subroutine for
MPL		F .	9	8												interrupt service
S	8 22	0	8	3												,
		1	3	E		M	V	エ		A		0	1			Enable Times O
NTEGRATED		2	0	1							_					interrupt
GR		3	לו	3		10	U	T		C	$\overline{\nu}$	$\overline{\tau}$	2			- insersign
JTE		4	<u> </u>	F		1					,,,	'	~			
_		5	(1) C	3		17	M	p		0	2	0	0			0 * . / .
			8	0				•		اه	Ø.	ð	υ			Jump to main-loop
		7		_		 										
			0	2		_										Figure 4-44a
	1-122	8													L	rigure 4-44a
-	4-132															

	A D D	R	coi	DE												
	8	0														
ſ		1														
ſ		2														
. İ		3														
		4														
SHEET		5														
S		6														
CODING		7														
ၓ႞	822	8	F	اسما		P	,)		Н		P	5	W			TTMED A
ł	822	9	-	5		<u>7</u>		کار	_		H	<u>د</u>	<u> </u>			Save registers
			E S	5		<u>P</u>	<u>U</u>	7	<u>H</u> H		<u>//</u>					Save registers
i		A		5		/		<u>ح</u>			_					
ļ		В	\mathcal{C}	5		P			/+	_	β	_				
5		С	C	3		J	М	ρ		8	2	3	3	_		Jump past RST6
힐		D	3	3			Щ									
3YS		E	8	2				_								
او		F	0	0		\mathcal{N}	0	ρ								
Z	8 <i>23</i>	0	E	7		R	<u>S</u>	<u>T</u>	4							of RST6 occurs
TRAINING SYSTEM		1	F	\mathcal{B}		RER	0 5 1 6									enter monitor
		2	0	9		R	E	7								
핃	823	3	2	1		1	X	\mathcal{I}		\mathcal{H}		E	X	I	7	Tuch EXIT
MICROCOMPUTER		4	4	4							/					(address for
SO		5	4	2												(return from
ROO		6	E	5		2	$\overline{\nu}$	S	1+		H					furtion module
AIC.		7	2	A		P	<u>U</u> H	<u>S</u>	D		H F	U	N	C		Perso Sunction
-		8	9	8						İ			, · ·			address for
		9	P	3		\vdash									<u> </u>	dispated 5
	1	Α	E	5		P	U	S	H		H					Luction module
MS		В	2	/		1	X	$\overline{\mathcal{I}}$	//	4		8	3	9	/	N(41)1- and and
SYSTEMS		С	9	1		-		_		/ /	′	0	5	 	–	(/ A - I -)
SΥ		D	0	3		<u> </u>				<u> </u>						TO BN SON
INTEGRATED COMPUTER		E	2			I	N			0		R	τ	,	B	Junetion module
τŪ		F ,		8	<u> </u>	<u> </u>	10			<i> </i>	0	7	'	/		1771 E stresent
JMG	0 0 1/		12	0		0	_	_	_						_	Nottages
Ö	8 24	1	0	9		<u> </u>	E	1					 	-	-	Lispatel to
TEC	<u> </u>		1			10		<u> </u>					ļ i		<u>{</u> 	firstion module
RA		2	0	0	<u> </u>	N	0	P					1		<u> </u>	/
LEG		3	0	0	•	$ \mathcal{N} $	0	P					<u> </u>		<u> </u>	
Z		4	<u> </u>		<u> </u>	<u> </u>	<u> </u>								<u> </u>	
		5	<u> </u>		<u> </u>	<u> </u>							<u> </u>			
		6	<u> </u>	_	<u> </u>	<u> </u>							<u> </u>		}	
ı		7	<u> </u>		<u> </u>	<u> </u>			<u> </u>	Ļ		<u> </u>	<u> </u>		<u> </u>	
	L	8			L	<u> </u>	ŀ					_	<u> </u>			Figure 4-44b

	A D D	R	coi	DE	FUNC	TI	ON	GE	NEI	RAT	OR	-	EX1	Т	FRC	M INTERRUPT
- [8	0														
		1					_					_	_			
		2						_						_		
		3						_				-	_			
	824		2	3	-	0	$\overline{\nu}$	\overline{r}		P	0	R	$\overline{\mathcal{T}}$	1	\mathcal{B}	EXTT
E.	007	5	0	5		0	<u>U</u>	<u>-</u> -			<u> </u>	_	-	 	_	Out to the standard to co
δ		6	3	E		Μ	1/	I		A		0	/	<u>! </u>		California North
CODING SHEET		7	0	\neg		,.,		_		77	7-	0	-		 	EXIT Output new voltage Enablean clear Jumes O interrupt
ŏ		8	7	3		0	U	T	<u> </u> 	C	N	1	2	<u> </u>	<u> </u>	Simes O Salestie Be
ı		9	0	£		\mathcal{O}_{-}		 		_	<u>/U</u>	_	_	-	\vdash	
ı			C	/		D	0	P		B				-	 	
		В	2	/	_	0	0	0	\vdash	2		_			+-	
ļ		C	i 	1		P	0	P	<u> </u> 	_		<u> </u>		<u> </u> 	<u> </u>	
Σ		D	E	/		P	0	P	-	H	S	W			<u> </u>	
STE		E	F	B			. 	/ -	<u> </u> 		ں			<u> </u>		
SΥ		F	C	9		ER	IE	7	<u> </u>					<u> </u>		·
NG	8	0	<u>د</u>	-		1/1	<u></u>	7						-		
Z	В	1	<u>!</u> !	<u>. </u>		i 	<u> </u> 		<u> </u> 	<u> </u> 		<u> </u> 		<u> </u> 		
TR/		2	<u>!</u>	<u> </u>		! !	<u> </u>		<u> </u>	 	<u> </u>	<u> </u>		<u> </u>		
MICROCOMPUTER TRAINING SYSTEM			<u> </u> 	<u> </u>		<u> </u> 	<u> </u> 		<u> </u> 	<u> </u>	<u> </u> 	<u> </u> 		<u> </u>		
Ţ		4	<u>! </u>	<u> </u>		<u> </u> 	H		<u> </u>	<u> </u> 	<u>1</u> I	<u> </u>		<u> </u>	\vdash	
JMF		5	<u> </u>	1 !		<u> </u> 			<u> </u> 	<u> </u> 	<u> </u> 	<u> </u>		<u> </u>		
Ö	1	6	<u> </u>			<u> </u>			<u> </u> 	<u> </u>	<u> </u>					
ICR	,	7	<u> </u>			<u> </u> 			<u> </u> 	<u> </u>	<u> </u>	<u> </u> 		<u> </u>	\vdash	<u> </u>
Σ,		8	<u>! </u>	<u> </u>		<u> </u>		┝	<u> </u> 	<u> </u> 	<u> </u>	<u> </u> 		<u> </u>	\vdash	
		9	<u> </u>			<u> </u>			<u> </u>	<u> </u>	<u> </u> 			<u> </u> 		
	<u> </u>	A	<u> </u>	<u> </u> 	-	<u> </u>			<u> </u> 	<u> </u> 	<u> </u>			1		
NS.		В	<u> </u>	 		<u> </u>			<u> </u>	l i	<u> </u>			 	-	
INTEGRATED COMPUTER SYSTEMS		C	<u> </u>	<u> </u>		<u> </u>			<u> </u>	<u> </u> 	<u> </u> 			<u> </u> 	1	
S≺S		D	<u> </u>	 	<u> </u>	<u> </u> 			<u> </u> 	<u> </u> 	<u> </u>			<u> </u> 	<u> </u> 	
E.B.			<u> </u>	<u>i </u>		<u> </u>			<u> </u>	<u> </u> 	<u>[</u> 			<u> </u> 	<u>[</u>]	
7		E F	<u> </u>	 		<u>i </u>			1	<u> </u>	<u> </u> 			l I	<u> </u>	
JMF		0	1	<u> </u>		<u> </u>			<u> </u> 	<u> </u>	<u> </u> 		<u> </u> 	<u> </u>	<u> </u> 	
Ö	8	1	<u>!</u>	<u> </u> 		<u> </u>			<u> </u>	<u> </u>	<u> </u> 		<u> </u>	<u> </u>	<u> </u> 	
TEI		2	 	<u> </u> 	<u> </u> 	<u>1</u>			<u> </u> 	<u> </u> 	<u>]</u> [<u> </u> 	<u> </u> 	<u> </u>	
SRA			<u> </u>	<u> </u> 	<u> </u> 	<u> </u>			<u> </u>	<u> </u> 	<u> </u> 		<u> </u>	<u> </u> 	<u> </u> 	
TEO		3	<u>! </u>	<u> </u> 	<u> </u> 	<u>!</u>			<u> </u> 	<u> </u> 	<u> </u>		<u> </u>	 	<u> </u> 	
Z	l .	4	<u> </u>	<u> </u> 	<u> </u> 	<u> </u>	 		<u> </u>	<u> </u> 	<u> </u>		<u> </u>	<u> </u>	<u> </u> 	
		5	<u> </u>	<u> </u>	<u> </u> 	<u> </u>	<u> </u>		<u> </u>	<u> </u> 			<u> </u>	<u> </u> 	<u> </u> 	
	<u> </u>	6	<u> </u>	1	<u> </u> 	<u> </u>		_	<u> </u>	<u> </u> 	<u> </u>		<u> </u> 	<u> </u>	<u> </u>	
		7	<u> </u>	<u> </u>	<u> </u>	<u> </u>			<u> </u>	<u> </u> 	<u> </u>		<u> </u> 	<u> </u>	<u> </u>	Bi-mar A AA-
		8	<u>L</u>	<u> </u>	<u> </u>	<u> </u>		<u></u>	<u> </u>		<u> </u>				1	Figure 4-44c

	A D D	R	co	DE		FU	JNC	TI	ON	TRI	ωv	•			
	8 25	0	4	6	 M	0	V		B		M				(B) = AN
		1	2	3	I	N	X		H						address target
		2	B	E	C	M	P		M						Compare voltage
_		3	0	2	J	N	\mathcal{C}		8	2	6	0			Wwoltage ≥ target
SHEE		4	6	0											go to subtract
		5	8	2											1
CODING		6	8	0	A		\mathcal{D}		B						(A) = ~ 1-N+ DAT
3		7	D	A	J	C			8	2	6	6			I beyond FF go
		8	6	6											to hevere
		9	8	2											,
		Α	B	E	 \mathcal{C}		ρ		M						Compare mui
		В	2	2	٦	Ν	\mathcal{C}		8	2	6	6			woltage to target
_		С	6	6											Upant target
SYSTEM		D	8	2										1	as to reverse
SYS		E	\mathcal{C}	9	R	<u>F.</u>	<u> </u>							_	Exit if not part
		F	0	0	N		P								
TRAINI NG	826	0	9	0	S	U	B		\mathcal{B}						(A)=N-DN
A.		1	∇	A	J	C			8	2	6	6			If below DD go
FF		2	6	6											to reverse
		3	8	2											Comparainan
СВОСОМРИ		4	B	E	 <u>C</u>	M N	$\frac{\rho}{1}$	1	M			_			voltage to target
8	0.07	5		0	 R	N	<u>C</u>								Exit is not past
S	826	6	7	<u>E</u>	M	0	<u>V</u>		A	,	Μ				_
اٍ≲َ			2	F	C	M	#_		_		_				Complement target
ļ		8	7	7	M	0	<i>V</i>		M	ļ	A				pultase
		9	2	F	 5	M E	#	_	-		_				NO ISSUE SERVICE
SI		A	C	9	 R	트	7		_		_	_			N= old target
COMPUTER SYSTEMS		B C		-		_									-
SYS				_	_		7					-	_	//	
H H		D		_	E	N	<u>/</u>	E	R		$\frac{\omega}{2}$	I R	7	//	
칠		F .		_		(<i> </i> †	<u>)</u>	\ \	=		R	E	2	ENT VOLTAGE
N N		0	Н		 (<i>H</i>	<u>_</u>	7	7	=	エ	N	<u>C</u>	REMENT, ANT TARGET VOLTAGE
	0	1		-	(/	#	_) 	<i>†</i>)		=	IHRGET VOLTAGE
		2			€ T	-	<u> </u>	1	0	4,					
SRA		3			K	1	/	<u>υ</u>	R		. 1	_			
NTEGRATED		4			/	,,	<i> </i>) 				E			VOLTAGE
		5	\vdash	\dashv	 1	#	4	/	11	AE		<u>D</u> F	R	E	SSING TARGET
1		6		 	M	/	0	0	<i>V</i>		R	1	<u>ا ک</u>	U	W RETURN
ļ		7				1	1	<u>/</u>	1	=	<u>0</u>	<i> </i>	D		TARGET
1		8				/	15	<u>K</u>	6	E	<u>T</u>		<u>C</u>	<u>U</u>	MPLEMENTED
		•												<u> </u>	Figure 4-44d 4-135

1		A D D R	cc	DDE	FUNC	CTI	ON	_	MA	IN	LO	OP,	ט	1SF	AT	CH
2 9 0 0 0 0 0 0 0 0 0	ļ	8 2 8 0	1	B		E	I									Enable after key
2 9 0		1	2	A					D		8	3	9	0		,
3	ŀ	2	9	0												
	_ _	3	8	3												· , ·
5 D / 6 D 2 D N P D R T / B Read output woltage 9 CD CALL DISPL Display voltage 9 CD CALL SCAN Let be from a series of the serie	ш	4	1C	D		C	A	7	7		D	W	0	R	D	
B P 2		5	$\overline{\ } _{\mathcal{O}}$	1												
8 0 0 Participal	긷	6	0	2												
8 0 0 Participal	톓	8287	0	8		I	N			P	0	R	T	/	B	Road autout
B P C C D C P L S C N Seat Secretary				5			_	_				_	_	广		araltage)
B P C C D C P L S C N Seat Secretary	Ī	9	10	2		6	A	7	7		D	I	S	P	1	Diagla " waltage ?
B P C C D C P L S C N Seat Secretary		Α	E	B									_	_		The state of the s
C C D C A L S C A N Seat Security	Ī	В	8	2												
E D 2 JNC 8287 Loop of no bey 8290 87 JNC 8287 Loop of no bey 1 82 CD CALLENTBY (A) & command 4 0 3 CD LAX JH' 8280 Perol address of 6 2 / LX JH' 8280 Perol address of 7 80 LX JH' 8280 Perol address of 8 82 LX JH' 8280 Perol address of 9 E 5 PUSH H process modules A C 6 A D J 95 Command bey, C 6 F MOV L A COMMAND CO	ĺ	С				0	A	7	_		5	C	A	N		16 + B (1 1)
SUNT THE LAND SHIP SHIP SHIP SHIP SHIP SHIP SHIP SHIP	آظ	D	5	7											_	- Lander Company
F D 2	YST	E	0	2												
		F	1)	+ :		J	٨/	C		p	2	8	1			Lingil
	2	8 2 9 0	8	7			<u></u>		_			<u> </u>	<u> </u>		_	Took is no seen
2 CD CALL ENTBY (A) = command 3 3 6				2												
3 36		2		2		0	A	L	7		E	٨/	τ	B	У	(A) 4 A
A D 3 MOV E L (E) L data 6 2 / L X I H' & 2 8 0 Pend address of 7 8 0 display function 8 8 2 PUSH H process modules. A C 6 A D I 9 5 QAD dispatch table B 9 5 PUSH H command bey. C 6 F MOV L' M (57) L dispatch F 7 B MOV L' M (57) L dispatch F 7 B MOV L' M (37) L dispatch F 7 B MOV L' M (57) L dispatch F 7 B MOV L' M (37) L dispatch F 7 B MOV L' M (37) L dispatch F 7 B MOV L' M (37) L dispatch F 7 B MOV L' M (4) L data by T Address of voltage increment 2 8 3 D Z 4 C 9 R E I Quant to process T MODILIA		3	13	i . i								-0	<u> </u>	<u>10</u>		
8 P 2 9 E 5 P U S H H process modules. A C 6 A D I 9 5 C 6 F M O V L A C 6 F M O V L A E E 5 P U S H H address F 7 B M V A F (A) = data lepte 8 2 A 0 2 1 L X T H 8 3 9 1 Address of 1 9 1 2 8 3 3 F 3 D Z 1 1 4 C 9 R E T 6 1	ξĺ	4	i													(5)
8 P 2 9 E 5 P U S H H process modules. A C 6 A D I 9 5 C 6 F M O V L A C 6 F M O V L A E E 5 P U S H H address F 7 B M V A F (A) = data lepte 8 2 A 0 2 1 L X T H 8 3 9 1 Address of 1 9 1 2 8 3 3 F 3 D Z 1 1 4 C 9 R E T 6 1	ŞĪ	5	5	2	j	М	0	V		E		1				(E) to date
8 P 2 9 E 5 P U S H H process modules. A C 6 A D I 9 5 C 6 F M O V L A C 6 F M O V L A E E 5 P U S H H address F 7 B M V A F (A) = data lepte 8 2 A 0 2 1 L X T H 8 3 9 1 Address of 1 9 1 2 8 3 3 F 3 D Z 1 1 4 C 9 R E T 6 1	8	6	2	1	İ	L		$\overline{\mathcal{I}}$		14	1	Ş	2	R	0	
SWELLEN STORM STOR	ξĪ	7	18	0	į						/	,,_				
A C 6 A D T 95 Add dispatal table B 95 A O V L A Command by F 7B M V A E (A) = data byte 8 2A 0 2 / L X T H 8 39 / Address of 1 9 / V A E V Address of 1 9 / V A E V A COMMENT 1 9 / V A E V A COMMENT 2 8 3 D Z 4 C 9 RET Quanta process 6 A O M D V A A A COMMENT 5 A O M D V A A A COMMENT 6 A C A A D A COMMENT Address of Voltage increment 7 A C A A D T A COMMENT Address of MODITION AND MODITION AND AND AND AND AND AND AND AND AND AN		8	8	2									_			
A C 6 A D T 95 B 95 C 6 F M O V L A Command ky, D 6 F M O V L' M (ST) - dispatch E E 5 P U S H H Address F 7 B M V A F (A) - data byte 8 2 A 0 2 1 L X T H, 8 3 9 1 Address of voltage increment 2 8 3 3 F 3 D T 4 C 9 RET General table Address A	Γ	9	E	3		$\overline{\rho}$	\overline{v}	<u>S</u>	14	_	\mathcal{H}	_				
B 95 Address -10 to C 6 F M 0 V L A command key, D 6 E M 0 V L M (ST) = dispatch E E 5 P U S H H A address F 7 B M V A E (A) = data legte 8 2 A 0 2 / L X I H 8 3 9 / Address of voltage increment 2 9 3 V V A E (A) = data legte 3 F 3 D I V V A C A C A C A C A C A C A C A C A C		Α	C			A	Ď	$\overline{\mathcal{I}}$		9		_		_		and discotal talle
E E S PUSH H address F 7B M V A, E 8 2A 0 2 1 L X I H, 8 3 9 1 Address of voltage increment 2 8 3 3 F 3 D Z 4 C 9 RET 6 7	ĬŠ	В	9	51						·						address) -10 to
E E S PUSH H address F 7B M V A, E 8 2A 0 2 1 L X I H, 8 3 9 1 Address of voltage increment 2 8 3 3 F 3 D Z 4 C 9 RET 6 7	YST	C	6	F		Μ	0	V		L		A				
1 9 / voltage increment 2 8 3 3 F 3 D Z 4 C 9 RET 6 7		Ď.	6	E		M	0	ν		L	' ,					(ST) = disportation
1 9 / voltage increment 2 8 3 3 F 3 D Z 4 C 9 RET 6 7	빕	E	E	5		p	U	S	\mathcal{H}		Ή					address
1 9 / voltage increment 2 8 3 3 F 3 D Z 4 C 9 RET 6 7	틧	F	7	$ \mathcal{B} $		Μ				A	,	F				(A) = data luta
y z g g g g g g g g g g g g g g g g g g	뎴	8 2 A O	2	/			X	\mathbb{Z}		H	' ,]	8	3	9	/	
3 F 3 D Z 4 C 9 RET 5 module 7	밆	1	9	4												voltage increment
5 mod: le	\.	2	8	3			_	_								y and a second
5 mod: le		3	F	3	J	0	Z									
7	<u> </u>	4	C	9		R	E	T								and to appear)
7		5		- [Ţ										Ì	module
				_												
8 Figure 4-44e		7		_												
4-136	L															Figure 4-44e

	A D D	R	_ cc	DE.	I UN	CTJ	UN	_	KĽ	Y F	KO	CES	22.T	NG		
	8	0														
		1				1										
		2														
-		3				İ				İ						-
Ш		4	Ī		İ	İ				İ						
SH	82 A	5	D	1	*	M	E	М		İ						Setresponential
N		6	0	A		R	E	G		-		_	_		-	
CODING SHEET		7	A	4		A	D	$\overline{\mathcal{D}}$	R	-	<u> </u>	┢╌	<u> </u>	-	├─	Set triangular
0		8	$ \mathcal{B} $	0		S	T		ρ							1 + / 4
		9	A	7		R	\overline{v}	EN	 	 - 	-	-			├	Set'sv
		Α	C	5		N		<u>//</u> X	T	-	-		_	-	-	Set st
		В	\mathcal{B}	2		B	ER	K	 	-	-	-		-	-	Set or reverse target
			10			12	1			\vdash			_	<u> </u>	-	Let fixed voltage
Σ	000	D	B	4		Č	<u> </u>	R	_	-	_					Let voltage
MICROCOMPUTER TRAINING SYSTEM	82A	<u>Б</u>	<u> </u>	3		0	U			T	1	Μ	D			RUN Let Dt
SY		F	1/	7		_		_		-					-	Load Line O
NG	000		2	B		<u>D</u>	<u>C</u>	X		#						address st
N	8 2 B	0	7	7		M		V		M		A				STEP Let DN
ΓRΑ	0.0	1	<u> C</u>	9		R	E	7					_			
R	82B	2	3	6		M	V	$\underline{\mathcal{I}}$		M	+	0	<u>0</u>	_		Clear Dr
5	0.00	3	0	0							Ė					Clear Do
MP	82B		2	3		0	<u>U</u>	<u>T</u>		P	0	<u>R</u>	7		\mathcal{B}	CLR Set v
		5	0	5												
S		6	2	3	*	I		χ		\mathcal{H}						address low byte
Ξ		7	2	3	*		N	X		Н						N at 8394
ļ		8	3	3	*	\mathcal{I}	N	X		H						0
Į		9	3	6	*	M	ν	\mathcal{I}		M		0	0			
ای		Α	0	0	*											
SYSTEMS		В	C	91	*	R	E	7								
TS]		С														
		D														
COMPUTER		E		j	*	\mathcal{C}	Н	A	N	(T	F	\mathcal{D}		F	8	R EXPONENTIAL
9		F		\neg					-	**		_				- CI UNCKI LAL
gi	8	0														
		1		i												
¥		2														
G.		3														
NTEGRATED		4		<u>I</u>			1									
-t		5	\square]	<u> </u>			<u> </u>		-	-			
ţ		6	Н							-						
 		7	Н	l						 						
ļ		8							'							Ti A 445
- 1		0	l	ı l											L_	Figure 4-44f

	A D D	R_	co	PΕ	FUN	CTI	ON	-	KE:	Y P	RO	CES	SI	NG	(C	ontinued)
	8 2C	0	2	3		I	N	X		H		-				NEXT Let Jarget
		1	1	4		I		R		$\overline{\mathcal{D}}$						Test for data entired
		2	1	5		D	<u>ル</u>	R		$\overline{\mathcal{D}}$						/
⊢		3	C	2		J	N	Z		8	2	\mathcal{C}	8			Wdata entered
1EET		4	C	8					_						_	sumo to store as
S SH		5	8	2												Jump to store as target voltage
CODING		6	7	E		M	0	ν		A	,	М				Else complement
00		7	2	F		C	M	A			<i>'</i>					sld taxat
	82C	8	7	7		M	0	V_		Μ	,	А				Store Larget
		9	C	9		R	Ε	T			′					
	82C	Α	2		*	1	X	ュ		4		8	2	5	0	REG - Set triangular
		В	سی	0		L					_					(HL) = address FRIWV
_		С	8	2												
'STEM	82C	D	2	2		5	Н	L	D		8	3	9	8		Store Linction
SYS		E	9	8		L.	_				_		_			address for
		F	8	3												interrupt services
DN IN	8 2 D	0	<u> C</u>	9		R	E.	7								V
RAI	82D	1	2	3	*	\mathcal{I}	N	X		Н						MEM-Set exponential
R		2	2	3		\mathcal{I}	N	X		H						Stone Is at 8393
JTE		3	7	7		M	0	V		M	,	A				
MI CROCOMPUT		4	2	/		7	<u>X</u>	<u>I</u>		\mathcal{H}	, ,	8	\angle	2	0	(HL) - address XPV
00		5	2	0							_					
CRC		6	8	/												
≅		7	C	3		J	Μ	Ρ		8	2	\mathcal{C}	<u> </u>			
		8	C	2												
			8	2					_							
ည		Α														
SYSTEM		В														
S		С			*			G	_		N	D			E	M PROCESSING
		D -				A	2	D	E	<u></u>		F	0	R		EXPV
5		E		_												
COMPUTER	0	F .		[
•	8	0		_										_		
		1		_				\dashv		\dashv		-				
Ϋ́		2		_			-			\dashv	_	\perp	_			
NTEGRAT		3		-								-				
Z -		5	\vdash	_			\dashv		\dashv		\dashv	+	-			
ļ		6		<u> </u>					\dashv		\dashv		1			
Į 1		7							\dashv	\dashv						
ļ		8		1	<u> </u>		\dashv	1	\dashv				1			Di-
1		<u> </u>														Figure 4-44g

	A D D	R	со	DE	DIS	LA	<u>Y</u> Y	YOL	TAC	GE_	<u>SUI</u>	RO	UT]	NE		
	8	0														
		1											_	_		
		2						_		_			-	_		
		3	\vdash			\vdash	_	—		-		_	 			
ET		4	┢	-												
SHE	·		├—				—	<u> </u>								
		5	<u> </u>	<u> </u>	<u> </u>	_		<u> </u>		 						
CODING		6	L			L.,				<u> </u>		_	_			
S		7														
		8														
		9														
		A														
	82E	В	C	D		0	A	<u>L</u>	<u>L</u>		<u>D</u>	R	V	Т	Į,	D: 11 11 14 11
	0.65	C	9	5				_			<u></u>	_		<u> </u>	<u>-</u>	Display voltage
Σ		D	0	2												
SYSTEM		<u> </u>	7	9		1	_	.,		1		1				(0)
		F	ì	7		M	0	V		A	ا ا	0				La shift ones into (H)
NG			2	/		4	X	<u>I</u>		\mathcal{H}		<u>0</u>	0	<u> </u>	<u> </u>	To shift ones
Z	8 2 F		F	F		1										into (H)
TRAINING		1	0	0		_										Theredo. In 39 In
	82F	2	2	6		<u>S</u>	$\underline{\nu}$	I		/	<u>D</u>					divide voltage range
빔		3	/	D												divide voltage range into 9 segmenta When remainder
₽ F		4	D	A		5	\mathcal{C}			8	2	F	${\cal B}$			When remainder
MICROCOMPUTER		5	F	${\cal B}$												Leas than ()
8		6	8	2												no to disclar
5		7	2	9		D	A	\square		\mathcal{H}						Shift in ones
_		8	C	3			M			8	2	F	2		_	Lala
j		9		2				<u>'</u>			<u>, </u>	_	_			שיייוטו
į		Α	8	2	,											
SIS	82F	В	7	C		M	^	11		1		//				
SYSTEMS		C	7	3		M	0	<u>ν</u>		A P	6	H R	_	_	$\overline{\Omega}$	Risplay result
λS			2	ر ر		0	U	<u>7 </u>		P	<u>O</u> _	<u>Λ</u>			<u> </u>	- in LED's
		D .	0	ا ۲				_								
틹		E		9		R	E	7								
NTEGRATED COMPUTER		F ·	0	0		N	0	P								
윉		0														
밁		1	1													
Ϋ́		2														
		3														
닐		4														
-		5		·					İ							j
Ì		6		İ					·							i
į		7		i												
į		8														Figure 4-44h
ı										لب						

	A D D	R	co	DE_	_MUL:	ΓIΡ	LIC	CAT	OI	y -	SI	BR.	BM	JLT	1	
	8 10	0	0	0												Reserved In
Ī		1	0	0		İ										Reserved for alternate entries
	_	2	0	0						\Box						1
. İ		3	0	0		<u>i</u>								,		
		4	10	0		<u> </u>										
SHE		5	<u> </u>	1)		<u> </u>										
S		6	10	0												1,
SODING	810	7	7	A		М	Λ	1/		A		\mathcal{D}				BMULT
أ	0 7 0	8	1/	F		P	A	P		,.	,	₽				11.1+(DE)+ -0+
ı		9	5	77		M	7	1/		$\overline{\mathcal{D}}$		A				Shift (DE) right Is negative shift in I show CY
ļ		Α	7	B		M	2	1/	_	A	_	E	-			Still I have CV
İ		В	/	<u></u>		P	A	P		//	′	_				Shift IN THORNEY
		С	<u> </u>	<i>F</i>		M	7	1/		E		A				-
≅		D	R	2		7	R	A		E	'	//				Lest and exit
SYSTEM		E	10	8		R	Z	<i>/ •</i> .		~					 	is (Dr) - D
		F	7	9		M	0	ν		A		C				id (DE)='0 Shift (BC)-left (CY)-MSB
TRAINING	8 //	0	0	7		A	7	7		Ä	/ -	٢		_		(CN) - MCB
٩į	. ,	1	4	F		M	<u>ν</u>	1/		\mathcal{C}		A				10112 11182
		2	7	P		M	\mathcal{D}	1/		A	,	\mathcal{B}				·
띮		3	P	F		A	7	C		A	<i>'</i>	\mathcal{D}				
MICROCOMPUT		4	4	7		M	2	1/		\mathcal{B}		A				
Šį		5	לו	2		J	N	C		8	1	1	9			The MSB of (BC)
ξį		6	<u>/</u>	9			/ •			O		/_				was yers, skip all
힣		7	8	7			_				_		—			If MSB was 1, add
		8	7	9		7	4	ر	_	7)	_					(DE) into product
1		9	B	7		0	$\frac{\gamma}{\rho}$	DA		D		_		_		Test and exit
Ì		Α	C	8		R	R Z	<u>//</u> _		_		_				(RC)-1
SYSTEMS		В	7	A		M	7	V		A		D				Let CY ix
ST			8	7		A	Δ	$\overline{\mathcal{D}}$		A	,	<i>y</i>				(DE) is negative
S		D	C	3		5	M	_	_	8	_	0	7			Loop to BMULT
	<u> </u>	E	0	7		Ť	-1	<u>•</u>		<u> </u>		ᅩ			_	2000
릵		F,	8	7												
ŠĮ	8	0				Ε	N	7	E	R		W	$\overline{\mathcal{I}}$	7	Н	
		1				ب	7	\mathcal{B}	2	<u>;</u>		M	U			IPLIER
ATE		2					7	D	F)		M	υ	7	7	IPLICAND
NTEGRATED COMPUTER		3					7	<i>H</i>	<u></u>)	-	P	A	R	$\frac{\prime}{T}$	IAL PRODUCT
빍		4					`	Ċ.	Ī	_	S	Ė	<u>デ</u>	,	\mathcal{I}	F (DE) NEGATIVE
-į		5		j		R	E	Ť	νĺ	$\overline{\mathcal{R}}$	N	_		_	_	1 12/1/2011 12/12
Ī		6		j			1	Η	L)	=	/	H	7)	+ (BC)(DE)
Ī		7		_			/	A)		Ξ	•	0			
		8	П	Ī			•	Ž	E	0	\sim		47	$\overline{\Delta}$	7	CY Figure 4-45

	A D D	R	co	DE	FUNC	TI	ON	SU	BRO	UT	INE	E	XPV	7		
	8 /2	0	5	7		M	0	V		$\overline{\mathcal{D}}$	_	Ā				(D) = v (high)
		1	4	6		M	0	ν		\mathcal{B}	1	M				(B)- Dt/RC
		2	2	3	ų.	$\overline{\mathcal{I}}$	N	X		Н	/					address switch
_	l	3	7	E	Ī	M	0	ν		A		M			İ	
SHEET		4	/	7		R	A	7			,					Sto increase voltage
		5	3	E		M	V	<u>L</u> T		A		0	0			
N		6	0	0		-				-	,					
CODING		7	2	3		I	N	X		Н						address Vs
O		8	4	E		Μ		V		0		M				(C) = Vs
		9	2	A		J	\mathcal{C}			8	1	2	\mathcal{D}			(Just 20)
		A	2	D			_				_					increasing Hvoltage decreasing
		В	8	/												Woultage dear again
		С	4	F		M	0	ν		C		A				Clease Vs
Ε	8/2	D	2	3		$\overline{\mathcal{I}}$	N	X			,				i	address v (low)
SYSTEM		E		E		M	0	1		HE		M				(E) - v (low)
		F	3	5		$\overline{\rho}$	Ü	ک	$\overline{\mathcal{H}}$		Ź					Love v
TRAINING	8 /3	0	E	5		P	\mathcal{U}	S	Н		H					Save address v
ΑĬ		1	E	β		X	\mathcal{C}	H								(HL) EN
		2	9	5		S	υ	\mathcal{B}		_						
当		3	سی	F		М	0	٧		E	,	A				· .
ΛP.U.		4	7	9		M	Ø	V		A		C				{(DE) = Vs - N
MICROCOMPUTER		5	9	C		S	\mathcal{B}	B		#						
Ř		6 .	5	7		М	0	7		Ŋ		A				Į i
S N		7	0	E	1	M	V	\mathcal{I}		C	′	0	0	0		(BC) ← Dt/RC
		8	0	0												as two lestes
		9	C	D		C	A	L	_		$\overline{\mathcal{B}}$	Μ	v	L	T	(HL)=(HL)+(BE)(BC)
"		A	0	7												N' = N+ (V-N) DI/RC
SYSTEMS		В	8	/												, ,
/ST		C .	E	β		Х	C	H	G							(DE) - v'
		D	E	1		P	0	P		H						address) w (low)
COMPUTER	r	E	7	3		Μ	0	V		M		E				Store w'(low)
APL		F	10	/		P	0	ho		\mathcal{B}	_					(BC) - old a
S	8	0					<u>C</u>	0	N	Т	I	N	V	Ε	D	_
ED		1	_			E	N	T	E	R		(A)	=_	w (high leg te)
₹AT		2				R	Ε	7	U	R	N	1	A)	=	v' (high) luster
NTEGRATED		3				A	7		E	N	7	R	У			
F		4				((H	4))				=	st/RC
_		5				((H	7)	+	1)		=	
		6				((H	4)	+	2)		=	Lourse voltage
		7				1	1	H	4)	+	3)		Ξ	or (low luster)
		8														FIGURE 4-46a
																4-141

EXPV - SWITCH WHEN V UNCHANGED COPE 2 address switch 14/0 D 2 H 1 0 2 3 CODING SHEET 0 M 4 Z 5 6 NZ 7 A V 8 M A 9 A M 0 M Α (A) - v' (high) 7 MOV В RET 9 С MICROCOMPUTER TRAINING SYSTEM D Ε F 8 0 1 2 3 4 5 6 7 8 9 Α INTEGRATED COMPUTER SYSTEMS В С D Ε F 8 0 1 2 3 4 5 6 7 Figure 4-46b 8

This page intentionally left blank

MICROCOMPUTER INTERFACING WORKBOOK

CHAPTER 5

ANALOG TO DIGITAL INPUT

This page intentionally left blank.

5. ANALOG TO DIGITAL INPUT

Microprocessors in instruments and control systems generally require input of analog signals, which must be converted to digital form for processing. Variables generated by sensors are likely to be any of the following:

Frequency or Pulse Interval (tachometers, flow meters and other motion sensors, and instrumentation electronics used for conversion of other variables)


Pulse Width (instrumentation electronics - not common)

Resistance (thermistors, strain gauges, position sensors)

Capacitance or Inductance (position sensors - usually converted to frequency)

Voltage or Current (thermocouples, photovoltaic cells, or conversions of variable resistance.)

In this chapter we will consider digital conversion of pulse interval, frequency, voltage, and resistance. In Section 3.6, we measured a pulse width. That section should be reviewed, and especially Section 3.6.3 which discussed reading a timer while it is running.



Pulse Interval Measurement
Figure 5-1

5.1 PULSE INTERVAL MEASUREMENT

An external input of the ITS (either EXT4 or EXT5) with its edge triggered latch makes it easy to measure a pulse interval. To avoid noise triggering of the flip flop the signal should be coupled through an optical coupler (see page 1-18). Connect the AUDIO OUT test point near the upper right corner of the AMTS to OPTO IN, and connect OPTO OUT to EXT4 IN.

5.1.1 Measuring a Steady Signal

EXERCISE

When a rising edge occurs at the EXT 4 input, it will set the latch and generate an RST6 interrupt. An interrupt service routine will read and restart a timer, to measure pulse interval.

The main program displays the data read from the timer by interrupt service, and loops to a Halt instruction. This stops program execution until another interrupt has occurred. Execution of the main program resumes at the location following HLT after the interrupt has been serviced. We ignore the first measurement because it is meaningless. The counter was started when power came on, not at an edge of the signal. Thereafter, we load and display the measured data after each interrupt. Since the 8253 counts down from zero this value is the twos complement of the number of clocks in one modem cycle (see page 3-10). A flow chart is shown in Figure 5-1, and a coding solution in Figure 5-2.

PULSE INTERVAL-MAIN

_	A D D .	R	CO	DE		TO	15E	TI	TE.	RVA	Т-1	MAI	.N			
	8 20	0	3	E	,	M	V	I		A	,	8	0			Program Forts Port 18 Out
L		1	8	0												Port 1B Out
L		2	D	3		0	U	T		C	N	7	1			
٦		3	0	7												
SHEET		4	3	E		M	V	\mathcal{I}		A		9	2			
S		5	9	2												
CODING		6	D	3		0	U	7		2	√	7	2			
이		7	0	F			-				<u> </u>		<u> </u>			
		8	3	F		M	V	\mathcal{I}		Ā		3	0	_		Program Times O
- [9	3	EO			<u> </u>	= .			/ -	_	<u> </u>	_		Mode Benary
		A		3		0	$\overline{\nu}$	$\overline{ au}$		\overline{T}	$\overline{\mathcal{I}}$	M	<u>C</u>	7		Made Berighe
Ī	,	В	/	7		_	_			<u> </u>				<u> </u>		, 3, 3, 3, 3
İ		С	3	E		Μ	ν	I		A		0	9			Enable EXT4
≥,			0	9				_		,,	<i>;</i>		Ė			
SYSTEM		E	2	3		0	U	$\overline{\tau}$	<u> </u>	\overline{c}	\overline{v}	7	2	_		interrupt
		F	0	٦	i			•			10	_	<u>a</u>			
TRAINING	8 2/	0	7	6		Н	L	T							<u> </u>	La man die at inter
Z	821	1	7	6		<i> </i>	7	ナ							! !	Vanore first ister.
	121	2		A	<u> </u>	<u>,,</u>	H	1	D		8	3	0	0	<u> </u>	Lood measured
		3	2	0		_	<u> </u>	<u></u>			<u>8</u>	\vdash				_
탉		4	8	3	<u>1</u> [[<u> </u>	<u> </u>						<u> </u> 	interval
MICROCOMPUTER		5	18	D	<u> </u> 	1	1	L	L		ע	<i>(</i> ,)	0	P	<u>لا ا</u>	 ./ · · · · · · · · · · · · · · · · · · ·
잉		6	7	2		<u>C</u>	<u> </u>	L	_		\mathcal{D}_{-}	W	<u></u>	R	Ψ.	Display interval
잂		7	 -	1	<u> </u>										<u> </u>	
Σļ			0	23	[_	•	<u> </u>	<u> </u>	B	9	,			<u> </u> 	
l I		9	<u>C</u>		<u>} </u>	J	M	<u> 1</u>		8	2	/	/		<u> </u>	Lasp
ļ			0		<u> </u> 			<u> </u> 	<u> </u>						<u> </u>	
S _I		Α	8	2	<u> </u>			<u> </u>	<u> </u> 						<u> </u>	<u> </u>
		В	<u> </u>	*	<u> </u>			<u> </u>							<u> </u> -	1
SYS		С	<u> </u> 		<u>i </u>			<u> </u> 	<u> </u>						<u> </u> 	1
INTEGRATED COMPUTER SYSTEMS		D	<u> </u>		<u> </u>			<u> </u> 	<u> </u> 						<u> </u>	1
FI		E	<u> </u>		<u> </u>			<u> </u>	<u> </u>						<u> </u>	1
ΑĮ		F .	<u>1</u>		<u> </u>		<u> </u>	<u> </u>			<u> </u>					1
윉	8	0			<u> </u>			<u> </u>	<u> </u>							1
밁		1	<u> </u> 		<u> </u>		<u> </u> 	<u> </u> 	<u> </u>		 				<u> </u>	
ΑĮ		2	<u> </u>		<u> </u>		<u> </u>	<u> </u>			<u> </u>		_		[
		3	<u> </u>				<u> </u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>		<u> </u>	1 .
Żļ		4	<u> </u>		<u> </u>			<u> </u> 								1
ļ		5	<u> </u>	_	<u> </u>		<u> </u>	<u> </u>	<u> </u>	,	<u> </u>		<u> </u>		<u> </u>	1
ı		6	<u> </u>		<u> </u>		<u></u>	<u> </u>	<u> </u>		 		<u> </u>		<u> </u>	1
÷							1	1	1	ı	ı			1	i	1
ļ		8	<u> </u>		<u> </u>		<u> </u>	<u> </u>	<u> </u>		 		<u> </u> 		<u> </u>	 Figure 5-2a


	A D D	R	co	PE_	FOT!	. <u> </u>			.VAJ	, 						SKVICE
	8 23	0	F	5		P	10	S	/+		P	5	W			
		1	E	5		P	U	S	H		H					
		2	2	/		L	X	I		#		8	3	0	0	Address data storage location
⊢		3	0	0							,					storage lanation
E		4	8	3												
SF		5	3	E		М	ν	I		A		0	0			Latch Times O
Z		6	0	0				-		,,	<i>'</i>					maion Seminary
CODI NG SHEET		7	17	3		0	U	τ		7	I	М	C	7		
0		8	1	7				•		•	4	741				
		9	<u> </u>	\mathcal{B}		\mathcal{I}	N		T	I	Μ	0				Read Lines O
		Α	1/	4						<u>.</u>	7 - [U				and store dates
		В	7	77		М	0	$\overline{\nu}$		\overline{M}	_	A		i—		and alone diares
		С	2	3				X		<u> </u>)	77				•
[≩		D		B		<u>ー</u>	ηυ / /	^	7	_	М	Λ				
SYSTEM			<u> </u>	4		<i>-</i> -	18		/	_	151	U				
		 F	7	7		М	Δ	V		м		1				
2	8 24	0	11	F		X	0 R	A		_	1	A				
Z!	• 4 7	1	17)	3			U	<u>ア</u>	1	A T	T.	М	Δ.			Clear Lener O
TRAIN NG		2				0		/		'	<u></u>	ועו	\mathcal{O}			
۳ ا ا ک			17	4		^	,,	<u> </u> 		\dashv	<u> </u>	44				
5		3	D	3		0	$ \mathcal{U} $	\mathcal{T}		7	$\frac{\mathcal{L}_{\parallel}}{\parallel}$	M	0			
MI CROCOMPUTER		4		4		y 4		<u> </u>		_	_			_		2
8		5	3	E		M	νļ	I		<i>/</i> }	<u>, </u>	0	9		_ l	Poinable and
띩		6	0	9		-										AleaN EXT 4
إ≷		7		3		0	<u> リ</u>	7		C	N	. []	2			
ļ		8	0	اعر						_						
ļ		9	E			P	0	ρ		Н	_ [
ည			7	/		P	0	P		P	<u>ا ک</u>	ω			_	
		В	F	$B \mid$		E	I E									
Ş		С		9		R	E	7								
8		D		_ļ			_								1	
5		E		_ļ			_	_ ļ								
COMPUTER SYSTEMS		F		_ ļ			_		\perp	\perp						
8	8	0		[\perp			\perp							
잂		1		ļ												
Æ		2														
NTEGRATED		3														·
퇸		4							[T				_		
		5														
		6									·					
		7										1			İ	
Ī		8				-			Ì		Ì		i		İ	Figure 5-2b
																5_5

5-5

5.1.2. Measuring a Multi-Valued Interval

EXERCISE

When the cassette modem is actually in use its pulse interval is switched between two values, depending on the data being recorded.




We can compare the measured interval to some threshold value to decide which frequency is present. We will use the monitor's tape recording program SEROT to generate a data train to the cassette modem, and develop an interrupt service routine to measure the intervals, decide which frequency is present, and measure an average interval for one frequency.

The low frequency is half of the high frequency, and the signal is a square wave, so if we define W as the width of a high frequency pulse, the interval for the high frequency is 2W and the low frequency interval is 4W. If the bit time is constant the number of 2W intervals for a data bit equal to one should be twice the number of 4W intervals for a zero. This ratio is severely distorted however, by the interrupt service routine which interferes with the bit timing loop in SEROT. Therefore the number of cycles of each frequency is meaningless during this test. The measurement of pulse intervals is valid, however, because the recording frequency is

generated by the modem hardware, not by the program.


If we use a single threshold, as suggested above, an uncertainty arises in the measurements because an intermediate pulse interval can also occur. The modem changes its interval after its input data from the processor changes, at the moment when its output changes from high to low or from low to high.



The intermediate value 3W occurs much less frequently than the other values because it can only occur at a bit boundary, and even there it has only a 25% probability. It will be detected, however, and our program should provide for it.

5.1.2.1 Program Design

The program will accept (through keyboard entry) two different thresholds. The modem output will be sensed as before by the EXT4 interrupt. At each interrupt the preceding time interval will be measured and compared with the thresholds. If it lies between them the interval will be added into a sum, and counted. If the interval is less than the lower threshold or more than the higher, the time will be discarded. All intervals will be counted (separately from the count of those between thresholds).



Multi-Valued Interval-Main
Figure 5-3a

The program will be stopped either when 100 values have been summed or when 65,536 interrupts have occurred. The latter stop will indicate few or no measurements have occurred between the thresholds. If the two thresholds have been selected to include one of the 2W, 3W, or 4W intervals the program will be stopped after 100 occurrences. By varying the thresholds we can measure the average interval for each nominal value. For ease of interpretation the interval measurement and summing will be in decimal.

5.1.2.2 Main Program

The main program is depicted in Figure 5-3a. Timer 0 is used again to measure the interval, but now it is programmed for decimal counting. After the two thresholds have been entered the main program clears the data memory and stores the thresholds. RST6 is used to call the interrupt service, which will start the timer and enable the EXT4 interrupt. (This leads to some invalid measurements which will be discarded by interrupt service). Now the reserved memory locations 83E4,E5 are loaded with a convenient address for the start of data transmission by SEROT. Any address can be used, except that unless quite frequent alternations of ones and zeros are present there will be very few 3W intervals. A starting address of 0010 works nicely.

A jump into SEROT causes the monitor to start transmitting data to the modem. SEROT starts at 0371.

ANALOG TO DIGITAL INPUT

This page intentionally left blank

5.1.2.3 Abnormal Exit

When interrupt service for EXT4 reaches a stopping point, after 100 measured intervals or 65,536 total intervals, it makes an abnormal exit. Instead of restoring registers and returning to SEROT, the abnormal exit clears the stack and displays the measured data.


Previously we have sometimes made abnormal exits from subroutines, clearing the stack by popping the return address into a register pair. Here we cannot use that method because SEROT uses several nested subroutines and also uses the stack to save registers, and we do not know how many levels of the stack may be in use. In this program we clear the stack by reinitializing the stack pointer:

31 LXI SP,83D3

D3

83

This loads the stack pointer with the same address normally loaded by the monitor. Although the stack contents have not been erased, this effectively discards the past history and gives a fresh start.



Multi-Valued Interval - Interrupt Service
Figure 5-3b

5.1.2.4 Interrupt Service


Figure 5-3b shows the interrupt service routine. After saving the registers we read and restart Timer 0. The two byte interrupt count is incremented. At 65536 interrupts the counter reaches zero and the abnormal exit is taken. To avoid recording invalid data caused by initialization both in the main program and in SEROT, we ignore the first 256 measurements, by testing the high byte of the count. The high byte of the timer data is compared to the two thresholds. Since the timer returns the hundreds complement of the interval time, the comparison is made not by CMP but by:

MOV A,D (A) <---high byte of time
ADD M Add threshold

This sets CY if the time is less than the threshold.

DAA

If the time lies between the two thresholds a subroutine is called to add the hundreds complement of the timer data into the sum, and to increment the decimal counter.



Add Decimal Time to Memory
Figure 5-3c

5.1.2.5 Decimal Addition Subroutine

Figure 5-3c shows the addition subroutine. Since the timer data represents the hundreds complement of the time interval we must complement it before adding it into the sum. Here we combine the two functions. The Intel 8080 (or the NEC 8080AF) does not allow DAA after subtraction, but only after addition.

MVI A,9A (A) <---100

SUB E Subtract low bytes

ADD M Add to low sum

DAA

MOV M,A

Subtracting a decimal value from 9A or 99 cannot generate any carry. After adding the old sum, DAA will make the proper adjustment to a decimal value, generating a carry if the result exceeds 99. For the second byte we load A with 99 and add the carry from the first byte, so it contains either 99 or 9A (= 100 decimal).

INX	Н	Address second byte
MVI	A,99	Load A with 99 or 100
ACI	00	
SUB	D	Subtract timer
ADD	M	Add into old sum
DAA		
MOV	M,A	

If this generates a carry it must be added into the third byte.

ANALOG TO DIGITAL INPUT

Now the decimal counter is incremented and we return to increment the binary count unless the decimal counter reaches 100. Then the abnormal exit is taken. Note that the use of LXI SP permits the abnormal exit from any subroutine level without regard to the stack.

Write your program and test it. Section 5.1.2.6 describes the use of the program. Memory assignments in the solution given in Figure 5-4 are:

8300,01	Binary count
8302	Low threshold
8303	High threshold
8304,05,06	Sum of times

8307

83E4,E5 Starting address for transmission

Decimal count

	A D D	R	co	PE_				_			_					
]	8 20	0	3	E		M	V	\mathcal{I}		A	,	8	0			From and forts
		1	8	0							' .					fort 1B Out
		2	\mathcal{D}	3		0	V	T		C	N	$ \mathcal{T} $	1			
<u>, </u>		3	0	7												
Ē	l	4	3	E		M	V	I		A		9	2			
SH		5	9	2		Ī				<u> </u>	1					
Z		6	<u> </u>	3		0	V	τ		C	N	1	2			
CODING SHEET		7	0	F												
Ĭ		8	3	E		M	V	$\overline{\mathcal{I}}$		A		3	1			Program Times O
		9	3	1			<u> </u>	_		<u> </u>	/	_	 			Both luter
		Α	5	3		0	$\overline{\upsilon}$	T		7	$\overline{\mathcal{I}}$	М	c	$\overline{7}$	_	Made O
İ		В	1	7	<u>'</u>						<u>-</u>			ľ		Derimal
i		C	1	3	<u> </u>	D	I						<u> </u>			7)orences
∑		D .	C	(V	<u> </u>	<u>C</u>	A	1	L		=	N	 	1.1	D	0 + +1 1111
SYSTEM		E	4	6		۲	17	1	<u></u>		E	N	_	$ \omega $	$\underline{\nu}$	Enter thresholds
		F	1	3		<u> </u>										(H) thigh
MICROCOMPUTER TRAINING	821	0	A			 	D	A		Δ						(L) ← low
Ž	· \(\alpha\)	1	1	1		X L	<u>R</u> . X	I		A D	<u> </u>	8	3	_	~	Clear data memory
H.	-	2	1	10		<u>レ</u>	٨	<u></u>		2	,	8) 	/	0	8300-830F
H.			/ 0	3												
5	011	4	8	D		<u> </u>	0	<u> </u>								
Ä	821		/			$\frac{D}{C}$	<u>C</u>	R		E	7					
öl		5	/	2		<u>S</u>	7		X	0	\mathcal{D}	,	, ,	l		
띩		6	C	2		5	λ	2		8	2	/	4	<u> </u>		
ΞĮ		7	0	4												
ļ		8		2					_			_				
		9	2	2		2	#	_	$\underline{\mathcal{D}}$		8	3	0	2		Store Thresholder
<u>S</u>				2												
SYSTEMS		В	8	3						_						
S∠S		С	2	/		4	<u>X</u>	I		4	/ -	0	0	1	0	address for start
۳. S		D	1	0		<u> </u>										of transmission
팃		Ε .	0	0												0
<u>₹</u>		F	2	2		S	\mathcal{H}	ム	\mathcal{D}		8	3	E	4		Store address
읭	8 2 2	0	E.	4												for SEROT
잂		1	8	3												0
NTEGRAT ED COMPUTER		2	0	0		$ \mathcal{N} $	0	ρ								Use FI during delay
EG.		3	F	7		R	S	7	6							To enables ExT4
	822	4	\mathcal{C}	3		5	M	ρ			0	3	7	/		Jump into SEROT
_		5	7	/									•			
j		6	0	3												
Ì		7	· ·	0												·
į		8	ا													Figure 5-4a
1																5_17

INTERRUPT SERVICE

	A D D	R	CO	PE_			,									
	8 23	0	F	5		<i>P</i>	v	5	H		$ \mathcal{P}$	5	$ \omega $			
		1	E	5		P	U	S	H		Н					
		2	D	5		P	U	J	Н		D					
_		3	C	5		P	U	S	H		B					
SHEET	. '	4	3	E				S		A		0	0			Latch and read
		5	0	0		ĺ	_			<i>.</i>	<i>'</i>					Line O
S		6	D	3		0	U	T		T	7	M	C	7		Sime o
CODING		7	/	7				,			_	/ - 1	_	ľ		
		В	Ď	\mathcal{B}		I	N			T	T	М	0			
j		9	/	4						<u> </u>		/- 1				
j	A	<u>. </u>	5	F		M	0	V		Ε		A				
į	E	3	Ď	B		\mathcal{I}	N		7		M	0				
İ	(4			,,,		,	_	, 1					
Ξİ	[<u> </u>	5	7		Μ	0	V		٧		A				
SYSTEM		: Í	A	F		X	\mathcal{R}			D A	/	,,				Restart Lines O
		=	7	3		0	0	<i>"</i>		<u>,,</u> ア	I	Μ	0			Restart Sembol
TRAINING	8240	, <u>i</u>	//	4			U	1		_	_	1 1				
F	<u> </u>	- 1	<u> </u>	3		0	υ	T		7	エ	M	1			
	2	<u> </u>	1	4		U				1		<i>/</i> -1	0			
띩	3		2	71		7	Х	I		#		8	3		0	A 1-1
뒫	4	<u>r</u>	1					_		77	,	0	<u>ر</u>	U	<u> </u>	
MICROCOMPUTE	5	;	8	3			-							—		counter for interrupts
읽	6		3	2/		ァ	N	R		M						interricals
ij	7		-	3	j	工				#						Increment low laste address high leyte
4	8			2		2	10/	X Z	_	8	2	7/				address high lighte
Ì	9		4				70			-	2	7	/			
İ				2	<u>_</u>											11
앐	В		3	<u>~</u>		了	N	R	-	M		—		-		at hero increment
SYSTEMS	C	$\overline{}$		A			<u>건</u>	_			2	9	0	-		high light
	D		9	7		J	<u>-</u>			0_	<u>ح</u>	-				At zero increment high ley te At 0000 go to abnormal exit
딹				2		-			-							abnormal excl
INTEGRATED COMPUTER	824 F		_	6	I		R	A	\dashv	М	,	\dashv				1 + 1 1 1 1 +
핡	8 0	-		-				'		' 	-	-	-	_		The for high light
اٰتِ	1	-+		+				\dashv					\dashv			Test for high byte greater than zero
芷	2	- +	+	+						\dashv	\dashv		\dashv			
밝	3		+	+		\dashv			\dashv	\dashv	\dashv	+	-			
빍	4		+	\dashv	1		-	\dashv			\dashv	\dashv	\dashv			
=	5	- +		+				\dashv	+	\dashv	\dashv					
İ	6	i		1		\dashv	+					\dashv				
İ	7	i	+	+	i	\dashv	\dashv	+			+	\dashv	\dashv			
İ	8	i	\dashv	\dashv			1	\dashv	\dashv	-	+	\dashv	\dashv	\dashv		Figure 5-4b
	J		_				_	_	.	_	_	.				LIGHTS 7-4D

	A D D	R	СС	PE_	 _										
	8 25	0	C	A	12	Z				8	2	6	/		Until high lusto
		1	6	/	 \perp	_	_								Until high lugtos
		2	8	2											
<u> </u>	,	3	2	3	IZ	N	X		$\overline{\#}$						address low threshold
쁴		4	7	A	M	0			A		D				and to constant of
넔		5	8	6	A	<u>0</u>	$\overline{\mathcal{D}}$		\overline{M}	 			-		Add to complement of time interval
ž		6	2	7	D	A									Diameter State of the State of
CODING SHEET		7	0	A	5	C			8	2	6	/			Elite it interes
		8	6	/											Exit if interval less than lower
		9	8	2											threshold
		Α	2	3	I	\mathcal{N}	X		4						Last hicken
[В	7	A	M	0	ν		A		D.				Test higher threshold
		С	8	6	A	D	D		М	,					A BOLLAND CO-
SYSTEM		D	2	7	 1	<u>A</u> C	A								Istima hoting
\ S		E	2	C	C	$\overline{\mathcal{C}}$			8	2	7	0			thresholds add
		F	7	0							_				to annial to
ΣĮ	8 26	0	8	2											to sum of times
TRAINING	826	1	3	E	N	V	\mathcal{I}		A		0	9			Normal exit
		2	0	9						-					The street state of the st
MICROCOMPUTER		3	$ \mathcal{D} $	3	0	U	$ \tau $		C	N	τ	2			
틧		4	0	ot=		-			ĺ						
ΘĮ		5	$ \mathcal{C} $	/	P	0	P	,	$\mathcal{B} $						
윘		6	D	/	P	0	P	,	$\mathcal{D} $						
ĭ₽		7	E	/	P	0	ρ		$\mathcal{H} $						
L		8	F	/	P	- 1	P		$\mathcal{P} $	S	ω				
L		9	F	$\mathcal{B} $	E	I									
ωĹ		Α	0	9	E R	E	7								
ΞĹ		В													
SYSTEMS		С				T									
RS		D		ĺ											
COMPUTER		E		_ [
₹		F		[
	8	0						-				T			
		1													
A.F		2				-				_					
NTEGRATED		3			T									į	
ΞĹ		4													
Ļ	!	5													
Ļ		6		_											
Ļ	•	7										_]			
		8									\bot	\Box			Figure 5-4c


	A D D	R	co	ÞΕ				EEI			251					
	8 27		2	1		L	X	$ \overline{\mathcal{I}} $		$\overline{\mathcal{H}}$,	8	3	0	4	address sum of intervals
		1	0	4							,					intervala
		2	8	₩ 3		-										
_		3	3	E		M	V	I		A		9	A			add hundreds
SHEET		4	9	A							/	_	-			Camplement od
		5	9	3	-	S	Ū	$\overline{\mathcal{B}}$	_	E						times data
ING.		6	8	6		Ā	7	<u>B</u> D		E K	-					complement of times data to seem
CODING		7	2	7		$\overline{\mathcal{D}}$	U D A	A		•						
O		8 .	7	7		M	0	V		Μ		A				·
		9	2	3		$\overline{\mathcal{I}}$	N	X		Н	,	,,,				
		A	3			M	ν	I		A		9	9			
	<u> </u>	В	9	E 9		.				//	i					
		С	10	E		A	C	I		0	0					
Σ		D	0	0							_					
SYSTEM		E	9	2		J	υ	B		D						1
	, -	 F	8	_		A	D	$\overline{\mathcal{D}}$		N						
TRAINING	8 28	0	2	7		\mathcal{D}	A.	A		,,,						
A Z		1	7	7		M	0	ν ν		Μ		A				
T.R.		2	i	3		<u> </u>	N	X		\mathcal{H}	,	71				· I
		3	2			M	0	<i>V</i>		<i>/</i>		M				
Ž		4	1/	E			C	Z		0	,	/				
MICROCOMPUTER		5	0	E		A				0						
ö		6	10 10	<u>リ</u>		<u>الر</u>	0									
CR		7	2	7		D	A	<i>γ</i> /		A /1		~				
Σ		8	7	3		M	0	-		M	,	A				<u> </u>
		.9	2	_		<u></u>	N	X		4		A 41	i			Increment count
		A	7			M		<u>V</u>) 	 _	M	_			in decimal
JS.			<u>C</u>	6		H	D	$ \mathcal{I} $		0	/					1
SYSTEMS		В	0	/			_									<u> </u>
SYS		<u>C</u>	2	7		<u>D</u>	A			4.4		Λ				
	<u> </u> 	D	7	7		M	0	V つ		Μ	<i>t</i> .	A				v .
5	ļ	E		0		R	N	2	_			_				Return to normal exit unless 100 intervals summed
ΑF		F	0	$ \mathcal{Q} $		N	0	<u>P</u>				_				exit unless 100
2	8	0	<u> </u>													intervals summed
딢	<u> </u>	1														
NTEGRATED COMPUTER		2	<u> </u>		 	<u> </u>										
^r EG		3	<u> </u>													
Z		4														
	<u> </u>	5	<u> </u>			 										
	1	6	<u> </u>					$\vdash \vdash$								
	<u> </u>	7	<u> </u>													Piguro 5 44
	L	8	L_				<u>-</u>				خ.				<u> </u>	Figure 5-4d

	A D D	R	cor	DE_												
	8 29	0	3	E		M	V	I		A	,	0	8			Disable EXT4
		1	0	8							_					
		2		3		0	U	7	•	0	N	7	2			
_		3	0	F						ł						
SHEET		4	3	/		7	X	I		S	$\boldsymbol{\sigma}$		8	B	\mathcal{O}	ŋ
		5	<i>D</i>	3								,				Clear stack
N		6	8	3												
CODING		7	2	/		L	X	エ		Н		8	3	0	4	address sun
U		8	0	4							7					of times
		9	8	3						ĺ	ı					0
		A	/	/		L	X	エ		D		8	3	F	F	address right
		В	F	F		İ	Ì				1	_				hand digit
		С	8	3		\vdash										siena anger
Σ	829	D	7	F		М	\cap	V		A		Μ				Display 4 butes
SYSTEN		E	0	<u> </u>		0		7	L		う	\mathcal{S}	У	2	<u> </u>	The state of the s
		F	9	P		l					<u>ٽ</u>		'		 	
N	8 2 A	0	0	2]	<u> </u>	•						<u> </u>	! 	
TRAINING		1	2	3		T	N	X		Н					<u> </u>	
		2	7	\mathcal{B}	,	M		V		4		E		<u> </u>	<u> </u> 	OSta Landenta
TER		3	E	E		C	0	ア		AF	8	<u>_</u>				DBY 2 returns
PU	!	4		8		<u> </u> 	1/ 	_		'	0			<u> </u>	<u> </u>	(DE) = 83F7
M ICROCOMPU		5	ת	2		-	Ν			8	2	9	D	<u> </u>	<u> </u>	
200		6	0	<u>、</u> カ		<u> </u>	10			8	<u>~</u>	 				Good senter facili
ICF.	_ 	7	0	2	<u>-</u> -	-	\vdash			<u> </u>		_		ļ		byten displayed
2		8	0	3		 	Μ	Р		8	2	0	C		<u> </u>	0 . * . *
		9	5	<u> </u>			1.1	_		0	_	0	<u>ب</u>	-	 	new thresholds
			8) %	_	<u> </u>	_					 			<u> </u>	min inistrias
MS		В	<u>Б</u> 	a		<u>!</u> [<u> </u>							<u> </u>		<u> </u>
STE		C	<u> </u>			<u> </u> 	<u> </u> 								<u> </u>	<u> </u>
SYSTEMS	<u> </u>	D	<u> </u>			<u> </u> 			<u> </u>					<u> </u> 		<u> </u>
	<u> </u>	E	<u> </u>			<u> </u>	<u> </u>	•						<u> </u>		<u> </u>
COMPUTER	<u> </u>	F	<u> </u>			<u> </u>								<u> </u> 	<u> </u>	
ΘMO	8	0	<u> </u>		<u> </u> 	<u> </u>	<u> </u>		<u> </u>					<u> </u>	! 	1
ٽ ص		1	<u> </u>		<u> </u>	<u> </u>	<u> </u>		<u> </u> 			\vdash		<u> </u>	<u> </u> -	<u> </u>
I E	<u> </u>	2	<u> </u>		<u> </u> 	<u> </u>	<u> </u> 		 					<u> </u> 	<u> </u>	<u> </u>
3RA	<u> </u>	3	<u> </u>	<u> </u>	<u> </u> 	<u> </u>	<u> </u> 		!]			\vdash	<u> </u>	<u> </u>	<u>1</u>	
NTEGRATED			<u> </u>	<u> </u>	<u>[</u> [<u> </u>	<u> </u> 		<u> </u>	<u> </u>		\vdash	<u> </u> 	<u> </u> 	<u> </u>	
Z	<u> </u>	4	<u> </u>	<u> </u>	<u> </u> 	<u> </u>	<u> </u>						<u> </u>	<u> </u> 	_	
	<u> </u>	5	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u> 				<u> </u>	<u> </u>	<u>i </u>	
	<u> </u>	7	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u> 		<u> </u> 	<u> </u> 			<u> </u> 	<u> </u> 		<u> </u>
			<u></u>	<u> </u>	<u> </u>		<u> </u> 	<u> -</u>	<u> </u>	<u> </u> 			<u> </u>	<u> </u>		Figure 5-4e
		8	<u></u>	<u>L_</u>	<u></u>	<u> </u>	<u> </u>	l	<u> </u>	<u> </u>		<u></u>	<u></u>	<u> </u>		rigure 5-4e

5.1.2.6 Program Debugging and Operation

The use of RST6 to call the interrupt service routine not only provides an easy way to start the timer and enable the EXT4 interrupt, but also allows you to step through interrupt service for debugging. You can step through with a normal return or force the abnormal exit by preloading the decimal counter with 99. If the thresholds are set at 99 and 00 then interrupt service will call the decimal addition subroutine for any timer data.


For meaningful results the program must be run in AUTO mode. Enter thresholds of 99 and 00 (9900, NEXT). Almost immediately a decimal value for the time is displayed as three bytes, with a count of 00. For instance:



If equal numbers of wide and narrow intervals were received this would be a central or average value. In fact SEROT generates enough leading high frequency intervals that this measurement includes no 3W or 4W intervals. Prove this by entering thresholds of 09 and 00 (0900, NEXT). A similar average will be obtained.

Try thresholds of 06 and 00. No intervals of fewer than 600 clocks should occur, so the program will run for 65,536 interrupts, and then display 000 000. Possibly one or a few short intervals will occur.


The display might show:



Try thresholds of 07 and 00. Depending on the time constant of the cassette modem oscillator there may be no intervals, a few, or many intervals in this range.

Now exclude the short intervals by entering thresholds of 99 and 09. The 2W intervals will be excluded and the sum of times will include mostly 4W intervals and possibly a few 3W intervals. The average will be close to the 4W interval. The lower threshold can be raised to exclude the 3W intervals. Try 99 and 13, which should include only the 4W intervals.

Finally, set thresholds to include only 3W intervals. Try 13 and 09 (1309, NEXT). There may, or may not, be 100 measurements made before the 65536 interrupts have been counted. In one experiment the result was:



The average time is 104854/95 or 1104 clock times.

5.1.3 Measuring Received Pulse Intervals

EXERCISE

The program of 5.1.2 can also be used to measure the pulse intervals returned by the cassette recorder. Here we do not need (or want) the SEROT program running, so change the JMP 0371 instruction to a jump to itself. In the solution given in Figure 5-4:

8224 JMP 8224

Create a tape with a leader (all ones) of several seconds, or use one you already have. Connect the EXT 4 input to OPTO OUT, and connect OPTO IN to the AMTS test point AUDIO IN. Connect the cassette, start it in playback mode, and wait until you hear the steady tone from the leader. Now start the program as before; when it has received 356 one bits it will display the average pulse intervals. Compare these with those observed for recording. This gives a measure of the speed stability of your recorder.

5.2 FREQUENCY MEASUREMENT


Clearly a frequency can be obtained from a pulse interval measurement by inverting the measured data. This gives the instantaneous frequency, which may be needed in some instances, especially when the rate of change is important. Often the rate of change is small compared to the frequency, and we can measure frequency by counting pulses over some period of time such as one or ten seconds. This method is used in the two following exercises.

5.2.1 Logic Level Frequency Measurements

EXERCISE

Measure the frequency of a logic level signal. Use EXT 4 (as in the preceding exercise) to detect the rising edge of the signal, and count the occurrences (in decimal). Use timer 0 with a software counter to measure one second intervals. The Timer 0 interrupt decrements a software counter, which starts at 64 to count 100D intervals of 10 milliseconds each. At zero, the counter is reloaded. The frequency count is copied to another pair of memory locations and the counter locations are cleared.

The main program does only initialization and display. Program port 2 and timer 0. Load timer 0 with 5000 for a 10 millisecond interrupt interval and enable EXT 4 and Timer 0 interrupts. Then repetitively load the copy of the frequency count and display it, as suggested in Figures 5-5 and 5-6.



Frequency Measurement - Interrupt
Figure 5-5

FREQUENCY MEASUREMENT

	A D D	R	co	DE		—		, <u> </u>		1-11-1				_		
	820	0	3	E		M	V	\mathcal{I}		A	;	9	2			Tragram Fort 2
		1	9	2							_					Ain Bin Cout
		2	D	3		0	U	7		C	N	Τ	2			
<u></u>		3	0	F					!							
SHEET		4	3	E		M	V	ュ		A	,	2	4			Program Times O
		5	2	4							ĺ					high byte, Mode 2
Ž		6	\supset	3		0	U	\mathcal{T}		7	I	M	C	T		
CODING		7	/	7												
		8	3	E		M	V	I		A		5	0			Load times O
		9	_	0			_									for 10 millisecons
		Α	D	3		0	U	\mathcal{T}		7	$ \mathcal{I} $	M	0			interrupt
	,	В	/	4												
		С	3	E		M	V	I		A		/	/			Enable Timer O
SYSTEM		D	/	1							,					and EXT 4
\YS		E	1	3		0	U	7		P	0	R	$ \mathcal{T} $	2	\mathcal{C}	
		F	0	E						1						
TRAINING	8 2/	0	2	A		1	H	7	\mathcal{D}		8	3	0	3		
RA		1	0	3												
		2	8	3	·											
ITE		3	10	\mathcal{D}		C	A	۷	4		D	W	0	R	\mathcal{D}	
MP.		4	D	/												
S		5	0	2												
MICROCOMPUTER		6	0	3		7	M	P		8	2	/	0			
N N		7	/	0												
		8	8	2												
		9														
ွ		Α														
SYSTEMS		В														
YST		С														
		D														
JTE		E														
MPL		F .														
NTEGRATED COMPUTER	8	0														
밆		1														
PAT		2														
EGI		3														
Ρ		4														
		5														
		6														
		7														
		8				_										Figure 5-6a
																F 27

	0 D D				FREC	UE:	NC	M	EAS	SUR	EME	ENT	-	IN	TEF	RRUPTS
1	8 D D	0 0	CO	DE.		_			_	_				ı —	Ī	·
		1				_									i !	·
		2														
				- 1			_									
Ш		3				ı										
SHEET		4														_
		5														
Ž		6														
CODING		7														
Ĭ	822	8	TR	5		P	0	ک	#		U	S	W			RST5-LimeNO
		9	E	5		P	U	S S	H		H					
İ		Α	જ	/		_	Χ	I		Н		8	3	0	0	
		В		0			- (<i>'</i>					·
İ		С	0	3												
Σ		D	0	3		+	Μ	۵		0	2	7	カ			
SYSTEM		E	_	ر ا		J	7=1	ָן <u> </u>		٥	×)				
S		<u>-</u> F	5												<u>i</u>	
TRAINING			8	2		0		٦	, 1		_		1		<u> </u>	
Z	* 23		<i>F</i>	5		P	ν		<u>/+</u>			S	ω		<u> </u>	RST6 - EXT4
ΡΑ		1	E	5		P			H		H		_	_		
		2	2	/		_	X	I		\mathcal{H}	ر	8	3	0	/	address frequency
MICROCOMPUTER		3	0	/												address frequency
AP.		4	8	3	l											
Ö		5	3	7		S	\mathcal{T}	U								In add/
8	823	6	7	E		M	0	V		A		M				(A) ← count
N N		7	0	E		A	C	\mathcal{I}			0,					and considerate
-		8	0	0												In add / (A) ← count add carry into
İ		9	2	7		\mathcal{D}	A	A								1 4). 4. 10. 1
İ		Α	7	7		M	0	V		Μ		A				Ita and
ΒS		В	2	3	,	ア ア	N	_		Н	,	,,				Ant Ideas)
SYSTEMS		С	5	A		J				-	2	B	6		<u> </u> 	Harris and
SY		D	3	- 1			ر			0	4		6		<u> </u> 	y carry and
		E		9								! 			<u> </u> 	Store count Next address If carry, a did into high byte
INTEGRATED COMPUTER		F .	8	2	<u> </u>	М	V	 	<u> </u>	0		_	9	<u> </u>	<u> </u>	Le mable EXT 4
OMF			3	E		/ / (V	1	<u> </u>	A	,	0	7		 	Lengthe EXI 4
\mathcal{C}	01 1	0	<u>0</u>	9	<u> </u>		/ /	 	<u>l</u> 1	1	<u>ا</u> ایرا	 	10	<u> </u>	<u> </u> 1	
TEC	75	1	<i>الا</i>	3		0	U	T	<u> </u> 	<u> (</u>	$ \mathcal{N} $	<u>T</u>	2	<u> </u>	<u> </u>	EXIT
RA		2	0	<i>F</i>		<u>ا ت</u>	_		<u> </u>	 	<u> </u>	<u> </u> 	<u> </u>	<u> </u>		
FG		3	E	/		P	0	P	<u> </u>	<i>H</i>			<u> </u>	<u> </u>	<u> </u>	1
IN		4	<u>F</u>	/	 	P	0	ρ	<u> </u>	P	5	$ \omega $	<u> </u>	<u> </u>	<u> </u>	
		5	F	β		E	I	_		_			_	-	 	
		6	<u>C</u>	9		IR	E	1	<u> </u>	<u> </u>					<u> </u>	
		7	<u> </u>			<u> </u>					<u> </u>			<u> </u>		
		8			L		ŀ							$oxed{oxed}$		Figure 5-6b

	A D D	R		DE	 								
	8 25	0	3	5	<u>D</u>	C	R		M				Decrement Counter
		1	<u> 3</u>	E	M	V	Ī		A	,	0	/	to reenable Liner O
		2	0	/						′			
ET		3	1C	2	J	N	Z		8	2	4	1	Lit unless
SHEE		4	14	/									Counter reaches 00
		5	18	2									
SODING		6	1	5	P	U	5	H		D			
9		7	3	6	M	V	I		M	+	6	4	Reland Counter
		8	6	4						<i>j</i>			for 100,0 interval
		9	2	3	I	7	X		H				7
		Α	5	E	M	0	V		E	,	M		Casy and clear
		В	3	6	M	V	I		M	,	0	0	Copy and clear count of EXT4 interrupt
		С	0	0						7			interpret
ĒM		D	2	3	\mathcal{I}	\mathcal{N}	X		$\overline{\mathcal{H}}$				
SYSTEM		E	5	6	M				7		Μ		
G		F	3	6	M				M	_	0	_	
AININ	8 26	0	0	0						,			
RAI		1	2	3	I	N	Х		Н				
-		2	7	3	M	0	V		M		E		Store count of EXT4
밀		3	2	3	I		X		H	,			interrupt (h)
P.		4	7	2	M		V		M	,	\mathcal{D}		displayed bearings
MICROCOMPUTER		5	D	/	P	0	P		$\overline{\mathcal{D}}$,			interrupts for display as frequency
욄		6	<u> C </u>	3	3	M	P		8	2	4	/	Exit
ξļ		7	4	/									,
ļ		8	8	2									
ļ		9									Ì		
၂		Α											
SYSTEMS		В	.										
Σĺ		С		_									
		D]				Ì					
COMPUTER		E											
ΑĮ		F											
	8	0		_ }									
읪		1						ļ					
Æ		2							_				
NTEGRATED		3		_ļ									
Ξļ		4		_ļ									
ļ		5		j									
ļ		6		ļ	\perp								
ļ		7			ļ			_ ļ					
l		8							_].]			Figure 5-6c
													5-29

ANALOG TO DIGITAL INPUT


5.2.2 AC Input Signal

EXERCISE

In the preceding section, we measured the frequency of a logic level signal. Often the variable input may be an ac signal, without sharply defined edges. For accurate results, the input signal must be squared. A sinusoidal input may not be detected at the same point in its cycle every time. Squaring can be accomplished with an integrated circuit comparator or an op-amp connected as a comparator. The interface board includes a comparator in the analog input circuit which can be used in this way. Figure 5-7a shows the circuit.


CAUTION: The input to the op-amp must not go more negative than -0.3 volts. If the signal is alternating above and below ground, a protection circuit must be provided as indicated in Figure 5-7b or else the signal must be attenuated to swing within \$ 0.25 volts.

CAUTION: The input to the op-amp must not go more negative than -0.3 volts. If the signal is alternating above and below ground, a protection circuit must be provided as indicated in Figure 5-7b or else the signal must be attenuated to swing within $\frac{1}{2}$ 0.25 volts.



COMPARATOR CIRCUIT

Figure 5-7a




otection circuits for AC Signa.

Figure 5-7


The input signal to ANALOG IN is amplified (with unity voltage gain) by the first op-amp, attenuated if necessary by the pot, and compared with the output signal from the D/A converter. A threshold signal is provided by the converter. This can be set very close to 0 volts, or to some more positive value. When the input signal is greater than the threshold, the output of the second op-amp is a low logic level. When the input signal is less than the threshold, the logic signal goes high and can generate an interrupt or be sensed at port 2B3.

The cassette modem output provides a suitable signal to test this program. It has an amplitude of about ± 0.3 volts with a very high source impedance. Connect a 100K resistor from analog input to ground to ensure that the signal stays within the safe range for the op-amp. Set the ANALOG IN pot to the far right, and connect the CASSETTE AUX output to ANALOG IN.

With this arrangement, a RST 6 interrupt will occur whenever the external signal goes below the threshold. Since there is no latch for this interrupt, the program must monitor port 2B3, and not enable the interrupt again until this signal has become low. In the program of Figures 5-8 and 5-9, timer 1 is used to interrupt the main program often enough to detect when the comparator output goes low and then enable the A/D comparator interrupt. Timer 0 again counts time. The frequency is counted in response to comparator interrupts instead of EXT 4 interrupts.



Sinusoidal Measurement -- RST 6 Interrupt
Figure 5-8a



AC Signal Frequency - Main
Figure 5-8b

Interrupt service for this program (Figure 5-8a) introduces a primitive interrupt manager. The occurrence of RST6 does not by itself tell the program which interrupt source must be serviced. We read the interrupt enable byte (port 2C) and test whether the comparator or timer 1 was enabled to create the interrupt. (We know that only one has been enabled.) If the comparator interrupt was enabled, we know that the comparator caused the interrupt and now must be disabled and timer 1 enabled, and the frequency count should be incremented. If timer 1 was enabled, we read the interrupt status byte (port 2B) to decide whether it is now time to enable the comparator (and disable timer 1) or whether timer 1 should be reenabled and the comparator remain disabled.


Clearly, the function of testing the comparator signal could be relegated to the main program, which has very little to do. We used the two RST 6 interrupts in order to demonstrate one means of distinguishing the source.

	A D D	R	co	DE				.—								, _
	8 20	0	3	E		M	1	I		A		8	0			Program Fortas
		1	8	0		L					_		_			Port 18 out
		2	0	3	<u> </u>	0	U	<u>T</u>		C	N	7	/			
 -		3	0	7												
SHEET		4	3	E		M	V	I		A	 _	9	2			
S S		5	9	2							,					
CODING		6	D	3		10	U	\mathcal{T}		C	N	7	2			
105		7	0	F												
		8	3	E		M	V	I		A	<u> </u>	2	4			Program timera
		9	2	_		L					_					Ligh lighte
		Α	2	3		0	U	<u>T</u>		1	ユ	M	<u>C</u>	T		Made 2
		В	/	7								_				Binary
ا		С	3	E		M	V	\mathcal{L}_{-}		A	,	6	4			0
TEN		D.	6	4												
SYSTEM	,	E	$ \mathcal{D} $	3		0	U	7		T	I	Μ	C	7		
		F	/	7												
TRAINING	8 2 /	0	3	$ \mathcal{E} $		M	0 :	V		A	_,	الح	0			10 millisecond
RAI		1	5	0							<i>)</i>					interval
		2	0	3		0	U	\mathcal{T}		T	\mathcal{I}	Μ	0			to Lines O
TE		3	/	4												
MICROCOMPUTER		4	3	E		Μ	1	\mathcal{I}		A		0	/			125 millisecond
Ö		5	0	/			_				/					interval
8		6	0	3		0	ν	\overline{T}		\mathcal{T}	I	X	/			to Lines/
<u></u>		7	/	5												
ĺ		8.	3	$ \mathcal{E} $		M	V	\mathcal{I}		A	1	0	3			Enable Times O
		9	0	3							一					and . Times
لي		Α	0	3		0	U	7		P	0	$\overline{\mathcal{R}}$	$\overline{\tau}$	2	C	
EN		В	0	E												
SYSTEMS	821	С	2	A		L	Н	7	$\overline{\mathcal{D}}$		8	3	0	જ		Lano - Load
S		D	0	3												Copy of truguement
ED COMPUTER		E	8	3												10077
Ð.		F .	_	DI		0	A	7	L		<u>D</u>	W	0	R	<u>D</u>	Display
S	8 22	0	2	1												
		1	0	2										·		
_		2	C	3		J	M	Р		8	2	1	C			
NTEGRAT		3	/	0												
틹		4	8	2												
-		5														
Į		6]										
i		7														
i		8														Figure 5-9a

	A D D R	со	DE I	AC FRI	EQU	ENC	CY	ME A	ASU	REN	1EN	Т -	- I	NTE	RRUPTS
	8 0														
	1			*	S	A	M	Ε		A	S		F	I	GURE 5-66
	2				E			F	P			F	0	R	
_	3	Ī			M			K		Þ		*			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
SHEET	4	Г								ĺ					
	5	\top													
N.	6														
CODING	7	П													
J	8228	F	5		P	U	S	H		P	S	W			Same as 5-6 h
	9	E	3		P	UU	<u>ვ</u>	<u>H</u> H		H					
	A.	2	/		1	X	\mathcal{I}		14		8	3	0	0	
	В	0	0							/					
	С	18	3												
ΕM	D	C	3		12	M	ρ		8	2	5	0			
SYSTEM	, E	15	0												
G S	F	18	2												į į
TRAINING	8 23 0	F	5		ļΡ	U	S	H		P	S	W			RST6-COMP.TIMI
AAI	1	E	5		ĺρ	V	S	<i>H</i> <i>H</i>		#					
	2	C	3	*	2	М	P		8	2	7	0			PATCH - Orman to
TEF	3	7	0	*											PATCH - Oumo to
JP U	4	8	2	*											- which smillings
MICROCOMPUTER	823 5	3	7		S	ア	C								COMPARATOR
RO	8236	7	E		M	0	V		A		Μ				INTERRUPT
MIC	7	10	E		A	C	I		0	0					Some as 5-66
	8	0	0												
	9	2	7		$\overline{\mathbb{D}}$	A	A								
(0)	Α	17	7		M	0	V		M		A				
SYSTEMS	В	12	3		工	N	X		H	Ī					
/ST	С	1	A		12	C			8	2	_ろ	6			1
	D	3	6												
TEI	E .	8	2												<u> </u>
AP.U	823 F	3	E		Μ	V	エ		A		0	3			
CO	8 24 0	0	<u>E</u> 3	*						,					Lanable TIMI Some as 5-66
ED	8241	D	3		0	U	\mathcal{T}		C	N	7	2			Same as 5-6h
AT	2	0	F												
EGR	3	E	/		P	0	ρ		Н						
NTEGRATED COMPUTER	4	F	./		F	0	Ρ		P	S	W				İ
_	5	F	\mathcal{B}		E	I									İ
	6	C	9		R	E	7		,						Į.
	7	Ī												l	
	8														Figure 5-9b

	A D D	R	co		SNCI					LNI				.—		
	8 25	0		5		D M	CV	$\frac{\mathcal{R}}{\mathcal{I}}$		Μ						Decrement Courter
		1	3	E		M	V	\mathcal{I}		A	لــــــــــــــــــــــــــــــــــــــ	0	/			To reenable time O
	,	2	0	/												
—		3	C	2		2	N	Z		8	2	4	/			Exitanless
SHEET		4	4	1												Egit unless Counter reaches 00
		5	8	2												
N		6	1	5		P	U	2	$\overline{\mathcal{H}}$		D					
CODING		7	3	6			V	\mathcal{I}		M		6	4			Reload Counter
		8	6	4												for 100,0 intervals
		9	2	3		1	$ \mathcal{S} $	X		H						1
	,	Α	-ی	$ \mathcal{E} $		M	0	V		E	,	Μ				Com and clear
		В	3	6		M	_	工		<u>E</u> M	,	0	0			Copy and clear count of EXT 4 interrupts
		С	0	0							,	_				interpreta
ĒM		D	2	3		$ \mathcal{I} $	N	X		Н						
SYSTEM		E	5	6		M		ν		\mathcal{D}^{\prime}	,	Μ				
col		F	3	6		M	1	\mathcal{I}		М	,	0	0			·
Ž	8 26	0	0	0							,					
W		1	2	3		$ \mathcal{I} $	\mathcal{N}	X		\mathcal{H}						
		2	7	3		M	0	V		M	-	Ē				Stone Count of EXT4
ш		3	2	3		$ \mathcal{I} $	N	X		H	,				_	Store count of EXT4 interrupts for display as frequency
MICROCOMPUT		4	7	2		M	0	V		M		$\overline{\mathcal{D}}$				display as Secretarist
8		5	$ \mathcal{D} $	/		$ \mathcal{P} $	0	P		<u> </u>	_					1 8 8
8		6	C	3		2	Μ	Р		8	2	4	/			Elit
إج		7	4	/												•
ļ		8	8	a												
ļ		9														
S		Α														
SYSTEMS		В	.			S	A	Μ	E		A	S		F	エ	GURE 5-6c
Z		С		_												
		D														
빈		E														
COMPUTER		F .														
	8	0														
		1														
쳁		2														
NTEGRATED		3														
칠		4														
_[5														
l		6														
		7					\Box	_								
į		8					·									Figure 5-9c

	A D D	R	со	DE.			_		_	_	_	_		_	_	
	8 27	0	<u> </u>	\mathcal{B}		I	N		P	0	R	7	2	<u>C</u>		Read interrupt
ļ		1	0	E						l						enables
1		2	E	6		A	N	\mathcal{I}		0	8					Lest for comparator
_ <u> </u>		3	0	8												interrupt enabled
픠		4	0	A		2	Z			8	2	8	/			Jump if not
HS E		5	8	/												
CODING	-	6	8	2												COMPARATOR
잉		7	13	$ \mathcal{E} $		M	V	I		A		0	6			Disable comparator
		8	0	6							,					interrupt
ļ		9.	<u> </u>	3		0	U	\mathcal{T}		C	N	7	Q			
ļ		Α	0	F		<u> </u>										
		В	2	/		4	<u>X</u>	I		#	+	8	3	0	/_	address frequences
_		С	0	/							_					Caunt frequency
		D	8	3												
SYST		E	C	3		2	Μ	ρ		8	2	3	<u>ر</u> ح			Jump to increment
S		F	3	5												frequency count
ξļ	8 28	0	8	2		<u> </u>										
\\ \	828	1	Ø	$ \mathcal{B} $		I	N		P	0	R	7	2	B		TIMER /
<u>ا</u>		2	0	\mathfrak{D}			-									Lead interrupt status
빔		3	$ \mathcal{E} $	6	:	A	N	\mathcal{I}		0	8					Lest comparator
٩		4	0	8												
MICROCOMP		5	C	2		J	N	Z		8	2	3	F			If still high go
욄		6	3	F												to reenable
Ĭ≧		7	8	2												Lines 1
		8	3	E		M	V	$\underline{\mathcal{I}}$		A	+	0	2			If low disable
Į		9	0	2							_					Times 1
S		Α	2			0	U	7		\mathcal{C}	N	<u>T</u>	2			
COMPUTER SYSTEMS		В	0	F												·
S		С	3	E		M	V	\mathcal{I}		A	,	0	7			and enable
R.S		D	0	7				_		_			_			and enable comparator interrupt
빍		E	\mathcal{C}	3		J	M	<u>P</u>		8	2	4				interrupt
뢸		F	4	<u> </u>												/
	8 29	0	8	2												
밃		1														
¥.		2														
NTEGRAT		3 .														
된		4														
_[5														
į		6				Щ										
Ļ		7														
1		8					· 	l								Figure 5-9d



Connections for Voltmeter Experiments
Figure 5-10

5.3 A/D INPUT - VOLTAGE

Conversion of a voltage input to a digital value is generally performed by comparing the input signal with a voltage generated by digital to analog conversion. The result of the comparison is used to adjust the digital value until the two voltages are alike. A/D converters differ in the adjustment procedure, three principal methods being repetitive ramp, tracking, and successive approximation. We will experiment with each of these.

The comparison between the D/A output and the analog input is the primary purpose of the comparator circuit and gating that were introduced in Section 5.2.2. Refer again to Figure 5-7a, which shows the circuit. For direct measurement of a voltage that is within the 0 to +2.55 volt range of the D/A converter, the ANALOG IN pot can be set for no attenuation of the input signal. For a signal between 2.5 and 5.0 volts, the pot can be set to attenuate the signal by a known amount. Signals greater than 5.0 volts must be attenuated externally, because the op-amp cannot handle a signal greater than its supply voltage. (It will not be damaged by any signal up to +30 volts, but remember that signals lower than -0.3 volts will damage the op-amp.) Since our OPTO OUT will be less than 2.5 volts, we can set the ANALOG IN pot for no attenuation (rotate fully to the left).

A variable DC voltage is needed for these experiments. The OPTO OUT of the interface board is connected through a pot to 5 volts (see Figure 5-10). With an external 1K resistor to ground, a voltage betwen 0.4 and 2.4 volts can be obtained. A capacitor from the output to ground is needed to remove noise from the signal. The

ANALOG TO DIGITAL INPUT

signal is to be connected to ANALOG IN, and your voltmeter will be connected to either ANALOG IN or ANALOG OUT.

Note: If you are familiar with A/D conversion, you may want to skip the exercises of this section and proceed to Section 5.4, where the use of the automatic A/D input feature is described.

5.3.1 Output, Input and Display Subroutine

EXERCISE

All of the voltmeter programs involve changing the digital value repetitively, comparing its analog conversion with the input signal, and making a decision on that comparison. This operation involves the following steps (with the digital value kept in register L):

MOV A,L (A) <--- digital value

OUT PORT 1B To D/A converter


(about 40 micro-seconds delay is required between OUT and IN)

IN PORT 2B Read interrupt status

ANI 08 Mask for comparator

Both the digital to analog converter and the comparator require some settling time before the comparison of D/A output voltage to input voltage is valid. This delay should be at least 40 microseconds. Usually some other function can usefully be accomplished, but otherwise a delay loop can be used.

These steps will usually be followed by jump if zero, or jump if not zero for the decision.




5-44

Figure 5-11

For convenience in debugging several voltmeter programs, we will create a subroutine that will perform output and input, and also display the digital value and the result of the comparison for some fixed length of time before allowing the main program to proceed with its operations. It will save registers so that it will have exactly the effect of the above process when it returns. In addition, it will make two tests to defeat the delay, as shown in Figure 5-11. If a key input command previously entered and saved in register C is RUN (=14) a minimum delay is set and the display is bypassed. Otherwise a 1/4 second delay is entered and the digital value is displayed. Within the delay loop the keyboard is tested, and if any key is pressed the delay is abandoned.

Note that saving registers, loading the delay and testing the command provide marginally enough time for the comparator to settle after the digital output. To guarantee enough time when RUN is used, a delay count of 0002 is used in this case.



Test Program for OIDSP
Figure 5-12

The comparator is read, displayed and saved within the delay loop, by:

IN	PORT2B	Read interrupt status
ANI	08	Mask comparator
STA	83FC	Display
MOV	C, A	Save comparator bit

At exit from the loop, either when the delay count reaches zero or when a key is pressed, the comparator bit is recovered from (C). Since the flag set by masking has been lost by the keyboard test and delay count, ORA A is executed to set or clear the zero flag according to the content of (A). At exit the zero flag is set if the digital value is less than the input voltage.

A trivial test program, shown in Figure 5-12, is suitable for debugging your Output/Input/Display subroutine (OIDSP), and also for calibration of the potentiometers. Connect the voltmeter to ANALOG OUT initially. When you key in a numeric value, with any command, it will be output to the D/A converter. Key in FA, STEP, and adjust the ANALOG OUT pot to obtain 2.50 volts on the voltmeter. Key in other values, and find the value at which the comparator output changes from low to high, as shown on the display. When the digital value is greater than the input signal, the comparator bit is set, and will be displayed as a bottom horizontal bar, indicating that the digital value must be reduced.


This page intentionaly left blank.

TEST PROGRAM FOR VOLTAGE DISPLAYS

,	A D D	R	co		.51 FF			_	·—							
	8 20	0	3	E		M	V	\overline{L}		A		8	0			Program Porto
		1	8	0							_					Post 1B Out
		2	D	3		0	\mathcal{U}	T		C	N	\mathcal{T}	/			
⊢		3	0	7												
SHEE		4	3	E		Μ	1	I		A		9	2			
		5	9	2							_					·
CODING		6	D	3		0	U	T		C	N	\mathcal{T}	2			
S		7	0	F	,											
	820	8	0	0		N		_								
		9	C	Ð		<u> </u>	A	L	L		E	N	\mathcal{T}	B	У	
	·	Α	. 3	6												(L) ← digital value
		В	0	3										_		(A) - command
_		С	0			<u> </u>	0	P								
SYSTEM		D	4	F		M		V	_	<u>C</u>	<i>_</i>	<u>A</u>				(L) ← digital value (A) ← command (C) ← command
YS		E	C	D		C	A	L	4		0	I	D	S	$\overline{\rho}$	
		F	C	0												
Ź	8 2/	0	8	2		<u> </u>										
TRAINING		1	\mathcal{C}	3		J	M	Р		8	2	0	8			
		2	0	8												·
듔		3	8	2		<u> </u>										
MICROCOMPUTER	1	4				<u> </u>										
8		5			 											
CRC		6														÷ .
Ξ		7	<u> </u> 1			<u> </u>										
		8	<u>.</u>		 											
		9	<u> </u>		<u> </u>	<u> </u>										
JS		Α	<u> </u>			<u> </u>										
TE		В			<u> </u>	<u> </u>										
SYS		C D	<u> </u>		<u> </u>	<u></u>	<u> </u>									
COMPUTER SYSTEMS		E	<u>. </u>		<u> </u>	<u> </u>										-
٦Ů		F.	<u> </u>] 	<u> </u>		-								
ğΜC	8	0	<u> </u>		<u> </u>	<u> </u>										`
Ö	• 	1	<u>l </u>			<u> </u>										
\TE		2	<u> </u> 		l 	<u> </u>		'								
NTEGRATED		3	<u> </u>		<u> </u>	<u> </u> 					-					
ĬŢĒ(4	<u> </u>			<u> </u>		<u> </u>								
<u>Z</u>		5	<u> </u>		<u> </u>	<u> </u>										
	<u> </u>	6	<u> </u> 		<u> </u>	<u> </u>										
		7	-		<u> </u>											
		8	<u> </u>		l	<u> </u>										Figure 5-13a
	L	-			L	Ц_	I	 _	<u> </u>				l	ـــــا	I	

	A D D B	<u>, cc</u>	O:	DSP	- c	UTI	PŪī	1	INI	UT	s,	DI	SPI	LAY	
	8 2 0 0	10	1		M	0	V		A		1		_		Out to their thank
	1	D	3		0	V	7		I	1/2	17	7	17	16	to DA Converter
	2	10	5						<u> </u>		-	┢	<u></u>	- -	in anverin
-	. 3	17	5		Þ	1)	5	Н	1		1		+		Land to ai France
EET	4	10	5		Ĭρ	1)	S	H	†	B	1		\dagger		said register
SH	5	T/	/		İΤ	X	T		Z	+-	0	0	0	10	SN: · · · · · · ·
S	6	10	2		 		=	-	12	+	10	10		- ^	Minimum Ling
000	7	10	0		İ									+	Low RUN Command
O	8	17	9		M	0	1/		A		7				4 + 1 > 21.41
	9	F	E		10	P	\mathcal{I}		1	4	1		-	+	Lest for RUN
	Α	ΪŹ	4		i	ľ	_		 					+	
	В	6	A		5	Z			8	2	D	7	;	-	0
	С	ति	7			_			0	a	0	 		-	Justing Start display
E	D	8	2		i								-		- A RON
ST	Е	1/	6		M	V	\mathcal{I}		\mathcal{D}		١,	0	1		1.1//
SY	F	1	7		۲,۰۲		<u>4</u>		2	1	_	0	-	-	For 14 second
<u>S</u>	8 2 D 0	1/	3		<u> </u> か	I							┝		acting if mat RUN
AININ	1	را				<u>1</u>	٠	H		D					Minister .
H.	2	\(\frac{\pi}{\sigma}\)	الح		<u> </u>	ν Λ	S	77		_					diring long delay
띪	3	1/	$\frac{\mathcal{D}}{\mathcal{D}}$		<u>M</u>	0	<i>V</i>	,	A	Ź	<u>_</u>	\ <u>\</u>	-	-	0
넑	4	10	<u>D</u>			A	4	_		\mathcal{L}	B	У	Γ	E	
ROCOMPU	- 5	17													
jö jö	6	10	2						_						
MICH		$\frac{ \mathcal{D} }{ \mathcal{D} }$	$\frac{ B }{ B }$		7	-	ρ		\mathcal{D}			_			
≥	o QD	2	<u>B</u>		<u>+</u>	N			P	0	<u>R</u>	<u>/</u>	2	B	Lead interrupt
ļ	8	10	<u>- i</u>			.,	<u> </u>			A					Lead interrupt status byte
ļ	9	$ \mathcal{E} $			/5	N	<u></u>		0	8					Mask for A/D Comparator Nisplay Comparator lit Save comparator
र्	A	0	8		_				_			_	_		A/D Comparator
SYSTEMS	В	_	2		S	\mathcal{T}	A		8	3	F	\mathcal{C}			Nisolay
SYS	С	F	<u>C </u>	1		_	_								comparator lit
	D		3			_	4	_							•
COMPUTER	E	- ∸-ŀ	F		M	$\overline{}$	<u>/</u>		C	_	A				Save comparator
퇽	F	0	<u>0 </u>		N	<u>0 </u>	P			_					,
	8 0	\sqcup	_ļ												
의	1		4			N				. 1	4	<u></u>)	=	DIGITAL VALUE
¥ļ.	2	Ļļ	_ļ		R				R		_ ļ	ļ			
NTEGRAT	3	Ц					Αļ)	=	0	0		A	N	D ZERO FLAG SET
	4	Ц				픠	<u>=</u>	_		L	<u>) </u>		۷		INPUT WOLTAGE
Ļ	5	Ц	ᆜ					$\frac{1}{2}$							
Ļ	6	Ļ				$\overline{}$	A	<u>) </u>	=	0			A	N	D NOT FERO
ļ	7	Ц				<u>I</u>].	F			4	<u>) </u>	١	<u>اح</u>		INPUT VOLTAGE
	8				[Figure 5-13b

	A D D	R	co	ÞΕ	OI	DSI	? (COI	nti	nue	ed_)				-	
ſ	8 2 E	0	7	\mathcal{B}	_		7			$\overline{ ho}$	0	R	ナ	0	A	Lest keyboard
Ĭ		1	0	0		•										(FF if no key)
Ĭ	•	2	3	C		\mathcal{I}	N	R		A						0
Ţ,		3	C	2		2	N	7			2	F	$\overline{\mathcal{C}}$			Exit id ben more and
SHEET		4	E	C			<u></u>	_		_		_				Exit if key pressed
		5	8	2												
CODING		6	1	\mathcal{B}		n	c	X		ת						Deale tand
		7	7	\mathcal{B}		$\frac{\mathcal{D}}{M}$	<u>)</u>	V		<u> </u>		E				Lecrement and test delay count
Ö		8	0	2		0	0 R	A		5	1	<u> </u>		\vdash		Hat allay coums
j		9	0	2		5	N	7		8	2	ען	7			
}		A	<u> </u>	7		J	<u>/v</u>	_		<u>.Q</u>	6	<u>y</u>		\vdash	<u> </u>	2000 sinle
		<u>~</u> В	8	2				 			_	\vdash		-		Loop until delay finished
ļ		C		<u> </u>		1.4	_	1/	_	Δ		$ \mathcal{C} $		 		
⋝			7	9		M	0 R 0	1		A A	-	<u> </u>		<u> </u>		(A) - comparator led Let zero if low Exit
SYSTEM		D	_	//		P	K	AP	<u> </u>	<u> </u>				-		set zero if low
SYS		E	10	/		,		!/								Exit
		F	0	1			0	ρ	_	Q				<u> </u>		
TRAINING	8 2 F		7	B	<u> </u>	E	工							<u> </u> 		
ΑĀ		1	<u>C</u>	9		R	E	7	_					<u> </u>		
	•	2	_				<u> </u>							<u> </u>		,
띩		3	<u> </u>													
MICROCOMPUTER		4	<u> </u>										ļ	<u> </u>		
8		5	<u> </u>	<u> </u>		<u> </u>								<u> </u>		
S		6	<u> </u>													
Σ		7	<u> </u>	<u> </u>			<u> </u>									
		8		<u> </u>												
ļ		9	<u>!</u>	<u> </u>			<u> </u>									
S		Α										:				
E		В														·
SYSTEMS		С	<u> </u>		<u> </u>										<u> </u>	
R S		D														
INTEGRATED COMPUTER		E							-							
JPU		F	_													
CO	8	0														
ED		1														
AT		2														
GR		3	İ	ĺ			İ					ĺ		İ		
Z		4	İ	İ	Ī	İ	İ	İ	İ	İ	İ	İ	İ	İ	İ	
=		5	İ	İ		İ	İ	İ	İ	İ	<u> </u>	İ	İ	İ	İ	
		6	İ	İ	<u> </u>		İ	i	i	i		Ì	İ	İ	İ	
		7	i	İ	j	İ	İ	<u> </u>	İ	İ		İ	ĺ	i	İ	
•		8	i	<u> </u>		İ		†	i	<u> </u>			<u> </u>	†	i	Figure 5-13c
	L						1						_			<u></u>



Voltage Ramp Generator
Figure 5-14

5.3.2 Ramping Voltmeter

EXERCISE

Modify the test program as shown in Figure 5-14, to generate an output voltage ramp. After output and delay, test the keyboard and go to CALL ENTBY only if a key is pressed, otherwise increment the digital value and go again to OIDSP. (Remember that OIDSP exits immediately when a key is pressed, but it does not indicate whether a key was pressed. Therefore, the main program must test the keyboard independently.)

Now the program will cycle the digital value in register L, counting from 00 through FF and back to 00. This will generate a voltage ramp at the D/A output, as shown in Figure 5-15. When the output is less than the input, the comparator bit will be low. When the output becomes greater, the comparator bit will be high. Your voltmeter on ANALOG OUT will show the ramp. Suggested code is shown in Figure 5-16.





Figure 5-15

	A D D R	co	<u>PE</u>	VOL	TA	GE	RA	MP	GE	NE	RAT	OR			
	8 20 0	_3	ϵ		M	V	Ī		A		8	0			Gragiani Porto
	1	8	0						1	7					Port 1B out
	2	D	3		0	U	1		C	N	7	1			7,350 7,60 8600
-	3	0	7								ľ				
<u> </u>	4	3	E		Μ	ν	I		A		9	2			
Ċ.	5	19	2						1	1					
CODING SHEET	6	12	3		0	υ	7		C	N	τ	a			
Ö	7	0	F		_							<u> </u>			
	8208	0	0		V·	0	P								
	9	C	ロ		\mathcal{C}	A	L	L		E	N	7	B	У	
	Α	3	6												(L) - digital value
	В	0	3												(A) - command
	С	0	0	ĺ	V	D	P								111) - COTRIGUE
SYSTEM	D	4	F		M	0	V		C		A				(C) - command
YSJ	820 E	1C	\mathcal{D}		C	A	L	L		0		\mathcal{D}	S	ρ	1 - 7 7
	F	C	01								_				
Z	8 2 / 0	8	2		-										Risplay, Delay
TRAINING	11	0	0	/	V	0	ρ								Leavespace
	2	0	0		V	0	$\overline{ ho}$								you a patch
JTER	3	0	0			0	P					j			Just the second
MICROCOMPUT	4	C	DI	.		A	_	L		S	C	A	N		Lest keyboard
Ö	5	15	7									Ì	İ		
SRO	6	0	2												
Σ	7		A		2 (C			8	2	0	8	ĺ		I be a present
	8	0	8												As to CALL ENTBY
,	9	8	21			ı							Ť		
S	Α	2	<u>C </u>	[2	\subseteq	N	R		4			[į	Elswinerement
SYSTEMS	В	C	3	;	2 1	M	P		8	2	0	E			the digital value and go to output.
YST	С		ε												and so to outsut.
	D	8	2												input and display
ED COMPUTER	E]			, , ,
MPL	F														
00	8 0				_ _										
	1														
₽A	2														
NTEGRAT	3				ĺ										
Ξ	4	11													
_	5	$\downarrow \downarrow$			-[_ļ			\perp	_	_	_		
-	6	11					1				_ ļ	1			
	7	11				_	_			\dashv	_	_	_		
	8	$\perp \perp$						l							Figure 5-16

You may want to shorten the delay for each step by reducing the value loaded for the delay loop in OIDSP. With a value of 1000 the full cycle of the ramp will take about 60 seconds.

Now watch the display of the comparator bit. It will be blank until the D/A output exceeds the input voltage. As soon as it appears, press NEXT and hold it down. This will stop the program (ENTBY will wait for release of the key) and the output voltage will be displayed. When you release the key ENTBY will return with 00 in register L to start a new ramp.

Obviously this function need not depend on your finger, since the processor has the decision bit available. OIDSP returns with the zero flag set when the comparator is low, and cleared when it is high. Insert JNZ after the return from OIDSP, to a patch that will display the result and restart the ramp. The program of Figure 5-17 calls an alternate entry to OIDSP that bypasses the digital value output and the check on the stored command, and loads a different delay time.



Ramping Voltmeter

Figure 5-17

After the result display, the digital value is set to zero to start a new ramp. You can see the ramp on your voltmeter. If you press RUN, the display and delay for intermediate results will be inhibited by OIDSP, and only the final value will be displayed.

Now move the voltmeter to ANALOG IN to observe the input signal. Compare the value displayed by the program with the measured voltage. They should agree closely, but if some error exists, you can adjust the ANALOG IN pot to compensate for it. Adjust the OPTO SENSE pot to change the input value and observe the value measured by the program, comparing it with the voltmeter.


RAMPING VOLTMETER

	A D D	· R	_	DE		<u>. </u>										
	820	0	3	E		M	V	\mathcal{I}		A		8	0			Program Ports Port 1B Out
		1	8	0		L					_					Port 1B Out
		2	0	3		10	U	$ \mathcal{T} $		C	N	1	1			
H		3	0	7												
SHEET		4	3	$ \mathcal{E} $		M	V	I		A		9	2			
		5	9	2							′					
CODING		6	12	3		0	lυ	T		C	N	7	2			
00		7	0	F												
	820	8	0	O		N	0	P								
		9		D		10	A	L	L		Ε	N	\mathcal{T}	B	У	
		Α	3	6												(L) - disital value
		В	0	3												(L) - digital value
		С	0	0		N	$ \mathcal{O} $	P								
Ē		D	4	F		M	0	u		C	,	A				(c) - command
SYST	820	E	C	D		C	A	1	L		0	A I	D	2	ρ	Outant Janet
		F	C	0												Dutput Input Display, Delay
	82/	0	8	2												may, sucy
TRAINING		1	C	2		7	N	Z		P	Z	2	0			Jump to
		2	2	0												<i>''</i>
핃		3	8	2												display output
<u></u>		4	C	D		C	A	2	7		S	\mathcal{C}	A	N		Let keyboard
MICROCOMPUTER		5	5	7							_	_		_		- I
Š		6	0	2						_	_			_		
<u> </u>		7	D	Aİ	İ	7	C	j		8	2	0	8		į	It been obersed.
Ī		8	0	8			İ					_				an to CALL ENTBY
Ì		9	8	2			i								- ;	F CHELLIONE
آي		Α	2	C	j	I	N	R		7	j					Elan in the most
SYSTEMS		В	C	3	1		M			8	2	0	E		Ï	the digital value and go to output, input and display.
TS,		С	$\overline{}$	E		_		_		_			_			and and a Tant
		D	8	2											T	insut and display
COMPUTER		E		\dashv						_						and sugary.
틧		F									i				i	
8	8	0		j	j		i	İ		j		j				
		1	Ī	T		T	İ	i	ij	T	İ	j			İ	
A		2	İ	j			i	İ	j	İ	i	İ				
GR		3							<u> </u>	寸	1	i			j	
NTEGRAT ED		4							1		-					
-¡		5		i							1		\dashv	i	i	
Ī		6	j	j	i		j		j	İ	j	j	Ì	j	İ	
i		7		i						İ	İ	į	İ	Ì	İ	
į		8	j	j	i	j	j	İ	j	j	ij	j	j	_ i	j	Figure 5-18a
•		1	1													

	A D D		CO.	DE.	V VOL	1 T T T	عبدت	111		OIA A	/T:T/	ω±	ΛIA	CU	иг п	Ē I Ē
Γ	8 22	<u>^</u>		7		C	4	7	7		\mathcal{D}	<u>S</u>	$\overline{oldsymbol{eta}}$	7	\overline{v}	S. A. A. AT
}	° ZZ	1	2	2022			<u> </u>	_		╌┤	ν	<u> </u>	_	<u></u>		Display result
ł		2	8	3			—				-					
}		3	0	E		M	$\overline{\nu}$	エ	-	7	\dashv	0	$\overline{\mathcal{O}}$			00 100: 4 0
ᄪ		4	12			<u> /* </u> 	V			4	<u>, </u>	0				1. Vial digital
SHEET			12	03		 	-	5	 - -			_	_	—		statul 1
의		5	C			٦	M			8	2	0	E			Mandigital start new conversion
CODING		6	1 <u>/)</u>	E										ı		Conversion
잉		7	8	2		_				_				—		
- 1		<u>8</u>	ļ. —			<u> </u>	-		_		_	-				
		9	├—		L	-			<u> </u>							
		Α	├ -			<u> </u>	<u> </u> _		↓ _		_					
		В	 			<u> </u>			_		_					
<u> </u>		С	<u> </u>													
MICROCOMPUTER TRAINING SYSTEM		D	<u> </u>					<u> </u>								
S		E			<u> </u>	<u> </u>										
<u>6</u>		F	<u> </u>													
릙	8	0	<u> </u>								<u> </u>					
اچ		1														
		2														
		3														
P.		4														
ő		5														
P.O.		6	<u> </u>			1										
S I		7														,
		8							-							
		9	İ		i	İ										
		Α	i			İ			İ		İ					·
MS		В	t			Ì										
INTEGRATED COMPUTER SYSTEMS		С				i						T				
S		D	İ		İ	İ			†		Ì					
JE R		E	İ													
PU		F	t													
ĕ	8	0	t													
O		1	\dagger				+									
1E		2	1	+	<u>1</u>							T				
3R/		3	+	-	<u> </u>	+			+							
ŢĒ(+	├	 	+-	+	├	-	-	-	├	-	-	-	
Z		4	1		<u> </u> 	<u> </u>	1	+	+		<u> </u> 				+	
		5	+		<u> </u>	\vdash					<u> </u>				\vdash	
	1	6	+		<u> </u>	1	1	1	-		<u> </u>		+	-		
	<u> </u>	7	+	-	<u> </u>	1	1	+					-			D 5. 40h
	1	8	1]	1	ŀ.				1		_	L		Figure 5-18b

	A D D	R	со	DE_				_								
	8 2 C	0	7	<u>D</u>		M	0	<u>V</u>		A		<u>L</u>		_		Output digital value
		1	2	3		0	U	T		<u> P</u>	Ó	R	$ \mathcal{T} $	/	B	Output digital value to D/A converter
		2	0	5												
_		3	\mathcal{Q}	5		IP	U	S	H		D					Save registers
E		4	10	5		P	V	S			\mathcal{B}			İ.	İ	Save registers
SH		5	/	/		L	X	I	ĺ	ת		0	0	0	2	Minimum delay
S		6	1	2			l				,		_			
COD		7	5	5		 			-	_	_	_		-	├-	for RUN command
ပ		В	7	9		M	0	V:		A		C				1 + 1 . 1 . 1 . 1 . 1 . 1 . 1
		9	뉟	\neq		77	D	'	-	11	4	۳		 	┢	Lent for RUN
		<u> </u>	/	4		<u> </u>	<u>'/-</u>	J	<u> </u>	/	-			<u> </u> 	1	
		3	C			<u> </u>	 -			0	1	7	~	<u> </u>		0
		, <u> </u>	7	([M		l I	2			8	2	$ \mathcal{V} $	7	<u> </u>	<u> </u>	in RUN
EM		, D	0	<u> </u>		L									<u> </u>	I KUN
STE		, <u> </u> E	1	 		 	1.	7		2			~			
S	· · · · · · · · · · · · · · · · · · ·	-	/	0		M	V	$ \mathcal{I} $	ļ.	\mathfrak{D}	+-	<u>/</u>	0		<u> </u>	You 14 second
9			/				T T								<u> </u>	delay if not RUN
킭	- 40)	5	<u>3 </u>		D					_					Disable monitor
			<u> </u>	2		\mathcal{P}	$\underline{\mathcal{V}}$	2	\mathcal{H}		$\overline{\mathcal{D}}$					during long delay
	2	!	7	<u> </u>		M		V		A	<u>, </u>	L				
빙	3	3	0	<u> </u>		C	A	L	L		D	B	<u>y</u>	\mathcal{T}	E	
뢸	4	<u> </u>	9	<u> </u>												
잀	Ę	5	0	2												
MI CROCOMP		5	\mathcal{D}	7		ρ	0	$ \mathcal{P} $		\mathcal{D}						
ĭ≥	8207	<u>'</u>	D	$\mathcal{B} $		$ \mathcal{I} $	Ν			P	0	R	$ \mathcal{T} $	2	$ \mathcal{B} $	Read interrupt
Į	8	3	0	<u> </u>												atotica lete
	9		E	6		A	N	$ \mathcal{I} $		Ö	8					Mask for
],,	-	`	0	8												A/D comperator Display Comparator lit
SYSTEMS	E	; [2		S	T	19		8	3	F	C			Disclar
S	, C	: [F	CI	Ī			İ		ے						conserator lit
	£		8	3												
COMPUTER	E		4	FÌ		M	D	V		\mathcal{C}		A	j			Save comparator
밁	F		0	0		N	_	ন			,	*				220 Carregariation
힝	8 0	i			j		İ	j				İ	Ì			
آڍ	1	İ	i	i	j	E	N	7	Εİ	R		7)	=	DIGITAL VALUE
NTEGRATED	2	İ	Ì	j	į		E			R	N		-1	-		
띩	3		1	1	i	-	7	A	ار	=	0	$\overline{\rho}$	1	A	λ/	D ZERO FLAG SET
빍	4			寸		\dashv	I	F	-			5		<u>//</u>		INPUT VOLTAGE
=¦	5			\dashv		<u> </u>	41					- 1		_		THE VOLUMBE
Ì	6			\dashv		_	7	A	7	=	0	8	7	A	۸,	D NOT ZERO
ì	7		+	1	i	-	<u>T</u>	F	-	1	귀	7	- 1	<i>//</i>		
ŀ		i	_	1		1	ᅱ	T	\dashv	-	=	\dashv		-		<u>INPUT VOLTAGE</u> Figure 5-18c
Ĺ										l	l			<u>ا</u>		

	A D D	R	со	DE_			_	. .		 -			- ·			
	8 2 E	0	2	\mathcal{B}	 	\mathcal{I}	N		_	\overline{P}	0	<u>R</u>	$\underline{\tau}$	<u>Q</u>	\underline{A}	Test keyboard
ļ		1	0	0		<u> </u>										(FF it ma key)
		2	3	C		I	N	$ \mathcal{R} $		A						
_		3	0	2		7	N	Z		8	a	E	\mathcal{C}			Exit if key
EET		4	E	C												pressed
SH		5	8	2												,
N		6	/	B		$ \mathcal{D} $	C	X		arphi					٠	Dicrement and
CODING		7	7	$ \mathcal{B} $		M	0	V		D A		E				test delay Country Loop until delay finished
		8	B	2		0	R	A		\mathcal{D}						Counter
		9	0	2		5	N	Z		8	Z	D	7			Loop until
		Α	D	7												delan Linished
		В	8	2												
	82E	С	7	9		M	0	V		A		\mathcal{C}				(A) - comparator lat
EM.		D	B	7		0	0 R 0	A		A A	/			,		Let seroid law
SYSTEM		E	C	/		P	0	P		B						(A) - comparator lit Set sero if low Elit
		F	D	/		P	0	P		\mathcal{D}						
Z	8 2 F	0	F	$ \mathcal{B} $		E	I									
MICROCOMPUTER TRAINING		1	0	9		R	Ε	7		:						
¥.	82 F	2	0	5	*	$ \rho $	U	S	H		D					DSPDY -
TE		3	C	5	•	P		2 2 H	H		\mathcal{B}					
/PU		4	/	1		L	<u>U</u> X	I		D	_ ,	8	0	0	0	Display final
S		5	0	0	l						,					
RO		6	8	0												
N N		7	C	3	A T	2	M	Ф		8	δ	$ \langle \rangle $	0			
	l	8	D	0									٠			
		9	8	2											•	
		Α										•				
EMS		В			*	A	L	Т	E	R	2	Œ	Т	ш		ENTRY DSPDY
SYSTEMS		С				D	I	S	Ω	L	£	7	2		F	TNAL RESULT
3 S		D			I	F	0	α		U		Ŋ	Ш	J		2DN
TE		E										,				
MPU		F														
S	8	0			i											
ED		1														
\ AT		2	<u> </u>													
INTEGRATED COMPUTER		3														
L		4											,			
		5														
		6														
		7														
		8														Figure 5-18d
																· =



Tracking Voltmeter
Figure 5-19

5.3.3 Tracking Voltmeter

EXERCISE

If an analog to digital conversion is being performed on only one input signal, after the first conversion is complete, it is not necessary to generate repetitive ramps. Instead, the digital value can be decreased when the comparator indicates that it is greater than the input, and increased when it is less. Now the D/A voltage will track the input signal. Modify the ramping voltmeter program so that it enters a tracking mode when a conversion is complete. When a key is pressed, it should start a new conversion. As before, the RUN command will cause display of completed conversion only, while NEXT will call for display of intermediate results. When the program is in tracking mode, the conversion is complete when the comparator bit becomes high after an increase in the digital value.

ANALOG TO DIGITAL INPUT

Figure 5-19 shows the modification to the ramping voltmeter. The program is identical except for the action taken when the comparator bit is high. Now after each test by OIDSP, if the comparator is low the digital value is incremented as before, but if it is high the digital value is decremented. If the comparator remains high for successively lower digital values the decrementing continues, so as to track a decreasing voltage. When the comparator is high at a digital value equal to or greater than the previous value, the conversion is complete and the long display is made. Now the digital value output will alternately increase and decrease by one bit. A complete new conversion, starting at zero will be started only when a command key is entered.


Connect your voltmeter to the ANALOG OUT signal, and watch it track the input as you adjust the SENSE pot.

	A D D	R	co	DE_	TF	ACI	KIN	G '	VOL	TMI	STE	ĸ				
	8 2 2	0	7	D		M	0	V		A		L				Compare present digital value with present value greater (ramping up)
		1	B			N C	M	2		H						digital value with
		2	6	7		Μ	0	V		D H	,	A	$\overline{\mathcal{D}}$			stevious value in H
⊢		3		4		C	N	ر		σ	2	7	\mathcal{U}	Υ		Display result is
IEET	_	4	F	2												present value
3 SH		5	8	2												greater (ramaing up)
CODING		6	2	D		\mathcal{D}		R		L						
COL	: 	7	C	3		2	M	P		8	2	0	<u>E</u>			
		8	0	E												
		9	8	2												
		Α				P	R	0	G	R	A	M		A	Τ	8200 - 821F
	İ	В				A	N	\mathcal{D}		0	I	\mathcal{D}	5	P		82CO-82FF
_		С				\mathcal{I}	D	Ε	N	7	I	C	A	L		TO SIMPLE
STEM		D				IR	A	M	9	<u>T</u>	Ŋ	G		V	0	8200 - 821F 82CO - 82FF TO SIMPLE LT METER
SYS		E														
IG S		F														
TRAINING	8	0														
RAI		1				<u> </u>										
ER T		2														
JTE		3														
MICROCOMPUT		4												•		
000		5	<u> </u>													
CRC		6														
Ž		7														
		8								-						
		9														
JS		Α				<u> </u>										
SYSTEMS	l.	В	<u> </u>													
ΥS	<u>u</u>	С	<u> </u>	,		<u> </u>										
		D	<u> </u> 			<u> </u>										
COMPUTER	<u> </u>	E	<u> </u>			<u> </u>										
MP	•	F .	<u> </u>													·
CC	8	0	<u> </u>			<u> </u>										
INTEGRATED		.1	<u> </u> 													
RA		2	<u> </u>			<u> </u>										
TEG		3	<u> </u>													
Z		4	<u> </u>			<u> </u>										
		5	<u> </u> 			<u> </u>										
		6				<u> </u> 			<u> </u>							· .
		7	<u> </u>		!	<u> </u>			 							Figure 5-20
	L	8			l	<u>L_</u>	<u> </u>									rigure 3-20

5.3.4 Successive Approximation Voltmeter

EXERCISE


The ramping voltmeter is relatively slow in reaching equality of output and input, and the time required for a conversion varies according to the input voltage. The successive approximation method overcomes both of these drawbacks. Instead of starting at zero and ramping upward, the D/A converter output is started at one half of full scale and increased or decreased according to the comparator signal by successively smaller amounts (1/2, 1/4, 1/8 - - -) until the increment or decrement of one least significant bit has been processed. Figure 5-21, below, shows the signals.




Successive Approximation Signals
Figure 5-21

After all of the successively smaller increments or decrements down to one least significant bit have been processed, the digital value is within + or - 1 bit of the analog input. If the process were stopped here, the result would always be an odd number, since in the last step the digital value, up to here an even number, was either increased or decreased by one. The procedure of Figures 5-22 and 5-23 avoids this problem by shifting the increment right just before adding or subtracting, and doing an ADC if the comparator is low, but SUB if it is high. Thus when the increment reaches zero, the digital value may still be increased, but will not be decreased. The result is therefore within ± 1/2 bit of the input value.

As in the preceding program, we will enter a tracking mode when the conversion is complete, and start a new conversion when NEXT is pressed. With the RUN key, however, we will start a new conversion as soon as the old conversion has been completed.




Successive Approximation Volmeter
Figure 5-22a



Successive Approximation Voltmeter (continued)
Figure 5-22b

	A D D	R	_co	<u>DE</u>	St	JCC	ESS	SIV	E Z	APP	ROZ		AT]	ON	V	OLTMETER
	8 20	0	3	F		M	\overline{V}	$\overline{\mathcal{I}}$		A		8	0			
		1	8	0							1					
		2	D	3		0	v	\mathcal{T}		C	N	T	/			
_		3	0	7			Ť			<u> </u>	<u> </u>	Ė				
SHEET		4	3	E		M	V	I		A		9	a			
		5	9	2				_		1	,		-,			
CODING		6	D	3		0	U	7		C	N	7	2			
00		7	0	F						Ŭ	,,	<u> </u>	_			·
O	820	8	3	Ε		M	V	\mathcal{I}		A		7	5			Make Command NXT
		9	/	3							ナ	_		_		for initial conversion
	820	Α	4	F		М	0	1/		0		A				(C)-Command
	820	В	2	/		1	X	F		<i>H</i>	,	9	0	P	0	TEST CONTRACTOR
	1020	С	8	Ó				<u>)</u>		//	/	0	0	0		(1) = initial walls
EM		D	8	0												(L) - initial value (H) - 2 x initial increment
TRAINING SYSTEM	820	E	C	D		0	A	L	7		0	I	$\overline{\mathcal{D}}$	2	P	in a land
S S		F	C	0			<u>. </u>				<u> </u>	_	_	_		- Sucrement
Z	821	0	8	2												
AI		1	7	C		M	0	ν		A		Н				
		2	/	F		R	A	R		, ,	<i>;</i>	, ,				
TEF		3	6	7	1	M	0	V		#		A				
MICROCOMPUTER		4	7	أَلَ		M	0	ν		A	;	L				
SON		5	0	2		5	N	7		8	2	/	E			
RO		6	1	E						U		•	_			
S		7	8	2												
_		8	8	0		A	D	$\overline{\mathcal{C}}$		H						
Ī		9	D	Εİ		Š	B	$\frac{\mathcal{C}}{\mathcal{I}}$		0	0					
أي		Α	D 0	0)									
EMS		В		3		7	M	ρ		8	2	2	<u>/</u>			
/ST		С	2	/			·					_				
S		D	_	\overline{a}												
NTEGRATED COMPUTER SYSTEMS	821	E		4		S	υ	B		Н						
P.		F .	_	Εİ		A	C	\mathcal{I}		0	0					
00	8 22	0		0												
	822	1		Ζĺ		Μ	0	V		L	_,	A				
*AT		2									′					
EGF		3		ĺ												·
Σ		4														
ٳٙ		5				N	0	\mathcal{T}	Ε	:		0	\mathcal{I}	\mathcal{L}	2	P (FIG 5-18 c.d) D
		6				I	2		R	E				R	£	D / /
ļ		7														
		8		\bot												Figure 5-23a

	A D D R	CC	PE S	SUCCES	SSI	VE	AF	PR	OXI	MA	TIC	NC	VM	(c	continued)
	-8														
					Ì	Ì							İ		
	8222	10	D		IC	A	7	4		S	C	A	IN	1	Lest Lawboard
F.	3	5	7		Ī							 	 //		The main barry
SHEET	4	10	2		İ	İ							Ť		
S SF	5	10	A		1	C			8	2	13	B	†		Sempto CALL ENTBY
CODING	6	3	$\overline{\mathcal{B}}$				_		٦				\vdash	┢	Semple CILL CIVIDI
300	7	8	2						_		-	\vdash	1	-	if by graned
ĺ	8	7	C		M	0	ν		A		H		İ		Lest increment
	9	\mathcal{B}	7		0	R	A		AA	/	//			┢	
ĺ	Α	IC	2		J	N	Z		8	2	0	E	H		Son now
i	В	0	F				U		0			_	 	H	
	С	8	2		_	 		—			_	_	\vdash	_	is conversion
≅i	D	C	D		0	A	1	L		D	S	P	D	V	not complete
SYSTEM	E	<u> </u>	2					_		\mathcal{D}	3			7	
	F	P	2					—		_		_	╁	\vdash	when conversion
Ž	8 23 0	7	9		М		<u></u>		Ā	—	$\overline{\mathcal{C}}$	_		-	is complete
TRAINI NG	1	É	É			0	7	_	/	4	۲	_	-	\vdash	Lest command
	2	1/	4				4-		_		<u> </u>				Low RUN
MICROCOMPUTER	3	0	A		7	Z			8	а	<u> </u>	B	1 .	<u> </u>	110011 4
5	4	0	\mathcal{B}		<u> </u>	_			8	<u> </u>		D	<u> </u>		If RUN auto
ŠΙ	5	8	2										<u> </u>	<u> </u>	sastnew
ٳڟ	6	2	6		M	1/	\mathcal{I}		H.		0	2		<u> </u>	conversion
핡	7	0	2			'	-		<u> </u>	/			_		Is force meet
-	8	_	3		5	м	P		8	2	1	E			
İ	9		E	- 1		' '	/ 		0	<u>a</u>	0				Pantinul is
	Α	8	2		\dashv		\dashv	_			-			_	tracking mode.
SYSTEMS	823в	0			νİ	$\frac{1}{0}$	ו ס			-					
STE	С	-	Dİ		C	A	,			<u> </u>	1/	T	B	V	
	D	3	6				<u>- </u> 	-	<u> </u>		/V	/	U	/	
INTEGRATED COMPUTER	E		3			-	1		-						
₽ļ	F,		Ó		V	$\frac{1}{2}$	7		+	- 1			긤		
ŠĮ.	8 <i>2 4</i> 0		3 3		2		Ρİ	-	8		ام	А	- †		
	8241	0	A	- 1	0	<i>/ ·</i>	+	H	ا د				┪		
A	8242	8	2	i	i	1	1	1	-		1	_	- 1		
GR	3		$\frac{\sim}{1}$		\dashv	+	\dashv		$\frac{1}{1}$		1		4		
	4				+		-		_	1			-		
=	5		1		-	+	-	+		-	<u> </u>				
İ	6	1	\dashv	- 	+	1		\dashv	+	+					
İ	7	i	十	i		+		\dashv	_				-		
	8		+		$^{+}$	-	-				<u> </u> 		<u> </u> 		Figure 5-23b
															5 71



Logic Input Circuitry
Ferranti A/D Logic

5-72

5.4 AUTOMATIC A/D INPUT


In Section 5.3, we have been using the microprocessor's arithmetic capability to control the D/A output for comparison with an input. Generating a voltage ramp requires such simple logic that our Ferranti ZN 425E D/A converter includes the necessary counter and switches.

wo control inputs of the 425 must be operated for automatic A/D input, and a clock signal must be provided for the internal counter. Figure 5-24 shows the logic of the 425. The internal counter is driven by its clock signal and cleared by its reset signal. If the "count" control signal is low, as we have been using it, the counter outputs are isolated by the open collector transistor switches. Then the R-2R ladder is controlled by the data output from Port 1B. If the "count" control signal is high, internal gating allows the internal counter to control the data on the I/O port and the switches of the R-2R ladder. Port 1B must be programmed for input, and the data from the A/D converter can be read there.

This page intentionally left blank.

The clock for the internal counter is taken from timer 2. When it generates clock pulses, the Ferranti counts up, generating a voltage ramp at the D/A output. If it exceeds the analog input signal, the comparator output goes high. This signal is NAND gated with count control, so that when both signals are high the timer 2 gate input becomes low, inhibiting further counting. The Ferranti's counter now contains the digital value corresponding to the analog input voltage. This value, available at port 1B, is held until the counter is reset.

The reset input to the 425 counter is generated when the A/D comparator interrupt is enabled or disabled. The D/A output becomes zero, so the comparator output goes low and clears the interrupt. Therefore this interrupt behaves as though it had a latch cleared by the enable or disable interrupt command. There is an important constraint on treating this as a latch, as we shall see in the following exercise. First we will demonstrate the automatic ramp generation.



Automatic A/D Input
Figure 5-25

5.4.1 Reading A/D Input

EXERCISE

Figures 5-25 and 5-26 show a program to operate the Ferranti 425 in its automatic A/D input mode. Port 1B is programmed for input and Port 1CO is set high to enable the counter. Timer 2 provides the clock to the Ferranti: here it is set to a maximum delay to make the ramp visible.

A new conversion is started by resetting the A/D counter. Since we are not using an interrupt system, the disable command is given by writing 06 to CNT2. The content of the A/D counter is read and displayed, and then the comparator input is tested by:

IN	PORT 2B	Read	interrupt status
ANI	08	Mask	for A/D comparator

The input, display and test procedure is repeated until the comparator is high. The increasing ramp is readily observed in the display, and can also be seen by connecting your voltmeter to ANALOG OUT. When the comparator becomes high the program waits for a key to be pressed, and then starts a new conversion.

	A D D	R	_	<u>PE</u>		701		311				VI C				, <u> </u>
	820	0	3	E		M	<u>V</u>	I		A		8	2			Program Porto
		1	8	2							′					Fort BIN
		2	1	3		0	1)	7		1 C	N	7	/			Sons A/D
П		3	0	7												/
SHEE		4	13	E		M	V	\mathcal{I}		A		9	a			
		5	9	2							Ĺ					
CODI NG		6	1	3		0	U	1		C	N	T	2			
8	·	7	0	F		L										
		8	<u> 3</u>	E		<u>M</u>	V	I		A	<i>,</i>	B	4			Program Limes 2
		9	A	4		Ļ					′					Mode 2
		Α	2	3		0	<u>U</u>	I		<u> 7</u>	I	<u>M</u>	C	\mathcal{I}	ļ_	Mode 2
		В	/	7												Binary
_		С	3	E		M	<u>/</u>	$\underline{\mathcal{I}}$		A		0	1		_	Set Port (CO high)
SYSTEM		D .	0	\Box	<u>.</u>	_	_					_			_	to enable
SYS		E	D	3	_	0	U	1		P	0	<u>R</u>	\mathcal{I}	/	C	automatic A/D
		F	0	6												
RAINI NG	821	0	17	F		X	R	<u>A</u>		A					<u> </u>	Load Limer 2
ΑĮ	,	1	0	<u>3</u>		0	U	\mathcal{T}		7	I	M	2			for 32 milliseconder
<u></u>		2		6												/
븨	821	3	3	E		M	<u> </u>	Ţ		\mathcal{A}	/-	0	6			Levet A/D Counter
P.		4	0	6							_					Disable interrest
MI CROCOMP		5	D	3		0	U	7		C	Ν	\mathcal{I}	2			,
S		6	0	F												
ٳٙٙٙ	821	7	D	$ \mathcal{B} $		\mathcal{I}	N			P	0	R	\mathcal{T}	1	$ \mathcal{B} $	Read A/D input
ļ		8	0	<u>5</u>							,				'	
Ļ			0	<u> </u>		0	ß	<u>L</u>	L		D	\mathcal{B}	Y	\mathcal{T}	E	Display A/D
ह		Α	9	5			_				_					
SYSTEMS		В	0	2												
ΥS		С	D	B		7	<u>N</u>	_		<u>P</u>	0	$ \mathcal{R} $	\mathcal{T}	2	\mathcal{B}	Lestart interrupt
œ٤		D	0	\mathcal{D}				_			_	_				status luste
COMPUTE		E	E	6		A	N	Z		0	8					Mask for
ΑP		F	0	8				_				_	_	_		A/D comparator
	8 22	0	\mathcal{C}	A		J	\mathbf{Z}	_		8	2	4	7	_		Loop to read
밁		1	1	7				_				_				and displayingut
NTEGRATED		2		2							_					unless comparator
		3	C	겓		$ \mathcal{C} $	H	시	<u>L</u>		G	E	7	K	y	high then wait
Ξļ		4	3	01				1								for key and
-		5	0	2		<u>_</u>					_	_				start a new
L		6	<u>(')</u>	3		2	M	P		8	2	/	3			Conversion.
L		7	-	<u>3 </u>	<u> </u>		_						<u> </u>			
Ĺ		8	8	a												Figure 5-26


Now interchange the test of the comparator and the input and display of the A/D value.

CNVRT	MVI	A,06	Reset A/D counter
	OUT	CNT 2	
TEST	IN	PORT 2B	Wait for comparator
	ANI	08	to become high
	JZ	TEST	
	IN	PORT1B	Read A/D
	CALL	DBYTE	Display voltage
	CALL	GETKY	Wait for key
	JMP	CNVRT	

It appears that this should display only the final voltage, since we read it when the comparator is high. Instead, it sometimes displays 00! This demonstrates the constraint previously mentioned. The A/D comparator does not reset instantly, as does a latch. After the reset, the D/A output goes low very quickly, but the comparator takes several microseconds to respond. Therefore reading the comparator immediately after a reset may find it still high, and the program above falsely supposes that the conversion is finished. If you press a key quickly twice in succession, or press it again as soon as 00 is displayed, then the program will make the conversion properly.

This page intentionally left blank.

A better scheme is to rearrange the program again, placing the reset before CALL GETKY. Then, if you like, replace CALL GETKY with CALL DELAY (0236) for a fully automatic voltmeter. You can speed it up by loading Timer 2 with 02 instead of 00, to give a clock interval of 125 microseconds instead of 32 milliseconds. In the solution given in Figure 5-26, this can be done by deleting the XRA A instruction before loading Timer 2. We shall investigate the effect of the clock interval in the following exercise.



RST6 Interrupt Service

PUSH PSW only
Read and Store A/D Input
Reset A/D Counter
POP PSW, EI, RET

A/D Input with Interrupt

Figure 5-27

5.4.2 A/D Input with Interrupt

EXERCISE

Since the A/D comparator generates an interrupt signal, the input can be accepted with an interrupt service routine. In this exercise we hall demonstrate two risks with the interrupt service and a technique that protects against both.

The main program (Figure 5-27) programs Timer 2 for two bytes and initially loads it for 32 milliseconds. The A/D interrupt is enabled. Now when a conversion is complete the interrupt service routine reads the A/D input, stores the value in memory, and resets the A/D counter. The main program displays the stored value. Now if a key is pressed ENTWD accepts a new interval for the clock to the Ferranti and loads Timer 2. Otherwise it merely displays the voltage repeatedly.

Do you see the danger in this program? Write and test the program and try to identify the problem that may occur in the solution from Figure 5-28.

Interrupt service only provides the time for POP PSW and EI after resetting the A/D counter. If the comparator does not respond in that time, the interrupt is still present when RET is executed. The main program is never allowed to execute an instruction after enabling the A/D interrupt. (This problem is not certain to occur, however.)

	A D D	R	со	PE_								.—				
	8 20	0	3	$ \mathcal{E} $		M	V	\mathcal{I}		A		8	2			Program Ports
		1	8 D	2							_					Port 1B In
		2	\mathcal{D}	3		0	U	T		C	N	$ \mathcal{T} $	/			
_		3	0	7												
SHEET		4	3	E		M	V	\mathcal{I}		A	_	9	2			
		5	9	2							′					
ING		6	$\overline{\mathcal{D}}$	3		0	\overline{v}	7		$\overline{\mathcal{C}}$	$\overline{\mathcal{N}}$	\mathcal{T}	2			
CODING		7	0	F								•				
		8	3	E		İМ	V	\mathcal{I}		A		B	4			Program Times 2
		9	B	4		ľ	 	_		•	; 	<u></u>	Ť			Part Inte
		Α	D	3		10	V	T		7	\mathcal{I}	M	C	T		Both luter Mode 2
		В	/	7		Ϊ		•				• •		<u> </u>		Binary
		С	3	Ė		M	$\overline{\nu}$	$\overline{\mathcal{I}}$		A		0	7			Sining
Σ		D	0	/				ļ		•	;		,			
SYSTEM		E	7	3		0	U	τ		P	0	R	T	/	C	
		F	0	6		Ī		_		,			•			
TRAINING	8 2 /	0	2	1		<u> </u>	X	I		μ		0	0	0	0	1 . + : 1
¥	5/	1	0	0			^	-			ナ	<u>U</u>			<u> </u>	
ŢR		2	0	0		\vdash	_									for clock interval
ER	821	3	7	<u>D</u>		M.		ν		1		1				
힑	001	4	7	3			0 U	T		7	Ļ	M	_			Load Times 2
MICROCOMPUTER		5		-		0	$ \mathcal{U} $	<u>'</u>		<u>'</u>	I	<u> </u>	2			with clock
Ö		6	/	600		11		_		$\frac{1}{2}$						interval for
SI		7	D			M	0	<u>V</u>		A	<u>;</u>	H	_			A/D Counter
∑ļ			\mathcal{D}	3		<u> 0</u>	$ \mathcal{U} $	7		7	Ľ	Μ	2			
ļ		8	/	6		 	N //			0						
l i		9	C	3		1 7	M	P		8	2	4	<u>U</u>			Jump sast
εl		<u> </u>	4	9		<u> </u>		_	_ -	_		_	_	_		interrupt service
		В	8	<u>a</u>												
SZ		C							_							
E.		D		1					\perp	\dashv						
NTEGRATED COMPUTER SYSTEMS		E														
퇽		F							\perp	\dashv			_			
읽	8	0														
밁	,	1							_			_				
Α		2														
띩		3														
Ξļ		4														
ļ		5		_					_							
ļ		6	•	_ ļ					\perp							
ļ		7		_ļ												
1		8			_											Figure 5-28a

A D D R A/D INPUT - INTERRUPT, MAIN LOOP															
	8 23 0	F	5		P	1)	S	$\overline{\mathcal{H}}$		P	5	W			
	1	<u> </u>	\mathcal{B}		1/2	N		, -	P	0	R	\mathcal{T}	1.	B	Read A/Dingert
3 SHEET	2	0	5						_	_		_	_		The state of the s
	3	13	2		is	\mathcal{T}	A		8	3	0	0			Store A/D value
	4	0	0				_						-		
	5	18	3												
CODING	. 6	3	E		M	1	\mathcal{I}		A		0	1			Reset A/D counter
200	7	0	7	*	Π					ナ					Change to 06
	8	\mathcal{D}	3		0	U	\overline{T}		C	N	T	2			0
	9	0	F												
	Α	F	1		P	0	ρ		P	5	W				Joent CALL DELAY
	В	F	B		E	I									hedre POP PSW
	С	_ C	9		R	E	T								absording & text
SYSTEM	D														
YST	E														
	F														MAIN LOOP
RAINI NG	8 24 0	_ 3	E		M	$ \nu $	I		A	4	0	8_			Enable A/D
RAI	1	0	8							_					
RT	2	[]	3		0	U	$ \mathcal{T} $		P	0	R	7	2	C	,
ш	3	0	E												
OCOMPUT	4	3	A		1	$ \mathcal{D} $	A		8	3	0	0			Disable woltage
Ö	5	0	0												stored by
CRO	6	8	3								L				interrupt service
₹.	7	<u> </u> C	<u>Q</u>		<u> C</u>	A	1	<u> </u>		\mathcal{D}	B	У	Τ	E	,
	8	9													
	9	0	2												
<u>S</u>	Α		$ \mathcal{B} $		<u> I</u>	<i>M</i>			P	0	R	τ	0	A	Lest buyboards
SYSTEMS	В	0	0		<u> </u>										(FF if no ben)
YS	С	<u> 3</u>	C		•	N	R		A						0
	D	C	A		2	2	_		8	2	4	4	_		Use far initial test
UTE	E	4		*	<u> </u>										Clarge to 8240 according to text
MP	F	_8	2		Ļ	_								_	according to text
8	8 25 0	<u> C</u>			<u> C</u>	A	L	_		E	N	\mathcal{T}	W	D	
	1	4	6		<u> </u>										(HL) - new time
RA	2	0	3												interval
NTEGRATED COMPUTER	3	<u> C</u>	3		12	M	P		8	2		3			Ho to load times
Ξļ	4	1/	3					,					1		
i	5	<u> </u> 8	3			- 									
	6	_													
Ī	7														
	8				\perp		L			L		L		<u> </u>	Figure 5-28b

This problem is easily solved. Before POP PSW, EI, RET insert CALL DELAY (0236) in the interrupt service routine. This monitor subroutine generates a delay of about one millisecond, using only the A register. Now there is plenty of time for the A/D comparator to settle. The voltmeter program should now operate correctly, although it is very slow because of the long clock interval. Try shorter intervals: 4000, 1000, 0400, 0100, 0050. Adjust the OPTO SENSE pot and see the display follow it.

If you make the clock interval short enough, and the voltage low enough, the main loop will not be able to operate because a correct A/D conversion is completed before DELAY returns. Again the interrupt is already there before EI, RET is executed.

To solve both problems, reset the A/D counter with a disable command instead of enable:

MVI A,06

OUT CNT 2

In the main program, enable the A/D interrupt by writing 08 to Port 2C, and include this in the short loop. Now an interrupt can occur only once for each pass through the main loop, so it is guaranteed to run, with or without the delay in interrupt service.

The slow response of the comparator introduces another problem which can be investigated with this program. With a fast clock, several counts may occur after the D/A output actually exceeds the input voltage, but before the comparator responds and inhibits the clock. This leads to slightly different results, depending on the clock

rate. For any given rate, however, the error is fixed and can be compensated for. In our experiments it is small enough to be ignored. We shall generally use a time interval of 20 (hex), which gives a 16 microsecond clock.

The LM324N op-amp was selected here because it is able to operate on a single +5 volt supply and still work with signals down to zero volts. Faster op-amps cannot handle signals as low as the negative supply voltage, so would require an additional power supply. A specialized voltage comparator circuit such as National Semiconductor LM339N would provide fast response with the single supply voltage, but would not serve for the other op-amp functions needed here.

5.5 DIGITAL NOISE FILTER

If the voltage at the analog input is very close to a particular D/A output value, it is likely that the least significant bit of the measured voltage will change from one reading to another. If noise is present on the analog signal, several bits may change. A filter is needed to reduce the noise. We connected a capacitor at the input (Figure 5-10) for this purpose.

Filtering can also be done by digital processing. An excellent technique for estimating the present value of a signal that is changing with time, but also includes noise is to calculate a running average that gives less and less weight to older data measurements.

$$E_{i} = f_{0}V_{i} + f_{1}V_{i-1} + f_{2}V_{i-2} + \dots$$

Where the V(i) are successive measurements and the f(j) are weights applied to them. Obviously, the weights must be selected so that if V does not change E(i) will equal V. This is achieved by the following expression, which also minimizes the data to be stored.

$$E_{i} = fV_{i} + (1-f) E_{i-1}$$

Storage is required only for the present estimate, E(i), as a variable and a single value of f as a constant, yet is exactly equivalent to the infinite series of the first expression with:

$$f_0 = f$$
 $f_1 = f(1-f)$
 $f_2 = f(1-f)^2$
 $f_3 = f(1-f)^3$ etc.

If we were to use f = 0.25, these would be:

 $f_0 = 0.25$

 $f_1 = 0.1875$

 $f_2 = 0.140625$

 $f_3 = 0.10546875$ etc.

Greater values of f lead to faster response of the estimate to new data, while smaller values give more noise filtering.

5.5.1 Filter Program Algorithm

The filter calculations will be performed by a subroutine FILTR. To simplify the calculations, we will restrict the value of f to 1/2, 1/4, 1/8 or 1/16. With such power of 2 fractions, the multiplication and divisions required become simple shifts by n bits, where f = 1/2n The expression to be calculated then becomes:

$$E_{i} = \frac{v_{i} + (2^{n}-1) E_{i-1}}{2^{n}}$$

Data read from the A/D input have single byte precision, but to avoid the loss of the less significant bits of each measurement, we will carry out calculations and store results with two byte precision. Rather than storing E(i) after each new input and calculation, we will store $2^n E_i$, which will be used at the next calculation.

ANALOG TO DIGITAL INPUT

Suppose that we choose f=1/4, or n=2. Then the stored value is $4E_1$, which represents $4E_1-1$ when a new measured value V(i) is obtained. The algorithm is shown below. (For convenience in notation let $m=2^n$).

STEP	RESULT							
	m=4	general						
Recover stored data	^{4E} i-1	^{mE} i-1						
Multiply by m	^{16E} i-1	m ² Ei-1	1)					
Subtract stored data	^{12E} i-1	m (m-1) E i-1	-1)					
Divide by m	^{3E} i-1	(m-1) ^E i-1	-1)					
Add new measurement	$^{\mathtt{4E}}\mathtt{i}$	mE _i						
Store result								
Divide by m	$^{\mathtt{E}}\mathtt{i}$	Ei						

The multiplications and divisions by m are simple shifts of n bits, so the constant to be stored is n. To use this for single byte precision for the measured value and double byte precision for the arithmetic, n must be no greater than 4 (m=16), since one intermediate result has the data shifted left by 2n bits from the measured value. In fact, n=4, making f=1/16, gives rather slower response than we will generally want.

5.5.2 Program Definitions

Subroutine FILTR and a local subroutine SHFTN are defined below and depicted in Figure 5-29.

The program in Figure 5-30 displays both filtered voltage, E(i), and inputted voltage, V(i). The leftmost two hex digits are E(i) and the next two digits are V(i). The value for n (1,2,3 or 4) is entered via the keyboard and displayed in the rightmost two display digits.

5.5.2.1 Subroutine FILTR

Calculates estimated value of a variable with repetitive measurements containing noise.

Enter with new data in register A and (HL) addressing a four byte memory area:

$$((HL)) = n$$

$$((HL) + 1,2) = 2^{n}E_{i}-1 \qquad (used in calculation)$$

$$((HL) + 3) = E_{i} \qquad (previous result)$$

Calculates and stores (in the same two locations)

$$2^{n}E_{i} = (2^{n}-1)E_{i} + V_{i}$$


Returns

(A) =
$$E_i = \frac{2^n - 1)E_1 + V_i}{2^n}$$


$$(H) = E_{\dot{1}}$$

$$(L) = V_{\dot{1}}$$


Registers B,C,D and ${\tt E}$ are preserved.



Subroutine FILTR
Figure 5-29a



Subroutine FILTR (continued)
Figure 5-29b



Subroutine SHFTN
Figure 5-29c

5.5.2.2 Subroutine SHFTN

Shifts a data word right n bits with rounding.

Enter with (B) = n

(DE) = data word

Return with (B) = n (unchanged);

(DE) = data word/ 2^n ;

(A) = less significant byte of data word.

Register C is cleared. Registers H and L are preserved. The carry flag is set if roundup has occurred.

Roundup occurs if the highest bit shifted out is 1. That is, if the fractional part of $(data/2^n)$ is greater than or equal to one half.

ANALOG TO DIGITAL INPUT

A comment on rounding of the calculations is necessary, because the all obvious. When the division of requirement is not at m(m-1)E;_1 is done, round up should occur if the highest bit shifted out is 1; that is, if the fractional part of the result is equal to or greater than 1/2. If this roundup is not done, the final result, with constant input, is always one less than the measured When the division of mis done to obtain E(i) for value. display, the roundup must occur only if the fractional part is greater than 1/2. Otherwise the filter can never reach a value of This is handled by a DCX D before calling SHFTN the second zero. time.

Modify the A/D input with interrupt program (Figure 5-28) to use FILTR. Display both the measured value and the filtered value, when an interrupt occurs. Use the keyboard input to accept a new value of n for the filter. When a new value is entered, clear the existing mE(i) from memory, to ensure that the high bits (beyond the precision being used) will not be left with data.

Test the program with the existing connections (Figure 5-10). Then remove the filter capacitor and test it again.

	A/D	INPUT	\mathtt{WITH}	FILTR	_	TNTLTATION
A D D R	CODE					

_	A D D	R	COL	JE.												
		0	3	E		M	V	$ \mathcal{I} $		A	.	8	2		ļ	Initialination
Ī		1		2							7					identical to
į		2	_	3		0	U	7		\mathcal{C}	N	7	1			7: m. 12 5-280)
		3	2	7		_	<u> </u>	-				-				Initialization identical to Figure 5-28a Eijarpt an marked
	<u>'</u>	4	3	<u> </u>		Μ	1/	\mathcal{I}		A		9	2			Experience (1) William
SHEET		5	9	<u>E</u> 2		,,,	<u></u>	<u></u>		"	7					
		6	7	3		0	i)	テ		C	N	$\overline{\mathcal{T}}$	2			
CODING		7		F		0	U	'	<u> </u>		/V	_	<u>a</u>			
8		8	0			1	V	\mathcal{T}	<u> </u>	7		Ω	4			
	<u> </u>	9	3	<u>E</u>		<u>M</u>	V	L	1	A	<i>†</i>	\mathcal{B}	7			
			B	<i>4</i>		<u> </u>	, 1	_	<u> </u> 	7	_		4	7		
			2			0	ν	$ \mathcal{T} $		7	1	M	C	7		
	<u> </u>	В	/	7			<u> </u>						,	<u> </u>		
5	<u> </u>	C	3	E		<u> </u> М	ν	L		A	i	0	/	<u> </u>		
SYSTEM		D	0	/	1	<u> </u>	_	<u> </u>		_				<u> </u>		
3YS	<u> </u>	E	(5)	3	L	10	1)	17		P	0	\mathcal{R}	\mathcal{T}	/	C	
5		F	0	6		<u> </u>		!					<u> </u>	<u> </u>		
TRAINING	8 2 /	0	2			L	X	I		14	,	0	0	2	0	clock interval -
RAI		1	2	0	*											clock interval -
		2	0	0							_					16 u sec clock
田田		3	7	\triangleright		M	0	V		A T	,	L				
JPU		4	0	3		10	Ū	T		$\overline{\mathcal{T}}$	Í	M	a			
MICROCOMPUTER		5	/	6										-		
RÕ		6	7	C		M	0	ν		A		Н				
5		7	D	3		10	U	T		A	ケ		a			
_		8	1	6		İ						<i>'</i>	ļ			
		9	C	3		13	M	P		8	2	5	0			Champ on t
		Α	5	5	*	i	<u> </u>			G						interrept service
MS		В	8	2	-	+-	-	-					-	 	-	State of the section
STE		С	<i>0</i>		<u> </u>	<u> </u>					<u> </u>		1	<u> </u>	<u> </u>	
S≺		D			<u> </u>	\dagger	\vdash	 						<u> </u> 		
NTEGRATED COMPUTER SYSTEMS		E	<u> </u>		I	t								<u> </u>		1
TUط		F	<u> </u>		*	C	H	A	N	<i>[-</i>	F	D	<u> </u>	 	0	OM FIGURE 5-28
ΨO	8	0	<u> </u>		<u> 700 </u> 		11.3	1 7 5	114	<u> a</u> 	<u> </u>	-		<u> </u>	10	TOURE 3-280
Č		1	<u> </u> 	<u> </u>	<u>1</u>	<u> </u>	<u> </u> 	<u> </u>		! 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	1
TEI			<u>! </u>	1	<u>1</u> 	 	<u> </u>	1	<u> </u>	! 	<u> </u>	<u> </u>	<u> </u>	<u> </u>	1	
jRA		2	<u>!</u>	<u> </u>	<u> </u>	<u>I</u>	<u> </u>	<u> </u>	<u> </u> 	<u> </u> 	<u> </u> •	<u> </u> 	<u> </u>	1	<u> </u>	1
TEG	<u> </u> 	3	<u> </u>	<u> </u>	<u> </u>	1	<u> </u>	<u> </u>	1	<u> </u> 	<u> </u>	<u> </u>	<u> </u>	1	1	1
Z	<u> </u>	4	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	1 .	<u> </u>	<u> </u>	1	1
	<u> </u>	5	<u> </u>	<u> </u>	<u> </u>	 	<u> -</u>	1	<u> </u>	<u> </u>	1	<u> </u>	<u> </u>	1	1	
		6	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	1_		
		7	<u> </u>	<u> </u>	<u> </u>	<u> </u>	_	[<u> </u>	<u> </u>		<u> </u>		<u> </u>	
	L	8	L	<u> </u>	<u> </u>		ŀ		<u> </u>	L_		<u> </u>	_			Figure 5-30a

	A D D R	CODE	 ,										
ı	8 23 O	F5	P	υ	ی	H	_	P		W			
	1	E5	ρ	U	<u>ء</u> ک	\mathcal{H}		Н					
	2	D 5	P	\overline{v}	S	H		D					
أ_	3	105	P	<u>v</u>	S S	H		\mathcal{B}					
SHEET	4	DB	ΪŢ	N			P	0	$\overline{\mathcal{R}}$	T	/	B	Paga AAD Maluk
	5	05		_	\neg								(A) L Vi
CODING	6	21	1	\overline{X}	I		\mathcal{H}		9	3	$\overline{\Omega}$	0	Address) and a mark
0	7	00		_	-		*	}	0	<u>)</u>	<u></u>		Address memory locations for FILTR
S	8	83			1		i					_	Coccoms 40) 12-12
i	9	10D	C	A)	7			I	۷	7	R	$(A) \leftarrow E_{i}$
	A	70	 	" [_				¥	_			(H) LEi
	В	89	<u> </u>		!							<u> </u>	(L) = Ei
	C	[C]D	C	A	L	7	-	$\overline{\mathcal{D}}$	1.)	א	P	$\overline{\mathbb{D}}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Σ	D	D /		<u> </u>	_	<u>ب</u>		U	w	V	7	T	Display Ei at left
SYSTEM	E	02	+ +				<u> </u>						sna ve
	. F	3E	M	,	I		A		0	6			D + 11 11 11 11 11
TRAINING	8 24 0	06	1/*\	<u>_</u>	+			1	U	9		-	A/D interregal
A N	1	DB	0	1)	7		C	λJ	T	2			11/2 interripe
T.R.	2				_			1	•	2		 	
ER	3	10/PI		7	O		B			<u> </u>		<u> </u>	<u> </u>
5	4	$\frac{ C }{ D }$		7	7		3					<u> </u>	
MICROCOMPUTER	5	<u> </u>	D	0	P		H					<u> </u>	
0	6	 	ام ا م	<i>δ</i>	P		_	5	W			<u> </u>	· I
일	7	FB	E	I	7		ا حر	<u>ى</u>	w			<u> </u>	
≥ !	8	C 9	R	_	τ		1					<u> </u>	<u> </u>
	9		1/		,						 	<u>. </u>	
	A	1 1 1	1									<u> </u>	
MS	В	1 1 1	-								 	1	<u> </u>
SYSTEMS	С	1 1 1	<u> </u>								<u> </u>	<u> </u>	
SY	D	1 1 1	<u> </u>								1		
ER	E	111									<u> </u>		
INTEGRATED COMPUTER	F	111									<u>1</u> 		
ΨO	8 0	111	1								<u>. </u>		·
C	1	1 1 1	1										
ATE	2	111	1								i		
GR	3	1 1							<u> </u>				
VTE	4	111	j							<u>. </u>	<u> </u>		
=	5		i		_				ĺ	İ	Ì	<u>. </u>	
	6	111	j						<u> </u>			İ	
	7		İ						Ì	<u> </u>	Ì	İ	
i	8		j							İ	İ		Figure 5-30b
	 												·


A/D INPUT WITH FILTR - MAIN LOOP

8250 3E MVI A, OI Initial value	, 1
	Lova
1 0/1 In FILTR	1
	1. 10
$3 \mathcal{A} / \mathcal{A} \mathcal{A}$	ש
4 00 Loo FILTR	
5 /3	
6 77 MOV M. A (8300) = n	
6 77 MOV M. A (8300) = n	
8 23 INX H Clear 2 TE	
9 77 MOV M, A 1 (8301, 830)	
A 23 INX H'	
B 77 MOV M A	
C FB EI Snable A/D	
	. +
E 08 resetting coun	t.
F D3 OUT PORT 20 resuling coun	رققن
2 8 2 6 0 OE	
8 2 6 0 O E IN PORTO A Lest beyloard	
The second of th	\
E 3 3 C INR A Fifms key	
<u>-</u>	
S 5 D until key gre	irid
7 CD CALL ENTBY acent men) m	
- Joseph Mark III	<u>ب</u>
8 36 (must be 9 03 1 1.2.3 or 4)	
9 03 1 1.2.3 or 4) A 7D MOV A, L (A) in	
9 03 1 1.23 or 4) A 7D MOV A, L (A)—n B C3 JMP 8252 Yet storen C 52 and clear 2 ⁿ L	
B C3 JMP 8252 Yet storen	
c 52 and clear 2 ^m	رند=
B C 3 JMP 8 2 5 2 Lets store N C 5 2	
3	·
_	
5	
6	
7	
8	5-99

	A D D	<u>R</u>	CO	DE			.—.							.—		
	827	0	<u> </u>	5		P	ν	5	\mathcal{H}		\mathcal{D}		•			Save (DE)
		1	10	5		P	$ \mathcal{U} $	S	H		B					Save (BC)
		2	4	6		M	0	7		\mathcal{B}	•	3				(B)← m
_		3	4	8		M	0	V		$\overline{\mathcal{C}}$,	B				(c)← m
FET		4	2	3		H	N	X		\overline{H}		_				address 2 n Ei-1
SH		5	E	5		P		S	4		Н					Save address
Z		6	5	E		М	0	V		Ē		Μ				7
CODING		7	2	3		I	N	X		\mathcal{H}	7	. ,				(DE) ← 2 mE i
		8	5	6		M	0	1/		D		Μ)
		9	6			M	0	Ĭ/		/_	•		_			(HL)←2nEi-1
Ī		Α	6	2		M	0	V		#	-}-	DI				(112) 2 (12-1)
j	827	В	2	9		ה	A	\mathcal{D}			<i>;</i>					7
i		С	0	Ď		<u>7</u>	<u>()</u>	R		<u>H</u> C		_		-		
Σ		D	C	2		2	<u>C</u> N	<u>구</u>			2	7	$\overline{\mathcal{B}}$			7(HL) = 22m Ei-1
SYSTEM		E	7	B	-		70	١		1	<u> </u>	/	_			(HE)=
		F	8	2								_	—			
TRAINING	8 28	0	4/	_		M	0	V		C		A				(c)←-Vi
A	~ ~ 0	1	7	2		M	0	1/		A	,	// 				7
T.		2	9	3		8	\mathcal{U}	B		E	,	_				(DE) (HL) - (DE)
ER	1	3	7			N M	0	<u>U</u>		E		A				$\begin{cases} (DE) = (HC) - (DE) \\ (2^{m} - 1) = (HC) - (HC) $
5		4	<u> </u>	0		M	0	v V			+	$\frac{7}{H}$		_		$\int_{-\infty}^{\infty} d^{2}$
MICROCOMPUTER		5	9			<u>/''</u>	\mathcal{B}	$\frac{v}{\mathcal{B}}$		A D	j	π				1
Ö		6	5	11		M	0	7		$\frac{\mathcal{L}}{\mathcal{D}}$		A				
띩		7		9		M	0	<u> </u>		レ	,	<u> </u>				<u> </u>
Σļ	<u>'</u>	8	2	 i		<u> </u>	V	T			,	0	0			/ }(HL)← Vi
İ				6		M	V	<u></u>		4	;	U				<i>}(HL) </i>
ľ		A		D	1			,	/		5	14	T	7	11	
MS		В	4				A	<u>_</u> _	느		2	<u></u>		<u>/</u> _	/V_	Divide less 2 m (DE) = (2 m-1) Ei-1
SYSTEMS		С	0	2		-						_				(DE) = (2 m-1) Ex-1
SYS		D .	عد ا سيد ا	0				/1	G							<u> </u>
ER		E	1	9		X		7	0	D						1/ 1/20 1/20 1/5
COMPUTER		F	E	B		X	드	7		<u> </u>	—	_				(DE) = Vi+(2"1)Ei-1
MC	8	0	1	2		^		<u>H</u>	G	—		_			-	
	0	1	-				اے	0	2	エ	エ	N	<u>U</u>	£	\overline{x}	AT \$298
ITE		2	<u> </u>				4.1	τ	F	Q		/	4)	-	
3RA			<u> </u> 			<u> </u>	<u>N</u>	1	1	R	_	(A)	-	Vi (niew station)
INTEGRATED	<u> </u>	3	-			1	(_	<u>/</u>	٦	4	<u>기</u>	7	$\overline{}$		득	n) (fitter Constants
Z		5				1	1	<u> </u>	<u>_</u>	7	<u>+</u> +	<u>'</u>	는		 {	a Eu-!
		6	<u> </u>				E	<i>大</i>	<u>ا</u> کا	7		ا			۲,	
		7	<u> </u> 	<u> </u>		<u> R</u>	1	1	<u>(ノ</u>	R		3	\vdash	 	/	A = (u) = F
		8	<u> </u> 			1 (H	<u>ر</u>	_)	ナ	٥		=	-	$ A = (H) = E_{\lambda}$
į		<u> </u>			L	Ц	 		L				 	 	l	(L) = V.; Figure 5-30d

FILTR (continued) AND SHFTN

	Α	D D R	co	DE	L/TT/1	· • · · ·		 -					—,		LX	
	. 8	290	E	3		X	7	#	L							(HL) - address 2 nEi
		1	7	3		M	0	V		Μ	,	Ε				
	<u> </u>	2	2	3		\mathcal{I}	N	X		14						Store 2 nEi
اً		3	7	2		M	0	V		Μ	,	A				D
SHEET		4	2	3		Н	N	X		\mathcal{H}	,					address Ei
		5	/	B		\mathcal{D}		X		$\overline{\mathcal{U}}$						To troumders only it
ING		6	C	D			A		L		2	H	F	7	N	Fractional part > 1/2
CODING		7	A	0			Ť									
O		8	R	2												
		9	7	7		М	0	٧		М		A				Store Ei
		Α	E	1		P	0	<u>v</u>		Н	7					Store Ei (L) ← Vi
		В	6	7		М	0	V		H	,	A				(H) ← Ei
		С	C	7		P	0	P		B	'					Realmy, BCDE
Ξ		D	7	,		$\overline{ ho}$	0	ρ		Ď						10000
SYSTEM		E	C	9		R	-	7								Exit
		F	0	0		1/	0	P				i				1
TRAINING	8	2A 0	÷	8		M	0	<i>V</i>		C		B				CHEIN (C)= m
A A	<u> </u>	1	4 A	F		X	R	A		A		-		-	 -	SHFTN (C) - n Loop - clear carry
		2	7	A		M	0	V		A		D		-) Same sacrag
LER.	İ	3	1/	F	<u>.</u>	R		R	,	' .'	,					I Still (DE) with
P		4	5	7		M	0	V		D		A		_		Shift (DE) right to divide by 2
õ		5	17	B		М	A 0 0	V		A	,	E			-	to the way 2
300	İ	6	 	7	<u>.</u>	R	A	R			<i>'</i>			-	-	1
MICROCOMPUTER		7	3	F		M	0	v		E		A				
<	İ	8	10	1	İ	d		<u> </u>		C	,					Lange of training
		9	0	2		2	C	7			2	A	7			Loop no times on to divide by 2m
		Α	A	, <u> </u>	İ	<u> </u>	,,	_								si suries say of
MS		В	10	2	<u>, </u>	i										
STE		С	ر ا	0	<u> </u>	R	N	C								Sit id ISB=0
S		D	1	3	İ	T	N	X		Ð						E0
TE A		E	17	B	<u> </u>	M	0	1		A		E				(A) - Paral
P	H	F	10	-		R		T		' '	 					Exit if LSB=0 Else hound up (A) - lesa significant ligte
INTEGRATED COMPUTER SYSTEMS	8	0	i	'	i				İ							mynigation some
פ		1				i		<u> </u>				i				
ATE		2	İ	i	<u> </u>	İ	Ţ			<u> </u>				\vdash		
GR.		3	1		1					 		 		\vdash		
Z F	i	4	t	i		 	1	i		1			-	i		
=		5	1	1	1	1	†	<u> </u>		 		1		 	1	
		6	†		[t									
		7	i	 		<u> </u>	1		 			$^{+}$	 	\vdash	+	
		8	$\frac{1}{1}$	<u> </u>		 	1.	 	1	$\frac{1}{1}$			+	 		Figure 5-30e
		_ 		1	<u> </u>	Щ.		<u> </u>	Ь		Ь—	—	Ь	Ц	1	5-101



Filter Response for Various N
Figure 5-31

5.5.3 Filter Response

The behavior of a filter may be described in terms of frequency response, or as response to a step function. Each contains the same information, mathematically speaking, but one or the other is more convenient depending on the purpose or the structure of the filter. For a programmed digital filter, it is far easier, in general, to obtain the step function response, since only a two valued input is required. The response of FILTR to a full scale step input is shown in Figure 5-31. You can obtain similar data by a simple process of programmed calls to FILTR. Start with the memory locations for $\frac{nE}{2}$ cleared. Load register A with FF (or some other value), call FILTR, and display the result. Wait for a key, then repeat the load and call.

ANALOG TO DIGITAL INPUT

5.6 TEMPERATURE MEASUREMENT

Two important devices are used for temperature measurement in conjunction with microprocessors: thermocouples and thermistors. A thermocouple is a junction of two dissimilar metals. When heated the junction develops a voltage which can be measured and converted to temperature. The thermocouple is highly precise, requires no calibration, and is extremely rugged. It has the disadvantage that the voltage generated is small, and no current may be allowed to flow in its circuit, because resistive voltage drop in the wire would mask the thermal voltage.

5.6.1 Thermistor Characteristics

A thermistor is a semiconductor device that appears as a variable resistance dependent on temperature. Figure 5-32 is a plot of resistance versus temperature for the thermistor supplied with your interface board. The manufacturer's data for this device is

Keystone Part No. RL2012-5506-120-D1

Resistance 10000 ohms at 25 degrees C Temp. Coefficient

5506 ohms at 37.8 degrees C 4.84% per degree C

251 ohms at 125 degrees C at 25 degrees

The plots of Figure 5-32 were obtained by fitting these data with a curve generated numerically from:

$$R_{i}+1 = R_{i} \qquad (1-C_{i}\Delta T)$$

$$C_{i}+1 = f^{\Delta T}C_{i}$$




Figure 5-32a





Figure 5-32b

This page intentionally left blank.



Thermistor Connection and Voltage Plot Figure 5-33


5.6.2 Thermistor Operation

When the thermistor is connected in a circuit such as shown in Figure 5-33, it gives a voltage which is close to linear over modest temperature ranges. The data can be linearized, and scaled from voltage to temperature, by a table lookup with linear interpolation. For the experiments in this section we will use the 10K ohm resistance data, but for high temperatures you might choose a lower resistance.

Because of its non-linearity and because it is subject to the uncertainties of semiconductor manufacturing, a thermistor must be calibrated. To do this adequately requires a laboratory thermometer and thermistor. This can be done by heating the thermistor and thermometer in a water bath. If you do not have these facilities available, it is reasonably satisfactory to measure the resistance at a known room temperature and scale the manufacturer's data appropriately. The following procedure does the necessary scaling by a pot adjustment, assuming that you will use the fitted curve data.

ANALOG TO DIGITAL INPUT

Adjust OPTO SENSE pot to obtain expected voltage at room temperature.



	erature	Expected	A/D Input with
o _F	°c	Voltage	2:1 Attenuation
65	18.33	2.910	92
66	18.89	2.876	90
67	19.44	2.842	8E
68	20.00	2.808	8C
69	20.56	2.773	8B
70	21.11	2.739	89
71	21.67	2.705	87
72	22.22	2.671	86
73	22.78	2.637	84
74	23.33	2.603	82
75	23.89	2.568	80
76	24.44	2.534	7E
77	25.00	2.500	7D

Expected Voltage at Room Temperature

Figure 5-34

5.6.3 Thermistor Input adjustment

Connect the thermistor as shown in Figure 5-34. Find the room temperature. (A household thermometer is sufficiently accurate for this.) Find the expected voltage from:

$$Vt = 2.50 + 0.0615 (25-T)$$
 (Celsius)
or $Vt = 2.50 + 0.0342 (77-T)$ (Fahrenheit)

or use the table of Figure 5-34. Note that for any temperature below 25° C the expected voltage is beyond the 2.55 volt range of the D/A converter. We will adjust the ANALOG IN pot to divide the voltage by 2. With the OPTO SENSE pot fully to the right for maximum resistance, measure the actual input voltage. Using a digital voltmeter program such as Figure 5-28 or 5-30, display the A/D input. Adjust ANALOG IN to make the A/D value half of the actual input. Now adjust the OPTO SENSE to obtain the expected voltage for the actual temperature. This procedure sets the pot to match the thermistor resistance аt 25 degrees C, thereby removing the principal uncontrolled variable of the thermistor. You can now heat or cool the thermistor and observe the voltage changing. If you have a thermometer, you can calibrate the thermistor, taking a series of voltage and temperature measurements.

5.6.4 Table Lookup and Interpolation

To convert a measured voltage to a temperature requires a table lookup and possibly some form of interpolation. Four approaches are available:

5.6.4.1 Method A

Store a complete table of temperature versus voltage. This is not unreasonable, since the 8 bit A/D input only requires 256 table entries. The temperature can be stored in binary and converted to decimal for display. or with two byte entries, it can be stored in decimal. This approach minimizes program complexity, is very fast, but is extravagant of memory.

5.6.4.2 Method B

Store a partial table, listing voltage and temperature at appropriate intervals. Find two (adjacent) points in the table, above and below the measured voltage, and do a linear interpolation between them. This requires the least storage, but requires multiplication and division for the interpolation, and since that would probably be done in binary, it also needs binary to decimal conversion for the display.


5.6.4.3 Method C

Store a table of voltage, temperature, and slope at appropriate intervals. Find the lowest table entry whose voltage is greater (hence temperature lower) than the measured value and multiply the

slope by the difference between tabulated voltage and measured voltage. Add this to the tabulated temperature. This avoids division, and can reasonably be done in decimal to avoid binary to decimal conversion. The multiplication can readily be done by successive addition, since the multiplier (the voltage difference) will always be a small number.

5.6.4.4 Method D

Store a table of slopes with ranges over which each slope applies, and perform a numerical integration from the start of the table to the measured voltage. The stored slopes need greater precision than with an interpolation, since errors accumulate, but the storage requirement is still less than any method except that of 5.6.4.2. This method is used in the following exercise.



Temperature Conversion by Integration
Figure 5-35

5.6.5 Voltage to Temperature Conversion

Develop a subroutine and a data table to convert voltage to temperature and display both the input and the result. The integration technique discussed in Section 5.6.4.4 is to be used.

5.6.5.1 Data Table

Each table entry includes a slope (in decimal) and a count. The slope is repeatedly summed into the temperature while its count is decremented and the A/D input is incremented. When the A/D input reaches zero, the integration is complete. If the count is decremented to zero before the A/D input reaches zero, the next table entry is accessed and the process continues. The process is portrayed in Figure 5-35, for a hypothetical A/D input of E8. The slopes and temperatures shown are illustrative and not at all realistic. Figure 5-36 lists actual data for an ideal thermistor with the previously specified characteristics. A subroutine for the conversion by integration is defined in Section 5.6.5.2, and shown in Figures 5-37 and 5-38.


TE	ST DATA	TABLE DATA						
A/D Input	Temperature	Repetitions (hex)	Slope (decimal)					
C4	0.600	4	0.405					
CO	2.219	10	0.373					
В0	8.188	10	0.341					
A0	13.644	20	0.324					
80	24.012	10	0.335					
70	29.372	10	0.355					
60	35.052	10	0.394					
50	41.356	10	0.458					
40	48.684	10	0.532					
38	52.940	8	0.606					
30	57.788	4	0.681					
2C	60.512	4	0.743					
28	63.484	4	0.820					
24	66.764	4	0.918					
20	70.436	4	1.046					
1C	74.620	4 .	1.214					
18	79.476	4	1.452					
14	85.284	4	1.803					
10	92.496	2	2.190					
0E	96.876	2	2.524					
oc	101.924	2	3.089					
0A	108.102	1	3.573					
09	111.675	1	4.065					
08	115.740	1	4.697					
07	120.437	1	5.537					
06	125.974	1	6.700					

Thermistor Calibration Data
Figure 5-36

Our calibration data do not extend to 2.55 volts (FF). The first meaningful point occurs at 0.60° C at 3.92 volts (C4). The integration procedure to be used demands that data be provided for all possible values, so we will start the process with a linear integration from -23.701° C at a slope of 0.405 for 64 repetitions. This generates 0.600° C at 3.92 volts and gives the correct slope from there to 2.219° C at 3.84 volts. Results down to slightly negative temperatures will be approximately correct. The first table entry is the starting temperature (in hundreds complement form) and the next entry provides the 0.405° C per 20 mv slope with 40H repetitions.

8310	99	
11	62	-23.701
12	97	
13	40	64 repetions
14	05 \	0.405° C/20 mv
15	04 5	
16	10	16 repetitions
17	73 \	0.373° C/20 mv
18	03	
19	10	16 repetitions
1A	41 \	0.341° C/20 mv
1B	03	

etc.



Temperature Lookup by Integration
Figure 5-37

5.6.5.2 Subroutine Temp

Enter with, (A) = measured voltage

Return with (A) = measured voltage

Registers B,C,H,L preserved.

Display A/D input in hexadecimal, temperature in decimal either as three bytes (xxx.xxx) or as two bytes rounded (xxx.x).

Data table, located at 8310-836F,

8310-02

8313 Repetition count for first slope

8314-15 Slope, decimal, as x.xxx

8316 Next repetition count

8317-18 Next slope

etcetera

Note that the flow diagram does not detail the display function, which is left to the student.

5.6.5.3 Test for TEMP

A simple test program is given in Figure 5-38a. Key in a hex value representing a voltage and observe the result displayed by TEMP. Try values from Figure 5-36 to be sure that the corresponding temperature is displayed. It is suggested that subroutines FILTR and TEMP and the temperature table be saved on tape, because they will be used in later exercises.

	A D D	R	TE co	ST	PROGI	RAM	FC	R	TE!	ΦE:	RAI	'UR	E I	200	KUP	
	820	0	7	3		D	エ								-	
Ì		1	C	D		C	A	L	L		E	N	$\overline{\tau}$	$\overline{\mathcal{B}}$	y	
		2	3	6			-		·							
أے		3	0	3												
Ш		4		B		E	I							-		
SH		5	7	D		M	0	V		A		L				
N		6	C	D		C	A	۲	L	•	$\dot{\mathcal{T}}$	Ε	M	ρ		
CODING SHEET		7	\mathcal{B}	0		_	<u> </u>					-	<u></u> -	<u></u>		
٥		8		2												
į		9	0	3		3	Μ	ρ		8	2	0	0			
		A	0	0				- -				_	_			
		В	8	2										_		
		С										_			_	
E		D														
SYSTEM		E														
S S		F														
TRAINING	8	0														
¥.		1														
× T		2														
MICROCOMPUTER		3														
JP.		4														
8		5														
S.		6														
N N		7														
		8														
į		9														
S		Α				<u> </u>										
EM		В				<u> </u>										
YST		С				<u> </u>										
RS		D				<u> </u>										
JTE	l	E				<u> </u>										
MPL		F				<u> </u>	<u> </u>									
S	8	0					<u> </u>									
LED	1	1	<u> </u>		<u> </u>	<u> </u>		<u> </u>								
RAI		2	<u> </u>			<u> </u>		<u> </u>	'							
INTEGRATED COMPUTER SYSTEMS		3.	<u> </u> _		l I	<u> </u>		<u> </u> 	<u> </u>		<u>.</u>					
Z		4	-	_		<u> </u>	_	-							<u> </u>	
		5	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	 				-		
		6	<u> </u>	<u> </u>		1	<u> </u>	<u> </u> 	<u> </u>	<u> </u>				\vdash		
		7	<u> </u>	<u> </u>		<u>[</u>	<u> </u>	_	-	-				-		
	L	8				<u> </u>	<u> </u>	L	<u> </u>	L	<u> </u>		<u> </u>	<u> </u>	<u> </u>	Figure 5-38a

TEMPERATURE LOOKUP AND DISPLAY D D R US Н 0 E 5 PIVIS B 5 1 PSW US 1+ 2 LXI 2 3 8 1 0 3 CODING SHEET 4 0 3 5 MOV B 6 M 3 NX Copy starting value into B, E, D 7 8 M 3 2 NX 9 $\overline{\mathcal{D}}$ 6 01 5 Μ Α Μ Н Don - 2 detresi Count 82B 3 0 M E 2 3 H D M ICROCOMPUTER TRAIN ING SYST S 82B 3 S Ε W 0 F E M 7 D B 8 0 D 8 2C 0 D A 1 $\overline{\mathcal{B}}$ 7 0 V A 2 dress high byte 3 X H 2 N 3 0 V À E 78 4 M $\overline{\mathcal{B}}$ $\overline{\mathcal{C}}$ to second byte of temperature 5 D 6 \overline{A} 0 5 E 7 2 B **D** Χ 8 .3 A 0 9 E 0 Α 0 0 EGRATED COMPUTER SYSTEMS A $\overline{\mathcal{D}}$ C \supset В Ā C M 0 Ā D D P W P Ε 3 C A R Increment input F N 8 0 1 2 3 4 5

> 6 7 8

> > 5-121

Figure 5-38b

TEMPERATURE LOOKUP AND DISPLAY (continued)

	A D D	R	co	DE_						<u> </u>				_		
ļ	820	0	<u>C</u>	A		٦	Z				8	2	$\underline{\mathcal{D}}$	$\underline{\mathcal{B}}$	_	Exit when A/D
		1	2	\mathcal{B}												racit is incremented
ļ		2	8	2			ı		·							to mero
⊢		3	0	, <u>Z</u>)	!	\mathcal{D}	C	\mathcal{R}		<u>C</u>						Decrement repetitions
SHEET		4	0	2		J	N	RZ			8	2	\mathcal{B}	E		to nero Decrement repetitions Loop to add slope
		5	B	E												until all repetitions
Ž	l	6	8	2												of this slope done
CODING		7	2	<u>න</u>		I	N	X		\mathcal{H}						(Adress high) leste
	<u></u>	8	0	3		5	M	ρ			8	2	\mathcal{B}	$\underline{\mathcal{B}}$		Loop to address
		9	$ \mathcal{B} $	\mathcal{B}												meet slope
		A	8	2												
	820	В	E	\mathcal{B}		X	C	H	G							Exit and display
		С	F	/		P	0	ρ		P	S	W				(ST) - low bute of
LEM		D	4	F		M	0	V		C	5	A				temperature and
SYST		E	0	5		P	\mathcal{V}	S	H		\mathcal{B}					original AD input
NG S		F	C	D		\mathcal{C}	A	L	L		D	W	0	R	D	Diaplay high bytes
	82E	0	2	/			<u>_</u>									of temperature
RAI	1	1	0	2												at left (HL) -lowliste, voltage
ВT		2	E	3		X	T	H	L							(HL) -lowbyte voltage
JTE	1	3	/	/		۷	Χ	ユ		\mathcal{D}		8	3	F	F	
MICROCOMPU		4	F	F							<u>'</u>					
00		5	8	3												
SRO		6	C	∇		C	A	<u>L</u>	7		$\underline{\mathcal{D}}$	W	$\frac{\mathcal{D}}{}$	2		Display voltage at
M		7	D	4												right and low byte
		8		2												aftemperature
		9	/	$ \mathcal{B} $		<u> </u>				\mathcal{D}						Aldrew whole degrees
S		Α	/	A		<u>L</u>	\mathcal{D}	A	X		\mathcal{D}					and enter decimal point in display.
SYSTEMS		В	F	6		0	R	工		8	0			<u> </u>		point in display.
YST		С	8	0												, ,
R S		D	/	2		<u> S</u>	T	A	X		D	•				
JE		E	7	2		M	0	1		A	,	L				(A) - Voltage
MPL		F	<u> </u>	/		ρ	0	ρ		D				<u> </u>		(DE) - Temperature
NTEGRATED COMPUTER	8	0	C	/		p	0	P		\mathcal{B}_{\cdot}				<u> </u>		(A) - Voltage (DE) - Temperature Pestore other
ĒD		1	E	/		$P_{\underline{I}}$	0	ρ		H				<u> </u>		registers
RAT		2	<u>C</u>	9		R	E	7	_					<u> </u>		<i>V</i>
Ē		3						_						<u> </u>		
Z		4				<u> </u>	<u> </u>							<u> </u>	<u> </u>	
		5	<u> </u>			<u> </u>	<u> </u>		<u> </u>			<u> </u>	<u> </u> _	<u> </u>	<u> </u>	
		6				<u> </u>	<u> </u>	 		<u> </u>		<u> </u>	<u> </u>	<u> </u> 	<u> </u>	
		7	<u> </u>		_	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>		<u> </u>	Figure 5 30-
		8		<u>_</u> _		<u> </u>	Ŀ.	<u> </u>	<u> </u>			<u> </u>	<u> </u>		L	Figure 5-38c

TABLE OF REPETITIONS AND SLOPES

	A D D R	_ co	T'AL	BLE OF	RE	PETI	TIC	NS ———	AND	SLOE	ES	
	8 3 / 0	9	9									Starting temperature
	1	6	2						1			Starting temperature
	2	9	1) so 100's complement
	3	4	0			1						FF - CO
	4	0	5			Ī) <u>sa</u> 100's complement FF - CD 7 0.405° C/20 mis
SH	5	0	4	1								(
N	6	1/	0									BF-BO
CODING	7	7	3						ĺ			BF-BO 7 0.373°C/20mm
	8	10	13			-						5
	9	1/	0									AF-AO
	А	4	1									AF-AD 70.341°C/20mm
	В	0	3									(
	С	2	0									9E -80
E E	D	2	4			_						9E-80 70.324°C/20mm
SYSTEN	E	10	3									}
G S	F	/	0						1			7F-70
2	8 32 0	3	5									7F-70 0.335°C/20mm
3AI	1	0	3									,
۳ ۲	2	/	0									6F-60
直上	3	5	5									6F-60 0.355
JPU	4	0	3									
S	5	/	0									5F-50
MICROCOMP	6	9	4									0.394
Σ	. 7	0	3									
	8	/	0						1		Ì	4F-40
	9	5	8						ľ			0.458
ιΩ	А	0	4 8 2									
E	В	0	8									3F-38
SYSTEMS	С	3	2									0.532
R S	D	0	محا]								3F -38 0.532 37-30 0.6 0 6
INTEGRATED COMPUTER	E	0	8									37-30
MPL	F	0										0.1006
Ö	* 33°	0	6				ļ				<u> </u>	
ED	1	1										
3AT	2											
EGF	3											
FN	4											
	5							· [
	6						<u> </u>					
	7								<u> </u>			
	8					_ _	<u>L_</u> _	<u> </u>		<u> </u>	_ _	Figure 5-38d

	A D D R	CO	DE F	REPETITIONS	AN	D	SLO	OPES	3	(co	nti	inu	ed)
	8							\Box	_				
	8331	0	4		_			\dashv					2F - 2C
	2	8			_			\neg	_				2F - 2C 0.681
اً	3 .	0	6					7	_				
CODING SHEET	4	0				_			_	-			28-28
SH	5	4	3		_			7	_	-			2B - 28 0,743
N.	6	0						$\neg \uparrow$					
00	7	0						İ		i	i		27-24
	8							\Box	_				0.820
	9	20	8					ļ					9,000
İ	Α	0	4										23-20
İ	В	/	8			-		İ		İ			0.918
j	С	0	9						_				
Σ	D	0	4							j	Ī		IF-IC
MICROCOMPUTER TRAINING SYSTEM	. E	4	6										1F-1C 1.046
G S	F	/	0							ŀ			
Z	8 34 0 °	0	4							Ì	İ		1B-18 1.214
¥.	1	/	4					1		.			1.214
T	2	1	2										
TEF	3	0	4										17-14
J P	4	سی	2										1.452
S	5		4										
S.	6	0	4										13-10
<u>S</u>	7	0	3										13-10 1.803
	8	/	8		,								
ĺ	9	9	2										0F -0E 2.190
S	Α	9	0										2.190
NTEGRATED COMPUTER SYSTEMS	В	2	/				i						
YST	С	0	2										OD - OC
R S	D	2	4									·	OD - OC 2.524 OB - OA 3.089
JTE	E	2	5	<u> </u>									
MPL	F	0	2		<u> </u>	-						*	OB -OA
S	8 35 0	8	9		•								3.089
ED.	1	3	0		<u> </u>	_							
RAT	2	<u> </u>											
EGI	. 3	<u> </u>			<u> </u>					<u> </u>	,		
N	4	<u> </u>								_			
	5	<u> </u>	<u> </u>		<u> </u>		<u> </u>						
	6	<u> </u>			$\vdash \vdash$		<u> </u>	$\vdash \downarrow$					
	7	<u> </u>	<u> </u>		<u> </u>		ļ	$\perp \downarrow$		_			
	8				$oxed{oxed}$								Figure 5-38e

	A D D	R	co	DE	REP	ET.	ITI	ON	S A	ND	SL	OPI	೬ಶ	(C	שונט	Indea,
1	-8	-0-			•											
Ì		-1 -	İ			j					i					
ĺ	835	2	0	1							j					09
. أ		3	0	3							i					09 3.5 ⁻ 73
SHEET		4	3		<u>, </u>						1					
HS.		5		1												08 4.065
NG		6	6											-		4 1/5
CODING		7	4			1					1					7.000
ၓ	•	8	0	[4]							[07
	*	9		7												07 4.697
		A	1/	6	<u> </u>										<u> </u>	7.677
		В	^ /	0		<u> </u>									.	A P
		C	10	1	<u>i</u>							,				08 5.537
≥		D.	3		<u>i</u>	i 				 						0,331
TE			5				. 1								- 1	
Sγs		E	0													07 6.700
Ŋ	0.4	F	0	0												6.700
MICROCOMPUTER TRAINING SYSTEM	8 36	0	6	7	<u> </u>											
.RA	i		F													06 125.974
R		2		0						į						06 125.974° upper limit for thermistor
J		3	0	0												thermiator
MP		4	<u> </u>													
000	•	5														·
SRC	1	6	<u> </u>													
Ξ		7	<u> </u>		<u> </u>											
	1	8	<u> </u>													
		9														
S		Α	<u> </u>													·
E		В	<u> </u>													
YST		C .	<u> </u>	<u> </u>	<u> </u>											·
S.	1	D		!						·						
Ę		E														
AP.		F	}													
SO	8	0						i								
ED		1														
ĭAT		2								.						·
3. 1.0.F		3														
NTEGRATED COMPUTER SYSTEMS		4	ĺ													
_		5	İ	i					İ							
		6	İ	İ					Ì							
		7	<u>i</u>	İ					<u>. </u>	İ						
		8	i	i	i	İ	-		İ	į		ĺ				Figure 5-38f
														ــــــا		

5.6.6 Thermometer Program

EXERCISE

Develop a program to read the thermistor voltage and convert the measurement to decimal degrees by table lookup with interpolation.

In many systems it is more appropriate to take measurements at regular intervals than as rapidly as possible. This is particularly true with temperatures which typically change slowly and where rate of change may be of interest. In this program a timed interrupt will decrement a time counter and at one second intervals, it will increment a seconds counter. At each interrupt (20 milliseconds) it will reset the A/D converter and enable the A/D interrupt. Thus, a measurement of temperature will be made every 20 milliseconds, and a timer will be available to the main program.

RST 6 services the A/D interrupt. It will read the input from port 1B and call FILTR, the subroutine of Section 5.5.2, to obtain a filtered value for the input voltage. Since a measurement is wanted at 20 millisecond intervals, RST 6 service disables the A/D interrupt.

The main program loop compares the interval counter with an interval obtained by keyboard input. When the count has reached the desired interval, it restarts the counter, loads the current estimate of voltage and calls TEMP (the subroutine of Section 5.6.5.2) to display the temperature. It also tests the keyboard and calls ENTBY if a key is pressed to enter a new interval.

The subroutine developed in Section 5.3.5 will convert the measured voltage to temperature by table lookup and interpolation. Both temperature and voltage are displayed. The low byte of temperature is not significant, since the absolute accuracy is not better than half a degree. The display function should be modified to display only the two higher bytes. Rounding of the three byte result is easily achieved by making the initial value -23.651 instead of -23.701 (976.349 in hundreds complement).

Memory assignment for the program are:

8200 - 8227 Main - Initialize

8228 - 8257 Interrupt Service

8258 - 826F Main Loop

8270 - 82AF Subroutine FILTR

82BO - 82FF Subroutine TEMP

8300 One second counter

8301 Seconds counter

8302 n for FILTR

8303-4 2ⁿE; for FILTR


8305 E,

8310 - 836F Table for TEMP

Note that 8300 - 8305 must be initialized at program loading, along with the table for TEMP, even though they contain variables. A solution is shown in Figures 5-39 and 5-40.

MAIN - INITIALIZE

Program Ports - Port lB In
Program Timer 0 and load
for 20 millisecond interrupt
Program Timer 2 and load
for : 16 for A/D clock
Set Port 1C0 for automatic A/D
RST5 to enable interrupt
Set CY and jump into main
loop at CC ENTBY



Thermometer - Main

Figure 5-39a

MINIMOG 20 ----

RST 5 Interrupt Service

Save registers

Call service subroutine (8246)

Jump to exit (8240

RST 6 Interrupt Service

Save registers

Read A/D input (voltage)

Address data memory for FILTR

Call FILTR to calculate and store new voltage estimate (A) ← 06 to disable A/D

Exit (locate at 8240)

CNT 2 ← (A) to clear interrupt

Restore registers, EI, RET

TIMER O Service Subroutine

CNT 2 ← 07 Enable A/D
(A) ← 01 To enable Timer 0

NOP, NOP For patch

Address and decrement one second counter

Zero #10 RETURN

Reload one second counter

Address and increment counter for seconds

RETURN

Thermometer - Interrupt Service
Figure 5-39b

8 200 3 E MV I A, 82 Hrsgan Forts 1 82	A/D
1 82 Hot 18 Ja Jan 2 D3 NUT CNT / Part 18 Ja Jan 3 07 H	A/s
3 07 9 2	
3 07 M V I A 9 2 S 9 2 M V I A 2 4 S 1	
3 E M V I A 9 2	
6 D3 OUT CNT2 8 3 E MVI A, 24 Hoonan Jemes C 9 24 V VI ACT Phode 2 B 17 Binary. C 3 E MVI A 94 Hoonan Jemes C	
6 D3 OUT CNT2 8 3 E MVI A, 24 Program Timer of Timer of Timer of Thode 2 B 17 Binoary. C 3 E MVI A, 94 Program Times of Times of Thomas Times	
8 3 E MV I A 24 Program Timer of Single Program Single of Single o	
8 3 E MV I A 24 Program Timer of Single Program Single of Single o	
9 24 High high A D3 OUT TIMCT Phode 2 B 17 Binary. C 3 E MVI A 94 Proman Junes of	<u></u>
B 17 Bencary, C 3 E MVI A 94 Froman Jenes of	
B 17 Bencary, C 3 E MVI A 94 Froman Jenes of	
C 3 E MVI A 94 Froman Jimes of	
- January Come	2
D 94	1
E D3 DUT TIMCT Mode 2	
8 2 / 0 3 E MVI A, AO Load Timer O 1 AO Load Timer O 4 1 AO Load Timer O	
1 AD for 20 millisec	-1
	one
3 /4 1 1 1 1 1 1 1 1 1	
4 3E MVI A, 20 Load Jimes 2	
5 20 son 16 u sexon	1.
6 D3 OUT TIM2 clock to JA	
5 7 /6 STATE OF STATE	
8 3E MVI A 01 Set Port 1COL	· · · /)
1 July 1	ign.
A D3 DUT CUTU DADA	
B 07 Enable Limer O ST D 37 STC E C 3 JMP 8 26 A Jump to CC ENT F 6A Lin main loop 8 22 0 82 to accept time	
C EF RST5 Enable Lines O	
STC STC	
E C3 JMP 826A Jump to CC ENT	RY
E F 6A La main loop	01
E C3 JMP 826A Jump to CC ENT F 6A I I I I I I I I I I I I I I I I I I	
2	
1 interval	
5	
6	
7	
8 Figure 5-40a	

• • •

	A D D	R	CO	DE												
	8	0														
ĺ		1														
- [_	2														
	-	3														
EET	_	4														1
SHE		5														
CODING		6														
8		7														
	822	8	F	5		P	$\overline{\mathcal{U}}$	S	$\overline{\mathcal{H}}$		P	S	W)			RST5-LinerO
j	0 4 51	9	E	5		P		5	H		Н					7,07
į		A	0	ע		0	A		7			2	4	6		Service Timer O
		В	4	6	_		<i></i>	_		_	<u>0</u>	<u> </u>	_	<u>~</u>		serves serves
Ì		C	8	2												<u> </u>
Σ		D	1	3		~	M	D		E	v	T	7			Exit
SYSTEM		E	11	8			17/	<u> </u>		<u></u>	Χ.					
		F	8	2		} <u>'</u>										·
S	. 17		کل سر ا	 			/1		11				(,)			1057/ 105
TRAINING	8 23	1	<u>مرا</u>	5		7		5	11			S	w			RSTG - A/D
L		2	E	5		P		3	/+	P	\mathcal{H}	Λ	_	,	0	
			<u>D</u>	B	r	1	N				0	R	τ	/		Read voltage
5		3	0	3		,	 	 		,,		0				
M		4	2	/	} I	۲	Х	1		\mathcal{H}	,	8	3	0	رن	Data address
	1	5	10	2												An) FILTR
MICROCOMPUTER		6	8	3				_	,			_		_		
Σ		7	C	$ \mathcal{D} $		C	A	L	L		F	ュ	<u>L</u>	<u> I</u>	R	
		8	7	0												store new
	· · · · ·	9	8	2			L.,			_						voltage estimate
S			3			M	V	エ		A	<i>,</i>	0	6			To disable
SYSTEMS		В	0	6												To disable A/D interpet
YST		С	C	3		3	M	P		E	X	I	7			,
RS		D	4	0		<u> </u>										
COMPUTER		E	8	2												
MPL		F	0	0												
Ö	8	0				<u> </u>										
		1														
₹AT		2														
<u> </u>		3														
NTEGRATED		4														
_		5														
j		6														
Ì		7														
		8	1		İ	İ										Figure 5-40b
1				'											-	5-131

	ÁDD	R	cc	IN	[ERRU]	PΤ	SE	RVI	CE	~	EX]	T;	T	ME	R	0
	824	0	7	3		0	U	F		C	$\overline{\mathcal{N}}$	T	2	T -		EXIT
		1	0	F			_	<u> </u>			/-	_			_	
		2	E	/		P	0	P		H					 	
_		3	E	7		P	0	P		P		W	_	-	-	
SHEET		4	É	B		E	Ī	 		 	_				-	
		5	0	9		R	E	7							-	
po i ng	824	[′] 6	3	E		M	V	, Т		A		1	7			TIMER O SERVICE
Ö		7	0	7			-	=		<u> </u>	+	$\boldsymbol{\nu}$	_	-	-	TIMEN O SERVICE
		8	じつ	3		0	1)	$\overline{\tau}$		C	$\overline{\nu}$	$\overline{\mathcal{T}}$	2	-	_	Reset and enable
İ		9	10	F			1/	,		_	//-	<u> </u>	5	_		AD comparator
İ		Α	3	E		M	V	I		A		0	1			To ruenable
		В	0	1		 `	<u> </u>	*			ナー	Ų	<i>I</i>			4 .
		C	0	0		N	0	P						-	-	Gener O interrupt
Ε̈́		D	0	0		N	0	$\overline{ ho}$			-		_	-		Room for patch
SYSTEM		E	2	1		1/0	X	Ţ		\mathcal{H}		8	3	1	2	address and
- 1	·	F	0	0						,,	<i>;</i>	U				
Ž	8 25	0	8	3										-		second counter
TRAINING		1	ئى	5		\supset	2	\overline{R}		M		_	\neg			second counter
		2	0	0		R	-	Z		,						
빌		3	3	6		M	ν	Ī		Μ		3	2			Reload one second
<u></u>		4	3	a		-	<u> </u>	_		<u>- </u>	*		-			Alebace one sicon a
MICROCOMPUTER		5	2	3		Ζ	N	Х		Н						addressand
Š.		6		4		I	N	R		M	Ì					increment seconds
		7	C	9		P	E	7								
Ī		8									j					
Ī		9									j					
,,		Α								Ì						
EM		В			, -				·					_		
SYSTEMS		С		j							İ		j			,
		D						İ			į		Ì			
빌		E									Ì		Ī			
COMPUTER		F,						_			j	j				
8	8	0									ŀ					
밃		1							Ì							
¥		2														
NTEGRAT		3														
힏		4														
_		5							Ī		_					· ·
l		6			_									_		
		7		_												
1	_139	8 .														Figure 5-40e

	A D D	R	со	DE	7	CHE	RMO	OME	TEI	R –	M	AIN	L	OOP)	
	8	0 /	1									_				
		1 /	İ	İ		İ				Ì						
		7	İ			İ										
	<u> </u>	/ ₃	i													
SHEET		4	İ			<u> </u>										
SH		5				<u> </u>				 						
S	7	6	i			 	<u> </u>									
CODING		7	i -			<u> </u> 	<u> </u> 									
Ö	825	8	17	1		,	X	7		D		0	3	0	<i>-</i>	011
	7 2 3	9	1/	1		_	X	1		<i>D</i>	,	8	9	0	 	adares secondo
		A	7	3						<u> </u>						Counter
		В	1/	_		1	<u> </u>	Δ	X		D					
	 -	C	9	H		S	D U	<u>B</u>	_	 	<u>+</u>		_	<u> </u>		(A) Laconda Count
Σ			7	Δ		5	6	<u> </u>	-	8	-	_	7	_		Compare interval
SYSTEM	 -	<u> </u>	·	7		<u> </u>	٢	—		8	<u>2</u>	6	_	—		A Countilean
	<u> </u>	F	6	2			 			_				_		than interval go test keyboard Restart seconda count
N N S	8 26	0	8	2		S	_	_	<u></u>	_	って			<u> </u> —		to test key ward
Z	~ ~ 0	1	2	2		<u>ر</u>	D	AA	X	Ş	<u> A 35</u>	_	5	-		Kestart secondo count
TRAI	<u> </u>	2	3	17 <u> </u>		<u> </u>	σ	7		1 8	2	0	\cup	 		(A) - filtered
	<u> </u>		0	3		<u> </u>	_	_						_		input voltage atored by FILTR
MICROCOMPUTER	<u> </u>	3	18	\frac{1}{2}		<u>ا</u>	9	,	,		_	_				stored by FILTR
MP		4	0			C	P	L	L	l .	\mathcal{T}	E	Μ	<u> P</u>		Convert to
ö		6	B	0												temperature and
CR	0 0 /		8	2			_	_	•				_			disclay
≥	826		[<u>(</u> ー	$ \mathcal{D} $		C	A	L	L		3	C	A	N		Lest Leyboard
		8	5	7												
	0.4		0	2		_	_		_	_	_	=	_		_	Spressed Cocept time interest (one byte, seconda) Har temperature update
SI	826		2	C		\mathcal{L}	<u>C</u>			E	<u>N</u>	7	\mathcal{B}	Y	<u>.</u>	accept teme interval
SYSTEMS		В	3	6			<u> </u>									(one byte, seconda)
.XS	<u> </u>	С	0	3		-					_					Na) temperature
		D	<u> C </u>	B		2	M	ρ		8	2	5	8			update
COMPUTER		E		8												
ΜĀ		F .	8	2				_			_	\dashv				
	8	0														
딢		1				\mathbb{R}	Ε	٥	O	エ	R	E	<u>S</u>		3	UBROTINES
RA		2					F	I	L	T	R	_	<u>A</u>	T		8270 - 82AF
NTEGRATED		3					\mathcal{T}	E	Μ	P			A	\mathcal{T}		82BD-82FF
N		4				I	N	I	7	エ	A	L		D	A	TA 8300-8305
		5				下	E	Μ	P		\mathcal{T}	A	\mathcal{B}	L	E	2310-836F
		6														
		7														
		8						\Box								Figure 5-40d

CITE	ROUTINE	FILTR
500	TOUTTINE	LITIL

	A D D R	CO	DF			SUE	BRO	UTI	NE	FI	LT	R			
	8 270	10	5		$\overline{\mathcal{D}}$	1)	$\overline{\varsigma}$	$\overline{\mu}$		V		_			Save (DE)
Ì	1	7	5	<u> </u>	$\overline{\mathcal{P}}$	<u>)</u>	2	<u>#</u> #		D B	-	—	_		Save (BC)
1	2	4	6		M	<u>ر</u>	<u>/</u> /	<u> </u>	$\overline{\mathcal{B}}$	_	M	_			(B)←n
. i	3	4	0	<u> </u>	v	א	1/		اح	,	\mathcal{B}				(C)←n
SHEET	4	2	3		7	N	X		Н	,					address 2n E:-1
핆	5	<u>F</u>	5	 	I P	<u> </u>	2 12	 		H					Lave address
띩	6	5	F		, М	0	ار	, .	E	_	Μ				Save address
CODING	7	2	<u>E</u> 3		Ľ	N	$\frac{1}{2}$		E H)	1.1				Y(DE) - 2nEi-1
ان	8	5	6		м	<u>ν</u>	<u>/</u>		7		Μ				(DE) = & Ly-1
 	9	6			M	<u>υ</u>	<u>۷</u>		1	'					(HL)←2 ⁿ E;
ļ	A	6			M	0	V		14	;	E				
į	827B	2		-	_	A	_		H	,	IJ			1	
ļ	<i>8 & 7 -</i> C	10	0	<u> </u>	7	<u> </u>	$\frac{1}{R}$		C						1
اٰ≅	D	10	2	<u> </u>	<u>ν</u>	<u> </u>	7		0	2	~	\mathcal{B}			1(HL) 4-2 din Ei-1
SYSTEM	E	7		<u> </u>	J	IV	<u></u>		Ó	Ø	/	$\boldsymbol{\omega}$			
	F	0	2	<u> </u>											
TRAINING	8 28 0	<u>18</u> 4/	F	<u> </u>	Μ	0	\/		0		A				(C) ← Vi
킭	1	7	<i>/</i>		M		<i>v</i>			;					
	2	1/	3		S	_	$\frac{v}{B}$			<i>;</i>	L				(mr) (m) (m-)
ER		19 1,-		1	7	<u> </u>			E		\sim				(DE) (HL) - (DE) \ = 2^m (2^m - 1) E 1
틹	3 4	5	F		1 1	<u>0</u>	<i>V</i>		E	,	A H				
MICROCOMPUTER	4 5	1/	0		M	<u>0</u>	ν Ω		A	,	Н				
ö	6	19 1 –	A	<u> </u> 	$\frac{}{}$	<u>B</u>	<u>B</u>		D		\wedge				
띩	7	5	7	<u> </u>	M	<u>()</u>	ν 		D	1	4				<u>/</u>
≥ļ		16	9	 	Μ	0	<u>></u> t		L)	٠ ار	_			
ļ	8	2	0	<u> </u>	Μ	ν	エ		μ	,	\mathcal{O}	0			}(HL)←Vi
1	9	0	_	<u> </u>	_	_	_	,		C		_	_	Λ/	
ε	A	10	$\overline{\mathcal{D}}$		<u>C</u>	A	<u>L</u>	<u>_</u>		<u>S</u>	<u>#</u>	F	<u>/</u> _	N	Divide by 2m (DE) = (2ml) E:-1
STEMS	В	A	0												$(DE) \leftarrow (2^{-1}) E_{i-1}$
SYS	С	18	2			$\overline{\Delta}$, 1	/							
	D	<u> </u>	B	<u> </u>	<i>*</i>	<u>C</u>	77	G	1						
5	E	1/	9	i i	$\overline{\mathbb{D}}$	<u>A</u>	<u> </u>		\mathcal{D}						$\frac{\sum (DE) \leftarrow V_{i+1} + (2^{n} - 1)E_{i-1}}{\sum = 2^{n} E_{i}}$
NTEGRATED COMPUTER	F	E	B		\times	C	H	G							
잉	8 0	<u> </u>				د	0	ν	Т	Н	N	S	E	D	AT 8290
HEL	1	<u>!</u>		<u> </u> 		A /	-	_	2		1	^			
RA	'	<u>1</u>			E	<u>N</u>	1	E	<u>R</u>		(A)	=	n (filter constant)
TEG	3	+	-		<u>(</u>	<u>(</u>	<u>H</u>	<u>_</u>	+	싓	<u> </u>	_		=	n (filter constant)
Z	4	<u> </u>		<u> </u> 	(<u>/</u>	<i>H</i>	<u></u>	7	+	1	<u>\</u>		+	2-1
	5	<u> </u>		<u> </u> -	$\overline{\Box}$	<u>(</u>	<u>//</u>	1	片	/	<u>2</u>)		Ì	
	7	<u> </u>		<u> </u>	$\frac{R}{\ell}$	E	1	U	<i>R</i>	7	2	\		/	(1) - (1) - = :
		1		<u> </u>	((H	<u> </u>	را	+	3	ر		(A)=(H)= Ei
i	8	_L	<u> </u>					<u> </u>						L	<u>(し)= リル</u> Figure 5-40e
-	5-134													-	ragure a 406

r	A D D	R	.co							· 						
l	8 2 9	0	E	3		×	7	H	L							(HL) - address 2 "E;
	•	1	7	3		M	0	<		3		Ħ				
		2	2	3		工		X		H	,					Stone 2mFi
١, [3	7			M	<u>لا</u> 0	V		M	_	$\overline{\mathcal{D}}$				
SHEET		4	2	3		I	N	X		Н	í					address E:
S.		5		R		$\overline{\mathcal{D}}$	7	X		\mathcal{D}						John A soul it
COD ING		6	C	2		7	CA	<u>/-</u>	L		<u>ر</u>	$\overline{\mathcal{H}}$	F	$\overline{\tau}$	N	Lo round up only if
		7	A					ار	<u> </u>		<u>)</u>	<u>''</u>	<u></u>		//	grational Just 3 /2
ö		8	8	2												
i		9	7	17		М	0	V		Μ		A				<i>It</i>
¦		A	E	/		0	0	$\frac{\nu}{\rho}$		\mathcal{H}	1	7				Store E: (L) ← Vi
! [ابر		1/1	7	7				Λ				$(L) \leftarrow V_{L}$
ļ		В	6	7		M	0	V		\mathcal{B}	1	A			ļ I	$(H) \leftarrow F$
 		С	10	/		12	0	9		_	• •					Restore BCDE
SYSTEM		D	2				<u>0</u> E	<u> </u>		<u>D</u>						
SYS		E	C	9		R	E	7								Exist
اِو	_	F	0	0		N	0	φ				_				
TRAINING	8 2 A	0	4	8		M	0	V		CA	,	\mathcal{B}				SHFTN (C)←m
RAI		1	A	F		X	R	A		A					<u> </u>	Loop - clear carry
		2	7	A		М	0	V		A	,	\mathcal{D})
빌		3	/	F		R	A	R								Ilist (DE) right
MICROCOMPUTER		4	5	7		M	0	\		D	,	A				to divide by 2
S		5	7	B		M	0	>		A	_ `	Ш				
8		6	/	F		R	A	R			7					
		7	5	7		M	0	ν		E		A				j
_		8	0	\mathcal{D}		1	\mathcal{C}	R		E	,			İ		Page () Time ()
İ		9	C	A		2	N	Z		8	2	A	1		-	to divide by 2"
		A	A	7						<u> </u>	-					The second sugar
ΝS		В	8	a											<u> </u>	
STE		С	ען	0		R	N	C						<u> </u>	<u> </u>	C:+:115B=0
S		D	<u>/</u>	3		I	N	X		D				<u> </u> 	<u> </u>	Else round up (A) - less significant byte
E.B.		E	7	\mathcal{B}		M	0	$\overline{\nu}$		A		E		 		(A) Round up
뒭		F .	C	9		R	E	T		//	•	_		<u>!</u> 	<u> </u> 	$(H) = \{(x, y) \in A \mid x \neq y\}$
S	8	0	<u></u>	7	L	1	<u>L</u>	 								significant byle
Ö O	0	1												<u> </u> 	<u> </u> 	
INTEGRATED COMPUTER SYSTEMS			<u> </u>			<u> </u> 								<u> </u> 	<u> </u>	
Ϋ́		2				<u> </u>								<u> </u> 		
딜		3			<u> </u>	<u> </u> 						<u> </u> 	<u> </u> 	<u> </u> 		
z		4				<u> </u>		-	<u> </u>			<u> </u> 	<u> </u> 	<u> </u>		
ļ		5				<u> </u>					,	<u> </u>	<u> </u>	<u> </u>		
		6				<u> </u>		_		<u> </u>		<u> </u>	<u> </u>	<u> </u>		
		7										<u> </u>	<u> </u>			
	L	8					<u> </u>									Figure 5-40f

TEMPERATURE LOOKUP AND DISPLAY

		R	cc	DE									. —	101	'LА3	
	8 2 B	0 ,	\mathcal{L}	5		P	U	2	1+		\mathcal{H}					
		1	C	5	ĺ	\vec{P}	Ū	5	H		\mathcal{B}				_	
	j	2	7	5		P	V	<u>S</u>	H		P		/ <u>/</u>)	_		
i —		3	2	1		1/_	V	T		14	+-	8	<u>w</u> 3	/	0	
EET		4	/	0			^	广			,	0		 		
SHE		<u> </u>	/	3			1									
S		6	<u>1</u> 4	1/.		M	0	V		0		1/1			Н	
COD! NG		7	<u>ァ</u>	3		17 C	_	X		B	1	M				
Ö	i	В	<u>a</u> 5			14	\mathcal{N}	<u> </u>				4.1				Copy starting values
		<u> </u>	2	3		M	D N	V		EH	ŕ	Μ				Pinto B. E. B
	 	- 1		-		14	•	X		-						
		<u>i</u> (5	6		<u>M</u>	0	V		\mathcal{D}	/	Μ				/
	82B		2	3		14	N	X		7		_				Loop - address count
≤	C	——— <u>—</u>	4	E		M	0	<u> </u>		<u>C</u>	+	M				(C) - repetitions
Ţ			2	3		过	<i>\frac{\lambda}{\lambda}}</i>	Х		H			,			address slope
SYSTEM	82B E	+	-	5		P	<u>v</u>	S	$ \mathcal{H} $	_	$ \mathcal{P} $		W			Loop-save A/D
NING	F		7	E		M	<u>D</u>	V	$ \bot $	A		M				and low lite of
Z	8 2 C 0) [.	8	0		A	$\overline{\Omega}$	\mathcal{D}		\mathcal{B}	/					slope to low bote
TRA	1		2	7		$ \mathcal{D} $	A	A								of temperature
	2		4	7		M	0	V		$\mathcal{B}_{\mathbf{i}}$,	A)0 7
MI CROCOMP UTER	3	[.	2	3		エ	\mathcal{N}	X		H	′				Ī	address high luste
ا ا	4	Í	7	E		M	0	\overline{V}		A	_	M				od slage and add
Ö	5		8	$\mathcal{B} $		A	$\overline{\mathcal{D}}$	C		E	1					to second byte
8	6	4	2	7	' '	$\overline{\mathcal{J}}$	A	A								of temperature
<u>≅</u>	7	ĺ	5	F		M	0	V		E		A				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Ī	8	İ	2	BI		D	C	X		H	1				Ť	address low leste
i	9	Ì.	3	E		M			ľ	A		0	n		1) address sow line
أ.	Α			oi	i	,-,			i	′	<i>,</i>					011
EMS	В		8	A		A	カ	$\overline{}$	_+	7	-	-				Clas Carris Io
SYSTE	С		2	7]	7)	_	A	1				+			Add carry to (high byte of Temperature)
	. Д			7	ĺ	M	$\frac{1}{2}$	1/	-	D		A				lengeralure_
띰	E			$\frac{1}{1}$.	P	7)	P	- 1		5	,,	\dashv	-	十	
값	F		3	c		エ		R	ľ	A	<u>ا</u> (-	\dashv			(A) - A/D in just
COMPUTER	8 0		4	4		4	/	$\stackrel{\sim}{+}$	-+	<u>'</u> -			-+	-	<u> </u> -	marement enput
	1		+	\dashv		-	-	\dashv	-+			-	+		-	
ATE T	2	<u> </u>	+	1	- 1			-		\dashv	+	+				
NTEGRATED	3	_	+				\dashv			-	+	\dashv		-	+	
	4		+				-		1	1	\dashv			+		
۲	5		+	+			\dashv				+	1	<u> </u>			
Ļ	6		+	-		+	\dashv					<u> </u>	1	+		
L	7	_	\perp	+			+			_		 		+		<u> </u>
ļ		-	1			\dashv	+			1		1	1	+	\perp	<u> </u>
1	8			1			_							_	1	Figure 5-40g


,	A D D	R	co	DE					_							
	8 2 2	0	2	A		5	Z				8	2	<u>D</u>	\mathcal{B}		Exit when AD
		1	\mathcal{D}	\mathcal{B}												input is incremented
		2	8	2												to nero
-		3	0	D		\mathcal{D}	\mathcal{C}	R		\mathcal{C}						Decrement repetitions
TE E		4	\mathcal{C}	2		2	N	2			8	2	<u>B</u> _	E		Loop to add slope
3 SH	-	5	\mathcal{B}	E												untilall repetitions
N	<u> </u>	6	8	2												of this slope done
CODING		7	2	3		エ	\mathcal{N}	X		Н						add as high byte
		8	\mathcal{C}	3		J	M	P			8	2	\mathcal{B}	\mathcal{B}		Loop to address
		9	B	\mathcal{B}												nett alaxe
		Α	8	2												·
	820	В	E	\mathcal{B}	_	X	<u>C</u>	<u>#</u>	<u>6</u>							Exit and display
		С	C	D		C	A	L	۷		D	W	0	R	\mathcal{D}	Exit and display, Display temperature
STEM		D	\supset	1												
~		E	0	2												
IG S		F .	۴	/		ρ	0	ρ		P	S	B	1			·
$\frac{2}{2}$	8 2E	0	C	\mathcal{D}		C	A	L	L		\mathcal{D}	B	У	7	E	(c) = Wiltage
RAI		1	9	5												(c) - Woltage
R		2	0	2												
핃		3	E	\mathcal{B}	<u> </u>	X	<u>C</u>	<u>H</u>	<u>G</u>							(DE) - Lemperature
MICROCOMPU		4	2	ε		M	V	I		۷	÷	F	A			(DE) - Temperature address whole
CO		5	F	A												degrees
SRO		6	7	E		M	0	V		A 8		M				0
Σ		7	F	60		0	<u>R</u>	<u>T</u>		8	Ø					Insert decinal point
		8	8													,
		9	7	7			0	V		M	;	A				
S		Α	7	9		M	0	<u>v</u>		<u> </u>	/	<u>C</u>				(A) - Voltage
SYSTEMS		В	C	/		ρ	0	P		B						,
YS		С	E	/		P	0	ρ		1+						
		D	C	9		R	E	7								
UTE		E				1										
MP		F .				<u> </u>										
INTEGRATED COMPUTER	8	0			'	<u> </u>										
TED	<u> </u>	1														
ВA		2														
ΓEG	<u> </u>	3				<u> </u>										
Z	<u> </u>	4				<u> </u>					<u>.</u>					
	<u> </u>	5				<u> </u> 										
	<u> </u> 	6			<u> </u>	<u> </u>								_		1
	<u> </u>	7			1	<u> </u>							<u> </u>			
		8.	<u> </u>		<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u></u>	<u> </u>	<u></u>		Figure 5-40h 5-137

	A D D	R	CO	DE !	THERM	OME	TE	R -	P	REL	OAI	D V	AR.	IAE	LE	DATA
	* 30	0	_	2		Г					_			_		One) second consent
ĺ		1	0	0		j	-									Secondar and
		2	0	4	_	Ì										One second count Seconda count N for FILTR 2n Ei
. 1		3	0	0	1	<u> </u>								_) Jan E.
		4	0	0		i					.—					
SH		5	1	0		_	<u> </u>					_				Ei
S		6				i	_				_					
CODING SHEET		7	 		1											
ပ	·	8	† –	Н		_	-					<u> </u>				
		9	ì			Ì										
į		Α	İ			İ			ĺ				_	_		
i		В	İ			i										-
!		С	i													
Σ		D	 													
TRAINING SYSTEM		E	i													
SS		F	İ			i										
N	8 3 /	0	i			ラ	E	М	P	F	R	A	τ	1)	R	E TABLE E 5-38 d, e, f
AIN		1				ľ	5	F	<i> </i>		F	I	Ġ	U	R	F 5-38 d a 1
		2	İ	i		İ	J		_		-		<u> </u>	Ť		
MICROCOMPUTER		3	i			i									<u> </u>	
P		4	t			İ										
ΝO		5	İ											 -		
300		6	ļ	i		İ										
JIC.		7	İ	ĺ		i										·
_		8	i			İ									İ	
		9	i			İ									1	
		Α	İ			İ									İ	
SYSTEMS		В	İ			İ							İ	<u> </u>	İ	
STE		С	j 			i -										
		D	İ			İ								İ		
TER		E	ĺ			İ										
IPU.		F	Ì			<u> </u>		Ì				İ	İ			
Ö	3	0	Ī			İ	İ	İ					Ì	Ì		
0		1	į	İ		İ	İ	İ		_			İ	İ		
NTEGRATED COMPUTER		2	Ī			Ī										
GR		3	İ	İ	<u>. </u>	i	İ				İ	İ		ĺ		
NTE		4	İ	İ	<u> </u>	İ	İ	İ		İ	İ	İ		İ		
_		5	İ			Ī										
		6														
		7	1													
		8	Ì													Figure 5-40i

5.6.7 Data Logging

OPTIONAL EXERCISE

Modify the thermometer program to make a data logger. This will record in memory a series of measurements for later review. It will also provide for subsequently reviewing the data. The design of subroutines FILTR and TEMP makes the revision very simple. Before CALL TEMP in the main loop, increment a data address and copy the filtered voltage to that location. Figure 5-41 shows the data logging program. To fit the program into the same space, we abandon the keyboard test while running, and simply call ENTBY once as part of initialization to obtain an interval. Register pair BC is available for the data logging address. Note the virtue of having subroutines save registers.



Logging Thermometer - Main
Figure 5-41


After CALL ENTBY in the initialization module, we will test the command for any of three keys:

RUN Start data logging, at intervals given (in seconds)


NEXT Review the stored data, showing the temperature at each point in succession when NEXT is pressed

Replay the stored data as an output to the D/A converter, using the time interval entered with the command.


NEXT and STEP jump to the modules shown in Figures 5-42 and 5-43. Replay is interesting because it allows several hours of data to be displayed on a scope or voltmeter in a much shorter time. For instance, if the interval entered for data logging was 3C (decimal 60), the recording interval is one minute, allowing four hours of data to be recorded. Then a replay of the logged data with an interval of 01 will play the data back in four minutes. Greater speedup can be obtained by altering the program constants used for loading timer 0 and the "one second" counter. The table of Figure 5-44 shows the constants needed for various recording and playback intervals, and Figure 5-45 presents a program solution.



Display Subroutine



Logging Thermometer - Review Data
Figure 5-42



Logging Thermometer - Replay
Figure 5-43

Timer 0 Preload (high byte)	Interrupt Time	"One Second" Preload	Interval Count Time	Interval Entered	Recording Time	Max Run Time (approx)
08	1 ms	01	1 ms	01	1 ms	.25 sec
A0	20 ms	32	1 sec	01	l sec	4 min
ł				0A	10 sec	40 min
i				1E	30 sec	12 hrs
1				3C	1 min	4 hrs
				78	2 min	8 hrs
F0	20 ms	C8	6 sec	0A	1 min	4 hrs
1	,			3C	6 min	24 hrs
	}			64	10 min	40 hrs
				96	15 min	64 hrs
F0	30 ms	F0	7.2 sec	FA	30 min	5 days

Logging Thermometer - Timing Constants
Figure 5-44

_	A D D R	co	PE_	LOGGII	NG	T	HE	RMO	ME I	ER	_	IN	IT:	IAL	IZE
	8 20^{-0}	3	E	 /	4	V	I		A		8	2			Prosian 8255 #1
	1	8	Q							′					Fort 1B Ja
	2	2	3	1 10	7	U	ナ		C	N	ナ	1			
μŪ	3	0	7												į
ijĹ	4	3	Ш	1	4	V	I		A		9	2			Program 8255 #2
둜	5	19	V							1					.0
SODING	6	0	ß	1	\int	U	T		C	N	1	2			
ĕL	7	0	Ų												
Ľ	8	3	L	 	1	V	I		A	,	2	4			Program Times O
L	9	2	4							•					This bute
	Α	0	3)	U	T		7	\mathcal{I}	3	C	T		Mode I, Benary
	В	/	7												, ,
	С	3	E	/	4	·V	I		A		9	4			Proman Times 2
STEM -	D .	9	4							, 					
SYST	E	2	3	1	7	U	T		T	\mathcal{I}	M	C	T		Node 2. Binary
	F	/	7												
RAINING	3 2 / 0	3	E	١١	1	V.	İ		A		A	0			Load Times O
<u></u> [1	A	0							′					Low 20 millisecond
ĒL	2	12	3)	U	7		$ \mathcal{T} $	I	M	0			interrupt
ш	3	1/	4												1
MICROCOMPUT	4	3	E		1	V	I		A	·	2	0			Lond Line 2
ΞL	5	2	0							,					Sor 16 warcond
웠	6	D	3		2	U	<u>T</u>		I	I	M	2			clock to A/D
ĭL	7		6												
Ļ	8	<u> 3</u>	E	\ \\	1	V	I		A		0	1			Let Port 100
L	9	0	/												In automatic A/D
يل	Α	D	3			V	7		\mathcal{C}	N	$ \mathcal{T} $	/			0
SYSTEMS	В	0	7												
ΣĹ	С		\mathcal{D}		ן י	A	L	L		E	N	\mathcal{T}	\mathcal{B}	Y	
	D	-	6												(L) - Interval
٣Ļ	E	0	3								l:				(A) - Command
	F	F	<u> </u>	. [<u>'</u>	P	\mathcal{I}		R	U	\mathcal{N}				
	220	1/	4												
NTEGRATED	-1	C	2	3	/ ۲	M	Z		8	/	0	0			Comp to review Vid not RUN
Į.	2	0	0												I'd not RUN
ַם בי	3	8	/		\perp										0
ΞĹ	4	E	F	A	2].	2	7	5							
Ļ	5	C	3		5 1	M	Р		8	2	5	8			
Ļ	6	5	8		\downarrow										
Ļ	7	8	2	1	\perp			·							
	8														Figure 5-45a

LOGGING THERMOMETER - RUN LOOP

	A D D	R	co		OGGIN								11/1			
	8	0														
		1														
		2														
. [3						i								
EET		4						İ								
FS		5														
S		6			. !			<u> </u>								
COD ING								-					!			
8	0 0	7					.,	<u> </u>		0		<u></u>				/
	825	8	0				Х	<u></u>		B	_	8	0	\mathcal{O}	<u>0</u>	Initial data
j		9	0	0												strage) o dinesa
		Α	8	ρ												
	825	<u>B</u>	/			L	Х	エ		\mathcal{D}	,	8	3	0	/	allress seconds
		С	0	/												
		D	8	3												
SYSTEM	825	É	/	A		L	\mathcal{D}	A	X		\mathcal{D}					(A) - peronda
S	l -	F	9	5		S	$ \mathcal{U} $	\mathcal{B}		7						Subtract interval
RAINING	8 26	0	D	A		7				8	2	5	E			Loop until
A		1	5	E												secondo = interior
-		2.	8	Q												
ER		3	/	2		5	-	A	X		D					Rostant agranda
PU		4	3	A		7	D	H	, ,	8	ج	0	5			
M ICROCOMPUTER		5	<u> </u>	سر		_				0	_					(A) filtered
200		6	8	3												Morrison
S		7		2		S	-	A	X		\mathcal{B}					tter a militar a
2		8	0	0		7	4/	R	^	C						Store viltage Neut: address
ļ		9	0	7		1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		,		-	_	M	3	l	Mente atiticas
	1		0	\mathcal{L}		(_	A	<u></u>			/	L	¥	Г		Desplay Nortage
٧S			B	0			<u> </u>								 	Display voltage and Temperature
SYSTEMS		В		2						0						·
ΥS		С	C	3	<u> </u>	2	M	P		X	2	5	\mathcal{B}			Long
<u>ج</u>		D	5	\mathcal{B}	<u> </u>		_									
벌		E	8	a												
MPL		F	<u> </u>													
S	3	0	<u> </u>			R	E	Ø	V	I			5		2	UBROUTINES
ED		1					F	L	L	7	R		8	2	7	0-82AF
ΙΑΤ		2	1				T	E	M	P			8	2	B	0-82FF
EG.R		3				I	N	Į	7	I		L		D	A	TA 8300-8305
NTEGRATED COMPUTER		4	Ī		Ī	7	_	M	_		T	A	B	<u>L</u>	E	8310-
_		5	İ													
		6	ĺ		1											
		7	ĺ			İ						-				
		8	i		İ	İ					· ·					Figure 5-45b
	L		ــــ		L	Щ-	<u>'</u>		Ь.		Ь	I		<u> </u>		'

TEMPERATURE REVIEW WITH NXT KEY

	A D	D R	cc	DE	TEMPE	RA'	TUF	RE]	REV	IEV	₹ W	ΙΤΙ	ı N	ТX	KE	CY
	8 /	0	TĒ	1 2		ΙX	7	14	G	Τ	T			T	1	(E) - victorial interring
		1	2	: -	İ	IL	. X		<u> </u>	H	. 	8	0	0	D	
		2	0	0			1	1=	-	 	1	<u>"</u>			<u> -</u>	
_	.i	3	8	0	i	İ								i -		
EET	ıl.	4	ΙĎ	A		j	C			19	/	2	0			110 10 10 150
SH		5	2	0		1	Ť				ľ			İ		y com sand STEP
NG		6	8	1		\vdash	_		ļ —		-	-		-		T , 1 0
000	81	01	IC	D		ic	A	L	L		8	7	/	0		Display to aperution
Ū		8	17	0			_			-			_			and address
		9	18	/												The desirence of the second
	ļ	Α	C	1		C	A	L	L		G	E	T	K	У	whit for kay
		В	3	D			_					_				7
_		C	0	2												
SYSTEM		D	C	3		J	M	P	V	8	/	0	7			Los
YST		E	0	7						_						
		F	18	/												
Z	8 //	0		5		P	1)	S	14		D					Display subroutine
TRAIN NG		1	7	E		M	0	V		A		M				(A) L voltage
œ		2	C	\mathcal{D}		C	A	7	1		7	E	Μ	P		Display temperature
JTE		3	B	0			1									
MP		4	18	2												
CROCOMPUT		5	17			M	0	V		A		L				Display address
CRC		6	C.	DĮ		0	A	٤.	2		D	B	УΙ	7	E	0,
Σ		7	9	<u>51</u>			1						'	:		1
		8	-12-1	2									-			
		9 .	2	<u>C </u>		エ	$ \mathcal{V} $			L						Next address
ε		Α		4	!	P	- 1	P		D						
		В	10	9		R	E	7								
SYSTEMS		C	H	_												
ER		D	H	4				:								
ED COMPUTER		E F	\vdash	4			_				_	_			_	:
JMC	8		-	+	-		_	_	1	1	-	1	1			
ŭ	U	0	\vdash	\dashv			1							-	-	
		2	-	-		_	-		:		1	.	-	-	-	
(C)		3	\vdash	+			_	-	1	-	1	1	1	-	1	
NTEGRAT				\dashv				_		-	_	- 1	-	l		1
Z		5		\dashv			1	1	-		1	-	-	-		
ļ		6	H	+			_			1		1	1			4
+		7		+		1				ľ	- 1	- [-	-		·
ł		8		\dashv			_	1		1	1	1	1	1		
1		J	[1												Figure 5-45c 5-147

TEMPERATURE REPLAY


	A D D	R	_	DE						· -					-	
	8/2	0	13	E		M	1	$ \mathcal{I} $		<i> H</i>		8	0			Program Port 1B Dut
		1	18	0		<u> </u> _	L				_			_	\perp	for DIA conversion
		2	<u> </u>	3		0	<u> U</u>	T		C	N	T	/			/ '
<u> </u>		3	0	7												
SHEET		4	E	F		<u> R</u>	5	T	رمي							Enable Times O
S S		5	A				R	A		A					1	interrupt
COD! NG	·	6	3	2		<u> S</u>	T	A		8	3	0	0			Clear one second
0		7	0	0											-	rounter
		8	8	•			_					_				
	812		3	2		<u>S</u>	T	A		8	3	0	/			Clear secondo
		Α	10	/			<u> </u>								_	counter
		В	8	3			_									
5		С	17	E		1	1	V		A	,	M				(A) ← voltage
		D	2	; 	,	0	$ \mathcal{U} $	7		ρ	0	R	$\underline{\mathcal{T}}$	1	B	Output to
SYSTEM		E	0	5												DH converter
		F	C	2		<u>C</u>	A	4	4		8	<u>/</u>	/	0	_	Display temperature
	8 / 3	0	/	0			_		_	_		_				Display temperature and address and
TRAINING	0,0	1	8			-	_	_					_			increment address
٠ .	813		3	E		Μ	ν	I	_	A	,	0	6			Disable A/D
띩		3	0	6				1							<u> </u>	interrest
MICROCOMPUTER		4	D	3		0	U	\mathcal{T}	_	\mathcal{C}	Ν	T	a			,
윉		5	0	F					_							
χļ		6	3	A		L	\mathbb{D}	<u> </u>		8	3	0	/			
ΞĮ		7	0	/			'	_	_							
ļ		8	8	3		0			- 1	_	_					
ļ		9	j	<u>8 </u>			_	$\mathcal{B} $		E	_					
S!		Α		$\frac{A }{a }$		<u>J</u>	C			8	/	3	2			
SYSTEMS		В	3	2			_	- 1	_	-				_		
SYS		C D	8	<u>/ </u>	<u> </u>	_	24		_			_	0	_		
				<u>3 </u>	!	<u>ی</u>	M	<u>ا حا</u>	1	8	4	2	9	<u> </u>		
COMPUTER		F .		9	<u> </u>			<u> </u>				_		_		
	3	0	8	\leftarrow		-		-	\rightarrow	-		\dashv				
	0	1	<u> </u>	<u>. </u>	l			<u> </u>	-	1	_	<u> </u>		-	{	
밁		2	<u> </u>	+		- 1	<u> </u>	_	-	-	<u> </u> 	1		-	<u> </u>	
SP.		3		\dashv			_	<u> </u>	·	_	<u> </u>	- 1	-			
NTEGRATED		4		<u> </u> 					1	-	<u> </u>	1		\dashv		
Ξļ	<u>_</u>	5			<u> </u>		 	1	<u>'</u>		-	1		\dashv		
ļ	 :	6		+			-				-	_ <u> </u> 		\dashv		
I		7		+	I	 	{ 			<u> </u> 		-	-	\dashv	-	
ļ		8		+		1	.	1	1	1	<u> </u>	<u> </u>	<u> </u> 	\dashv		Figure 5-45d
Ī	-148															,320 0

5.6.8 Thermistor Self Heating

When a temperature measuring device is carrying current, as the thermistor does, it generates heat internally. If the thermal resistance between the sensor and its environment is very low, as it will be in a liquid, this means that the sensor affects the experiment. If the thermal resistance is high, as in still air, the measured temperature will be higher than the real temperature.

This effect is usually negligible. In the circuit we have been using, the maximum self heating is about 0.6 milliwatt, occuring near 25° C. Thus, the self heating would be less than 0.1 degree, not detectable with our A/D converter. For an experiment, the effect can be increased in two ways. Supply the thermistor from +12 volts with smaller series resistance to increase the heat generated, and bury the thermistor in a piece of styrofoam to decrease its dissipation. The connection of Figure 5-46 accomplishes this, and also allows switching the power to the thermistor on and off. We will show that the self heating error can be eliminated by applying power only during brief measurement intervals.

Since the circuit is changed, our previous calibration data are not valid for this experiment. Figure 5-46 shows a plot of voltage vs temperature for this connection, near room temperature. The input is in the neighborhood of one volt, so the ANALOG IN pot should be adjusted to no attenuation for maximum sensitivity.



for Self Heating Experiment
Figure 5-46

Note that with this connection, the slope is inverted from that of the normal connection, so the temperature conversion of the previous exercises must be modified. Interrupt service must be modified to set port 1AO high at RST 5 to enable the measurement. To detect self heating, leave port 1AO high, but to demonstrate its elimination, set port 1AO low at RST 6.

In the interrupt service routine given in Figure 5-40b and 5-40c room was left for two patches to control power to the thermistor. In the subroutine that services Timer 0, we had:

MVI A,01 To reenable Timer 0

NOP

NOP

Replace the NOP instructions with:

OUT PORT1A Turn on Thermistor Power

Now self heating should be measurable. To eliminate self heating we will turn thermistor power off after reading and processing the input. After the call to FILTR insert:

MVI A,00 Turn off thermistor power

OUT PORT 1A

MVI A,06 To disable A/D

ANALOG TO DIGITAL INPUT

Now power will be applied to the thermistor only while the A/D conversion is being performed. The MVI A,00 can be changed to MVI A,01 to again keep power on. The data log should demonstrate the difference. The revised program is shown in Figure 5-47. One instruction in TEMP is changed from INR A to DCR A, and a very short calibration table is entered.

	A D	D R	со	<u>PE</u>												
	8	0														
		1														
		2				Ī	j .									
		3	†			i 	<u> </u>									
	i	4	†			†	İ									
SHEE	<u> </u>	5	+			t	<u> </u>									·
S		6	<u> </u>			 	<u> </u> 									
CODING		7	<u> </u>			 	<u> </u>									1
\aleph	00		1		<u> </u>	10	1.1	_	11-		0		_	-		
	82		<i> </i>	5		10	<u>U</u>	S S	<i>}</i>		ρ	7	<u>w</u>			Timer O
1		9	E	5		10	U	<u>د</u>	<i>/</i> }		H	Ļ	.,			
		Α	<u> C</u>	D		<u> </u>	A	۷	<u>_</u>		8	2	4	6		Call for service
		В	14	6		Ļ										of Times O
_[С	18	2		<u> </u>										0
SYSTEM		D	10	3		2	M	ρ			8	2	4	0		Jump to exit
ΥS		E	4	0												with (A) = 01
		F	18	2												to enable Timer O
TRAINING	8 2	<i>3</i> °	F	5		P	U	ろら	/ + / +		P	S	W			AID CONVERTER
Ş		1	E	5		1P	\mathcal{U}	5	H		H					
		2	(C,	\mathcal{B}		II	N			ρ	0	R	T	/	B	Read A/Dinput
삠		3	0	3			<u> </u>									Teach 1170 stronger
₽Ì		4	2	7		ار	X	T		H		8	.3	2	2	Dota address
Šį		5	10	2		i		_		,,	,	U)			
Šį		6	18	3		i								i	<u> </u>	Son FILTR
MICROCOMPUTER		7	10	<u> </u>		1	A	٧	L		F	エ	/	7	R	Calculate and store
칻		8	7	0		۴		_	_		<u></u>	土	١		<u>'</u>	
ŀ		9	8	2		╁									_	new voltage estinate
l I		Α	1 -		*	M	.,	—		1		_				
ş		В	+-			1/-	<u></u>	픠		A	-, —	0				To stop heating
빵			0	3	*	<u> </u>		_					_		A	Of to leave heat on
SYSTEMS			ì .	- /	*	0	U	T		_	0	R		/	π	
		D	10	4	*			_		_		_				
COMPUTER		<u>E</u> .	3	E	*	M	<u>V</u>	<u>I</u>		<u> </u>		0	6			To disable and reset A/D
ğ		F	0	6	*	_										reset A/D
	8	0		_ ļ	• •											
NTEGRATED		1		_ļ	*	<u> </u>	14	A	Ŋ	G	E	D		F	R	OM 5-40b
		2														
		3														
킨		4								_]		Ī				
		5 .								<u></u>				İ	j	
		6								İ		İ		į	į	
Ĭ		7	ĺ	i					.	İ	i	i	-		Ì	
Ĭ		8		1					i						-	Figure 5-47a
L				1							1					5-153

	DDR	- 1	DE				,				<u> </u>		,	- A	
8	24 0		3		0	U	T		C	N	T	2			EXIT
L	11	0	F			_									
	2	E	/		P	0	P		H						
\vdash	3	F	1		P	0	P		$\overline{ P }$	S	W				
SHEET	4	F	${\cal B}$		ER	$\overline{\mathcal{I}}$									
	5	C	9		R	E	F								
Ž Z	8246	3	E		M	V	工		A	_	0	7			TIMER O SERVICE
CODING	7	0	7						<u> </u>	,				İ	TENTEN O BERVECE
Ī	8	D	3		0	V	T		C	N	\mathcal{T}	2		İ	Reset and enable
	9	0	F			_	_			<u></u>		_		_	A/D converter
	Α	3	E		İМ	V	エ		A		0	/			Page Comment
	В	0	1		İ		•			;	0				apply power to
	С	D	3	*	0	U	テ		P	0	R	T		A	enermistor
M M	D	0	4	*	j	Ť						_			·
SYSTEM	E	2	1	710		X	T		H		8	3	0	0	address and
	F	0	0				_		<u> </u>			_			decrement
Z 8	250	8	3				_							_	one second counter
RAINING 8	1	3	5		D	\overline{C}	\overline{R}	-	7	_					
⊢	2	C	8			N	Z		<u> </u>	_				_	Unless zero exit with (A) = 01
HE	3	3	6		M	$\frac{\dot{\nu}}{V}$	I		M		3	2			Reload one
Ē,	4	3	2				7			;				 	second Counter
MICROCOMPUTE	5	2	3		I	2	X		H	_					address and
8	6	3	4				R		M						increment seconds
<u> </u>	7	C	9		R	E	7		Ì						Exit with (A)=01
	8				Ť		_			_	_				to reenable Liner O
	9	İ													An real Comments
<u></u>	Α		İ	*	C	#	A	N	G	E	ألا		F	R	OM 5-40e
ΪĞ	В		Ī								j			·	
SYSTEMS	С		i												
	D							ĺ			İ				
	E		Ī					İ			j	j			
MPL	F		i		L İ						İ	·			
COMPUTER S	0										j	İ			
ED	1										İ				
	2]												
NTEGRAT	3										İ				
Z	4		i					İ	j		j	İ			
	5					i			i						
	6														
	7					i				Ì					
ĺ	8					.									Figure 5-47h

	A D D	R	JJT	ÆE.	RATUR	E I	AB:	LE	FO	R F	'IG	JRE	5	-	46	
	8 <i>3</i> /	0	0	8												Wasting temperations
		1	7	2												-2.792 as
		2	9	9												100's complement
_		3	0	0												Starting temperature 2-2.792 as 100's complement One slope for full voltage range 0,278 °C/20 mv
SHEET		4	7	8												voltage range
		5	0	2												0.278 °C/20 man
CODING		6	Г													7
9		7							٠.							
		8														
		9														
		Α														
	,	В														
		С														
MICROCOMPUTER TRAINING SYSTEM		D				C	H	A	N	G	E		I	N		TEMP VE
YSJ		E				F	0	R		$ \mathcal{P} $	0	S	I	T	I	VE
S	82C	F	3	\supset		D	C	R		A						
Z	8	0	<u> </u>			<u> </u>										
RAI		1				_										
R		2				<u> </u>										
빔		3				<u> </u>										
MPL		4				<u> </u>										
		5	<u> </u>			<u> </u>										
SRC		6	<u> </u>			<u> </u>										
Ξ		7														
		8	<u> </u>			<u> </u>										
		9				<u> </u>										
JS		Α				<u> </u>										
SYSTEMS		В														
.XS		С				•										
		D						1								
COMPUTER		<u>E</u>														
MP	_	F	<u> </u>			l l				<u> </u>						
	8	0	 													·
TEC		1														
RA		2														
NTEGRATED		3	<u> </u>													
Ż		4														
		5														
		7	<u> </u>													
																Fugure 5-47c
		8														rugure J-47C

5.6.9 Other Temperature Logging Experiments

The thermistor is encapsulated so that it can be used in water, making several interesting experiments possible. Plot temperature versus time as you bring a pot of water from room temperature to boiling. Determine the temperature difference from a very gentle boil to a full boil. Determine the effect of a lid on the pot.

There is an old wives' tale that hot water will freeze more rapidly than cold water. Test it.

5.6.10 Abbreviated Temperature Lookup

For most measurement and control purposes, the extensive temperature table used up to here is not necessary, since it gives a precision greater than the absolute accuracy of the thermistor. In the program of Figure 5-48, a much shorter table is provided, fitting in the memory space 82EC to 82FF. Each slope is used for 32 additions, so the repetition count is not needed. This table gives the same results within $\pm 0.1^{\circ}$ C over the range of 10° C to 40° C and $\pm 1.0^{\circ}$ C from 0° C to 90° C.

	A D D	R	СС	DE	AB	TMP	_	AI	BBR	EVI	AT.	ED	TE	MPI	ERA	TURE LOOKUP
	8 2 B	0	E	3		P	V	S	\mathcal{H}		H					Lave registers
		.1	C	5		P	V	S	<i>H</i>		$ \mathcal{B} $					
		2	F	5		P	<u>U</u>	S	H		P	S	W			And not to as
⊢		3	2	7		1	X	I	H	/4		<u>S</u>	2	E	D	address initial
SHEET		4	E	D	*						7	_				tem per setular
		5	8	2	*							_				temperature in
CODING		6	4	6		M	0	V		$\overline{\mathcal{B}}$	_	M				
200		7	2	3		工	N	X		14	,					Case starting
		8	5	E		M	0	ン		E	,	M				Copy starting value into B. E. D
		9	2	3		I	N	X		Н	•					
	•	Α	مي	6		M	0	V		\mathcal{D}	1	M				V
	82B	В	2	3		J	N	X		$ \mathcal{H} $,					Lase - address slave
_ {		C ,	0	E	*	M	V	I		0		2	0			Losp-address slope Set counter
		D .	2	0	*						,					
SYSTEM	82B	E	F	5	· :	P	נו	S	H		P	ځ	W			Long - Save A/D
		F	7	E		M	0	V	·	A		Μ				1
Ξl	8 2 C	0	8	0		A	\mathcal{D}	D		$\mathcal{B} $	′					
TRAINI NG		1	2	7		7)	A	A								
ER T		2	4	7		M	0	V		$ \mathcal{B} $,	A				
븨		3	2	3		\mathcal{I}	N	X		H						add slope to
MI CROCOMP UT		4	7	E		M	0	V		A		M				> temperature
잀		5	8	\mathcal{B}		A	\mathcal{D}	<u>C</u>		$ \mathcal{E} $	<u></u>					
욄		6	2	7		D	A	A								
₹	•	7	5	F		M	0	V		E	,	A				
L		В	2	$\mathcal{B} $		<u>(V.</u>	C	X		\mathcal{H}						
Ļ		9	3	E		M	ν .	I		A		0	0			
<u>S</u>		A	0	0							_					
COMPUTER SYSTEMS	l	3	8	A		A	\mathcal{D}	C		<u> </u>					}	
S	(3	2	7		D	A	A						·		
æ, r)	کا	7		M	0	V		D	,	θ)
팃	E		F	<u>/ </u>		P	_	ρ		P	2	W				(A)← AD input
ΒĮ	F		3	C		\mathcal{I}	Νĺ	R		A					<u> </u>	(A) - A/D input Increment input
	3 ([\downarrow								
잂	1	!					_								ļ	
ÆĹ	2	!			*	<u>C </u>	H	A	N	G	E_{i}			F	R	OM FIGURE 5-40g
NTEGRAT	3															
된	4	!		_												
Ļ	5			Ļ		_			_	_						
Ļ	6			[_		1		_								
Ļ	7							_								
	8			\perp		<u>.</u>						\bot				Figure 5-48a

	A D D	R	_ cc	DE		Al	3TM	P	(co	nt:	inu	ed)			
	8 27	0	C	A		J	Z			Γ	8	2	D	\mathcal{B}		Exit when A/D
		1	D	B										_		input is incremented
		2	18	2												1 /
—		3	0	D		D	C	R		C						Lecrement repositions
SHEET		4	C	2		2	CN	R Z			8	2	B	E		Loop to all slope
		5	B	E												until 32 senetitions
SODI NG		6	18	2		1										
00		7		3		I	N	X		H						af this slope done
		8	1C	3		12	NM	P				2	$\overline{\mathcal{B}}$	$\overline{\mathcal{B}}$		Last address)
		9	B	$ \mathcal{B} $.,,					next slope
		Α	8	R			_									
		В	E	B		X	$\overline{\mathcal{C}}$	H	G							Exit and displace
		С	C	D		X C	A	<u>ル</u> し	L		D	W	0	R	$\overline{\mathcal{D}}$	Dislay torger ture
		D	2	1							Ţ					Light and display Display temperatures
[S]		E	0	2												
IG S		F	/	E		M	V	$\overline{\mathbb{I}}$		E		F	A			address whole degrees
NING	8 2 E	0	F	A							ブ	-	_			
젩		1	/	A		7	\mathcal{D}	A	Х		A					
<u>-</u>		2	F	6		0	R	$ \mathcal{I} $		8	0					Insert decimal point
핃		3	8	0						·						- Sectional poor
CROCOMPU		4	/	2		S	τ	A	χ		D					
힝		5	F	/		P	0	P		P	5	W				(A) - Voltage
윘		6	(C)	\mathcal{D}		C	A	L	レ			B	У	Γ	E	Display voltage
≣		7	9	5							_					
		8	0	2												
L		9	E	B		X	C	ΗÌ	G		ĺ					(DE) - Semperature
S		Α	C	/		X	0	P		B						1
E E		В	$ \mathcal{E} $	/		ρ	0	$\overline{ ho}$	Ì	H						
TST		С	C	9		R	E	7	İ	Ì						
R S	82E	D	9	9												Starting temperature
COMPUTER SYSTEMS	1	E	6	2								7				Starting temperatures -23.701°C
튄		F	9	7	- 1											(as) 100's complement
힔	3	0														
		1										İ				İ
NTEGRATED		2														
		3								Ì		j				
ĒΓ		4.		-								j				
Ļ		5														İ
Ĺ		6														İ
L		7														
		8										$\overline{oxedsymbol{oxed}}$				Figure 5-48b

ABTMP (continued)

	A D D	R	co	DE			TMP			· C.I.	iiuc	-u,				
	8 2F	0	0	<u></u>												FF-EO
		1	0	4												0.405 °C/20mi
		2	0	જ												DF-CÓ
_		3	0	4												0.405° C/20 mm
EET		4	3	7						Ì	Ì					BF-AD
SH			0	3												0.357 °C/20mm
NG NG						İ		寸								9F-80
SODING		7	0			İ										0.324 °C/20mx
ပ		8	4			İ										7F-6D
		9	0			i i										0.342 °C/20-00
		A	/	0		i								_		KF-40
		В	0	4	, 	i			_			1		Ť		0410 %/20
	-	С	6	6	<u> </u>	<u> </u>		-	\dashv				-	t		2F - 2D
Σ	<u>'</u>	D		6	<u> </u>	i		T	1				- i	<u> </u>		2666 00/2000
STE	<u> </u>	E		8	<u> </u> 	H		$\overline{}$					<u>i</u> j	+		1 = - 11
S		F	10	3	<u> </u>	<u> </u>	<u>. </u>	1					<u>l</u>	+		1380 00/00
TRAINING SYSTEM	8	0	<u> / </u>		<u> </u> 	<u> </u>]	1	-						\dashv	FF-ED 0.405 °C/20mv DF-CD 0.405 °C/20mv BF-AD 0.357 °C/20mv 9F-80 0.324 °C/20mv 7F-60 0.342 °C/20mv 5F-40 0.410 °C/20mv 3F-20 0.666 °C/20mv 1F-00 1.388 °C/20mv
Z		1	<u> </u>	1	<u> </u> 	 	<u> </u>	+	1					÷		
TR,		2	<u> </u>		<u>!</u>	╁		Ť					•			
E R	<u> </u>	3	╁			╁	<u> </u>	\dashv	1			-	<u>:</u>			`
P	<u> </u>	4	<u> </u> 	!	<u> </u>	<u> </u> 	<u> </u>									
MICROCOMPUTER	<u> </u>	5	! 	1	<u>.</u> 	+	<u> </u>	$\overline{}$				<u> </u>				
õ		6			<u> </u>	i	1									
S	1	7	İ	<u> </u>	<u> </u> 	†	1									
≥		8	<u>1</u> 	<u> </u>]	╁		<u> </u>	1							
	<u> </u> 	9	 	<u> </u>	<u> </u> 	<u> </u>										
	<u> </u>	A	 	<u> </u> 	<u> </u>	╁		- h	1							
MS		В	 	<u>1</u> 	<u> </u>	 			1							<u> </u>
STE		C	<u>l·</u>	<u> </u> 	<u> </u>	<u> </u>		1	_		<u> </u>					
SYSTEMS		D	<u> </u>	<u> </u>	<u> </u> 	<u> </u>		\dashv	+					\dashv		
in R	1	<u> </u>	\vdash		<u>1</u>	\perp	\vdash	\dashv	\dashv					\dashv		,
INTEGRATED COMPUTER		F	<u> </u>	<u> </u>	<u> </u>	<u> </u>	╁┤	\dashv	\dashv							
ΨO	3	0	<u> </u>	<u> </u>	<u> </u>	1		\dashv	\dashv					<u> </u>		
Ö O		1	<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	1					<u> </u>		
ΛE		2	<u>1</u>	<u> </u>	1	 	<u>' </u>	<u> </u>	_					: ! 		
3R.4		3	<u>1</u>	<u> </u>	<u> </u>	<u> </u>		<u> </u> 	<u> </u> 					<u> </u>		
T E		4	<u> </u>	<u> </u>	<u> </u>	 	<u>1 1</u>	<u> </u> 	<u> </u>			! 		, !		
2		5	<u> </u>	<u>!</u>	<u> </u>	 	<u> </u>	<u> </u>	<u> </u> 		<u> </u>			<u> </u>		
		6	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u> 			 		<u> </u>		
		7	<u>l</u>	<u> </u>	<u> </u>	+	<u> </u>	<u>1</u>	<u> </u> 			l 		<u> </u>]
		8		<u>1</u>	<u> </u> 	1	1 I	<u> </u>	<u> </u>	-	<u> </u>	<u> </u>	<u> </u>	<u> </u>		Figure 5-48c
	L		<u>L</u>	<u> </u>	L	ــــــــــــــــــــــــــــــــــــــ			1		<u> </u>	1	Щ			5-159




Figure 5-49

5.6.11 Thermistor Resistance Matching


OPTIONAL EXERCISE

The chief difficulties in using the thermistor come from the non-linearity and high slope (degrees/volt) at higher temperatures. These problems can be avoided if the series resistance is well matched to the thermistor resistance at the temperature being measured. By switching discrete outputs the computer can accomplish this matching automatically. Figure 5-49 shows a circuit in which the thermistor is connected between Vcc and a resistor ladder which can be switched to provide different series resistance. Calibration curves for each resistance are shown. The advantage is that only a linear portion of each calibration curve is used, and a moderate slope (temperature/voltage) is retained at all temperatures.

Switching of the network can be done by the Port 1A outputs. These introduce an offset voltage because their outputs are not pulled perfectly to ground but only to about + 0.4 volts. To use this scheme effectively each curve should be calibrated independently, with two temperatures for each.

The processing algorithm finds the highest single resistor which brings the input voltage on-scale (less than 2.56 volts). Thus at 20° C the 16K resistor produces an off-scale voltage, but the 8K resistor produces 1.92 volts. A table stores, for each resistor, the lowest temperature for which that resistor will be used, the corresponding voltage, and the slope. The measured temperature is the low temperature plus the slope times the voltage difference. Figure 5-50 shows the program flow.

The resistors required for this experiment are not supplied with the course.



Thermistor Resistor Matching Flow Figure 5-50

This page intentionally left blank

		; ; ;



,		



EDUCATION IS OUR BUSINESS

NORTH AMERICAN HEADQUARTERS

Integrated Computer Systems 3304 Pico Boulevard P.O. Box 5339 Santa Monico, California 90405 USA Telephone: (213) 450-2060 TWX: 910-343-6965

FRANCE

ICS France 90 Ave Albert 1er 92500 Rueil-Malmaison France Telephone: (01) 749 40 37 Telex: 204593

NORTH AMERICA - EASTERN REGION

Integrated Computer Systems 300 North Washington Street Suite 103 Alexandria, Virginia 22314 USA Telephone (703) 548-1333 TWX: 710-832-0045

GERMANY

ICSD GmbH Leonrodstrabe 54 8000 Munich 19 West Germany Telephone: (089) 19 80 66 Telex: 5215508

EUROPEAN HEADQUARTERS

ICSP – U.K. Pebblecoombe, Tadworth Surrey KT2O 7PA England Telephone: Leatherhead (O3723) 79211 Telex: 915133

SCANDINAVIA

ICSP Inc. – Scandinavia Utbildningshuset AB Box 1719 S-221 OI Lund, Sweden Telephone: (O46) 3O 7O 7O Telex: 33345