

Training Division C.E.S.O.

Training Manual

BB006: 1904 A - Module 4

Dilin Zast Esterlar Zast Blip

588827

588775.

© International Computers Limited, 1972.

Issued by:-

Engineering Training Division, International Computers Ltd., Icknield Way West, Letchworth, Herts. SG6 4AS.
(Letchworth 6141)

ISSUE

A B 8.72 9.72

1904A MODULE 4

No. BB006 Sheet 0.1

Iss /.

INDEX

CHAPTER 1.

Central Processor.

- 1. 1904A System Block Diagram.
- 2. Layout of programs in store.
- 3. Responsibilities of Executive.
- 4. Configurations.
- 5. Layout of Logic Planes.
- 6. 1904A Data Flow Block Diagram.
- 7. 1904A Use of Registers.
- 8. Dilic Geography.
- 9. 1904A Integrated Circuit Family.
- 10.)
- 11. Information on Logic Diagrams.
- 12. Mill simplified Slice \emptyset
- 13. Block Carry System.
- 14.
- 15. Hardware Accumulators Block Diagram.
- 16. 1904A C.P.U. Flowcharts description.
- 17. Instruction phase Branch Orders.
- 18. Store Control Basic Principle.
- 19. Processor Store Control Block Diagram.
- 20. Store Control Summary of Signals.
- 21. Store Control Action for Read Restore.
- 22. Core Store Processor Cabling.

Iss /.

Index Continued

CHAPTER 2.

CORE STORE - LOCKHEED 22d. (or I.C.L. 650ns).

- 1. General details.
- 2. Physical Construction.
- 3. Core Stack Construction.
- 4. Core Selection.
- 5. Stack Wiring.
- 6. Basic Addressing.
- 7. Address Decoding.
- 8. X Drive and Matrix.
- 9. Y Address Decoding.
- 10. Sense Wiring.
- 11. Sense Wire Distribution.
- 12. Data Register and Timing.
- 13. Major Control Waveforms.
- 14. Power Supply Units Layout.
- 15. Lamda Power Supply Module Block Diagram.
- 16. Lamda Power Supply Module Circuit Diagram.
- 17. Overvoltage Protection.
- 18. Simplified Fault Finding Flowchart.

CHAPTER 3.

ENGINEERS FACILITIES.

CENTRAL PROCESSOR.

- 1. Layout of Engineers Panel.
- 2. Layout of Remote Switch Panel.
- 3.)
- 4. Function of Engineers Panel.
- ś. S
- 7. Loading 'Executive' Program.
- 8. Order and Insert Facilities.

1904A MODULE, 4

No. BB006 Sheet 0.3

Iss I.

Index Continued

CORE STORE.

- 9. Layout of Self Test Panel.
- 10. Function of Self Test Controls.

CHAPTER 4.

INTERRUPTS.

- Interrupts Introduction.
- 2. Action of Interrupt Sequence.
- 3. Reserved Areas in Object Program.
- 4. Effect of a Peripheral or Processor Incident.
- 5. Format of Special Register 64 & 65.
- 6. Special Executive Orders.
- 7. " " "
- 8. " "
- 9. " " "
- 10. " " "

CHAPTER 5.

DATA TRANSFERS.

SLOW PERIPHERAL CONTROL.

- 1. Data Transfers General.
- 2. Control Area Analysis.
- 3. Control Words.
- 4. Simplified action prior to entering Hesitation sequence.
- 5. Hesitation Sequence Simplified flowchart.
- 6. Effect of raising an 'R' line.
- 7. 'R' line action logic flowchart.
- 9. Summary of 'HES' levels.
- 9.) Control Word Addressing Obtaining
- 10. Base address.
- 11. Action for Multichannel devices.
- 12. Data Transfer timing.

1904A MODULE 4

No. BB006 Sheet 0.4


155 Index Continued 1 CHAPTER 6. DATA TRANSFERS. PERIPHERAL AUTONOMOUS CONTROL. General Details. 1.) 2.3 P.A.C. Data Flow - Simplified Block Diagram. 3. P.A.C. Data Flow - Detailed Block Diagram. 4. 5. Micro Program Steps. 6. Effect of raising an 'R' line. Routing of Control Information to Step Selection logic. 7. 8. Buffer Selection & Operation (O/P). 9. Selection of Step 6. 10. 11. Unloading Control Words - Steps 7 & 8. 12. 3 Commands - Buffer not transferring data. 13. Commands - Buffer transferring data. 14. Timing - Step 3. 15. Timing - O/P Transfer) 16. Data Buffer Control. Timing - I/P Transfer } 17. 'PAC Time Sharing. 18. 19.) Link Wiring. 20.3 CHAPTER 7. CONSOLE TYPEWRITER. Basic Block Diagram. 1. Typewriter Motor Supply control. 2. Commands - 171. 3. Commands - 170. 4. Data Transfer - Normal O/P. 5. 6. - Normal I/P. Termination of Transfer. 7. 8.) Nil Shift New Line (*77). 9.

```
Index Continued
Iss
      CHAPTER 8.
      Principles of Multiply and Divide.
        Multiply.
   2.)
   3.
        Divide.
      CHAPTER 9.
      POWER SUPPLIES.
      Layout of Power Supply Unit.
   2. Power Supplies - General.
   3. *5v - Master/Slave linking.
   4. +5v - Series Regulator.
   5. +5v - Stabiliser (CP33).
   6. +5v - Crude Dc Circuit.
   7. +5v - Series Regulator Cct.
   8.
       +5v - Stabiliser Cct.
   9.)
       AC Control - Power ON/OFF.
  11.)
      CHAPTER 10.
      TEST-PROGRAMS.
   1. Use of Test Program Manual Index.
      Information Notice System.
   3. # CORE.
      # FLIT.
   4.
   5.
      # ENGL.
      # FPU2.
   7.
      # LBRY.
       # IOHS.
   9.
          MCST.
  10.
          PACT.
  11.
          PM6X.
  12.
       # SENG.
           11
  13.
       # STEL
  14.
                                                     continued ....
```

1904A MODULE 4

No. BB006 Sheet 0.6

Index Continued CHAPTER 10. TEST PROGRAMS (Continued). 15. **≠** XQMY. 16. TYA. 17. # RFPD. CHAPTER 11. EXECUTIVE (E6BM). General. 2. Voluntary Entry to E6BM. 3. Involuntary Entry to E6BM. 4. 5.) Tables. 7.)






1904A MODULE 4.

No. BB006 Sheet 1.2



LAYOUT OF PROGRAMS IN STORE



To protect program areas a DATUM & LIMIT system is used. Any object program must address within its prog. area. Any address must be ≥ DATUM & <LIMIT.

.*. LIMIT OF PROG 1 is DATUM of PROG 2.

Iss

RESPONSIBILITIES OF EXECUTIVE

- 1. Performance of Extracodes (see Voluntary Entry)
- 2. The handling of incidents (see Involuntary Entry)
- 3. Communicating via the console typewriter with the operator to allow object programs to run.
- 4. General Utilities such as, the loading and dumping of programs, the searching of magnetic files and the outputting of programs for post mortems.
- 5. The over-all supervision of the system.
 - e.g. Housekeeping
 Multiprogramming
 etc.

VOLUNTARY ENTRY TO EXECUTIVE


A voluntary entry is made to executive when an object program requires the use of executive to implement an instruction for which hardware is not available either because the hardware would be too complex or too expensive or would show little increase in efficiency.


Such instructions are called EXTRACODES.

INVOLUNTARY ENTRY TO EXECUTIVE

An involuntary entry is made to Executive as a result of an "incident" occurring somewhere within the system. An incident can be defined as an event which requires some action to be taken initially by Executive, and then by object program or by the operator.

Incidents are without exception signified by INTERRUPTS. (e.g. B-line from peripheral).





£70 3473 Iss Z

1904A - USE OF REGISTERS.

- OBO REGISTER Used as Store Buffer. All data to & from store must pass through OBO.

 Used also as WORKING register.
- Overflow & Carry. Used occasionally as a WORKING register.
 Used to Address Store.
- 'N' REGISTER Used to address store. Also used as decremental counter in certain functions. Bits 22 & 23 used to hold CHARACTER address for use with character handling.instructions.
- A REGISTER Used as working register.
- OPO REGISTER Used as working register for instructions invloving double length operands. (Shifts Mult Div).
- *D* 4 10 PRESENCE Used to contain program boundary addresses necessary in.a multiprogram environment.
 - **GO REGISTER Holds information peculiar to current program such as:Mode, Prog. No.

HARDWARE ACCUMULATORS.

8, 24 bit registers used in place of store locations 0-7 during program running. These are time shared by programs; therefore when entry to Executive is made the M° ware accs must be stored to the current object programs store locations 0-7. When re-entering an object program, that programs locations 0-7 are placed in the Hardware accs.

Access to the Accumulators is totally independent of store, ... It is possible to read or write to store & access the Hardware Accs simultaneously.

Full 24 bit Parallel Adder with Block carry system.

HIWAYS K. L. hiways carry data from registers to the MILL.

Q. hiway carries data to the registers.

F REGISTER


Holds ourrent function number
throughout instruction.


*X * REGISTER

Holds Accumulator Address or

Literal value of X field throughout instruction.

*N° REGISTER Holds address of Accumulator holding modifier.





1904A MODULE 4.

No. BB006 Sheet 1.10

INFORMATION ON LOGIC DIAGRAMS

1. MACRO BOARDS

1. MACRO BOARDS

DILIC LOCATION on board and ELEMENT No..

C1/4


VMAN p

12 8 14 VMAN n

A12

A9 HIGH 3-0p 13

TYPE OF DILIC board edge connector




1904A MODULE 4.

No. BB006 Sheet 1.11

INFORMATION ON LOGIC DIAGRAMS

Iss

2. OMNI BOARDS



There are 2 'A' type DILICS on an 'A' OMNI BOARD.

ELEMENT NUMBERING: 1st DILIC 1-4, 2nd DILIC 5-8.


The number of dilics per package is limited by the number of edge connexions.

'A' dilics have 12 signal pins, thus giving a total of 24 signal pins.

BOARDS have 26 edge connectors thus allowing 2 spare for SUPPLY and EARTH

IN THE MARGIN

a) EARLY DIAGRAMS




to VPRE on this page.

NOTE - When a CONNECTOR is REFERENCED, the GRID refers to the TOP of the connector.

[] usually indicates a signal from an external source, e.g. ENGINEERS PANEL.

b) LATER DIAGRAMS

Reference to originating diagram and grid reference on current diagram given only.



1904A MODULE 4.

No. BB006 Sheet 1.13

Iss

BLOCK CARRY SYSTEM.

TYPE - ANTICIPATORY

So called because the 'CARRY' to each slice is calculated from the INPUTS to the MILL.

A full ANTICIPATORY system while being fast is also costly; therefore a system compromising between SPEKD & COST is used. This is the BLOCK CARRY SYSTEM.

The MILL is split into 6, 4 bit blocks:-


	23 20	19 16	15 12	11 8	7 4	<i>3</i> 0)
EG.	5	4	3	2	1	0	

For any slice, carry will be generated if :-

1. K.L. active, GENERATE carry to next slice (MG)

2. K+L active, TRANSMIT any carry through this slice (MT).

CARRY WITHIN A BLOCK (EG Ø)



From above it can be seen that

Carry to Slice Ø(CMO) = BCØ

" Slice 1(CM1) = MGØ OR BCØ.MTØ

" Slice 2(CM2) = MG1 OR MGO.MT1 OR BCØ.MTØ.MT1

eto.

1904A MODULE 4.

No. Sheet

BB006 1.14

Iss 1.


Carry to the next block (BC1) is anticipatory.
BC1 given by MBCØ OR BCØ. MBTØ (MT0.MT1.MT2.MT3)
Therefore at no time is the o/p of the MILL used to generate carry.

The levels MBGØ (Block Generate) and MBTØ (Block Transmit) are produced on the mill slices.

BC levels are produced by the MILL Block carry logic and are used to link the 6,4 bit blocks together.

1904A MODULE 4.

No. BB006. Sheet 1.15



International	
Computers Limited	
Limited	

1904A MODULE 4.


No. BB006 Sheet 1.16

Iss


1904A CP.U. FLOWCHARTS


THESE DESCRIBE THE LOGICAL SEQUENCE OF FUNCTIONS FOR THE C.P.U. ETC. (i.e. MICROPROGRAM)


EXAMPLE OF FORMAT



NOTE: IF THE STORE IS BUSY WHEN READ INITIATE IS GIVEN, BEAT VR/VI WILL BE LENGTHENED.









STORE CONTROL ~ SUMMARY OF SIGNALS.

TYPE	SIGNALS TO STORE.				SIGNALS FROM STORE	
OF CYCLE.	R.I.	WI	R.R.	L.R.	D. A.	OCC.
READ RESTORE.		/	/	N	√	12
READ PAUSE.	√	2	/	12	✓	72
PAUSE WRITE	· 🗸	21	12	│	й	✓
CLEAR WRITE.	\checkmark		\checkmark	✓	W	V



1904A MODULE 4.

No. BB006 . Sheet 1.21



1904A MODULE 4

No. BB006 Sheet 2.1

Iss /.

LOCKHEED 22d. (I.C.L. 650 ns) STORE.

General Details.

I.C.L. No. 2042/2

3 types available dependent on Processor type.

1904₽ - Interfaced to -6v (700 series).

1904A - Interfaced to TTL.

1906A - Interfaced to ECL.

Capacity - 32K words, 25 bits per word.

Type of Access - Random.

Method of Access - Co-incident ½ currents (2500 ma).

Access Time - 325 ns (Core Switch 205ns).

Cycle Time - 650ns

Power Requirement - 240v Single Phase.

Power Consumption - 2.1 KVA.

1904A MODULE 4.

No. BB006 Sheet 2.2

LOCKHEED 2 1 D STORE 155 1. PHYSICAL CONSTRUCTION POWER SUPPLIES MONITOR PANEL HINGED / DOORS . EXERCISER PANEL 10 YDC YDC LOGIC E LOGIC A F FANS FANS B CORE STACK C LOGIC G LOGIC **BOARDS BOARDS** H D LOGIC **LOGIC** IX & Vy THERMISTORS FANS EDGE MONITOR POINTS CONNECTOR ETC PACKAGE PIN NUMBERING

155

International Computers Limited

1904A MODULE 4.

No. BB006 Sheet 2.3

21 D STORE SIMPLIFIED APPROACH B24 ♥ B12 ◀ B O < 80◀ B24 32K 32K 32K BIT 0 BIT 24 →BIT 12 ONLY BIT 11 & 13 PLANE 1 BIT 2 & 22 BIT O AND BIT 24

MATRICES OVERLAP SO THAT THE 2 BITS PER PLANE FORM A MORE COMPACT CONFIGURATION.


1904A MODULE 4.

No. BB006 Sheet 2.4

LOCKHEED 21 STORE

Iss

CORE SELECTION



READ A (2¹⁴)

READ B (2¹⁴)

WRITE A (2¹⁴)

WRITE B (2¹⁴)

NOTE
'Y' current reverses dependent on READ or WRITE.


'X' current reverses dependent on READ or WRITE and on the state of ADDRESS BIT 14

1904A MODULE 4.

No. BBOO6 Sheet 2.5

Tss //

STACK WIRING





NOTE:S = SENSE LINE

14/0 6/5 0/ 16 K & > 16 K 255 Als 68. DX

No. BB006

1904A MODULE 4. Sheet 2.6 BASIC ADDRESSING ~ (21/20) 1. 6 5 Y'DECODE. LOGIC. 'X' WIRE DIRECTION SELECTION. 'X'CURRENT. 256 X WIRES. 64'Y' 32 K. WIRES: 24 32 K. (YDC.) (YDC) 22. WIRES.






1904A MODULE 4.

No. BB006 Sheet 2.10

SENSE WIRING


Iss 1.

> EACH PLANE HAS 16 SENSE WIRES AND SINCE THE PLANE HAS 64K AS 2 BITS OF 32K, THERE ARE 8 SENSE WIRES FOR EACH BIT.



- 6v AND TTL LOGIC

SYSTEM 893		BITS 0-11		BITS 12-24	
2 ¹³	2 ⁵	211-22	2 ¹¹ 7-2 ²	2 ¹¹ =2 ²	2 ¹¹ /2 ²
0	0	S7	S5	56	S8
0	1	54	52	S 3	S1
1	0	S8	S6	S5	S 7
1	1	S3	S1	52	54



ECLE

SYSTEM 894		BITS 0-11		BITS 12-24	
0	0	53	S1	S2	S4
0	1	S8	S6	S5	S7
1	0	S4	S2	S1	S 3
1	1	S5	S 7	S8	S6

FOR


LOGIC

ABOVE USED WITH 25 INVERTED

1904A MODULE 4.

No. BB006 Sheet 2.11

SIMPLIFIED SENSE WIRE DISTRIBUTION not as on actual plane



PLANE 1

NOTES:

SENSE LINES FOR EACH 4K OF BIT ARE SPECIALLY INTERCONNECTED TO REDUCE INTERACTION.

THE YDC BOARDS HAVE THE 8 SENSE AMPLIFIERS DEALING WITH A PARTICULAR BIT,

E.G.


BIT O IS ASSOCIATED WITH YDC BOARD IN POSITION 2 AT THE RIGHT HAND SIDE OF THE STORE LOOKING FROM THE FRONT. REFERENCE. LOP 0270.

1

1904A MODULE 4.

No. BB006 Sheet 2.13

MAJOR CONTROL WAVE-FORMS RELATIVE TIMING DIAGRAM




1904A MODULE 4.

No. BB006 Sheet 2.14


LOCKHEED 2 1 D STORE

155 *1.*

POWER SUPPLY UNIT REAR VIEW



OVERVOLTAGE PROTECTION UNITS FRONT VIEW





Vy PROTECTION UNIT MOUNTED BEHIND REAR PANEL.

1904A MODULE 4.

No. BB006 **Sheet** 2.15

LAMBDA POWER SUPPLY MODULE-BLOCK DIAGRAM





() International imited 1969 Printed in Great Britain by ICL Printing Services Letchworth ETD


1904A MODULE 4.

No. BB006 Sheet 2.17


OVERVOLTAGE PROTECTION

Iss

TYPICAL CIRCUIT DIAGRAM




+Vy CIRCUIT DIAGRAM



1904A NODULE 4.


BB006 2.18



Printing Services Letchworth

ETD 3458

FORM 8/133/8(2.69)



1904A MODULE 4.

No. BB006 Sheet 3.3

155 1.

FUNCTION OF ENGINEER'S PANEL.

The Engineers Panel

This panel carries a number of switches and indicator lights intended for use by the engineer when testing the machine. The panel is hinged at one edge to form a door which, when opened, allows access to the inter-connecting wiring of the black planes behind it. In the normal operating state the door is closed and covered by a panel.

The Handkeys A row of switches numbered 1 to 37 (see Diagram 10) is fitted across the top of the engineers panel and the functions of these switches are described below.

S1 to S24

Can be used either as an instruction or data depending upon the position of S25. The switches are marked according to their bit significance in descending order from the left and the grouping of the bits into parts of an instruction (XFMN) is also indicated.

S25 INSERT/ORDER

With S25 in the ORDER position and assuming S26 is in the ONE INSTRUCTION position then, when the S.SHOT switch is depressed, the CPU will obey the instruction set on the handkeys S1 to S24. In order to write some data to a particular store address, this address must first be fed in on the handkeys as an instruction.

The data is then fed in by setting the switches S1 to S24 as required, placing S25 in the INSERT position and depressing the S.SHOT switch.

The switch is placed in the OFF (centre) position for normal operation of PAC.

International
Computers
Limited

1904A MODULE 4.

No. BB006 Sheet 3.4

1ss /.

S26 RUN/ONE INSTRUCTION/STEP

If RUN is selected then the CPU runs normally. When ONE INSTRUCTION is selected and the S.SHOT switch depressed, sufficient pulses are produced to allow one instruction to be carried out. The STEP position enables one V beat for each depression of the S.SHOT switch.

S27 CLOCK/S.SHOT

CLOCK is a facility for slowing the clock pulse rate to ten pulses per second. This is useful for test purposes. The S.SHOT position, as already indicated, is used to trigger the single shot and single instruction facilities.

S28 PAC S.SHOT

As indicated above the S.SHOT switch triggers the step or step pairs which enables the engineers to work through the functions which occur by observing the indicator lamps.

S29 RUN/ONE INSTRUCTION/STEP

When RUN is selected, PAC functions normally. In the central position, i.e. ONE INSTRUCTION, sufficient clock pulses are produced to enable a complete instruction to be carried out (e.g. one step pair) when the PAC S.SHOT switch is depressed. If STEP is selected, then one step occurs for each depression of the PAC S.SHOT switch.

S30 NOT USED.

S31 CREST/FREEZE

In the 'UP' position, CREST is selected which first applies a general reset and then initiates the input of a bootstrap pregram from a peripheral whose absolute number and style bits have been included in a control word, previously set up on S1 to S24.

155

When the 'DOWN' position is selected, (i.e.FREEZE) a general reset occurs to put the machine in a suitable starting condition after a fault has occured, or after switching on initially. It also activates the 'G' line in the standard interface to reset all peripherals.

S32 (INHIBIT PARITY)

The switch has two functions: -

- a) To inhibit the action of the parity fail logic
- b) to restart the CFU and PAC after a parity fail has occured.

S33 TEST HESITATION

Simulates a hesitation request for test purposes. The hesitation request produced has a high priority status but otherwise is dealt with normally.

334 INHIBIT INTERRUPT

Inhibits all interrupts when ON.

S35 INHIBIT TICKER

Inhibits the action of the Real Time Clock.

\$36 INHIBIT PAUSE

In a normal Read Pause Write cycle, the 'Read' portion of the cycle clears the store location. During the 'pause' following the store control takes no action, but the main microprogram may perform an operation. The pause is normally of one beat duration and during this period the microprogram retains control of the store.

New information is then written into the cleared location. This method of writing to store reduces the central processor time required to complete the operation, but results in an increase in sotal time the store is occupied.

155

The alternative method of writing to store is to carry out two separate operations, first a 'read store' and then a 'clear write'.

This sequence is automatically followed when INHIBIT PAUSE is made. It is less economical in central processor time but more economical in store time and it may therefore be used in conditions where the store is likely to be very busy, i.e. where the P.A.C. has a large number of peripherals or where dual processors are in use.

S37 (REMOTE LOCAL)

Enables power supplies to be switched ON or OFF from either a remote position or at the power supply unit. This switch has its main application in multi-processor systems. Two safety precautions are incorporated in the switching arrangements:

- a) If any switch with the exception of the RUN switches, is left in the ON position, the ENGINEER light on the console typewriter is automatically illuminated.
- b) With the RUN switch in the ON position, operation of the FREEZE switch has no effect. With the FREEZE switch in the ON position, operation of the RUN switch removes the FREEZE signal.

Indicator Lamps The engineers panel carries 26 rows of indicator lights, 25 of which are used (the bottom row is spare). Each light is illuminated when the signal it represents is active, whatever its phase. The lights show the contents of all registers, mills and highways, throughout the computer, with the exception of the store, which has own indicators.

For convenience of reference, the rows of indicator lights are grouped so as to show operations in three main areas of the processor as follows:-

Rows 1 - 11 - Central Processor Rows 12 - 17 - PAC

Rows 18 - 26 - FPW

A list of these signals monitored on rows 12 to 17 is given at the end of the section.

1904A MODULE 4.

No. BB006 Sheet 3.7

Iss /.

LOADING 'EXECUTIVE' PROGRAM

- 1. Load 'EXECUTIVE' program to desired INPUT media. i.e. Program may be on Paper Tape, Cards or held on the Engineers Library tape PROGRAM ELIB.
- 2. C.P.U. and P.A.C. clocks off "RUN".
- 3. Set SOCKET No. of I/P device to Handkeys.
- 4. Operate FRZ and CREST switches.
- 5. P.A.C. Glock RUN.
- 6. C.P.U. Clock RUN.
- 7. Block of program read into Store and program obeyed. (BOOTSTRAP program).
- 8. If P.T. of CARDS, EXECUTIVE then loaded to Store.
- 9. If M.T., following message o/p on Console Typewriter:-

LIB NUMBER/HOW MANY K?

Answer:- EXECUTIVE LIB. NUMBER/SIZE OF CORE

e.g. 0002/32

On pressing ACCEPT, the Bootstrap program searches tape for desired EXECUTIVE program.

The next step common to all methods of loading EXECUTIVE.

10. When EXECUTIVE loaded, details of the program are o/p on the Console Typewriter ending with the question:
ANY MODIFICATIONS?

If No, Type 'N' and press Accept.

If Yes, Type 'Y' and press Accept.

For full details, see 'EXEC MK5 LOADING FACILITIES'.

- ll. If no modifications required or when all modifications have been input, the following messages are output:-
 - (a) DATE PLEAST Answer with correct date in format: FRI17MAR72 (Spaces between are allowed)
 - (b) TIME PLEASE Answer with correct time in format:- 1149
- 12. Having input this information, EXECUTIVE may be considered to be loaded.

All Mag Tapes or Discs on line are searched and their Names and/or Ser Ne's are printed on T/s Console.

1904A MODULE 4.

No. BB006 Sheet 3.8

155

ORDER AND INSERT FACILITIES

1. Order

The instruction is taken from the handkeys and data (inc. modifier) from store or Howare Accs.

2. Insert

Data set up on handkeys may be loaded to a selected store location.

Using Insert Facility

- 1. Set 074 0 /N (where 'N' = store address) on handkeys.
- 2. Using ORDER, perform operation.
- 3. Switch to INSERT.
- 4. Set Required data to handkeys.
- 7. Press SSHOT
 The operation loads store and increments address by 1. Therefore
 if consecutive locations to be loaded, continue from No.4.
 Otherwise continue from No.1.

 $^{\circ}$ International Computers Limited 1969 Printed in Great Britain by ICL Printing Services Letchworth $\it E70.3466$ FORM 8/133/8(2 69)

1

Iss 1.

ICL 650ae (LOCKHEED) STORE

SELF EXERCISER

CONTROLS

Mode Select a)

- Normal ON-LINE operation.

Closs Writo - No checks. CH

- Read Restore - Check on data read out. RR

Pattern Switch b)

> Sclosts pattorn written to store All ones, all zeroes, worst pattern or worst pattern complemented.

Addross Svitch G)

> - Mcmory cycles through all addresses. Advorso

- Mcmary cyclos on one fixed address. Hold

- Cloor Address Rogister. Rosot

Cyclo Suitch d)

Selecte single or continuous store cycles.

@) Error Suiteh

> Check - Memory stops cycling if fault detected; Fault lamp lit. Override - Mcmery doos not stop cycling if fault detected; Fault lemp lit for faulty locations.

- Start/Stop buttons (2
- Address Svitches g)

May be used to hold selected address bits to their 'zero' or 'one' ctate if required.

VISUAL INDICATORS 2.

Indicators are provided for the following:-

- Data a)
- b) Address
- c) Start/Stop
- d) Arror
- e) Pattern

Note - On early LOCKHELD STORES the DATA & PATTERN lamps have reverse mouning (i.e. 60 OUT for logic 'l')

STORE - POWER SUPPLY

The following facilities are provided:-

- l. Monitoring of all voltages.
- 2. Margin switches for all supplies.

1904A MODULE 4.

No. BB006 **Sheet** 4.1

Iss /.

INTERRUPTS.

The Normal Mede Interrupt sequence provides a means of entry to EXECUTIVE when an incident occurs during Object Program running requiring Executive action.

There are two types of entry to EXECUTIVE.

1. VOLUNTARY.

Any Extracode order given in OBJECT prgoram will cause a VOLUNTARY entry to EXECUTIVE. These orders are performed by EXECUTIVE ROUTINES.

(ENTRY POINT - *40)

2. INVOLUNTARY.

Any Peripheral or Processor incident occurring whilst running in Object mode will cause an INVOLUNTARY entry to EXECUTIVE.

STOP HOS BUTTON

E.G. Peripheral raises 'B' line

Ticker

Monitor Mode

Reservation Fail or Illegal Order.

EXECUTIVE investigates incident and takes appropriate action.

(ENTRY POINT - *20)

Before entry to Executive, certain Object program data must be preserved. This performed by a hardware INTERRUPT SEQUENCE.

iss /

Action of Interrupt Sequence.

- 1. Store Hardware Accumulators to Object Program locations β 7.
- 2. Extracode "N" field -> EXEC ACC 1.
- 3. Relative C.I.A. to D+8.
- 4. ZS & ASTAT -> D+9.
- 5. F.P.U. to D+12 & 13.
- 6. Extracode FXMN → Exec Acc 2 (If EXCD entry).
- 7. SET EXECUTIVE MODE.
- 8. Generate desired Entry Point Address.
- 9. Enter EXECUTIVE PROGRAM.


For INVOLUNTARY entries Executive must ascertain 'WHO' interrupted.

Information on WHO interrupted is available to EXECUTIVE from "SPECIAL REGISTERS".

For Basic Processor & Peripherals these are known as SPECIAL REGISTER 64 & 65. These registers are formed by the devices INTERRUPT lines.

RESERVED AREAS IN OBJECT PROGRAM.

e.g. A THREE MEMBER PROGRAM.



1904A MODULE 4.

No. BB006 Sheet 4.4


INTERRUPTS. PERIPHERAL OR PROCESSOR INCIDENT. 1. EFFECT OF A P.A.C. MONITOR TICKER PERI. INT. INT. WEND3 1NT. (166) INT. 260 260 PRIME SR64 v 65. PHINTAVB. (260) 141 OTHER CONDITIONS SET PHINTR. (156) - (143) TIMILPH (143) PM INH INTS EXEC RTI RESERVATION INT MOVE. ILLEGAL INHIBIT. EXCINPM ILLEGAL (XX) RESFL TIMPEM. SET ILLEG 64 V35ILGL\7 URILGLV. (×8.) INHIBI EVQ EV36(35 EV 33 SET RV64 ENTER INTERRUPT SEQUENCE. Cack. *20. 1L: RV 64 PRIME SR 64


150 1.

1904A MODULE 4.

No. BB006 Sheet 4.5

FORMAT OF SPECIAL REGISTER 64 & 65





1904A MODULE 4

No. BB006 Sheet 4.6

Iss /

SPECIAL EXECUTIVE FUNCTIONS (GP17)

1. F170E

Format - Normal

The 'N' field is literal and its value determines the action of this function.

a) N.≥ 64

Sense the state of S.R64 or 65 and place this information in X.

b) N < 64

Sense the state of :-

- 1. Mill Timer if N = 1
- 2. Typewriter I/P if N = 2
- 3. Typewriter O/P if N = 3

Place information in X.

International	
Computers	
Limited	

1904A MODULE 4

No. BB006 Sheet 4.7

Iss /.

2. <u>F1715</u>

Format - Normal

Action

Send a command to the console Typewriter. X contains the command. N is literal and it's value determines the I/P or O/P side of the typewriter.

N = 2 - I/P N = 3 - O/P

Summary of Commands and Responses.

1. Commands.

Bit Ø of X = 1 - Start Bit 1 of X = 1 - Stop

2. ROSPOZEOS.

bit Ø End of Transfer Bit 5 Bit 6 Busy I/P Push Button Bit 7 Cancel Push Button Bit 8 Accept ** 11 Bit 9 F1 B1t 10 **F**2 B1t 11 **P**3 Bit 12 F4 B1t 13 F5

1904A MODULE 4

No. BB006 Sheet 4.8

Iss 1.

3. F172E

Format - Normal

Used by Executive to exit to an Object program.

X is zero by convention.

N(m) specifies the start address of a two word area in Executive holding selected programs. DATUM, LIMIT and 'G' Register information.

Action

- 1. Load D, L and G registers from n and n + 1.
- 2. Load F.P.U. from D + 12 and 13.
- 3. Retrieve ZS information from D + 9.
- 4. Retrieve link address from D + 8.
- 5. Unload D + Ø to D + 7 to Hardware Accs.
- 6. Exit to object program.

4. F 173E

Format - Normal

Action

Load D, L and G registers from n and n +1; remain in Executive program.

Iss 1.

5. F174E

Format - Normal

Used to send a command to a S.I peripheral specified by literal N(m).

The command is held in char 3 of X.

The response to the command will be placed in a selected char position of X.

If the instruction is not modified the response will be placed in char 3 of X overwriting the command.

Typical Commands and Responses.

1. Commands.

"31 - Road) Not P.T. - depul up wode #17 Haral.

°32 - Write)

°20 - SSQ

+24 - SSP

•36 - Disconnect.

2. Responses.

a) Direct.


*05 - Accepted

*03 - Rejected


°00 - Inoperable

b) Status

Status Q (Basic Peris)



Status P (Basic Peris)



1904A MODULE 4

No. BB006 **Sheet** 4.10

158 1.

6. <u>F175 & 176</u>

Null on 1904A.

7. F177E

Format - Normal

Set 'C' if the absolute address in X is < Datum and \geq limit.

1904A MODULE 4.

No. BB006 Sheet 5.1

Iss /

Data Transfers.

In the 1904A two types of data transfer systems are used.

- 1. SLOW HESITATION CONTROL for Slow Peripheral Transfers.

 (Transfer rate <60Kq/s)
- 2. PERIPHERAL AUTONOMOUS CONTROL for Fast Peripheral Transfers.

 (Transfer rate ≥ 60%q/s)

SLOW HESITATION CONTROL

This system controls the transfer of data utilising a part of the processor MAIN DATA flow hence when a char or word is being transferred, the processor must "HESITATE" until the char or word has been transferred.

When a peripheral raises its 'R' line, the slow Hes Control requests a 'HESITATION'.

At a suitable point this will be granted & the Slow Hes Sequence is entered.

A word or char is transferred and the processor carries on until again the peripheral raises its 'R' line.

The Control Words for this device are accessed during the Slow Hes Sequence to determine:

- 1. Location of Data Area.
- 2. Typs of Transfer Req'd.
- 3. When to Terminate Transfer ('L' lime).

(International Computers Limited 1969 Printed in Great Britain by ICL Printing Services Letchworth ETD 3478 FORM 8/133/8(2.69)

1904A MODULE 4.

No. BB006 Sheet 5.2

Iss /.

CONTROL AREA ANALYSIS

- 1. Is Control Area within Program Limits?
- 2. X or x ?
- 3. Is there a peripheral of the type specified?
- 4. Is peripheral assigned to this program ?
- 5. Is data area within program limits?
- 6. Is transfer count 0.K. ?
- 7. Is Peripheral busy?
- 8. Form Hesitation Control Words.
- 9. Form Command.
- 10. Send Command to peripheral.

1904A MODULE 4.

No. BB006 Sheet 5.3

lss 7.

CONTROL WORDS (SLOW PERIPHERALS).

PURPOSE,

To control data transfers to or from a peripheral.

Each device has 4 store locations reserved for it's CONTROL WORDS.

Location of C. Words given by formula:256 +4n, 256+4n+1, 256+4n+2, 256+4n+3

Where n=PERIPHERAL SOCKET No.

FORMAT.

256 +4n 23 STYLE 15 14 COUNT 0

256
+4n+1 23 22 21 TRANSFER ADDRESS O
CHARACTER ADDRESS

256 +4n+2 256 +4n+3

Used for: -

1. C.W. Recharge

2. Paging.

STYLE FIELD

Indicates 'type' of transfer.

BIT 15-17 - Not Used.

BIT 18 - O-Normal =1-Scatter Gather.

BIT 19 = 0- " =1-C.W. Recharge.

BIT 20 = 0-Single Channel =1-Multichannel.

BIT 21 = O-Character = 1-Word (Burst Mode)

BIT 22 = O-Forward = 1-Backward

BIT 23 = 0-Input = 1-Output.

No. BB006 International 1904A MODULE 4. Sheet 5.5 Computers Limited HESITATION SEQUENCE PERI RAISES 'R' LINE NEXT HESITATION BREAK POINT ENTER HESITATION SEQUENCE EXTRACT AND UPDATE CWØ (STYLE AND COUNT) COUNT = Ø SET BSTOP NO RETURN UPDATED CWØ TO STORE EXTRACT AND UPDATE CW1 (ADDRESS) RETURN UPDATED CW4 TO STORE TRANSFER CHARACTER OR WORD BETWEEN PERI AND STORE VIA MAIN DATA FLOW RAISE'L' IF BSTOP HESITATION REQUEST YES OUTSTANDING NO EXIT

Olinternational Computers Limited 1969 Printed in Great Britain by ICL Printing Services Letchworth ETD. 3482 FORM 8/133/B(2.69)

Iss /.

SLOW HESITATION CONTROL

EFFECT OF RAISING AN ORO LINE.

Having received a command a peripheral will obey that command and when a data transfer is required it will raise its 'R' line.

The peripheral control logic will staticise the request and select the request of the highest priority if more than one 'R' line raised at the same time.

The selected request will :-

- 1. ask for a HESITATION
- 2. Generate the basic C.W. address for the selected peripheral (256+4n)
- 3. Prime the 'A' line to selected paripheral.

A HESITATION is the period of time when the processor will pause (ie. HESITATES) while the data transfer takes place.

At a suitable opportunity the HESISTATION WILL be granted and the DATA TRANSFER takes place. When transfer complete, the processor continues with its own work.

As the Slow Hesitation Sequence involves the processor MILL, HIWAYS & SOME RECISTERS some action may be necessary on entry to the sequence.

This action depends on the point at which the processor paused to allow the data transfer.

- 1. At the end of an instruction.


 If the results were to be strobed
 to X or X+1 then this action must be catered for on entry to
 Hesitation Sequence.
- 2. In the middle of a long order. The comtents of registers used by the Hesitation sequence must be preserved.

Entry to the sequence is governed by 2 logic levels. HES4 or HES3

- If. HES4, It may be necessary to store result to X or X+1.
- I? HES3, Store B & N to absolute store locations 9 & 10.

These levels also control EXIT from sequence. There are two more levels which may be active on entry, HES1 & HES2 but these control EXIT from sequence only.

Note: A pori raises its 'R' line for each char or word.
. Hesitation sequence entered for each word or char.



1904A MODULE 4.

No.BB006 Sheet 5.8

Iss /.

SUMMARY OF HES LEVELS

One of these levels will be active at any one time when the computer is operating. If entry to the Hesitation sequence is made they will be used to effect correct entry and exit.

HES 4 - Active at the end of an instruction or during a hesitation occurring at the end of an instruction.

Result of an instruction may need storing to X or X+1 on entry to sequence. No action on exit.

- HES 2 Active during certain orders. Data that may be lost during the Hesitation sequence is duplicated in other registers so only action necessary is on exit where B & N are restored from X+1 & A.
- HES 1 Active during certain orders where no storing action necessary. This level used to differentiate between this & entry to Hesitation sequence at the end of Instruction.
- HES 3 Active if all other HES levels inactive. If this level is active and entry to the Hesitation sequence is made it signifies entry during a LONG ORDER. Therefore it is necessary on entry to:-
 - 1) Store B --- Absolute Locⁿ 9
 - 2) Store N --- " " 10

On exit B & N restored from Loons 9 & 10

For an O23 the address of the instruction to be obeyed is placed in N & P. If Hesitation Sequence entered at the end of an O23 this address must be restored to N from P.

1904A MODULE 4..

No. BB006 **Sheet** 5.9


158

SLOW HES CONTROL


C.W. Addronaing

Obtaining BASE ADDRESS.

1. <u>Single Processor</u> a. Single Chazael.



If all M/C 'R' lines inactive PHMCMIX p inhibitted generating PHCWO8_N. This gives a base of 256.
b) Multi Channel.



If any M/C 'R' line active, PHMCMIXp active inhibitting S/C Base address of 256. The 'R' line raised via linkwiring generates the desired base address.

1904A MODULE 4.

No. BB006 Sheet 5.10

1ss /.

2. Duel Processor

The link system is very flexible allowing for Dual processors where both processors are sharing the same store.

a) Single Channel

Processor 1 - Base address of 256
Processor 2 - Base address of 512

b) Multi channel

Processor 1 - Base address of 1024 Processor 2 - Base address of 2048

Note - the above figures are examples only.

The UN part of C.W. address generated by the Slow Hes Encoder.

+1, +2, +3 generated during Slow Hes Sequence.

SLOW HES. SEQUENCE 1. MULTICHANNEL DEVICES. MIC DEVICE WISHES TO TRANSFER DATA. MPX RAISES R'LINE. 'R' LINE SELECTED. PHMCMIX. ENTER HES SEQUENCE INHIBIT BASE ADDRESS FOR GENERATE CORRECT BASE NORMAL DEVICES. ADDRESS. VH.3 READ R' LINE INHIBIT SLOW HES IDENTIFIER TO ENCODER CWRG. GENERATE 4XN PART OF CW ADDRESS CONTINUE AS NORMAL.


1904A MODULE 4.

No. BB006 Sheet 5.12


DATA TRANSFER TIMING

1ss /.

CHARACTER (IN OR OUT)



WORD



1904A MODULE 4.

No. BB006 Sheet 6.1

Iss /

P.A.C. (Peripheral Autonomous Control)

Purpose: - To control transfer of data to and from fast (≥ 60K ch/s) paripherals.

Advantages :-

1. Has direct access to store.

2. No processor registers are involved in P.A.C. transfers; therefore P.A.C. & Processor may work simultaneously unless ators access required together. P.A.C. is then given priority.

3. Can control data transfer to more than one peripheral simultaneously.

4. Store accesses are cut down due to :-

- a) Control Words held by hardware registers & updated by P.A.C. hardware. (1 Pair per Peripheral).
- b) Data sent or received as a word, therefore one store access per 4 chars.

1904A MODULE 4.

No. BB006 Sheet_{6.2}

P.A.C. WCHO3 or WCHO3FN logio.

Basic P.A.C. has provision for 4 fast channels but may be enhanced to oater for 12 Fast channels & 1 HiSpeed channel. (F1)

P.A.C. may have up to 6 Data buffers but will only be provided with those regulated as one buffer can be shared by up to 8 peripherals.

The number of peripherals sharing a data buffer is governed by their combined transfer rate.

Max single buffer transfer rate = 380Ke/s = 1.5mg/s Max overall = 3 mg/sWith F1 channel

Fi channel has its own data buffer.


ALL DEVICES ON P.A.C. MUST BE WORD DEVICES.


Each device has its Control Words located in Hardware Buffers, The control words are loaded when a device raises its 'R' line for the first time and returned to store at the end of the transfer.

When EXECUTIVE makes a 174, P.A.C. will raise A.C.T. & pass the

command to the device. Response returned via P.A.C.


When a device raises an 'R' line, P.A.C. deals with transfer on a priority basis using store direct. Therefore P.A.C. & PROCESSOR may work simultaneously except where both require Store Access together.





©International Computers Limited 1969 Printed in Great Britain by ICL Printing Services Letchworth

ISS P.A.C. - EFFECT OF RAISING AN 'R' LINE.



THIS SIGNAL ENABLES ALL CONTROL LEVELS RELEVANT TO THIS PERIPHERAL SOCKET & FROM THIS INFORMATION THE NEXT STEP TO BE PERFORMED IS SELECTED.

E.G. STYLE (IN OR OUT)
C.W.L.
P.T.
C.T.

ROUTING OF CONTROL INFORMATION TO STEP SELECTION LOGIC. 1 E.G. I. C.W.L. DEVICE 25 DEVICE 26 CWL STAT (3) C.W.L. STAT (4) PA 26 RS. PA 25 RS. -PA 25 CWL (3) PA26 CWL (4) OTHER PACKL SIGNALS PACWL (10) STEP SELECTION X LOGICS X 2. STYLE (BIT 23) C.W. REGISTER C.W. REGISTER BIT 23 (96) BIT 23 (98) (DEVICE 25) (DEVICE 26) PA 25 RS-PA25RS: PA 26K23 PA 25 K 23. PAK 23 (81) PASOUT & MILL STEP SELECTION

LOGIC (1)

BUFFER SELECTION & OPERATION (O/P.) 1. ASSUME BUFFER Ø. END OF STEP 3. ENTER STEP 4. WIRE LINKED FROM ALL RS SIGNALS OF PERIS CONNECTED PATOB. TO BUFFER Ø. -PASETO -PAØDBS. SET PA P DBO PAOTC. -PAØCH3 SET PA PBTD. START OSCILLATOR. osc 2. 05C 1.

International
Computers
Limited


1904A MODULE 4.

No. ввоо6 **Sheet** 6.9

,		1		
Iss	BUFFER AC	<u> 710N. (O</u>	(P.)	
,	(4)			
	<i>osc 2 .</i> 1	PAØDB	0	
,	PAØTC - A	PULSES		PAØCHØ
	187. T.C.		SET, GTP.	CHAR Ø
			GTP 'T' PULSE.	<i>70</i>
	2 NO T.C.		RESET G.T.P	DO LINES.
			SCNT - STROBE CTR.	
	3RD T.C.		SET GTP	PAØCHI
			G.T.P 'T.' PULSE.	CHAR 1
	ATH T.C.	***************************************	RESET GTP.	70
			SCNT - STROBE CTR.	DO LINES.
	5 TH T.C.		SET, GTP	PA Ø CH 2.
			G.T.P T'PULSE.	CHAR 2.
	6TH T.C.		RESET GTP.	70
			SCNT STROBE CTR.	DO LINES.
	7 TH T.C.		SET, G.T.P.	PAØCH3.
			G.T.P 'T' PULSE	CHAR 3
	8 TH T.C.		RESET G.T.P.	70
			SCNT - STROBE CTR.	DO LINES.
	,			PAØCHØ
		¥		
		RESET	<i>B.T.D</i> .	
			4	
	S	TOP OSC	ILLATOR PA Ø EOTO	
			·	

ISS SELECTION OF STEP 6 (SKT 25 ~ BUFFER Ø)

STEP 5 INITIATES BUFFER ACTION. AT THE END OF THE 4
CHARACTER BURST THE 'A' LINE IS LEFT ACTIVE .º. IF 'A'
LINE ACTIVE FOR A DEVICE & EOT I. SIGNAL BECOMES ACTIVE,
STEP 6 REQUIRED FOR THAT DEVICE.



SS PAC. ~ UNLOADING CONTROL WORDS ~ STEPS 7 & 8.

INITIATED BY :-


1. C.W. Ct. = \$ (PAMT = \$)

THIS RESULTS IN CT STAT FOR DEVICE BEING SET.

2. DEVICE TERMINATING BEFORE CW Ct = \$\phi\$ (i.e. IN ERROR, END OF BLOCK ETC.)


IF COMMAND * 20 (SSQ) SENT TO A DEVICE AND RESPONSE BIT Ø (TERMINATED) = 1 , SET PT STAT FOR THAT DEVICE.


(ASSUME DEVICE 25)



ISS PAC. ~ UNLOADING CONTROL WORDS ~ STEPS 7 & 8 (CONT.)


ENTRY A FROM SHEET






155 2. BUFFER TRANSFERRING DATA.


ACTION AS FOR 1, EXCEPT FOR GENERATION OF PAPINA.



EFFECT OF C'STAT.



WHEN F.174 ENDS, PAGES LOST, C'STAT. RESET & BUFFER ALLOWED TO RESTART.



NO. BB006 International Shoot 6.16 1904A MODULE 4. Computers Limited INWARD TRANSFER DATA BUFFER & CONTROL 158 1. SCALE: 250 nSECS PER DIVISION 2. PASETIN PATDB PAØDBO PAGBTD PAØOSC1 PAØOSC2 PAØTC PAØGTP PAØCO PAØC1 PAØCHØ PAØCH1 PAØCH2 PAOCH3 PAØGTIN PAØTINØ PAØTIN1 PAØTIN2 PAØTIN3 PAØT

Ointernational Computers Limited 1969 Printed in Great Britain by ICL Printing Services Letchworth £70 3505 FORM 8/133'B(2 69)


	International Computers Limited	No. BB006 Sheet 6.17
	besimil	OUTWARD TRANSFER DATA BUFFER Ø CONTROL
1ss /. 2.		SCALE: 250 nSECS PER DIVISION
	PASETO	
	PATDB	
	PAØDBO	
	PAØBTD	
	PAØOSC1	
	PAØOSC2/T	
	PAØTC	
	PAØGTP	
	PAØCØ	
	PAØC1	
	РАЙСНЙ	
	PAØCH1	
	PAØCH2	
	PAØCH3	<u> </u>
•,	PAØT	
		·

A-14									A		<u>P. /</u>	A.C. 1	IME S	HARII	ig —				# - h		***		-	> Ss		econ l _{ogge} societe
		2 uSEC	:s																						7. C. 1. 0. 5. C. F.	
CYCLES	1	2	3	4	5	6	7	8	9	10		12 13	14	15			19	20 2	1 22		23	24	'	26 27	to a second	
PATP PERIPHERAL		1						Ш						1		- 1										
CHANNELS		1		ļ	l	27 27		26		27 27		25 25 2		27 27			1	-	25 27 2				25 25	27 27		
STEPS		17 4	1 2	3 4	1 2	3 4		5		3 4		6 3	4	3 4		-	9 79	1 3	4 3	+	,	ð	3 4	3 4		
PA26R PA26RSS PA26RS (Ø)				•	·		-									enementario de la constitució										1904A M
PA25R PA25RSS PA25RS (Ø)		}																			i					MODULE 4.
PA27R PA27RSS PA27RS (1)									1						l Lt	-)) te								6 (A) 12000
PA 26AM PA 25AM PA 27AM					T1	Ť2		T4	T1 T		3 T4		1 ³ 1 ⁴	T 2 T	3	/s - T	4		74	T2 T4	T3 T2	T4		T1		No. BROOK Sheet 6.18
								-								-)				• 18
,				***************************************		\$100 and \$10			· · · · · · · · · · · · · · · · · · ·	allen den den en e	· · · · · · · · · · · · · · · · · · ·	*/************************************			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			· ` `)							1	/ \


Iss /.

> P.A.C. LINK WIRING


(REF.SKTS 25 & 28 CONNECTED TO BUFFER Ø)



Peri RS levels connected into relevant Buffer control.



When any peri of a group connected to BUFFER 'Y' is addressed, the 'R' lines of ALL peri's in the group inhibited.




When command sent to device, address decoder gives PAxxESM. This signal passed to relevant BUFFER control.

1904A MODULE 4.

No. BB006 **Sheet** 6.20

Iss 1




When a command sent to a peri, all 'A' lines of peris connected to a buffer are inhibitted except the 'A' line of the peri receiving the command.

5. END OF TRANSFER SIGNALS

a) 0/P



b) <u>I/P</u>




When Buffer Control has dealt with a BURST of 4 characters the End of Transfer signals are generated to inform logic relevant to peripheral.


International Computers Limited 1969 Printed in Great Britain by ICL Printing Services Letchworth ETD 35/0 FORM 8/133/B(2.69)

1904A MODULE 4.

No. BB006 **Sheet** 7.2

155 TYPEWRITER MOTOR SUPPLY.





K1.- CONTACTS CLOSE IMMEDIATELY ON ENERGISING OPEN AFTER 5~180 SECS ON DE-ENERGISING.

K2.-CONTACT OPENS AFTER 3 SECS ON ENERGISING CLOSES IMMEDIATELY ON DE-ENERGISING.

1.

No. BB006 Sheet

CONSOLE TYPEWRITER.

I. COMMANDS.

(b. ~ 170)

SEND COMMAND.

170 RESPONSE TO X. N AS FOR 171.

SENSE STATUS

RESPONSE.

BIT Ø ~ END OF TRANSFER

BIT 5 ~ BUSY.

BITS 6-13 CONSOLE PUSHBUTTONS ~ 1/P ONLY.

No. BB006 Sheet 7.5

2. DATA TRANSFER a.) NORMAL O/P DISTRIBUTOR REACHES P.I. SET HES. REQ.STAT. SET HES REQ. INTERLOCK. GENERATE. REQUEST HESITATION RESET AT END OF DISTRIBUTOR CYCLE. I. CW. ADDRESS. BREAKPOINT WHEN HESITATION (ALLOW INT.) SELECTED. ENTER HES SEQUENCE 2. PERIPHERAL MICROPROGRAM ADDRESS ON BAD LINES FETCH & UPDATE CONTROL WORDS. ENTER TYPE HES. SEQ. RESET HES. REQ. STAT. FETCH DATA CHAR. TEST CHAR. FOR:-1. NIL SHIFT NEW LINE CHAR (*77) 2 SHIFT CONTROL CHAR (*76,5 OR 4) 3. DATA CHAR. PROPER. ROUTE CHAR. TO TYPEWRITER. EXIT FROM SEQUENCE.

b.) NORMAL 1/P. 1 OPERATOR PRESSES KEV. MECHANICALLY TRIP DISTRIBUTOR. CLUTCH. DISTRIBUTOR REACHES P.1. SET HES REQ. SET HES. REQ. STAT. INTERLOCK. GENERATE :-REQUEST HESITATION RESET AT I. CW ADDRESS. END. OF WHEN HESITATION DISTRIBUTOR CYCLE. ENTER HESITATION SEQUENCE REQUEST SELECTED. MICROPROGRAM. 2. PERIPHERAL ADDRESS ON BAD LINES FETCH AND UPDATE CONTROL WORDS ENTER TYPEWRITER HESITATION SEQUENCE. I. ROUTE CHAR TO STORE 2. CHARACTER GATED INTO DATA REGISTER & ROUTED TO TYPEWRITER VIA 6~7 BIT CONVERTER. EXIT FROM SEQUENCE.

155 3. TERMINATION OF TRANSFER

WHEN CW COUNT = Ø

i/P ~ 0/P.

SET HOLD

NIL-PE

SET END.

PRIME BIT O OF RESPONSE

RAISE INTERRUPT

RESET START.

ENTER EXECUTIVE

DELAY

EXECUTIVE TAKES
APPROPRIATE ACTION.

STOP MOTOR

b) 1/P.

NORMAL TERMINATION BY OPERATOR PRESSING ACCEPT OR CANCEL CONSOLE PUSH BUTTONS

RAISE TYPEWRITER INTERRUPT.

INTERRUPT CAUSES ENTRY TO EXECUTIVE.

EXECUTIVE DETERMINES WHO & WHY.

EXECUTIVE SENDS STOP COMMAND $(171 \ X \ / 2)$ BIT 1 OF X = 1 - STOP.

ISS O/P OF NIL SHIFT NEWLINE CHAR. (* 77)

NEW LINE IS NORMALLY A DELTA SHIFT CHAR (* 32) & THEREFORE 2 CHARS WOULD BE SENT FROM STORE TO OBTAIN THIS ACTION. THE TYPEWRITER CONTROL LOGIC IS DESIGNED HOWEVER TO RECOGNISE * 77 AS A NEWLINE CHAR.

77 SENT FROM STORE.

HESITATION SEQUENCE NORMAL UNTIL A

HESITATION LOGIC CONVERTS # 77 TO # 32 & LOADS TO DATA BUFFER. DELTA & SHIFT ARE SET

SET NL.

CONDITION 6-7 BIT CONVERTER (WITH DELTA) TO GIVEN CARRIAGE RETURN 7 BIT CODE (OOOIIOI) TO TYPEWRITER.

INHIBIT SETTING OF HES. REQ. STAT.

P.E. TIME.

EXIT (B) TO SHEET

1ss O/P OF NIL SHIFT NEWLINE CHAR. (* 77) (CONT.)

ENTRY B FROM SHEET

DISTRIBUTOR ALLOWED 20 CYCLE.

P. 1 TIME.

RESET N.L.

ALLOW SETTING OF HES. REQ AT NEXT P.1 TIME. REMOVE N.L. CONDITIONING ON 6 ~ 7 BIT CONVERTER (CONDITIONED BY DELTA ONLY)

THIS ALLOWS LINE FEED 7 BIT CODE TO TYPEWRITER.

Ir	ite	eri	na	tic	nc	al
C	O	m	PL	ite	ers	•
	in	nid	e (

1904A MODULE 4.

No. BB006 Sheet 8.1

Iss 1.

MULTIPLY

Computer method very similar to normal pencil and paper method.

10.

0101 0011 0101 0101 0000 0000	MCD MPR P.P.1. P.P.2. P.P.3. P.P.4.	Note. P.P. perspective	kept in correct to bit of M.P.R.
0001111			

Final Product = Sum of P.P.

The computer method varies in one basic aspect, the partial products are summed as the multiply proceeds.

10.

0101	0011	
0000 0101 0101	(Initial product = 0). Add MCD & Shift P.P.	
0010 0101 0111 0011 0000 0011 0001 111	SHIFT P.P.	Note. SHIFT keeps sum of P.Ps in correct perspective to M.C.B.

Rule: - Test each bit of MPR =1 - Add MCD & SHIFT P.P. =0 - SHIFT P.P.


1904A MODULE 4.

No. BROO6 Sheet 8.2

Iss /.

USE OF REGISTERS.

INITIAL CONTENTS




Test L.S.

Action
bit of
M.P.R.

If=1, Add MCD in A
to Sum of P.P. in B
& Shift B2P one place
right. P.P. expands into P as
M.P.R. is shifted out.

After 24 shifts Final Products contained in B & P.

FINAL CONTENTS.



1904A MODULE 4.

No. BB006 Sheet 8.3

Iss /.

DIVIDE

Use 1904 Division notes to explain principle.

USE OF REGISTERS

INITIAL CONTENTS.

A	8	P	N
DVR	FVID	DEND	CT=24
		AND DESCRIPTION OF THE PERSON	


Action.

- 1. Test DVR & DVD or P.R. signs.

 If equal, subtract DVR from DVD or P.R.

 If unequal, Add DVR to DVD or P.R.
- 2. Test Sign of Arithmetic result against DVR sign, if equal set
- 3. Shift B& P left one place, Quotient Bit set to Pp.
- 4. After 24 Shifts division complete with Quotient in P & Remainder in B.

FINAL CONTENTS.



1904A MODULE 4.

No. BB006 **Sheet** 9.1

POWER SUPPLY UNIT

Iss 1 A.C. NEON HRS 36 I/P 36 A.C. CB FANS CB STORE CB CONTR'L SWITCH CONTROL CB STOP -24v FUSE START METER PANEL 30 1/P SWITCH **AMPS** VOLTS SELECTOR PRESENT NEONS +5v +5v -10v +24v +5v SLAVE MASTER SLAVE POWER SUPPLY UNITS HRS HRS MARGINAL CHECK MARGIN, MORMAL FS1 (C) 0 FS2 ·5v SET CP 3 3 FS3 DETAIL DETAIL USES CP26 INSTEAD OF AS AS BEFORE BEFORE **CP33** AND FANS FILTERS

1904A MODULE 4.

No. BB006 Sheet 9.2

Iss

Power Supplica.

Consists of 3 Units.

- 1. +5v Basic Logic Supply
- 2. +2sv Typewriter
- 3. -10v Hybrid Cots & Interface supply.

ASW Supply

Derived from a MASTER UNIT & 2 SLAVE UNITS.

Master / Slave Relationship.

Main BUSBAR sensing performed by Master. The master has a stabilised Reference Voltage. The Regulated o/p of the Master is used as a Reference voltage for the Slave Units.

As BUSBAR voltage varies, the Master will compensate altering the Reference to the slaves correcting their e/p.

1904A MODULE 4.

No. BROOF Sheet 9.3

Iss

+5v - MASTER / SLAVE LINKING.

- PIN M Sense for MASTER from +5v BUSBAR
- PIN D Sense for SLAVES, taken from PIN A. Which is equivalent to their own o/p.
- PINS E&L Common Reference (OV); linked to PIN E on SLAVE UNITS from E & Lon MASTER.
 - BAC Linked on MASTER only. Provides Reference voltage by linking REF IN TO REF OUT.
 - A&R On MASTER. Linked to B on SLAVES to provide SLAVES REFERENCE VOLTAGE from MASTERS +5v STABILISED O/P.
 - J&F Carry *5vto +5v UNDER VOLTAGE PROTECTION CCT in 10v SUPPLY. Inhibits drive to - 10v series regulator in event of +5v failure.
 - N Not connected.
 - H Pin H on MASTER & SLAVES interconnected. INT. SCR GATE connection fires S.C.Rs in all units if any one fires. EXT SCR GATE O/P fires SCR across +5v c/p.

1904A MODULE 4.

No. BB006 Sheet 9.4

155

+5v - SERIES REGULATOR,

HS1-4

VTJ&4 - Series Regulator Transistors
422

Each pair gives two equivalent o/ps; one k + 5v BUSBAR, the other for Internal use.

Internal Uses

- 1. <u>Master</u>
 Provides Reference voltage for slaves.
 (via SKB pins A & K to SKT3 pin B on Slaves)
- 2. Slaves.
 Provides sense for slaves.
 (Pin A Pin D)

Cot External to CP33 HS1-4

VT1, 2 & 3. Emitter Follower driven by VT1 in CP33.
VT1 drives HS162
VT2 drives HS364

RV1 - Marginal Voltage Adjust used to set o/p 10% below nominal for Test Purposes.

RV2 - Normal Voltage Adjust.

RV3 - Seta level at which overload cot to operate

DZ1 - Final stage of reference stabilisation on Master - not used on Slaves.

Iss

CP33 (+5v STABILISER)

Major Components.

VT1 - Drive to Series Regulator (via Emitter Follower).


VT2 - Normal feedback control to VT1


VT3 - Current Source


VT4 - Overload drive to VT1. Set to cut in when surge current results in VT2 giving insufficient drive to VT1. Increases current through Series Regulator.

SR1 - Internal S.C.R. When fired outs off drive to VT1 & hence to Series Regulator.
SR1 is fired by OVERVOLTAGE PROTECTION CCT.


VT6-9 - overvoltage Protection Circuit. If +5v goes too high,
Base B of VT6 goes high (Base A = Reference) switching
on VT7. Amplified through VT7,8 & 9; this fires SR1
and SCR1 (5030229,SW2).
Normal condition - VT7, 8 & 9- OFF.









EVD 3528







No. BB006 International Computers Limited 1904A MODULE 4. **Sheet** 9.11 Iss I. POWER OFF PRESS STOP (3) DE-ENERGISE RL6 DE-ENERGISE RL5 (OFF) (I)I1 INHIBIT FURCE START BUTTON CCMPINT START 10 SEC Generates HOLD (5) condition TIMER 10 SEC DELAY (2) DE-ENERGISE RL3 DE-ENERGISE RL7 (c) $(M)^{i}$ INHIBIT MONITOR (2) C2. LAMP SUPPLY C4 DE-ENERGISE RL2 (4) STOP CLOCKS (5) DE-ENERGISE CONTACTORS 1 & 2 (2) REMOVE POWER TO P.S.U's.

Iss J.

USE OF TEST MANUAL INDEX

- To obtain an INDEX if required. The program ASTEL may be used to output on a L.P. the programs contained on an Engineers Library Tape (PROGRAM ELIB) in:-
 - ALPHABETIC order a)
 - **b**) NUMERIC order.
- The Test Manual refers to programs by a numbering system. 2.

M . GG . NN . VV . P

Machine(s) on which programs will run.


Program Group) Form program GG

No. within group) number. NN

Version No. ٧V

State of proving (may not be present in manual).

EG.



See INFORMATION SHEET obtained using ##A000 for full details.

19044 MODULE 4.

No. BBOOG Sheet 10.2

188

INFORMATION NOTICE SYSTEM

Purpose

To provide a system of Program error reporting and amendments to Test Program Manual.

Method

Each notice is contained in an object program as data to be printed. Programs are currently in the series:-

App onwards.

Access

Information obtained by Finding the desired program.

Action

EG. F157AØØØ4ÆLIB.

The program Appp is found, loaded to store and entered automatically. On completion it generates the message:-

PIFFAGGIFFELIB and deletes FFAGGG

The same action occurs for this program and remainder until last notice is output.

Note: To o/p a single notice.

EG AØØ6

F1==AØØ6=AELIB

on completion of o/p

F1#AØØ7ØELIB is issued and #AOO6 deleted.

To terminate search for #A007, DE#ELIB.

1904A MODULE 4.

No. BB006 **Sheet** 10.3

155

NAME

##CORE

TEST PROG No. 003.50.00

PURPOSE

To provide, in conjunction with other test programs, more complete confidence checks on the system.

ACTION

The program expands and/or contracts its core allocation, thereby moving programs above it up and down the remaining store.

Note: Test progs must be loaded after ACORE and be in a running condition.

OPERATING INSTRUCTIONS

- 1. FIXCOREAGLIB.
- 2. Set Word β = to multiple of 128

 Also CORE β 512

 Each change in core size will be equal to 512 words.
- 3. Entry Points:-

GOSS CORE N

N=20 - Increases store size by set amount until all free core used and restarts from minimum allocation.

N=21 - Commences at maximum and contracts to minimum.

N=22 - Combination of 20 and 21.

To operate successfully the program requires a peripheral.

If SW. =0, program reserves a LP.

If none available a scratch tape is requested and M.T. will be used.

If SW. =0 program suspended after core size change and must be restarted by COFF.

1904A MODULE 4.

No. BB006 Sheet 10.4

Iss I.

NAME

#FLIT (FUNCTIONAL & LOGICAL INSTRUCTIONS TEST).

TEST PROG No.

601.52.00

PURPOSE

To provide a basic processor and store confidence test with diagnostic facilities on machines 1904E upwards.

OPERATING INSTRUCTIONS

Set S.W. to following value if required:-

ON #FLIT Ø - Dont test F.P.U.

Display name of each routine at its exit.

2 - Loop on failures.

Entry Pointa:-

GO #FLIT 20 - 1904A, 1907, 1905F. 21 - 1906, 1904E, 1904F with Extracode F.P.

22 - 1905E.

23 - 1906A (Switch Ø must be ON because of Ext. Precision F.P.U.).

ERROR messages - See FLIT manual.

Exceptions for AFLIT

- where n is the starting address of the last successfully JUMN entered routine.
- After a failure in X2 the program does not halt.

155 1.

NAME

ZZENGL.

TEST PROG No.

072.14.03

Purpose

- To create or update an Engineers Library tape (PROGRAM ELIB) listing 1. new version on L.P.
- To list contents of an existing PROGRAM ELIB on L.P. 2.

MUTHOD

Steering lines are punched on cards or P.T. to control each run of ENGL.

For full description of steering lines see TEST PROG MANUAL.

To copy current PROGRAM ELIB tape. EG

P.T. Stooring Lines

B/6 NI. Type of Bootstrap

NL Copy from current position to End

NL And of Steering lines

To add FRUIL after FCORE on current PROGRAM ELIB.

P.T Steering Lines

B/6 C/CORESSSSSSSSS P/DUPL#729601T Note: Prog names must be in full 12 cher format

as shown in T.P. manual.

C

E

If Steering lines from cards then one line per card.

OPERATING INSTRUCTIONS

- Create a Scratch Tape (See 77XQMY for details). l.
- Load steering lines on appropriate device. 2.
- Ensure Program Elib and Scratch Tape on line. 3.
- 4. Entry Points:-

COSSENGL N

N = 20 - Steering lines and programs to be added on P.T.

- As above but cards.

Listing of new version automatic in above cases.

- List current Program Elib tape (Steps 1 and 2 not required and only Program Elib required on line).

N = 29- Abandon current ru.

For full details of ERROR messages etc. see T.P. Manual.

1904A MODULE 4.

No. BBOO6
Sheet 10.6

155

NAME

#FPU2.

TEST PROG No.

001.04.00

PURPOSE

To test Hardware Floating Point Unit.

OPERATING INSTRUCTIONS

- 1. GOMMPU2 20 Start Test.
- 2. After error
 - a) GOT/FPU2 or GO/FFPU2 21 repeat failed instruction before continuing test.
 - b) GOFFPU2 22 Continue test without repeating failed instruction.
 - c) GO##FPU2 23 Output details of failed instruction.

Format:-

- A) After initial error
 GP Addr Address of 1st instruction in Group
 ANS Actual Answer (Double Length).
- B) After GO@23
 Instruction
 let and 2nd Operands
 Expected results.

For complete facilities see T.P. Manual.

1904A MODULE 4.

No. BB006 Sheet 10.7

Iss

NAME

#LBRY

TEST PROG No.

072.01.03

PURPOSE

To take object or Executive mode programs from a LIBRARY tape and punch them out on paper tape or cards.

CORTEM

Steering lines are punched to control each run of the program.

LBRY reads in the steering lines and opens PROGRAM ELIB unless otherwise specified.

Programs are then punched out on desired medium. See T.P. manual for full steering line details.

OPERATING INSTRUCTIONS

- Load appropriate library tape.
- 2. Load Steering lines to P.T.R. or C.R.
- 3. GCALBRY 20 for P.T. or 21 for Cards.
- 4. When first program punched the following message is output:

pyplbry display : Load o/p on reader dealery unit n fix.

This is the invitation to load the punched program for checking. If O.K. message o/p will be

MALERY DISPLAY : name CHECKED OK

When all programs punched and checked the following message is output:

OFFILERY HALTED :- END OF RUN.

See T.P. Manual for full details of:-

- 1. Error messages.
- 2. Rostart procedures.
- 3. Abandozaent.

1904A MODULES 4.

No. BROOF **Sheet** 10.8

1ss *1*.

HAME

IOHS

TEST PROG No.

001.10.00

PURPOSE

To test each of the large orders using variable operands

e.g. MULTIPLY

SHIFTS (LOG & ARITH)

DIVIDE

NORMALISE

DEC BIN

MOVE (126)

BIN DEC

SUM (127)

OPERATING INSTRUCTIONS

1. Load program.

2. Enter program at location determined by order to be tested (See T.P. Maxmel for details).

ERHORS

If error, message o/p will be:-

ZZIOHS: HALTED :- XY
Where XY indicates function in error
(S⊕⊕ T.P. Manual for details).

1904A MODUJE 4.

No. BROO6
Sheet 10.9

Iss

MAUE

MCST

LID No.

9813 (For 1904A)

TEST PROS No.

6033402 (For 1904A)

Purposs

To provide a comprehensive Store test.

METHOD

The program occupies an area in store (D to D+*3777) and tests the remainder of Store around this area working forwards and backwards. Four patterns are used in the tests (see T.P Manual for detail). There are 16 subtests forming a cycle. When a cycle of tests is complete, the program copies itself $^{\circ}4000$ locations up the store and starts again.

OPERATING INSTRUCTIONS

- l. Load Program meing FRZ & CREST routine.
- 2. HOW MANY M? O/P on consolo.
- 3. Type amerer (EG. 32, 64 or 96 as appropriate.

ERROR INDICATION

Basis o/p mossage in format:-

pl

B

TZ

u

H ----- --

Pattorn No.

Test No.

Written Pattern Pattern Read

Forwards or backwards thro' Store

Failed location address

OTHER FACILITIES

See T.P. Manual.

1904A MODULE 4.

No. BB006 Sheet 10.10

155

NAME

PACT

LIB No.

9575

THAT PROG No.

6012202

PURPOSE

To measure the character data transfer rate on the 1904E and 1904A P.A.C.

By using 'TEST HES' switch the S.H.C. may also be tested.

OPERATING INSTRUCTIONS

- l. Load program using FRZ & CREST routine (Timer inhibited).
- 2. Timer ON & P.A.C. clock to RUN.
- 3. Activate desired 'R' line.
- 4. Press Fl or F2 buttons as required by program.

Individual buffers may be tested or several buffers may be tested cimultaneously.

For label of expected results and restart procedure see T.P. Manual.

1904A MODULE 4.

No. BB006 Sheet 10.11

Iss /.

NAME

PM6x

AVAILABLE ON PAPER TAPE

PURPOSE

To cutput on the line printer a POST MORTEM of EXECUTIVE. (E6BM)

PROCEDURE

See notes attached to "Loading Facilities for MK5 EXECUTIVE.

1904A MODULE 4.

No. BB006 Sheet 10.12

Iss

NAME

#SENG (Sort Eng. Lib. Tape)

TEST PROG No.

072.07.01

PURPOSE

To copy an Engineers Library (PROGRAM ELIB tape) putting programs on the tape into the order specified on steering lines input by P.T. or cards.

OPERATING INSTRUCTIONS

- Decide on desired order or programs and punch up steering lines on desired medium.
 (See T.P. Manual for details)
 (of steering line format)
- 2. Load steering lines to reader and put desired Mag. Tapes on line.
- 3. Enter program at:-

loca 20 - steering lines on P.T.
21 - " " Cards.

To abandon run enter at any time at locn 29.

4. The new version is listed in the same way as #ENGL.

See T.P. Manual for error recovery procedure.

Example of steering lines

A program tape has 400 programs. It is required to place 294 after 129 and 308 after 221 (use #ENGL listing to obtain Numbers)

MTIN = PROGRAM ELIB / REEL No. / GEN No.

Mandatory

Both optional, assumed g if omitted. Describes input tape

MIOU = DOCOCCCCCX/JYJY/ZZZE

Optional - Describes tape to be used for o/p. If omitted, a scratch will be opened.

MTRN 5/1000X/1111

Optional - Name to be given to new tape.

If omitted assumes i/p tape name with GEN No.+1

Iss

1.

```
1 - 129
294
130 - 221
308
```

(Note: Switch β unset results in unlisted programs being copied to new tape).

Numbering must always begin with 1, since ##ILIB must be the first program on tape.

1904A MODULE 4.

No. BB006 Sheet 10.14

155

HAME

ZSTEL.

TEST PROG No.

072.16.03

PURPOSE

To sort the descriptions of programs on the Engineers Library using the description in each programs Information block (see #ENGL description in T.P. Manual for detail) into:-

- l. Alphabetic order (Prog Names)
- 2. Numeric order (Prog No's)

Format

AA.BB.M.VV.P

Prog No Version State of Ho proving

M/c

Type

Useful to provide a T.P. Manual Index.

OPERATING INSTRUCTIONS

To obtain a single copy of sorted descriptions on Line Printer

GOZZSTEL 22 - Numeric Sort

GOZZSTEL 23 - Alphabetic Sort

To abandon run

GOSSITEL 29

For a full description of all other facilities offered see T.P. Manual.

1904A MODULE 4.

No. BB006 Sheet 10.15

Iss

NAME

HADAY

REFERENCE

LIBRARY SPECIFICATIONS MANUAL (TP4011)

Purpose

To write a SCRATCH label to tape with Serial No. if a Virgin tape.

OPERATING INSTRUCTIONS

- l. To relabel a tape which has a valid header.
 - a) Load Tape to a deck.
 - b) GlackQMY a O where n = Deck Unit No.
 - c) GOMINGMY 20 Start program.
 The existing label is read and words 1-7 are o/p on console:-

OFFENNY; DISPLAY - HROTSN/NAME/RSN/FGN/XRP (See T.P. 4011 for full details).

d) GOMMOMY 21 - Write Scratch Label Message on console if O.K. OMMOMY; HALTED m SCRATCH

If read only required Unit n may be closed by GOTTIGMY

- 2. To labol a Virgin tape.
 - a) A steering tape containing the serial number(s) must be punched on P.T. or cards.

Format

No's may be Dec or Octal, the latter preceded by an *

EG Two virgin tapes to be labelled with serial no's 8 & "ll

P.T.				Cards		
8nl				8	(Cols	1)
*llnL				%11	(Cols	1-3)
ossaMT				* * * *	(Cols	1-4)
	_	_	_			

No. Range - Decimal 7 digits
Octal 8 digits.

- b) Load Virgin Tape(s).
- c) Load Steering Tape.
- d) $Gl \neq XQMY n \emptyset$ n = Deck Unit No.
- e) GOZZXOMY 28 Steering lines on PT
 29 " " " Cards.
 Selected tape is labelled, if OK message o/p will be:OFXMY: HALTED:- N LABELLED.
- f) If more tapes to be labelled on Same run, re-enter Sequence at (d) When Terminator read, program halts with:
 CZXQMY; HALTED:- OK

1904A MODULE 4.

No. BB006 Sheet 10.16

1ss 1.

NAME

TYA

LIB No.

1201

TEST PROG No.

012.01.02

PURPOSE

To Test correct functioning of all Console Typewriter interrupts and that messages may input and output.

ENVIRONMENT

TYA is an EXECUTIVE MODE program which is loaded using FREEZE & CREST routine.

OPERATING INSTRUCTIONS

To start the program press any Console Push button. The program outputs the name of the button pressed.

i.e. Press INPUT, program outputs IN. After message output, INPUT lamp is lit and a message may be input. Message to be terminated with a NEWLINE operation. The message will output continuously until a console pushbutton is pressed.

Input may be terminated by pressing a console pushbutton.

Ticker must be inhibited.

For fuller details see Test Program Details.

1904A MODULE 4.

No. BB006 Sheet 10.17

Iss

name

#RFPD

TEST PROG No. NOT IN MANUAL.

PURPOSE

To provide a very stringent Hardware F.P.U. test.

OPERATING INSTRUCTIONS

GOFFERFPD 27 to obtain full driving instructions on Line Printer.

1904A MODULE 4.

No. BB006 Sheet 11.1

Iss
/.

E6BM EXECUTIVE

- 1. Some general facts
- 1.1 Purpose of Executive.
 - a) To implement extracodes.
 - b) To control peripherals via B-Line Interrupt System.
 - c) To communicate with operator.
 - d) To 'Time-share' object programs.
- 1.2 Use of core.

Ab solut e	Ø	Datum	Datum	Datum	_	
	Executive	Prog 1	Prog 2	Prog 3	Free Core	† † † † † † † † † † † † † † † † † † †
·				-		Top of Core

- 1.3 Content of Executive Area.
 - a) Hesitation Control Words.
 - b) Tables, in two major groups:
 - i) Concerned with programs.ii) " " peripherals.
 - c) Sub-routines.
 - d) Main coding, with two entry points:-
 - °20 Involuntary entry.
 - *40 Voluntary entry.
- 1.4 Format of Executive on arrival.

Bootstrap. Compiler.

Codeword List.


Executive in 'packages'.

Note that lines in some packages may over-write lines in previous packages - or "TRED" on.

E6BM Executive

General facts (cont)

1.5 Format of Post-mortem, and obtaining print.



- (1) Routine at *377 moves 512 words up.
- (2) Load PM6X by Freeze & Crest.
- (3) lst 2 pages of Exec printed.
- (4) PM6X and bulk of Exec printed, also object program(s).
- (5) Top of core area(s) printed

2.0 A Broad Look at Executive

- 2 major entries:-
- 1) Voluntary (Extracode) at *40:- 'VOL'.
- 2) Involuntary at *20:- 'PERI'.
- 2.1 Voluntary entry. See Diagram 1. General notes.
 - 2.1.1 Before creating *40, hardware has stored X F M N in absolute location 2 N(M) in " 1. In both cases, N(M) is relative.
 - 2.1.2 VOLJ is a table of branch orders, accessed by FO23 (OBEY) using GROUP as a modifier.
 - 2.1.3 TIME is the time-sharing routine, which searches through PLST, the priority list containing a 2-word entry for each member in priority sequences.

 Note the 3 states a program may be in:-

International No. BB006 1904A MODULE 4. Computers Limited Sheet 11.3 155 (GREATLY SIMPLIFIED) DIAG. 1 VOLUNTARY ENTRY TO E68M 1. 40 FUNCTION GROUP DETERMINE VOL VQLJ † 6 <u> † 8</u> G 15 G 16 G07 桊 G 13 G14 G17 F153 F131 G 157 F130, APPROPRIATE **GRO7** REPX DESIRED ROUTINE TEST ILLE PNUS. ROUTINE FP CHECK FOR ILLEGAL ACC CONTROL FLOATING SUSPEND PROGRAM AREA POINT TYPE APPROPRIATE MESSAGE LIMITS O.K. CAN PROGRAM CONTINUE NO CM ANAL COLT CHECK CONTROL AREA FACTS OK NO YES PBCK Peripheral BUSY YES STTR STIM 'SPOUT' & SUSPEND G 15 INITIATE TRANSFER TIME PERI NONE EXAMINE PRIORITY LIST FOUND FOR ACTIVE PROGRAM FOUND PREN ENTER OBJECT PROGRAM * DETAILS OF GOT & GI3 YARY ACCORDING TO FP. HARDWARE FITTED

INVOLUNTARY ENTRY TO EGBM (GREATLY SIMPLIFIED) DIAG. 188 1. *** 20** PERI XPRI NONE SR64 & 65 LOAD & EXAMINE WHO DETERMINE INTERNAL PERIPHERAL Nº DEVICE INT INTERNAL INT ENTER INTERUPT ACHT TICKER ROUTINE MNTR. MONITOR VIA PER D + INT Nº RESV. ILLEGAL CONSOLE TYPEWRITER PERIPHERAL EDS BASIC MT EDIN GINI CHIN STATE OF PERIPHERAL SENSE WHY EDAG EOST CTIH OR CTOT INITIATE END OF HANDLE INPUT OR OUTPUT SUCCESSFUL TRANSFER TRANSFER IF ONE MESSAGE IN QUEUE INT 2 DESUSPEND ANY PROGRAM WAITING TIME NONE FOUND EXAMINE PRIORITY LIST FOR ACTIVE PROGRAM FOUND PREN ENTER OBJECT PROGRAM

1904A MODULE 4.

No. BB006 Sheet 11.5

155

E6BM Executive

- 2.1 Volumbary ontry (cont).
 - a) Suspended the reason is indicated in PLST+1.
 - b) Active PLST+1 = zero.
 - c) Running has been entered via F172.

Only one program may be running at one time, but several may be suspended or active.

- 2.1.4 PREN is a routine of only 2 instructions, the second being F172.
- 2.2 Involuntary entry. See Diagram 2.

General notes:- 2.2.1 *20 is created by hardware.

For each entry to EXEC, all "INTERNAL INTERRUPTS" will be dealt with;

if none of these exist only one peripheral interrupt will be serviced.

- 2.2.2 If no active program is found by TIME, Exec remains in loop, examining state of SR64 and 65. Most likely way out of this loop is TICKER interrupt, initiating "Spring-clean" action.
- 3.0 Tables.
 - 3.1 Those concerning programs. (sample)
 - 3.1.1 Useful single word entries

CUMP Current 'main' program number times 2.

CURP Char.2 as CUMP, Char 3 = member number.

PRGN Copy of CURP, used when changing member.

- 3.1.2 The 'Program Details' group (formerly PROD in E4BM) (see page 34 of "Gray's Elegy").
 - a) DLG Datum, Limit, G Register.
 - b) TOCA Top of Core Area Address
 PMEM Number (times 16) of Last and highest member
 - c) PFOR Exec. Job No. (representing LOAD, DUMP, etc) with associated peripheral number.
 - PLWD Each 3 bits represent a SUB-JOB No; obtained from PLAN table, indexed according to job. "Cycled" as sub-jobs are performed.

1901A MODULE 4.

No. BB006 Sheet 11.6

155

E6BM Executive

3.1.2 (cont)

- d) PSIX These vary according to EXEC job.

 PSEV Usually details about a transfer

 (e.g. address and count for DUMP).
- e) NAME Four characters of name.
 TRUS Used only for Double Slot Trusteds.
- f) MLST 2 words. Memory list for members. (F163's and Flag events)
- g) MOMT 2 words Mode memory for members
- 3.1.3 PLST:- the Priority list

Has a 2-word entry for each member. If member is active, 2nd word is zero (see 2.1.3)
Note current terminology:-

Old Current

Main program Member O

Sub-program 1 " 1
" 2 " 2

Simplification of member system.

Members of a program have same datum, limit, peripherals. Each members of a program have same datum, limit, peripherals. Each appears to have its own accumulators, and may have different priority. The member system overcomes the disadvantage of having only 8 accumulators when using many sub-routines.

Member 7 of a program is a Pseudo member created for Exec action concerning program.

3.2 Tables concerning peripherals.

These are in two groups,

- a) indexed by internal Type number.
- b) " " device number.

Conversion tables are needed to convert external to internal numbers.

International Computers

1904A MODULE 4

NO. BB006 Sheet 11.7

Iss 1.

E6BM Executive

3.2 (cont)

- External Type to Internal Type. a) TTBL -Result is "compacted" number sequence, starting at 1 (therefore Ø means 'no peripheral on site'.)
- External device (socket) to Internal number b) PTBL -Includes Typewriter, Mag Tape Channels and EDS Controls.
- External device (Operators No). Includes decks and OTBL transports.
- 3.2.1 Tables indexed by Type.
 - Count of peripherals of this type PERC
 - Internal device number of first **b**) PERS These two will be used to control the search through device tables.
 - Branch table to appropriate analysis routine. ANAL
- Tables indexed by device number. 3.2.2
 - Interrupt Routine Address. a) PERD
 - Allocation of peripheral (Program & unit number) b) PRDA
- Peripherals may be allocated to program in 3 ways. Note
 - Request block) static allocation
 - ii) GIVE message
 - 111) F156 in conjunction with F151) dynamic allocation. or Open and Close Mode F157
 - External number, qualifier and general transfer c) PRDW information.
 - "Busy" word. Zero if peripheral not busy. d) PRDX
 - PRDY Program using, or waiting for, device.
 - PRDZ Operators number, and properties. f)
 - For typewriter, controls cyclic mesmage buffer CWSA g) For other devices, address of current transfer.
 - Count of current transfer. h) CWSC
 - Control Code, qualifiers, modes. CCS