

Waveform names

The following conventions have been used for 1904E waveforms, there are of course many exceptions.

[ϕ] [Name]	Signals on Standard I/F Cable.
[X, Y or Z] [ϕ]	Fixed Store data for addresses.
[TS] [BA, XA, or YA] [ϕ]	Fixed Store address waveforms.
[TS] [ϕ]	Fixed Store Data waveforms.
[R] [λ] [ϕ]	Register Waveforms (i.e. Staticised data).
[H] [λ] [ϕ]	Highways (i.e. data with more than one source).
[T] [ϕ] [λ (s)] [ϕ]	Clock Pulse, generation, purpose, version.
SAD, SIN, SOUT	Store highways (traditional)
[W] [λ (s)] [ϕ]	Condition waveforms from Dataflow to microprogram.
[C] [λ (s)] [ϕ]	Partially decoded control signals to dataflow.
[D] [λ (s)] [ϕ]	Decoded Control signals to Dataflow.
[E] [λ (s)] [ϕ]	Dataflow control signals.
[PH] [λ (s)] [ϕ]	Signals in hesitation peripheral controls.
[PA] [λ (s)] [ϕ]	Signal in autonomous " "
[F] [λ (s)] [ϕ]	Floating point waveforms.

where :-



- 1) λ (s)
- 2) ϕ
- 3) [----]
- 4) Name

denotes a letter or letters.

" " numeric quantity.

" " mandatory quantity.

" the symbol by which a Standard Interface signal is known.



I.C.T. 1904E Central Control (WGC.01)

Index.

WGCO1/ 1	X3 Address Slice	WGCO1/ 30 ₀	Interlock Logic
" 2	X2 " "	" 30 ₁	Notes on Interlock Logic
" 3	X1 " "	" 30 ₂	Machine confidence checks for 1904/5 - E/F.
" 4	X0 " "	" 30 ₃	" " " " "
" 5	X Condition Decode	" 30 ₄	to 30 ₁₀ (Inc.) Instruction times.
" 6	Y3 Address Slice	" 31	Logic Timing
" 7	Y2 " "	" 32	" "
" 8	Y1 " "	" 33	Store Timing
" 9	Y0 " "	" 34 ₀	" "
" 10	Y Condition Decode	" 34 ₁	" "
" 11	Z2 Address Slice	" 35	T/W Buffer & Serialiser
" 12	Z1 " "	" 36	" " " "
" 13	Z0 " "	" 37	T/W Control
" 14	Z Condition Decode	" 38	" "
" 15	B Address Code	" 39	T/W Push Buttons
" 16	Y Address Code	" 40	T/W Keyboard
" 17	X " "	" 41	Control
" 18	Interrupt Addresses	" 42	Priority
" 19	" " " <i>3 lines</i>	" 43	Control Word encoder
" 20	S & T Field Decodes	" 44	A Stats
" 21	J Field Decode	" 45	Base Address Links
" 22	K Field Decode	" 46	Standard Interface 4
" 23	L FieldD "	" 47	" " 5
" 24	Mill Field Decode	" 48	" " 6
" 25	Q in Field Decode	" 49	" " 7
" 26	Q out Field Decode	" 50	" " 8
" 27	Misc. Field Decode	" 51	" " 9
" 28	EXM, DL, Hocter		
" 29 ₀	Setting up instructions		
" 29 ₁	" " "		
" 29 ₂	" " "		
" 29 ₃	" " "		
" 29 ₄	" " "		
" 29 ₅	" " "		
" 29 ₆	" " "		


E.C.T. ENGINE CENTRAL CONTROL (TYPE 01)


INDEX

WCC01/304 to 3010 (INCLUDING) INSTRUCTION TIMES

WCC01/		WCC01/31	LOGIC TIMING
1	X3 ADDRESS SLICE		
" 2	Y2 " "	" 32	" "
" 3	X1 " "	" 33	STORE TIMING
" 4	Y0 " "	" 34	" "
" 5	X CONDITION DECODE	" 34.1	" "
" 6	Y3 ADDRESS SLICE	" 35	T/W BUFFER & SERIALISER
" 7	Y2 " "	" 36	" " " "
" 8	Y1 " "	" 37	T/W CONTROL
" 9	Y0 " "	" 38	" "
" 10	Y CONDITION DECODE	" 39	T/W PUSH BUTTONS
" 11	Z2 ADDRESS SLICE	" 40	T/W KEYBOARD
" 12	Z1 " "	" 41	CONTROL
" 13	Z0 " "	" 42	PRIORITY
" 14	Z CONDITION DECODE	" 43	CONTROL WORD ENCODER
" 15	B ADDRESS DECODE	" 44	A STATS
" 16	Y " "	" 45	BASE ADDRESS LINKS
" 17	X " "	" 46	STANDARD INTERFACE 4
" 18	INTERLUPT ADDRESSES	" 47	" " 5
" 19	" " "	" 48	" " 6
" 20	S & T FIELD DECODES	" 49	" " 7
" 21	J FIELD DECODE	" 50	" " 8
" 22	K FIELD DECODE	" 51	" " 9
" 23	L FIELD DECODE		
" 24	MILL FIELD DECODE		
" 25	Q IN FIELD DECODE		
" 26	Q OUT FIELD DECODE		
" 27	MISC. FIELD DECODE		
" 28	REM, DL, HOOPER.		
" 290	SETTING UP INSTRUCTIONS		
" 291	" " "		
" 292	" " "		
" 293	" " "		
" 294	" " "		
" 295	" " "		
" 296, 297, 298 & 299, 300	" " "		
300	INTERLOCK LOGIC		
" 301	NOTES ON INTERLOCK LOGIC		
" 302	MACHINE CONFIDENCE CHECKS FOR 1901/5-R/R		
" 303	" " " " " "		

SUB	Iss	1	2	3	4	5	6	7
ACW	0486	0851	0108	1519	1535	1550	1563	
DATE	19/6/67	29/9/67	13/1/67	24/5/68	22/7/68	18/1/68	23/9/68	






FUNCTION














Always Positive

ADDRESS SLICE

WE

ISS





















S & T FIELD DECODES

WGCOI/20

ISS	1	2	3							
0836	0929	0964	1563							
DATE 11/9/67	19/1/68	16/3/68	23/9/68							







2/60
 ← 2CW → 3A1

J FIELD DECODE

ISS	1																		
036	0929																		

WGCO1/21



*Front panel
- 10 W5*

SUB	ISS	1	2	3	4								
ACW	0836	0876	0929	0964	1545								

1904B SETTING UP INSTRUCTIONS


FIXED POINTS

a) Voltage supplies - these supplies must be set when the machine supplies are at nominal

<u>Package</u>	<u>Position</u>	<u>Setting</u>	
237	C3/1	+ 1.6V	Initial Setting
	C3/2	-18V	
755	C4/1	+ 2.4V	
	C4/2	+ 1.3V	
759	C5/1	- 4.7V	
	C5/2	Unused	
	C5/3	- 1.8V	

NOTE:- C3/1 is the Read Amplifier Sensitivity and must be set to the middle of its working range measured using FLIT and FLIT + HNS. The working range should be $\geq 1V$

b) TIMINGS





Times in NSEC

Read Strobe is set to the middle of a '1' out of bit 24, measured with a current probe on IB3A/15L

(N) Number of tap on 745 in IB31


c) NOMINAL SETTINGS OF 1B51




Direction of Delay

Number of Tap



1B51 NOMINAL SETTINGS




1D6 745
Fixed Store Timing



1B6 745
Core Store Timing




1B5/1 758
EOW Delay



1B5/2
EOR Delay


WGC 01/20

SUB	155	1	
ACW	1410	1538	




IF25/1 758
C LINE Delay

IF25/2
T Pulse Width.



IE26
Accumulator Access



WGC 01/29₂

SUB	ISS	1	
ACW	1519	1550	
ACD	-		
DATE	24/5/68	19/8/68	

REF & REM. STORES INSTRUCTIONS
REV. 1/7, 1965 P. 2

✓ = USED AND REQUIRES SETTING

BASIC			REMOTE			SPEED
ROW	ROW	SFA	ROW	ROW	SFA	
✓	✓	-	✓	✓	-	1.0mc
✓	-	-	✓	✓	✓	6.0mc

THE ABOVE TABLE INDICATES HOW THE VARIOUS SIGNALS FROM THE STORES ARE USED, AND THIS NEED BE SET UP.
 REMOTE ROW & ROW IS ADJUSTED IN SAME MANNER AS FOR BASIC STORE (25). SFA IS SET IN STORE.
 IS SET AS EARLY AS POSSIBLE ON DELAY BOARD, FOR FAST REMOTE STORES.
 IS GIVEN BY FAST STORE, IN CONTINUOUS CYCLES ONLY, VIA DIFFERENT PINS THAN 1.0mc STORE.
 ALL PULSE WIDTHS 150 - 200 nsecs.

CORRELATION OF PROCESSOR/STORE NAMES


C. P. U. / ESU	FABRITEX	LOCKHEED	PLESSEY
SRWU + SRWL + SRWS +	END READ	DATA AVAIL	END READ
SRWU + SRWL + SRWS +	END WRITE	-	END WRITE
SFEWU + SFEWU +	-	WRITE TIMING	-
SFA +	-	STORE BUSY	-
SFAU + SFAL +	LINK IN J2 / 69 (66)	-	LINK IN J2 / 65 (66)

REV 01/ 29

REV	155	1
REV	1549	1550
REV		

SETTING EOR and EOW IN PLESSEY 3D CORE STORES.

PLESSEY DELAY LINES



EOR

Package Type 543 in 5/16

The wire attached to Pin 9 is the timing of END READ 1 which determines the Front Edge of EOR. The wire attached to Pin 8 is the timing of END READ 2 which determines the Back Edge of EOR.

Nominal Settings: END READ 1 Tap 9
 END READ 2 Tap 21

WGC 01/29.

SUB	ISS	1	2
ALN	1519	1535	1550
ACD			
DATE	24/5/68	22/7/68	19/8/68

295

60W Package type 543 in 5/15


Pin 7 END WHITE 1 Front Edge Nominal Tap 51
Pin 25 END WHITE 2 Back Edge Nominal Tap 64

FABRITEX L. S. STORE

 DR 845 PACKAGE in C29

EOR

FABRITEX E.O.R. C29 A30




Nominal Setting 'L'

Delay Line 2, Rail 9, Pin 19 determines the front edge of EOR

60W 845 PACKAGE in C31

FABRITEX E.O.W. C31 A32



Nominal Setting 'D' ^{Remote} _{Local}

The Link may be replaced by a Mod.


WGC 01/29s

B	154	1	2
AGW	1517	1535	1550
AD			
DATE	10/15/68	20/1/68	19/3/68

LOCKED 650NS


FOR. SET SIDE ON PACKAGE C2 TP/3 WHICH HAS A NOMINAL SETTING OF TAP 42. WIDTH IS SET TO 200NS BY POT-3 ON H5.

HOW. SET SIDE ON C2 TP/5 WHICH IS SET AS EARLY AS POSSIBLE AND LEVES AN END OF WRITE ONLY USED WHEN IN REMOTE POSITION. THE ONLY CRITERIA IS THAT WHEN SO SET, FOR IN MACHINE MUST HAVE GONE AWAY BEFORE TRUE EOW POPS OUT OF D3/2.



PLASSETY 2 1/2 D

FOR.	SET SIDE IS ON BOARD A7/ TAP 7	<u>DILIC</u>
	RESET SIDE IS ON BOARD A9/ TAP 1	I/C
		14
		6
HOW	SET SIDE IS ON A8/ TAP 27	12
	RESET SIDE IS ON A9/ TAP 42	4



ALL DILICS AND TAPS ARE SIGN WRITTEN.
NOTE THIS NOMINAL FOR HOW WOULD NOT SUIT A REMOTE STORE.
REFER TO SETTING UP INSTRUCTIONS.

WGC 01/29

SUB	ISS	1	2
ACW	1519	1535	1550
ADD			

Check the following timings with FLIT running where possible. If any delay needs to be changed more than one tap then the reason must be thoroughly investigated.

Delay Line 1D6 (Trigger 1D5/2+)

Tap 1

Ensure that all BA signals (1B14/1 - 1B14/16) are true before Y Strobe (1B30/3) is negative.

Tap 4

TCD2+ (1D22/3) should go negative at least 50ns before FS data bit 25 (1B35/3) goes negative.

Tap 3

This is the machine clock and should be 1 tap later than tap 4. The third generation clock should be at the same time as the earliest decode changes.

Tap 2

TSR+ (1D9/2) should go negative after ACCS+ (1E29/2) [or STORE - (1E23/2) when no ACCS] goes negative to prevent 1E7/6 and 1E14/1 from snigging and must never be on a tap earlier than TCD2+ (tap 4)

Tap 5

Should be set so that no negative snigs appear in TEN+ (1D11/9) which is a stretched version of TSR+ (1D9/2) (see 29g ES tap 1)

Tap 6

TRK- (1D9/5) must go negative after BUSYB+ (1D10/4) has gone positive.

1D4/2 Bottom pot on 772 package THA-

INTOK+ (1D9/3) goes negative at the same time as Y Strobe (1B30/3) goes positive.

WGC 01/297

SUB	ISS						
ACW	4550						
ACD	-						
DATE	19/8/68						

Delay Line 1E6

Tap 1 (Trigger 1E10/3+)

All 'Jangle' on SENU- (2F2/4) must have ceased by the time of SCI+ (1E1/5). Adjusted by TEN+ (Tap 5 on 1D6). Only adjust tap 1 if it is impossible to move TEN+ late enough. If there is only one store use SENL- (2F2/1).

Tap 2 (Trigger 1E6/3-)

SOUT24L- (2G9/3) must be true at the time of SWCI+ (1E8/6).

Tap 3 (Trigger 1E10/3+)

Set the width of SCI+ (1E1/5) to be 150 nS, with no SMAC connected.

Tap 4

ACC-B+ (1E17/5) should go positive just after WSAD <8+ (2A1/1) goes positive with ACCS ON. ^{2/4.}

Tap 5 (Trigger 2C25/1+)

1E6/5 should go negative just after SINH- (2F2/6).

Tap 6

See Note on EOW in Core Store.

EOB IN CORE STORE (Trigger 1D10/4+)

The width of EORC- (1E15/1) should be 200-300nsec.

SIN-B- (2C23/3) should go negative after the last data bit (2C2 & 2D2) goes negative.

(NOTE: A nominal setting is used for FABRITEK Stores which have a very fast access, cycle init. to DATA in B REG = 750 NS).

EOB For ACCS (Trigger 1E23/6+)

Tap 2

ACC- B+ (1E17/5) should be 150nS wide when ACCS- (1E22/9) is present.

Tap 1

ACC-B- (2A1/3) should go negative after the last HXB- (Slices WCCQ2).

1E5/2 Parity Checking (Trigger 1E19/2+)

C. Check that PGEN+ (2B10/3) and PGEN- (2B10/2) are true before SPAR- (2F6/12).

EOW In Core Store (Trigger 2G12/7-)

The width of 1E15/6 should be 200 - 300 nsec. (150NS in Lockheed).

Insert in address 0 *25252525 and

in address 1 *52525252

obey a 111 0/1 order on the Handkeys.

For a 1.8uSec store SOUT- (say 2C5/5) should change 1.75uSec after SCI+ (1E1/5) on the first of the two WRITE cycles.

For a 650nS Store SOUT- should change 650nS after SCI+ (Adjust 1E6/6) and EOW+ (1D3/2) must be later than EORC- (1E15/1) disappears.

1E5/1 EOW IN MACHINE (Trigger 2G12/7-)

Obey a 100 0/0 order on the Handkeys

SNR+ (1E1/3) should go negative either 650ns or 1.8uS after SCI+ (1E1/5) on the WRITE cycle.

SUB	155
ACW	1550
DATE	19.8.68

WGC 01/29₈

LOGIC TIMINGS (Trigger 1D5/2)

Set 1D4/2 to be -4.5v measured with an AVO
772 Package in 1D4

L0 Fixed should be set to be about 620-650ns by replacing
the top potentiometer by fixed resistors or wire.

L0 Variable should be set as fast as possible.

L1 & L2 Variable (Potentiometers 6 & 7) should be set so
that the machine just works with FLIT and nominal voltages.

L1 and L2 fixed (Potentiometers 2 & 3) should be set 10% slower.

The times should be L1 fixed $\approx 750\text{ns}$
L2 fixed $\approx 820\text{ns}$

Potentiometers 2 & 3 should then be replaced by fixed resistors
to give the same timings.

L3 fixed and variable (potentiometers 4 & 8) should be set to
1 μSec . Potentiometer 4 should then be replaced by a resistor
to give the same timing.

Any machine needing settings significantly different must be
investigated more closely.

The times should be measured by accessing a single fixed store
address.

L0	5, 16, 5
L1	0, 17, 5
L2	3, 1, 4
L3	3, 13, 3

SUB	155
ACW	1550
DATE	19.8.68

WGC 01/29₉

1904/5 E/F MAINTENANCE ROUTINE.WEEKLYW1 Systems Margins

1 hour

The system is to be loaded with ~~Flit~~ Flit and normal mode programmes to exercise all allocated peripheral channels simultaneously. It should be ensured that programmes are spread over the whole of the core store. There should be no failures with the power rails set to the following margins in turn.

- a) All +6v supplies at +6.6v
- b) All +6v supplies at +5.4v
- c) All -6v supplies at -6.6v
- d) All -6v supplies at -5.4v
- e) All -28v supplies at -29.2v
- f) All -28v supplies at -26.6v

Voltages should be measured in the backwiring using an AVO, and each parameter should be held at its margin for 5 minutes.

1/2 hour

W2 Check fans for correct operation.

MONTHLYM1 Performance tests

30 minutes

Run the programmes TTOL, TIME, ~~POWU~~ POWU and if hardware Floating Point is fitted ~~GIBS~~ GIBS. Compare the outputs with those listed in the machine logic drawings.

M2 Core Store Margins

10 minutes for first store, 5 minutes each subsequent store)) Using the core store test programme at the end of) NCRs (shortly to be re-issued as a separate programme)) establish that no faults occur with each switched core store parameter separately in the marginal condition.

M3 Fixed Store Margins

5 minutes

Using Flit with timer running and monitoring test point on 237 package, no fails should occur with the read amplifier bias $\pm 0.5v$ on nominal. Repeat with hesitation switched on.

M4 Central Processor Margins

30 minutes

Using Flit, with timer running, establish the following margins:-

- a) All +6v supplies at 6.8v
- b) All +6v supplies at 5.2v
- c) All -6v supplies at 6.8v
- d) All -6v supplies at 5.2v
- e) All -28v supplies at 29.6v
- f) All -28v supplies at 26.4v

Repeat with hesitation switched on. Voltages should be measured in the backwiring using an AVO.

5 minutes

M5 Machines with WGA 07 only (Slow Floating Point)
As in M4 but additional vary -6 variable supply ± 1 volt.


M6 Filters

Clean Air Filters.

M7 Carry out W1, opening & closing all logic doors whilst so doing.

6 monthly

Air Filters Replace all air filters.



WGC 01/304

SUB	ISS
ACV	1519

NOTES ON INTERLOCK LOGIC.

- A) TCA Resets unused fixed store address state.
- B) PSC0 Timed to occur when the the decoded fixed store address is true.
- C) TCR Masks snigs at the time the fixed store speaks.
- D) TCD Resets unused PS data state. OUTPUT 1255
- E) TIG0 Machine clock, set to occur just before the decodes collapse as a result of TCD.
- F) TEN Sets a time for the core store enable to be decoded before a store cycle Initiate can be given.
- G) Wait for the core Store Data during a core store read.
- H) Time a delay dependent on the Mill Operation being carried out.
- I) Wait for parity to be calculated before writing to the Accumulators
- J) When unloading the Floating Point it waits for Data and Parity.
- K) Waits for the store accept which is important if SMAC is being used.
- L) Waits for the previous store cycle to finish
- M) Prevents the machine clock overwriting the B register before the core store store has completed writing.

WCC 01/56

SUB	ISS		
ACW	1519		

MACHINE CONFIDENCE CHECKS

FOR
1904/5-1/7

Criteria

1.1. Performance Figures

These shall meet the targets laid down as per WSC01/30.

1.2. Margin Tests

The appropriate programs shall be run for five minutes at each setting of the margins without failure. All voltages are to be measured in the back wiring using a calibrated Avometer.

1.3. Overall Criteria

The tests are to be carried out in the order shown and will be continuous. That is, there shall be no interruption of the tests other than normal breaks between shifts. The failure of any one test will necessitate the repetition of all those tests which cover aspects of the machine which are likely to have been affected by the cause and rectification of the failure.

TIMINGS

2.1. Logic Beat Timings

Check that these are set up as per WGC01/29 0-6.

2.2. PAC Timings

Check that these are set up as per WGC07/PAC/3.

PERFORMANCE TESTS

Run the programs TTOL, TIME, PAC-T, # POWU, Bamford mix and if hardware floating point is fitted run also # GIBS.

Margins Tests

During these tests whilst the voltages/current are still at nominal and the appropriate programs are running all doors shall be opened and closed and the packages vibrated in a sensible manner to test for intermittencies.

4.1. Core Store Margins with C.P.U.

Programs-NCR Store Tests.

Margin settings-a) Each switched Core Store Parameter separately in the Marginal Condition.

4.2. Fixed Store Margins IC3/1

Programs-FLIT with timer running.

Margin Settings a) nominal plus 0.5V.
b) nominal minus 0.5V.

Repeat with hesitations switch on.

4.3. C.P.U. Margins

Programs-FLIT with the timer running.

The voltage over the whole machine should be varied at the same time.

Margin Settings a) +6V set to +6.5V
b) +6V set to +5.2V
c) -6V set to -6.5V
d) -6V set to -5.2V
e) +25V set to +25.5V
f) -25V set to -25.5V

Repeat with hesitations switched on.

WGC01/30

Table with multiple columns and rows, likely a log or data table, partially obscured by noise and artifacts.

4.4. Slow F.P.U.

Additional to Section 4.3.

Margin Settings a) - 6V Variable Supply nominal plus 1V
b) - 6V Variable Supply nominal minus 1V

4.5 PAC Margins

Program - PAC-B. To be run on every PAC channel, and with Test Hesitations on channel 4. Margin settings - as in 4.3.

4.6. System Margins

Programs - The system is to be loaded up with normal mode test programs so as to exercise all allocated peripheral channels simultaneously. This shall be carried out in two stages if there are more than 8 channels. FLIT should be one of the programs and it should be ensured that the programs are spread over the whole area of Core Store.

Margin Settings. a) + 6V set to + 6.6V
b) + 6V set to + 5.4V
c) - 6V set to - 6.6V
d) - 6V set to - 5.4V
e) - 28V set to -29.2V
f) - 28V set to -26.6V

SUB	ISS				
ACW	1535				

1904/5 R/T PERFORMANCE

The figures obtained by running the Normal Mode Programs #POWU and #GIBSON, with no other program running, will be less than those listed below.

<u>1904/5E</u>					<u>1905/5F</u>			
-RSU	+RSU	-RSU	+RSU		-RSU	+RSU	-RSU	+RSU
-ACC's	+ACC's	-ACC's	+ACC's		-ACC's	+ACC's	-ACC's	+ACC's
< 6350	6800	5300	5600	# POWU u Secs (RAMFORD)	< 4550	5550	4300	4850
< 570	610	520	560	# GIBSON u Secs (GIBSON MIX)	< 360	430	340	400

1904/5 R/T PERFORMANCE

1. Instruction Times

The times quoted $\pm 5\%$ are those measured by an Executive Mode Program (TIME). The instruction time quoted includes the preparation of order time.

It should be noted that there is a $\pm 2\%$ tolerance of the Timer Interrupts.

2. The Slow Floating Point Unit Times $\pm 5\%$

Phases 1, 2 and 3 are performed inside the processor and phase 4 inside the F.P.U. Phase 4 cannot start until phase 3 is complete, and the next phase 3 cannot start until phase 4 is complete, but phases 1 & 2 can be performed in parallel with phase 4.

3. The Fast-Floating Point Unit Times $\pm 5\%$

Phase 1, 2 and 3 are performed inside the processor and phase 4 inside the F.P.U. Phase 4 cannot start until phase 3 is complete, and the next phase 3 cannot start until phase 4 is complete, but phases 1 and 2 can be performed in parallel with phase 4.

But in Normal Mode the F.P.U. has a buffer which can queue 1 phase 3 (Load) in Add/Subtract and Division.

WGC 01/30

SUB	ISS	1	
ACW	1535	1563	
ADD			
DATE	10/7/61	10/7/61	

1904E INSTRUCTION TIMES μ Secs

1904F INSTRUCTION TIMES μ Secs

-RSU -ACC's	+RSU -ACC's	-RSU +ACC's	+RSU +ACC's	ORDER	-RSU -ACC's	+RSU -ACC's	-RSU +ACC's	+RSU +ACC's
1.8	1.9	1.0	1.0	MODIFICATION	1.3	1.7	0.9	0.9
5.4	5.9	3.7	4.1	000	2.9	3.9	2.8	3.5
6.4	7.0	4.9	5.5	001	4.5	6.0	4.1	5.0
5.8	6.6	4.7	5.2	002	4.0	5.1	3.9	4.8
6.4	7.0	4.9	5.5	003	4.5	6.0	4.1	5.0
5.4	5.9	4.7	4.6	004	3.3	4.5	3.3	4.1
6.4	7.0	4.9	5.5	005	4.5	6.1	4.1	5.1
5.8	6.6	4.7	5.2	006	4.0	5.1	3.9	4.8
6.4	7.0	4.9	5.5	007	4.5	6.0	4.1	5.0
5.4	5.9	4.8	5.3	010	3.6	4.5	3.5	4.3
6.4	7.0	5.0	6.0	011	4.5	6.0	4.2	5.2
5.8	6.6	4.9	5.4	012	4.0	5.2	3.6	4.3
6.4	7.0	5.0	6.0	013	4.5	6.0	4.2	5.2
5.4	5.9	4.8	5.3	014	3.6	4.5	3.6	4.3
6.4	7.0	5.0	6.0	015	4.5	6.0	4.2	5.2
5.8	6.6	4.9	5.4	016	4.0	5.2	3.6	4.3
6.4	7.0	5.0	6.0	017	4.5	6.0	4.2	5.2
6.4	7.0	4.9	5.5	020	4.5	6.0	4.1	5.0
6.2	6.9	4.8	5.4	021	4.4	5.9	4.0	4.9
6.4	7.0	4.9	5.5	022	4.5	6.0	4.1	5.0
1.8	1.9	1.8	1.9	023	1.5	1.7	1.5	1.7
5.4	5.9	4.0	4.5	024	3.2	4.4	3.2	4.1
6.4	7.1	5.2	5.9	025	4.5	5.7	4.4	5.3
6.0	6.5	5.5	6.0	026	4.7	5.8	4.7	5.6
5.4	5.9	4.7	5.2	027	3.9	5.0	3.9	4.8
6.4	7.0	5.0	6.0	030	4.5	6.0	4.2	5.2
6.4	6.9	4.9	5.9	031	4.4	5.9	4.1	5.1
6.4	7.0	5.0	6.0	032	4.5	6.0	4.2	5.2
4.0	4.6	4.0	4.6	033	2.7	3.5	2.7	3.5
6.3	6.8	4.8	5.8	034	4.3	5.8	4.0	5.0
6.3	6.8	4.8	5.8	035	4.3	5.8	4.0	5.0
8.5	9.6	7.8	8.6	036	6.6	8.0	6.3	7.2
6.3	6.8	4.8	5.8	037	4.3	5.8	4.0	5.0
25	26	21	22	040	22	24	21	22
26	27	22	23	041	23	25	22	23
25	26	21	22	042	22	24	21	22
17	19	12	13	043	12	16	11	13
32	33	28	27	044	28	31	27	28
36	37	32	31	045	32	35	31	32
31	32	28	28	046	28	30	27	28

WGC 01/306

SUB	155		
ACW	1535		

1904E INSTRUCTION TIMES in Secs

1904F INSTRUCTION TIMES in Secs

-RSU	+RSU	-RSU	+RSU
-ACC's	-ACC's	+ACC's	+ACC's
25.9	27.5	22	23.3
4.3	4.8	3.8	4.2
3.6	4.1	3.2	3.5
4.3	4.8	3.8	4.2
3.6	4.1	3.1	3.5
4.3	4.8	3.8	4.2
3.6	4.1	3.1	3.5
4.3	4.8	3.8	4.2
3.6	4.1	3.1	3.5
5.4	6.0	3.8	4.2
5.4	6.0	3.8	4.2
5.4	6.0	3.8	4.2
5.4	6.0	3.8	4.2
5.4	6.0	3.8	4.2
5.4	6.0	3.8	4.2
5.4	6.0	3.8	4.2
5.8	6.2	4.4	4.8
5.8	6.2	4.4	4.8
5.5	6.0	4.3	4.8
5.3	6.0	5.1	5.5
2.4	2.7	2.4	2.7
4.1	4.7	3.0	3.4
4.7	5.1	3.2	3.6
4.1	4.7	3.0	3.4
4.7	5.1	3.2	3.6
4.1	4.5	3.0	3.4
4.7	5.1	3.2	3.6
4.1	4.5	3.0	3.4
4.7	5.1	3.2	3.6
5.4	5.9	3.6	4.0
←+0.65(N-1)→			
9.1	10.0	5.6	6.1
←+0.65(N-1)→			
5.9	6.5	4.3	4.7
←+0.65(N-1)→			

ORDER
047
050 N
050 Y
052 N
052 Y
054 N
054 Y
056 N
056 Y
060 N
060 Y
062 N
062 Y
064 N
064 Y
066 N
066 Y
070
072
074
100
101
102
103
104
105
106
107
110
111
112

-RSU	+RSU	-RSU	+RSU
-ACC's	-ACC's	+ACC's	+ACC's
20.6	23.8	19.6	21.4
3.9	4.2	3.8	4.0
3.2	3.5	3.1	3.3
3.9	4.2	3.8	4.0
3.2	3.5	3.1	3.3
3.9	4.2	3.8	4.0
3.2	3.5	3.1	3.3
3.9	4.2	3.8	4.0
3.2	3.5	3.1	3.3
3.7	4.6	3.5	4.0
4.0	4.6	3.7	3.9
3.7	4.6	3.5	4.0
4.0	4.6	3.7	3.9
3.7	4.6	3.5	4.0
4.0	4.6	3.7	3.9
4.3	5.1	4.1	4.6
4.6	5.1	4.4	4.6
4.5	4.9	4.3	4.5
5.2	5.5	5.1	5.3
2.3	2.5	2.3	2.5
2.8	3.6	2.7	3.2
3.3	4.4	2.9	3.4
2.8	3.6	2.7	3.2
3.3	4.4	2.9	3.4
3.3	4.4	2.9	3.4
2.8	3.6	2.7	3.2
3.3	4.4	2.9	3.4
2.8	3.6	2.7	3.2
3.3	4.4	2.9	3.4
3.5	4.5	3.3	3.8
←+0.65(N-1)→			
5.8	7.4	5.3	5.8
←+0.65(N-1)→			
4.3	5.2	4.2	4.5
←+0.65(N-1)→			

1904E INSTRUCTION TIMES μ Secs

1904F INSTRUCTION TIMES μ Secs

-RSU	+RSU	-RSU	+RSU	ORDER	-RSU	+RSU	-RSU	+RSU
-ACC'S	-ACC'S	+ACC'S	+ACC'S		-ACC'S	-ACC'S	+ACC'S	+ACC'S
9.2	10.0	5.6	6.1	113	5.8	7.4	5.3	5.8
← 0.65(N-1) →					← 0.65(N-1) →			
8.6	9.2	6.7	7.2	114	6.7	7.4	6.5	6.9
← 0.82N →					← 0.82N →			
9.9	11.0	6.9	7.4	115	7.2	8.5	6.6	7.1
← 0.82N →					← 0.82N →			
26.6	29.0	23.0	24.3	116	23.0	25.5	22.0	23.4
+7.8(N-1)	+8.4(N-1)	+7.8(N-1)	+8.3(N-1)		+7.4(N-1)	+8.0(N-1)	+7.4(N-1)	+8.0(N-1)
4.9	5.3	4.9	5.3	117	4.5	4.8	4.5	4.8
4.7	5.1	3.2	3.6	120	3.3	4.4	2.9	3.4
4.6	5.0	3.6	4.0	121	3.5	4.3	3.3	3.8
4.7	5.1	3.2	3.6	122	3.3	4.4	2.9	3.4
2.4	2.6	2.4	2.6	123	2.0	2.5	2.0	2.5
9.2	9.6	8.2	8.5	124	7.9	8.6	7.8	8.3
3.0	3.3	3.0	3.3	125	2.6	3.1	2.6	3.1
16.2	18.0	15.5	16.3	126	13.4	14.9	13.0	14.1
+3.6(N-1)	+3.8(N-1)	+3.6(N-1)	+3.8(N-1)		+2.5(N-1)	+3.7(N-1)	+2.5(N-1)	+2.7(N-1)
10.6	12.0	9.1	10.0	127	9.1	10.2	9.0	9.5
+1.8(N-1)	+1.9(N-1)	+1.8(N-1)	+1.9(N-1)		+1.6(N-1)	+1.7(N-1)	+1.6(N-1)	+1.7(N-1)
20.1	10.5	9.0	9.4	170N=1	6.6	7.7	6.4	7.3
5.7	5.8	4.6	4.7	170N≠1	4.4	5.0	4.3	4.7
4.2	4.3	3.7	3.7	171	3.8	4.7	3.5	3.9
9.0	9.2	30.0	32.7	172-FPU	7.5	9.5	22.0	28.0
17.2	17.4	38.0	40.9	172+FPU	13.5	16.5	28.0	35.0
5.4	6.5	5.4	6.5	173	4.8	6.1	4.8	6.1
10.8	11.4	9.1	9.4	174	9.1	10.1	8.7	9.1
4.7	4.8	4.2	4.2	177	4.0	4.9	3.7	4.1
7.2	7.5	32.8	36.4	INTERRUPTS -FPU	5.4	6.4	23.0	29.0
+7.3	→			+FPU	9.4	10.7	28.0	34.5
+6.1	→			MACRO INTS	+7.0	+8.0	+7.0	+8.0

WGC 01/307

SUB	ISS		
ACW	ISS		

1904E INSTRUCTION TIMES in Secs

1904F INSTRUCTION TIMES in Secs

-RSU -ACC'S	+RSU +ACC'S	-RSU +ACC'S	+RSU +ACC'S	ESM CORRECTION FACTORS	-RSU -ACC'S	+RSU -ACC'S	-RSU +ACC'S	+RSU +ACC'S
+1.1	+1.3	+1.0	+1.0	060	+1.2	+1.6	+0.9	+0.9
+1.1	+1.3	+1.0	+1.0	062	+1.2	+1.6	+0.9	+0.9
+1.1	+1.3	+1.0	+1.0	064	+1.2	+1.6	+0.9	+0.9
+2.2	+2.5	+2.1	+2.1	066	+2.1	+2.3	+2.1	+2.1
RJM CORRECTION FACTORS								
+1.8	+2.0	+1.8	+2.0	050	+2.0	+2.0	+2.0	+2.0
+2.2	+2.6	+2.2	+2.5	051	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	052	+2.0	+2.0	+2.0	+2.0
+2.2	+2.6	+2.2	+2.5	053	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	054	+2.0	+2.0	+2.0	+2.0
+2.2	+2.6	+2.2	+2.5	055	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	056	+2.0	+2.0	+2.0	+2.0
+2.2	+2.6	+2.2	+2.5	057	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	060	+2.0	+2.0	+2.0	+2.0
+2.3	+2.6	+2.3	+2.5	061	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	062	+2.0	+2.0	+2.0	+2.0
+2.3	+2.6	+2.3	+2.5	063	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	064	+2.0	+2.0	+2.0	+2.0
+2.3	+2.6	+2.3	+2.5	065	+1.9	+2.3	+1.9	+2.3
+1.8	+2.0	+1.8	+2.0	066	+2.0	+2.0	+2.0	+2.0
+2.3	+2.6	+2.3	+2.5	067	+1.9	+2.3	+1.9	+2.3
+3.4	+3.4	+3.4	+3.4	070	+3.4	+3.4	+3.4	+3.4
+3.7	+3.9	+3.7	+3.9	071	+3.3	+3.8	+3.3	+3.7
+1.3	+1.2	+0.8	+0.7	072	+1.0	+1.3	+0.8	+0.8
+2.0	+2.2	+2.0	+2.0	074	+2.0	+2.0	+2.0	+2.0
+2.2	+2.8	+2.2	+2.5	075	+1.9	+2.3	+1.9	+2.3
HESITATION TIMES								
8.5	9.4	8.5	9.4	CH IN	4.6	6.1	4.6	6.1
8.1	9.0	8.1	9.0	CH OUT	4.9	6.3	4.9	6.3
14.4	15.0	14.4	15.0	WD IN	10.9	12.0	10.9	12.0
15.4	15.3	15.4	15.3	WD OUT	11.2	12.6	11.2	12.6
← +7.2 →				CWR	+2.8	+3.8	+2.8	+3.8
← +4.7 →				W/C	← +4.7 →			

SUB	ISS		
ACW	1635		

1905E

F.P.U. TIMES

1.8 μ s Store - Slow F.P.U.

<u>PHASE 1</u>		<u>μs</u>
FETCH INSTRUCTION	FROM STORE DIRECT	1.8
	FROM STORE VIA SEU	1.9

<u>PHASE 2</u>		
MODIFY N ADDRESS	ACC. IN STORE DIRECT	1.8
	ACC. IN STORE VIA SEU	1.9
	ACC. IN H/A ACC.	1.0

<u>PHASE 3 (130-136)</u>		
LOAD DOUBLE LENGTH OPERAND		6.1

<u>PHASE 3 (137)</u>		
UNLOAD DOUBLE LENGTH OPERAND		6.1

PHASE 4

EXECUTION TIMES

	130	131	132	133	134	135	136	137
	E'code	E'code					0	0
MIN/N			7	7	24	45		
MAX/N			44	44	25	49		
MIN/U			7	7	24	46		
MAX/U			79	79	27	84		

/N= NORMALISED OPERANDS	}	ASSUME ANSWER
/U= UNNORMALISED OPERANDS		HAS TO BE
MIN= MINIMUM CALCULATION		NORMALISED
MAX= MAXIMUM CALCULATION		

WGC 01/309

WGC 01/

SUB	155	
ACW	1535	


19057

750 n sec Store. - Fast F.P.U.

<u>PHASE 1</u>		<u>μ Sec</u>
FETCH INSTRUCTION	FROM STORE DIRECT	1.15
	FROM STORE VIA SEU	1.45
<u>PHASE 2</u>		
MODIFY N ADDRESS	ACC.IN STORE DIRECT	1.15
	ACC.IN STORE VIA SEU	1.45
	ACC.IN H/A ACC.	0.9
<u>PHASE 3 (130-136) (LOAD)</u>		
LOAD DOUBLE LENGTH	FROM STORE DIRECT	4.0
OPERAND	FROM STORE VIA SEU	4.5
<u>PHASE 3 (137) (UNLOAD)</u>		
UNLOAD DOUBLE LENGTH	TO STORE DIRECT	4.0
OPERAND	TO STORE VIA SEU	4.5
<u>PHASE 4</u>		
EXECUTION TIMES μ Secs.		

	130	131	132	133	134	135	136	137
		E'code					0	0
MIN/N			2.5	2.5	12	26		
MAX/N			11	11	12	28		
MIN/U	1.5		2.5	2.5	12	28		
MAX/U	23		33	33	55	49		

/N	NORMALISED OPERANDS	}	ASSUME ANSWER
/U	UNNORMALISED OPERANDS		HAS TO BE
MIN	MINIMUM CALCULATION		NORMALISED
MAX	MAXIMUM CALCULATION		




FIXED STORE ADDRESS STARTS 0 → UP.

WGCO1/31

LOGIC TIMING


SUB	ISS	1	2	3	4	5	6	7					
ACW	0836	0898	0929	0964	0996	1507	1519	1549					
DATE	11/9/67	21/11/67	19/1/68	18/3/68	8/4/68	23/4/68	17/5/68	12/8/68					



2 - CYCLES PER STORE
 2 - CYCLES PER STORE

SUB	ISS	1	2	3	4	5	6	7							
AC W	0836	0876	0898	0929	0964	0997	1507	1535							


S1) WRITE
 S2) READ
 S3) R PARSE.








B STOP

T3G4+

TO SPECIAL REQ AND T/WR








T/W SPECIAL REQ.



T/W CONTROL

W.G.C. 01/38




CONTROL

155	1	2	3	4					
-----	---	---	---	---	--	--	--	--	--

WGC 01/41


MOD LEVEL 4
ACW 1550
12/8/68



10001/1A2


PRIORITY

100	155								
100	0836								



WGCOI/47

50



SUB	ISS	1																		
ACW	0836	0945																		

100 M/50

