				`

# IBM System/3 Field Engineering Handbook

•

ι

Second Edition (October 1970) This is a major revision of, and makes ZY29-4046-0 obsolete.

A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Corporation, FE Technical Operations, Department 900, Rochester, Minnesota 55901.

©Copyright International Business Machines Corporation 1970

# INDEX

ě

Abbreviations	•	1
Access Panels on the System/3		3
BSCA Console Panel		12
BSCA Error Conditions		18
BSCA Instruction Reject & Attention Conditions		19
BSM Addressing		78
BSM Layout		80
Circuit Card/Rear Connector	•	83
Code Conversion Chart	•	25
Commonly Used Parts	.1	07
Condition Register Settings		48
CPU Basic Timings	•	33
CPU Cycle Patterns	•	34
CPU Cycles		35
CPU Priority Assignments	•	50
Diagnostic Probe Information	•	86
Environmental Recording	•	21
Functional Logic Symbology	•	98
Halt Identifiers	•	47
Hex and Decimal Conversion/Addition	•	24
I/O Channel Condition A and B	•	51
I/O Check Light	•	10
Instruction Cycle Patterns	•	36
Instruction Format Reference	•	42
Instruction Formats	•	39
Load and Store Register Q Codes	•	46
Load I/O (LIO) Instruction Formats	•	54
Local Store Registers	•	49
Logic Page Prefixes	.1	02
Logic Symbology	•	93
Logic Versions	.1	03
LSR Display Data . M.S. TIE. U.P. DATA.	•	81

# **INDEX** (continued)

MST Board Crossover Connector Pin Locations
MST Board Locations
MST Tie-up Data
MST Voltage Levels
MST Card Layout
Oscilloscope Service Aids
Power Check Indications
Power Sequence
Print Quality Glossary of Terms
Process Check Error Priority 15
Processor Checks
Sense (SNS) Instruction Formats
Short Exerciser Programs
SIOC Error Conditions
SLD Voltage Levels
Standard Instruction Set 40
Start I/O (SIO) Instruction Formats
Test I/O and Branch (TIO) Instruction Formats 52
Thermal Check Indications
5203 Chain Pattern 32
5203 Printer Checks 17
5410 Board and Power Supply Locations 4
5410 Console Lights/Switches
5410 Power Supply Locations (Printed Circuit
Power Sequence Panel)
5410 Service Aids
5424 Feed Checks 16
5424 MFCU Typewheel Pattern 31
5444 Control and Address Register 90
5444 Error Conditions
5444 Sector and Track Formats
5444 Service Aids 88
5471 Console I/O Error Conditions 20
96 Column Card Layout 23

# ABBREVIATIONS

9

.

ē

P

AAR	Operand 2 Address Register
ALD	Automated Logic Diagram
ALU	Arithmetic and Logic Unit
APL	Advance Program Level
ARR	Address Recall Register
Asynchronous	Without regular time relationships
BAR	Operand 1 Address Register
Bit	Binary digit; smallest unit of information
BM	Bill of Material
BSCA	Binary Synchronous Communications Adapter
BSM	Basic Storage Module
Byte	Eight bits of information plus parity bit
Channel	A hardware device that connects the CPU and main
	storage with the I/O control units
CPU	Central Processing Unit
CRR	Condition Recall Register
DBI	Data Bus In
DBO	Data Bus Out
DCF	Disk Control Field
DCP	Diagnostic Control Program
DFC	Dual Feed Carriage
DFCR	Disk File Control Register
DFDR	Disk File Data Register
DPF	Dual Program Feature
DRR	Data Recall Register
DSD	Disk Storage Drive
EC	Engineering Change
ECA	Engineering Change Announcement
FBM	Field Bill of Material
FEALD	Field Engineering Automated Logic Diagram
FIP	Fault Isolation Program
IAR	Instruction Address Register
Interrupt	A signal from an I/O device wanting service which causes the
	central processor to cease its normal execution of instructions
1/0	and branch out to a new instruction stream.
	Initial Program Load
ITC	Initial Table of Contents
к	Thousand
Ĺ	Length Count
LCR	Length Count Register
LCRR	Length Count Recall Register
LPDAR	Line Printer Data Address Register
LPIAR	Line Printer Image Address Register
LSR	Local Store Register
MES	Miscellaneous Equipment Specification
MFCU	Multi-Function Card Unit

•



# **ABBREVIATIONS** (continued)

MLC	Machine Level Control
MPCAR	MFCU Punch Data Address Register
MPTAR	MFCU Print Data Address Register
MRDAR	MFCU Read Data Address Register
MST	Monolithic System Technology
PAIR	Product Analysis Incident Report
PEB	Printer Electronic Board
PSR	Program Status Register
REA	Request for Engineering Action
RPQ	Request Price Quotation
SAR	Storage Address Register
SDR	Storage Data Register
SIOC	Serial Input/Output Channel
SLD	Solid Logic Dense
SLT	Solid Logic Technology
SMS	Standard Modular System
S/Z	Sense/Inhibit
ТАР	Timing Analysis Program
UCS	Universal Character Set
XR1	Index Register 1
XR2	Index Register 2
XR	Index Register
XRD	X Read
XWR	X Write
YRD	Y Read
YWR	Y Write
Z	Inhibit

Hinged Panel Access Panel Area Panel Panel with Fasteners 24 Volt Control CPU, memory Voltage Panels which are hinged and attachment А but must be removed for MFCU-mech some service requirements D Central E, F elec Processing в н Printer-mech G Unit (Back РСВ elec н G (Back Panel) Α PEB elec Power Supplies с +60Vdc н Printer -4Vdc +6Vdc A or B \* D,E D Memory A or B +24Vdc Е BSCA Med Speed -12Vdc J Console с MFCU Control F Е Cables Panel (Back 1 Panel) Power Control к (Back Panel) Board J,A 5444 Disk Documents к

ACCESS PANELS ON THE SYSTEM/3

ω



(Printed Circuit Power Sequence Panel) 5410 POWER SUPPLY LOCATION



S

# 5410 CONSOLE LIGHTS/SWITCHES

Note: Switches should only be altered with the system in a stop state.

### ADDRESS/DATA SWITCHES

These switches are used to set up addresses or data. An address can be loaded into the Storage Address Register. Data can be entered into main storage.

### CE KEY SWITCH

This key switch, when switched to the CE position, prevents the customer Usage Meter from running.

### CE MODE SELECTOR

This rotary switch selects one of the three processor operating modes: the normal PROCESS mode, the STEP mode, or the TEST mode. PROCESS is the mode for normal programmed system operation.

- A. In the STEP mode, the rotary switch setting controls the manner in which the processor performs the stored program.
  - Instruction Step. Each depression and release of the Start key causes one complete instruction to be performed. The I-Phase is performed while the key is pressed, and the E-Phase, if any, when it is released.
  - 2. Machine Cycle Step. Each Start key depression and release advances the instruction through one machine cycle. Depression of the key causes data in storage to be accessed, modified as required, and result to be displayed in the ALU indicators of the console display. Upon release of the key, depending upon the operation being performed, either the old data or the new result is written back into storage.
  - Clock Step. Each depression of the Start key causes the clock to advance through an odd-numbered clock, and each release through an even-numbered one.
    - Note: If no DPF on the system, the halt ID lights will not light.
    - Note: The integrity of 1/O data transfers is preserved by allowing the clock to 'idle' from 1-Phase end of every executable Start I/O instruction, until data transfer to or from the device is complete.
- B. The switch settings under the TEST mode permit the following:
  - 1. Alter SAR. The address, set up in the address switches, is transferred into SAR by the Start key via the current IAR. Both SAR and IAR are modified.
  - Alter Storage. Depression of the Start key transfers data, set up in the rightmost two Data Switches, into the A register. Releasing the key causes this data to be placed in the storage location specified by SAR and into the Q register.
  - Display Storage. The contents of the storage location specified by SAR are transferred into the B register when the Start key is pressed. These contents are rewritten into storage when the key is released, and are also transferred into the Q register.

6

Note: The STORAGE TEST SWITCH must be in the STEP position to avoid a processor check when changing the CE MODE SELECTOR from ALTER STORAGE position to DISPLAY STORAGE position and vice versa. Invalid address are not checked for while the system is in the TEST mode.

### ADDRESS COMPARE SWITCH

This switch allows stopping the program when the setting of the (Address/Data) switches matches SAR. This switch will only be functional when the register display is positioned to SAR and the system is in the PROCESS mode.

With the switch in the RUN position, comparison of address switches to SAR via the register display is performed, but no processor stop is initiated when a match occurs. The 'matched' signal is provided as a CE 'sync' point.

When the switch is in the STOP position, a match of the address switches and the register display results in a processor stop at the completion of the storage read-write cycle.

The processor is restarted by activating the Start key.

Note: The integrity of I/O data transfers is preserved. The contents of SAR do not necessarily match the setting of the address switches at stop time.

### I/O CHECK SWITCH

This switch, when on, forces the processor to come to an immediate stop on certain I/O errors.

The switch is normally set to RUN. With the switch set to STOP, the processor stops on an I/O error with the console display frozen to indicate the processor status at the time the error stop occurred, and the I/O device turns ON the I/O check light.

A check reset followed by the Start key is the normal restart after an I/O error stop.

Note: When the I/O check switch is in the STOP position and an I/O error occurs, the processor check light will turn ON.

### PARITY CHECK SWITCH

This switch enables override of the processor parity errors.

The switch is normally set to STOP. This causes the processor to come to an immediate stop whenever a parity error is detected. A check reset followed by the Start key is the normal restart after a parity stop. With the parity switch in the RUN position, parity errors are detected and displayed, but the processor is not stopped.

### ADDRESS COMPARE LIGHT

This light is on whenever the address switches match the contents of the Storage Address Register, the register display is positioned to SAR and the address compare switch is in the STOP position.

### SYSTEM RESET KEY

A system reset causes the system to enter an immediate 'idle' state. All I/O machine registers, controls, and status indicators are reset and the processor clock is allowed to 'idle'. A complete program restart is normally required after a system reset.

The following LSR's are reset to zero by a system reset:

P1 - IAR P1 - PSR P2 - PSR

The other LSR's are not changed by a system reset.

*Note:* The CE mode selector <u>must</u> be in process mode for the system reset key to be effective.

### CHECK RESET KEY

This pushbutton is pressed to cause a reset of the Processors and/or I/O check conditions, and also resets a system power check to allow a power on retry.

A check reset removes the current error conditions, thus allowing the processor to resume its operation after the Start key is depressed.

### FILE WRITE SWITCH

This switch when in the OFF position will inhibit all writing on all disk surfaces.

### DPF Switches

- P1 Switch Dual Program Level One. When OFF, inhibits branching into Program Level One.
- P2 Switch Dual Program Level Two. When OFF, inhibits branching into Program Level Two.

Warning - Unpredictable errors will occur if both P1 and P2 switches are off.

### STORAGE TEST SWITCH

This switch enables the altering or displaying of storage as follows:

- A. In the STEP position, a storage location is accessed with each depression of the Start key.
- B. In the RUN position, following the Start key depression, core storage is exercised by accessing either the same location repetively or all of core sequentially (see Address Increment Switch).

### ADDRESS INCREMENT SWITCH

This switch enables address incrementing when in the CE test modes of Alter or Display storage. With the switch in the ON position, the contents of SAR are incremented by one after each storage access. When the switch is in the OFF position, SAR is not incrementing.

### I/O OVERLAP SWITCH

This switch modifies control of the system so that I/O operations may be executed in either an overlap or a non-overlap mode. With the switch in the normal ON position, I/O operations are executed in an overlap mode. When the switch is in the OFF position, I/O operation is completed prior to execution of the next sequential instruction.

LSR DISPLAY SELECTOR (Should be in the normal position when processing.)

This rotary switch selects the Local Storage Register (LSR) whose contents are to be displayed.

LSR's that can be manually selected for display via this switch are: IAR, ARR, XR1, and XR2.

### Refer to MST Tie-Up Data for procedure to display other LSRs.

When the switch is in the Normal or OFF position, the system controls the selection and display of the LSR's. If the switch is in other than the Normal position, the specified LSR is selected and its contents are available for display whenever the processor clock is stopped, or if the clock is running, when no CPU machine cycles and no I/O data transfer cycles are being taken. In the OFF position LSR selection by the CPU is inhibited and if no I/O device is selecting an LSR, the LSR display will have all bits OFF.

# I/O Check Light

This light is turned on when the following I/O errors are detected:

# 1442

- 1. A SIO instruction is issued to the 1442 and the NO-OP bit is on.
- 2. Whenever the 1442 Attachment detects the following:
  - Punch check
  - Read reg
  - Overrun
  - Any condition that turns on the 1442 check light

This light is turned OFF by a system reset, a check reset, an NPRO, the SNS instruction which senses the NO-OP bit (if a NO-OP was the cause), or by a SIO instruction to the 1442 in the case of a read check or a punch check.

# 5424 MFCU

- 1. An SIO instruction is issued to the 5424 and the NO-OP bit is ON.
- 2. Whenever the 5424 Attachment detects the following: PRINT DATA CHECK PRINT CLUTCH CHECK PUNCH CHECK PUNCH INVALID CHECK READ CHECK

This light is turned OFF by a system reset, a check reset, or an NPRO for all of the above checks. It may also be reset by the SNS instruction to the MFCU in the case of NO-OP, print data check, print clutch check or a punch invalid check, or by a SIO instruction to the MFCU in the case of a read check or a punch check.

# SIOC

Indicates a data transfer register parity error occurred.

This light is turned off by a system reset, check reset or by a SIO instruction.

# I/O Check Light

PRINTER - 5203

- 1. A SIO instruction is issued to the 5203 and the 5203 check light is ON.
- 2. Whenever the 5203 Attachment detects the following: INCREMENTOR FAILURE CHECK HAMMER ECHO CHECK ANY HAMMER ON CHECK

This light is turned off by a system reset, a check reset, the printer start key or by the SNS instruction which senses the check bit.

FILE - 5444

None

**KEYBOARD PRINTER 5471** 

None

KEYBOARD - 5475

None

BSCA

Indicates a unit check has occurred. See BSCA SNS inst, N code 011, byte 2 for specific error.

This light is turned off by a system reset, a check reset, or through programming in the case of retry.

# BSCA Panel

### X DT TERM READY

Lights when the BSCA is enabled and the data terminal ready line to the MODEM is on. In case of the connect data set to line requirement, the indicator lights when the connect data set to line signal is activated.

### (X) TEST MODE

Lights when an SIO instruction has been issued by the program to place the BSCA in test mode.

### (X) BSCA ATTN

Lights when the BSCA rejects an SIO instruction because operator intervention is required because:

- 1. The data set ready latch is off when a receive, receive and transmit, or receive initial SIO instruction is executed.
- The auto call unit power is off or the data line is occupied when an SIO auto call or an SIO receive initial instruction is executed (switched networks).
- 3. The BSCA is disabled.
- The external test switch is on and the BSCA is not in test mode. An SIO control instruction is used to enable the BSCA and to place the BSCA in test mode.
- If the data ready signal from the MODEM is deactivated unexpectedly while the BSCA is enabled.

### X TSM MODE

Lights when the BSCA is to perform a transmit operation.

### (X) RECEIVE MODE

Lights when the BSCA is to perform a receive operation.

### X RECEIVE INITIAL

Lights when a receive initial SIO instruction is received. It turns off at the end of the receive initial operation.

### (X) CONTROL MODE

(Station Select Feature) Lights when an EOT sequence is detected in a transmit, receive, or receive initial monitor operation. It turns off by the decode of an SOH or STX or a receive timeout.

### (X) ACU PWR OFF

(Auto Call Feature) Lights when the auto call unit has' power off.

# 5410 CONSOLE LIGHTS/SWITCHES (continued) BSCA Panel

### (X) DATA MODE

Lights when an SOH or STX is decoded during a transmit or a receive operation. It is turned off at the end of the operation.

### X DT SET READY

Lights when the data set ready line from the MODEM is active and the MODEM is ready for use.

### (X) EXT TEST SW

Lights when the switch at the MODEM end of the medium speed MODEM cable is in the test position or the switch on the CPU CE panel for high-speed feature is in the local test position.

### (X) TSM TRIGGER

Lights when the transmit trigger is at a binary zero state (equivalent to a space on the communication line).

### (X) RECEIVE TRIGGER

Lights when the receive trigger is at a binary zero state (equivalent to a space on the communication line).

### (X) UNIT CHECK

Lights when unit check condition exists. Turned on by any bit in status byte 2 (see SNS inst "N" code 011).

### (X) DIGIT PRESENT

(Auto Call Unit Feature) Lights when the BSCA has a digit present on the auto call unit interface to be used for dialing.

### (X) DT LINE IN USE

(Auto Call Unit Feature) Lights when the data line occupied from the ACU is active.

### 🗙 CLEAR TO SEND

Lights when the line from the MODEM is active. The BSCA may now transmit.

### (X) CHAR PHASE

Lights when the adapter has established character synchronization with the transmitting station by receiving two successive SYN characters. The indicator is turned off at the end of the receive operation.

### (X) BUSY

Lights when the BSCA is executing a receive initial, transmit and receive, auto call, receive, or loop test instruction.

### (X) CALL REQUEST

(Auto Call Unit Feature) Lights when the BSCA receives an auto call SIO instruction and is performing an auto call operation.

### PROCESSOR CHECKS

I/O LSR	Indicates selection of an LSR by an I/O device was not per- formed correctly.
LSR F1	Parity is incorrect on the output of the LSR Feature 1.
LSR F2	Parity is incorrect on the output of the LSR Feature 2.
LSR HI	Parity is incorrect on the output of the LSR High.
LSR LO	Parity is incorrect on the output of the basic LSR Low.
SAR HI	Parity is incorrect in the Storage Address Register High.
SAR LO	Parity is incorrect in the Storage Address Register Low.
INV ADDR	Indicates that the SAR contains an invalid address.
SDR	Parity is incorrect in the Storage Data Register.
CAR	Indicates the carry out of the ALU is incorrect.
A/B	Indicates the A or B Register has incorrect parity.
ALU	Indicates the output of the ALU has incorrect parity.
DBI	Parity is incorrect on the CPU end of the Data Bus In.
CPU DBO	Parity is incorrect on the CPU end of the Data Bus Out.
OP/Q	Parity is incorrect in the OP Register or Q Register.
INV OP	Indicates an invalid OP Code in the OP Register.
CHAN DBO	Parity is incorrect on the I/O Device end of the Data Bus Out
INV Q	Indicates an invalid Q byte is present in an I/O instruction.

### **I/O ATTENTION**

The I/O attention light indicates to the operator that one or more of the attached I/O devices requires attention caused by a 'normal' I/O condition. 'Normal' is defined as: empty hopper, full stacker, out of forms, etc. as opposed to check conditions.

Recovery - Operator must determine cause of indication, rectify the cause and return device to the READY status.

Note: Refer to individual devices for 'normal' definition, recovery and/or restart procedures for that device.

### UNIT CHECK

**TESTABLE INDICATORS** 

Unit check handling of testable indicators is controlled by software.

Restart procedures are conveyed to the operator via programmed HALT operation, HALT IDENTIFIER'S displayed on the console and recovery/restart procedure listings.



# PROCESS CHECK ERROR PRIORITY

	During Which Operation Check Is Given					Under Which Photo Cell Condition Check is Given					
	Every Operation	Punch Operation	Non-Punch Operation	Print Operation	Non-Print Operation	Covered Late	Uncovered Late	Uncovered Early	Never Dark	Dark Without Feed Cycle	
Hopper Check	x								Hopper Cell		Card never covered cell.
Feed Check 1	x					Hopper Cell					Card covered cell late.
Feed Check 2	×					Read Cells					Card late getting to read station.
Feed Check 3										Read Cells	Card in read station between feed cycles.
Feed Check 4	×						Read Cells				Card too long in read station.
Feed Check 5	×									Prepunch	Card left wait station without punch registration pressure roll.
Feed Check 6			×			Prepunch					Card late to prepunch cell.
Feed Check 7		×				Prepunch					Card late to prepunch cell in punch operation.
Feed Check 8		×						Prepunch			Card out of registration in punch operation.
Feed Check 9			×				Prepunch				Card too long in punch station.
Feed Check 10		×					Prepunch				Card out of registration in punch operation,
Feed Check 11			×			Corner					Card late to corner non-punch operation.
Feed Check 12		×				Corner					Card late to corner punch operation.
Feed Check 13	×							Corner			Card left corner without kicker.
Feed Check 14					×		Corner				Card left corner late non-print operation.
Feed Check 15				×			Corner				Card left corner late print operation.
Feed Check 16					×	Postprint					Card too long in print station.
Feed Check 17				x		Postprint					Card early or late leaving print station.
Feed Check 18							Postprint				Card too slow to stacker transport.
Feed Check 19			Stacker					Jam			
Feed Check 20	Gear emitter check or fire CB check										

x

٠

For other 5424 checks refer to 5424 SNS bytes (N code 011, byte 1)

# **5203 PRINTER CHECKS**

This light is turned on when the accuracy of printing is questionable. The errors are displayed with a programmed halt.

The errors that turn on the light are:

- \*a. Carriage sync check
- b. Carriage space check
- c. Forms jam
- \*d. Incrementor failure
- \*e. Hammer echo check
- \*f. Any hammer on check
- \*g. Chain sync check
- \*h. Incrementer sync/slip check
- \*i. Thermal check

The error cause can be determined by the unique halt indicator or by probing the following points. The check must not be reset prior to probing. A *Down Level* indicates an error.

### SOCKET LOCATION = A-B1K4

CHECK	PIN		PIN	CHECK
HMR ECHO	D02	0 0 0 0	B02 B03	ANY HMR ON FORMS JAM
		00	в05	THERMAL
CHAIN SYNC	D11	000	в10	INCR SYNC/SLIP
INCR FAIL	D12	00	в13	CARR SYNC

\*These checks will drop 60vdc to the printer.

# BSCA ERROR CONDITIONS

### Timeout

- 1. Receive operation with the adapter in the busy state.
- 2. Auto call operation terminated by an abandon call and retry signal from the ACU, indicating that a connection was not established.

### CRC/LRC/VRC

- 1. Block check character compare error.
- 2. Vertical redundancy check using USASCII code.

### Adapter Check - Transmit

- 1. DBI register parity check.
- 2. I/O cycle steal overrun.
- 3. LSR or shift register parity check.
- 4. Transmit control register check.

### Adapter Check - Receive

- 1. DBI register parity check.
- 2. I/O cycle steal overrun.
- 3. LSR or shift register parity check.

# Invalid ASCII Character

Invalid ASCII character fetched from core during ASCII transmission.

### Abortive Disconnect

With the BSCA enabled, the data set ready latch comes on and then goes off indicating release of the connection and causing data terminal ready to go off.

### Disconnect Timeout

On a switched network, this error is set whenever a disconnect timeout occurs. It causes data terminal ready to go off.

Affected Instructions	Condition	Program Test	Result
Receive, Transmit & Receive, Receive Initial (Non-SW/MP)	Data Set Ready Latch Off	Status Bit 2 TIO NR 3 (Non-SW/MP)	Instruction Rejected I/O Attention Indicator BSCA Attention Indicator
Auto Call or Receive Initial (SW)	ACU Power Off or Data Line Occupied On	TIO NR Status Bit <sup>1</sup>	Instruction Rejected I/O Attention Indicator BSCA Attention Indicator
LIO except 110 or SIO except Control	Busy	TIO Busy	Instruction Rejected
SIO except Control	BSCA Disabled or External Test Switch On and Test Mode Disabled	TIO NR TIO NR	Instruction Rejected I/O Attention Indicator BSCA Attention Indicator
None	Data Set Ready Latch On and Data Set Ready Off		I/O Attention Indicator BSCA Attention Indicator

- 1. Status Byte 1, Bit 7 Data Line Occupied
- 2. Status Byte 1, Bit 6 Data Set Ready Condition
- Not Ready includes Data Set Ready Latch Off on a non-switched, point-to-point or multipoint network.

BSCA INSTRUCTION REJECT ø ATTENTION CONDITIONS

# 5471, SIOC, 5444 ERROR CONDITIONS

### 5471 CONSOLE I/O ERROR CONDITIONS

### Keyboard Check

Parity error was detected coming from the reed switches.

### Keyboard Translator Check

Parity error detected coming from keyboard code to System/3 card code translator.

### Printer Translator Check

Parity error was detected coming from System/3 card code to tiltrotate code translator.

### Printer Malfunction

Describes generally the malfunction of printer feedback contacts. This condition is caused by any of the following:

- a. Printer cycle too long.
- b. Printer extra cycle.
- c. Printer feedback too late.

### SIOC ERROR CONDITIONS

### I/O Check Light

Indicates a data transfer parity check condition.

I/O Attention Light

 This light along with the SIOC indicator shows operator intervention required on attached I/O device.

### 5444 ERROR CONDITIONS

The following "file unsafe" conditions drop file ready.

- 1. Write Unsafe
  - a. Write selected and no write transitions detected.
  - b. Write selected and multiple heads selected.
  - c. Write not selected and write current source on.

### 2. Erase Unsafe

- a. Write selected and erase current source not on.
- b. Write not selected and erase current on.

# 3. Read/Write Selection Unsafe

- a. Read selected and either write or erase selected.
- b. Carriage accessing and either write or erase selected.

Unsafe will set equipment check.

For all other file errors, refer to file SNS bytes.

# ENVIRONMENTAL RECORDING

### CARD SYSTEM

Errors detected during an RPG object program run will be stored in the communications area starting at core location /0180/. Forty-two bytes have been reserved for this, broken into two sections of 10 and 32 bytes. The 6-byte section is used to record 5203 hammer echo checks. Each of the 6 bytes will contain the failing print position. (Refer to Table 3 in the 5203 map charts.) In case more than six errors have occured, only the last six will be shown. The 32-byte section is made up of eight 4-byte sections showing the last eight errors to occur. Each 4-byte section will contain the Q, R, and 2 sense bytes of data about the failing instruction. These 42 bytes of information along with the date will be punched out into a card during a system installation run. This card will be merged with the system initialization program deck and will be the card just preceding the end card. This data will be the error data accumulated since the last system initialization run.

The card format for the card punched out is: Col 1 - W Col 2 thru 65 -Error history table in hex. taining the O, R, and 2 sense bytes. Col 66 thru 77 - 5203 hammer echo check data Col 78 thru 93 - Reserved A4 8, C, 86 Col 94 thru 96 - Date (coded) (Card format effective with SIP Vers 1 Mod 3)

550 2-3 QBYTE LAST FAILING 4.5 B •• 6-9 TWO SENSE BYTES Eight sections of 4 bytes each con-10.65 SEVEN 4 BYTE AREAS CI- QI SENSE INEN

### DISK SYSTEM

Statistical Data Recording (SDR)

Statistical data is recorded in a table occupying sectors X'OC' through X'18'. This table consists of 512 two-byte counters. Each device is allotted an area consistent with the number of distinguishable errors possible for that device. Devices such as the 5444 and BSCA will have counters to record both temporary and permanent error occurrences. A permanent error is defined as one which persists throughout the maximum number of retries outlined in the device's error recovery procedures. A temporary error is defined as one where recovery occurs before the maximum number of retries.

For example:

Disk File

Overrun

Data Check in ID

	$\sim$		
Temp	2 bytes	2 bytes	etc
Perm	2 bytes	2 bytes	etc

# ENVIRONMENTAL RECORDING (continued)

Out Board Recording (OBR)

Each error, whether temporary or permanent, is entered in a history table. This table is two sectors long (sectors IC and 20 and provides 63 8-byte entries. The first four bytes of this sector will be two 2-byte displacements. The first will be the displacement of the next available entry in the table and the second will be the end of the table. This table will be recursive and no overflow or stop logic will be provided. The 64th time an entry is made, it will overlay the first entry; the 65th time will overlay the second, etc. Therefore, the table will always contain entries for the 63 most recent errors.

The basic entry for each device will consist of the following:

٥	R	PRIMARY SENSE REGISTER	DEVICE DEPENDENT INFO
1 byte	1 byte	2 bytes	4 bytes

Disk errors will require two entries (16 bytes).

In addition to SDR and OBR recording, statistics are kept on each disk volume to help detect surface degradation. Each volume has an area to record the number of write and non-write SIOs issued to that volume, a count of temporary errors and a table of permanent errors occurring on that volume. A master table of all writes and non-writes issued to each unit on the system is kept on cylinder 0, sector OC. Control SIOs are not included in these statistics.

The master table for a dual drive, full capacity system looks like this:

iopiaconitorite /		
•	Writes & Verifies	Reads & Scans
REM	4 bytes	4 bytes
FIXED	4 bytes	4 bytes
REM	4 bytes	4 bytes
FIXED	4 bytes	4 bytes
	REM FIXED REM FIXED	Writes & Verifies   REM 4 bytes   FIXED 4 bytes   REM 4 bytes   FIXED 4 bytes   FIXED 4 bytes

### Displacement X'0C'



# HEX AND DECIMAL CONVERSION/ADDITION

To find the decimal number, locate the Hex number and its decimal equivalent for each position. Add these to obtain the decimal number. To find the Hex number, locate the next lower decimal number and its Hex equivalent. Each difference is used to obtain the next Hex number until the entire number is developed.

	ВҮ	ΤЕ		BYTE					ВУ	TE	
	0123	4567		0123		4567		0123		4567	
HEX	DEC	нех	C DEC	нех	DEC	HEX	DEC	нех	DEC	HEX	DEC
0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4, 194, 304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	A	655,360	A	40,960	Α	2,560	Α	160	Α	10
B	11, 534, 336	В	720,896	в	45,056	в	2,816	В	176	в	11
C	12, 582, 912	С	786,432	С	49,152	С	3,072	С	192	C	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	Е	917,504	E	57,344	Е	3,584	Е	224	E	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	6		5		4		3		2		1-

-

HEXADECIMAL ADDITION

	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F
1	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0 F	10
2	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0 F	10	11
3	04	05	06	07	08	09	0A	0B	0C	0D	0E	0 F	10	11	12
4	05	06	07	08	09	0A	0B	0C	0D	0E	0 F	10	11	12	13
5	06	07	08	09	0A	0B	0C	0D	0E	0 F	10	11	12	13	14
6	07	08	09	0A	0B	0C	0D	0E	0 F	10	11	12	13	14	15
7	08	09	0A	0B	0C	0D	0 E	0 F	10	11	12	13	14	15	16
8	09	0A	0B	0C	0D	0E	0 F	10	11	12	13	14	15	16	17
9	0A	0B	0C	0D	0E	0 F	10	11	12	13	14	15	16	17	18
А	0 B	0C	0D	0E	0 F	10	11	12	13	14	15	16	17	18	19
в	0C	0D	0 E	0 F	10	11	12	13	14	15	16	17	18	19	1 A
с	0D	0 E	0 F	10	11	12	13	14	15	16	17	18	19	1 A	1 B
D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	$1\mathrm{B}$	10
Е	0F	10	11	12	13	14	15	16	17	18	19	1 A	1B	1C	1D
F	10	11	12	13	14	15	16	17	18	19	1A	1 B	1C	1 D	1 E

24

CODE CONVERSION CHART

•

4

				1 20	330		
Dec	Hex	Card Code	Mnem	1	PL*	EBCDIC	Symbol
Val	val	DCBA8421	L	1113	5 F2T3		
000	00	с		4	1	0000000	
001	01	DCBA 1		A @	A 3	00000001	
002	02	DCBA 2		RÔ	83	00000010	
003	03	DCBA 21		6	63	00000011	
				0.6	00	00000011	
004	04	DCBA 4	ZAZ	D @	D 3	00000100	
005	05	DCBA 4 1		Ε@	E 3	00000101	
006	06	DCBA 42	AZ	F @	F 3	00000110	
007	07	DCBA 421	SZ	G @	G 3	00000111	
008	08	DCBA8	MVX	н @	нз	00001000	
009	09	DCBA8 1		1 @	1 3	00001001	
010	0A	CBA8 2	FD	~ A	A 1	00001001	
011	OB	CBA8 21	ITC	4	1	00001011	
						00001011	
012	oc	CBA84	мус	< 4	< 1	00001100	
013	0D	CBA84 1	CLC	(4	(1	00001101	
014	0E	CBA842	ALC	+ 4	+ 1	00001110	
015	0F	CBA8421	SLC	14	1-1	00001111	1.1
016	10	C A8 2		84	& 1	00010000	
017	11	DCB 1		1 @	13	00010000	
018	12	DCB 2		K @	K 3	00010010	
019	13	DCB 21		1 @	1 3	00010011	
020	14	DCB 4	ZAZ	М @	м 3	00010100	
021	15	DCB 41		N @	N 3	00010101	
022	16	DCB 42	AZ	0@	03	00010110	
023	17	DCB 421	sz	Ρ@	Р 3	00010111	
024	18	DCB 8	мух	0 @	0.3	00011000	
025	19	DCB 8 1		R@	R 3	00011001	
026	1A	CB 8 2	ED	1 4	1 1	00011010	
027	1B	CB 8 21	ITC	\$ 4	\$ 1	00011011	
000	10	00.04					
028	10	CB 84	MVC	• 4	* 1	00011100	
029	10	CB 84 1	CLC	) 4	) 1	00011101	
030	IE IE	CB 842	ALC	; 4	<u>; 1</u>	00011110	
031	115	CB 8421	SLC	14	]	00011111	
032	20	СВ		- 4	- 1	00100000	
033	21	CA 1		/ 4	/ 1	00100001	
034	22	DCA 2		S @	S 3	00100010	
035	23	DC A 21		т @	тз	00100011	
036	24		747		11.2	00100100	
037	25		LAL	ve	U 3	00100100	
038	26		47	we	v S W B	00100101	
039	27	DC A 421	SZ	x	** 3 X 3	00100111	
L	Ľ		<i>.</i>		~ 3	30100111	
040	28	DC A8	м∨х	Y @	Y 3	00101000	
041	29	DC A8 1		Z @	Z 3	00101001	
042	2A	DCBA	ED	}@	} 3	00101010	
043	28	C A8 21	ITC	, 4	, 1	00101011	
044	2C	C A84	м∨с	%4	% 1	00101100	
045	2D	C A84 1	CLC	_ 4	1	00101101	
046	2E	C A842	ALC	> 4	>1	00101110	
047	2F	C A8421	SLC	? 4	? 1	00101111	
1							

 If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

Dec Val	Hex Val	Card Code DCBA8421	Mnem	IPL* T1T3 T2T3		EBCDIC	Symbol
048 049 050 051	30 31 32 33	DC A DC 1 DC 2 DC 21	SNS LIO	0 @ 1 @ 2 @ 3 @	0 3 1 3 2 3 3 3	00110000 00110001 00110010 00110011	
052 053 054 055	34 35 36 37	DC 4 DC 4 1 DC 42 DC 421	ST L A	4@ 5@ 6@ 7@	4 3 5 3 6 3 7 3	00110100 00110101 00110110 00110111	
056 057 058 059	38 39 3A 3B	DC 8 DC 8 1 C 8 2 C 8 21	TBN TBF SBN SBF	8@ 9@ :4 #4	8 3 9 3 : 1 # 1	00111000 00111001 00111010 00111010	
060 061 062 063	3C 3D 3E 3F	C 84 C 84 1 C 842 C 8421	MVI CLI	@ 4 ' 4 = 4 '' 4	@ 1 ' 1 = 1 '' 1	00111100 00111101 00111110 00111110 00111111	
064 065 066 067	40 41 42 43	None DBA 1 DBA 2 DBA 21		A 8 B 8 C 8	A 2 B 2 C 2	01000000 01000001 01000010 01000011	Space
068 069 070 071	44 45 46 47	D BA 4 D BA 4 1 D BA 42 D BA 421	ZAZ AZ SZ	D 8 E 8 F 8 G 8	D 2 E 2 F 2 G 2	01000100 01000101 01000110 01000111	
072 073 074 075	48 49 4A 4B	D BA8 D BA8 1 BA8 2 BA8 21	MVX ED ITC	н 8   8 ¢	H 2 I 2 ¢	01001000 01001001 01001010 01001010	¢.
076 077 078 079	4C 4D 4E 4F	BA84 BA84 1 BA842 BA8421	MVC CLC ALC SLC	< ( + I	< ( + -	01001100 01001101 01001110 01001111	< - + -
080 081 082 083	50 51 52 53	A82 DB1 DB2 DB21 DB21		& J 8 K 8 L 8	& J 2 K 2 L 2	01010000 01010001 01010010 01010011	&
084 085 086 087	54 55 56 57	D B 4 D B 4 1 D B 42 D B 421	ZAZ AZ SZ	M 8 N 8 O 8 P 8	M 2 N 2 O 2 P 2	01010100 01010101 01010110 01010111	
088 089 090 091	58 59 5A 5B	D B 8 D B 8 1 B 8 2 B 8 21	MVX ED ITC	Q 8 R 8 ! \$	Q 2 R 2 ! \$	01011000 01011001 01011010 01011011	! \$
092 093 094 095	5C 5D 5E 5F	B 84 B 84 1 B 842 B 8421	MVC CLC ALC SLC	• ) : [	• ) ;	01011100 01011101 01011110 010111110	• > :[

-

.

If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

ø

Dec Val	Hex Val	Card Code DCBA8421	Mnem	н Т1Т3	PL∙ T2T3	EBCDIC	Symbol
096 097 098 099	60 61 62 63	B A 1 D A 2 D A 21		- / S 8 T 8	- / S 2 T 2	01100000 01100001 01100010 01100011	- /
100 101 102 103	64 65 66 67	D A 4 D A 4 1 D A 42 D A 421	ZAZ AZ SZ	U8 V8 W8 X8	U 2 V 2 W 2 X 2	01100100 01100101 01100110 01100111	
104 105 106 107	68 69 6A 6B	D A8 D A8 1 D BA A8 21	MVX ED ITC	Y 8 Z 8 } 8 ,	Y 2 Z 2 } 2	01101000 01101001 01101010 01101011	
108 109 110 111	6C 6D 6E 6F	A84 A84 1 A842 A8421	MVC CLC ALC SLC	% <sup> </sup> / ~	* -> ?	01101100 01101101 01101110 011011110 011011	% - > ?
112 113 114 115	70 71 72 73	D A D 1 D 2 D 21	SNS LIO	08 18 28 38	0 2 1 2 2 2 3 2	01110000 01110001 01110C10 01110011	
116 117 118 119	74 75 76 77	D 4 D 4 1 D 42 D 421	ST L A	48 58 68 78	4 2 5 2 6 2 7 2	01110100 01110101 01110110 01110110 01110111	
120 121 122 123	78 79 7A 7B	D 8 D 8 1 8 2 8 21	TBN TBF SBN SBF	88 98 : #	8 2 9 2 : #	01111000 01111001 01111010 01111011	: #
124 125 126 127	7C 7D 7E 7F	84 84 1 842 8421	MVI CLI	@ . = :	@	01111100 01111101 01111110 01111111	@ , = ,,
128 129 130 131	80 81 82 83	DC CBA 1 CBA 2 CBA 21		@4 B4 C4	3 A 1 B 1 C 1	10000000 10000001 10000010 10000011	
132 133 134 135	84 85 86 87	CBA 4 CBA 4 1 CBA 42 CBA 421	ZAZ AZ SZ	D 4 E 4 F 4 G 4	D 1 E 1 F 1 G 1	10000100 10000101 10000110 10000111	
136 137 138 139	88 89 8A 8B	CBA8 CBA8 1 DCBA8 2 DCBA8 21	MVX ED ITC	H 4 I 4 C @	H 1 I 1 c 3 . 3	10001000 10001001 10001010 10001010	
140 141 142 143	8C 8D 8E 8F	DCBA84 DCBA84 1 DCBA842 DCBA8421	MVC CLC ALC SLC	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	< 3 ( 3 + 3   3	10001100 10001101 10001110 10001111	

 If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

Dec	Hex	Card Code	Mnem	11	۹L*	EBCDIC	Symbol
Val	Val	DCBA8421		T1T:	3 T2T3		
144	90	СВА		} 4	}1	10010000	
145	91	CB 1		J 4	JI	10010001	
140	92	CB 21				10010010	
L'''	35	- 21				10010011	
148	94	CB 4	ZAZ	M 4	M 1	10010100	
149	95	CB 4 1		N 4	N 1	10010101	
150	96	CB 42	AZ CZ	04		10010110	
	3/	CB 421	32	r 4	F 1		
152	98	CB 8	м∨х	Q 4	Q 1	10011000	
153	99	CB 8 1		1 4	1 1	10011001	
154	9A	DCB 8 2	ED	! @	13	10011010	
155	30	008 8 21	110	3 @	\$ 3	10011011	
156	90	DCB 84	м∨с	• @	• 3	10011100	
157	9D	DCB 84 1	CLC	)@	) 3	10011101	
158	9E	DCB 842	ALC	; @	: 3	10011110	
159	91	DCB 8421	SLC	1@	13	10011111	
160	AO	DCB		- @	- 3	10100000	
161	A1	DCA 1		/@	/ 3	10100001	
162	A2	CA 2		S 4	S 1	10100010	
163	A3	C A 21		т 4	т 1	10100011	
164	A4	C A 4	ZAZ	υ4	U 1	10100100	
165	A5	C A 4 1		V 4	V 1	10100101	
166	A6	C A 42	AZ	W 4	W 1	10100110	
167	A7	C A 421	sz	X 4	X 1	10100111	
168	A8	C A8	м∨х	Y 4	Y 1	10101000	
169	A9	C A8 1		Z 4	Z 1	10101001	
170	AA	DC A8 2	ED	80	83	10101010	
	AB		inc.	, @	, 3	10101011	
172	AC	DC A84	MVC	%@	% 3	10101100	
174		DC 484 1		-@ >@	23	10101101	
175	AF	DC A8421	SLC	2 @	? 3	10101111	
4.85							
176	BO	C A	SNS	04	01	10110000	
179	81			14		10110001	
179	B3	C 21		34	3 1	10110010	
190			CT			10110100	
180	85		131	44	6 1	10110100	
182	B6	C 42	Ā	6 4	6 1	10110110	
183	В7	C 421		74	71	10110111	
184	88	6 8	TRN	84	8 1	10111000	
185	B9	C 8 1	TBF	9 4	91	10111000	
186	BA	DC 8 2	SBN	. @	3	10111010	
187	вв	DC 8 21	SBF	#@	#3	10111011	
188	вс	DC 84	MVI	00	@ 3	10111100	
189	BD	DC 84 1	CLI	, @	· 3	10111101	
190	BE	DC 842		- @	= 3	10111110	
191	BF	DC 8421		" @	" 3	10111111	

 If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

Dec Val	Hex Val	Card Code DCBA8421	Mnem	і Т1Т3	PL* 3 T2T3	EBCDIC	Symbol
192 193 194 195	C0 C1 C2 C3	D BA 1 BA 2 BA 21	BC TIO LA	_Я А В С	2 A B C	11000000 11000001 11000010 11000011	A B C
196 197 198 199	C4 C5 C6 C7	BA 4 BA 4 1 BA 42 BA 421		D E F G	D E F G	11000100 11000101 11000110 11000111	D E F G
200 201 202 203	C8 C9 CA CB	BA8 BA8 1 D BA8 2 D BA8 21		H - 88	H I ¢ 2 . 2	11001000 11001001 11001010 11001011	н -
204 205 206 207	CC CD CE CF	D BA84 D BA84 1 D BA842 D BA8421		8 8 8 8 4 4 4 5 8 8 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4 1 4	< 2 ( 2 + 2 I 2	11001100 11001101 11001110 11001110 11001111	
208 209 210 211	D0 D1 D2 D3	BA B 1 B 2 B 21	BC TIO LA	л х г • • • • •	), , к	11010000 11010001 11010010 11010011	} Ј К L
212 213 214 215	D4 D5 D6 D7	B 4 B 4 1 B 42 B 421		M N O P	M N O P	11010100 11010101 11010110 11010111	M N O P
216 217 218 219	D8 D9 DA D8	B 8 B 8 1 D B 8 2 D B 8 21		Q R ! 8 \$ 8	Q R 12 \$2	11011000 11011001 11011010 11011011	Q R
220 221 222 223	DC DD DE DF	D B 84 D B 84 1 D B 842 D B 8421		*8 )8 ;8 78	・2 )2 ;2 了2	11011100 11011101 11011110 11011110 11011111	
224 225 226 227	E0 E1 E2 E3	D B D A 1 A 2 A 21	BC TIO LA	- 8 / 8 S T	- 2 / 2 S T	11100000 11100001 11100010 11100011	S T
228 229 230 231	E4 E5 E6 E7	A 4 A 4 1 A 42 A 421		U V W X	U V W X	11100100 11100101 11100110 11100111	U V W X
232 233 234 235	E8 E9 EA EB	A8 A8 1 D A8 2 D A8 21		Y Z & 8 , 8	Y Z & 2 , 2	11101000 11101001 11101010 11101010 11101011	Y Z
236 237 238 239	EC ED EE EF	D A84 D A84 1 D A842 D A8421		% 8  > 8  > 8 ? 8	% 2 - 2 > 2 ? 2	11101100 11101101 11101110 11101110 11101111	

 If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

29

Dec Val	Hex Val	Card Code DCBA8421	Mnem	ו ד1T3	PL* T2T3	EBCDIC	Symbol
240 241 242 243	F0 F1 F2 F3	A 1 2 21	HPL APL JC SIO	0 1 2 3	0 1 2 3	11110000 11110001 11110010 11110011	0 1 2 3
244 245 246 247	F4 F5 F6 F7	4 4 1 42 421		4 5 6 7	<b>4</b> 5 6 7	11110100 11110101 11110110 11110110 11110111	4 5 6 7
248 249 250 251	F8 F9 FA FB	8 81 D82 D821		8 9 : 8 # 8	8 9 : 2 # 2	11111000 11111001 11111010 11111011	8 9
252 253 254 255	FC FD FE FF	D 84 D 84 1 D 842 D 8421		@ 8 ' 8 = 8 '' 8	@ 2 ' 2 = 2 '' 2	11111100 11111101 11111110 11111110 111111	

 If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

### \*Tier 3 character addition table

	Tier 3 card bits required by tier 2 character						
1	10	1	2	3 (1+2 bits)			
Tier 3 card bits	4	5 (4+1 bits)	6 (4+2 bits)	7 (4+2+1 bits)			
required by tier 1 character	8	9 (8+1 bits)	: (8+2 bits)	# (8+2+1 bits)			
	@ (4+8 bits)	, (8+4+1 bits)	= (8+4+2 bits)	,, (8+4+2+1 bits)			

# **5424 MFCU TYPEWHEEL PATTERN**

Position	Char	Hex	BCD
1	_	This	Char not Jsed
2	1	F1	1
3	2	F2	2
4	3	F3	21
5	4	F4	4
6	5	F5	4 1
7	6	F6	42
8	7	F7	421
9	8	F8	8
10	9	F9	8 1
11	:	7A	82
12	#	7B	8 21
13	@	7C	84
14	,	7D	84 1
15	=	7E	842
16	"	7F	8421
17	Ø	FO	A
18	1	61	A 1
19	S	E2	A 2
20	т	E3	A 21
21	U	E4	A 4
22	v	E5	A 4 1
23	w	E6	A 42
24	Х	E7	A 421
25	Y	E8	A8
26	Z	E9	A8 1
27	&	50	A8 2
28		6B	A8 21
29	%	6C	A84
30	-	6D	A84 1
31	>	6E	A842
32	?	6F	A8421

Position	Char	Hex	BCD
33	-	60	В
34	1	D1	B 1
35	к	D2	B 2
36	L	D3	B 21
37	м	D4	В4
38	N	D5	B41
39	0	D6	B 42
40	Р	D7	B 421
41	Q	D8	B 8
42	R	D9	B 8 1
43	!	5A	B82
44	\$	5B	B 8 21
45	*	5C	B 84
46	)	5D	B 84 1
47	;	5E	B 842
48		5F	B 8421
49	}	DO	BA
50	А	C1	BA 1
51	В	C2	BA 2
52	С	C3	BA 21
53	D	C4	BA 4
54	E	C5	BA 4 1
55	F	C6	BA 42
56	G	C7	BA 421
57	н	C8	BA8
58	1	C9	BA8 1
59	¢	4A	BA8 2
60		4B	BA8 21
61	<	4C	BA84
62	(	4D	BA84 1
63	+	4E	BA842
64		4F	BA8421

# **5203 CHAIN PATTERN**

Hex				E	SCD CO	DDE		
Char-	Chain	Chain						
acter	Character	Position	в	А	8	4	2	1
	Character	1031000						
E1	1	1						1
50							2	'
F2	2	2					2	
F3	3	3					2	1
F4	4	4				4		
F5	5	5				4		1
F6	6	6				4	2	
F7	7	7				4	2	1
F8	8				8			
50	0	0			0			4
F9 F0	9	9			0			
10	0	10			8		2	
7B	#	11			8		2	1
7C	@	12			8	4		
61	1	13		Α				1
E2	s	14		А			2	
E3	т	15		Α			2	1
E4	i ii	16		Δ		4	-	·
55	, v	17		$\hat{}$		-		4
50		1/		A .		4		
Eb	vv	18		A		4	2	
E7	×	19		А		4	2	1
E8	Y	20		Α	8			
E9	Z	21		Α	8			1
50	3	22		А	8		2	
6B		23		А	8		2	1
60	%	24		Δ	8	4	-	
D1	Ĩ	25	в	~	Ū	•		1
02	r	20	D				2	•
02		20	D				2	
03	L	2/	в				2	1
D4	M	28	в			4		
D5	N	29	в			4		1
D6	0	20	В			4	2	
D7	Р	31	в			4	2	1
D8	0 a	32	в		8			
D9	R	33	В		8			1
60	-	34	в		8		2	
5B	\$	35	в		8		2	1
50	*	36	B		R R	4	-	·
00	•	27			0	-		1
		3/	0				2	
62	в	38	в	A			2	
C3	C	39	в	A			2	1
C4	D	40	В	A		4		
C5	E	41	В	A		4		1
C6	F	42	в	A		4	2	
C7	G	43	в	A		4	2	1
CB	н	44	в	A	8			
C9		45	B	Δ	8			1
4F	+	40	в		8		2	
40		40			0		2	1
40	·,	4/	P	A .	0		2	
70	1 1 1	48			8	4		1

LC ARRAY
#### **CPU BASIC TIMINGS**





#### **CPU CYCLE PATTERNS**



1/0\*

\* Can be performed between any of the 11 above cycles.

#### **CPU CYCLES**

IOp	=	Op code moved from storage to Op code
		register

- IQ = Q code moved from storage to Q register
- IR = Third instruction cycle when instruction uses no addresses
- IX1 = Establishes first operand address in BAR when first operand is indirectly addressed
- IH1 = Establishes high order byte of first operand in the high order byte of BAR when first operand is directly addressed
- IL1 = Establishes low order byte of first operand in the low order byte of BAR when first operand is directly addressed
- IX2 = Establishes second operand address in the AAR when the second operand is indirectly addressed
- IH2 = Establishes the high order byte of second operand in the AAR when the second operand is directly addressed
- IL2 = Establishes the low order byte of second operand in the AAR when the second operand is directly addressed
- EA = Moves a byte of the second operand from storage, operates on it and returns it to storage
- EB = Moves a byte of the first operand from storage, operates on it and returns it to storage

# INSTRUCTION CYCLE PATTERNS

Ор	Mnem	Op	٥	R	× <sub>1</sub>	<sup>H</sup> 1	L1	×2	<sup>H</sup> 2	L <sub>2</sub>	A	В
04	747	<b>.</b>	¥			v			~	*		
06	AZ	Ŷ	Ŷ			Ŷ	L Ŷ		Ŷ	Ŷ	Î.	
07	SZ	x	×			x	×		x	×	x	x
08	MVX	x	×			x	×		x	x	x	x
0A	ED	x	x			x	×		x	x	x	x
0B	ITC	x	x			x	x		x	x	×	x
0C	MVC	x	×			x	x		x	x	x	×
0D	CLC	x	×			x	x		x	x	x	x
0E	ALC	x	×			x	x		x	x	x	x
0F	SLC	×	×			x	x		x	x	x	x
14	ZAZ	x	×			x	x	×			x	×
16	AZ	x	×			х	x	х			x	x
17	SZ	x	x			x	x	x			×	x
18	MVX	×	×			x	x	x			x	x
1A	ED	x	×			x	×	x			×	×
1B	ITC	×	x			x	x	х			×	x
1C	MVC	х	x			×	×	x			×	x
1D	CLC	×	×			x	x	x			x	x
1E	ALC	x	×			×	×	x			x	x
1F	SLC	x	×			x	x	x			×	×
24	ZAZ	×	×			x	×	x			×	x
26	AZ	×	×			×	×	x			×	×
27	SZ	×	×			×	×	×			×	x
28	MVX	×	×			x	x	x			x	×
2A	ED	x	×			×	x	×			x	×
2B	ITC	x	×			x	×	×			x	x
2C	MVC	×	x			x	x	x			x	x
2D	CLC	×	x			x	x	x			x	×
2E	ALC	x	×			x	x	x			x	x
2F	SLC	×	×			x	×	×			×	×
30	SNS	×	x			x	×					×
31		×	×			×	×					×
34	51	×	×			×	×					×
30		×	×			×	×					×
30		X	×			×	×					×
30	TOF	×	×			×	×					×
39	CDN	×	×			×	×					×
30	SBE	1	Ĵ			Č	×,					× I
30	MVI	0	Ĵ			Ĵ	- Ĉ					Ĵ.
30	CU	Ĵ.	Ĵ			Ĵ	Č.					× I
30	551	^	^			^	^					^
44	ZAZ	×	×						×	× 1	¥	
46	AZ	x	x		Ŷ				2 I	Ŷ	Ŷ	
47	sz	x	x		x				2	Ç I	Ŷ	
48	MVX	x	x		x				x	÷,	x	
4A	ED	x	x		x	1			x	Ŷ	x	x I
4B	ITC	x	x		x					÷,	Ŷ	
4C	MVC	x	x		x				2	2	Ŷ	2
4D	CLC	x	x		x				<u>,</u>	2	Ŷ	2
4E	ALC	x	x		x				x	x I	x	
4F	SLC	x	x		x				x I	x	â	2
54	ZAZ	×	x		x			×			×	x
56	AZ	×	x		x			×			×	x
57	SZ	×	x		×			x			×	×
58	MVX	×	x		×			×			×	x

### **INSTRUCTION CYCLE PATTERNS (continued)**

Op	Mnem	Op	٥	R	× <sub>1</sub>	H <sub>1</sub>	L	×2	H2	L2	Α	в
54	50	v	v		J							
58		Ŷ	Ŷ		Û.			Ĵ			Ĵ	×
50	MVC	Û,	Ŷ		I Ç			Ĵ			Ĵ	×
50		Ŷ	Ŷ		LÇ.			Ĵ			Û	Č
56	ALC	Ŷ	Ŷ		I Ç			Û			Ĵ	Č
5F	SIC	x	×		×			Ŷ			Ç	0
-	020							~			î	î
64	ZAZ	×	x		×			x			×	×
66	AZ	x	×		x			x			x	×
67	SZ	×	x		×			x			x	x
68	MVX	x	×		×			x			x	x
6A	ED	×	×	ł	×			x			x	x
6B	ІТС	×	×		×			×			x	x
6C	MVC	×	×		×			x			x	x
6D	CLC	×	x		×			×			x	×
1 05				ł	1							
DE	ALC	×	×		×			×			×	×
61	SLC	×	x		×			×			×	×
70	CNC											
70	110	0	Ĵ		10							Ĵ.
74	ST	Q,	÷		10							Û
75	1	Q.	Ŷ		I.							Ŷ
76	Δ	10	÷.		IÇ.							Ŷ
78	TRN	101	Û	1	10							Û
70	TRE	10	Ĵ		Ç.							Û
70	SBN	0	0		10							0
78	SRE	10	Û		IÇ.							Û
70	MVI	101	Ç		IÇ.							Ŷ
70	CLI	C I	Ç		12							Ŷ
1.0	021	^	î		1^							<u>^</u>
84	ZAZ	x	x		×				x	x	x	×
86	AZ	x	×		×		1		x	x	×	x
87	sz	x	x		×				x	x	x	x
88	MVX	x	×		×				x	x	x	×
8A	ED	x	x		×				x	x	x	x
8B	ITC	x	×		×				x	x	×	x
8C	MVC	x	×		x				x	x	x	x
8D	CLC	x	×	Į	×				x	x	x	×
8E	ALC	×	×		×				x	x	x	x
8F	SLC	x	x		×				×	x	x	×
1												
94	ZAZ	×	x		×			x			×	×
96	AZ	×	x	l	×			x			×	×
97	sz	×	x		×			×			×	×
98	MVX	×	×		×			×			×	×
9A	ED	×	x		×			×			×	×
9B	ITC	×	x		×			×			×	×
90	MVC	×	x	[	×			×	1		×	×
9D	CLC	×	x		×			×			×	×
9E	ALC	×	×		×		1	×			×	×
9F	SLC	×	x		×			×			×	×
	747											
A4	ZAZ	×	x		×.			×			×	×
A0	67	l Č	×		1.			×			×	1 ×
	MVY		x	1	1.			×			X	l Č
	ED	0	Ĵ		10			Š			۱.Č	
	itc	101	Û		10			Û			۱Ť.	۱Ĉ
	MVC	0	Û		10			L Û			10	I Û
	1.11140	· ^	<u>^</u>	L	<u>^</u>		L	<u> </u>	L		· ^	L ^

# **INSTRUCTION CYCLE PATTERNS (continued)**

Op	Mnem	Op	٥	R	× <sub>1</sub>	H <sub>1</sub>	L <sub>1</sub>	×2	<sup>Н</sup> 2	L <sub>2</sub>	А	В
AD	CLC	×	x		x			x			x	×
AE	ALC	×	x		x			х			×	×
AF	SLC	×	x		x			х			×	×
B0	SNS	×	×		×							×
B1	LIO	×	×		×							×
B4	ST	×	×		×							×
B5	L	×	×		×							×
B6	Α	×	×		×							×
B8	твм	x	×		×							×
B9	TBF	×	×		×							×
BA	SBN	×	х		x							×
BB	SBF	×	×		×							×
BC	MVI	×	×		×							×
BD	CLI	×	x		x							×
CO	вс	×	x			x	×					
C1	TIO	×	x			x	x					
C2	LA	×	x			×	×					
D0	BC	x	x		×							
D1	тю	×	x		×							
D2	LA	x	x		×							
E0	BC	×	×		×							
E1	тю	×	×		x							
E2	LA	x	×		×							
F0	HPL	×	×	×								
F1	APL	×	x	×								
F2	JC	×	×	×								
F3	SIO	x	х	x								

Op Code Q Command 3 Byte Command Device Address Function Specification Skip Condition Halt Identifier 3 Byte 1 Address Op Code × ٠ D1 Immediate 12 Mask Mask D1 Register Address Q D1 α D2 Branch Condition Jump Condition Condition Displacement Data Selection Q D1 4 Byte 1 Address Op Code Q Operand Direct Op Code 4 Byte 2 Address L D1 D2 Indexed D1 Operand 2 5 Byte 2 Address Op Code L 5 Byte 2 Address Op Code Operand 1 <sup>D</sup>2 L (Two Bytes) (Two Bytes) 6 Byte 2 Address Op Code Operand 1 Operand 2 L

INSTRUCTION FORMATS

.

	Mnem		Op	۵	Operands			Comments
Two Address Instruction	ZAZ AZ SZ MVX ED ITC MVC CLC ALC SLC		4 6 7 8 A 8 C D E F	L1L2 L1L2 L1L2 L1 L L L L L L				Zero and add zoned Add zoned decimal Subtrect zoned decimal Move hex characters Edit Insert and test characters Move characters Compare logical characters Add logical characters 'Subtract logical characters
			•		0	o1	On2	2 On1 direct. On2 direct
			1		0	p1	Op2	Op1 direct, Op2 indexed by XR1
			2		0	p1	Op2	Op1 direct, Op2 indexed by XR2
			4		Op1	Op	2	Op1 indexed by XR1, Op2 direct
		IL	5		Op1	Op2		Op1 indexed by XR1, Op2 indexed by XR1
		۱ŀ	6		Op1	Op2	Ļ	Op1 indexed by XR1, Op2 indexed by XR2
		IL	8		Op1	1 Op2		Op1 indexed by XR2, Op2 direct
		۱ŀ	9		Op1	Op2		Op1 indexed by XR2, Op2 indexed by XR1
		Ш.	A		Op1	Op2		Op1 indexed by XR2, Op2 indexed by XR2

.#

¢

	SNS	0 DA M'N		Sense I/O				
	LIO	1 DAMN		Load I/O				
One Address	ST	4 Reg		Store register				
Instruction	L	5 Reg		Load register				
(Non-Branch)	Α	6 Reg		Add to register				
	TBN	8 Mask		Test bits on				
	TBF	9 Mask		Test bits off				
	SBN	A Mask		Set bits on				
	SBF	B Mask		Set bits off				
	MVI	C 12		Move logical immediate				
	CLI	DL		Compare logical immediate				
		1						
		3	Op1 Addr	Op1 direct				
		7	Op1	Op1 indexed by XR1				
		В	Op1	Op1 indexed by XR2				
One Address	BC	Cond		Branch on condition				
Instruction	TIO	1 DAIM'N		Test I/O and branch				
				l Oad addrore				
(Branch)	LA	1 2 Bit 6 XB		LONG ACCLESS				
(Branch)	LA	Bit 6-XR	1	2000 8001633				
(Branch)	LA	Bit 6-XR	1					
(Branch)	LA	Bit 6-XR	1					
(Branch)	LA	C Bit 6-XR	Op 1 Addr	Op 1 direct				
(Branch)	LA	C D	Op 1 Addr	Op 1 direct Op 1 indexed by XR1				
(Branch)	LA	C E Bit 6-XR Bit 7-XR D E	Op 1 Addr Op 1 Op 1	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2				
(Branch)	LA	C D E	Op 1 Addr Op 1 Op 1 Op 1	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2				
(Branch)	LA	Bit 6-XR Bit 7-XR C D E	Op 1 Addr Op 1 Op 1 Op 1	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2				
(Branch)	HPL	C D FO Tens	Op 1 Addr Op 1 Op 1 Op 1	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2 Halt program level				
(Branch) Command Instruction	LA HPL APL	2         Bit 6-XR           Bit 7-XR         Bit 7-XR           C         D           D         E           F0         Tens           F1         DA, M, N	Op 1 Addr Op 1 Op 1 Op 1 Op 1 Unit N U	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2 Halt program level Advance program level				
(Branch) Command Instruction	LA HPL APL JC	Eigensein         Bit 6-XR           Bit 7-XR         Bit 7-XR           D         D           E         D           F0         Tens           F1         DA[M]N           F2         Cond.	Op 1 Addr Op 1 Op 1 Op 1 Unit N U Number of	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2 Halt program level Advance program level Jump on condition				
(Branch) Command Instruction	LA HPL APL JC	2         Bit 6-XR           Bit 7-XR         Bit 7-XR           C         D           E         E           F0         Tens           F1         DA[M, N]           F2         Cond.	Op 1 Addr Op 1 Op 1 Unit N U Number of bytes to jump	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2 Halt program level Advance program level Jump on condition				
(Branch) Command Instruction	LA HPL APL JC SIO	Bit 6-XR:         Bit 7-XR:           Bit 7-XR:         Bit 7-XR:           C         D           E         Bit 7-XR:           F0         Tens           F1         DA[M],N           F2         Cond.           F3         DA[M],N	Op 1 Addr Op 1 Op 1 Op 1 Unit N U Number of bytes to jump Control	Op 1 direct Op 1 indexed by XR1 Op 1 indexed by XR2 Halt program level Advance program level Jump on condition Start I/O				

t.

.

### INSTRUCTION FORMAT REFERENCE

OP	MNEM	DNIC TY	PE
04	ZAZ		
06	AZ	2 ADDRESS	
07	SZ		'
08	MVX	Direct	
0A	ED	OP Q Operand 1 Op	erand 2
0B	ITC		
0C	MVC	6 bytes	<b>−</b>
0D	CLC		
OE	ALC		
0F			
14	ZAZ		, 1
16	AZ 07		1
1/	SZ	Disease la devia	. I
18	MVX	Direct Indexed	
1A	ED	OP Q Operand I D2	
18		E huter a	
10		5 bytes	4
10		YB	1
15		×8	'
24	747		
24	Δ7		- L
20	SZ		
28	MVX	Direct Indexed	d.
2A	ED	OP Q Operand 1 D2	ר ו
2B	ITC		-
2C	MVC	5 bytes	4
2D	CLC		
2E	ALC	XR:	2
2F	SLC		



ОР	MNEMO	DNIC		TYPE	
64 66 67 68 6A 6B 6C 6D 6E	ZAZ AZ SZ MVX ED ITC MVC CLC ALC	OP Q	2 ADD D1 - 4 bytes - XR1	DRESS D2 XR2	•
70 71 74 75 76 78 78 78 78 70 70	SLC SNS LIO ST L A TBN TBF SBN SBF MVI CLI	OP Q		DRESS	
84 86 87 88 8A 8B 8C 8D 8E 8F	ZAZ AZ SZ MVX ED ITC MVC CLC ALC SLC		→2 ADD Indexed D1 -5 bytes - XR2	DRESS Direct Operand 2	

ОР	MNEM	IONIC TYPE
94 96 97 98	ZAZ AZ SZ MVX	←2 ADDRESS→
9A	ED	OP Q D1 D2
9B	ITC	
90	MVC	4 bytes
9D	CLC	
9E	ALC	XR2 XR1
9F	SLC	
A4	ZAZ	
A6	AZ	←2 ADDRESS→
A7	SZ	• • • •
A8	MVX	
AA	ED	
AB		
		4 bytes
	ALC	XB2 XB2
	SIC	
BO	SNS	
B1	LIO	1 ADDRESS
B4	ST	
B5	L	Indexed
B6	A	OP Q D1
B8	TBN	
B9	TDF	3 bytes
BA	SBN	
BB	SBF	
BC	MVI	XR2
BD	CLI	

OP	MNEMONIC	ТҮРЕ	
C0 C1 C2	BC TIO OP Q LA de 4 b	Direct Address ytes	
D0 D1 D2	BC TIO OP Q LA	+XR1	
E0 E1 E2	BC TIO OP Q LA - 3 bytes	D2 +XR2	
F0 F1 F2 F3	HPL APL JC OP Q SIO - 3 bytes		

#### LOAD & STORE REGISTER Q CODES

	OP		C	נ		Operand 1
	7		0123	4567		$\overline{\ }$
1	01	=	0000	0001	=	XR1
	02	=	0000	0010	=	XR2
	04	=	0000	0100	=	PSR
	08	=	0000	1000	=	ARR
	10	=	0001	0000	=	IAR
	20	=	0010	0000	=	P1 - IAR
	40	m	0100	0000	=	P2 - IAR
	80	=	1000	0000	=	IAR - 0
	C0	=	1100	0000	=	IAR - 1
	A0	=	1010	0000	=	IAR - 2
	90	=	1001	0000	=	IAR - 3
	88	=	1000	1000	=	IAR - 4

# HALT IDENTIFIERS





### CONDITION REGISTER SETTINGS

Binary Value 8	4	2	1	8	4	2	1
Bits 0	1	2	3	4	5	6	7
Meaning		*во	Test False	**D0	ні	LO	EQ
DECIMAL							
ADD Decimal		-	-	overflow	> zero	< zero	zero
SUB Decimal		-	-	overflow	> zero	< zero	zero
ZERO & ADD		-			> zero	< zero	zero
LOGICAL						No	
ADD Logical		overflow	v	_	Carry	Carry	zero
SUB Logical		_	_		1>2	1<2	zero
COMPARE	1	-	_	-	1>2	1<2	EQ
CU					1>1	1<1	1 = 1
EDIT (second operand)		-	-	_	> zero	< zero	zero
Test Bits ON		-	Note 1	-	-	-	-
Test Bits OFF		-	Note 2	-	-	-	-
BRANCH ON CONDITION X		-	Note 3	-	-	_	-

.

When ONE, branch if any of the tested bits are ON When ZERO, branch when all the tested bits are OFF

\*B0 = Binary overflow

\*\*D0 = Decimal overflow

1. Selected bits are not all one.

2. Selected bits are not all zero

3. Turn off if tested.

### LOCAL STORE REGISTERS

#### BASE SYSTEM

HIGH	LOW		LSR Acronym				
Program level 1 instru		P1-IAR					
Program level 1 addre	ss recall register		P1-ARR				
Operand 2 address reg	gister	1	AAR				
Spar	e						
Program level 1 index	register 1		P1-XR1				
Length count recall register	Condition recall register		P1-PSR				
Operand 1 address re	gister		BAR				
MFCU print data add	ress register		MPTAR				
Program level 1 index	register 2		P1-XR2				
Line printer data add	ress register		LPDAR				
Line printer image ad	dress register		LPIAR				
MFCU punch data ad	ldress register		MPCAR				
MFCU read address r	egister		MRDAR				
Length count registers	Length count registers Data recall register						
Interrupt level 1 instr		IAR-1					
Interrupt level 1 addr		ARR-1					

#### FEATURE 1

	1.011	ור	LSR							
HIGH	LOW		Acronym							
Program level 2 instruc	Program level 2 instruction address register									
Program level 2 address	s recall register		P2-ARR							
Bi-sync comm adapter	address register		BSCAR							
Serial I/O channel addr	ess register		SIAR							
Program level 2 status	register		P2-PSR							
Interrupt level 4 instru	ction address register		IAR-4							
Interrupt level 4 addres	ss recall register		ARR-4							
Disk file control addres	ss register		DFCR							
Program level 2 index i	egister 2		P2-XR2							
Spare			Spare							
Interrupt level 2 instru	ction address register		IAR-2							
Interrupt level 2 addres	ss recall register		ARR-2							
Disk file data address r	Disk file data address register									
Program level 2 index i	egister 1		P2-XR1							
Interrupt level 0, instru	Interrupt level 0, instruction address register									
Interrupt level 0 addres	ss recall register		ARR-0							

Priority*	CPU Clock	CPU	Request	Priority Assignment					
	at Attmt	Clock	Bit Line	P01234567 Device					
1	0	1	7	100100001 File Seek					
2	0	1	6	100100010 Unassigned					
3	0	1	5	100100100 Unassigned					
4	0	1	4	100101000 Unassigned					
5	0	1	3	100110000 Unassigned					
6	2	3	7	10100001 Unassigned					
7	2	3	6	10100010 Unassigned					
8	2	3	5	101000100 Unassigned					
9	2	3	4	101001000 MFCU Prt					
10	2	3	3	101010000 Custom Sys					
11	4	5	7	1 1 0 0 0 0 0 0 1 Unassigned					
12	4	5	6	110000010 Unassigned					
13	4	5	5	1 1 0 0 0 1 0 0 Unassigned					
14	4	5	4	1 1 0 0 0 1 0 0 0 MFCU Rd-Pch					
15	4	5	3	1 1 0 0 1 0 0 0 0 BSCA					
16	6	7	7	000000001 Unassigned					
17	6	7	6	0 0 0 0 0 0 1 0 SIOC					
18	6	7	5	0 0 0 0 0 1 0 0 5203 Printer					
19	6	7	4	00001000 Unassigned					
20	6	7	3	0 0 0 0 1 0 0 0 0 File Rd/Wr					

#### Cycle Steal Request Priority Assignments

\*Priority is from lowest to highest

с,

à.

		1/0	Ο ΑΤΤΑ	CHMENT CONDITION	I/O Co A	ndition B	CPU REACTION
			Incorrec	et DBO Parity	1	1	Processor checks stop with channel DBO check light on
. <u>c</u>			Q By	te not Correct	0	0	Processor check stop with Ω byte invalid check light on
Istruc	Correct DBO		SI	NS Instruction	0	1	Proceed to next sequential instr
/cle I/O Ir	Parity	Correct Q	SIO	Reject Instr	1	0	Retry I/O instruction
O C any		Byte	Instr	Accept Instr	0	1	Proceed to next sequential instr
- 2				Condition not Met	0	1	Proceed to next sequential instr
			Instr	Condition Met	1	0	Branch to effective address
SIO I-R, LIO E-B, & I/O			INCORI	RECT DBO PARITY	1	1	Processor check stop with channel DBO check light on
Cycles			CORRE	CT DBO PARITY	0	0	Continue as normal

### **TEST I/O AND BRANCH (TIO) INSTRUCTION FORMATS**

Op Code	c	2 Co	de	Co Co	ntrol de			
	DA	м	N	1				
0	78 11	12	13 15	16				
C1						Direct addressing - Oper	and 1 = 2 bytes	
D1						Indexed by XR-1 - Oper	and 1 = 1 byte	
E1						Indexed by XR-2 - Oper	and 1 = 1 byte	
	1111					Device address MFCU	F)	
		0				Primary		
		1				Secondary		
			000			Feed not ready or error		
5424			001			Read feed busy (conditio	n 1)	
MFCU			010			Punch data busy (conditi	on 2)	
1			011			Condition 1 or 2		
	1		100			Print data busy (conditio	n 4)	
1	1		101			Condition 1 or 4		
			111			Condition 2 or 4		
			<u> </u>			Branch to address if cond	ition mot	
					~~~~	Do coder D1 and E1 are	ndoved	
	1110	-				Device address printer	(F)	
		0				Left carriage	<u>(</u> <u></u> ,	
1		1				Bight carriage		
		<u> </u>	000			Not ready		
5203			001			Invalid		
Printer			010			Print buffer busy		
			011			Invalid		
			100			Carriage busy		
			101			Invalid		
			110			Printer busy		
			111			Invalid		
				XXXX	XXXX	Branch to address if cond	ition met	
						Op codes D1 and E1 are i	ndexed	
54/1	0001					Device address keyboard	(1)	
and						Test I/O is invalid and will	I result in invalid	
5475	-					U byte processor check.	. (A)	
	1010					Device address disk drive	1 (A)	
	1011	0				Device address disk drive	2 (b)	
		1				Removable disk		
5444			000			Fixed disk	· · · · · · · · · · · · · · · · · · ·	
Dick			000			Not ready or error		
LISK			100			Scan found	ocess	
			100			*Condition may yary den	ending on	
			*			Disk drive selected - Refe	r to status byte	
				xxxx	XXXX	Branch to address if cond	ition is met	
	0000					Device address DPF (0)		
		0				Must be zero		
DPF			0xx			Program level 1		
			1xx			Program level 2		
			×00			Cancel program level	Tests setting of	
			×01			Load program level from	DPF switch	
						MECU		
			× 10			Load from console I/O		
			*	****	XXXX	On coder D1 and E1 are i	ndexed	
							ili cinadi	

\* Note: All other N codes invalid

# TEST I/O AND BRANCH (TIO) INSTRUCTION FORMATS (continued)

Op Code	C	2 Coc	le	Contro	ol Code	
	DA	м	N			
0 7	9 11	12	12 15	16		
C1 /	0 1	12	15 15	10		Direct Addressing – Operand 1 = 2 bytes
DI			-			Indexed by XB-1 – Operand 1 = 1 byte
F1						Indexed by SR-2 - Operand 1 = 1 byte
	0011					Device address SIOC (3)
		0				Must be zero
	000		000			Test for SIOC not ready
			010			Test for SIOC busy
						Note: All other N codes invalid
				xxxx	xxxx	Branch to address if condition is met
						D1 and E1 are indexed
	1000					Device address BSCA (8)
		0				Must be zero
			000			Not ready / Unit check
			001			Op end interrupt
			010			Busy
BSCA			011			ITB interrupt
			100			Interrupt pending
			101			Invalid
			110			New data
			111			Invalid
				xxxx	XXXX	Branch to address if condition is met
						D1 and E1 are indexed
	0101					Device address 1442 (5)
		0				Must be zero
			000			Test for 1442 not ready
1442			010			Test for 1442 busy
						Note: All other N codes invalid
				XXXX	XXXX	Branch to address if condition is met
						D1 and E1 are indexed

### LOAD I/O (LIO) INSTRUCTION FORMATS



### LOAD I/O (LIO) INSTRUCTION FORMATS (continued)

Op Code		2 Cod	e	Operand 1						
0 7	DA 8 11	M 12	N 13 15	16						
31	-				Direct addressing-Opera	nd 1 = 2 bytes				
71				Indexed by XR-1-Operand 1 = 1 byte						
B1					Indexed by XR-2-Operand 1 = 1 byte					
	0011			Device address SIOC (3)						
		0			Must be zero					
			001		Load I/O function register					
SIOC			010		Load SIOC length count register					
			100		Load SIOC data address register					
	1 1		101		Load data transfer regist	er				
					Note: All other N codes invalid.					
	0001				Device address printer keyboard (1)					
5471		1			Select printer must	Storage address can be				
Printer					be a 1, 0 is invalid.	one byte or two bytes				
Key.	1		000		Load EBCDIC	in length (direct addressed,				
board					character to be	or indexed). The character				
bourd					printed (N code	to be printed is loaded from				
					must be zero)	the first operand address - 1. All other N codes invalid.				
	1000				Device address BSCA (8)					
		0			Must be zero					
i i			001		Stop address register					
BECA			010		Transition address registe	er				
BOCA			100		Current address register					
			110		Current address register	not subject to busy)				
					Note: All other N codes invalid.					
	0101				Device address 1442 (5)					
		0	1		Must be zero					
1442			000		Load punch LCR					
			100		Load 1442 DAR					
Note: All other N codes invalid.						invalid.				

## **START I/O (SIO) INSTRUCTION FORMATS**

Op Code         Q Code         Control Code           0         78         1112         13         15         16         23           F3         1110         Device address printer (E)         0         1         Device address printer (E)           0         78         1110         Device address printer (E)         0         1         Device address printer (E)           0         1         Left carriage is used (single feed carriage)         1         Device address printer (E)           0         0         Space only         101         Invalid         000           000         Space only         100         Print followed by spacing         010           101         Invalid         100         Skip only         000           101         Invalid         0000         One space         0 not permitted and will result           0000         0000         0000         One space         0 may result in a carriage run- awy. 112         110           0000         0000         0000         Skip to line 12         0 may result in a carriage run- awy. 112         110         Print feed           1110         Device Address MFCU         (F)         0         Print feed         101         Print feed						_	
Code         Code           DA         N         N           F3         1112         13         1516         23           F3         1110         Device address printer (E)         1           1110         C         Left carriage is used         (Single feed carriage)           1110         C         Left carriage is used         (Single feed carriage)           1110         C         Left carriage is used         (Single feed carriage)           1111         Invalid         100         Skip only           101         Invalid         101         Invalid           100         OSkip only         (III)         Invalid           101         Invalid         Invalid         (III)           101         Invalid         (III)         (III)           101         Invalid         (IIII)         (IIII)           100         Ooco 00000         No space         (IIII)         (IIII)           00000         Oocol         Number greater than 30000         (IIII)         (IIII)           111         Device Address MFCU         A number greater than /00FO         (IIII)         (IIII)           00000         Oocol         Skip to line 112	Op	a	Cod	e	Con	trol	
DA         M         N         O           0         78         1112         13         15         16         23           F3         1110         Device address printer (E)         O         Left carriage is used         O           0         1         Right carriage is used         0         Space only         0           100         Space only         Invalid         1         1         1           011         Invalid         Invalid         1         1         1           100         Skip only         1         1         1         1           110         Print followed by skip         1         1         1         1           111         Invalid         1         1         1         1         1           111         0000         0000         No space         (not permitted and will result         0           0000         0000         Skip to line 1         (nis space zero operation.         0         may, 112 lines are the         0           0000         0000         Skip to line 110         (B lines per inch).         1         1         avay, 112 lines are the         0         may, 112 lines are the         0	Code	Code		e 1			
DA         M         N           F3         1112 [3] 15 [6]         23           F3         110         Device address printer (E)           110         Right carriage is used (single feed carriage)           1         Invalid           001         Invalid           010         Print followed by spacing           011         Invalid           100         Skip only           101         Invalid           100         Skip only           101         Invalid           100         Skip only           111         Invalid           0000 0000         One space           0000 0000         No space           0000 0000         Skip to line 1           0000 0000         Skip to line 1           0000 0000         Skip to line 110           0000 0000         Skip to line 112           1111         Device Address MFCU (F)           111         Out Print feed           0110         Out Print feed      <			٦	<b></b>		-	
0         78         1112         15         23           F3         1110         Device address printer (E)         0         Left carriage is used (single feed carriage)           1110         0         Space only         000         Space only           000         Space only         000         Space only           001         Invalid         000         Space only           010         Print followed by spacing         011         Invalid           100         Skip only         000         No space         (not permitted and will result           0000         0000         No space         (not permitted and will result         000000000           00000         0000         No space         (not permitted and will result         000000000           00000         0000         No space         (not permitted and will result         0000000000           00000         00000         No space         (not permitted and will result         (anumber greater than 30000           00000         00000         00000         No space         (not permitted and will result         (anume arriage run)           00000         00000         Skip to line 110         (maximum length of a form         (bin therad         (bin therad <td< td=""><td></td><td>DA</td><td>M</td><td>N</td><td></td><td></td><td></td></td<>		DA	M	N			
F3         Image: Construct of the second secon	0 7	8 1	112	13 15	16	23	
1110         Device address printer (E)           0         Left carriage is used (single feed carriage)           1         Right carriage is used (single feed carriage)           1         Right carriage is used           000         Space only           011         Invalid           010         Print followed by spacing           011         Invalid           100         Skip only           101         Invalid           111         Invalid           111         Invalid           0000 0000         No space (not permitted and will result on carriage run-           0000 0001         Skip to line 1           0000 0001         Skip to line 10           0000 0001         Skip to line 110           0000 0001         Skip to line 112           111         Device Address MFCU (F)           11         Punch print feed           101         Punch print reed	F3						
5203         0         Left carriage is used (single feed carriage)           1         Right carriage is used           000         Space only           001         Invalid           010         Print followed by spacing           011         Invalid           100         Skip only           101         Invalid           111         Invalid           111         Invalid           0000<0000		1110					Device address printer (E)
5203         1         Right carriage is used           000         Space only           010         Print followed by spacing           100         Skip only           101         Invalid           100         Skip only           101         Invalid           100         Skip only           101         Invalid           100         Skip only           111         Invalid           0000         0000           0000         Oone space           00000         Oone space           00000         Oone space           00000         Oone skip to line 1           00000         Oone skip to line 1           00000         Skip to line 110           00000         Oone Skip to line 110           00000         Oone Skip to line 110           00000         Oone Skip to line 110           1111         Device Address MFCU           1111         Device Address MFCU           1111         Punch read			0				Left carriage is used (single feed carriage)
5203         000         Space only           100         Invalid         Invalid           101         Invalid         Invalid           100         Print followed by spacing         Invalid           101         Invalid         Invalid           100         Skip only         Invalid           101         Invalid         Invalid           1000         Ooco 0000         No space         (not permitted and will rest on the space)           00000         Ooco 0000         Skip to line 1         A number greater than /00F0           00000         Ooco 0000         Skip to line 1         A number greater than /00F0           00000         Ooco 0000         Skip to line 1         A number greater than /00F0           00000         Ooco 0000         Skip to line 110         Maximum length of a form waitmum length of a form (B1110           011         Device Address MFCU         (F)         -           101         Printrated         -         -           101			1				Right carriage is used
5203         001         Irvalid           5203         011         Irvalid           100         Skip only         Invalid           101         Irvalid         Invalid           100         Oxoo 0000         No space         A number greater than 3 is 0000 0000           0000 0000         Oxoo 0000         Skip to line 1         A number greater than /00FO           0000 0000         Oxoo 0000         Skip to line 1         A number greater than /00FO           0000 0000         Skip to line 112         A number greater than /00FO           0000 0000         Skip to line 112         A number greater than /00FO           0000 0010         Skip to line 112         A number greater than /00FO           0110         1111         Device Address MFCU         F           1111         Device Address MFCU         F         I           1111         Device Address MFCU         F         I           1111         Punch print feed         I         I           100				000			Space only
5203         010         Print followed by spacing           111         Invalid         101           100         Skip only         101           101         Invalid         101           1000         0000         0000         101           0000         0000         100         101         100           0000         0000         Skip to line 11         10         maximum length of a form           0111         0000         Fried         18         18         18           1111         Device Address MFCU         (F)         1         10         10           111         Device Address MFCU         (F)         1         10         1           11         Print feed <td></td> <td></td> <td></td> <td>001</td> <td></td> <td></td> <td>Invalid</td>				001			Invalid
5203         011         Invalid           5203         110         Invalid           110         Print followed by skip           111         Print followed by skip           111         Invalid           110         Invalid           111         Print followed by skip           0000         0000           0000         0000 pasce           00000         0000           00000         0001           00000         0001           00000         0001           00000         0001           00000         0001           Skip to line 1         A number greater than /00F0           00000         0001           00000         0001           Skip to line 110         Mary result in a carriage run- away. 121 lines are the           0011         Device Address MFCU           0111         Device Address MFCU           1         Skip to line 110           1111         Punch read           100         Print read           111         Punch print read           110         Punch print read           111         Punch print read           111         Punch				010			Print followed by spacing
5203 Printer         100         Skip only           110         Invalid           110         Print followed by skip           111         Invalid           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         0001           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         0000           0000         Skip to line 110           0000         Feed           001         Read           001         Read           001         Primery card path is used           000         Feed           010         Punch read           101         Punch print read           101         Punch print read           101         Punch print read           100				011			Invalid
5203 Printer         101         Invalid           100         Print followed by skip           111         Invalid           0000         0000           0000         0000           0000         0001           0000         0001           0000         0001           0000         0001           0000         0001           Skip to line 10         may result in a carriage run- savay. 112 lines are the maximum length of a form online skip to line 112           011         Device Address MFCU           111         Device Address MFCU           111         Punch read           111         Punch print read           111         Punch print read           111         Punch print read           111         Punch print read			1	100			Skip only
5203 Printer         110         Print followed by skip           Printer         111         Invalid           111         Invalid         A number greater than 3 is 0000 0000           0000 0000         One space (not permitted and will result 0000 0001         Skip to line 1 0000 0001           0000 0001         Skip to line 1 0000 0001         A number greater than /00F0 may result in a carriage run- saw, 112 lines are the 00110 1111           111         1         Image: space 2 may space 2				101			Invalid
Printer         111         Invalid           0000         0000         No space         A number greater than 3 is           0000         0000         000 passe         Inot permitted and will result           0000         0001         Double space         Inot permitted and will result           0000         0001         Double space         Inot permitted and will result           0000         0001         Double space         In space zero operation.           0000         0001         Skip to line 1         Mumber greater than /00FO           0000         0000         Skip to line 1         Mumber greater than /00FO           0000         0000         Skip to line 112         Ina carriage run- way. 112 lines are the maximum length of a form           0111         Device Address MFCU         (F)         (B lines per inch).           1111         Device Address MFCU         (F)           0         Feed         maximum length of a form           0111         Punch read         100           100         Primt read         100           101         Print feed         101           102         Punch print read         101           103         Printhuffer 1 is used           11	5203			110			Print followed by skip
5424         0001         0000         0000         0000         0001         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         0000         Skip to line 1         A number greater than 3 is Skip to line 1         A number greater than /00F0         A number gr	Printer			111			Invalid
5424 MFCU         0000         0000         0001         Operation           5424 MFCU         0000         0000         Print feed         0000         Print feed           100         Print feed         10         Print feed         0000         Print feed           100         Print feed         10         Print feed         0000         Print feed           100         Print feed         10         Print feed         0000         Print feed           100         Print feed         10         Print feed         0000         Print feed           100         Print feed         10         Print feed         0000         Print feed           100         Print feed         10         Print feed         100         Print feed           100         Print feed         10         Print feed         100         Print feed           101         Print feed         11         Print feed         100         Print feed         100           100         Print feed         11         Print fied         100         Print feed         100         Print feed         100         Print fied         100         Print fied         100         Print fied         100         10		ł			0000	0000	No space A number greater than 3 is
5424 MFCU         1111         0000         0010         Print read           100         Print read         000         Print read           101         Print read         000         Print read           101         Print read         000         Print read           101         Print read         111         Print read           111         Punch read         111         Print read           111         Punch read         111         Print read           111         Punch print read         111         Print read           111         Punch read         111         Print read           111         Punch read         111         Print read           111         Punch read         11         Print read			1		0000	0001	One space (not permitted and will result
5424         0001         0000         0001         Primery card path is used           1111         0000         Primery card path is used         0000         0000           1111         0000         Primery card path is used         0000         0000           1111         0000         Skip to line 110         (B lines per inch).           1111         0000         Freed         maximum length of a form           1111         0000         Skip to line 112         (B lines per inch).           1111         0000         Freed         maximum length of a form           111         0000         Freed         maximum length of a form           1111         Punch primt card path is used         1         Primery card path is used           100         Punch print feed         101         Print feed           11         Punch print feed         1         Print files           11         Print files         x         Reserved           0000         Select stack					0000	0010	Double space ( in a space zero operation.
5424 MFCU         0001 0000         0001 0000         Skip to line 1 0110         1 0110         1 0110         0 0110         0 0 0110         0 0 0110         0 0 0 0 0 0 0         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					0000	0011	Triple space
5424         111         Punch freed           101         Punch freed         10           111         Punch print reed         11           111					0000	0001	Skip to line 1 A number greater than 700-07
5424 MFCU         0010         0110         Primary card path is used           1111         Device Address MFCU         (F)           1         Device Address MFCU         (F)           1         Scondary card path is used         000           1         Secondary card path is used         000           1         Primary card path is used         000           1         Read         000           101         Punch feed         000           101         Print feed         100           101         Punch print feed         110           101         Punch print feed         11           11         Punch print feed         1           11         Print 4 lines         1           11         Print 4 lines         1           11         Select stacker 1         100           100					0000	0010	Skip to line 2 away 112 lines are the
Skip to line 112         (8 lines per inch).           1111         0         Device Address MFCU         (F)           1         Device Address MFCU         (F)         (F)           1         Device Address MFCU         (F)         (F)           1         Secondary card path is used         (F)         (F)           00         Feed         (F)         (F)           000         Feed         (F)         (F)           001         Reserved         (F)         (F)           000         Feed         (F)         (F)           001         Reserved         (F)         (F)           101         Punch print read         (F)         (F)           101         Punch print read         (F)         (F)           101         Punch print read         (F)         (F)           111         Punch read         (F)         (F)           11				1	Li i i	liii	Chie to line 110 maximum length of a form
Skp to mine 1/2 / Skp to					0110	1111	Skip to line 110 (8 lines per inch).
1111         Device Address MFCU (F)           1         Q         Primary card path is used           1         Secondary card path is used           000         Feed           001         Read           010         Punch feed           101         Punch freed           101         Punch freed           101         Punch print feed           111         Punch print feed           111         Punch print read           111         Punch print feed           111         Punch print read           11         Printbuffer 1 is used           1         Print Puread           1         Print 4 lines           Reserved         No select ion           0000         Select stacker 4           100         Select stacker 1           1010         Select stacker 3           00010         00000           Device Address Keyboard, M and N must be zer           1         Program numeric shift           1         Progr					0111	0000	Skip to line 112 / -
0         Primary card path is used           1         Secondary card path is used           000         Feed           001         Read           010         Punch feed           011         Punch feed           100         Print read           101         Punch read           101         Print feed           101         Punch print feed           101         Punch print feed           101         Punch print read           110         Punch print read           111         Punch print read           111         Punch print read           111         Punch print read           111         Printbuffer 1 is used           11         Printbuffer 2 is used           11         Printbuffer 1 is used           12         Reserved           0000         Select stacker 1           1000 <select 2<="" stacker="" td="">           111         Program numeric shift           12         Program numeric shift           13         Program numeric shift     <!--</td--><td></td><td>1111</td><td>Τ</td><td></td><td></td><td></td><td>Device Address MECU (F)</td></select>		1111	Τ				Device Address MECU (F)
5424         1         Secondary card path is used           5424         00         Feed           MFCU         0         Print feed           10         Punch read         100           100         Print feed         100           100         Print feed         100           100         Print feed         100           101         Punch print feed         100           102         Print field         100           103         Print field         100           104         Print field         100           105         Print field         100           106         Print field         100           11         Print 4 lines         100           11         Print 4 lines         100           11         Print 4 lines         100           100         Select stacker 4         100           1005 <select 1<="" stacker="" td="">         100         Select stacker 1           100         Select stacker 3         11         Program numeric shift           11         Program numeric shift         11         Program lower shift           11         Program lower shift         11         Proable interrupt<td></td><td></td><td>1</td><td>1</td><td></td><td></td><td>Primary card path is used</td></select>			1	1			Primary card path is used
5424         000         Feed           MFCU         01         Read           100         Punch feed         100           111         Punch freed         100           100         Print feed         101           101         Print feed         101           102         Punch print feed         101           11         Punch print feed         11           11         Punch print feed         1           11         Printbuffer 1 is used         1           100         Select stacker 4         100           100         Select stacker 3         100           100			1				Secondary card path is used
5424 MFCU         001         Read 010         Punch read Punch read           100         Print feed         100         Print feed           101         Punch read         100         100           101         Print feed         100         100           101         Print feed         100         100           100         Print feed         100         100           100         Punch print feed         100         100           100         Printbuffer 1 is used         100         100           1         Printbuffer 2 is used         100         100           1         Printbuffer 1 is used         100         Select stacker 1           1000         Select stacker 1         100         Select stacker 2           111         Select stacker 2         111         Select stacker 2           111         Select stacker 3         111         Program lower shift           1         Program lower shift         11         Program lower shift           1         Unlock keyboard         0         Disable interrupt           1         Deable interrupt         1         Feable interrupt			-	000			Feed
5424         010         Punch read           MFCU         01         Print feed           100         Print feed         100           100         Print feed         100           100         Print feed         100           101         Print feed         100           11         Print feed         100           11         Print feed         100           11         Print files         1           11         Print files         1           11         Print files         1           11         Select stacker 1         100           100         Select stacker 1         100           1010         Select stacker 3         11           11         Program numeric shift         1           11         Program lower shift         1           11         Printer key         1           11         Unlock kexpboard				001			Read
5424         00         Print read           110         Print feed           101         Print read           110         Punch print feed           111         Punch print read           112         Punch print read           113         Punch print read           114         Punch print read           115         Printbuffer 1 is used           1         Printbuffer 2 is used           100         Select stacker 4           100         Select stacker 2           1115         Select stacker 3           1116         Program numeric shift           11         Program lower shift           11         Program lower shift				010			Punch feed
100         Print feed           101         Print read           101         Punch print feed           110         Punch print feed           111         Punch print feed           111         Punch print feed           111         Punch print read           111         Punch print read           111         Punch print read           11         Printbuffer 1 is used           1         Print 4 lines           1         Print 4 lines           1         Reserved           2000         No selection           100         Select stacker 1           110         Select stacker 2           111         Program numeric shift           11         Program numeric shift           11         Program lower shift           11         Program lower shift           11         Restore key           11         Unlock keyboard           11         Unlock keyboard           11         Program lower shift           12         Program lower shift           13         Program lower shift           14         Pabel interrupt           15475         1 <td></td> <td></td> <td></td> <td>011</td> <td>L</td> <td></td> <td>Punch read</td>				011	L		Punch read
101         Print read           5424         110         Punch print feed           MFCU         0         Printbuffer 1 is used           11         Punch print read         0           1         Printbuffer 1 is used         1           1         Print PL read         1           1         Print 4 lines         8           2         1         Print 4 lines           2         2         100           100         Select stacker 4           100         Select stacker 1           100         Select stacker 1           101         Select stacker 1           110         Select stacker 3           0001         00000         Device Address Keyboard, M and N must be zer           5475         1         1         Program numeric shift           1         Program numeric shift         1         Program lower shift           1         1         Unlock keyboard         0         Disable interrupt           1         1         Disable interrupt         1         Disable interrupt				100			Print feed
5424 MFCU     110     Punch print read       111     Punch print read       0     Printbuffer 1 is used       1     Printbuffer 1 is used       1     Printbuffer 2 is used       1     Printbuffer 2 is used       1     Printbuffer 2 is used       1     Printbuffer 1 is used       1     Printbuffer 1 is used       1     Printbuffer 2 is used       1     Printbuffer 1 is used       1     Reserved       000     No select is tacker 1       100     Select stacker 2       111     Select stacker 2       111     Select stacker 3       0001     0 0000       Device Address Keyboard, M and N must be zer       7     Program lower shift       1     Program lower shift       1     Unlock keyboard       0     Disable interrupt       1     Disable interrupt				101			Print read
54/24 MFCU     111     Punch print raised       0     Printbuffer 1 is used       1     Printbuffer 1 is used       1     Printbuffer 2 is used       1     Print 4 lines       x     Reserved       0001     0 0000       Select stacker 1       100     Select stacker 4       101     Select stacker 1       102     Select stacker 3       0001     0 0000       1     Program numeric shift       1     Program lower shift       1     Restorkey       1     Unlock keyboard       0     Disble interrupt       1     Enable interrupt	5404			110			Punch print feed
5475 Keyboard	5424 MECU				-		Punch print read
5475     Keyboard     1     Printburfer 2 is used       1     8 bit IPL read       1     9 bit IPL read       1     Reserved       0001     0 0000       101     Select stacker 1       101     Select stacker 2       111     Select stacker 3       0001     0 0000       1     Program lower shift       1     Turn error indicator on       1     Ninck keyboard       1     Unlock keyboard       1     Disble interrupt       1     Eable interrupt	MFCO				0		Printbuffer 1 is used
5475     1     Program lower shift       Keyboard     1     Program lower shift       1     1     Program lower shift       1     2     1       1     8     Program lower shift       1     1     Program lower shift       1     1     1       5475     1     1       1     Program lower shift					<u> '</u>		Printbutter 2 is used
5475     1     Print 4 lines       5475     1     Print 4 lines       Keyboard     1     Print 4 lines       No select stacker 4     100     Select stacker 4       100     Select stacker 1     100       101     Select stacker 2     111       102     Device Adress Keyboard, M and N must be zero     11       1     Program numeric shift     1       1     Neros keyboard     1       1     Unlock keyboard     0       1     Disable interrupt       1     1       1     Disable interrupt					1		8 bit IPL read
5475     Keyboard     1     Program Numeric Shift       5475     I     1     Program Numeric Shift       5475     I     1     Restrict Address Keyboard, Maid Nimust be zero       5475     I     1     Program numeric Shift       5475     I     1     Restrict Restrict Address Keyboard, Maid Nimust be zero       5475     I     1     Program numeric Shift       5475     I     1     Program numeric Shift       5475     I     1     Program numeric Shift					1		Print 4 lines
5475         1         Program lower shift           1         Program lower shift           1         Restor key           1         Restor key           1         Restor key           1         Restor key           1         Program lower shift           1         Restor key           1         Unlock keyboard           1         Device Address Keyboard           1         Program lower shift           1         Unlock keyboard           0         Disble interrupt           1         Eable interrupt					×	L.	Reserved
5475         1         1         Program lower shift						_000	No selection
5475         1         1         Select stacker 3           5475         1         1         Program numeric shift           Keyboard         1         Program numeric shift           1         1         Program numeric shift						100	Select stacker 4
0001         0 0000         Period Select stacker 2 Select stacker 3           5475         1         Program numeric shift Program lower shift           5475         1         Program lower shift Internet row shift           5475         1         Program lower shift           1         Unie row row shift         Program lower shift           1         Unie row row row shift         Program lower shift           1         Faster lower shift         Program lower shift           1         Program lower shift         Program lower shift						101	Select stacker 1
0001         0 0000         Device Address Keyboard, M and N must be zer           5475         1         Program numeric shift           5475         1         Turn error indicator on           Keyboard         1         Restore key           1         Unlock keyboard         1           5475         1         Turn error indicator on           1         Program lowers hift         1           1         Bestore key         1           1         Unlock keyboard         0           1         Disable interrupt         1						110	Select stacker 2
0001         0 0000         Device Address Keyboard, M and N must be zer           5475         1         Program numeric shift           5475         1         Turn error indicator on           Keyboard         1         Restore key           1         Unlock keyboard         0           1         Unlock keyboard         0           1         Disable interrupt         1						111	Select stacker 3
5475 Keyboard 1 Program numeric shift 1 Program lower shift 1 Turn error indicator on 1 Restore key 1 Uniock keyboard 0 Disable interrupt 1 Enable interrupt		0001	0	0000			Device Address Keyboard, M and N must be zero
5475         1         Program lower shift           5475         1         Turn error indicator on           Keyboard         1         Restore key           1         Unlock keyboard           0         Disable interrupt           1         Enable interrupt			+	1	1		Program numeric shift
5475 1 Turn error indicator on Keyboard 1 Restore key 1 Uniock keyboard 0 Disable interrupt 1 Enable interrupt					1		Program lower shift
Keyboard 1 Restore key 1 Uniock keyboard 0 Disable interrupt 1 Enable interrupt	5475				1		Turn error indicator on
1 Unlock keyboard 0 Disable interrupt 1 Enable interrupt	Keyboard					1	Restore key
0 Disable interrupt	,					1	Unlock keyboard
1 Enable interrupt						0	Disable interrupt
						1	Enable interrupt
1 Turn off interrupt request						1	Turn off interrupt request

### START I/C (SIO) INSTRUCTION FORMATS (continued)

Op Code		Q Cod	e	Con Cod	trol le	-
	DA	м	N			
0 7	8 11	12	13 15	16	23	
F3						
	1000					Device address BSCA (8)
		0				Must be zero
			000			Control
			001			Receive
			010			Transmit and receive
			011			Receive initial
			100			Auto call
			110			Invalid
			111			Loop test
				1777	¥	If a 1 bits 1 2 3 and 4 of control code are effective
BSCA				Oxxx	Â	If a 0, bits 1, 2, 3, and 4 of control code are disregarded
				1		Enable BSCA
				0		Disable BSCA
				1		Enable test mode
				0		Disable test mode
				1		Enable step mode
				0		Disable step mode
	1				×	Spare (no effect)
					1	Start two second timeout
1					0	Cancel two second timeout
	1					Enable interrupt
					U 1	Disable Interrupt Reset interrupt
	Į į					No action
						Note: The control code is effective with every "N" code
						function except that the start two second timeout must
1						be used only with the control function ("N" = 000).
	0001					Device address - printer keyboard - (1)
		0				Select keyboard
			000			Must be zero – All other N codes invalid
				00××	0xxx	Zero indicates unused position - Must be zero
1				1		Turn on request pending indicator
				0		Turn off request pending indicator
1				1		Turn on proceed indicator
E 471				0		Turn off proceed indicator
Drinter						Enable request key interrupts
Key					1	Enable dete key interrupts
board					'n	Disable data key interrupts
board					ĭ1	Reset request or data key interrupts
	1 1	1				Select printer
			000			Must be zero - All other N codes invalid
				1		Start print
				0		Don't print
1				1		Start carrier return (and index)
1				0		Don't carrier return
1				'1		Force a printer feedback switch response
				'	0	Not used. Must be zero
					1	Enable printer interrupt
					o.	Disable printer interrupt
1					1	Degate printer magnets
1					1	Reset printer interrupt
L						· · · · · · · · · · · · · · · · · · ·

# START I/O (SIO) INSTRUCTION FORMATS (continued

Op Code	1	2 Cod	e	Co Co	ntrol de		
0 7	DA 8 11	M 12	N 13 15	16	23		
F3							
	1010					Device address disk drive 1 (A)	
	1011					Device address disk drive 2 (B)	
		0				Removable disk	
5444		1				Fixed disk	
Disk			000	0000	0000	Control Seek	
			001	0000	0000	Read · Data	
			001	0000	0001	Read - Identifier	
			001	0000	0010	Read Verify	
			001	0000	0000	Write Data	
			010	0000	0000	Write Identifier	
			010	0000	0000	Scan - Foual	
		İ. İ.	011	0000	0001	Scan - Low or equal	
		1	011	0000	0010	Scan - High or equal	
				0000	0010	Note: 1. Bits 16:21 are not used t	by the attachment
1						<ol><li>All other N codes invalid</li></ol>	
-	0011	-				Device address SIOC (3)	
		0		1		Not used · A zero is preferred	
		۴°-	000	0000	0001	Reset interrupt request	There control codes
		1	000	0000	0010	Enable interrupt ability	may also be used
			000	0000	0100	Reset interrupt ability	may also be used
			000	0000	1000	Remove SIOC from busy state	with N codes 001
			000	0001	0000	Set interrupt request	or UTU below
1			001	0000	0000	Read 1/O device	
			010	0000	0000	Write I/O device	
SIOC	1		011			I/O Control 1	
				1		I/O Select 8	
		1		1		I/O Select 7	
		1		1		I/O Select 6	
	1		1	1		I/O Select 5	
1			i		1	I/O Select 4	
			1		1	1/O Select 3	
					· ·	1/O Select 2	
		-	100		· · · ·	1/O Select 1	
		1	100	1.		I/O Select 14	
				1'.		1/O Select 13	
			1	1.		I/O Select 12	
				1 1		I/O Select 11	
1		1		1 '	1	I/O Select 10	
		1	1	1	1 1	I/O Select 9	
			1		1	I/O Unit 2 Select	
1	1	1		1	1	I/O Unit 1 Select	All other N codes invalid.
	0000	0	000			Device address · DPF · M and N m	ust be zero
1		-	-	0000	0	Not used	
				1	1	Enable dual programming mode	
DPF				1	0	Disable dual programming mode	
1		1	1		1	Enable interrupt level 0 (system c	ontrol panel interrupt)key
					0	Disable interrupt level 0	
			+		1	Reset interrupt request 0	All other N codes invalid.
	0101	+				Device address - 1442 RPQ (5)	
1	1		007	+		Must be zero	
1			- 000	·		Peed translate mode	
			001			Read translate mode	
1442		1	010	<u>'</u>		Read C1 mode	
1	1	1	100	1	+	Punch No feed	
			100	4	+	Note: All other N codes invalid	
	1	1		XXXX	x001	Select stacker 2. x indicates "dor	n't care" bits.
	Any other control code combination than 001					ion than 001	
			1			is invalid and will result in the car	d going to stacker 1.
1	1	1	1	1	1		

# SENSE (SNS) INSTRUCTION FORMATS

	5424 M	FCU	SENSE			(SNS)
Ор	(	Cod	e	Operand 1		
Code						
	DA	м	N			
0 7	8 11	12	13 15	16		
30				Operand 1 = 2 b	ytes Direct addressing	Byte 1 = Operand 1 address
70				Operand 1 = 1 b	yte Indexed by XR-1	Byte 2 = Operand 1 address-1
80				Operand 1 = 1 b	yte Indexed by XR-2	
	1111				Device address for MFCU	(F)
		0			Must be zero	
			L		Low Core Address	High Core Address
			000		Byte 2 (EB2)	Byte 1 (EB1)
					0 Punch CB	0 Hopper 1 or 2 magnet
					1 Punch strobe	1 Hopper cell covered
					2 Funch magnet one	2 Gear count 1, 3, 5, 7, 9, 11
					(roare)	3 Read cell one exposed
					4 Print time	4 Read cell 18 exposed
					5 Print fire CB	5 Allow read
					6 Print magnet 1 (A1)	6 Hopper CB
					9(A2)	
					7 Ind 1 Byte 2 bit 7	7 Ind 1 Byte 1 bit 7 (spare)
					(spare)	
			001		0 Corner kick magnet	0 Punch registration roll 1 or 2
					1 Print stepper clutch	1 Prepunch cell covered
					magnet	
					2 Post-print cell covered	2 Punch gate magnet
					3 Print inject CB	3 Punch eject roll magnet
					4 Print Kick CB	4 Punch stepper roll magnet
					5 Print stepped CB	5 Corner cell covered
			1		evenute	6 Funch stepper CB
					7 Ind 2 Byte 2 bit 7	7 Ind 2 Byte 1 bit 7 (snare)
					(spare)	
			011		0 Print buffer 1 busy	0 Read check
					1 Print buffer 2 busy	1 Punch check
	í				2 Card in wait 1	2 Punch invalid
1				1	3 Card in wait 2	3 Print data check
					4 Reserved	4 Print clutch check
					5 Hopper cycle not	5 Hopper check
					complete	
					6 Card in transport	6 Feed check
					counter bit 2	7.4
					/ Card in transport	/ No op
			010		Lovalid	
			100	1	MECI print address regis	ter Stores register
			101		MFCU read address regist	er Contents at
			110		MFCU punch address regi	istenoperand address 1 and
			111		Invalid	operand address 1 minus one.
				XXXX XXXX	Operand address (sense b	ytes destination)
·			Arr		• • • • •	

	5203 PRI	NTE	R SENS	Ee		(SNS)
Op Code	c	Coo	ie	Operand 1		
	DA	м	N			
0 7	8 11	12	13 15	16		<b>2</b>
30				Operand 1 = 1 b	te Indexed by XB-1	Byte 1 = Operand 1 address 1
80				Operand 1 = 1 b	te Indexed by XR-2	
	1110				Device address printer (E)	
		0			Must be zero	
					Low Core Address	High Core Address
			000		Byte 2 (EB2)	Dyte I (EBI)
					1)	1)
					2	2
					3 Left carriage	3 Right carriage
					4 line location	4 line location
					5	5
					7	7
			001		0	0 Not printing - contains
					1 Binary amount to	1 character in chain counter
					2 be added or sub-	2 equal to character at 3 print position 1
					4 printer data address	4 Printing - contains char-
					5 register	5 acter in chain counter in-
					6 (LPDAR)	6 dicating character at
			010		/ O Left or right corriges	7 position being addressed.
			010		emitter	
					1 Execute print latch	1 Print start SS - emitter pulse
					2 Chain emitter SS	2 Left or right carriage clutch
					3 PSS 1 A Print time	3 Print cycle 1 4 Print cycle 2
					5 CE sense bit latched	5 Print cycle 3
					6 HMR unit at extreme	6 Hammer set latch
					left (M1)	
					7 Home gate	7 Hammer bar right
			011		1 Carriage sync check	1 Incrementer sync check
					2 Forms jam check	2 Hammer unit thermal check
					3 Incrementer failure	3)
					check	Not used
					4 CE sense bit latched	4 ) 5 49 obstactor obsin installed
1					6 Any hammer on check	6 Unprintable character
1	1				7 No op	7 CE sense bit
			100		0	0
						2
					3 LPIAR - Hi	3 LPIAR - Lo
					4	4
		l			5	5
		1			6 /	6 J
			101		Invalid	·
			110		0	0 、
					11	1)
					2	2
						4
					5	5
					6	6 )
					7	7
	ļ.		<u> </u>		Operand address (sense by	(tes destinations)
L		I	· · · · ·		Coperatio address (selfse by	

	5444 F	ILE S	SENSE			(SNS)
Op Code	(	2 Coc	ie	Operand 1		
	DA	м	N			
0 7	8 11	12	13 15	16		
30				Operand 1 = 2 by	tes Direct addressing	Byte 1 = Operand 1 address
70				Operand 1 = 1 by	te Indexed by XR-1	Byte 2 = Operand 1 address-1
BO				Operand 1 = 1 by	te Indexed by XR-2	
	1010				Device address disk drive	1 (A)
	1011				Device address disk drive	2 (B)
		0			Removable disk	
		1			Fixed disk	
					Low Core Address	High Core Address
					Byte 2 (EB2)	Byte 1 (EB1)
			000		Invalid	
			001		Invalid	
			010		O NO OP ATTE Q	0 Scan equal hit
					1 Invervention required	1 Cylinder zero
					2 Missing address marker	2 End of cylinder
					3 Equipment check	3 Seek busy
					4 Data check	4 100 cylinder
					5 No record found	5 Overrun
					6 Track condition	6 Reserved
					7 Seek check	7 Disk drive 2 sel
			011		0 Unsafe	0 Reserved 7
					1 TAP line A	1 Jumperable CE bit
					2 TAP line B	2 Jumperable CE bit
					3 TAP line C	3 Not bit ring inhibit
					4 Index	4 Standard write trigger
					5 Head settling	5 Condition priority request
					6 Jumperable CE bit	6 Bit ring 0
					7 Reserved	7 Not CC reg position 17
			100		DFDR	
			101		Invalid	
			110		DFCR	· · · · · · · · · · · · · · · · · · ·
	1		111		Invalid	
				****	Operand address (sense b	ytes destination)

	BSC	A SE	NSE			
Op	(	2 Cod	e	Operand 1		
Code						
	DA	м	N			
0 7	8 11	12	13_15	16		
30				Operand I = 2 by	tes Direct addressing	Byte 1 = Operand 1 address
70		-		Operand 1 = 1 by	te Indexed by XR-1	Byte 2 - Operand Taddress-T
- BU	1000			Operand 1 - 1 by	Device address BSCA (8)	
	1000	0			Must be zero	
		-			Low core address	High core address
					Byte 2 (EB2)	Byte 1 (EB1)
			000		0 Reserved	0 Reserved
					1 Bit time counter 4	1 Reserved
					2 Bit time counter 2	2 Reserved
					3 Bit time counter 1	3 Reserved
					4 Reserved	4 Block cycle steal request
						(ITB, BCC or VRC check)
					5 Transmit trigger	5 LSR/shift reg parity check
					6 Receive trigger	6 I/O cycle steal overrun
					7 CE SNS bit	7 DBI parity check
			001		Stop address register	
			010		Transition address register	
			011		0 Timeout	0 Reserved
					1 CRC/LRC/VRC	1 Reserved
					2 Adapter check on trans-	2 Reserved
					mit	
					3 Adapter check on re-	3 Reserved
					ceive	
					4 Invalid ASCII	4 Reserved
					character	C Deserved
					5 Abortive disconnect	5 Reserved
					5 Disconnect timeout	2 Data line accurated
1			100	·	Current address register	7 Data mie occupied
			100		Invalid	
1			110		0.)	0 \
					11	i l
					2	2
Į.					3 CHC high	3 CBC low
					(zeros for	(LRC for ASCII)
					4 ( ADUII)	4 (
1					5	5
					6	6
					7 1	71
			111		Invalid	
				XXXX XXXX	Operand address (sense by	(te destination)

54	71 CONS	OLI	E I/C	) SEI	NSE					(SNS)
Op	Q	Co	de		Operand 1					
Code										
	DA	м	1	N						
0 7	8 11	12	13	15	16					
30					Operand 1 = 2 by	tes	Dire	ct addressing	B	yte 1 = Operand 1 address
70		-			Operand 1 = 1 by	te	Inde	xed by XR-1	B	yte 2 = Operand 1 address-1
B0					Operand 1 = 1 by	te	Inde	xed by XR-2		
	0001					D	evice	address 5471 (1)		
		0				Se	lects	keyboard		
		1				Se	lects	printer	_	
1							Lov	v Core Address		High Core Address
1			1	001			Byt	e 2 (EB2)		Byte 1 (EB1)
						0	Spar	e	0	Req key int pending
						1	Spar	re	1	End or cancel int pending
						2	5	1	2	Cancer Key
						3	~	Card	3	Patura or data key
						4	0	code		interrupt pending
						5	4	10000	5	Return key
						6	2	1	6	Keyboard translator check
						7	ĩ	1	7	Keyboard data check
				011		0	Key	board mode switch	0	Request key enabled
						1	P		1	Data key enabled
						2	в		2	Strobe switch
						3	A /	Keyboard	3	Strobe switch sampled
						4	8 \	code	4	Request-end-cancel key
						5	4 (		5	Request-end-cancel key sampled
						6	2		6	Keyboard shifting
						7	1 '		7	Reserved
						Pr	inter	(M bit 1)		
			1	001		0	Ena	ble printer	0	Printer interrupt pending
						1	5.24	msec	1	Reserved
						2	2.68	sec	2	Unprintable character
						3	Cyc	leFL	3	Printer busy
						4	Res	erved	4	End of line
			1			5	Feed	back too late	5	End of form
						6	Ext	a cycle	6	Print translator check
			<u> </u>			/	Cyc	le too long		Printer malfunction
		[	'	011		1	No	t mode switch	1	Lower shift required
1						2	T2	June	2	Reserved
			1			3	T1		3	Feedback switch
						4	85		4	Feedback switch sampled
1						5	R2A	<b>`</b>	5	Long function switch
			1			6	R2		6	Long function switch sampled
						7	R1		7	CE SNS bit (active for MST
			د	*						down level at A-B2N2U06)
					XXXX XXXX	0	perar	nd address (sense by	/te:	s destinations)

\* Note: All other N codes invalid

	475 KE	(BOA	RD SEN	ISE		_			(SNS)
Op Code	(	Cod	e	Operanc	11				
					1				
	DA	м	N						
0 7	8 11	12	13 15	16				_	
30				Operand 1	= 2 b	yte	Direct addressing	В	yte 1 = Operand 1 address
70				Operand 1	≃ 1 b	yte	Indexed by XR-1	В	yte 2 = Operand 1 address-1
B0				Operand 1	= 1 b	yte	Indexed by XR-2		
	0001					D	evice address for keybo	ard	(1)
		0				M	ust be zero		
							Low Core Address		High Core Address
			001				Byte 2 (EB2)		Byte 1 (EB1)
						0		0	Print switch on
						1	1	1	Spare
						2	1	2	Lower shift key
						3	Data character	3	Invalid character detected
						4	keyed (EBCDIC)	4	Spare
						5	1	5	Multipunch interrupt
						6	,	6	Spare
						7		7	Data key interrupt
			010						
						0	Program 1 key	0	Auto skip/auto dup on
					1	1	Program 2 key	1	Record erase actuated
						2	Program load switch	2	
		1					actuated		
						3	Helease key	3	Program switch on
						4	Field erase key	4	Skip key
						5	Error reset key	5	Dup key
	1			1		6	Read key	6	Auto rec rel sw
			-			-	Right adjust key		Functional key interrupt
	1		1 011						Kaulanad analyla
						0		0	Keyboard enable
	1		1	1		11	1	1	Any function key
	1		1			2	1	2	Ball forward contacts
			1	1		3	L NUL MADE	3	Unlock keyboard signal
			*			4	Not available	4	Ball forward trig
			1 1			5	1	5	i oggie switch latch
						6	1	6	Any data key
				J		1		/	CE sense switch
	L		L	pxxxx x	XXX		perand address (sense b	oyte	s destination)
* Note:	All other	N co	des inval	id		N	ote: Signal jumpered t	οA	-B2 M2P03

		SIC	IC SE	NSE			
	Op Code	Q	Code		Operand 1		
0	7	DA 8 11	M 12	N 13 15	16		
-	30	-			Operand 1 = 2 b	vtes Direct addressing	Byte 1 = Operand 1 address
⊢	70				Operand 1 = 1 b	vte Indexed by XR-1	Byte 2 = Operand 1 address -1
-	80				Operand 1 = 1 b	te Indexed by XB-2	
-		0011				Device address SIOC (3)	
			0	-		Must be zero	
			Ť			Low core address	High core address
						Byte 2 (EB2)	Byte 1 (EB1)
				000		Invalid	
				001		0 Write mode set	Diag mode
						service response	
						1 Reset service	Spare
		į.	l l			response after 6 msec	
			l I			2 Transfer line 2 EOT	Latch trans line 4
						3 Transfer line 1 EOT	Latch trans line 3
						4 Odd parity	Latch trans line 1
						5 Decrement DAR	Prans line 3 reset disc latch
						6 Latch I/O I select	Trans line E cost dire latch
						8. 7 Jatch)	traits title 5 reset disc laten
				010		0 Soare	0 \
						1 End request	1
						2 Interrupt pending	2
						3 I/O attention	3 Length
						4 Data trans reg	4 count
						parity check	register
1						5 No op latch	5
		1				6 LCR overflow	6
						7 I/O ready	7 1
				011		0 I/O ID bit 8	I/O trans line 8
						1 1/O ID bit 4	I/O trans line 7
						2 1/0 ID bit 2	I/O trans line 6
						3 1/U ID bit I	1/O trans line 5
						5 1/O transfer line 11	I/O trans line 3
1					1	6 1/O transfer line 10	I/O trans line 2
1			1			7 I/O transfer line 9	I/O trans line 1
1				100	1	0	0
1				1		DAR	DAR
ł						♦ high	+ low
			1			7	7
				101		0 SIOC request latch	0
1						1 Service request	· )
1						2 Service response	2
1		1	1		1	3 Interrupt enable	3 Data
1		1		1	1	4 I/O disconnect	4 transfer
1			1	1	1	5 Write cell	5 reg
						6 Read cell	°, /
			1	110		/ i/U selected	
				111	+	Invalid	
				1	****	Operand address (sense h	ovtes destinations)
1			1	1	10000 0000	Operand address (Serise D	,

	1442	SEN	ISE			(SNS)
Op Code	0	Cod	e	Operand 1		
	DA	м	N			
0 7	8 11	12	13 15	16		
30				Operand 1 = 2 by	tes Direct addressing	Byte 1 = Operand 1 address
70				Operand 1 = 1 by	te Indexed by XR-1	Byte 2 = Operand 1 address 1
B0				Operand 1 = 1 by	te Indexed by XR-2	
	0101				Device address 1442 (5)	
		0			Must be zero	
					Low Core Address	High Core Address
			011		Byte 2 (EB2)	Byte 1 (EB1)
				1	0 Not assigned	0 Read compare
					1 Not assigned	<ol> <li>Last card indicator</li> </ol>
					2 Not assigned	2 Punch check
					3 Read station jam	3 Data overrun
					4 Hopper misfeed	4 I/O attention
					5 Feed clutch	5 No-op latch
					6 Punch station jam	6 Feed check
					7 Transport jam	7 Invalid card code
			001		0 Not assigned	0 All cells on
					1 Not assigned	1 Read cells 7, 8, 9
					2 Not assigned	2 Read cells 4, 5, 6
					3 Punch incremental drive CB A	3 Read cells 1, 2, 3
					4 Punch CB 2	4 Read cells 12, 11, 0
					5 Punch CB 1	5 Read emitter
					6 Punch incremental	6 Feed CB 2, 3, 4
					drive CB B	
					7 CE diagnostic bit 1	7 Feed CB 1
			010		0 Punch echo 9	0 Punch echo 1
					1 Punch echo 8	1 Punch echo 0
					2 Punch echo 7	2 Punch echo 11
					3 Punch echo 6	3 Punch echo 12
					4 Punch echo 5	4 Punch echo valid
				1	5 Punch echo 4	5 Not assigned
					6 Punch echo 3	6 Punch cell dark
					7 Punch echo 2	7 CE diagnostic bit 2
			100		Store 1442 DAR	
			*	xxxx xxxx	Operarid address (sense b	ytes destinations)

\* Note: All other N codes invalid

		5410 C	PU S	SENSE					(SNS)
Op Cod	e	с	2 Coc	e	Operand 1				
	1	DA	м	N					
0	7	8 11	12	13 15	16				
30					Operand 1 = 2 by	tes D	irect addressing	By	te 1 = Operand 1 address
70					Operand 1 = 1 by	te Ir	ndexed by XR-1	By	te 2 = Operand 1 address-1
B0					Operand 1 = 1 by	te Ir	ndexed by XR-2		
		0000				Dev	vice address CPU (0)		
			0			Mu	st be zero		
						_	Low Core Address		High Core Address
				000			Byte 2 (EB2)		Byte 1 (EB1)
						0	1	0	)
						1	Address	1	Address
						2	switch	2	switch
				1		3	) 1	3	) 3
						4	)	4	)
	- 1			*		5	Address	5	Address
						6	switch	6	( switch
	1					7	2	7	1 4
					XXXX XXXX	Op	erand address (sense b	ytes	destinations)

\* Note: All other N codes invalid

,

### SHORT EXERCISER PROGRAMS

#### MFCU SHORT EXERCISER PROGRAMS

#### Feed Primary Card

#### Address:

0000	F3F000	Start I/O - feed primary
0003	C0000000	Branch back to address 0000

#### Punch Primary Card

#### Address:

0000	F3F000	Start I/O - Fill primary wait station
0003	31F6000F	Load I/O - load MPCAR
0007	F3F200	Start I/O - feed and punch primary
000A	C000003	Branch back to address 0003
000E	0200	Address of MPCAR
0200		Data to be punched

#### **Read Primary Card**

#### Address:

0000	31F5000C	Load I/O - MRDAR
0004	F3F100	Start I/O - read primary
0007	C0000000	Branch back to address 0000
000B	0200	Address of MRDAR

-

#### Feed Secondary Card

#### Address:

0000	F3F800	Start I/O - feed primary
0003	C0000000	Branch back to address 0000

#### Punch Secondary Card

#### Address:

0000	F3F800	Start I/O - Fill secondary wait station
0003	31F6000F	Load I/O - load MPCAR
0007	F3FA00	Start I/O - feed and punch secondary
000A	C000003	Branch back to address 0000
000E	0200	Address of MPCAR
0200		Data to be punched

#### Read Secondary Card

#### Address:

0000	31F5000C	Load I/O - MRDAR
0004	F3F900	Start I/O - read secondary Branch back to address 0000
0007	C0000000	
000B	0200	Address of MRDAR
# SHORT EXERCISER PROGRAMS (continued)

### PRINT FROM PRIMARY

 0000
 F3F000

 0003
 31F4000F

 0007
 F3F400

 000A
 C0000003

 000E
 0200

 0200

Start I/O - Fill primary wait station Load I/O - Load MPTAR Start I/O - Print primary Branch to 0003

Data to be printed



### PRINT FROM SECONDARY

Same as Print from Primary with these changes:

0001 to F8 0008 to FC

### REPRODUCE

Data cards in Primary Blanks in Secondary OVERLAP Switch OFF

 0000
 F3F800

 0003
 31F4001A

 0007
 31F5001A

 0008
 F3F100

 000E
 31F6001A

 0012
 F3FE07

 0015
 C0000007

 0019
 0200

Fill secondary wait station Load I/O - MPTAR Load I/O - MRDAR Start I/O - Read primary Load I/O - MPCAR Start I/O - Punch print secondary Branch to 0007

### 5471 SHORT EXERCISER PROGRAMS

**TYPEWRITER FUNCTION** (no carriage return)

Addr		
0000	F31011	Reset int pending, turn on proceed
0003	30110200	Sense
0007	38080200	TBN for return or data key init pending
000B	C0900003	Test false, branch if condition true
000F	31180200	Load data register with character keyed
0013	F31880	Start print
0016	C0000000	Unconditional branch to 0000

# SHORT EXERCISER PROGRAMS (continued)

PRINT CHARACTER (with EOL carriage return)

Addr		
0000	31180201	Load data register with character
0004	F31880	Start print
0007	30190300	Sense
000B	38080300	TBN for EOL
000F	C0900004	Test false, branch if condition true
0013	F31840	Carriage return and index
0016	C0000004	Unconditional branch
0200	F8	Character to be printed

### 5203 - PRINT Hs

Alter all of storage to 40

Addr		
0000	31E40022	Load I/O - Load LPIAR
0004	31E60022	Load I/O - Load LPDAR
8000	C1E60008	Test I/O busy
000C	3CC8012B	Set up chain image
		(one "H" at position 44)
0010	3CC801FF	Move "H" to data buffer
0014	0C8301FE01FF	Fill data buffer (017C-01FF) with "Hs"
001A	F3E2XX	Print and space
		XX = 01 = Space 1
		XX = 02 = Space 2
		XX = 03 = Space 3
001D	C000008	Branch to address 0008
0021	0100	Data for load I/O

# 5410 SERVICE AIDS

### SINGLE CYCLE SYSTEM RESET AND MANUAL ROUTINE

This service aid is a procedure for clock stepping through system reset or the 5410 test modes. (ie alter SAR, alter storage or display storage)



### Power Supply Service Aids

NORMAL CONDITIONS WITH ON/OFF SWITCH OFF, MAIN CB ON, AND LINE SOURCE ON:

- A +24VDC control voltage is available (TP2=24VDC).
- B K1 is energized (convenience outlet on).
- C K2 is energized (no thermal condition).
- D Lamp test switch is active (only thermal and power check lights will light with lamp test).

NORMAL VOLTAGE MEASUREMENTS (WITH ALL REGULATOR CARDS IN PLACE)

The following measurements were made with a WESTON 901 DC meter. The values given should be considered representative of a standard configured System/3 (5410, 5203, and 5424). Any significant deviation from the voltages given identify a possible power supply malfunction.

	E1 to E2	E3 to E4	E9 to E10	E13 to E14
-4V	10.4	4.8	20.4	4.15
+6V	12.7	6.0	20.6	5.9
-30V	47.5	30.0	20.6	30.0

Point to ground measurements:

All the point to ground measurements are relative to the regulator voltage setting (given above at E13 to E14).

		E1		E2		E3		E4		E5		E6		E	7
-4	v	+5.	9	4.	5	-4	4.4	0		+5	.9	+2	.7	+:	2.7
+6	V	+12	2.6	0		0		+5	.9	+1	2.7	+7	.3	+7	7.6
-30V		+17	'.9	30	0	-3	10	0		+1	7.9	+.7	,	+.	7
	E8 +2	3 26.6	E9 +2 +2	0.6	E +.	10 3	E +1 +f	11	E 0 +	12	E1 4	3 I.O	E 0 +!	14	
	+2	26.6 +20.41 +.1		1	0		-3	0.0	-	.1					

# NORMAL VOLTAGE MEASUREMENTS (WITH ASSOCIATED REGULATOR CARD REMOVED)

The following measurements were made with the regulator card associated with the voltage in question removed (ie, if the +6V regulator card is removed, the -4V and -30V cards should remain in their sockets and only the "+6V" voltages should be checked).

The following measurements were made with a WESTON 901 DC meter. The values given should be considered representative of a standard configured System/3 (5410, 5203, and 5424). Any significant deviation from the voltages given identify a possible power supply malfunction.

		E1 to E2	E3 to E4	E9 to E10	E13 to E14
*	-4V	15.8	0	31.0	0
* *	+6V	13.0	.6	21.2	.6
* * *	-30V	48.5	2.4	21.0	2.4

\* With -4v regulator card removed only

\* \* With +6v regulator card removed only

\* \* \* With -30v regulator card removed only

Point to ground measurements with same conditions as stated in previous table.

	E1	E2	E3	E4	E5	E6	E7
-4V	+15.8	0	0	0	+15.8	0	0
+6V	+13.1	0	0	-1.5	+13.1	6	6
-30V	+46	-2.4	-2.4	0	+46	1	1

E8	E9	E10	E11	E12	E13	E14
+27.4	+31.0	0	0	0	0	0
+27.2	+20.8	6	6	6	0	6
+27.0	+21.0	0	0	0	-2.4	0

### **TEST POINT 13 ERROR INFORMATION**

If TP13 identifies the power failure, either a +6V OV/OC condition exists or a -4V UV condition exists. If with certainty the -4V power supply is ascertained as not oscillating so that TP12 never indicates a failure, one of the following has occurred:

- A A noise spike on the -4V power supply output has caused the system to fail.
- B The -4V regulator output is maladjusted or the -4V AXE card is out of adjustment.
- C A +6V OV/OC condition prevails.

For cases (A) and (B), the failure can be verified by removing the clip-on wire, on terminal TB1-3 of the +6V regulator. If a retry demonstrates that the system does not fail, verification is complete.

The -4V SMS AX card is adjusted to power the system down if the -4V supply goes below -3.5V.

If TP13 identifies a failure with the wire on TB1-3 removed (AXE circuit removed), a -4V UV condition did not cause the power check. A +6V OV/OC condition prevails.

### TEST POINT 14 ERROR INFORMATION

If TP14 identifies the power failure, either a -30V OV/OC condition prevails or a +6V UV condition exists. If with certainty the +6V power supply is ascertained as not oscillating so that TP13 never identifies a failuse, one of the following has occurred:

- A A noise spike on the +6V power supply output has caused the system to fail.
- B The +6V UV control setting located on the -30V regulator card or +6V regulator voltage level is maladjusted.
- C A-30V OV/OC condition prevails.

The +6V UV sense connection on the -30V regulator (TB-1-1) cannot be disconnected to isolate a +6V UV noise spike problem (case A). The -30V regulator card will not operate unless +6V is available at TB1-1. A +6V UV condition sensed by the -30V regulator card will cause the system to immediately power down. If noise can be eliminated, and the +6V regulator output is correctly adjusted the failure is identified as a -30V OV/OC condition.

### 24V SPECIAL BULK SUPPLY

When experiencing power on problems, and the special 24V bulk supply is in question, a quick service check for the presence of the 24V supply is to depress lamp test switch while power is off and observe the thermal check and power check lights. If they light, the 24V supply is present

### INVERTER

An inverter for CE use is located at A-A1B3R02 Logic page KA232.

OC AND UV FAILURES

Normally the power supply itself cannot cause an OC power supply failure. If an OC condition prevails, and I/O device, logic circuits, or cables have caused the failure. If the power supply is abnormally overloaded, an OC condition will always prevail over an UV condition. Even though the regulated power supply voltage may drop, normally the OC sensing by the regulator will have powered the system down before UV can be detected.

### PROCEDURE TO ISOLATE REGULATOR ASM/CARD FAILURES

On sequence up failures (TP-2 - TP-9) you can isolate failures to the unit by placing the regulator card out of the failing supply, into the -4V regulator card slot. This procedure is explained in the 5410 Power Supply MAPS, and must be followed or damage may result.

### PROCEDURE TO IDENTIFY A SHORT TO GROUND (FRAME) - FOR 4V AND +6V VOLTAGES

- A Measure the resistance with the CE volt/ohm meter between the ground bar (brass plate or DC common located directly behind the CPU console. Refer to logic page ZB 512 in 5410 ALD volume 3) and any frame in the 5410 CPU housing. Resistance must not exceed 1.0 ohms on the R X 1 scale.
- B Remove the ground straps between the ground bar and frame ground.
- C Measure the resistance between these two points.
- D The reading must exceed 5 megohms on the R X 1000 scale (normally no movement of the pointer after 3 seconds for capacitive discharge).
- E If reading exceeds 5 megohms, a short to ground does not exist.
- F If the measured resistance is low (less than 5 megohms), a short to ground exists. Remove one cable at a time from the ground bar (brass plate) until the faulty circuit is located.

# POWER SEQUENCE



.

Note 1: +24 volt control voltage is on whenever the mainline switch is on. Note 2: 500 - 960 ms for 5410 with printed circuit power

sequence panel (EC816683H).

Power On Sequence



Note: +24 volt control voltage is on whenever main line switch is on.



Power Off Sequence

# $\bullet \bullet \bullet \bullet \bullet \bullet \bullet \bullet$

.

4

	POWER CHECK/THERMAL INDICATIONS									
FAULT	POWER ON/ OFF SWITCH	INDIC POWER CHECK	ATORS THERMAL	ACTION						
Internal Power Supply Malfunction	On	On	Off	<ol> <li>Turn power switch to OFF</li> <li>Correct problem</li> <li>Depress Check Reset</li> <li>Turn power ON</li> </ol>						
Thermal Condition	On	On	On	<ol> <li>Turn power switch to OFF</li> <li>Power check indicator goes off</li> <li>Thermal light stays on until condition is removed</li> </ol>						
Customer Power Source Loss	On	On	On	<ol> <li>Turn power switch to OFF</li> <li>All indicators turn OFF</li> <li>Turn power switch to ON and continue operation</li> </ol>						
Emergency Power Off (EPO) Activated	On	Off	Off	<ol> <li>Turn power switch to OFF</li> <li>Correct problem</li> <li>Restore EPO interlock</li> <li>Turn power switch to ON</li> </ol>						

POWER CHECK/THERMAL CHECK INDICATIONS



SAR Bits	One Byte (9-Bit Readout Addre		Bit) dressing	Binary	Decode/Remarks
15	8K	16K	24K	1	X-Lo Order
14	в	в	or	2	
13	Y	Y	32K	4	
12	т	T	в	8	X-Hi Order
11	E	E	Y	16	
10			т	32	
9	в	в	E	64	Y-Lo Order
8	S	s		128	
7	M	м	в	256	
6			S	512	Y-Hi Order
5			м	1024	
4				2048	
3				4096	
2				8192	Byte Control
1				16384	2nd BSM Selected
0			N	OT USED	



4

.

**BSM ADDRESSING** (continued)

# **BSM LAYOUT**



8K BSM



16K BSM

## MST TIE-UP/LSR DISPLAY DATA

+ tie up

NOTE: DO NOT TIE DOWN any MST net. UNUSED INPUTS can be tied down to ensure a down level.

1. You can tie up any MST signal line.

Bias 1668

- In most cases a floating line will appear as a down level.
- 3. Be aware of stubs when you float lines.
- Be aware of opening terminators.
   Be careful not to tie up SLD nets
- with MST tieup voltages.

Tie-Up A G	Points ate		Tie-Up Points B Gate				
Device	+Tie-Up	-	Device	+Tie-Up			
		-	BSCA A2 Board	A2-T2J03			
5203 B1 Board	B1-E5D10						
5424 A3 Board	A3-S4G09						

#### LSR DISPLAY

		υS	BASIC
		020	1AR INT 1
		o 3 o	MFCU Print
To Display LSR's	AAR	040	P1 ARR
LSR Display Selector to off.	BAR	050	P1 PSR
Tie up to LSR. See Tie Up Chart.		060	
ALD Page MA107		070	
		080	
		090	LPIAR
	ARR INT 1	0 10 0	DRR
	MFCU PCH	011 0	LPDAR
	P1 IAR	012 0	XR1 P1
Example, to Display AAR: 1 Stop CPU	XR2 P1	0130	MFCU RD
2. Turn roller display to position 2		B3C2 4 Wi	de Card
3. Turn LSR display selector to off,		РМ	FEATURE 1
(01A-B3C2U04 to 01A-B3B2M08)		020	ARR INTO
	DFCR	• <b>3</b> •	P2 PSR
	P2 XR2	040	DFDR
	P2 XR1	050	ARR INT 2
		060	
		070	
		° 8 °	
		090	IAR INTO
	IAR INT2	0100	
	P2TAR	0110	P2 ARR
	SIAR	0120	BSCAR
	ARR IN14	0130	JAR INT4
		B3D2 4 Wi	de Card

# MST CARD LAYOUT



# **CIRCUIT CARD/REAR CONNECTOR**



NOTE: View is facing rear of the circuit card with cable connector removed.



.

MST BOARD LOCATIONS



NOTE: Cross-over Connector Position is not used on Pin Location Call-out.

### **DIAGNOSTIC PROBE**

Probe Test Points EC 816624

MST - Probe Test Up 01A-A3F2G12 Probe Test Down 01A-A3F2U07

SLD - Probe Test Up 01A-B1S4D09 Probe Test Down Any Ground Pin

A CE diagnostic probe is provided to indicate line levels. This probe must be connected to the board-pin side at the voltage crossover pins.

Diagnostic probe indications as used in MAPS:

- Level Up = Red light is on and stays on after an action is taken. No reference is made as to what the level is at the time the probe is placed on the pin.
- Level Down = Green light is on and stays on even after an action is taken. No reference is made as to what the level is at the time the probe is placed on the pin.
- Line Pulsing = Both the red and the green lights will be on-or on alternately.
- Pulse on Line = Red and green lights will make one of the following transitions: (a) red to green to red (b) green to red to green, or if using the gate capability only one light may blink on and then return to both lights off.

Level Change Up/Down = Lights will change from green to red (up) or red to green (down) when the requested action is taken.

An open line = Both indicators off.

# DIAGNOSTIC PROBE (continued)

The diagnostic probe is capable of measuring MST -1, SLD 100 and 700 signal levels. The probe uses -4V and ground for power. The use of any other voltage may cause damage to the probe. These voltages are obtained through a cable and power connector which connects to crossover power connectors on the gate. It is imperative that the correct orientation of the power plug be observed when working on other than MST boards.

Functionally, the probe has two input tips (one SLD, the other MST), two lamps (one for up and one for down) and two gating pins (one plus, the other minus). The user selects the proper probe tip (SLD or MST) and probes the desired pin, if the signal is an up level, the up light will come on, if the signal is down level the down light will come on. If the line is pulsing, both lamps will be on simultaneously or alternately depending on the frequency.

A voltage pin or an open pin will turn both lamps off. A 'floater' will, in most cases, appear as an open pin (both lights off). However, under certain circumstances, the floater will appear as a down level. To insure a 'floater' will not result in an improper decision, the MAP charts ask "Is the level up", when a floating condition is suspected.

Gating is accomplished by jumpering the desired gate to a pin on the board. These gates are designed for MST signal levels only. Once a gate is connected both indicator lamps will be held off until the correct polarity gate occurs, i.e., an MST up level for the plus gate or an MST down level for the minus gate. When the correct gate level is present the probe resumes normal operation until the gating signal ends.

The MST probe will respond to a 30 NS pulse and the SLD probe will respond to a 200 NS pulse (worst case). Each lamp operates independently of the other and will remain on for approximately 75 milliseconds once triggered. Both lamps are field replaceable. (See commonly used parts list for P/N.)

# 5444 SERVICE AIDS

### Read/Write Safety

During Read and Write operations certain conditions are monitored by the File circuits. In an Unsafe Condition a Data Unsafe line to the FCU is raised, the R/W heads are unloaded, and file ready is deconditioned.

This can be reset only by stopping the file and restarting. In the Unsafe Condition all Write and Read operations are permanently inhibited. All other file operations should be inhibited by the FCU.

The following unsafe conditions cause a Data Unsafe signal to the FCU to be raised. They are divided within the file into the three groups shown to aid in diagnosing error conditions.

- 1. Write Unsafe
  - a. Write selected and no write transitions detected.
  - b. Write selected and multiple heads selected.
  - c. Write not selected and write current source on.
- 2. Erase Unsafe
  - a. Write selected and erase current source not on.
  - b. Write not selected and erase current on.
- 3. Read/Write selection unsafe
  - a. Read selected and either write or erase selected.
  - b. Carriage accessing and either write or erase selected.

#### CE Disk Cartridge Restricted Tracks

Never write on tracks 004, 005, and 006, or 071, 072, 073, 074, 075. Writing on these tracks will destroy the alignment data which can only be rewritten by returning to the plant for rewriting on the special CE Cartridge writer tool. When using the CE cartridge always check the cylinder number before writing.

### **5444 TAP PROCEDURE**

The jumper on Y-W1-H6B10 must not be connected until just before the tap run is started.

If the actuator needs to be moved, remove jumper on H6B10 prior to using the CE switches to reposition actuator.

The actuator must be positioned on a track divisible by 10(10, 20, 30 etc) before jumper is replaced on H6B10.



Refer to 5444 File MAP Charts Appendix B, page 900 for a detailed description of TAP procedures.

To reset unsafe condition jumper

Y - WIH6D12 to Y - WIH6J08

Tap lines A, B, and C may be used to monitor the three unsafe condition latches during customer operation via the CE sense bits. To do this, place the following jumpers on the 5444 board.

	FN230		FN260
Write unsafe (tap line A)	Y - WIH6G03	to	Y - WIG7B04
Select unsafe (tap line B)	Y - WIH6B10	to	Y - WIG7B03
Erase unsafe (tap line C)	Y - WIH6G04	to	Y - WIG7B05

# 5444 CONTROL AND ADDRESS REGISTER

### DISK FILE CONTROL REGISTER

The DFCR Disk File Control Register contains the two byte address of the four byte Disk Control Field in storage. The format of the four byte Disk Control Field in core is:



.

### DISK FILE DATA REGISTER

The DFDR keeps track of the memory address of the current data byte.



SECTOR AND TRACK FORMATS



# LOGIC SYMBOLOGY

#### Positive AND

The output of the Positive AND is in its more positive condition when and only when all of the inputs are in their more positive condition.



#### Positive AND INVERT

The output of the Positive AND INVERT is in its more negative condition when and only when all of the inputs are in their more positive condition.



#### ODD COUNT

This is a device whose output will be at its indicated polarity when and only when an odd number (1-3-5-7, etc.) of its inputs are at their indicated polarity.



#### DOT OR and DOT AND

Basic function whose outputs are connected externally so that the connection performs an AND or OR operation (dot AND, dot OR) shall be identified by having an additional A or OR placed in the block to the right of the primary block function symbol.



### OSCILLATOR

This is a device which produces a uniform repetitive output either continuously or during the application of an input signal of the polarity indicated. It is desirable to show the frequency in the block title.



#### AMPLIFIER

This is a device whose fundamental purpose is to provide adequate driving energy and appropriate impedance matching to other devices. Its output will be at its indicated polarity when and only when its input is at its indicated polarity. An AMPLIFIER has only one logic input.



#### Non-Standard Logic Signal Voltage

An AMPLIFIER having input or output of other than standard logic signal voltage shall be made recognizable through labeling at the block.



### EVEN COUNT

This is a device whose output will be at its indicated polarity when and only when an even number (0-2-4-6, etc.) of its inputs are at their indicated polarity.



#### EXCLUSIVE OR

The output of an EXCLUSIVE OR will be at its indicated polarity when one and only one of its inputs is at its indicated polarity.



#### FLIP FLOP

This is a device which has two stable states. One of these is called the 1-state or set state, the other is the 0-state or clear state. The device normally has two outputs, a 1 output and a 0 output. In the ALD's a line from the upper part of the block will be assumed to be the 1 output and a line from the lower part of the block will be assumed to be the 0 output. The FLIP FLOP is in the 1 state when its 1 output (the upper output on the ALD) is at its indicated polarity. The 1 output and 0 output of a FLIP FLOP are always opposite in polarity.



#### Operation

- (a) Application of a signal of indicated polarity to the line opposite the 1 output will cause the outputs of the block to assume their indicated polarities.
- (b) Application of a signal of indicated polarity to the line opposite the 0 output will cause the outputs to assume polarities opposite to those indicated.
- (c) Application of a signal of indicated polarity to a line centered between the two line already mentioned, or to both the set and clear inputs simultaneously, will change the state of the FLIP FLOP (complement the FLIP FLOP).

#### FLIP FLOP LATCH or FLIP LATCH

The definition of this device is the same as that given for FLIP FLOP except that simultaneous application of signals of indicated polarity at the 1 input and the 0 input will cause the 1 output and 0 output to both go to the negative polarity to both go to the positive polarity (depending upon the characteristics of the particular circuit type) for the duration of such simultaneous input application. Complement input is not applicable to this block.

Note: Combination circuits that have both AC inputs (will complement if set and reset are applied simultaneously) and DC inputs that will cause both outputs to go to the same polarity, if applied simultaneously, will be shown as an FF. These circuits may also have a DC gate controlling the AC input.



#### POLARITY HOLD

This is a device whose output will be at its indicated polarity whenever the data line and the control line are at their indicated polarity. When the control input is caused to go to opposite polarity to that indicated, the output will hold to whatever polarity it possesses at that moment.



#### SPECIAL

A SPECIAL block will have its function adequately described by wording on the diagram page.

SPEC

#### LIMITER

This is a device that limits one or both extremes of a waveform to a predetermined level without distortion of the remaining waveform.



#### SIGNAL MODE CONVERTER

This is a device that provides the necessary conversion or translation between signal lines having different signal reference values-current mode to voltage mode, voltage mode to voltage mode, etc.



#### INVERTER

This is a device whose output is in the more positive condition as a result of its input being in the more negative condition and vice versa.



#### SINGLESHOT

This is a device whose output will change for a specified time to the indicated polarity upon the application of an input signal of the indicated polarity.



#### VARIATION

#### TIME DELAY

This is a device whose primary function is the time delay of a signal without distortion of the signal.



# FUNCTIONAL LOGIC SYMBOLOGY

The Functional Logic Blocks used in System/3 ALD's consist of Selectors, Registers and Decodes.

### SELECTOR

The Selector consists of:

- a. Two or more OR's having common input or output gating.
- b. Two or more AND's having common input or output gating.
- c. A combination of a and b.

#### EXAMPLE



#### REGISTER

The Register consists of associated storage elements, such as FF, FL, PH, with common reset or control lines. Common gating may be included.

EXAMPLE





## FUNCTIONAL LOGIC SYMBOLOGY (continued)

#### DECODE

The Decode Block contains inputs and outputs which are assigned numeric values. An output line is active when its numeric value is equal to the sum of the values of all active input lines. When all input lines are inactive the output sum is zero.

#### EXAMPLE





Character Modifiers are characters (alpha and symbol) printed around the blocks. These define the blocks specific operation.



The load for an unloaded output can be found by tracing the net to its termination. The load will be specified by an \* on the line and noted on the bottom of the FEALD page. \*The module pin will appear when the line does not connect to a board pin.

# FUNCTIONAL LOGIC SYMBOLOGY (continued)

### DELAY

A delay block will be generated by the FEALD program when two or more circuit elements, intended primarily for delay purposes, are removed.

### EXAMPLE



### MATRIX

A matrix relates to an addressing scheme, where two or more groups of lines are used for addressing. A combination of one active line in each group will select a specific storage position.

### EXAMPLE



The input lines are arranged in groups. One active line in each group will give one active output.

# FUNCTIONAL LOGIC SYMBOLOGY (continued)

### MULTIPLE REGISTER

The M reg consists of associated registers with common data in and out. The register which reads in or out is determined by individual controls and gates.

### EXAMPLE



# LOGIC PAGE PREFIXES

Circuits

Prefix-FEALD

25 MHz oscillator	KA
5444 Logic	FN
5471 Controls	GC
A and B registers	RA
ALU	AV
ALU controls	KY
Base LSR controls	KL
Base LSR and SAR low	MA
Cable page	WA
Card socket listing	AI
CE mode and toggle switches	PA
Channel and attachment interface (MFCU)	WN
Channel and attachment interface (printer)	WP
Channel in	KE
Channel 1 out exit lines	WB
Clock controls	KC
CPU to storage lines	WS
Cycle controls	KD
Data bus out-bank 2	MC
DBI and MFCU data registers	FD
DBO and command control (MFCU)	FC
Display and check	КВ
Display selector drum	PC
Drum indicators	PB
Dual program feature	кт
File control unit	GD
In phase terminated TLDs	MD
Interrupt 1 to 4	KM
Keyboard service	GK
Main storage	MM
MFCU box	FG
MFCU box	WM
MFCU controls	FB
Op and Q registers	RN
Power to 5444	YF
Power drivers	FE
Printer box	YB
Printer controls	FP
Register controls	KG
Serial I/O channel	GS
Socket listing	A1
Socket listing	мо
Use meter control	CR
Voltage service	YE

# LOGIC VERSIONS

Logic Versions 5410

VERSION	FEATURE		
	CPU	Exar	nple:
000	Basic Machine with Dual Program	F	
001	5475 - Attachment		MFCU
002	5471 - Attachment	В	
003	Basic Machine without DPF	1	
		0	Page number
	MFCU Attachment	1	
000	Basic 5424 Attachment	021	6-Bit MFCU
021	6-Bit MFCU		
000	Katakana (W/T only)		
	Printer Attachment		
000	Basic 5203 Attachment		
	File Attachment		
000	Basic 5444 Attachment		
	SIOC		
000	Basic SIOC Attachment		

### BSCA

	EBCDIC -	- USASCII	High -	Low	PT PT	M PT	SW	WTSW	Autocall
000	X			Х					
031	X		Х		×				X
032	X			Х	X				
033	X			х		X			
034	×			х			х		
035	X			х				Х	
036		Х	Х		X				
037		X		х	X				
038		X		х		Х			
339		Х		х			X		
040		Х		х				X	
041		X		Х					х

# PRINT QUALITY GLOSSARY OF TERMS

нннн	CUTOFF (LEFT)
нннн	CUTOFF (RIGHT)
нннн	END TO END DENSITY
нннн	SINGLE POSITION DENSITY
нннн	DARK LEGS OR STROKES
НННН	extraneous Ink
НННН	HORIZONTAL REGISTRATION
НННН	LIGHT BOTTOMS
НННН	LIGHT TOPS
1413	PHANTOM PRINTING
н н н н	SHADOW PRINTING
нннн	SLUR
нннн	STROKE WIDTH (NARROW and WIDE)
ннн	VERTIC <b>A</b> L REGISTRATION
нннн	VOIDS
Н ННН НН НН Н ННН	WIGGLERS
### OSCILLOSCOPE SERVICE AIDS

#### BABYSITTER (Single Sweep Mode)

Indicates the sensing of a pulse of predetermined amplitude. The trigger level is generally set to 1/2 of the expected pulse amplitude.

1. To set the trigger level	
CHANNEL CONTROLS	
CH 1 VOLTS/DIV	Determined by desired
	pulse amplitude
CH 1 INPUT	GND
MODE	CH 1
TRIGGER	NORMAL
SWEEP CONTROLS	
HORIZONTAL DISPLAY	Α
A SWEEP MODE	NORMAL
A & B TIME/DIV	50 MS
A TRIGGERING	
SLOPE	+
COUPLING	DC
SOURCE	INT

Set the dot to the desired trigger level on the screen with the CH 1 position control. Adjust the TRIGGER LEVEL CONTROL to give a sweep. Reposition the dot to the base line on the screen.

2. Single sweep operation CH 1 INPUT

DC

A SWEEP MODE SINGLE SWEEP Check trigger level by arming the scope by depressing the reset button and its green lite will come on. Move the spot up and check to see that a sweep is triggered when the trace reaches the preset level. The light will be turned off by a sweep and must be reset to arm the scope.

Reset the dot to your base line, arm the scope and place the channel 1 probe on the point you wish to monitor.

#### SHOOT THE MOON

Used to indicate the presence of a single high-speed pulse of a definite amplitude.

The calibration and setup is identical to the BABYSITTER except that the A SWEEP MODE is NORMAL and the trace is out of focus to enable it to be easily seen.

## **OSCILLOSCOPE SERVICE AIDS (continued)**

#### DELAYED SWEEP

A Sweep is Triggered	Delay times Out
X	B Sweep is Triggered

- 1. Display the desired trace with HORIZONTAL DISPLAY on A
- 2. Set B SWEEP MODE to B STARTS AFTER DELAY TIME
- Set HORIZONTAL DISPLAY on A INTENSIFIED DURING B Adjust the DELAY-TIME MULTIPLIER until the intensified portion of the trace starts just before the desired pulse to be observed on the trace.
- 4. Pull DELAYED SWEEP KNOB out and adjust the B Sweep to display only the intensified pulse desired.
- 5. Set a SWEEP LENGTH to B ENDS A
- 6. Set HORIZONTAL DISPLAY to DELAYED SWEEP B
- 7. The DELAY-TIME MULTIPLIER may now also be used to analyze other pulses on the trace.
- 8. If the B trace is unstable:
  - a. Set B SWEEP MODE to B TRIGGERABLE AFTER DELAY TIME
  - b. Adjust the B TRIGGERING CONTROLS for a steady trace with the B TRIGGER SOURCE on INT or use an EXT TRIG for B

## COMMONLY USED PARTS

COMMONLY USED PARTS		
P/N	ITEM	WHERE USED
453163	Probe Tip	Diagnostic Probe
454612	Lamp	Diagnostic Probe
817971	Probe	Diagnostic Probe
829117	Jumper Wires 6"	
829118	Jumper Wires 18"	
G229-4075	Error Log Sheet	5410
2391023	Lamp	Console 5410 5424 Backlite
2391062	Lamp	Console 5410 – Power & Thermal
2391121	Lamp	Console 5410 – Stop Light
2391653	Lamp	5424 – Read Lamp
2588263	Jumper Wires 12"	
2590223	Air Filter	5410 – A Gate
2590287	Air Filter	5410 – Regulator
2594238	Pin Extender	
5232826	Air Filter	5410 – Bulk Supply
5372183	Lamp	Console 5410 – Address Compare and I/O Check

5203 - Commonly used electrical parts are found on Logic Page YB-251

CORCE CLOR RUN B3RJ-TJ + B3C2M8 SPARE INVERTER @ B3RJ BO3IN DODJUUT 5203 HOME TIEDOWN AIBIMJUD'T AIBIF2JI3 TIE-UP AJSJMI34 AJT2613

# NOTES

3

_	
_	

# NOTES

Montemation 1 - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -
annangelief (1975-1976) ann an an annangelief (1970-1976) ann annangelief (1970-1976) ann annan a' annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) ann annangelief (1970-1976) a

t

First Class Permit Number 387

Rochester, Minnesota

# **BUSINESS REPLY MAIL**

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

٤.

POSTAGE WILL BE PAID BY

IBM Corporation FE Technical Operations Rochester, Minnesota 55901

Attn: Department 900

IBM System/3 Field Engineering Handbook Printed in U.S.A. SY29-4046-1

From \_\_\_\_\_ Office No. \_\_\_\_\_

Circle one of the comments and explain in the space provided:

Suggested Addition (page \_\_\_\_\_) Suggested Deletion (page \_\_\_\_\_) Error (page \_\_\_\_\_)

Explanation:

SY29-4046-1



International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [U.S.A. Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 (International)