898
$\bullet \bullet \bullet$
 +48+181418 $2+16+16$ ${ }^{288}{ }^{\circ}$ $.0 \cdot 96818$
-4.888886
ب0. $10+1+6$ \&\& 18.6918 $+{ }^{\circ}$

IBM System/3
Field Engineering Handbook

Second Edition (October 1970)
This is a major revision of, and makes ZY29-4046-0 obsolete.

A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Corporation, FE Technical Operations, Department 900, Rochester, Minnesota 55901.
INDEX
Abbreviations ..... 1
Access Panels on the System/3 ..... 3
BSCA Console Panel ..... 12
BSCA Error Conditions ..... 18
BSCA Instruction Reject \& Attention Conditions ..... 19
BSM Addressing ..... 78
BSM Layout ..... 80
Circuit Card/Rear Connector ..... 83
Code Conversion Chart ..... 25
Commonly Used Parts ..... 107
Condition Register Settings ..... 48
CPU Basic Timings ..... 33
CPU Cycle Patterns ..... 34
CPU Cycles ..... 35
CPU Priority Assignments ..... 50
Diagnostic Probe Information ..... 86
Environmental Recording ..... 21
Functional Logic Symbology ..... 98
Halt Identifiers ..... 47
Hex and Decimal Conversion/Addition ..... 24
I/O Channel Condition A and B ..... 51
I/O Check Light ..... 10
Instruction Cycle Patterns ..... 36
Instruction Format Reference ..... 42
Instruction Formats ..... 39
Load and Store Register Q Codes ..... 46
Load I/O (LIO) Instruction Formats ..... 54
Local Store Registers ..... 49
Logic Page Prefixes ..... 102
Logic Symbology ..... 93
Logic Versions ..... 103
 ..... 81

## INDEX (continued)

MST Board Crossover Connector Pin Locations ..... 85
MST Board Locations ..... 84
MST Tie-up Data ..... 81
MST Voltage Levels ..... 82
MST Card Layout ..... 82
Oscilloscope Service Aids ..... 105
Power Check Indications ..... 77
Power Sequence ..... 76
Print Quality Glossary of Terms ..... 104
Process Check Error Priority ..... 15
Processor Checks ..... 14
Sense (SNS) Instruction Formats ..... 59
Short Exerciser Programs ..... 68
SIOC Error Conditions ..... 20
SLD Voltage Levels ..... 82
Standard Instruction Set ..... 40
Start I/O (SIO) Instruction Formats ..... 56
Test I/O and Branch (TIO) Instruction Formats ..... 52
Thermal Check Indications ..... 77
5203 Chain Pattern ..... 32
5203 Printer Checks ..... 17
5410 Board and Power Supply Locations ..... 4
5410 Console Lights/Switches ..... 6
5410 Power Supply Locations (Printed Circuit Power Sequence Panel) ..... 5
5410 Service Aids ..... 71
5424 Feed Checks ..... 16
5424 MFCU Typewheel Pattern ..... 31
5444 Control and Address Register ..... 90
5444 Error Conditions ..... 20
5444 Sector and Track Formats ..... 91
5444 Service Aids ..... 88
5471 Console I/O Error Conditions ..... 20
96 Column Card Layout ..... 23

## ABBREVIATIONS



## ABBREVIATIONS (continued)

| MLC | Machine Level Control |
| :--- | :--- |
| MPCAR | MFCU Punch Data Address Register |
| MPTAR | MFCU Print Data Address Register |
| MRDAR | MFCU Read Data Address Register |
| MST | Monolithic System Technology |
| PAIR | Product Analysis Incident Report |
| PEB | Printer Electronic Board |
| PSR | Program Status Register |
| REA | Request for Engineering Action |
| RPQ | Request Price Quotation |
| SAR | Storage Address Register |
| SDR | Storage Data Register |
| SIOC | Serial Input/Output Channel |
| SLD | Solid Logic Dense |
| SLT | Solid Logic Technology |
| SMS | Standard Modular System |
| S/Z | Sense/Inhibit |
| TAP | Timing Analysis Program |
| UCS | Universal Character Set |
| XR1 | Index Register 1 |
| XR2 | Index Register 2 |
| XR | Index Register |
| XRD | X Read |
| XWR | XWrite |
| YRD | Y Read |
| YWR | YWrite |
| Z | Inhibit |


| Access Panel |  |
| :---: | :---: |
| Area | Panel |
| CPU, memory and attachment | A |
| MFCU-mech elec | $\begin{aligned} & D \\ & E, F \end{aligned}$ |
| Printer-mech   <br> PCB elec   <br> PEB elec   | $\begin{gathered} \mathrm{G} \\ \mathrm{H} \\ \mathrm{I} \end{gathered}$ |
| Power Supplies $+60 \mathrm{Vdc}$ <br> $-4 \mathrm{Vdc}$ $+6 \mathrm{Vdc}$ Memory $+24 \mathrm{Vdc}$ <br> BSCA <br> Med Speed -12Vdc | H <br> A or B <br> A or B <br> E <br> J |
| Console | C |
| Cables | F |
| Power Control Board | J, A |
| Documents | K |


4


Front View With Gates open

Brass Plate Terminals


5410 BOARDS AND POWER SUPPLY LOCATIONS


## 5410 CONSOLE LIGHTS/SWITCHES

Note: $\quad$ Switches should only be altered with the system in a stop state.

## ADDRESS/DATA SWITCHES

These switches are used to set up addresses or data. An address can be loaded into the Storage Address Register. Data can be entered into main storage.

## CE KEY SWITCH

This key switch, when switched to the CE position, prevents the customer Usage Meter from running.

CE MODE SELECTOR
This rotary switch selects one of the three processor operating modes: the normal PROCESS mode, the STEP mode, or the TEST mode. PROCESS is the mode for normal programmed system operation.
A. In the STEP mode, the rotary switch setting controls the manner in which the processor performs the stored program.

1. Instruction Step. Each depression and release of the Start key causes one complete instruction to be performed. The I-Phase is performed while the key is pressed, and the E-Phase, if any, when it is released.
2. Machine Cycle Step. Each Start key depression and release advances the instruction through one machine cycle. Depression of the key causes data in storage to be accessed, modified as required, and result to be displayed in the ALU indicators of the console display. Upon release of the key, depending upon the operation being performed, either the old data or the new result is written back into storage.
3. Clock Step. Each depression of the Start key causes the clock to advance through an odd-numbered clock, and each release through an even-numbered one.

Note: If no DPF on the system, the halt ID lights will not light.
Note: The integrity of I/O data transfers is preserved by allowing the clock to 'idle' from I-Phase end of every executable Start I/O instruction, until data transfer to or from the device is complete.
B. The switch settings under the TEST mode permit the following:

1. Alter SAR. The address, set up in the address switches, is transferred into SAR by the Start key via the current IAR. Both SAR and IAR are modified.
2. Alter Storage. Depression of the Start key transfers data, set up in the rightmost two Data Switches, into the A register. Releasing the key causes this data to be placed in the storage location specified by SAR and into the $Q$ register.
3. Display Storage. The contents of the storage location specified by SAR are transferred into the B register when the Start key is pressed. These contents are rewritten into storage when the key is released, and are also transferred into the Q register.

Note: The STORAGE TEST SWITCH must be in the STEP position to avoid a processor check when changing the CE MODE SELECTOR from ALTER STORAGE position to DISPLAY STORAGE position and vice versa. Invalid address are not checked for while the system is in the TEST mode.

## 5410 CONSOLE LIGHTS/SWITCHES (continued)

## ADDRESS COMPARE SWITCH

This switch allows stopping the program when the setting of the (Address/Data) switches matches SAR. This switch will only be functional when the register display is positioned to SAR and the system is in the PROCESS mode.

With the switch in the RUN position, comparison of address switches to SAR via the register display is performed, but no processor stop is initiated when a match occurs. The 'matched' signal is provided as a CE 'sync' point.

When the switch is in the STOP position, a match of the address switches and the register display results in a processor stop at the completion of the storage read-write cycle.

The processor is restarted by activating the Start key.

Note: The integrity of I/O data transfers is preserved. The contents of SAR do not necessarily match the setting of the address switches at stop time.

## I/O CHECK SWITCH

This switch, when on, forces the processor to come to an immediate stop on certain I/O errors.

The switch is normally set to RUN. With the switch set to STOP, the processor stops on an I/O error with the console display frozen to indicate the processor status at the time the error stop occurred, and the I/O device turns ON the I/O check light.

A check reset followed by the Start key is the normal restart after an I/O error stop.

Note: When the I/O check switch is in the STOP position and an I/O error occurs, the processor check light will turn ON.

## PARITY CHECK SWITCH

This switch enables override of the processor parity errors.

The switch is normally set to STOP. This causes the processor to come to an immediate stop whenever a parity error is detected. A check reset followed by the Start key is the normal restart after a parity stop. With the parity switch in the RUN position, parity errors are detected and displayed, but the processor is not stopped.

## ADDRESS COMPARE LIGHT

This light is on whenever the address switches match the contents of the Storage Address Register, the register display is positioned to SAR and the address compare switch is in the STOP position.

## 5410 CONSOLE LIGHTS/SWITCHES (continued)

## SYSTEM RESET KEY

A system reset causes the system to enter an immediate 'idle' state. All I/O machine registers, controls, and status indicators are reset and the processor clock is allowed to 'idle'. A complete program restart is normally required after a system reset.

The following LSR's are reset to zero by a system reset:
P1 - IAR
P1 - PSR
P2 - PSR

The other LSR's are not changed by a system reset.
Note: The CE mode selector must be in process mode for the system reset key to be effective.

## CHECK RESET KEY

This pushbutton is pressed to cause a reset of the Processors and/or I/O check conditions, and also resets a system power check to allow a power on retry.

A check reset removes the current error conditions, thus allowing the processor to resume its operation after the Start key is depressed.

## FILE WRITE SWITCH

This switch when in the OFF position will inhibit all writing on all disk surfaces.

DPF Switches

P1 Switch - Dual Program Level One. When OFF, inhibits branching into Program Level One.
P2 Switch - Dual Program Level Two. When OFF, inhibits branching into Program Level Two.

Warning - Unpredictable errors will occur if both P1 and P2 switches are off.

## 5410 CONSOLE LIGHTS/SWITCHES (continued)

## STORAGE TEST SWITCH

This switch enables the altering or displaying of storage as follows:
A. In the STEP position, a storage location is accessed with each depression of the Start key.
B. In the RUN position, following the Start key depression, core storage is exercised by accessing either the same location repetively or all of core sequentially (see Address Increment Switch).

## ADDRESS INCREMENT SWITCH

This switch enables address incrementing when in the CE test modes of Alter or Display storage. With the switch in the ON position, the contents of SAR are incremented by one after each storage access. When the switch is in the OFF position, SAR is not incrementing.

## I/O OVERLAP SWITCH

This switch modifies control of the system so that I/O operations may be executed in either an overlap or a non-overlap mode. With the switch in the normal ON position, I/O operations are executed in an overlap mode. When the switch is in the OFF position, I/O operation is completed prior to execution of the next sequential instruction.

LSR DISPLAY SELECTOR (Should be in the normal position when processing.)

This rotary switch selects the Local Storage Register (LSR) whose contents are to be displayed.

LSR's that can be manually selected for display via this switch are: IAR, ARR, XR1, and XR2.

Refer to MST Tie-Up Data for procedure to display other LSRs.
When the switch is in the Normal or OFF position, the system controls the selection and display of the LSR's. If the switch is in other than the Normal position, the specified LSR is selected and its contents are available for display whenever the processor clock is stopped, or if the clock is running, when no CPU machine cycles and no I/O data transfer cycles are being taken. In the OFF position LSR selection by the CPU is inhibited and if no I/O device is selecting an LSR, the LSR display will have all bits OFF.

## 5410 CONSOLE LIGHTS/SWITCHES (continued) <br> I/O Check Light

This light is turned on when the following I/O errors are detected:

## 1442

1. A SIO instruction is issued to the 1442 and the NO-OP bit is on.
2. Whenever the 1442 Attachment detects the following:

- Punch check
- Read reg
- Overrun
- Any condition that turns on the 1442 check light

This light is turned OFF by a system reset, a check reset, an NPRO, the SNS instruction which senses the NO-OP bit (if a NO-OP was the cause), or by a SIO instruction to the 1442 in the case of a read check or a punch check.

5424 MFCU

1. An SIO instruction is issued to the 5424 and the NO-OP bit is ON .
2. Whenever the 5424 Attachment detects the following:

PRINT DATA CHECK
PRINT CLUTCH CHECK
PUNCH CHECK
PUNCH INVALID CHECK
READ CHECK

This light is turned OFF by a system reset, a check reset, or an NPRO for all of the above checks. It may also be reset by the SNS instruction to the MFCU in the case of NO-OP, print data check, print clutch check or a punch invalid check, or by a SIO instruction to the MFCU in the case of a read check or a punch check.

SIOC
Indicates a data transfer register parity error occurred.
This light is turned off by a system reset, check reset or by a SIO instruction.

## 5410 CONSOLE LIGHTS/SWITCHES (continued)

## I/O Check Light

PRINTER - 5203

1. A SIO instruction is issued to the 5203 and the 5203 check light is ON .
2. Whenever the 5203 Attachment detects the following: INCREMENTOR FAILURE CHECK HAMMER ECHO CHECK ANY HAMMER ON CHECK

This light is turned off by a system reset, a check reset, the printer start key or by the SNS instruction which senses the check bit.

FILE - 5444

None

KEYBOARD PRINTER 5471

None

KEYBOARD - 5475

None

BSCA

Indicates a unit check has occurred. See BSCA SNS inst, N code 011, byte 2 for specific error.

This light is turned off by a system reset, a check reset, or through programming in the case of retry.

## 5410 CONSOLE LIGHTS/SWITCHES (continued) BSCA Panel

## X DT TERM READY

Lights when the BSCA is enabled and the data terminal ready line to the MODEM is on. In case of the connect data set to line requirement, the indicator lights when the connect data set to line signal is activated.

## (X) TEST MODE

Lights when an SIO instruction has been issued by the program to place the BSCA in test mode.

## (x) BSCA ATTN

Lights when the BSCA rejects an SIO instruction because operator intervention is required because:

1. The data set ready latch is off when a receive, receive and transmit, or receive initial SIO instruction is executed.
2. The auto call unit power is off or the data line is occupied when an SIO auto call or an SIO receive initial instruction is executed (switched networks).
3. The BSCA is disabled.
4. The external test switch is on and the BSCA is not in test mode. An SIO control instruction is used to enable the BSCA and to place the BSCA in test mode.
5. If the data ready signal from the MODEM is deactivated unexpectedly while the BSCA is enabled.
(X) TSM MODE

Lights when the BSCA is to perform a transmit operation.

## (X) RECEIVE MODE

Lights when the BSCA is to perform a receive operation.

## (X) RECEIVE INITIAL

Lights when a receive initial SIO instruction is received. It turns off at the end of the receive initial operation.

## © CONTROL MODE

(Station Select Feature) Lights when an EOT sequence is detected in a transmit, receive, or receive initial monitor operation. It turns off by the decode of an SOH or STX or a receive timeout.
© ACU PWR OFF
(Auto Call Feature) Lights when the auto call unit has' power off.

## 5410 CONSOLE LIGHTS/SWITCHES (continued) BSCA Panel

## (X) DATA MODE

Lights when an SOH or STX is decoded during a transmit or a receive operation. It is turned off at the end of the operation.

## (X) DT SET READY.

Lights when the data set ready line from the MODEM is active and the MODEM is ready for use.

## (X) EXT TEST SW

Lights when the switch at the MODEM end of the medium speed MODEM cable is in the test position or the switch on the CPU CE panel for high-speed feature is in the local test position.

## (X) TSM TRIGGER

Lights when the transmit trigger is at a binary zero state (equivalent to a space on the communication line).

## (×) RECEIVE TRIGGER

Lights when the receive trigger is at a binary zero state (equivalent to a space on the communication line).

## (x) UNIT CHECK

Lights when unit check condition exists. Turned on by any bit in status byte 2 (see SNS inst " $N$ " code 011).

## (X) DIGIT PRESENT

(Auto Call Unit Feature) Lights when the BSCA has a digit present on the auto call unit interface to be used for dialing.

## © dT LINE IN USE

(Auto Call Unit Feature) Lights when the data line occupied from the ACU is active.

## (X) <br> CLEAR TO SEND

Lights when the line from the MODEM is active. The BSCA may now transmit.

## (X) ChAR PHASE

Lights when the adapter has established character synchronization with the transmitting station by receiving two successive SYN characters. The indicator is turned off at the end of the receive operation.

## (X) BUSY

Lights when the BSCA is executing a receive initial, transmit and receive, auto call, receive, or loop test instruction.

## (X) CALL REQUEST

(Auto Call Unit Feature) Lights when the BSCA receives an auto call SIO instruction and is performing an auto call operation.

## 5410 CONSOLE LIGHTS/SWITCHES (continued) PROCESSOR CHECKS

I/O LSR Indicates selection of an LSR by an I/O device was not performed correctly.

LSR F1 Parity is incorrect on the output of the LSR Feature 1.
LSR F2 Parity is incorrect on the output of the LSR Feature 2.
LSR HI Parity is incorrect on the output of the LSR High.
LSR LO Parity is incorrect on the output of the basic LSR Low.
SAR HI Parity is incorrect in the Storage Address Register High.
SAR LO Parity is incorrect in the Storage Address Register Low.
INV ADDR Indicates that the SAR contains an invalid address.
$S D R \quad$ Parity is incorrect in the Storage Data Register.
CAR Indicates the carry out of the ALU is incorrect.
$A / B \quad$ Indicates the A or B Register has incorrect parity.
ALU Indicates the output of the ALU has incorrect parity.
DBI Parity is incorrect on the CPU end of the Data Bus In.
CPU DBO Parity is incorrect on the CPU end of the Data Bus Out.
$O P / Q \quad$ Parity is incorrect in the OP Register or Q Register.
$I N V$ Indicates an invalid OP Code in the OP Register.
CHAN DBO
$I N V Q \quad$ Indicates an invalid Q byte is present in an $\mathrm{I} / \mathrm{O}$ instruction.

## I/O ATTENTION

The I/O attention light indicates to the operator that one or more of the attached I/O devices requires attention caused by a 'normal' I/O condition. 'Normal' is defined as: empty hopper, full stacker, out of forms, etc. as opposed to check conditions.

Recovery - Operator must determine cause of indication, rectify the cause and return device to the READY status.

Note: Refer to individual devices for 'normal' definition, recovery and/or restart procedures for that device.

## UNIT CHECK

TESTABLE INDICATORS
Unit check handling of testable indicators is controlled by software.


Restart procedures are conveyed to the operator via programmed HALT operation, HALT IDENTIFIER'S displayed on the console and recovery/restart procedure listings.

## CLOCK STOP TIME



PROCESS CHECK ERROR PRIORITY


For other 5424 checks refer to 5424 SNS bytes (N code 011, byte 1)

## 5203 PRINTER CHECKS

This light is turned on when the accuracy of printing is questionable. The errors are displayed with a programmed halt.

The errors that turn on the light are:
*a. Carriage sync check
b. Carriage space check
c. Forms jam
*d. Incrementor failure
*e. Hammer echo check
*f. Any hammer on check
*g. Chain sync check
*h. Incrementer sync/slip check
*i. Thermal check

The error cause can be determined by the unique halt indicator or by probing the following points. The check must not be reset prior to probing. A Down Level indicates an error.

SOCKET LOCATION = A-B1K4

| CHECK | PIN |  | PIN | CHECK |
| :---: | :---: | :---: | :---: | :---: |
| HMR ECHO | D02 | 00 | B02 | ANY HMR ON |
|  |  | 00 | B03 | FORMS JAM |
|  |  | 00 | B05 | THERMAL |
|  |  | 00 | B10 | INCR SYNC/SLIP |
| CHAIN SYNC | D11 | 00 |  |  |
| CARR SPACE | D12 | 00 |  |  |
| INCR FAIL | D13 | 00 | B13 | CARR SYNC |

*These checks will drop 60 vdc to the printer.

## BSCA ERROR CONDITIONS

Timeout

1. Receive operation with the adapter in the busy state.
2. Auto call operation terminated by an abandon call and retry signal from the ACU, indicating that a connection was not established.

CRC/LRC/VRC

1. Block check character compare error.
2. Vertical redundancy check using USASCII code.

Adapter Check - Transmit

1. DBI register parity check.
2. I/O cycle steal overrun.
3. LSR or shift register parity check.
4. Transmit control register check.

Adapter Check - Receive

1. DBI register parity check.
2. I/O cycle steal overrun.
3. LSR or shift register parity check.

## Invalid ASCII Character

Invalid ASCII character fetched from core during ASCII transmission.

Abortive Disconnect
With the BSCA enabled, the data set ready latch comes on and then goes off indicating release of the connection and causing data terminal ready to go off.

Disconnect Timeout
On a switched network, this error is set whenever a disconnect timeout occurs. It causes data terminal ready to go off.

| Affected <br> Instructions | Condition | Program <br> Test | Result |
| :--- | :--- | :--- | :--- |
|  <br> Receive, Receive <br> Initial (Non-SW/MP) | Data Set Ready <br> Latch Off | Status Bit 2 <br> TIO NR 3 <br> (Non-SW/MP) | Instruction Rejected <br> I/O Attention Indicator <br> BSCA Attention Indicator |
| Auto Call or <br> Receive Initial (SW) | ACU Power Off or <br> Data Line <br> Occupied On | TIO NR <br> Status Bit 1 | Instruction Rejected <br> I/O Attention Indicator <br> BSCA Attention Indicator |
| LIO except 110 or <br> SIO except Control | Busy | TIO Busy | Instruction Rejected |
| SIO except Control | BSCA Disabled or <br> External Test <br> Switch On and <br> Test Mode Disabled | TIO NR | TIO NR |

1. Status Byte 1, Bit 7 Data Line Occupied
2. Status Byte 1, Bit 6 Data Set Ready Condition
3. Not Ready includes Data Set Ready Latch Off on a non-switched, point-to-point or multipoint network.

## 5471, SIOC, 5444 ERROR CONDITIONS

## 5471 CONSOLE I/O ERROR CONDITIONS

Keyboard Check
Parity error was detected coming from the reed switches.
Keyboard Translator Check
Parity error detected coming from keyboard code to System $/ 3$ card
code translator.

Printer Translator Check
Parity error was detected coming from System/3 card code to tiltrotate code translator.

## Printer Malfunction

Describes generally the malfunction of printer feedback contacts.
This condition is caused by any of the following:
a. Printer cycle too long.
b. Printer extra cycle.
c. Printer feedback too late.

## SIOC ERROR CONDITIONS

I/O Check Light
Indicates a data transfer parity check condition.

## I/O Attention Light

- This light along with the SIOC indicator shows operator intervention required on attached I/O device.


## 5444 ERROR CONDITIONS

The following "file unsafe" conditions drop file ready.

1. Write Unsafe
a. Write selected and no write transitions detected.
b. Write selected and multiple heads selected.
c. Write not selected and write current source on.
2. Erase Unsafe
a. Write selected and erase current source not on.
b. Write not selected and erase current on.
3. Read/Write Selection Unsafe
a. Read selected and either write or erase selected.
b. Carriage accessing and either write or erase selected.

Unsafe will set equipment check.
For all other file errors, refer to file SNS bytes.

## ENVIRONMENTAL RECORDING

CARD SYSTEM

Errors detected during an RPG object program run will be stored in the communications area starting at core location / $0180 /$. Forty-two bytes have been reserved for this, broken into two sections of 10 and 32 bytes. The 6 -byte section is used to record 5203 hammer echo checks. Each of the 6 bytes will contain the failing print position. (Refer to Table 3 in the 5203 map charts.) In case more than six errors have occured, only the last six will be shown. The 32 -byte section is made up of eight 4 -byte sections showing the last eight errors to occur. Each 4-byte section will contain the $\mathrm{Q}, \mathrm{R}$, and 2 sense bytes of data about the failing instruction. These 42 bytes of information along with the date will be punched out into a card during a system installation run. This card will be merged with the system initialization program deck and will be the card just preceding the end card. This data will be the error data accumulated since the last system initialization run.

The card format for the card punched out is:
Col 1-W
Col 2 thru 65 - Error history table in hex.

Col 66 thru 77-5203 hammer echo check data
Col 78 thru 93 - Reserved $A 4$, , C, 86
Col 94 thru 96 - Date (coded)
(Card format effective with SIP Vers 1 Mod 3)

## DISK SYSTEM

Statistical Data Recording (SDR)
Statistical data is recorded in a table occupying sectors $\mathrm{X}^{\prime} 0 \mathrm{C}^{\prime}$ through X'18'. This table consists of 512 two-byte counters. Each device is allotted an area consistent with the number of distinguishable errors possible for that device. Devices such as the 5444 and BSCA will have counters to record both temporary and permanent error occurrences. A permanent error is defined as one which persists throughout the maximum number of retries outlined in the device's error recovery procedures. A temporary error is defined as one where recovery occurs before the maximum number of retries.

For example:
Disk File


## ENVIRONMENTAL RECORDING (continued)

Out Board Recording (OBR)
Each error, whether temporary or permanent, is entered in a history table. This table is two sectors long (sectors 1C and 20 and provides 638 -byte entries. The first four bytes of this sector will be two 2-byte displacements. The first will be the displacement of the next available entry in the table and the second will be the end of the table. This table will be recursive and no overflow or stop logic will be provided. The 64th time an entry is made, it will overlay the first entry; the 65 th time will overlay the second, etc. Therefore, the table will always contain entries for the 63 most recent errors.

The basic entry for each device will consist of the following:

|  |  | PRIMARY <br> SENSE |  |
| :--- | :--- | :--- | :--- |
| Q | R | REGISTER | DEVICE DEPENDENT INFO |
| $\mathbf{1}$ byte $\quad 1$ byte 2 bytes | 4 bytes |  |  |

Disk errors will require two entries ( 16 bytes).

In addition to SDR and OBR recording, statistics are kept on each disk volume to help detect surface degradation. Each volume has an area to record the number of write and non-write SIOs issued to that volume, a count of temporary errors and a table of permanent errors occurring on that volume. A master table of all writes and non-writes issued to each unit on the system is kept on cylinder 0, sector 0C. Control SIOs are not included in these statistics.

The master table for a dual drive, full capacity system looks like this:

| Displacement ${ }^{\prime}{ }^{\prime} \mathrm{OC}^{\prime}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  | $\begin{aligned} & \text { REM } \\ & \text { FIXED } \end{aligned}$ | 4 bytes | 4 bytes |
|  |  | 4 bytes | 4 bytes |
| DRIVE 2 | $\begin{aligned} & \text { REM } \\ & \text { FIXED } \end{aligned}$ | 4 bytes | 4 bytes |
|  |  | 4 bytes | 4 bytes |

96 COLUMN CARD LAYOUT


## HEX AND DECIMAL CONVERSION/ADDITION

To find the decimal number, locate the Hex number and its decimal equivalent for each position. Add these to obtain the decimal number. To find the Hex number, locate the next lower decimal number and its Hex equivalent. Each difference is used to obtain the next Hex number until the entire number is developed.

| B Y T E |  |  |  | BYTE |  |  |  | B Y T E |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0123 |  | 4567 |  | 0123 |  | 4567 |  | 0123 | 4567 |
| HEX | - DEC | HEX | x DEC | HEX | DEC | HEX | DEC | HEX | DEC | HEX DEC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |
| 1 | 1,048,576 | 1 | 65,536 | 1 | 4,096 | 1 | 256 | 1 | 16 | 11 |
| 2 | 2, 097, 152 | 2 | 131, 072 | 2 | 8,192 | 2 | 512 | 2 | 32 | $2 \quad 2$ |
| 3 | 3,145, 728 | 3 | 196,608 | 3 | 12,288 | 3 | 768 | 3 | 48 | $3{ }^{2}$ |
| 4 | 4, 194, 304 | 4 | 262, 144 | 4 | 16,384 | 4 | 1,024 | 4 | 64 | $4{ }^{4}$ |
| 5 | 5, 242, 880 | 5 | 327, 680 | 5 | 20,480 | 5 | 1,280 | 5 | 80 | 5 5 |
| 6 | 6,291, 456 | 6 | 393, 216 | 6 | 24,576 | 6 | 1,536 | 6 | 96 | 6 6 |
| 7 | 7, 340, 032 | 7 | 458,752 | 7 | 28,672 | 7 | 1,792 |  | 112 | $7 \quad 7$ |
| 8 | 8, 388, 608 | 8 | 524, 288 | 8 | 32,768 | 8 | 2,048 | 8 | 128 | 88 |
| 9 | 9, 437, 184 | 9 | 589, 824 | 9 | 36,864 | 9 | 2,304 | 9 | 144 | $9 \quad 9$ |
| A | 10, 485, 760 | A | 655, 360 | A | 40,960 | A | 2,560 | A | 160 | A 10 |
| B | 11, 534, 336 | B | 720, 896 | B | 45,056 | B | 2,816 | B | 176 | B 11 |
| C | 12,582, 912 | C | 786,432 | C | 49,152 | C | 3,072 | C | 192 | C 12 |
| D | 13,631, 488 | D | 851,968 | D | 53, 248 | D | 3,328 | D | 208 | D 13 |
| E | 14,680, 064 | E | 917,504 | E | 57,344 | E | 3,584 | E | 224 | E 14 |
| F | 15, 728,640 | F | 983, 040 | F | 61,440 | F | 3,840 | F | 240 | F 15 |
|  | 6 |  | 5 |  | 4 |  | 3 |  | 2 | $1 \cdot$ |

hEXADECIMAL ADDITION

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | 0 C | 0D | 0E | 0F | 10 |
| 2 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | 0C | 0D | OE: | 0F | 10 | 11 |
| 3 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | 0 C | 0D | 0E | OF | 10 | 11 | 12 |
| 4 | 05 | 06 | 07 | 08 | 09 | 0A | OB | 0C | 0D | OE | 0 F | 10 | 11 | 12 | 13 |
| 5 | 06 | 07 | 08 | 09 | 0A | OB | OC | 0D | 0E | 0F | 10 | 11 | 12 | 13 | 14 |
| 6 | 07 | 08 | 09 | 0A | 0B | 0C | 0D | OE | 0F | 10 | 11 | 12 | 13 | 14 | 15 |
| 7 | 08 | 09 | 0A | 0B | 0C | 0D | 0E | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 8 | 09 | 0A | 0B | 0C | 0D | OE | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 9 | OA | 0B | 0C | 0D | OE | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| A | OB | OC | 0D | OE | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| B | 0 C | 0D | 0E | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A |
| C | OD | OE | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1B |
| D | 0 E | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1 B | 1 C |
| E | 0 F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1 B | 1 C | 1D |
| F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1 A | 1B | 1 C | 1D | 1E |

CODE CONVERSION CHART

| $\begin{aligned} & \text { Dec } \\ & \text { Val } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { Hex } \\ \text { Val } \end{array}$ | Card Code DCBA8421 | Mnem | T1T3 | $\frac{\mathrm{PL} L^{*}}{3 \mathrm{~T} 2 \mathrm{~T} 3}$ | EBCDIC | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 00 | C |  | 4 | 1 | 00000000 |  |
| 001 | 01 | DCBA |  | A @ | A 3 | 00000001 |  |
| 002 | 02 | DCBA 2 |  | B @ | B 3 | 00000010 |  |
| 003 | 03 | DCBA 21 |  | C @ | C 3 | 00000011 |  |
| 004 | 04 | DCBA 4 | ZAZ | D @ | D 3 | 00000100 |  |
| 005 | 05 | DCBA 41 |  | E @ | E 3 | 00000101 |  |
| 006 | 06 | DCBA 42 | AZ | F @ | F 3 | 00000110 |  |
| 007 | 07 | DCBA 421 | SZ | G @ | G 3 | 00000111 |  |
| 008 | 08 | DCBA8 | MVX | H @ | H 3 | 00001000 |  |
| 009 | 09 | DCBA8 1 |  | 1 @ | 13 | 00001001 |  |
| 010 | OA | CBAB 2 | ED | ¢ 4 | ¢ 1 | 00001010 |  |
| 011 | OB | CBA8 21 | ITC | 4 | 1 | 00001011 |  |
| 012 | OC | CBA84 | MVC | < 4 | <1 | 00001100 |  |
| 013 | OD | CBA84 1 | CLC | 14 | 11 | 00001101 |  |
| 014 | OE | CBA842 | ALC | $+4$ | + 1 | 00001110 |  |
| 015 | OF | CBA8421 | SLC | 14 | 11 | 00001111 |  |
| 016 | 10 | C A8 2 |  | \& 4 | \& 1 | 00010000 |  |
| 017 | 11 | DCB |  | J @ | J 3 | 00010001 |  |
| 018 | 12 | DCB |  | K@ | K 3 | 00010010 |  |
| 019 | 13 | DCB 21 |  | L @ | L 3 | 00010011 |  |
| 020 | 14 | DCB 4 | ZAZ | M @ | M 3 | 00010100 |  |
| 021 | 15 | DCB 41 |  | N @ | N 3 | 00010101 |  |
| 022 | 16 | DCB 42 | AZ | 0 @ | 03 | 00010110 |  |
| 023 | 17 | DCB 421 | Sz | P @ | P 3 | 00010111 |  |
| 024 | 18 | DCB 8 | MVX | Q @ | Q 3 | 00011000 |  |
| 025 | 19 | DCB 81 |  | R @ | R 3 | 00011001 |  |
| 026 | 1 A | CB 82 | ED | 14 | ! 1 | 00011010 |  |
| 027 | 1B | CB 821 | ITC | \$ 4 | \$ 1 | 00011011 |  |
| 028 | 1C | CB 84 | MVC | * 4 | * 1 | 00011100 |  |
| 029 | 1 D | CB 841 | CLC | 14 | ) 1 | 00011101 |  |
| 030 | 1E | CB 842 | ALC | 4 | 1 | 00011110 |  |
| 031 | 1F | CB 8421 | SLC | 74 | 71 | 00011111 |  |
| 032 | 20 | CB |  | -4 | - 1 | 00100000 |  |
| 033 | 21 | C A 1 |  | 1 | 11 | 00100001 |  |
| 034 | 22 | DC A 2 |  | S @ | S 3 | 00100010 |  |
| 035 | 23 | DC A 21 |  | T @ | T 3 | 00100011 |  |
| 036 | 24 | DC A 4 | ZAZ | U @ | U 3 | 00100100 |  |
| 037 | 25 | DC A 41 |  | V @ | $\vee 3$ | 00100101 |  |
| 038 | 26 | DC A 42 | $A Z$ | W @ | W 3 | 00100110 |  |
| 039 | 27 | DC A 421 | SZ | x@ | $\times 3$ | 00100111 |  |
| 040 | 28 | DC A8 | MVX | 「 @ | Y 3 | 00101000 |  |
| 041 | 29 | DC A8 1 |  | Z @ | z 3 | 00101001 |  |
| 042 | 2A | DCBA | ED | \} @ | $\}^{3}$ | 00101010 |  |
| 043 | 2B | C A8 21 | ITC | . 4 | , 1 | 00101011 |  |
| 044 | 2C | C A84 | MVC | \% 4 | \% 1 | 00101100 |  |
| 045 | 2D | C A84 1 | CLC | $-4$ | -1 | 00101101 |  |
| 046 | 2E | C A842 | ALC | $>4$ | >1 | 00101110 |  |
| 047 | $2 F$ | C A8421 | SLC | ? 4 | ? 1 | 00101111 |  |

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

CODE CONVERSION CHART (continued)

| $\begin{aligned} & \mathrm{Dec} \\ & \mathrm{Val} \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{Hex} \\ & \mathrm{Val} \end{aligned}\right.$ | Card Code DCBA8421 | Mnem |  | L* | EBCDIC | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | T1T3 T2T3 |  |  |  |
| 048 | 30 | DC A | SNS | 0 @ | 03 | 00110000 |  |
| 049 | 31 | DC 1 | LIO | 1 @ | 13 | 00110001 |  |
| 050 | 32 | DC 2 |  | 2 @ | 23 | 00110010 |  |
| 051 | 33 | DC 21 |  | 3 @ | 33 | 00110011 |  |
| 052 | 34 | DC 4 | ST | 4 @ | 43 | 00110100 |  |
| 053 | 35 | DC 41 | L | 5 @ | 53 | 00110101 |  |
| 054 | 36 | DC 42 | A | 6 @ | 63 | 00110110 |  |
| 055 | 37 | DC 421 |  | 7 @ | 73 | 00110111 |  |
| 056 | 38 | DC 8 | TBN | 8 @ | 83 | 00111000 |  |
| 057 | 39 | DC 81 | TBF | 9 @ | 93 | 00111001 |  |
| 058 | 3 A | C 82 | SBN | 4 | : 1 | 00111010 |  |
| 059 | 3B | C 821 | SBF | \# 4 | \# 1 | 00111011 |  |
| 060 | 3C | C 84 | MVI | @ 4 | @ 1 | 00111100 |  |
| 061 | 3D | C 841 | CLI | 4 | - 1 | 00111101 |  |
| 062 | 3E | C 842 |  | $=4$ | $=1$ | 00111110 |  |
| 063 | 3F | C 8421 |  | 4 | " 1 | 00111111 |  |
| 064 | 40 | None |  |  |  | 01000000 | Space |
| 065 | 41 | D BA 1 |  | A 8 | A 2 | 01000001 |  |
| 066 | 42 | D BA 2 |  | B 8 | B 2 | 01000010 |  |
| 067 | 43 | D BA 21 |  | C 8 | C 2 | 01000011 |  |
| 068 | 44 | D BA 4 | ZAZ | D 8 | D 2 | 01000100 |  |
| 069 | 45 | D BA 41 |  | E 8 | E 2 | 01000101 |  |
| 070 | 46 | D BA 42 | AZ | F 8 | F 2 | 01000110 |  |
| 071 | 47 | D BA 421 | sz | G 8 | G 2 | 01000111 |  |
| 072 | 48 | D BA8 | MVX | H 8 | H2 | 01001000 |  |
| 073 | 49 | D BA8 1 |  | 18 | 12 | 01001001 |  |
| 074 | 4A | BA8 2 | ED | ¢ | ¢ | 01001010 | ¢ |
| 075 | 4B | BA8 21 | ITC |  |  | 01001011 |  |
| 076 | 4C | BA84 | MVC | < | < | 01001100 | < |
| 077 | 4D | BA84 1 | CLC | 1 | 1 | 01001101 | , |
| 078 | 4 E | BA842 | ALC | + | + | 01001110 | + |
| 079 | 4F | BA8421 | SLC | 1 | 1 | 01001111 | 1 |
| 080 | 50 | A8 2 |  | \& | \& | 01010000 |  |
| 081 | 51 | D B 1 |  | J 8 | J 2 | 01010001 |  |
| 082 | 52 | D B 2 |  | K 8 | K 2 | 01010010 |  |
| 083 | 53 | D B 21 |  | L 8 | L 2 | 01010011 |  |
| 084 | 54 | D B 4 | ZAZ | M 8 | M 2 | 01010100 |  |
| 085 | 55 | D B $\quad 4 \begin{array}{lll}\text { d }\end{array}$ |  | N 8 | N 2 | 01010101 |  |
| 086 | 56 | D B 42 | AZ | 08 | O 2 | 01010110 |  |
| 087 | 57 | D B 421 | SZ | P 8 | P 2 | 01010111 |  |
| 088 | 58 | D B 8 | mVX | 08 | O 2 | 01011000 |  |
| 089 | 59 | D B 881 |  | R 8 | R 2 | 01011001 |  |
| 090 | 5 A | B 82 | ED | $!$ | ! | 01011010 | $!$ |
| 091 | 58 | B 821 | ITC | \$ | \$ | 01011011 | \$ |
| 092 | 5 C | B 84 | MVC | - | - | 01011.100 | - |
| 093 | 50 | B 841 | CLC | ) | ) | 01011101 | ) |
| 094 | 5 E | B 842 | ALC |  |  | 01011110 | : |
| 095 | 5 F | B 8421 | SLC | 7 | $\neg$ | 01011111 | $\neg$ |

If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

| $\begin{aligned} & \mathrm{Dec} \\ & \mathrm{Val} \end{aligned}$ | $\begin{array}{\|c\|} \mathrm{Hex} \\ \mathrm{Val} \\ \hline \end{array}$ | Card CodeDCBA8421 | Mnem | IPL* |  | EBCDIC | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | T1T3 | T2T3 |  |  |
| 096 | 60 | B |  | - | - | 01100000 | - |
| 097 | 61 | A 1 |  | 1 | 1 | 01100001 | 1 |
| 098 | 62 | D A 2 |  | S 8 | S 2 | 01100010 |  |
| 099 | 63 | D A 21 |  | T 8 | T 2 | 01100011 |  |
| 100 | 64 | D A 4 | ZAZ | $\cup 8$ | $\cup 2$ | 01100100 |  |
| 101 | 65 | D A 41 |  | V 8 | $\vee 2$ | 01100101 |  |
| 102 | 66 | D A 42 | AZ | W 8 | W 2 | 01100110 |  |
| 103 | 67 | D A 421 | Sz | $\times 8$ | $\times 2$ | 01100111 |  |
| 104 | 68 | D A8 | MVX | Y 8 | $\checkmark 2$ | 01101000 |  |
| 105 | 69 | D A8 1 |  | Z 8 | z 2 | 01101001 |  |
| 106 | 6 A | D BA | ED | \} 8 | \} 2 | 01101010 |  |
| 107 | 6 B | A8 21 | ITC |  |  | 01101011 | , |
| 108 | 6 C | A84 | MVC | \% | \% | 01101100 | \% |
| 109 | 60 | A84 1 | CLC | - | - | 01101101 | - |
| 11C | 6 E | A842 | ALC | $>$ | > | 01101110 | > |
| 111 | 6 F | A8421 | SLC | ? | ? | 01101111 | ? |
| 112 | 70 | D $A$ | SNS | 08 | 02 | 01110000 |  |
| 113 | 71 | D 1 | LIO | 18 | 12 | 01110001 |  |
| 114 | 72 | D 2 |  | 28 | 22 | 011100610 |  |
| 115 | 73 | D 21 |  | 38 | 32 | 01110011 |  |
| 116 | 74 | D 4 | ST | 48 | 42 | 01110100 |  |
| 117 | 75 | D 41 | L | 58 | 52 | 01110101 |  |
| 118 | 76 | D 42 | A | 68 | 62 | 01110110 |  |
| 119 | 77 | D 421 |  | 78 | 72 | 01110111 |  |
| 120 | 78 | D 8 | TBN | 88 | 82 | 01111000 |  |
| 121 | 79 | D 81 | TBF | 98 | 92 | 01111001 |  |
| 122 | 7 A | 82 | SBN |  |  | 01111010 |  |
| 123 | 78 | 821 | SBF | \# | \# | 01111011 | \# |
| 124 | 7 C | 84 | MVI | @ | @ | 01111100 | @ |
| 125 | 7 D | 841 | CLI |  |  | 01111101 |  |
| 126 | 7 E | 842 |  | $=$ | $=$ | 01111110 | = |
| 127 | 7 F | 8421 |  | " | " | 01111111 | " |
| 128 | 80 | DC |  | @ | 3 | 10000000 |  |
| 129 | 81 | CBA 1 |  | A 4 | A 1 | 10000001 |  |
| 130 | 82 | CBA 2 |  | B 4 | B 1 | 10000010 |  |
| 131 | 83 | CBA 21 |  | C 4 | C 1 | 10000011 |  |
| 132 | 84 | CBA 4 | ZAZ | D 4 | D 1 | 10000100 |  |
| 133 | 85 | CBA 41 |  | E 4 | E 1 | 10000101 |  |
| 134 | 86 | CBA 42 | $A Z$ | F 4 | F 1 | 10000110 |  |
| 135 | 87 | CBA 421 | sz | G 4 | G 1 | 10000111 |  |
| 136 | 88 | CBA8 | MVX | H 4 | H 1 | 10001000 |  |
| 137 | 89 | CBA8 1 |  | 14 | 11 | 10001001 |  |
| 138 | 8A | DCBA8 2 | ED | c @ | c 3 | 10001010 |  |
| 139 | 8 B | DCBA8 21 | ITC | @ | . 3 | 10001011 |  |
| 140 | 8C | DCBA84 | MVC | < @ | < 3 | 10001100 |  |
| 141 | 8D | DCBA84 1 | CLC | 1 @ | 13 | 10001101 |  |
| 142 | 8 E | DCBA842 | ALC | + @ | $+3$ | 10001110 |  |
| 143 | 8F | DCBA8421 | SLC | 1 @ | 13 | 10001111 |  |

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

CODE CONVERSION CHART (continued)

| Dec <br> Val | $\left\|\begin{array}{c} \mathrm{Hex} \\ \mathrm{Val} \end{array}\right\|$ | Card Code DCBA8421 | Mnem | IPL* |  | EBCDIC | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | T1T3 | T2T3 |  |  |
| 144 | 90 | CBA |  | \} 4 | \} 1 | 10010000 |  |
| 145 | 91 | CB 1 |  | $J 4$ | J 1 | 10010001 |  |
| 146 | 92 | CB 2 |  | K 4 | K 1 | 10010010 |  |
| 147 | 93 | CB 21 |  | L 4 | L 1 | 10010011 |  |
| 148 | 94 | CB 4 | ZAZ | M 4 | M 1 | 10010100 |  |
| 149 | 95 | CB 41 |  | N 4 | N 1 | 10010101 |  |
| 150 | 96 | CB 42 | AZ | O 4 | 01 | 10010110 |  |
| 151 | 97 | CB 421 | SZ | P 4 | P 1 | 10010111 |  |
| 152 | 98 | CB 8 | MVX | Q 4 | Q 1 | 10011000 |  |
| 153 | 99 | CB 81 |  | 14 | 11 | 10011001 |  |
| 154 | 9A | DCB 82 | ED | ! @ | 13 | 10011010 |  |
| 155 | 9 B | DCB 821 | ITC | \$ @ | \$ 3 | 10011011 |  |
| 156 | 9C | DCB 84 | MVC | - @ | * 3 | 10011100 |  |
| 157 | 9 D | DCB 841 | CLC | ) @ | ) 3 | 10011101 |  |
| 158 | 9 E | DCB 842 | ALC | @ | : 3 | 10011110 |  |
| 159 | 9 F | DCB 8421 | SLC | ᄀ @ | ᄀ 3 | 10011111 |  |
| 160 | AO | DCB |  | - @ | $-3$ | 10100000 |  |
| 161 | A 1 | DC A 1 |  | , @ | 13 | 10100001 |  |
| 162 | A2 | C A 2 |  | S 4 | S 1 | 10100010 |  |
| 163 | A3 | C A 21 |  | T 4 | T 1 | 10100011 |  |
| 164 | A4 | C A 4 | ZAZ | $\cup 4$ | $\cup 1$ | 10100100 |  |
| 165 | A5 | C A 41 |  | $\checkmark 4$ | V 1 | 10100101 |  |
| 166 | A6 | C A 42 | AZ | W 4 | W 1 | 10100110 |  |
| 167 | A7 | C A 421 | Sz | $\times 4$ | $\times 1$ | 10100111 |  |
| 168 | A8 | C A8 | MVX | Y 4 | Y 1 | 10101000 |  |
| 169 | A9 | C A8 1 |  | Z 4 | Z 1 | 10101001 |  |
| 170 | AA | DC A8 2 | ED | \& @ | \& 3 | 10101010 |  |
| 171 | $A B$ | DC A8 21 | ITC | @ | 3 | 10101011 |  |
| 172 | AC | DC A84 | MVC | \% @ | \% 3 | 10101100 |  |
| 173 | AD | DC A84 1 | CLC | - @ | $-3$ | 10101101 |  |
| 174 | AE | DC A842 | ALC | > @ | $>3$ | 10101110 |  |
| 175 | AF | DC A8421 | SLC | , @ | ? 3 | 10101111 |  |
| 176 | B0 | C A | SNS | 04 | 01 | 10110000 |  |
| 177 | B1 | C 1 | LIO | 14 | 11 | 10110001 |  |
| 178 | B2 | C 2 |  | 24 | 21 | 10110010 |  |
| 179 | B3 | C 21 |  | 34 | 31 | 10110011 |  |
| 180 | B4 | C 4 | ST | 44 | 41 | 10110100 |  |
| 181 | B5 | C 41 | L | 54 | 51 | 10110101 |  |
| 182 | B6 | C 42 | A | 64 | 61 | 10110110 |  |
| 183 | B7 | C 421 |  | 74 | 71 | 10110111 |  |
| 184 | B8 | C 8 | TBN | 84 | 81 | 10111000 |  |
| 185 | B9 | C 81 | TBF | 94 | 91 | 10111001 |  |
| 186 | BA | DC 82 | SBN | @ | 3 | 10111010 |  |
| 187 | BB | DC 821 | SBF | \# @ | \# 3 | 10111011 |  |
| 188 | BC | DC 84 | MVI | @ @ | @ 3 | 10111100 |  |
| 189 | BD | DC 841 | CLI | - @ | 3 | 10111101 |  |
| 190 | BE | DC 842 |  | = @ | $=3$ | 10111110 |  |
| 191 | BF | DC 8421 |  | @ | , | 10111111 |  |

- If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.

CODE CONVERSION CHART (continued)

| $\begin{array}{\|c\|} \hline \mathrm{Dec} \\ \mathrm{Val} \end{array}$ | $\left\|\begin{array}{l} \mathrm{Hex} \\ \mathrm{Val} \end{array}\right\|$ | Card Code DCBA8421 | Mnem | $\mathrm{T} 1 \mathrm{~T}_{3}$ | $3 \mathrm{~T} 2 \mathrm{~T} 3$ | EBCDIC | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 192 | C0 | D | BC | 8 | 2 | 11000000 |  |
| 193 | C1 | BA 1 | tio | A | A | 11000001 | A |
| 194 | C2 | BA 2 | LA | B | B | 11000010 | B |
| 195 | C3 | BA 21 |  | C | C | 11000011 | C |
| 196 | C4 | BA 4 |  | D | D | 11000100 | D |
| 197 | C5 | BA 41 |  | E | E | 11000101 | E |
| 198 | C6 | BA 42 |  | F | F | 11000110 | F |
| 199 | C7 | BA 421 |  | G | G | 11000111 | G |
| 200 | C8 | BA8 |  | H | H | 11001000 | H |
| 201 | C9 | BA8 1 |  |  | 1 | 11001001 | 1 |
| 202 | CA | D BA8 2 |  | ¢ 8 | ¢ 2 | 11001010 |  |
| 203 | CB | D BA8 21 |  | 8 | 2 | 11001011 |  |
| 204 | CC | D BA84 |  | < 8 | $<2$ | 11001100 |  |
| 205 | CD | D BA84 1 |  | 18 | 12 | 11001101 |  |
| 206 | CE | D BA842 |  | + 8 | $+2$ | 11001110 |  |
| 207 | CF | D BA8421 |  | 18 | 12 | 11001111 |  |
| 208 | D0 | BA | BC | \} | \} | 11010000 | \} |
| 209 | D1 | B 1 | TIO | $J$ | $J$ | 11010001 | J |
| 210 | D2 | B 2 | LA | K | K | 11010010 | $K$ |
| 211 | D3 | B 21 |  | L | L | 11010011 | L |
| 212 | D4 | B 4 |  | M | M | 11010100 | M |
| 213 | D5 | B 41 |  | N | $N$ | 11010101 | N |
| 214 | D6 | B 42 |  | O | 0 | 11010110 | $\bigcirc$ |
| 215 | D7 | B 421 |  | P | P | 11010111 | P |
| 216 | D8 | B 8 |  | Q | O | 11011000 | Q |
| 217 | D9 | $\begin{array}{llll}\text { B } & 8 & 1\end{array}$ |  | R | R | 11011001 | R |
| 218 | DA | D B 82 |  | 18 | 12 | 11011010 |  |
| 219 | DB | D $\mathrm{B} \quad 8 \quad 21$ |  | \$ 8 | \$ 2 | 11011011 |  |
| 220 | DC | D B 84 |  | - 8 | - 2 | 11011100 |  |
| 221 | DD | D B 88411 |  | 18 | 12 | 11011101 |  |
| 222 | DE | D B 842 |  | ; 8 | ; 2 | 11011110 |  |
| 223 | DF | D B 8421 |  | 78 | 72 | 11011111 |  |
| 224 | EO | D B | BC | -8 | - 2 | 11100000 |  |
| 225 | E1 | D A 1 | tio | 18 | 12 | 11100001 |  |
| 226 | E2 | A 2 | LA | S | S | 11100010 | S |
| 227 | E3 | A 21 |  | T | T | 11100011 | T |
| 228 | E4 | A 4 |  | u | U | 11100100 | U |
| 229 | E5 | A 41 |  | $v$ | $v$ | 11100101 | v |
| 230 | E6 | A 42 |  | w | w | 11100110 | w |
| 231 | E7 | A 421 |  | x | $x$ | 11100111 | X |
| 232 | E8 | A8 |  |  | Y | 11101000 | Y |
| 233 | E9 | A8 1 |  | z | Z | 11101001 | z |
| 234 | EA | D A8 2 |  | \& 8 | \& 2 | 11101010 |  |
| 235 | EB | D A8 21 |  | 8 | 2 | 11101011 |  |
| 236 | EC | D A84 |  | \% 8 | \% 2 | 11101100 |  |
| 237 | ED | D A84 1 |  | -8 | - 2 | 11101101 |  |
| 238 | EE | D A842 |  | >8 | $>2$ | 11101110 |  |
| 239 | EF | D A8421 |  | ? 8 | ? 2 | 11101111 |  |

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart


## CODE CONVERSION CHART (continued)

| Dec <br> Val | Hex <br> Val | Card Code DCBA8421 |  | Mnem | IPL* |  | EBCDIC | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | T1T3 T2T3 |  |  |
| 240 | FO |  | A |  | HPL | 0 | 0 | 11110000 | 0 |
| 241 | F1 |  | 1 | APL | 1 | 1 | 11110001 | 1 |
| 242 | F2 |  | 2 | JC | 2 | 2 | 11110010 | 2 |
| 243 | F3 |  | 21 | SIO | 3 | 3 | 11110011 | 3 |
| 244 | F4 |  | 4 |  | 4 | 4 | 11110100 | 4 |
| 245 | F5 |  | 41 |  | 5 | 5 | 11110101 | 5 |
| 246 | F6 |  | 42 |  | 6 | 6 | 11110110 | 6 |
| 247 | F7 |  | 421 |  | 7 | 7 | 11110111 | 7 |
| 248 | F8 |  | 8 |  | 8 | 8 | 11111000 | 8 |
| 249 | F9 |  | 81 |  | 9 | 9 | 11111001 | 9 |
| 250 | FA | D | 82 |  | : 8 | : 2 | 11111010 |  |
| 251 | FB |  | 821 |  | \# 8 | \# 2 | 11111011 |  |
| 252 | FC | D | 84 |  | @ 8 | @ 2 | 11111100 |  |
| 253 | FD |  | 841 |  | , 8 | - 2 | 11111101 |  |
| 254 | FE | D | 842 |  | $=8$ | $=2$ | 11111110 |  |
| 255 | FF | D | 8421 |  | " 8 | " 2 | 11111111 |  |

* If both tier 1 and tier 2 columns are being used, the tier 3 punches are added together as shown in the table at the end of this chart.


5424 MFCU TYPEWHEEL PATTERN

| Position | Char | Hex | BCD |
| :---: | :---: | :---: | :---: |
| 1 | - | This | har not sed |
| 2 | 1 | F1 | 1 |
| 3 | 2 | F2 | 2 |
| 4 | 3 | F3 | 21 |
| 5 | 4 | F4 | 4 |
| 6 | 5 | F5 | 41 |
| 7 | 6 | F6 | 42 |
| 8 | 7 | F7 | 421 |
| 9 | 8 | F8 | 8 |
| 10 | 9 | F9 | 81 |
| 11 | : | 7A | 82 |
| 12 | \# | 7B | 821 |
| 13 | @ | 7 C | 84 |
| 14 | , | 7D | 841 |
| 15 | = | 7E | 842 |
| 16 | " | 7F | 8421 |
| 17 | 0 | FO | A |
| 18 | 1 | 61 | A 1 |
| 19 | S | E2 | A 2 |
| 20 | T | E3 | A 21 |
| 21 | U | E4 | A 4 |
| 22 | V | E5 | A 41 |
| 23 | W | E6 | A 42 |
| 24 | X | E7 | A 421 |
| 25 | Y | E8 | A8 |
| 26 | Z | E9 | A8 1 |
| 27 | \& | 50 | A8 2 |
| 28 | , | 6B | A8 21 |
| 29 | \% | 6C | A84 |
| 30 | - | 6D | A84 1 |
| 31 | $>$ | 6 E | A842 |
| 32 | ? | 6F | A8421 |


| Position | Char | Hex | BCD |
| :---: | :---: | :---: | :---: |
| 33 | - | 60 | B |
| 34 | J | D1 | B 1 |
| 35 | K | D2 | B 2 |
| 36 | L | D3 | B 21 |
| 37 | M | D4 | B 4 |
| 38 | N | D5 | B 41 |
| 39 | 0 | D6 | B 42 |
| 40 | P | D7 | B 421 |
| 41 | Q | D8 | B 8 |
| 42 | R | D9 | B 81 |
| 43 | $!$ | 5A | B 82 |
| 44 | \$ | 5B | B 821 |
| 45 | * | 5C | B 84 |
| 46 | 1 | 5D | B 841 |
| 47 | ; | 5E | B 842 |
| 48 | 7 | 5F | B 8421 |
| 49 | \} | DO | BA |
| 50 | A | C1 | BA 1 |
| 51 | B | C2 | BA 2 |
| 52 | C | C3 | BA 21 |
| 53 | D | C4 | BA 4 |
| 54 | E | C5 | BA 41 |
| 55 | F | C6 | BA 42 |
| 56 | G | C7 | BA 421 |
| 57 | H | C8 | BA8 |
| 58 | 1 | C9 | BA8 1 |
| 59 | ¢ | 4A | BA8 2 |
| 60 |  | 4B | BA8 21 |
| 61 | $<$ | 4C | BA84 |
| 62 | 1 | 4D | BA84 1 |
| 63 | + | 4 E | BA842 |
| 64 | 1 | 4F | BA8421 |


| Hex <br> Char- Chain Chain acter Character Position |  |  | BCD CODE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | B | A | 8 | 4 | 2 | 1 |
| F1 | 1 | 1 |  |  |  |  |  | 1 |
| F2 | 2 | 2 |  |  |  |  | 2 |  |
| F3 | 3 | 3 |  |  |  |  | 2 | 1 |
| F4 | 4 | 4 |  |  |  | 4 |  |  |
| F5 | 5 | 5 |  |  |  | 4 |  | 1 |
| F6 | 6 | 6 |  |  |  | 4 | 2 |  |
| F7 | 7 | 7 |  |  |  | 4 | 2 | 1 |
| F8 | 8 | 8 |  |  | 8 |  |  |  |
| F9 | 9 | 9 |  |  | 8 |  |  | 1 |
| F0 | 0 | 10 |  |  | 8 |  | 2 |  |
| 7 B | \# | 11 |  |  | 8 |  | 2 | 1 |
| 7C | @ | 12 |  |  | 8 | 4 |  |  |
| 61 | 1 | 13 |  | A |  |  |  | 1 |
| E2 | S | 14 |  | A |  |  | 2 |  |
| E3 | T | 15 |  | A |  |  | 2 | 1 |
| E4 | U | 16 |  | A |  | 4 |  |  |
| E5 | V | 17 |  | A |  | 4 |  | 1 |
| E6 | W | 18 |  | A |  | 4 | 2 |  |
| E7 | X | 19 |  | A |  | 4 | 2 | 1 |
| E8 | Y | 20 |  | A | 8 |  |  |  |
| E9 | Z | 21 |  | A | 8 |  |  | 1 |
| 50 | $\xi$ | 22 |  | A | 8 |  | 2 |  |
| 6B | , | 23 |  | A | 8 |  | 2 | 1 |
| 6C | \% | 24 |  | A | 8 | 4 |  |  |
| D1 | J | 25 | B |  |  |  |  | 1 |
| D2 | $K$ | 26 | B |  |  |  | 2 |  |
| D3 | L | 27 | B |  |  |  | 2 | 1 |
| D4 | M | 28 | B |  |  | 4 |  |  |
| D5 | N | 29 | B |  |  | 4 |  | 1 |
| D6 | 0 | 20 | B |  |  | 4 | 2 |  |
| D7 | P | 31 | B |  |  | 4 | 2 | 1 |
| D8 | Q | 32 | B |  | 8 |  |  |  |
| D9 | R | 33 | B |  | 8 |  |  | 1 |
| 60 | - | 34 | B |  | 8 |  | 2 |  |
| 5B | \$ | 35 | B |  | 8 |  | 2 | 1 |
| 5C | * | 36 | B |  | 8 | 4 |  |  |
| C1 | A | 37 | B | A |  |  |  | 1 |
| C2 | B | 38 | B | A |  |  | 2 |  |
| C3 | C | 39 | B | A |  |  | 2 | 1 |
| C4 | D | 40 | B | A |  | 4 |  |  |
| C5 | E | 41 | B | A |  | 4 |  | 1 |
| C6 | F | 42 | B | A |  | 4 | 2 |  |
| C7 | G | 43 | B | A |  | 4 | 2 | 1 |
| C8 | H | 44 | B | A | 8 |  |  |  |
| C9 | 1 | 45 | B | A | 8 |  |  | 1 |
| 4E | + | 46 | B | A | 8 |  | 2 |  |
| 4B | . | 47 | B | A | 8 |  | 2 | 1 |
| 7D | , | 48 |  |  | 8 | 4 |  | 1 |

## CPU BASIC TIMINGS



## CPU CYCLE PATTERNS



## 1/0*

* Can be performed between any of the 11 above cycles.

CPU CYCLES
IOp = Op code moved from storage to Op code register
IQ = Q code moved from storage to Q register
IR = Third instruction cycle when instruction uses no addresses
IX1 = Establishes first operand address in BAR when first operand is indirectly addressed
$\mathrm{IH1}=$ Establishes high order byte of first operand in the high order byte of BAR when first operand is directly addressed
IL1 = Establishes low order byte of first operand in the low order byte of BAR when first operand is directly addressed
IX2 = Establishes second operand address in the AAR when the second operand is indirectly addressed
IH2 = Establishes the high order byte of second operand in the AAR when the second operand is directly addressed
IL2 = Establishes the low order byte of second operand in the AAR when the second operand is directly addressed
EA = Moves a byte of the second operand from storage, operates on it and returns it to storage
EB = Moves a byte of the first operand from storage, operates on it and returns it to storage

| Op | Mnem | Op | Q | R | $\mathrm{X}_{1}$ | $\mathrm{H}_{1}$ | $L_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{H}_{2}$ | $L_{2}$ | A | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 04 | ZAZ | x | x |  |  | x | x |  | $x$ | $x$ | $\mathbf{x}$ | $\mathbf{x}$ |
| 06 | $A Z$ | x | x |  |  | $x$ | $x$ |  | $x$ | x | x | x |
| 07 | SZ | $\mathbf{x}$ | $x$ |  |  | x | $x$ |  | $x$ | $x$ | x | x |
| 08 | MVX | $x$ | x |  |  | $x$ | $x$ |  | $x$ | x | $\mathbf{x}$ | x |
| OA | ED | x | $x$ |  |  | x | $x$ |  | $\mathbf{x}$ | x | $\mathbf{x}$ | $\mathbf{x}$ |
| OB | ITC | $x$ | x |  |  | x | x |  | $x$ | $x$ | x | x |
| OC | MVC | $\mathbf{x}$ | $x$ |  |  | $\mathbf{x}$ | x |  | $x$ | x | x | x |
| OD | CLC | x | x |  |  | $\mathbf{x}$ | x |  | $x$ | $x$ | x | $\mathbf{x}$ |
| OE | ALC | $\mathbf{x}$ | x |  |  | $x$ | x |  | $x$ | $x$ | x | $\mathbf{x}$ |
| OF | SLC | $\mathbf{x}$ | x |  |  | x | x |  | $\mathbf{x}$ | x | $\mathbf{x}$ | $\mathbf{x}$ |
| 14 | ZAZ | x | x |  |  | $x$ | $x$ | $x$ |  |  | $x$ | $\mathbf{x}$ |
| 16 | $A Z$ | x | $x$ |  |  | x | x | x |  |  | x | x |
| 17 | SZ | x | x |  |  | $x$ | x | x |  |  | x | $\mathbf{x}$ |
| 18 | MVX | x | $x$ |  |  | $x$ | $x$ | x |  |  | $x$ | x |
| 1 A | ED | $x$ | $x$ |  |  | $x$ | $x$ | $x$ |  |  | x | $\mathbf{x}$ |
| 18 | ITC | $x$ | $x$ |  |  | x | x | x |  |  | x | x |
| 1C | MVC | $x$ | $x$ |  |  | $x$ | x | x |  |  | x | x |
| 1D | CLC | $x$ | $x$ |  |  | x | $x$ | x |  |  | $x$ | x |
| 1E | ALC | $x$ | $x$ |  |  | x | x | x |  |  | x | x |
| 1F | SLC | x | x |  |  | x | x | $\mathbf{x}$ |  |  | $\mathbf{x}$ | $\mathbf{x}$ |
| 24 | ZAZ | x | x |  |  | $\mathbf{x}$ | x | $x$ |  |  | $\mathbf{x}$ | $\mathbf{x}$ |
| 26 | $A Z$ | $x$ | x |  |  | $x$ | x | $x$ |  |  | $x$ | x |
| 27 | SZ | $x$ | $x$ |  |  | x | x | x |  |  | X | x |
| 28 | MVX | $x$ | $\mathbf{x}$ |  |  | $x$ | $x$ | $x$ |  |  | x | x |
| 2A | ED | $x$ | x |  |  | $x$ | x | $x$ |  |  | x | x |
| 2 B | ITC | $x$ | x |  |  | x | x | x |  |  | x | $\mathbf{x}$ |
| 2C | MVC | $x$ | x |  |  | x | x | x |  |  | x | $\mathbf{x}$ |
| 2D | CLC | $x$ | x |  |  | $x$ | x | $x$ |  |  | x | $x$ |
| 2E | ALC | x | x |  |  | $x$ | x | x |  |  | x | $\mathbf{x}$ |
| 2F | SLC | x | x |  |  | $\mathbf{x}$ | x | x |  |  | $\mathbf{x}$ | $\mathbf{x}$ |
| 30 | SNS | x | x |  |  | x | x |  |  |  |  | $x$ |
| 31 | LIO | $x$ | x |  |  | $x$ | x |  |  |  |  | x |
| 34 | ST | $x$ | $x$ |  |  | $x$ | x |  |  |  |  | x |
| 35 | L | $x$ | x |  |  | x | x |  |  |  |  | x |
| 36 | A | $x$ | $x$ |  |  | $x$ | $x$ |  |  |  |  | $\mathbf{x}$ |
| 38 | TBN | $x$ | x |  |  | x | x |  |  |  |  | $\mathbf{x}$ |
| 39 | TBF | $x$ | x |  |  | $x$ | x |  |  |  |  | x |
| 3A | SBN | x | $x$ |  |  | $x$ | x |  |  |  |  | $\mathbf{x}$ |
| 3B | SBF | $x$ | x |  |  | $x$ | x |  |  |  |  | x |
| 3C | MVI | x | $x$ |  |  | $x$ | x |  |  |  |  | $\mathbf{x}$ |
| 3D | CLI | x | x |  |  |  | x |  |  |  |  | x |
| 44 | ZAZ | x | $x$ |  | $\mathbf{x}$ |  |  |  | $x$ | x | x | x |
| 46 | $A Z$ | $x$ | $x$ |  | $\mathbf{x}$ |  |  |  | $x$ | X | $x$ | x |
| 47 | SZ | x | $x$ |  | x |  |  |  | x | x | $x$ | x |
| 48 | MVX | x | $x$ |  | $\mathbf{x}$ |  |  |  | $x$ | $x$ | $x$ | x |
| 4A | ED | $\mathbf{x}$ | $x$ |  | $x$ |  |  |  | $x$ | $x$ | $x$ | $x$ |
| 4B | ITC | $x$ | x |  | $x$ |  |  |  | $x$ | x | x | x |
| 4 C | MVC | x | $x$ |  | $x$ |  |  |  | $x$ | $x$ | $x$ | x |
| 4D | CLC | x | $x$ |  | $x$ |  |  |  | x | $x$ | $x$ | x |
| 4E | ALC | $x$ | x |  | $x$ |  |  |  | $x$ | $x$ | $x$ | X |
| 4F | SLC | x | x |  | x |  |  |  | x | x | x | x |
| 54 | ZAZ | $x$ | x |  | x |  |  | $x$ |  |  | $x$ | $x$ |
| 56 | $A Z$ | $x$ | $x$ |  | $x$ |  |  | $x$ |  |  | $x$ | x |
| 57 | SZ | x | $x$ |  | $x$ |  |  | x |  |  | $x$ | $x$ |
| 58 | MVX | x | x |  | x |  |  | x |  |  | x | x |



## INSTRUCTION CYCLE PATTERNS (continued)

| Op | Mnem | Op | Q | R | $\mathrm{X}_{1}$ | $\mathrm{H}_{1}$ | $L_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{H}_{2}$ | $L_{2}$ | A | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD | CLC | $x$ | $x$ |  | $x$ |  |  | x |  |  | x | x |
| AE | ALC | $x$ | x |  | $x$ |  |  | x |  |  | x | $x$ |
| AF | SLC | x | x |  | $x$ |  |  | x |  |  | x | x |
| B0 | SNS | $x$ | x |  | $x$ |  |  |  |  |  |  | x |
| B1 | LIO | x | $x$ |  | $x$ |  |  |  |  |  |  | x |
| B4 | ST | $x$ | $x$ |  | $x$ |  |  |  |  |  |  | x |
| B5 | L | $x$ | $x$ |  | $x$ |  |  |  |  |  |  | $x$ |
| B6 | A | $x$ | x |  | $x$ |  |  |  |  |  |  | $\times$ |
| B8 | TBM | x | $x$ |  | $x$ |  |  |  |  |  |  | $x$ |
| B9 | TBF | x | $x$ |  | $x$ |  |  |  |  |  |  | x |
| BA | SBN | $x$ | x |  | $x$ |  |  |  |  |  |  | x |
| BB | SBF | $x$ | $x$ |  | $x$ |  |  |  |  |  |  | x |
| BC | MVI | $x$ | $x$ |  | $x$ |  |  |  |  |  |  | $x$ |
| BD | CLI | x | x |  | $\times$ |  |  |  |  |  |  | x |
| CO | BC | $x$ | x |  |  | $x$ | x |  |  |  |  |  |
| C 1 | TIO | $x$ | x |  |  | x | x |  |  |  |  |  |
| C2 | LA | x | x |  |  | x | x |  |  |  |  |  |
| D0 | BC | x | x |  | $x$ |  |  |  |  |  |  |  |
| D1 | TIO | $x$ | x |  | $x$ |  |  |  |  |  |  |  |
| D2 | LA | x | x |  | x |  |  |  |  |  |  |  |
| E0 | BC | $x$ | x |  | x |  |  |  |  |  |  |  |
| E1 | TIO | $x$ | x |  | $x$ |  |  |  |  |  |  |  |
| E2 | LA | x | x |  | x |  |  |  |  |  |  |  |
| FO | HPL | x | x | $x$ |  |  |  |  |  |  |  |  |
| F1 | APL | $x$ | x | x |  |  |  |  |  |  |  |  |
| F2 | JC | x | x | x |  |  |  |  |  |  |  |  |
| F3 | SIO | x | x | x |  |  |  |  |  |  |  |  |



|  | Mnem | Op | Q | Operands |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Two Address Instruction | ZAZ <br> AZ <br> sz <br> MVX <br> ED <br> ITC <br> MVC <br> CLC <br> ALC <br> SLC |  | $\begin{aligned} & L_{1} L_{2} \\ & L_{1} L_{2} \\ & L_{1} L_{2} \\ & L_{1} \\ & L_{1} \\ & L \\ & L \\ & L \end{aligned}$ |  |  |  | Zero and add zoned <br> Add zoned decimal <br> Subtract zoned decimal <br> Move hex characters <br> Edit <br> Insert and test characters <br> Move characters <br> Compare logical characters <br> Add logical characters <br> - Subtract logical characters |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | Op1 direct, Op2 direct |
|  |  | 1 |  | Op1 |  | Op2 | Op1 direct, Op2 indexed by XR1 |
|  |  | 2 |  | Op1 ${ }^{\text {Op1 }}$ Op2 ${ }^{\text {Op }}$ |  |  | Op1 direct, Op2 indexed by XR2 |
|  |  | 4 |  |  |  |  | Op1 indexed by XR1, Op2 direct |
|  |  | 5 |  | Op1 | Op2 |  | Op1 indexed by XR1, Op2 indexed by XR1 |
|  |  | 6 |  | Op1 | Op2 |  | Op1 indexed by XR1, Op2 indexed by XR2 |
|  |  | 8 |  | Op1 | Op2 |  | Op1 indexed by $\mathrm{XR2} 2, \mathrm{Op} 2$ direct |
|  |  | 9 |  | Op1 | P2 |  | Op1 indexed by XR2, Op2 indexed by XR1 |
|  |  | A |  | Op1 | Op2 |  | Op1 indexed by XR2, Op2 indexed by XR2 |


| One Address Instruction (Non-Branch) | SNS LIO ST L A TBN TBF SBN SBF MVI CLI |  | DA!M'N <br> DA!M $N$ <br> Reg <br> Reg <br> Reg <br> Mask <br> Mask <br> Mask <br> Mask <br> $I_{2}$ <br> $I_{2}$ |  | Sense I/O <br> Load I/O <br> Store register <br> Load register <br> Add to register <br> Test bits on <br> Test bits off <br> Set bits on <br> Set bits off <br> Move logical immediate <br> Compare logical immediate |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  <br>  <br> 7 <br> 8 |  | Op1 Addr  <br> Op1  <br> Op1  | Op1 direct <br> Op1 indexed by XR1 <br> Op1 indexed by XR2 |
| One Address Instruction (Branch) | BC <br> TIO <br> LA | $\because 0$ $\because 1$ $\because 2$ | Cond. |  | Branch on condition Test I/O and branch Load address |
|  |  |  |  |  | Op 1 direct <br> Op 1 indexed by XR1 <br> Op 1 indexed by XR2 |
| Command Instruction | HPL <br> APL <br> JC <br> SIO |  |  |  | Halt program level Advance program level Jump on condition <br> Start I/O |

INSTRUCTION FORMAT REFERENCE

| OP | MNEM | NIC |  |  | TYPE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 04 | ZAZ |  |  |  |  |
| 06 | AZ $\leftarrow<2$ ADDRESS |  |  |  |  |
| 07 | SZ |  |  |  |  |
| 08 | MVX | Direct |  |  |  |
| OA | ED | OP | Q | Operand 1 | Operand 2 |
| OB | ITC |  |  |  |  |
| OC | MVC |  |  |  |  |
| OD | CLC |  |  |  |  |
| OE | ALC |  |  |  |  |
| OF | SLC |  |  |  |  |
| 14 | ZAZ |  |  |  |  |
| 16 | $\begin{array}{ll}\text { AZ } \\ S Z & \longmapsto 2\end{array}$ |  |  |  |  |
| 17 |  |  |  |  |  |
| 18 | MVX |  |  | Direct Indexed |  |
| 1 A | ED | OP | Q | Operand 1 | D2 |
| 1B | ITC |  |  |  |  |
| 1C | MVC $\longleftarrow 5$ |  |  |  |  |
| 1D | CLC |  |  |  |  |
| 1E | ALC |  |  |  | XR1 |
| 1F | SLC |  |  |  |  |
| 24 | ZAZ |  |  |  |  |
| 26 | AZ $\leftarrow 2$ ADDR |  |  |  |  |
| 27 | SZ |  |  |  |  |
| 28 | MVX |  |  | Direct Indexed |  |
| 2A | ED | OP | Q | Operand 1 | D2 |
| 2B | ITC |  |  |  |  |
| 2C | MVC $ـ 5$ byte |  |  |  |  |
| 2D | CLC |  |  |  |  |
| 2E | ALC |  |  |  | XR2 |
| 2F | SLC |  |  |  |  |

INSTRUCTION FORMAT REFERENCE (continued)


INSTRUCTION FORMAT REFERENCE (continued)

| OP | MNEM | VIC |  |  | TYPE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 64 | ZAZ |  |  |  |  |
| 66 | AZ |  |  | 2 ADDRESS |  |
| 67 | SZ |  |  |  |  |
| 68 | MVX |  |  |  |  |
| 6A | ED | OP | Q | D1 | D2 |
| 6B | ITC |  |  |  |  |
| 6C | MVC |  |  |  |  |
| 6D | CLC |  |  |  |  |
| 6E | ALC |  |  | XR1 | XR2 |
| 6F | SLC |  |  |  |  |
| 70 | SNS |  |  |  |  |
| 71 | LIO 1 ADDRESS |  |  |  |  |
| 74 | ST |  |  |  |  |
| 75 | L |  |  |  |  |
| 76 | A | OP | Q | D1 |  |
| 78 | TBN |  |  |  |  |
| 79 | TBF |  |  |  |  |
| 7 A | SBN |  |  |  |  |
| 7 B | SBF |  |  |  |  |
| 7 C | MVI |  |  | XR1 |  |
| 7D | CLI |  |  |  |  |
| 84 | ZAZ |  |  |  |  |
| 86 | AZ |  |  | 4 AD | RESS |
| 87 | SZ |  |  |  |  |
| 88 | MVX |  |  | dexed | Direct |
| 8A |  | OP | Q | D1 | Operand 2 |
| 8B | ITC |  |  |  |  |
| 8C | MVC |  |  | bytes |  |
| 8D | CLC |  |  |  |  |
| 8E | ALC |  |  | XR2 |  |
| 8F | SLC |  |  |  |  |

$\square$

INSTRUCTION FORMAT REFERENCE (continued)


INSTRUCTION FORMAT REFERENCE (continued)

| OP | MNEMONIC |  |  |  | TYPE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CO | BC | Direct |  |  |  |
| C1 | TIO | OP | Q | Address |  |
| C2 | LA |  |  |  |  |
| D0 | BC |  |  |  |  |
| D1 | TIO | OP | Q | D2 | +XR1 |
| D2 | LA |  | yt | $\rightarrow-1$ |  |
| E0 | BC |  |  |  | +XR2 |
| E1 | TIO | OP | Q | D2 |  |
| E2 | LA |  | yt |  |  |
| FO | HPL |  |  |  |  |
| F1 | APL |  |  |  |  |
| F2 | JC | OP | Q |  |  |
| F3 | SIO |  | yt | $\rightarrow-1$ |  |

LOAD \& STORE REGISTER $Q$ CODES

$$
\begin{aligned}
& \begin{array}{|c|c|c|}
\hline O P & Q & \text { Operand } 1 \\
\hline & 01234567 \\
01=0000 \quad 0001=X R 1
\end{array} \\
& 02=00000010=X R 2 \\
& 04=00000100=\text { PSR } \\
& 08=00001000=A R R \\
& 10=00010000=\text { IAR } \\
& 20=00100000=P 1-I A R \\
& 40=01000000=P 2-I A R \\
& 80=10000000=\text { IAR }-0 \\
& C O=11000000=I A R-1 \\
& A 0=10100000=I A R-2 \\
& 90=10010000=\mid A R-3 \\
& 88=10001000=\text { IAR-4 }
\end{aligned}
$$

## HALT IDENTIFIERS



## CONDITION REGISTER SETTINGS

| Binary Value 8 | 4 | 2 | 1 | 8 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bits 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Meaning |  | *B0 | Test False | **D0 | HI | LO | EQ |
| DECIMAL |  |  |  |  |  |  |  |
| ADD Decimal |  | - | - | overflow | $>$ zero | < zero | zero |
| SUB Decimal |  | - | - | overflow | $>$ zero | < zero | zero |
| ZERO \& ADD |  | - | - |  | $>$ zero | < zero | zero |
| LOGICAL |  |  |  |  |  |  |  |
|  |  |  |  | - |  | No Carry |  |
| SUB Logical |  | overflow | - | - | Carry $1>2$ | Carry $1<2$ | zero |
| COMPARE |  | - | - | - | $1>2$ | $1<2$ | EO |
| CLI |  |  |  |  | $1>1$ | $1<1$ | $1=1$ |
| EDIT (second operand) |  | - | - | - | $>$ zero | < zero | zero |
| Test Bits ON |  | - | Note 1 | - | - | - | - |
| Test Bits OFF |  | - | Note 2 | - | - | - | - |
| BRANCH ON |  |  |  |  |  |  |  |
| CONDITION ${ }^{\text {x }}$ |  | - | Note 3 | - | - | - | - |

When ONE, branch if any of the tested bits are ON
When ZERO, branch when all the tested bits are OFF
*B0 = Binary overflow
**DO = Decimal overflow

1. Selected bits are not all one.
2. Selected bits are not all zero
3. Turn off if tested.

## LOCAL STORE REGISTERS

BASE SYSTEM

| HIGH | LOW | LSR <br> Acronym |
| :---: | :---: | :---: |
| Program level 1 instruction address register |  | P1-IAR |
| Program level 1 address recall register |  | P1-ARR |
| Operand 2 address register |  | AAR |
| Spare |  |  |
| Program level 1 index register 1 |  | P1-XR1 |
| Length count recall register | Condition recall register | P1-PSR |
| Operand 1 address register |  | BAR |
| MFCU print data address register |  | MPTAR |
| Program level 1 index register 2 |  | P1-XR2 |
| Line printer data address register |  | LPDAR |
| Line printer image address register |  | LPIAR |
| MFCU punch data address register |  | MPCAR |
| MFCU read address register |  | MRDAR |
| Length count registers | Data recall register | LCR DRR |
| Interrupt level 1 instruction address register |  | IAR-1 |
| Interrupt level 1 address recall register |  | ARR-1 |

FEATURE 1

| HIGH LOW | LSR <br> Acronym |
| :---: | :---: |
| Program level 2 instruction address register | P2-IAR |
| Program level 2 address recall register | P2-ARR |
| Bi-sync comm adapter address register | BSCAR |
| Serial I/O channel address register | SIAR |
| Program level 2 status register | P2-PSR |
| Interrupt level 4 instruction address register | IAR-4 |
| Interrupt level 4 address recall register | ARR-4 |
| Disk file control address register | DFCR |
| Program level 2 index register 2 | P2-XR2 |
| Spare | Spare |
| Interrupt level 2 instruction address register | IAR-2 |
| Interrupt level 2 address recall register | ARR-2 |
| Disk file data address register | DFDR |
| Program level 2 index register 1 | P2-XR1 |
| Interrupt level 0, instruction address register | IAR-0 |
| Interrupt level 0 address recall register | ARR-0 |

Cycle Steal Request Priority Assignments

| Priority* | CPU Clock at Attmt | CPU <br> Clock | Request Bit Line | Priority Assignment |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | P | 0 | 12 | 23 | 34 | 45 | 56 | 7 | Device |
| 1 | 0 | 1 | 7 | 1 | 0 | 01 | 10 | 00 | 00 | 0 | 0 | File Seek |
| 2 | 0 | 1 | 6 | 1 | 0 | 01 | 10 | 00 | 00 | 01 | 1 | Unassigned |
| 3 | 0 | 1 | 5 | 1 | 0 | 01 | 10 | 00 | 01 | 10 | 0 | Unassigned |
| 4 | 0 | 1 | 4 | 1 | 0 | 01 | 10 | 01 | 10 | 0 | 0 | Unassigned |
| 5 | 0 | 1 | 3 | 1 | 0 | 01 | 11 | 10 | 00 | 0 | 0 | Unassigned |
| 6 | 2 | 3 | 7 | 1 | 0 | 10 | 00 | 00 | 00 | 0 |  | Unassigned |
| 7 | 2 | 3 | 6 | 1 | 0 | 10 | 00 | 00 | 00 | 01 | 1 | Unassigned |
| 8 | 2 | 3 | 5 | 1 | 0 | 10 | 00 | 00 | 01 | 10 | 0 | Unassigned |
| 9 | 2 | 3 | 4 | 1 | 0 | 10 | 00 | 01 | 10 | 0 | 0 | MFCU Prt |
| 10 | 2 | 3 | 3 | 1 | 0 | 10 | 01 | 10 | 00 | 0 | 0 | Custom Sys |
| 11 | 4 | 5 | 7 | 1 | 1 | 00 | 00 | 00 | 00 | 0 | 0 | Unassigned |
| 12 | 4 | 5 | 6 | 1 | 10 | 00 | 00 | 00 | 00 | 1 | 0 | Unassigned |
| 13 | 4 | 5 | 5 | 1 | 1 | 00 | 00 | 00 | 01 | 10 | 0 | Unassigned |
| 14 | 4 | 5 | 4 | 1 | 1 | 00 | 00 | 01 | 10 | 0 | 0 | MFCU Rd-Pch |
| 15 | 4 | 5 | 3 | 1 | 1 | 00 | 01 | 10 | 00 | 0 | 0 | BSCA |
| 16 | 6 | 7 | 7 | 0 | 0 | 00 | 00 | 00 | 00 | 0 |  | Unassigned |
| 17 | 6 | 7 | 6 | 0 | 0 | 00 | 00 | 00 | 00 | 01 | 0 | SIOC |
| 18 | 6 | 7 | 5 | 0 | 0 | 00 | 00 | 00 | 01 | 10 |  | 5203 Printer |
| 19 | 6 | 7 | 4 | 0 | 0 | 00 | 00 | 01 | 10 | 0 |  | Unassigned |
| 20 | 6 | 7 | 3 | 0 | 0 | 00 | 01 | 10 | 00 | 0 | 0 | File Rd/Wr |

*Priority is from lowest to highest

|  | I/O ATTACHMENT CONDITION |  |  |  | I/O Condition |  | CPU REACTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | A | B |  |
|  | Incorrect DBO Parity |  |  |  | 1 | 1 | Processor checks stop with channel DBO check light on |
|  | Q Byte not Correct |  |  |  | 0 | 0 | Processor check stop with Q byte invalid check light on |
|  | DBO <br> Parity | $\left\|\begin{array}{c} \text { Correct } \\ \mathbf{Q} \\ \text { Byte } \end{array}\right\|$ | SNS Instruction |  | 0 | 1 | Proceed to next sequential instr |
|  |  |  | SIO or LIO Instr | Reject Instr | 1 | 0 | Retry I/O instruction |
|  |  |  |  | Accept Instr | 0 | 1 | Proceed to next sequential instr |
|  |  |  | TIO or APL Instr | Condition not Met | 0 | 1 | Proceed to next sequential instr |
|  |  |  |  | Condition Met | 1 | 0 | Branch to effective address |
| SIO I-R, LIO E-B, \& $1 / 0$ Cycles | INCORRECT DBO PARITY |  |  |  | 1 | 1 | Processor check stop with channel DBO check light on |
|  | CORRECT DBO PARITY |  |  |  | 0 | 0 | Continue as normal |

## TEST I/O AND BRANCH (TIO) INSTRUCTION FORMATS



* Note: All other N codes invalid


## TEST I/O AND BRANCH (TIO) INSTRUCTION FORMATS

 (continued)\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Op Code} \& \multicolumn{3}{|c|}{Q Code} \& \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Control Code

16}} \& \multirow[b]{3}{*}{Direct Addressing - Operand $1=2$ bytes} <br>

\hline \& $$

$$ \& $M$

12 \& 13 N \& \& \& <br>
\hline C1 \& \& \& \& \& \& <br>
\hline D1 \& \& \& \& \& \& Indexed by XR-1 - Operand 1 $=1$ byte <br>
\hline E1 \& \& \& \& \& \& Indexed by SR-2 - Operand 1 = 1 byte <br>
\hline \multirow{14}{*}{BSCA} \& 0011 \& \& \& \& \& Device address SIOC (3) <br>
\hline \& \& 0 \& \& \& \& Must be zero <br>
\hline \& \& \& 000 \& \& \& Test for SIOC not ready <br>

\hline \& \& \& 010 \& xxxx \& xxxx \& | Test for SIOC busy |
| :--- |
| Note: All other N codes invalid |
| Branch to address if condition is met |
| D1 and E1 are indexed | <br>

\hline \& 1000 \& \& \& \& \& Device address BSCA (8) <br>
\hline \& \& 0 \& \& \& \& Must be zero <br>
\hline \& \& \& 000 \& \& \& Not ready / Unit check <br>
\hline \& \& \& 001 \& \& \& Op end interrupt <br>
\hline \& \& \& 010 \& \& \& Busy <br>
\hline \& \& \& 011 \& \& \& ITB interrupt <br>
\hline \& \& \& 100 \& \& \& Interrupt pending <br>
\hline \& \& \& 101 \& \& \& Invalid <br>
\hline \& \& \& 110 \& \& \& New data <br>

\hline \& \& \& 111 \& x $\mathrm{x} \times \mathrm{x}$ \& x $\times$ x $\times$ \& | Invalid |
| :--- |
| Branch to address if condition is met |
| D1 and E1 are indexed | <br>

\hline \multirow[b]{4}{*}{1442} \& 0101 \& \& \& \& \& Device address 1442 (5) <br>
\hline \& \& 0 \& \& \& \& Must be zero <br>
\hline \& \& \& 000 \& \& \& Test for 1442 not ready <br>

\hline \& \& \& 010 \& xxxx \& x xxx \& | Test for 1442 busy |
| :--- |
| Note: All other N codes invalid Branch to address if condition is met D1 and E1 are indexed | <br>

\hline
\end{tabular}

## LOAD I/O (LIO) INSTRUCTION FORMATS

| Op Code | Q Code |  |  | Operand 1 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }_{8} \quad \mathrm{DA} \quad 11$ |  | $1 \begin{gathered} N \\ 13 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| 31 |  |  |  | Direct addressing - Operand $1=2$ bytesIndexed by XR-1 - Operand $1=1$ byte |  |  |  |  |  |  |  |  |  |
| 71 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B1 |  |  |  | Indexed by XR-2 - Operand 1 $=1$ byte |  |  |  |  |  |  |  |  |  |
| 5203 Printer | 1110 |  |  |  | Device address line printer (E) |  |  |  |  |  |  |  |  |
|  |  | 0 |  |  | M -bit is not used, a zero is preferred |  |  |  |  |  |  |  |  |
|  |  |  | 000 |  | Load form length. One byte for each carriage |  |  |  |  |  |  |  |  |
|  |  |  | 100 |  | Select line printer image address register |  |  |  |  |  |  |  |  |
|  |  |  | 110 |  | Select line printer data address register |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Note: All other N codes invalid |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 5424 \\ & \text { MFCU } \end{aligned}$ | 1111 |  |  |  | Device address MFCU (F) |  |  |  |  |  |  |  |  |
|  |  | 0 |  |  | Normal mode |  |  |  |  |  |  |  |  |
|  |  | 1 |  |  | Diagnostic mode |  |  |  |  |  |  |  |  |
|  |  |  | 100 |  | MFCU print address register |  |  |  |  |  |  |  |  |
|  |  |  | 101 |  | MFCU read address register |  |  |  |  |  |  |  |  |
|  |  |  | 110 |  | MFCU punch address register |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Note: All other N codes invalid |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 5444 \\ & \text { Disk } \end{aligned}$ | 1010 |  |  |  | Device address disk drive 1 (A) |  |  |  |  |  |  |  |  |
|  | 1011 |  |  |  | Device address disk drive 2 (B) |  |  |  |  |  |  |  |  |
|  |  | 0 |  |  | M-bit not used |  |  |  |  |  |  |  |  |
|  |  |  | 011 |  | Diagnostic CE |  |  |  |  |  |  |  |  |
|  |  |  | 100 |  | DFDR |  |  |  |  |  |  |  |  |
|  |  |  | 110 |  | DFCR |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Note: All other N codes invalid |  |  |  |  |  |  |  |  |
| 5475 <br> Keyboard | 0001 |  |  |  | Device address keyboard (1) |  |  |  |  |  |  |  |  |
|  |  | 0 | 000 |  | M and N must be zero |  |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & \frac{1}{3 / /^{8 / 10}} \\ & \frac{5}{7} /^{\frac{8}{4} 6 /} /^{12^{1}} /^{13} \end{aligned}$ |  |  | Data at operand Address-1$0122,34,567$ |  |  |  |  | Data at operand 1 Address$0,1,2,3435617$ |  |  |  |
|  |  |  |  |  |   <br> 1  <br> 1  |  | 4 l | ${ }_{6}{ }^{1} 7$ | Prog <br> 1 <br> 10 |  | $9{ }^{9} 10011$ | $12 \times 13{ }^{14}$ | Prog <br> 2 <br> ID |
|  |  |  |  |  | Indicator 1 |  |  |  |  | Indicator 2 |  |  |  |

(

## LOAD I/O (LIO) INSTRUCTION FORMATS (continued)

| $\qquad$ | Q Code |  |  | Operand 1$16$ | Direct addressing-Operand $1=2$ bytes |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $13{ }^{N} 15$ |  |  |  |
| 31 |  |  |  |  |  |  |
| 71 |  |  |  |  | Indexed by XR-1-Ope | d $1=1$ byte |
| B1 |  |  |  |  | Indexed by XR-2-Ope | d $1=1$ byte |
| SIOC | 0011 |  |  |  | Device address SIOC (3) |  |
|  |  | 0 |  |  | Must be zero |  |
|  |  |  | 001 |  | Load I/O function register |  |
|  |  |  | 010 |  | Load SIOC length count register |  |
|  |  |  | 100 |  | Load SIOC data address register |  |
|  |  |  | 101 |  | Load data transfer register |  |
|  |  |  |  |  | Note: All other N codes invalid. |  |
| 5471 <br> Printer Keyboard | 0001 |  |  |  | Device address printer keyboard (1) |  |
|  |  | 1 |  |  | Select printer must be a 1,0 is invalid. | Storage address can be one byte or two bytes in length (direct addressed, or indexed). The character to be printed is loaded from the first operand address - 1. All other N codes invalid. |
|  |  |  | 000 |  | Load EBCDIC character to be printed ( N code must be zero) |  |
| BSCA | 1000 |  |  |  | Device address BSCA (8) |  |
|  |  | 0 |  |  | Must be zero |  |
|  |  |  | 001 |  | Stop address register |  |
|  |  |  | 010 |  | Transition address register |  |
|  |  |  | 100 |  | Current address register |  |
|  |  |  | 110 |  | Current address register (not subject to busy) |  |
|  |  |  |  |  | Note: All other N codes invalid. |  |
| 1442 | 0101 |  |  |  | Device address 1442 (5) |  |
|  |  | 0 |  |  | Must be zero |  |
|  |  |  | 000 |  | Load punch LCR |  |
|  |  |  | 100 |  | Load 1442 DAR |  |
|  |  |  |  |  | Note: All other N codes invalid. |  |

START I/O (SIO) INSTRUCTION FORMATS



START I/O (SIO) INSTRUCTION FORMATS (continued)

| $\begin{aligned} & \text { Op } \\ & \text { Code } \\ & 0 \end{aligned}$ | Q Code |  |  | Control Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $$ | $\begin{aligned} & \mathrm{M} \\ & 12 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{N} \\ 13 \\ \hline 15 \end{gathered}$ |  |  |  |
| F3 |  |  |  |  |  |  |
| BSCA | 1000 |  |  |  |  | Device address BSCA (8) |
|  |  | 0 |  |  |  | Must be zero |
|  |  |  | 000 |  |  | Control |
|  |  |  | 001 |  |  | Receive |
|  |  |  | 010 |  |  | Transmit and receive |
|  |  |  | 011 |  |  | Receive initial |
|  |  |  | 100 |  |  | Auto call |
|  |  |  | 101 |  |  | Invalid |
|  |  |  | 110 |  |  | Loop test |
|  |  |  | 111 |  |  | Invalid |
|  |  |  |  | $1 \times x \times$ $0 \times x \times$ 1 0 1 0 1 0 | x <br> x $\begin{aligned} & x \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & \\ & \\ & 1 \\ & 0 \end{aligned}$ | If a 1, bits 1, 2, 3, and 4 of control code are effective If a 0 , bits $1,2,3$, and 4 of control code are disregarded Enable BSCA <br> Disable BSCA <br> Enable test mode <br> Disable test mode <br> Enable step mode <br> Disable step mode <br> Spare (no effect) <br> Start two second timeout <br> Cancel two second timeout <br> Enable interrupt <br> Disable interrupt <br> Reset interrupt request <br> No action |
|  |  |  |  |  |  | Note: The control code is effective with every " $N$ " code function except that the start two second timeout must be used only with the control function (" N " $=000$ ). |
| 5471 <br> Printer Key. board | 0001 |  |  |  |  | Device address - printer keyboard - (1) |
|  |  | 0 |  |  |  | Select keyboard |
|  |  |  | 000 |  |  | Must be zero - All other N codes invalid |
|  |  |  |  | $\begin{gathered} 00 \times x \\ 1 \\ 0 \\ 1 \\ 0 \end{gathered}$ | $\begin{gathered} \hline 0 \times x x \\ \\ \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \end{gathered}$ | Zero indicates unused position - Must be zero <br> Turn on request pending indicator <br> Turn off request pending indicator <br> Turn on proceed indicator <br> Turn off proceed indicator <br> Enable request key interrupts <br> Disable request key interrupts <br> Enable data key interrupts <br> Disable data key interrupts <br> Reset request or data key interrupts |
|  |  | 1 |  |  |  | Select printer |
|  |  |  | 000 |  |  | Must be zero - All other N codes invalid |
|  |  |  |  | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & \quad 1 \end{aligned}$ | Start print <br> Don't print <br> Start carrier return (and index) <br> Don't carrier return <br> Force a printer feedback switch response <br> Force a printer long function switch response <br> Not used - Must be zero <br> Enable printer interrupt <br> Disable printer interrupt <br> Degate printer magnets <br> Reset printer interrupt |

START I/O (SIO) INSTRUCTION FORMATS (continued

| Op | Q Code |  |  | Control Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $78 \quad 11$ | M 12 | $13{ }^{\text {N }}$ |  |  |  |
| F3 |  |  |  |  |  |  |
| $\begin{aligned} & 5444 \\ & \text { Disk } \end{aligned}$ | 1010 |  |  |  |  | Device address disk drive 1 (A) |
|  | 1011 |  |  |  |  | Device address disk drive $2(8)$ |
|  |  | 0 |  |  |  | Removable disk |
|  |  | 1 |  |  |  | Fixed disk |
|  |  |  | 000 | 0000 | 0000 | Control. Seek |
|  |  |  | 001 | 0000 | 0000 | Read - Data |
|  |  |  | 001 | 0000 | 0001 | Read -Identifier |
|  |  |  | 001 | 0000 | 0010 | Read Diagnostic |
|  |  |  | 001 | 0000 | 0011 | Read - Verify |
|  |  |  | 010 | 0000 | 0000 | Write - Data |
|  |  |  | 010 | 0000 | 0001 | Write-Identifier |
|  |  |  | 011 | 0000 | 0000 | Scan-Equal |
|  |  |  | 011 | 0000 | $0001{ }^{-1}$ | Scan - Low or equal |
|  |  |  | 011 | 0000 | 0010 | Scan - High or equal |
|  |  |  |  |  |  | Note: 1. Bits 16.21 are not used by the attachment <br> 2. All other $N$ codes invalid. |
| SIOC | 0011 |  |  |  |  | Device address SIOC (3) |
|  |  | 0 |  |  |  | Not used - A zero is preferred |
|  |  |  | 000 | 0000 | 0001 | Reset interrupt request |
|  |  |  | 000 | 0000 | 0010 | Enable interrupt ability may also be used |
|  |  |  | 000 | 0000 | 0100 | Reset interrupt ability <br> with N codes 001 |
|  |  |  | 000 | 0000 | 1000 | Remove SIOC from busy state ${ }^{\text {a }}$ or 010 below |
|  |  |  | 000 | 0001 | 0000 | Set interrupt request _ |
|  |  |  | 001 | 0000 | 0000 | Read 1/O device |
|  |  |  | 010 | 0000 | 0000 | Write I/O device |
|  |  |  | 011 |  |  | 1/0 Control 1 |
|  |  |  |  | 1 <br> 1 <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  | $\begin{gathered} 1 \\ { }^{1}{ }_{1} \\ \\ \\ \\ 1 \end{gathered}$ | 1/O Select 8 <br> I/O Select 7 <br> I/O Select 6 <br> I/O Select 5 <br> I/O Select 4 <br> 1/O Select 3 <br> 1/O Select 2 <br> 1/O Select 1 |
|  |  |  | 100 |  |  | 1/O Control 2 |
|  |  |  |  | $\begin{array}{llll}1 & & \\ & 1 & \\ & 1 & \\ & & 1\end{array}$ | $\begin{aligned} & 1 \\ & 1 \\ & { }^{1} 1 \\ & \\ & \\ & \hline \end{aligned}$ | ```I/O Select 13 I/O Select 12 I/O Select 11 1/O Select 10 1/O Select 9 1/O Unit 2 Select 1/O Unit 1 Select All other N codes invalid.``` |
| DPF | 0000 | 0 | 000 | 0000 |  | 1/O Unit 1 Select <br> All other N codes invalid. <br> Device address : DPF - $M$ and $N$ must be zero |
|  |  |  |  |  | $\begin{aligned} & \hline 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Not used <br> Enable dual programming mode <br> Disable dual programming mode <br> Enable interrupt level 0 (system control panel interrupt)key <br> Disable interrupt level 0 <br> Reset interrupt request 0 <br> All other N codes invalid. |
| 1442 | 0101 |  |  |  |  | Device address 1442 RPQ (5) |
|  |  | 0 |  |  |  | Must be zero |
|  |  |  | 000 |  |  | Feed |
|  |  |  | 001 |  |  | Read translate mode |
|  |  |  | 010 |  |  | Punch and feed |
|  |  |  | 011 |  |  | Read C1 mode |
|  |  |  | 100 |  |  | Punch - No feed |
|  |  |  |  | xxxx | $\times 001$ | Note: All other N codes invalid. <br> Select stacker 2. x indicates "don't care" bits. <br> Any other control code combination than 001 <br> is invalid and will result in the card going to stacker 1 . |

SENSE (SNS) INSTRUCTION FORMATS


SENSE (SNS) INSTRUCTION FORMATS (continued)


## SENSE (SNS) INSTRUCTION FORMATS (continued)

5444 FILE SENSE (SNS)


## SENSE (SNS) INSTRUCTION FORMATS (continued)



SENSE (SNS) INSTRUCTION FORMATS (continued)
5471 CONSOLE IOO SENSE


* Note: All other N codes invalid

SENSE (SNS) INSTRUCTION FORMATS (continued)


Note: Signa jumpered to A.B2 M2P03

SENSE (SNS) INSTRUCTION FORMATS (continued)



[^0]SENSE (SNS) INSTRUCTION FORMATS (continued)
5410 CPU SENSE
(SNS)


* Note: All other N codes invalid


## SHORT EXERCISER PROGRAMS

## MFCU SHORT EXERCISER PROGRAMS

## Feed Primary Card

Address:

| 0000 | F3F000 | Start I/O - feed primary |
| :--- | :--- | :--- |
| 0003 | C0000000 | Branch back to address 0000 |

## Punch Primary Card

## Address:

| 0000 | F3F000 | Start I/O - Fill primary wait station |
| :--- | :--- | :--- |
| 0003 | 31F6000F | Load I/O - load MPCAR |
| 0007 | F3F200 | Start I/O - feed and punch primary |
| 000 A | C0000003 | Branch back to address 0003 |
| 000 E | 0200 | Address of MPCAR |
| 0200 |  | Data to be punched |

Read Primary Card
Address:

| 0000 | 31F5000C | Load I/O - MRDAR |
| :--- | :--- | :--- |
| 0004 | F3F100 | Start I/O - read primary |
| 0007 | C0000000 | Branch back to address 0000 |
| 000B | 0200 | Address of MRDAR |

Feed Secondary Card
Address:

| 0000 | F3F800 | Start I/O - feed primary |
| :--- | :--- | :--- |
| 0003 | C0000000 | Branch back to address 0000 |

Punch Secondary Card
Address:

| 0000 | F3F800 | Start I/O - Fill secondary wait station |
| :--- | :--- | :--- |
| 0003 | 31F6000F | Load I/O - load MPCAR |
| 0007 | F3FA00 | Start I/O - feed and punch secondary |
| 000 A | C0000003 | Branch back to address 0000 |
| 000 E | 0200 | Address of MPCAR |
| 0200 |  | Data to be punched |

Read Secondary Card
Address:

| 0000 | 31F5000C | Load I/O - MRDAR |
| :--- | :--- | :--- |
| 0004 | F3F900 | Start I/O - read secondary |
| 0007 | C0000000 | Branch back to address 0000 |
| 000B | 0200 |  |

## SHORT EXERCISER PROGRAMS (continued)

## PRINT FROM PRIMARY

| 0000 | F3F000 | Start I/O - Fill primary wait station |
| :--- | :--- | :--- |
| 0003 | 31F4000F | Load I/O - Load MPTAR |
| 0007 | F3F400 | Start I/O - Print primary |
| O00A | C0000003 | Branch to 0003 |
| 000E | 0200 |  |
| 0200 |  | Data to be printed |

## PRINT FROM SECONDARY

Same as Print from Primary with these changes:

```
0001 to F8
```

0008 to FC

## REPRODUCE

Data cards in Primary
Blanks in Secondary
OVERLAP Switch OFF

| 0000 | F3F800 | Fill secondary wait station |
| :--- | :--- | :--- |
| 0003 | 31F4001A | Load I/O - MPTAR |
| 0007 | 31F5001A | Load I/O - MRDAR |
| 000B | F3F100 | Start I/O - Read primary |
| O00E | 31F6001A | Load I/O - MPCAR |
| 0012 | F3FE07 | Start I/O - Punch print secondary |
| 0015 | C0000007 | Branch to 0007 |
| 0019 | 0200 |  |

## 5471 SHORT EXERCISER PROGRAMS

TYPEWRITER FUNCTION (no carriage return)

| Addr |  |  |
| :--- | :--- | :--- |
| 0000 | F31011 | Reset int pending, turn on proceed |
| 0003 | 30110200 | Sense |
| 0007 | 38080200 | TBN for return or data key init pending |
| 000B | C0900003 | Test false, branch if condition true |
| 000F | 31180200 | Load data register with character keyed |
| 0013 | F31880 | Start print |
| 0016 | C0000000 | Unconditional branch to 0000 |

## SHORT EXERCISER PROGRAMS (continued)

PRINT CHARACTER (with EOL carriage return)

| Addr |  |
| :--- | :--- |
| 0000 | 31180201 |
| 0004 | F31880 |
| 0007 | 30190300 |
| $000 B$ | 38080300 |
| $000 F$ | C090000 |
| 0013 | F31840 |
| 0016 | C0000004 |
| 0200 | F8 |
|  |  |
|  |  |
| 5203 | - PRINT Hs |

Alter all of storage to 40

| Addr |  |  |
| :---: | :---: | :---: |
| 0000 | 31 E 40022 | Load I/O-Load LPIAR |
| 0004 | 31E60022 | Load I/O-Load LPDAR |
| 0008 | C1E60008 | Test I/O busy |
| 000C | 3CC8012B | Set up chain image (one " H " at position 44) |
| 0010 | 3CC801FF | Move " H " to data buffer |
| 0014 | OC8301FE01FF | Fill data buffer (017C-01FF) with "Hs" |
| 001A | F3E2XX | Print and space |
|  |  | XX = 01 = Space 1 |
|  |  | XX $=02$ = Space 2 |
|  |  | XX $=03$ = Space 3 |
| 001D | C0000008 | Branch to address 0008 |
| 0021 | 0100 | Data for load I/O |

## 5410 SERVICE AIDS

## SINGLE CYCLE SYSTEM RESET AND MANUAL ROUTINE

This service aid is a procedure for clock stepping through system reset or the 5410 test modes. (ie alter SAR, alter storage or display storage)


## 5410 SERVICE AIDS (continued)

## Power Supply Service Aids

NORMAL CONDITIONS WITH ON/OFF SWITCH OFF, MAIN CB ON, AND LINE SOURCE ON:

A +24 VDC control voltage is available (TP2=24VDC).
B K1 is energized (convenience outlet on).
C K2 is energized (no thermal condition).
D Lamp test switch is active (only thermal and power check lights will light with lamp test).

## NORMAL VOLTAGE MEASUREMENTS (WITH ALL REGULATOR CARDS IN PLACE)

The following measurements were made with a WESTON 901 DC meter. The values given should be considered representative of a standard configured System/3 (5410, 5203, and $5424)$. Any significant deviation from the voltages given identify a possible power supply malfunction.

|  | E1 to E2 | E3 to E4 | E9 to E10 | E13 to E14 |
| :---: | :---: | :---: | :---: | :---: |
| -4 V | 10.4 | 4.8 | 20.4 | 4.15 |
| +6 V | 12.7 | 6.0 | 20.6 | 5.9 |
| -30 V | 47.5 | 30.0 | 20.6 | 30.0 |

Point to ground measurements:
All the point to ground measurements are relative to the regulator voltage setting (given above at E13 to E14).

|  | E1 | E2 | E3 | E4 | E5 | E6 | E7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -4 V | +5.9 | -4.5 | -4.4 | 0 | +5.9 | +2.7 | +2.7 |
| +6 V | +12.6 | 0 | 0 | +5.9 | +12.7 | +7.3 | +7.6 |
| -30 V | +17.9 | -30 | -30 | 0 | +17.9 | +.7 | +.7 |


| E 8 | E 9 | E 10 | E 11 | E 12 | E 13 | E 14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| +26.6 | +20.6 | +.3 | +1.2 | 0 | -4.0 | 0 |
| +26.6 | +26.6 | +5.9 | +6.0 | +5.9 | 0 | +5.9 |
| +26.6 | +20.4 | -.1 | +.1 | 0 | -30.0 | -.1 |

## 5410 SERVICE AIDS (continued)

## NORMAL VOLTAGE MEASUREMENTS (WITH ASSOCIATED REGULATOR CARD REMOVED)

The following measurements were made with the regulator card associated with the voltage in question removed (ie, if the +6 V regulator card is removed, the -4 V and -30 V cards should remain in their sockets and only the " +6 V " voltages should be checked).

The following measurements were made with a WESTON 901 DC meter. The values given should be considered representative of a standard configured System/3 (5410, 5203, and 5424). Any significant deviation from the voltages given identify a possible power supply malfunction.

|  | E1 to E2 | E3 to E4 | E9 to E10 | E13 to E14 |
| :--- | :---: | :---: | :---: | :---: |
| $* *-4 \mathrm{~V}$ | 15.8 | 0 | 31.0 | 0 |
| $* * *$ | +6 V | 13.0 | .6 | 21.2 |
| .6 |  |  |  |  |
|  | -30 V | 48.5 | 2.4 | 21.0 |

* With -4 v regulator card removed only
*     * With $+6 v$ regulator card removed only
*     *         * With -30 v regulator card removed only

Point to ground measurements with same conditions as stated in previous table.

|  | E1 | E2 | E3 | E4 | E5 | E6 | E7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -4 V | +15.8 | 0 | 0 | 0 | +15.8 | 0 | 0 |
| +6 V | +13.1 | 0 | 0 | -1.5 | +13.1 | -.6 | -.6 |
| -30 V | +46 | -2.4 | -2.4 | 0 | +46 | -.1 | -.1 |


| E8 | E9 | E10 | E11 | E12 | E13 | E14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| +27.4 | +31.0 | 0 | 0 | 0 | 0 | 0 |
| +27.2 | +20.8 | -.6 | -.6 | -.6 | 0 | -.6 |
| +27.0 | +21.0 | 0 | 0 | 0 | -2.4 | 0 |

## TEST POINT 13 ERROR INFORMATION

If TP13 identifies the power failure, either a $+6 \mathrm{~V} 0 \mathrm{OV} / \mathrm{OC}$ condition exists or a -4 V UV condition exists. If with certainty the -4 V power supply is ascertained as not oscillating so that TP12 never indicates a failure, one of the following has occurred:

A A noise spike on the -4 V power supply output has caused the system to fail.

B The -4 V regulator output is maladjusted or the -4 V
AXE card is out of adjustment.
C $\quad \mathrm{A}+6 \mathrm{~V}$ OV/OC condition prevails.

## 5410 SERVICE AIDS (continued)

For cases (A) and (B), the failure can be verified by removing the clip-on wire, on terminal TB1-3 of the +6 V regulator. If a retry demonstrates that the system does not fail, verification is complete.

The -4V SMS AX card is adjusted to power the system down if the -4 V supply goes below -3.5 V .

If TP13 identifies a failure with the wire on TB1-3 removed (AXE circuit removed), a 4 V UV condition did not cause the power check. A $+6 \mathrm{~V} 0 \mathrm{O} / \mathrm{OC}$ condition prevails.

## TEST POINT 14 ERROR INFORMATION

If TP14 identifies the power failure, either a -30 V $\mathrm{OV} / \mathrm{OC}$ condition prevails or a +6 V UV condition exists. If with certainty the +6 V power supply is ascertained as not oscillating so that TP13 never identifies a failuse, one of the following has occurred:

A A noise spike on the +6 V power supply output has caused the system to fail.

B The +6 V UV control setting located on the -30 V regulator card or +6 V regulator voltage level is maladjusted.

C A-30V OV/OC condition prevails.
The +6 V UV sense connection on the -30 V regulator (TB-1-1) cannot be disconnected to isolate a +6 V UV noise spike problem (case A). The -30 V regulator card will not operate unless +6 V is available at TB1-1. A +6 V UV condition sensed by the -30 V regulator card will cause the system to immediately power down. If noise can be eliminated, and the +6 V regulator output is correctly adjusted the failure is identified as a $-30 \mathrm{~V} O \mathrm{~V} / \mathrm{OC}$ condition.

## 24V SPECIAL BULK SUPPLY

When experiencing power on problems, and the special 24 V bulk supply is in question, a quick service check for the presence of the 24 V supply is to depress lamp test switch while power is off and observe the thermal check and power check lights. If they light, the 24 V supply is present

## INVERTER

An inverter for CE use is located at A-A1 B3R02 Logic page KA232.

## 5410 SERVICE AIDS (continued)

## OC AND UV FAILURES

Normally the power supply itself cannot cause an OC power supply failure. If an OC condition prevails, and I/O device, logic circuits, or cables have caused the failure. If the power supply is abnormally overloaded, an OC condition will always prevail over an UV condition. Even though the regulated power supply voltage may drop, normally the OC sensing by the regulator will have powered the system down before UV can be detected.

## PROCEDURE TO ISOLATE REGULATOR ASM/CARD FAILURES

On sequence up failures (TP-2 - TP-9) you can isolate failures to the unit by placing the regulator card out of the failing supply, into the -4 V regulator card slot. This procedure is explained in the 5410 Power Supply MAPS, and must be followed or damage may result.

## PROCEDURE TO IDENTIFY A SHORT TO GROUND (FRAME) -- FOR -4V AND +6 V VOLTAGES

A Measure the resistance with the CE volt/ohm meter between the ground bar (brass plate or DC common located directly behind the CPU console. Refer to logic page ZB 512 in 5410 ALD volume 3) and any frame in the 5410 CPU housing. Resistance must not exceed 1.0 ohms on the R X 1 scale.

B Remove the ground straps between the ground bar and frame ground.

C Measure the resistance between these two points.
D The reading must exceed 5 megohms on the R X 1000 scale (normally no movement of the pointer after 3 seconds for capacitive discharge).

E If reading exceeds 5 megohms, a short to ground does not exist.

F If the measured resistance is low (less than 5 megohms), a short to ground exists. Remove one cable at a time from the ground bar (brass plate) until the faulty circuit is located.

## POWER SEQUENCE



Note 1: +24 volt control voltage is on whenever the mainline switch is on.
Note 2: $\quad 500-960 \mathrm{~ms}$ for 5410 with printed circuit power sequence panel ( EC 816683 H ).

1) Power On Sequence


Note: $\mathbf{+ 2 4}$ volt control voltage is on whenever main line switch is on.
2) Power Off Sequence

| POWER CHECK/THERMAL INDICATIONS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FAULT | POWER ON/ OFF SWITCH | INDICATORS |  | ACTION |  |
|  |  | POWER CHECK | THERMAL |  |  |
| Internal Power Supply Malfunction | On | On | Off | $\begin{aligned} & 1 . \\ & 2 . \\ & 3 . \\ & 4 . \end{aligned}$ | Turn power switch to OFF <br> Correct problem <br> Depress Check Reset <br> Turn power ON |
| Thermal Condition | On | On | On | $\begin{aligned} & 1 . \\ & 2 . \\ & 3 . \end{aligned}$ | Turn power switch to OFF <br> Power check indicator goes off Thermal light stays on until condition is removed |
| Customer Power <br> Source Loss | On | On | On | $\begin{aligned} & 1 . \\ & 2 . \\ & 3 . \end{aligned}$ | Turn power switch to OFF All indicators turn OFF Turn power switch to ON and continue operation |
| Emergency Power Off (EPO) Activated | On | Off | Off | 1. <br> 2. <br> 3. <br> 4. | Turn power switch to OFF <br> Correct problem <br> Restore EPO interlock <br> Turn power switch to ON |

## BSM ADDRESSING

| SAR <br> Bits | One Byte (9-Bit) Readout Addressing |  |  | Binary | Decode/Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | $\begin{aligned} & \mathrm{BK} \\ & \mathrm{~B} \\ & \mathrm{Y} \\ & \mathrm{~T} \\ & \mathrm{E} \\ & \\ & \hline \mathrm{~B} \\ & \mathrm{~S} \\ & \mathrm{M} \end{aligned}$ | 16K | 24K | 1 | X-Lo Order |
| 14 |  | B |  | 2 |  |
| 13 |  | $Y$ | 32K | 4 |  |
| 12 |  | $T$ | B | 8 | X-Hi Order |
| 11 |  | E | r | 16 |  |
| 10 |  |  | T | 32 |  |
| 9 |  | B | E | 64 | Y-Lo Order |
| 8 |  | S | B | 128 |  |
| 7 |  | M |  | 256 |  |
| 6 |  |  | S | 512 | Y-Hi Order |
| 5 |  |  | M | 1024 |  |
| 4 |  |  |  | 2048 |  |
| 3 |  |  |  | 4096 |  |
| 2 |  |  |  | 8192 | Byte Control |
| 1 |  |  |  | 16384 | 2nd BSM Selected |
| 0 |  |  |  | USED |  |



## BSM LAYOUT



8 K BSM


MST TIE-UP/LSR DISPLAY DATA
Bias $\quad+$ tie up
1668

NOTE: DO NOT TIE DOWN any MST net. UNUSED INPUTS can be tied down to ensure a down level.

1. You can tie up any MST signal line.
2. In most cases a floating line will appear as a down level.
3. Be aware of stubs when you float lines.
4. Be aware of opening terminators.
5. Be careful not to tie up SLD nets with MST tieup voltages.

Tie-Up Points B Gate

| Device | +Tie-Up |
| :---: | :---: |
| BSCA A2 Board | A2-T2J03 |

LSR DISPLAY


## MST CARD LAYOUT



## CIRCUIT CARD/REAR CONNECTOR



NOTE: View is facing rear of the circuit card with cable connector removed.


Pin Location



NOTE: Cross-over Connector Position is not used on Pin Location Call-out.

## DIAGNOSTIC PROBE

Probe Test Points
EC 816624
MST - Probe Test Up
01A-A3F2G12
Probe Test Down
01A-A3F2U07

## SLD - Probe Test Up

01A-B1S4D09
Probe Test Down
Any Ground Pin
A CE diagnostic probe is provided to indicate line levels. This probe must be connected to the board-pin side at the voltage crossover pins.

Diagnostic probe indications as used in MAPS:
Level $U p=$ Red light is on and stays on after an action is taken. No reference is made as to what the level is at the time the probe is placed on the pin.

Level Down $=$ Green light is on and stays on even after an action is taken. No reference is made as to what the level is at the time the probe is placed on the pin.

Line Pulsing = Both the red and the green lights will be on-or on alternately.
Pulse on Line $=$ Red and green lights will make one of the following transitions:
(a) red to green to red (b) green to red to green, or if using the gate capability only one light may blink on and then return to both lights off.

Level Change Up/Down = Lights will change from green to red (up) or red to green (down) when the requested action is taken.

An open line $=$ Both indicators off.

## DIAGNOSTIC PROBE (continued)

The diagnostic probe is capable of measuring MST -1, SLD 100 and 700 signal levels. The probe uses -4 V and ground for power. The use of any other voltage may cause damage to the probe. These voltages are obtained through a cable and power connector which connects to crossover power connectors on the gate. It is imperative that the correct orientation of the power plug be observed when working on other than MST boards.

Functionally, the probe has two input tips (one SLD, the other MST), two lamps (one for up and one for down) and two gating pins (one plus, the other minus). The user selects the proper probe tip (SLD or MST) and probes the desired pin, if the signal is an up level, the up light will come on, if the signal is down level the down light will come on. If the line is pulsing, both lamps will be on simultaneously or alternately depending on the frequency.

A voltage pin or an open pin will turn both lamps off. A 'floater' will, in most cases, appear as an open pin (both lights off). However, under certain circumstances, the floater will appear as a down level. To insure a 'floater' will not result in an improper decision, the MAP charts ask "Is the level up", when a floating condition is suspected.

Gating is accomplished by jumpering the desired gate to a pin on the board. These gates are designed for MST signal levels only. Once a gate is connected both indicator lamps will be held off until the correct polarity gate occurs, i.e., an MST up level for the plus gate or an MST down level for the minus gate. When the correct gate level is present the probe re-esumes normal operation until the gating signal ends.

The MST probe will respond to a 30 NS pulse and the SLD probe will respond to a 200 NS pulse (worst case). Each lamp operates independently of the other and will remain on for approximately 75 milliseconds once triggered. Both lamps are field replaceable. (See commonly used parts list for $P / N$.)

## 5444 SERVICE AIDS

## Read/Write Safety

During Read and Write operations certain conditions are monitored by the File circuits. In an Unsafe Condition a Data Unsafe line to the FCU is raised, the $\mathrm{R} / \mathrm{W}$ heads are unloaded, and file ready is deconditioned.

This can be reset only by stopping the file and restarting. In the Unsafe Condition all Write and Read operations are permanently inhibited. All other file operations should be inhibited by the FCU.

The following unsafe conditions cause a Data Unsafe signal to the FCU to be raised. They are divided within the file into the three groups shown to aid in diagnosing error conditions.

1. Write Unsafe
a. Write selected and no write transitions detected.
b. Write selected and multiple heads selected.
c. Write not selected and write current source on.
2. Erase Unsafe
a. Write selected and erase current source not on.
b. Write not selected and erase current on.
3. Read/Write selection unsafe
a. Read selected and either write or erase selected.
b. Carriage accessing and either write or erase selected.

CE Disk Cartridge Restricted Tracks
Never write on tracks 004,005 , and 006 , or $071,072,073,074,075$.
Writing on these tracks will destroy the alignment data which can only be rewritten by returning to the plant for rewriting on the special CE Cartridge writer tool. When using the CE cartridge always check the cylinder number before writing.

## 5444 SERVICE AIDS (continued)

## 5444 TAP PROCEDURE

The jumper on Y-W1-H6B10 must not be connected until just before the tap run is started.

If the actuator needs to be moved, remove jumper on H6B10 prior to using the CE switches to reposition actuator.

The actuator must be positioned on a track divisible by $10(10,20,30$ etc $)$ before jumper is replaced on H6B10.


Refer to 5444 File MAP Charts Appendix B, page 900
for a detailed description of TAP procedures.
To reset unsafe condition jumper
Y - WIH6D12 to Y -WIH6J08

Tap lines A, B, and C may be used to monitor the three unsafe condition latches during customer operation via the CE sense bits. To do this, place the following jumpers on the 5444 board.

|  | FN230 |  | FN260 |
| :--- | :--- | :--- | :--- |
| Write unsafe (tap line A) | Y-WIH6G03 | to | Y - WIG7B04 |
| Select unsafe (tap line B) | Y - WIH6B10 | to | Y - WIG7B03 |
| Erase unsafe (tap line C) | Y - WIH6G04 | to | Y - WIG7B05 |

## 5444 CONTROL AND ADDRESS REGISTER

## DISK FILE CONTROL REGISTER

The DFCR Disk File Control Register contains the two byte address of the four byte Disk Control Field in storage. The format of the four byte Disk Control Field in core is:

```
Byte
    0 1 2
    2 3
\begin{tabular}{|l|l|l|l|}
\hline\(F\) & \(C\) & \(S\) & \(N\) \\
\hline
\end{tabular}
```



```
\(=\quad\) One less than the number of sectors to be transferred on Read, Write or scan.
\(=\quad\) Number of cylinders to be moved on Seek.
Head bit 16 (0-1)
Sector bits 17-21 (0-23). Bit \(22-23\) both zeros for Read, Write, or Scan. Bit 23 for Seek is \(0=\) Reverse, \(1=\) Forward.
Cylinder (0-202)
\(=\quad\) Flag (normally set to zero) for defective track bit \(6=1\) for alternate track bit \(7=1\). Bits 0-5 are not used.
```

The Seek operation uses the S, and N bytes of the Disk Control Field.

DISK FILE DATA REGISTER
The DFDR keeps track of the memory address of the current data byte.

NOTE - This Diagram represents the format between Sector 1 and 23. There is a gap (G1) between index and the first address mark that contains 40 bytes of ones followed by seven bytes of zeros. Gap 5 (all ones) is written following the data
GAP 4 (PARTIAL) of the 24th sector to the index
GAP 4 (PARTIAL) ONES


을
ة




## LOGIC SYMBOLOGY

## Positive AND

The output of the Positive AND is in its more positive condition when and only when all of the inputs are in their more positive condition.


## Positive AND INVERT

The output of the Positive AND INVERT is in its more negative condition when and only when all of the inputs are in their more positive condition.


## ODD COUNT

This is a device whose output will be at its indicated polarity when and only when an odd number (1-3-5-7, etc.) of its inputs are at their indicated polarity.

ODD


## DOT OR and DOT AND

Basic function whose outputs are connected externally so that the connection performs an AND or OR operation (dot AND, dot OR) shall be identified by having an additional A or OR placed in the block to the right of the primary block function symbol.


## LOGIC SYMBOLOGY (continued)

## OSCILLATOR

This is a device which produces a uniform repetitive output either continuously or during the application of an input signal of the polarity indicated. It is desirable to show the frequency in the block title.


## AMPLIFIER

This is a device whose fundamental purpose is to provide adequate driving energy and appropriate impedance matching to other devices. Its output will be at its indicated polarity when and only when its input is at its indicated polarity. An AMPLIFIER has only one logic input.


## Non-Standard Logic Signal Voltage

An AMPLIFIER having input or output of other than standard logic signal voltage shall be made recognizable through labeling at the block.


## EVEN COUNT

This is a device whose output will be at its indicated polarity when and only when an even number (0-2-4-6, etc.) of its inputs are at their indicated polarity.


## LOGIC SYMBOLOGY (continued)

## E:CLLUSIVE OR

The output of an EXCLUSIVE OR will be at its indicated polarity when one and only one of its inputs is at its indicated polarity.


## FLIP FLOP

This is a device which has two stable states. One of these is called the 1 -state or set state, the other is the 0 -state or clear state. The device normally has two outputs, a 1 output and a 0 output. In the ALD's a line from the upper part of the block will be assumed to be the 1 output and a line from the lower part of the block will be assumed to be the 0 output. The FLIP FLOP is in the 1 state when its 1 output (the upper output on the ALD) is at its indicated polarity. The 1 output and 0 output of a FLIP FLOP are always opposite in polarity.

PRODUCES OUTPUT POLARITIES


## Operation

(a) Application of a signal of indicated polarity to the line opposite the 1 output will cause the outputs of the block to assume their indicated polarities.
(b) Application of a signal of indicated polarity to the line opposite the 0 output will cause the outputs to assume polarities opposite to those indicated.
(c) Application of a signal of indicated polarity to a line centered between the two line already mentioned, or to both the set and clear inputs simultaneously, will change the state of the FLIP FLOP (complement the FLIP FLOP).

## LOGIC SYMBOLOGY (continued)

## FLIP FLOP LATCH or FLIP LATCH

The definition of this device is the same as that given for FLIP FLOP except that simultaneous application of signals of indicated polarity at the 1 input and the 0 input will cause the 1 output and 0 output to both go to the negative polarity or both go to the positive polarity (depending upon the characteristics of the particular circuit type) for the duration of such simultaneous input application. Complement input is not applicable to this block.

Note: Combination circuits that have both AC inputs (will complement if set and reset are applied simultancousty) and DC inputs that will cause both outputs to go to the same polarity, if applied simultaneously, will be shown as an FF. These circuits may also have a DC gate controlling the AC input.


VARIATIONS

## POLARITY HOLD

This is a device whose output will be at its indicated polarity whenever the data line and the control line are at their indicated polarity. When the control input is caused to go to opposite polarity to that indicated, the output will hold to whatever polarity it possesses at that moment.


SPECIAL
A SPFCIAL block will have its function adequately described by wording on the diagram page.


## LOGIC SYMBOLOGY (continued)

## LIMITER

This is a device that limits one or both extremes of a waveform to a predetermined level without distortion of the remaining waveform.


## SIGNAL MODE CONVERTER

This is a device that provides the necessary conversion or translation between signal lines having different signal reference values-current mode to voltage mode, voltage mode to voltage mode, etc.


## INVERTER

This is a device whose output is in the more positive condition as a result of its input being in the more negative condition and vice versa.


SAME CIRCUIT TYPE


SINGLESHOT
This is a device whose output will change for a specified time to the indicated polarity upon the application of an input signal of the indicated polarity.

VARIATION

TIME DELAY

This is a device whose primary function is the time delay of a signal without distortion of the signal.

## FUNCTIONAL LOGIC SYMBOLOGY

The Functional Logic Blocks used in System/3 ALD's consist of Selectors, Registers and Decodes.

## SELECTOR

The Selector consists of:
a. Two or more OR's having common input or output gating.
b. Two or more AND's having common input or output gating.
c. A combination of $a$ and $b$.

## EXAMPLE



The Register consists of associated storage elements, such as FF, FL, PH, with common reset or control lines. Common gating may be included.

## EXAMPLE



## FUNCTIONAL LOGIC SYMBOLOGY (continued)

## decode

The Decode Block contains inputs and outputs which are assigned numeric values. An output line is active when its numeric value is equal to the sum of the values of all active input lines. When all input lines are inactive the output sum is zero.

EXAMPLE

A
B


Character Modifiers are characters (alpha and symbol) printed around the blocks. These define the blocks specific operation.

$S=$ Simultaneous set and reset condition will result in a set condition.

The load for an unloaded output can be found by tracing the net to its termination. The load will be specified by an * on the line and noted on the bottom of the FEALD page.
*The module pin will appear when the line
does not connect to a board pin.

## FUNCTIONAL LOGIC SYMBOLOGY (continued)

## DELAY

A delay block will be generated by the FEALD program when two or more circuit elements, intended primarily for delay purposes, are removed.

EXAMPLE


## MATRIX

A matrix relates to an addressing scheme, where two or more groups of lines are used for addressing. A combination of one active line in each group will select a specific storage position.

## EXAMPLE



The input lines are arranged in groups. One active line in each group will give one active output.

## FUNCTIONAL LOGIC SYMBOLOGY (continued)

## MULTIPLE REGISTER

The M reg consists of associated registers with common data in and out. The register which reads in or out is determined by individual controls and gates.

## EXAMPLE



## LOGIC PAGE PREFIXES

Circuits


## Prefix-FEALD

## LOGIC VERSIONS

Logic Versions 5410

## VERSION FEATURE



PRINT QUALITY GLOSSARY OF TERMS

| HMHA | CUTOFF <br> (LEFT) |
| :---: | :---: |
| HAFA | CUTOFF (RIGHT) |
| HMM | END TO END DENSITY |
| HAGHA | SINGLE POSITION DENSITY |
| HMH | DARK LEGS OR STROKES |
| MEME | EXTRANEOUS INK |
| HMH | HORIZONTAL REGISTRATION |
| HMH | LIGHT BOTTOMS |
| HMA | LIGHT TOPS |
| 143 | PHANTOM PRINTING |
| $\begin{array}{llll}\text { in } & \text { II } & \text { In } & \text { in } \\ \text { in } \\ \text { in }\end{array}$ | SHADOW PRINTING |
| A18 ${ }^{\text {a }}$ | SLUR |
| HMHE | STROKE WIDTH (NARROW and WIDE) |
| HWHA | $\begin{aligned} & \text { VERTICAL } \\ & \text { REGISTRATION } \end{aligned}$ |
|  | VOIDS |
| HAMM <br> HM HH <br> HMGH | WIGGLERS |

## OSCILLOSCOPE SERVICE AIDS

## BABYSITTER (Single Sweep Mode)

Indicates the sensing of a pulse of predetermined amplitude. The trigger level is generally set to $1 / 2$ of the expected pulse amplitude.

1. To set the trigger level

CHANNEL CONTROLS
CH 1 VOLTS/DIV Determined by desired pulse amplitude
CH 1 INPUT
GND
MODE
CH 1
TRIGGER NORMAL
SWEEP CONTROLS
HORIZONTAL DISPLAY
A SWEEP MODE
A \& B TIME/DIV
A
NORMAL

A TRIGGERING
SLOPE +
COUPLING DC
SOURCE INT
Set the dot to the desired trigger level on the screen with the CH 1 position control. Adjust the TRIGGER LEVEL CONTROL to give a sweep. Reposition the dot to the base line on the screen.
2. Single sweep operation
$\begin{array}{ll}\text { CH 1 INPUT } & \text { DC } \\ \text { A SWEEP MODE } & \text { SINGLE SWEEP }\end{array}$
Check trigger level by arming the scope by depressing the reset button and its green lite will come on. Move the spot up and check to see that a sweep is triggered when the trace reaches the preset level. The light will be turned off by a sweep and must be reset to arm the scope.

Reset the dot to your base line, arm the scope and place the channel 1 probe on the point you wish to monitor.

## SHOOT THE MOON

Used to indicate the presence of a single high-speed pulse of a definite amplitude.

The calibration and setup is identical to the BABYSITTER except that the A SWEEP MODE is NORMAL and the trace is out of focus to enable it to be easily seen.

## OSCILLOSCOPE SERVICE AIDS (continued)

DELAYED SWEEP


1. Display the desired trace with HORIZONTAL DISPLAY on A
2. Set B SWEEP MODE to B STARTS AFTER DELAY TIME
3. Set HORIZONTAL DISPLAY on A INTENSIFIED DURING B

Adjust the DELAY-TIME MULTIPLIER until the intensified portion of the trace starts just before the desired pulse to be observed on the trace.
4. Pull DELAYED SWEEP KNOB out and adjust the B Sweep to display only the intensified pulse desired.
5. Set a SWEEP LENGTH to B ENDS A
6. Set HORIZONTAL DISPLAY to DELAYED SWEEP B
7. The DELAY-TIME MULTIPLIER may now also be used to analyze other pulses on the trace.
8. If the B trace is unstable:
a. Set B SWEEP MODE to B TRIGGERABLE AFTER DELAY TIME
b. Adjust the B TRIGGERING CONTROLS for a steady trace with the B TRIGGER SOURCE on INT or use an EXT TRIG for B

COMMONLY USED PARTS

| COMMONLY USED PARTS |  |  |
| :---: | :---: | :---: |
| P/N | ITEM | WHERE USED |
| 453163 | Probe Tip | Diagnostic Probe |
| 454612 | Lamp | Diagnostic Probe |
| 817971 | Probe | Diagnostic Probe |
| 829117 | Jumper Wires 6" |  |
| 829118 | Jumper Wires 18" |  |
| G229-4075 | Error Log Sheet | 5410 |
| 2391023 | Lamp | Console 54105424 Backlite |
| 2391062 | Lamp | Console 5410 - Power \& Thermal |
| 2391121 | Lamp | Console 5410 - Stop Light |
| 2391653 | Lamp | 5424 - Read Lamp |
| 2588263 | Jumper Wires 12" |  |
| 2590223 | Air Filter | 5410 - A Gate |
| 2590287 | Air Filter | 5410 - Regulator |
| 2594238 | Pin Extender |  |
| 5232826 | Air Filter | 5410 - Bulk Supply |
| 5372183 | Lamp | Console 5410 - Address Compare and I/O Check |

5203 - Commonly used electrical parts are found on Logic Page YB-251

NOTES

 5 SE3 itome TiEPown AIBIMSUQ7

A1B1Fす丁13
TEVP AJ5.

NOTES


[^1]IBM System/3 Field Engineering Handbook Printed in U.S.A. SY29-4046-1
From Office No.

Circle one of the comments and explain in the space provided:
Suggested Addition (page $\qquad$ Suggested Deletion (page $\qquad$ Error (page $\qquad$ )

Explanation:
ع／mełs＾S WgI
6u！！əәu！̣ßuヨ pla！」
1
0
0
0
0
0
0
0
V•S• $\cap$ ul peru！ $1 d$
［BMT
International Business Machines Corporation Data Processing Division
112 East Post Road，White Plains，N．Y． 10601 ［U．S．A．Only］


[^0]:    * Note: All other N codes invalid

[^1]:    Attn: Department 900

