Customer Engineering Instruction-Reference



IBM

Instruction-Reference IBM 7909 Data Channel

Preface

This Instruction-Reference manual covers internal operations and maintenance of the IBM 7909 Data Channel as attached to IBM 7090/7094 Data Processing Systems.

Operations are not followed into the various adapters because the 1-0 interface is thoroughly explained in an initial section. Therefore, all explanations are with respect to the channel side of the interface. Specific information on the various devices may be obtained from the following publications:

- IBM 7631 File Control CE-IR Manual, Form R23-2541-2
- IBM 1301 Disk Storage CE Manual of Instruction, Form 227-5582

IBM 1301 Model 1 and Model 2 Disk Storage and

IBM 1302 Model 1 and Model 2 Disk Storage with

IBM 7090, 7094, and 7094-2 Data Processing Systems, Form A22-6785

IBM 7320 Drum Storage, Form A22-6747

IBM 7340 Hypertape Drive Model I, Form A22-6746

- IBM 7340 Hypertape Drive Reference Manual, Form A22-6616
- *IBM 1414-Model 3, 4, 5, 6, 8 CE-IR Manual, Form* R23-2590
- IBM 1414-6 I-O Synchronizer CE-IR Manual, Form R23-9914
- IBM 1414-6 Input-Output Synchronizer (7090/7094 Systems Bulletin), Form G22-6625
- IBM 7750 Program Transmission Control 1410, 7000 CE Manual of Instruction, Form 223-2540

To satisfy the varied preferences of customer engineers using this manual, three types of figures are used: condensed logic, sequence charts, and flow charts. The condensed logic charts are as near to actual systems as possible with lines converted to positive-type logic. In maintaining this positive logic, in-phase outputs are used to indicate an active (conditions met) state from the condensed logic blocks. This is contrary to the S level NOR circuitry because NOR always produces a change in level between input and output. However, the condensed logic does not deal with plus (+) or minus (-) levels (only pure logic). Clearly labeled out-of-phase outputs are also used in some cases to simplify the figures by eliminating the cluttering effect of inverter blocks.

The material in this manual has been written to engineering change level 252610. Future engineering changes, however, may change the logic and machine operation from that presented in this manual.

For simplicity, the prefix 50 has been omitted from Systems numbers in flow charts, logic diagrams, and sequence charts.

Material contained in the Customer Engineering Instruction-Reference Manual Supplement *IBM* 7909 *Data Channel*, Form R23-2571 is included in this manual.

In this manual simplex I-O interface is the same as standard interface and simplex BCD translation is the same as standard BCD translation.

Copies of this and other IBM publications can be obtained through IBM Branch Offices Address comments concerning the contents of this publication to: IBM Corporation, CE Manuals, Dept. B96, PO Box 390, Poughkeepsie, N.Y.

Contents

7909 Data Channel 7909 Attachments Maximum System Considerations 7909 Data Channel Timings. Physical Description Interpanel Connections Input-Output Connector Rows. 7909-7607 Compatibility. Channel Priority Priority System—Multi-Channel. Internal Channel Priority Logic—B Time. Demand Delay.	5 5 7 7 12 12 13 13 13 15
Simplex I-O Interface	17
Functional Description	17
Interlocks	17
Initiation of Operations	17
Information Transfer	18
Termination of Operations	19
Asynchronous Signaling	20
Electrical Characteristics	20
Channel Organization and Functional Units Decoders Registers Data Register Assembly Register Character Register Check Condition Register SCD Status Register Storage Register Counters Counters Command Counter Word Counter Word Counter Word Counter Word Counter Word Counter Address Counter. Address Counter. Adders Adder Look-Ahead Switches Storage Bus In Storage Bus Out MAR Switch In MAR Switch In MAR Switch In Character In Switch Character Cut Switch Rings Character Ring Assembly Ring.	22 22 22 22 22 22 22 22 22 22 22 22 22
BCD-Binary Translation	41
Translators	41
Parity Bit Generation	46
Computer Instructions Reset and Start Channel—RSCA. Start Channel—STCA. Store Channel—SCHA Store Channel Diagnostic—SCDA. Enable—ENB Restore Channel Traps—RCT. Reset Channel—RICA. 7909 Channel Commands	48 48 51 52 53 53 54 56
Command Cycle.	56
Control—CTL	57

Control and Write—CTLW Control and Read—CTLR	57 61
Sense—SNS Copy and Proceed—CPYP	61 63
Copy and Disconnect—CPYD	63
Transfer in Channel—TCH	64
Wait and Transfer—WTR Trap and Wait—TWT	64 65
Load and Assembly Register—LAR	66
Store Assembly Register—SAR	68 68
Load Control Counter—LCC	72
Insert Control Counter-ICC	72
Transfer and Decrement Counter—TDC Transfer On Conditions Met—TCM	73 74
Transmit—XMT	75
Data Flow	81
Writing Core Storage to Channel	81 81
Channel to I-O	86
Reading	86
I-O to Channel	86 87
Stop Condition	87
End Condition	91 97
Channel Trap Channel Interrupt	97 97
Channel Assignments and Connections	98
Interrupt Operation	98 101
Unusual End	104
	104
	106 107
Check Conditions	107
	108
	108 108
Interface (Adapter) Check	109
Check Reset	110
	112
Panel Lights Panel Switches	112 112
Panel Keys	114
Operator's Lights and Switches	116
Power Supply	117
Lights and Switches Power Supply Control and Protection Circuits	$117 \\ 117$
Power Supply Color Coding	120
Marginal Voltage Requirements	120
Appendix A—Test Panel Operation for Checking 7909 Registers	121
Appendix B—Triggers and Locations	122
Appendix C—Circuit Card Reference	
Information	124
Appendix D—Hypertape Reference Information	140
Appendix E—7631 File Control Reference Information	141
Appendix F—1414-6 Reference Information	142
	~

Illustrations

Figuri	e Title	Page
7909 I	Data Channel	
1	7090/7094 Channel Configuration	6
2	System Weight Table	7
3	Physical Layout—Front View	8
4	Physical Layout—Rear View	9
5	SMS Panel 01	10
6	I-O Connectors	
7	7607-7909 Instruction Compatability	12
8	Channel Command Comparisons	12
9	Inter-Channel Priority Connections	13
10	Channel Priority Logic	14
11	Channel Priority Sequence Chart	14
12	Demand Delay Sequence Chart	15
a. 1		
	ex I-O Interface	
13	Interface Functional Grouping	17
14	Attention 1 Condensed Logic	20
15	Cable Connector Assignments	21
16	7909 Functional Units and Data Flow	23
Chann	el Organization and Functional Units	
		25
17 18	Command Counter Position 17 Command Counter Cycle Sequence Chart	25
$10 \\ 19$		20 26
19 20	WC Complement Addition	20 27
20 21		28
21 22	WCC and ACC Sequence Chart	
$\frac{22}{23}$	Control Counter	31
$\frac{23}{24}$	Half Adder Position	31
$\frac{24}{25}$	Adder Look-Ahead	32
$\frac{20}{26}$	Adder Look-Ahead Grouping	33
$\frac{20}{27}$	Character Ring Condensed Logic	34
28	Character Ring Sequence Chart	35
$\frac{20}{29}$	Character Ring Functions	35
29 30	Request Failure Sequence Chart	36
31	Assembly Ring Drive Circuit (Binary Trigger)	36
32	Assembly Ring Drive Cricuit (Bhary Trigger) Assembly Ring Drive Trigger Sequence Chart for Read	37
33	Assembly Ring Condensed Logic	38
34	Assembly Ring Sequence Chart For Read	39
35	Assembly Ring Sequence Chart For Write	40
00	resembly rung bequence chart for write	-10
BCD I	Binary Translation	
36	Simplex BCD Translation	41
37	Character Coding and Translations	42
38	Write BCD Translation	43
39	Write BCD Translator	44
40	Read Simplex BCD Translation	45
41	Read BCD Translator	47
42	Parity Bit Generator	47
Comp	iter Instructions	
43		40
43	RSC/STC Flow Chart RSC Sequence Chart	49 50
44	STC Sequence Chart	$50 \\ 51$
43 46	SCH/SCD Flow Chart	51
40	SCH/SCD Sequence Chart.	52
48	Enable Flow Chart	53
49	Enable Flow Chart	53
50	Restore Channel Trap Condensed Logic	53 54
51	Restore Channel Trap Condensed Logic	54
52	RIC Flow Chart	55
53	RIC Sequence Chart	

FIGUR	e Title	Page
7909	Channel Commands	
54	7909 Commands	. 56
55	Command Formats	. 56
56	CTL/CTLW/CTLR/SNS Flow Chart (Sheet 1).	. 58
	CTL/CTLW/CTLR/SNS Flow Chart (Sheet 2).	. 59
57	CTL/CTLW/CTLR Sequence Chart	
58	SNS Sequence Chart	
59	CPYP-CPYD Sequence Chart	
60	TCH Sequence Chart	
61	WTR/TWT Flow Chart	
62	WTR Sequence Chart	
63	TWT Sequence Chart	
64	LAR/SAR Flow Chart	~ ~
65	LAR Sequence Chart	
66	SAR Sequence Chart	
67 68	SMS Sequence Chart	. 71
68 69	LCC Sequence Chart	
69 70	ICC Flow Chart	
70	ICC Flow Chart	
$71 \\ 72$	TDC Flow Chart	
73	TDC Sequence Chart	
73 74	TCM Flow Chart	
75	TCM Flow Chart	
76	Transmit Flow Chart	
77	Transmit Sequence Chart	
Data I	Flow	
78	Core Storage to Channel	. 82
79	Assembly Register In/Out Character Switching	. 83
80	Channel Write Operation Flow Chart	. 84
81	Channel Write Operation Sequence Chart	
82	Channel to Core Storage Condensed Logic	
83	Channel Read Operation Flow Chart	
84	Channel Read Sequence Chart	
85	Stop Condition Condensed Logic	
86	Stop Condition Flow Chart	
87	Stop Condition Sequence Chart	
88	End Condition Condensed Logic	
89	End Condition Flow Chart	
90	End Condition Sequence Chart.	
91	Channel Trap Condensed Logic	
92 93	Channel Interrupt Condensed Logic	
93 94	Non-Concurrence Interrupt Condensed Logic Channel Interrupt Logic Flow	
95	Channel Interrupt Logic Flow	
96	Unusual End Condensed Logic	
97	LIP/LIPT Flow Chart.	104
.98	LIP Sequence Chart.	
99	LIPT Sequence Chart	
100	Indirect Addressing Sequence Chart	
101	I-O Check Condensed Logic	
102	Sequence Check Condensed Logic	
103	Interface Check Condensed Logic	
104	Check Reset Condensed Logic	
	0	
CE Te	st Panel	
105	CE Test Panel	
106	CE Panel Operations	
107	Manual (Single-Step Mode) Operation	115
Power	Supply	
		110
108	Power Supply Locations	118 119
109	Power Supply Controls	. 119

The IBM 7909 Data Channel is a stored program device designed to increase the capabilities of the IBM 7090/ 7094 Data Processing Systems. It attaches to the IBM 7606 Multiplexor in the same manner as the IBM 7607 Data Channel, and controls data flow between core storage and a variety of input-output devices. Communication and data flow between the channel and 1-0 adapter are through a simplex 1-0 interface.

The many commands at its disposal give the 7909 Data Channel powerful capabilities for performing logic and testing operations in addition to the normal control of data transmission.

An automatic interrupt feature extends the computer trap concept to the channel and, therefore, gives the channel an ability to monitor continually and independently specific conditions either from within itself or from the 1-0 adapter.

The IBM 7302 Core Storage acts as a common storage medium for both the computer instructions and channel commands. Access to core storage to obtain these commands or transmit data is on a shared-time basis with the computer program.

To eliminate confusion and establish terminology, note the following:

Instructions are executed by the computer.

Commands are executed by the channel.

Orders are executed by the 1-0 adapter.

The computer is required to initiate a channel operation. Once started, however, the channel makes the necessary requests for storage cycles and executes its own program of testing, transferring, or transmitting data completely independent of the main computer. If previously enabled for control word traps, the channel has the ability to interrupt the computer program; thus, communications are available between the channel and computer at all times.

Optional features add flexibility to the channel's operation. The IBM 7909 Data Channel Switch Optional Feature permits attachment of one or two inputoutput control units to one 7909 Data Channel. The IBM 7909 Data Channel BCD Translation Optional Feature provides automatic BCD translation of information transmitted between an I-O adapter and the 7909 Data Channel. The IBM 7909 Data Channel Read Backward Optional Feature facilitates processing data received from a recorded tape being read in a backward direction. Characters are assembled in reverse order and stored in descending core storage locations.

7909 Attachments

A variety of input-output devices and appropriate adapters can be attached to a 7909 oriented system.

The IBM 7631 File Control with the IBM 1301 Disk Storage provides a capacity of more than 55 million characters of storage for each disk storage unit.

The IBM 7320 Drum Storage and IBM 7631 File Control with drum attachment feature bridge the gap between a high-speed, limited capacity core storage and slower, large capacity random-access disks and magnetic tape. The capacity of the 7320 is 1.12 million six-bit characters and the character rate is 202.8 KC.

The IBM 7640 Hypertape Control with the IBM 7340 Hypertape Drive introduces a new concept in magnetic tape devices. Character rates can be as high as 170,000 alphameric characters (28,330 words) per second.

The IBM 1414-6 Input-Output Synchronizer permits the attachment of communication-oriented and paper tape devices such as:

ивм 1009 Data Transmission Unit

вм 1011 Paper Tape Reader

IBM 1014 Remote Inquiry Units

Telegraphic Input-Output Units

Figure 1 shows a 7090/7094 system with attached devices.

Maximum System Considerations

A maximum combination of eight 7607 and 7909 Data Channels may be attached to a 7090 or 7094 system. Individual channel character rates and physical limitation (cable lengths), however, may reduce this to less than eight.

A weight table has been prepared (Figure 2) as a guide to the system planner in determining the maximum possible 7090 or 7094 system configuration. The following are assumed:

1. 7909 Data Channel timings are assigned in accordance with the table under "7909 Data Channel timings."

2. No one channel will require more than three consecutive storage cycles.

3. Channel priority is assigned with the greatest weights on the highest priority channels.

The maximum operable system is then defined as that system where the sum of the weights of attached

7909 Data Channel 5




Figure 1. 7090/7094 Channel Configuration

 \mathcal{J}_{1}^{I}

6

Data	<u></u>	Nominal	Weight/	Weight/Channel	
Channel	Attached Device	Character Rate	7090	7094	
7607	729 11/V at 200 BP1	15 KC	2.1	1.9	
Mod 1,2,3,4	729 IV∕VI at 200 BPI	22.5 KC	3.2	2.8	
	729 11/V at 556 BP1	41.7 KC	6.2	5.2	
	729 V at 800 BPI	60 KC	9.4	7.6	
	729 IV/VI at 556 BPI	62.5 KC	9.9	7.9	
	729 VI at 800 BPI	90 KC	15.6	11.7	
7909	7750 Programmed Transmission Control	71.5 KC	9.4	7.6	
1	1301 Disk Storage	90 KC	12.4	9.6	
	1414 VI I-O Synchronizer	91 KC	12.0	9.7	
	7340 Hypertape Drive	170 KC	37.2	23.0	
	7320 Drum Storage	202.8	42.9	24.4	

Note: If a channel has devices attached with two different weights, the highest weight of the two will be assigned for the channel.

Figure 2. System Weight Table

devices is less than or equal to 100. If assumption 3 cannot be satisfied, the sum of the weight must be less than or equal to 70. Operation cannot be guaranteed on a system that does not meet this criteria.

7909 Data Channel Timings

7909 Data Channel timings are determined by installation of an appropriate SMS card assembly in card location 05A3D21. These timings are dependent upon total systems weight as explained in the preceding section and must be assigned in accordance with the following table. These timings affect the execution of all 7909 operations except data transmission under COPY control. The time required to transmit one word under a transmit command (two storage cycles) is given as information for each timing.

Total Syste	MS WEIGHT		Average Time to
FROM	то	CAPCUT	Transmit One Word
0	15	9	13.1 µs
16	45	10	74.2 μs
46	75	11	96.0 µs
76	81	12	$122.2 \ \mu s$
82	89	13	152.7 μs
90	100	14	183.3 µs
7909 Timing	Assignments		

Physical Description

The 7909 Data Channel (Figures 3, 4, 5, and 6) is a rack and panel module containing four SMS panels. Each panel contains ten rows of 28 sms card sockets. From the wiring side, the panels are designated 1-4, left to right, top to bottom. 1-0 connector rows are located below the two lower panels and designated row U (upper) and row L (lower).

A CE test panel is hinged to the upper right front section of the module and can be easily swung out of the way when scoping points on panel 2.

Hinged to the center post in the back of the module is a self-contained power supply capable of producing the various voltages required within the logic panels. Power to the 7909 is supplied by the IBM 7618 Power Control through two cable connections at the lower left front section of the module. The upper cable supplies 60 cps power while the lower cable supplies 400 cps.

Logic Panel

The 10 x 28 panel (Figure 5) contains 280 sms sockets forming a matrix 28 columns wide by 10 rows long. The columns are designated 01 through 28 (left to right), and the rows are designated A through K (top to bottom). Each sms socket has 16 pins, A through R (excluding I and O), as follows:

А				
~	ı.	ł	В	
С	1	I	D	
Е	I	I	F	
G		1	н	
J	I.			
	ì		к	
L		1	м	
Ν		1	Р	
Q	I	•		
		- 1	R	

Interpanel Connections

Several methods of interpanel connections are used on the 7909. Eight-pin Y and Z row connector blocks are mounted above and below each of the four panels. Connections between panels 1-3 and 2-4 are made by short push-on, solderless jumper wires which run from the Z row of the upper panel to the Y row of the panel below (Figure 5).




Figure 3. Physical Layout—Front View




Figure 4. Physical Layout-Rear View




Figure 5. SMS Panel 01



Figure 6. I-O Connectors

Connections between panels 3 and 4 are made by a short, laced jumper cable which runs between the Z connector blocks at the bottom of the module (Figure 6). Additional connections are made by means of paddle-terminated cables from positions J24-J28 of panel 3 to J01-J05 of panel 4.

Connections between panels 1 and 2 are made by paddle-terminated cables that are not visible from the wiring side of the machine. Positions B19-B28 of panel 1 connect to B01-B10 of panel 2. In addition, positions A27-A28 of panel 1 connect to positions A4-A5 of panel 2.

A partial set of Y connectors at the top of panels 1 and 2 provide connections to the hinged CE panel in the front of the machine.

Y and Z connector pins are labeled as follows:



Input-Output Connector Rows

1-0 connector rows (Figure 6) for the module are located below the logic panels; the rows are designated row U (upper) and row L (lower), top to bottom. The 7909 uses 20- and 40-position biscuit connectors: 13 connectors per row numbered $01, 05, 09, 13 \dots 45, 49$ from left to right as viewed from the wiring side of the machine. 7909 1-0 connector Systems page designations are:

Frame	Module	Row	Column	Pin
05	Α	U or L	01-49	01-40
Examples:		—Service Rec —Service Res		

Column position 01 upper and 01 lower (40-position connectors) connects interface 1; the upper connector receives signals from the adapter (read cable) while the lower connector sends signals to the adapter (write cable). Position 05 has a corresponding use for interface 2 when the data channel switch optional feature is installed.

The remaining eleven connectors (20-position connectors), positions 09-49, receive the necessary assignment cables from the 7606 multiplexor. These cables connect to the lower receptacles and are terminated, where necessary, by terminator boxes in the corresponding upper positions. If there are other channels on this bank, however, the eleven upper connectors act as a jumper point for the signal cables to the next channel in line.

The twisted-pair wire connections receiving signals from the 1-0 cables are connected directly to the pins of panels 3 and 4.

7909-7607 Compatibility

The 7607 and 7909 Data Channels are not program compatible. A 7607 program presented to a 7909 will hang up the computer at the first select instruction (RDS, WRS, REW, BSR, and so on).

A 7909 program presented to a 7607 will cause an 1-0 check as soon as a channel operation is attempted. This results because a RCH (+0540) was not preceded by a select instruction.

A 7607 instruction, such as BTT, ETT, TRC, and TEF, which tests indicators in their execution, operates as though the indicator were always OFF. Select instructions receive no end operation signal from the 7909 and therefore cause the computer to hang up. Other instructions operate in an exact manner, have minor variations, or no effect whatsoever. Figure 7 shows computer instruction compatibility and Figure 8 shows a comparison of channel commands.

7607		7909	
IOT			
ENB		IOT ENB *	
	-37		
RCT		RCT *	
SCH (x) RCH (x)	~	SCH (x) **	
	~	RSC (x)	
LCH (x)	 >	STC (x)	
<u>TCO (x)</u>	<u> </u>	TCO (x)	
TCN (x)	>	TCN (x)	
BTT (x)		Always Skips	
ETT (x)	>	(Indicator Off)	
TRC (x)	>	Always Proceed	
TEF (x)		(Indicator Off)	
RDC (x)		No Effect	
RDS			
WRS			
BSR		Hangup	
BSF	>	Computer	
WEF		(No End Op	
REW	>	Control)	
RUN			
SDN			
No Effect		RIC (x)	
SCH (x)	4	SCD (x)	· · · · · · · · · · · · · · · · · · ·

* Control word trap only available ** 7607 stores Location Cntr in decrement and Addr Cntr in address of location Y and saves op code and bit in 19. 7909 stores Cmmd Cntr in address and Addr Cntr in decrement of location Y (the 7909 does not store the operation register)

Figure 7. 7607-7909 Instruction Compatability

	7909 0	ommand	
7607 Cmmd	WC \geq 40,000 ₈	WC < 40,000 ₈	
IOCD	w	TR	
IOCP	C	Р	
IORP	CTLW	CTL	
IOCT	CI	γD	
IORT	TWT	LAR	
IOSP	TDC	x	
	x	SMS	
IOCDN	XMT		
IOCPN	X	X	
IORPN	SNS	CTLR	
IOCTN	т	CM	
IORTN	X	SAR	
IOSPN	LCC	LIP	
IOSTN	ICC		
тсн	TCH (IF 19 = 0)	LIPT (IF 19 = 1)	

X = 7909 Hangup

No 7909 Commands will cause a hangup if loaded into a 7607

Figure 8. Channel Command Comparisons

Channel Priority

No two devices can use core storage during the same period of time. Therefore, with as many as eight individual channels and a computer sharing a common core storage, some method must be used to control these cycles without inter-conflict.

A priority system is used to provide this systematic dispensing of core storage cycles. Any channel having obtained priority has all of its immediate demands fulfilled before relinquishing priority to another channel. The immediate demands of all channels are satisfied before the computer can regain control and use core storage for its own purposes.

Priority System—Multi-Channel

Priority (Figure 9) is unnecessary with only one channel connected to the system; the computer allows B times as requested. The need for B cycles is determined by the commands and conditions within each individual channel and could occur simultaneously on two or all channels attached to the system. The order in which each channel is serviced is from "most remote" to "least remote."

Physical connections to the computer are made at the multiplexor as bank 1 and bank 2. The last channel on bank 2 is normally the most remote and the farthest channel on bank 1, the least remote. Actually, banks 1 and 2 play no logical part in the operation; the eight channels can be considered as one continuous series connection.

Note that a "B cycle required" generated by a channel causes a remote required signal to be propagated to the lower priority units. The effect of this line is to block lower priority servicing until the higher priority channels have their immediate needs completely satisfied. Channel H (Figure 9) has no remote required input signal and will be serviced first; channel A has no remote required output signal and will be serviced last. (Channel designations are independent of priority; those in Figure 9 are used as examples only.)

Internal Channel Priority Logic—B Time

Requests for B time (Figures 10 and 11) by the channel may be made immediately or, in other cases, delayed for a period of time. For simplicity, assume that the "demand delay" circuitry at the top of Figure 10 does not exist.




Figure 9. Inter-Channel Priority Connections




Figure 10. Channel Priority Logic

ltem	System Page	Line Name	Level		Higher Priority BCW Cycle	This Channels BCW Cycle	
A	37.01.1	BCW Req'd	+ S	3	1	G-2	
В	37.04.1	B Cycle Dem	+ P	→ ≫_ 「			
с	39.01.1	Remote Req'd (Line 2)	+ P	3 	2 	 	
D	39.01.1	Remote Req'd (Line 1)	+ P	→			
E	37.10.1	B Time	+ N	→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→→	7 B-9		
F	39.01.1	Priority Gt	+ S		А- <u>С</u> -е	l T	
G	37.01.1	BCW Tgr	+ S				

Figure 11. Channel Priority Sequence Chart

Either a BCW required or BDW required signal from the channel circuits will, via O_3 and A_4 , demand a B-cycle from the computer. This demand line is common for all channels and may be activated by any one of them. At the same time that a request is made for B time (3 time of the cycle), a remote required line is initiated by O_8 and propagated to the lower priority channels as described in the previous section. With no other higher unit requesting, the next B time issued from the computer will be acceptable to this channel at A_9 . "B time" becomes active at 9 time of the first available cycle as determined by the computer's program. "Priority gate" at O_{10} becomes active at 10 time, causing the appropriate BCW or BDW trigger to be set so that the next cycle will be either a BCW or BDW.

If a higher priority channel had requested B time simultaneously, "remote required" would have conditioned O_5 with the result of blocking A_9 . At this point the decision is made as to whether the common B time line from the computer is for use in this channel or one of higher priority. When all higher demands are satisfied, the input remote required line falls and allows A_9 to become active. Note that as long as any channel is demanding, B times continue until all channel requirements are fulfilled.

Circuits A_6 and A_7 pertain to TCH or indirectly addressed commands as recognized by the multiplexor and is discussed under "Indirect Addressing." The purpose, however, is to retain priority within the channel so that an additional BCW cycle is made available.

Demand Delay

Data transmission commands such as reading, writing, control, and sense require B time almost immediately upon request because their operation is governed by the speed of the attached I-O device. The 7909, however, is really a small computer by itself with many logical and functional commands at its disposal. Each of these commands requires and requests either BDW or BCW cycles to perform its functions. If several of these commands were to be executed in quick succession, one channel could easily monopolize B time and prevent data in other channels from being properly stored.

To eliminate this problem, any non-essential requests for B time are delayed by an amount dependent on the number of operating channels attached to the system. The demand delay trigger (Figures 10 and 12) is turned on by the channel's request for a new command (BCW) cycle as indicated by the input, "CMMD required," at A_1 . An exception to this is between CPYP commands for data transmission where the system is time-limited by the 1-0 device. "Inhibit attn" blocks A_1 in this particular case.

The demand delay trigger, coming on, blocks A_4 and prevents sending B cycle demands to the computer. At the same time, a chain of single-shots is started to produce an appropriate time delay before allowing the trigger to be reset by A_2 . Five single-shots are available in the machine and may be inserted or eliminated to produce a delay of 0-90 μ s. The last 3- μ s single-shot must always be used, for it provides the

ltem	System Page	Line Name	Level						BCW
А	36.01.1	Cmmd Req'd	+ S	10	8				
В	35.02.1	Demand Delay	- s	^^				F-2	
с	35.02.1	Single-Shots	+ \$	B	15-90	usec			
D	37.01.1	BCW Req'd	+ S	 	A-3				2
Ē	35.02.1	3 usec SS	+ S		 		C	usec	
F	35.02.1	Demand Sync	+ S				E-0		
G	37.04.1	B Cycle Dem	+ P	 ≫					2
н	37.10.1	B Time	+ N	»		<u></u>		G-9	
J	39.01.1	Priority Gt	+ S		Fo	ssible B Time r Other		D-H-10	
к	37.01.1	BCW Tgr	+ S			anne!		D-J	
				1		1			

Figure 12. Demand Delay Sequence Chart

necessary synchronization. The first 0 time after the $3-\mu s$ single-shot starts timing out turns on the demand sync trigger through A_{11} . The trigger output gates A_2 , and the demand sync trigger is reset at the next 2-time. A_4 becomes active and allows a "channel B cycle demand" to be sent to the computer.

The transmit command could consume many BDW cycles if large blocks of data were being shifted within storage. Because of this, "TSMT BDW required" also activates the demand delay circuitry so as not to fully monopolize core storage.

DEMAND DELAY SINGLE-SHOT TIMING

The total demand delay to be used is governed by the system configuration. Refer to Figure 2 and the table under "7909 Data Channel Timings" and also to the section on "Maximum System Configuration" to calculate the system weight and appropriate channel cap-cut. The $Y3 \cdot \cdot$ jumper card is located at 05A3D21. Systems 50.00.32.0 shows the cap-cut numbers and corresponding timings.

Each of the single-shots listed below is adjustable and must meet the specified timing durations within ± 10 percent.

Name	Systems	LOCATION	CARD	TIMING
Demand Delay	50.35.02.1	05A3C24	TBN	15 µs
Demand Delay	50.35.02.1	05A3D24	TBN	15 µs
Demand Delay	50.35.02.1	05A3E23	TBN	30 µs
Demand Delay	50.35.02.1	05A3D22	TBN	30 µs
Demand Delay	50.35.02.1	05A3E22	TBN	3 μs

The simplex I-O interface consists of two signal cables which connect an individual input-output adapter to a computer or channel. This is the extent of hardware; the most important part is the specific definitions associated with the signals within the cables. These signals are defined explicitly in regard to: function, timing, electrical characteristics, and connector pin assignments.

With the interface, it is possible to achieve a uniform means of communicating control information and data between computers and 1-0 equipment. The result is the design of a wide variety of processors and 1-0 devices for interconnections; adoption by 1-0 programming to standard 1-0 control program packages; elimination of redundancy in development and design effort; and reduction in manufacturing and service costs. In this manual the most important advantage is that, knowing the logic and demands of the simplex 1-0 interface, we need not concern our discussions with any particular 1-0 device.

Whether the channel is operating with a 7631 Disk Control, 7640 Hypertape, 1414-6 Synchronizer, 7750 Programmed Transmission Control, or any other present or future device need not directly concern the reader; all will operate on an identical request-response basis.

Functional Description

The interface is divided functionally into five groups of lines (Figure 13). Generally, any signal must be maintained until its corresponding response is provided by the receiving unit.

Interlocks

Two lines are used to interlock completely the channel and I-O device. Each line reflects the operational status of the unit at its driver end.

Operational Out: Lines from the channel are significant only when "operational out" is up. The downstate of the operational out signal is used to reset the 1-0. Unless the 1-0 is in an off-line mode, any down-state of sufficient duration to cause a response from the particular circuit family provides the reset. The meaning of the reset is defined by the 1-0. To insure a proper reset, the operational out line must remain down for at least $6 \mu s$.




Figure 13. Interface Functional Grouping

Operational In: During simplex operation, lines from the I-O are significant only when "operational in" is up. When "Operational in" is down, the I-O normally will not respond to any signals from the computer.

Initiation of Operations

An I-O operation is initiated by one of the four commands (READ, WRITE, CONTROL, and SENSE) and their common response (COMMAND RESPONSE). Both READ and SENSE establish transfer of information from the inputoutput to the channel. READ is associated with the transfer of data while SENSE is associated with the transfer of status information of the input-output. Both WRITE and CONTROL establish transfer of information from the channel to the I-O. WRITE is associated with transfer of data while CONTROL is associated with the transfer of orders to the I-O. Commands are executed over the interface sequentially. An operation associated with any of the four commands must be properly terminated prior to issuance of the next command.

Read Command: The read command line is used to signal the 1-0 to cause the next block to be read into the computer. The read command signal, as well as all other command signals, is loop-checked by the command response line.

The read command signal must not be initiated unless "command response" is down, and unless "stop" and "end response" are either down or are dropped at the time "read command" is raised. The read command signal must remain up until the rise of "command response." It must fall before the rise of "end response."

Write Command: The write command line is used to signal the 1-0 to proceed with writing a block of data. Loop checking and signal timing specifications are the same as for "read command."

Control Command: The control command line is used to signal the 1-0 that it must accept orders from the computer over the write bus and must perform the operation encoded in the order. Examples are: rewind, backspace, and so on. Loop checking and signal timing specifications are the same as for "read command."

Sense Command: The sense command line is used to signal the I-O to send status information to the computer over the read bus. The information sent depends on the definition of the sense operation for the particular I-O concerned. Examples are: error indicators, rewind, or seek status. Loop checking and signal timing specifications are the same as for "read command."

Command Response: The command response line is used to signal the channel in recognition of a signal on any of the four command lines. It indicates the ability of the I-O to initiate the command.

The command response signal must rise within 6 μ s of the rise of any of the four commands. If, because of skew, "stop" or "end response" from the preceding operation overlaps the command, "command response" cannot rise until "stop" and "end response" are down. "Command response" must not fall during the execution of the command; it must fall within 6 μ s of the rise of "end of response."

Information Transfer

Information is transmitted over the "read bus" and the "write bus" on the demand and response basis. Demand is indicated by "service request" and response by "service response." Information is transferred parallel by byte. The byte may be up to eight bits in size. The 7909 Data Channel, however, uses only six of the eight available data lines. The remaining two positions are inoperative.

Organization of Information: The "read bus" and the "write bus" of the interface are insensitive to any codes. Information on the read and the write bus is arranged so that bit position 0 of a bus always carries the highest order bit, with bits in descending order being assigned to bit positions of the bus string in computer or 1-0 storage (the bit from bit position 0 of a byte always adjoins the bit from bit position 7 of the preceding byte). As a result, a message consisting of several bytes always appears as follows: bus bit positions 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, and so on.

When a byte transmitted over the interface consists of less than eight bits, the bits must be placed in the highest-numbered contiguous bit positions of the bus. Thus, when a channel or an 1-0 device transmits over the interface only the six bits of the BCD code, bit B is placed in bit position 2 of the bus, bit A in bit position 3, etc., and bit 1 is placed in position 7. When a channel or an 1-0 device places information on or receives information from only four lines of a bus, it must use bit positions 4, 5, 6, and 7 (sense data use bit positions 3, 5, 6, and 7). Any unused lines of the read or write bus must include the low-numbered bit positions of the bus, i.e., bit position 0 and adjacent bit positions. The parity bit of any byte must always appear in the parity bit position. Unused lines must always present logical zeros to the receiving end.

Write Bus: The write bus is used for sending both data and control information to the 1-0. It consists of nine lines: eight data lines plus one line for odd parity. Not all of these lines need be used. Data must be valid on the write bus from the rise of "service response" until the fall of "service request." The assignment of bit positions on the nine lines on the write bus is:

Line Name	7909 Assignment
Parity Bit	Bit C
Bus Éit Position 0	Unused
Bus Bit Position 1	Unused
Bus Bit Position 2	Bit B
Bus Bit Position 3	Bit A
Bus Bit Position 4	Bit 8
Bus Bit Position 5	Bit 4
But Bit Position 6	Bit 2
Bus Bit Position 7	Bit 1

Read Bus: The read bus is used for sending both data and sense information to the channel. It consists of nine lines: eight data lines plus one line for odd parity. Not all of these lines need be used. Data must be valid on the read bus from the rise of "service request" until the rise of "service response" unless the permitted modification to the definition of service request is used. In the latter case, the availability of data on the read bus may lag the rise of "service request" by an adjustable time. This time may not be longer than the shortest interval in which the particular channel can accept data after the rise of "service request." The assignment of bit positions on the nine lines of the read bus is the same as for the write bus.

Service Request: The "service request" line is used to signal the channel when the 1-0 wants to transmit or receive a byte of information. During read and sense operations, "service request" rises when information is available on the read bus and "service response" is down. The rise of "service request" must be delayed sufficiently to guarantee that it does not precede data when measured at the cable connectors at the channel under the worst case skew conditions. Skew that is caused within channel circuitry must be accommodated by the channel. Within the above skew limitations, data must be valid until the rise of "service response." During write and control operations, "service request" rises when, or before, information is required on the write bus and "service response" is down.

The service request signal must fall after the rise of "service response." During read and sense operations, "service request" must fall within 6 μ s of the rise of "service response."

When the next cycle time is reached (in the case of cyclic devices), and "service response" has not occurred, the 1-0 must drop "service request" and must recognize an over-run condition. For these cyclic 1-0, the minimum interval between the rise of "service response" and the fall of "service request" must be part of the 1-0 specifications.

To improve the system's performance, the rise of "service request" can be advanced relative to the time the data are valid on the read bus from the timing as just described. The rise of "service request" can precede the data by an amount of time that is the shortest interval in which the particular channel can accept data after receiving "service request." If this modification to the basic definition is used, the amount of this advance must be adjustable at the time of installation.

Service Response: The service response line is used to signal the I-O in recognition of a signal on the service request line. "Service response" indicates to the I-O that the channel is transmitting or has received information on the data busses.

During write and control operations, the rise of "service response" indicates that data are available on the write bus. The rise of "service response" must be delayed sufficiently to guarantee that it does not precede data when measured at the cable connectors at the channel under the worst case skew conditions. Skew that is caused within cables and I-O circuitry must be accommodated by the I-O. Within the above skew limitations, data must be valid from the rise of "service response" until the fall of "service request." During read and sense operations, "service response" must rise when the channel has accepted the information on the read bus.

The service response signal must rise before the fall of "service request." In the case of cyclic devices, "service response" must rise before the fall of "service request" by a time specified by the I-O. If "service response" rises too late, the I-O must recognize the over-run condition. The service response signal must remain up until the fall of "service request." It must fall after the fall of "service request."

Termination of Operations

An operation may be terminated by either the channel or the 1-0. The channel accomplishes this by the stop signal. The 1-0 indicates successful completion with "end" and abnormal completion by "unusual end." In either case the channel responds with "end response." The cause of "unusual end" may be determined by analysis of the status information obtained by a subsequent "sense command."

Stop: The stop line is used to signal the 1-0 that the channel has recognized the end of a record or operation. If the 1-0 recognizes the end of operation first and generates an "end" or "unusual end," no stop signal occurs.

Upon receipt of the stop signal, the I-O proceeds to its normal ending point. No further "service request" is sent and no further "service response" is expected. To complete the ending procedure, the I-O device sends an end or unusual end signal at the proper time and receives in return an "end response" from the channel.

The stop signal may rise any time when "command response" is up except when both "service request" and "service response" are also up. If "stop" is issued when "service request" is up, it replaces "service response." In this case, on read and sense operations data on the read bus are not accepted.

The stop signal must remain up until the fall of "command response" and must fall when or before a new command signal is sent to the I-O.

End: The end line is used to signal the channel that the I-O has recognized the normal ending of an operation. If anything abnormal such as data check, program check, end of file, or cancel condition has occurred, the end signal is not used and an unusual end signal is given instead.

The end signal cannot rise until "service response" for the last service request has been received. "End" must stay up until "end response" is received from the channel and must fall within 6 μ s of the rise of "end response." No further service request may be sent after "end" rises.

After every normal operation, the I-O gives an end signal. The channel may or may not have previously given a stop signal. In any case, the channel gives an end response signal after receiving an end signal from the I-O.

Unusual End: The unusual end line is used to signal the channel that the operation being executed has resulted in an unusual condition and has been terminated. This signal is a summary of all unusual conditions such as data check, program check, end of file, out of material, or cancel. If an unusual end occurs, the end signal is not given. The channel therefore sees "end" or "unusual end," but not both.

The unusual end signal must stay up until "end response" is received from the channel and must fall within 6 μ s of the rise of "end response." No further service request may be sent after "unusual end" rises.

The channel may have given a stop signal before the I-O signals unusual end. In any case, the channel gives an end response after receiving an unusual end signal from the I-O.

End Response: The "end response" line is used to signal the 1-0 in recognition of a signal on the end or unusual end lines. The end response signal restores the 1-0 to the conditions necessary for accepting a new command. The end response signal must remain up until the fall of both "command response" and "end" or "unusual end" and must fall before a new command signal is sent to the 1-0.

Asynchronous Signaling

An I-O can present an asynchronous signal to the channel by means of "attention." "Attention" indicates to the channel that a change in status in the I-O adapter has occurred which requires attention. It also might imply that a mechanical operation such as the positioning of the access arms in an IBM 1301 Disk Storage, or the completion of a rewind operation in an IBM 7340 Hypertape Drive has just been completed.

It is not possible to use one common trigger for two interfaces because of the asynchronous nature of the attention signals. Therefore, identical circuitry is used to recognize either attention 1 or attention 2 conditions. This signal may come at any time whether or not one of the command operations is in process. The channel signals to the adapter the recognition of the attention by sending "attention response."

The attention signal can rise any time except when "attention response" is up and must stay up until the 1-0 receives an "attention response" from the channel. Attention must fall within 6 μ s of the rise of the "attention response."

Turning off the attention signal generally does not reset the conditions which caused the indication. The conditions may be available for transmission to the channel on a sense command.

ATTENTION OPERATION

All attention signals (Figure 14) should be serviced; however, there could be long time intervals (minutes in the case of a rewind and unload tape operation) between the initiation of an operation and the instant an attention signal is received. Because of this, the adapter might be in use by a sharing system at the time. The attention signal from the adapter arrives at A_2 but is blocked at this point until the adapter is operational to this channel. (The adapter need not be selected, however.) With these conditions met, the channel executes a normal interrupt. Any attention signal arriving during an interrupt program is temporarily ignored at A_2 . As soon as the present interrupt program is completed, however, "check condition gate" allows A_2 to become active, turns on the attention trigger, and immediately initiates a second interrupt.




Figure 14. Attention 1 Condensed Logic

Attention Response: The attention response line signals recognition of action on the attention line to the I-O unit. The attention response signal causes the fall of the attention line. The attention response signal must remain up until the fall of "attention" and it must fall after the fall of "attention."

Electrical Characteristics

STANDARD SIGNALS

Regardless of circuit family, each interface must present the same electrical characteristics, i.e., any simplex interface driver is usable with any simplex interface terminator. Only single-load drivers and single-load terminators are required by this interface definition.

CABLE

One-hundred feet between the driving and terminating circuits is the maximum cable length. Ninety-five ohm coaxial is used, in general, although twisted pair is acceptable in favorable environments. The cable is terminated with the 40-position connector with pin assignments as shown in Figure 15. Signal lines are

CABLE 1		CABLE 2
Output from Chan	Shield – Signal	Input to Chan
(Input to I/O Adapter)		(Output from I/O Adapter)
Operational Out	1 - 2	Operational In
Read Cmmd	3 - 4	
Wt Cmmd	5 - 6	
Ctl Cmmd	7 - 8	
Sense Cmmd	9 - 10	
Parity Bit (Wt)	11 - 12	Parity Bit (Read)
Bus Bit Pos O	13 - 14	Bus Bit Pos O
Bus Bit Pos 1	15 - 16	Bus Bit Pos 1
Bus Bit Pos 2	17 - 18	Bus Bit Pos 2
Bus Bit Pos 3	19 - 20	Bus Bit Pos 3
Bus Bit Pos 4	21 - 22	Bus Bit Pos 4
Bus Bit Pos 5	23 - 24	Bus Bit Pos 5
Bus Bit Pos 6	25 - 26	Bus Bit Pos 6
Bus Bit Pos 7	27 - 28	Bus Bit Pos 7
Serv Resp	29 - 30	Serv Reg
Stop	31 - 32	End
End Resp	33 - 34	
Att Resp	35 - 36	Att
· · · · · · · · · · · · · · · · · · ·	37 - 38	Unusual End
	39 - 40	Cmmd Resp

Figure 15. Cable Connector Assignments

assigned even-numbered pins; shields are assigned odd-numbered pins. This follows the established design automation rules.

PULSE DURATION

The minimum input signal pulse duration is determined by various factors including the response time of the receiving device, its type of circuitry, and the amount of logic within the device to provide the appropriate response. The speed boundary is not limited by the simplex interface.

DISCONNECTED CABLE

If the connecting cable is disconnected, the receiving and terminating circuits should assume an output signal condition making a down level available at at least one output.

POWER OFF

The design avoids exposure for damaging currents on connector pins if a power off condition occurs at one end of the cable.

GROUND REFERENCE

Any driver-terminator combination is able to tolerate ± 0.75 volt differential in ground reference level. This ground shift includes DC as well as transient voltage difference.

The functional units of the 7909 Data Channel consist of registers, counters, half adders, rings, and other circuits using SMS cards. Since the 7090/7094 trained CE may not be familiar with the NOR logic used throughout the 7909, circuit card reference information has been included in Appendix C. Refer to Figure 16 for a diagram of all units and data flow.

Decoders

Instruction Decoder

This circuitry receives and decodes the various computer signals such as primary, secondary, and sense decoder outputs lines; unit address, enable channel control word trap address, and enable signals; and computer, E and L times. From these, the appropriate computer instructions are properly timed and executed.

Operation Decoder

This circuitry receives and holds the S, 1, 2, 3, and 19 bits from the storage bus during a channel control word cycle. With this information, the command is properly decoded and gated to the necessary circuits for execution.

Registers

Data Register

This 36-position register acts as a buffer for data flow between core storage and the assembly register. During a write or control operation, the data register is loaded with the next data word to be sent to the I-O device. On a read or sense operation, the input data word is kept in the data register until placed in core storage.

Assembly Register

The assembly register is a 36-position trigger register which assembles or disassembles data passing between the 7909 and 1-0 devices. Words are transferred between the data register and assembly register 36 bits at a time. From the assembly register to or from the character register, words are divided into characters (six bits) under control of the assembly ring and character in/out switches. The contents of this register can also be loaded, stored, or compared against specific bit masks during various channel commands.

Character Register

The character register is a seven-position trigger register which acts as a buffer between the translators and the I-O adapter. Its purpose is to increase reliability at high data rates on a write operation. Characters pass from the character-out switches or translators through this register to the I-O adapter on write. On a read operation, characters enter the character register from the I-O adapter on their way to the read translators and character-in switches. The parity position does not accept information from the I-O adapter.

Check Condition Register

This six-position register stores the following channel interrupt conditions:

Condition
Input-Output Check Sequence Check
Sequence Check
Unusual End
Attention 1
Attention 2
Adapter (Interface) Check

SCD Status Register


The store channel diagnostic (SCD) status register consists of circuits which gate the status of several triggers to the storage bus out switches. Bits are stored in the following positions of the storage location specified by the SCD instruction if the line was active:

Line	BIT STORED IN
Prepare to Read	12
Prepare to Write	13
Read Status	14
Write Status	15
Interrupt	16

SMS Status Register

This seven-position register indicates the following channel status as set by set mode and select (SMS) command:

CHANNEL STATUS	Address Bit
Enable Non-concurrence Interrupt	29
Read Backward	30
BCD Mode	31
Inhibit Unusual End Signals	32
Inhibit Attention 1 Signals	33
Inhibit Attention 2 Signals	34
Select 2	35



Channel Organization and Functional Units 23

Storage Register

This 15-position trigger register acts as an intermediate buffer between the adders and counters when one of the counters is being stepped. A number from the counter is passed through the adders, incremented, and placed in the storage register; at this point the old counter value is reset and set again from the storage register.

Counters

Command Counter

This 15-position trigger register contains the core storage location of the next 7909 command. During automatic operation, the current value can be incremented by 1 or replaced from the multiplexor's address switches as the result of an RSC instruction or channel TCH or LIPT command. Successful channel transfers such as TDC or TCM cause the address in the command counter to be replaced by the value in the address counter. During a manual load-command counter operation, entry key settings will be routed, via the storage bus-in and MAR-in switches, to the command counter. Stepping the counter to indicate the next sequential command location is accomplished by a half adder.

INPUTS

There are four inputs to the command counter (Figure 17).

1. The storage register is an input during a cycle in which the counter is being incremented. A_{11} samples the outputs of the SR and, if a bit is present, causes the corresponding command counter trigger to be turned on.

2. The entry keys on the CE panel are an input during a manual load-command counter operation. During this operation, the entry keys are gated to the storage bus inputs where positions 21-35 are sampled into positions 3-17 of the command counter via A_8 .

3. The memory address register is an input to the command counter on two conditions. The first condition is the result of a computer reset and start instruction which requires that the command counter be set to the location specified by positions 21-35 of the RSC. The other condition which causes sampling of the MAR is a TCH or LIPT command. In both cases, the multiplexor automatically routes positions 21-35 of the word from storage through positions 3-17 of the multiplexor address switches and onto the channel's MAR input bus.

4. The address counter is an input to the command counter when a transfer is made as the result of a transfer and decrement counter or a transfer on conditions met command. Outputs of the address counter are fed to the command counter via A_{10} which is further conditioned by a successful transfer at A_7 . Some of the operations which would cause this transfer are:

Computer Start Channel (STC) Instruction that causes the channel to transfer to the address specified by a wait and transfer (WTR) or trap and wait (TWT) command.

Transfer and Decrement Counter (TDC) Command that finds the control counter not equal to zero.

Transfer on Conditions Met (TCM) Command that results in a successful comparison of the mask with the check condition register or one of the assembly register characters.

Leave Interrupt Program (LIP) Command that loads fixed location of core storage into the channel registers and causes the channel to proceed to the location specified by the incoming positions 21-35.

Resets to the command counter are not shown in detail, but logically, the counter is reset just prior to the time when new information is to be entered.

OUTPUTS

The outputs of the command counter are fed to three different places (Figure 17). The normal sequential stepping through a series of channel commands, requires that the counter be incremented; thus, the command counter output is gated through A_{13} to the adders and from there via A_4 to the storage register. This incrementing of the command counter occurs during a command counter cycle (ccc) which is initiated by a channel BCW cycle.

The second output of the command counter feeds the storage bus and is gated through A_{15} as the result of a computer store channel instruction or a channel interrupt. In each case, positions 3-17 of the counter are placed on storage bus positions 21-35 so that the value will be placed in the address portion of a specified core storage location.

The third and probably most important functional output of the counter is that of controlling the memory address register. In this capacity, the command counter determines and controls where the next command will be obtained from storage. During normal BCW cycles, where no interrupts or conditional transfers are in effect, A_{14} causes the command counter to be placed on the channel address switch (cAs) bus to the multiplexor. The multiplexor, in turn, routes the information to the memory address register in core storage.

COMMAND COUNTER CYCLE

The sole object of the command counter cycle (Figure 18) is to increment the command counter by one. A request for the ccc cycle is made any time there is a control word cycle, as indicated by "BCW-RL gate." The




Figure 17. Command Counter Position 17

request is made at A5 time of the control word cycle, provided the incoming command is not a TCH or indirectly addressed command.

The channel storage register is reset early in the cycle to remove old information. Outputs from the command counter triggers are gated to the adders from A0-A10. This provides sufficient time for the necessary sums and carries to be generated so that the new value can be set into the sR at A8 time. With the incremented value now in the sR as an intermediate buffer, the control counter is cleared of its old value by an A9(D2) reset pulse and then immediately set again from the sR at A10(D2). Overlapping of the reset and set pulse delays the new value from being set into the control counter until 11 time of the cycle.

Word Counter

This 15-position trigger register accepts information from positions 3-17 of the storage bus. The basic function of the word counter is to control the amount of data flow between core storage and an input-output device. However, in addition to this, positions 3-17 of some channel commands may cause the word counter to perform other more specialized functions.

 \hat{O} peration of the word counter is somewhat different from that of its companions, the command counter and address counter, in that it must be decremented instead of incremented by one during each adder cycle. This presents a problem because the adders do not have the ability to subtract. Subtraction, however, is accomplished by complement addition which involves adding a +1 to the 1's complement of the actual number.




Figure 18. Command Counter Cycle Sequence Chart

The 1's complement is made available to the adders in the following manner. Note in Figure 20 that a control word cycle A_5 or a channel reset O_9 causes the word counter triggers to be reset on. Bits, then, coming into the channel on storage bus positions 3-17 (A₃) and gated to the operation registers via A_{10} , cause the corresponding triggers to be turned off. For example, if 4_8 were set into the counter, all triggers would be on except position 15 giving 777738. It might seem that this would present a false indication to the channel circuits but a closer examination of the trigger shows that both the CE panel indicators and active outputs are taken from the off side. Therefore, the true counter value is presented to the logic circuits and console indicators while the 1's complement of the number is made available to the adder circuits.

To illustrate word counter operation and how subtraction is accomplished by complement addition, take the examples of 48 being set into the word counter (Figure 19). The counter is initially reset on so that wc 15 can be turned off by the presence of a bit at sBposition 15. Its indicator lights and displays the true value of 4.

During the next wc cycle, the counter's 1's complement value is routed to the adders where the "hot" 1 at position 17 causes a carry to propogate to position 15 leaving counter positions 16 and 17 off. This represents a value of 3 as indicated by the CE panel lights.

The next two adder cycles cause the value to be reduced by one each time. On the fourth adder cycle all counter positions are turned on (and all console indicators off) representing a word count of zero.

10	0	11	12	13	14	15	16	17	
									Register reset ON at beginning of BCW
1		1	1	1	1	1	1	1	Cycle
1		1	1	1	1	漸	1	1	48 entered into WC from SB
Γ						c	C c	-1	Ist WCC (+1 added to WC Value)
1		1	1	1	1	1	☀	*	∫3 ₈ Result
								1	2nd WCC
	1	1	1	1	1	1	×	1	∫2 ₈ Result
							c	1	3rd WCC
1		1	1	1	1	1	1	×	1 ₈ Result
	ŀ							1	4th WCC
	١Ī	1	1	1	1	1	1	1	∫wc=o

Figure 19. WC Complement Addition

WORD COUNTER INPUTS

One input source (Figure 20) is the storage register. During the latter portion of a wc cycle when a decremented value is set into the sR, the wc triggers are reset by A_2 and A_6 to allow setting again via A_8 .

The other input sources are from the SB or CE panel entry keys. Both of these occur during BCW cycles; the first during automatic operation and the second during manual continuous-enter command. Again, note that the triggers are turned on by A_5 during the early portion of the control word cycle so that the complement value can be placed in the counter by turning off the appropriate triggers via A10.

WORD COUNTER OUTPUTS

The on side of the word counter triggers feed the 1's complement of the actual number into the adder cir-




Figure 20. Word Counter Position 17

cuits (A_{11}) as was explained in a preceding section. A +1 introduced into adder position 17 causes decrementing the word count.

The off side of the triggers feed two types of conditions. First, they provide tests to determine whether or not a particular count is zero. Positions 3-17 are tested for zero at A_{12} and control data transmission during CPYP, CPYD, or XMT commands. Positions 3-5 also supply a count during insert control counter (ICC) and transfer on conditions met (TCM) commands to specify which one of the assembly register characters will be operated on.

The other function of the word counter occurs during a TCM command where positions 12-17 provide a six-bit mask for comparison purposes as shown at the EXCLUSIVE OR circuit OE_{13} . This output, further conditioned by the other bit comparisons at A_{14} , determines if a transfer will occur.

WORD COUNTER CYCLE

CPYP, CPYD, and XMT are the only channel commands that require a count control in the amount of data moved. Therefore, wc cycles will be allowed to take place only during these automatic operations. In manual status, wc cycles are also produced by "ring on."

A request for word counter and address counter cycles results from a channel BDW cycle. However, during a BDW cycle, the word counter performs no logic operations. Therefore, it is possible to combine the word counter cycle with the BDW cycle so that both the data transmission and the counter decrementing can be performed concurrently. Operation within the cycle is straight-forward. The word counter outputs are gated to the adders from the rise of "wcc" until 10 time of the BDW cycle; the storage register is reset at A2(D2). The adder outputs have the new address ready by A8 time of the cycle and are sampled into the SR. The word counter is reset OFF at A9 time and the new value transferred from the SR at A11.

Word Counter and Address Counter Cycles

Word counter and address counter cycles (Figure 21) usually occur together since both are directly concerned with data transmission operations. As a result of data being transferred between core storage and an external device, or within core storage itself with a transmit command, both of the counters must be modified by a factor of one. With only one set of adders, it is not possible to do both the decrementing and incrementing within the same cycle. Therefore, two distinct cycles must be used.

Address Counter

The address counter is a 15-position trigger register which accepts information from positions 21-35 of the storage bus. It has multiple functions, but the basic one is that of controlling the place in core storage where data are to be operated on with an I-O device. This occurs during CPX commands while reading or writing data across the interface. As each data word passes through the channel, the address counter is normally incremented by 1 through the adders so that sequentially higher core storage locations are referred to. The logic of the address counter is changed somewhat if the read-backward feature is installed for Hypertape operation. In this case, the address value must be decremented by one each adder cycle.

ltem	System Page	Line Name	Level		BDW	and WCC	A	cc		-
А	37.03.1	BDW Req'd	+ S	3	E-2					
В	37.04.1	B Cycle Dem	+ P	A						
с	37.10.1	B Time	+ N	→→→		٦				
D	39.01.1	Priority Gt	+ S	A-C-10	!					
E	37.03.1	BDW Tgr	+ S	A-D						
F	37.03.2	wcc	+ S	E	I					
G	31.01.1	Storage Reg	+ S	Old Info		M FWC Value	e <i>/////</i>	W	AC Value	
н	31.01.1	Word Cntr	+ S	Old WC Valu	e '////////////////////////////////////	N P				
L	31.04.1	WC Cond Met	+ S	F F			·			
к	31.04.1	WC to Adders	+ S	J J J J J J J J J J J J J J J J J J J		10				
L	31.02.1	Reset SR	- s		J-2 (D2)		R			
м	31.06.1	Adders to SR	+ S			F-8 (D2)		R		
N	31.06.1	Reset on Add	- s			F-9 (D2)				
Р	31.05.1	SR to WC	+ S			F-10	F			
Q	37.03.2	Acc Req'd	+ S		E-5		5			
R	37.03.2	Acc Tgr	+ S			Q				I
S	30.01.1	Address Cntr	+ S		Vold Value			v w	New Value	
т	31.03.1	A9 (D6) ACC Gł	- s			R-T		ā		
U	31.03.1	AC to Adders	+ S			K-1				
v	31.03.1	Reset AC	- s	·						
w	31.04.1	SR to AC	+ S			1		R-T	R	

Figure 21. WCC and ACC Sequence Chart

During non-1-0 operations, the address portion may have meanings other than core storage locations. These more specialized operations will be indicated under "Address Counter Outputs."

ADDRESS COUNTER INPUTS

One input is from the channel sR when the address is modified during an adder cycle. The new value is gated in through A_7 .

The other inputs (Figure 22) to the address counter are either from the CE panel entry keys during a manual operation (A_2) or from the storage bus during a control word cycle (A_1) . Here we must further qualify the operation. The channel is always considered to be in a forward status unless specifically programmed for a BKWD operation with the read-backward optional feature.


While in a normal, forward status, the value that appears at the storage bus during a control word cycle is set into the counter by A_6 . Read-backward operations, however, require that data be stored in sequen-

tially lower core storage locations. This implies subtraction, which is accomplished by using a 1's complement technique. Setting the 1's complement value is done by taking the out-of-phase output of A_1 and gating it via A_4 into the counter. Thus, triggers are turned on corresponding to SB positions which contain 0 bits. Because the AC indicators are taken from the on side of each trigger, the complement value is displayed to the operator.

ADDRESS COUNTER OUTPUTS

The most obvious output is through A_9 to the adders; whether the counter is incremented or decremented depends on the operation (see preceding section on "Address Counter Inputs").

The other outputs of the counter are gated by "rd fwd" at A_{10} or "rd bkwd" at A_{11} . Because these two lines originate from the OFF and ON outputs, respectively, of a single trigger (rd bkwd) one is always active. With a read-backward operation placing the 1's complement in the address counter, it is necessary to



use the off-side trigger output at A_{11} to provide a true count to the logic circuits. When not in read-backward mode, the on-side outputs are gated to the circuits at A_{10} to again reflect a true value.

The AC outputs serve four functions. First, they feed storage bus positions 3-17 to store the address counter value during a store channel (SCH) instruction or channel interrupt command.

Next, they provide a core storage location to the memory address register (MAR) and command counter. Operations which require this function include: CPYP, CPYD, XMT, CTL, CTLR, CTLW, LAR, SAR, TDC, TCM, STC, WTR, TWT, and LIP.

Third, address counter positions 11-17, when loaded from sB 29-35 during a set mode and select (SMS) command, provide signals for setting appropriate indicators. Last, AC positions 12-17 provide a count to be placed in the control counter during a load control counter (LCC) command.

ADDRESS COUNTER CYCLE

The request for an AC cycle is made at A5 time of the BDW cycle and, therefore, immediately follows it. Operation is similar to the other counter cycles with the counter gated to the adders through A10 time. The SR is reset at A2 and sampled again at A8. The address counter is reset at A9 and set to the new value at A11. AC cycles occur during the following commands:

CTLR CTLW CTL CPYP CPYD XMT RING ON (manual operations)

Control Counter

The control counter is composed of six binary triggers. It is the only true counter in the machine and counts down one for each input pulse supplied by the transfer and decrement counter (TDC) command. Being a true binary counter, it does not rely on the half-adders for operation. The control counter is comparable to a small index register and may be set, tested, or decremented by a variety of channel commands.

All trigger positions are reset off as a normal state and may be set to any desired value from 0_8 to 77_8 by means of the load control counter (LCC) command.

The value in the counter can be retrieved by the insert control counter (ICC) command which places the counter contents in one of the assembly register character positions.

CONTROL COUNTER OPERATION

Figure 23 shows the interconnection between position 6 and position 5 of the control counter. For a detailed description and sequence chart on the operation of a binary trigger, refer to Figure 31 and the section on "Assembly Ring Drive."

Assume that position T5 and T6 of the counter contain 3_8 (both triggers are on) and three stepping pulses are supplied to the input of T6. The rise of each pulse causes T6 to change state by activating A_4 , A_3 , and A_4 in that order. The driving pulse for T5 is obtained from the output of A_3 . Because A_3 is active for only half of its input pulses, only one drive pulse (the 2nd one) is sent along to T5. A_{10} allows this pulse to turn T5 off, leaving these two counter positions with a 0_8 value.

Stepping pulses are generated and fed to higher order positions in a similar manner, enabling the counter to handle numbers up to 77_8 .

Adders

The command, address, and word counters in the 7909 do not have the ability, within themselves, to change their current value. They must rely on adders to accomplish the necessary incrementing or decrementing. Only one of the three counters can use the adders during any one machine cycle.

The only requirement of the adders is that they add +1 to the value introduced at the input and because of this only half adders are required to perform the operation. Half adders use only two inputs (i.e, one digit and a possible carry) while full adder circuits use three inputs (i.e., two digits plus a possible carry). Both types of adders, however, produce the same output results: a sum and a carry.

The 15 positions of half adders, as used in the 7909, consist of an AND circuit and an EXCLUSIVE-OR circuit (Figure 24).

A carry output will be available if both an adder input and carry input are present. This function is handled by the AND part of the circuit.

A sum output will be available if one, and only one, of the input sources is active: i.e., there is either an adder input or a carry. Either one and not both is known as an EXCLUSIVE-OR condition. The OE part of the circuit produces the correct sum output for this EITHER-OR condition. The output sum is fed to the storage register as an intermediate buffer while the carry output feeds to the next adder position (Figure 24).




Figure 23. Control Counter




Figure 24. Half Adder Position

Adder Look-Ahead

Look-ahead carry (LAC) circuits (Figures 25 and 26) are used to eliminate the delay caused by a carry having to ripple through all of the adders.

To avoid this delay, the adders are formed into three groups; positions 17-14, 17-10, and 17-6. Carry ripple is reduced to less than $\frac{1}{3}$ of the over-all circuit because it is confined within its own group; any propagation of the carry beyond a particular group is accomplished by the look-ahead circuitry. As seen in Figure 25, use of the LAC also eliminates need for the carry generating AND circuit in the high-order position of each group.

The adders, being designed to add +1 to the input value, always have a carry input to position 17 in the form of a "hot" 1. Therefore, any time there is a 1-bit input to adder position 17, there is also a carry output. If, at the same time, there is a 1-bit input to position 16, there will be a carry output to adder position 15. A 1-bit at position 15 will propogate a carry to adder position 14 where only a sum output is generated. At this point, a position 14 carry output is replaced by the LAC at A_1 .

Note that the final sum outputs of positions 17, 16, 15, and 14 take time to reach their steady state because of the necessary carry inputs from preceding stages. A propogated carry out of the group, however, depends entirely on the individual adder inputs and, therefore, can be determined immediately. The logic of A_1 in Figure 25 or 26 indicates that if there are active inputs at positions 17, 16, 15, and 14, a carry is propogated





Figure 25. Adder Look-Ahead

out of the group. The lack of any input will immediately block this carry. Following are two examples of the above statements:



Carrying the LAC one step further, Figure 26 shows that A_2 immediately causes a carry to adder 9 if inputs 10-17 are active, and A_3 causes a carry to adder 5 if all inputs 6-17 are active.

Switches

Storage Bus In

This 36-position switch provides input paths from the multiplexor for data flow, channel commands, or entries from the CE panel entry keys.

Storage Bus Out

This 36-position switch provides an output path from the data register to the multiplexor for I-O data flow. During store channel (SCH) or store channel diagnostic (SCD) instructions, this switch also gates out information from the various status registers and counters.

MAR Switch In

This 15-position switch provides some of the input gating to the channel command counter. Its basic function is to receive an address from the multiplexor channel address switches during either a reset and start channel (RSC) instruction or transfer in channel (TCH) or leave interrupt program and transfer (LIPT) command. However, the switch circuitry is also used to receive information either from the CE panel (manual operations) or channel address counter (successful channel transfers).




Figure 26. Adder Look-Ahead Grouping

MAR Switch Out

This 15-position switch provides core storage with an appropriate address during each channel reference (B) cycle. This address originates from the channel address counter, command counter, or interrupt address generator.

Character In Switch

This six-position switching circuit is used to gate information into one of the six assembly register character positions. Information can arrive either from the character register or from circuitry within the channel itself. Selection of the appropriate assembly register character position is under control of the assembly ring.

Character Out Switch

This six-position switching circuit is used to gate one of the six assembly register characters to either the character register (through the write translator if installed) or other circuitry within the channel. Selection of the appropriate character is under control of the assembly ring.

Rings

Character Ring

The character ring is a four-stage timing device used to synchronize and control data transfer between the channel and 1-0 adapter. Each service request from the adapter starts the ring; once started, odd and even drive pulses step it through all stages producing four timing pulses. These pulses are used to effect data transfer across the interface lines and also accomplish various other directly connected functions such as: resetting or stopping the assembly ring, initiating data transfer between the assembly register and data register, sending a service response to the adapter, and testing for error and stop conditions.

The four trigger outputs of the character ring (CRT1, CRT2, CRT3 and CRT4) are each three clock pulses in width and require a period of 12 multiplexor clock pulses (2 μ s) to complete one character ring cycle. Output functions are shown in Figure 29.

CHARACTER RING OPERATION

Odd and even ring drive pulses are continuously being generated at O_1 and O_2 respectively (Figure 27). The odd drive pulses actually rise at even clock times but derive their name because of driving odd numbered ring triggers (CRT1 and CRT3). The even drive pulses, conversely, rise at odd clock times (Figure 28) but drive the even numbered triggers (CRT2 and CRT4). Normal status of the ring circuitry is with the CRT4 trigger on (reset on) and the remaining triggers off.

The first even drive pulse after the rise of "request" from the 1-0 adapter turns on the start trigger through A_3 . Three clock pulses later, the odd ring drive turns on CRT1 through A_5 . CRT1 turns on the one start trigger, gates A_6 so that CRT2 can be turned on with the next even ring drive, and turns off CRT4 and the start trigger. Each trigger, in turn, gates circuitry for the next and at the same time resets the previous position. In this manner, the ring continues to ripple through all four positions, ending with CRT4 on.

At CRT4 time a response signal is returned by the channel (50.51.01.1). As a result, the adapter drops "request"; the one start trigger is reset and the ring is again in proper status to handle another character of data.

CHARACTER RING OPERATION—REQUEST FAILURE

During normal operations a request from the adapter starts the character ring (Figure 27) and causes a character to be transmitted on the interface bus lines. "Response" is returned from the channel at CRT4 time and the adapter prepares for the next character transmission. If, during reading, for example, a second character is ready for transmission before the channel has




Figure 27. Character Ring Condensed Logic

returned a response signal, data are arriving at the adapter faster than the channel can accept it. If this condition arises, the adapter drops the old "request" (without waiting for "response") and brings up a second request signal. When the first "request" falls, the one-start trigger is turned off (Figure 27 and 29). The second request arriving before CRT4 time causes a request failure at A_8 .

A character rate too fast for the channel ring to accept properly causes an immediate "stop" to the adapter and a corresponding channel interrupt.

Figure 30 shows sequence chart for request failure.

Assembly Ring

This is a six-position closed serial ring (Figure 33) which controls the gating of appropriate assembly register positions during data transfer between the channel and an 1-0 device. Each of the six trigger posi-

tions of the ring controls a group of six adjacent bits in the assembly register which represent a character or byte of information. Each request for data transfer across the interface causes the character ring to run one cycle. The character ring in turn advances the assembly ring at CRT2. In this manner, characters are stored or transmitted in proper sequence.

In addition to data transfer, the assembly ring outputs also function during insert control counter (ICC) and transfer on conditions met (ICCM) commands.

ASSEMBLY RING DRIVE (Figures 31 and 32)

Figure 31 is the assembly drive circuit as shown on 50.22.01.1 of the 7909 Systems. Non-essential inverters have been eliminated and A_3 and O_6 have been reversed in designation (i.e., O to A and A to O) to aid in the explanation.

The circuit is essentially a DC binary trigger capable of changing its state (ODD or EVEN) with the rise of each

ltem	System Page	Line Name	Level	
А	24.01.1	A0 (D2)	+ S	
В	24.01.1	A3 (D2)	+ S	
с	24.01.1	A6 (D2)	+ S	
D	24.01.1	A9 (D2)	+ S	╟┈┈┊┈┍┑╎╴╶┊╴┍┑╎
E	24.01.1	Odd Drive	+ S	
F	24.01.1	Even Drive	+ S	
G	51.01.1	Request	+ S	
н	25.02.1	Start	+ S	F-G K
ſ	25.02.1	One Start	+ S	G G
к	25.01.1	CRT 1	+ S	
L	25.01.1	CRT 2	+ S	F-K M
м	25.02.1	CRT 3	+ S	E-L N
N	25.02.1	CRT 4	+ S	К Б-М

Figure 28. Character Ring Sequence Chart

	Read Or Write	Write Only	Read Only
Start	Gate ON CRT 1	Set C Reg on Write	Set C Reg on Read
CRT 1	Turn OFF Start Turn ON Resp Gate Gate ON CRT 2 Reset AS Reg on ASR 6 Reset End of Word ASR 6	ASR 6 – Turn ON Dem Sync Step Assem Ring Drive	
CRT 2	Gate ON CRT 3 Gate Out AS Ring Drive Turn OFF CRT 1		
CRT 3	Turn OFF CRT 2	Turn ON Write Stop if: AS Ring 1 DR Not Loaded Not Dem Gate	Data Accept Step AS Ring Drive If AS Ring 6 - Turn ON Dem Sync
CRT 4	Gate ON Start Turn OFF CRT 3		Request Failure if: One Start is OFF and Reques is UP (Character rate too fast for channel)

Figure 29. Character Ring Functions

Item	System Page	Line Name	Level	
A	24.01.1	Odd Drive	+ S	
В	24.01.1	Even Drive	+ S	
с	51.01.1	Request	+ S	┝╌╍╌┼╍╌┼╍╌┼╴╴┆
D	25.02.1	Start	+ S	
E	25.02.1	One Start	+ S	
F	25.01.1	CRT 1	+ S	
G	25.01.1	CRT 2	+ S	
н	25.02.1	CRT 3	+ S	A-G J
ſ	25.02.1	CRT 4	+ S	F B-H
к	25.02.1	Request Failure	+ S	
L	80.02.1	Intfc Ck	+ S	

Figure 30. Request Failure Sequence Chart




Figure 31. Assembly Ring Drive Circuit (Binary Trigger)




Figure 32. Assembly Ring Drive Trigger Sequence Chart for Read

input drive pulse. In addition, it can be initially reset to the opp status. O_5 and O_6 are the outputs which indicate the present state of the trigger. Either point D or E will be up at any one time, but not both points. A_3 and A_4 affect the outputs of O_5 and O_6 under control of A_1 , and A_2 , and the input drive pulse. A_1 and A_2 are essentially gate switching circuits which allow the input drive pulse to alternately affect A_3 and A_4 .

When the reset pulse goes minus (-S) at point A, the output of O₆ (point E) rises to +S. This causes the output of O₅ (point D) to go minus because both C and E are at an up level; the trigger is now in the opp state. From the time that "reset As ring" goes plus until a new reset is generated, point A has no further effect on the circuit operation and is, therefore, omitted from subsequent discussions.

During the periods when there are no incoming character ring trigger (CRT) drive pulses, points C and F are at a +S level and, therefore, cannot affect either O_5 or O_6 . As a result, the trigger continues to maintain its present state.

Assume that the trigger has been reset (as explained above) and is in the OFF (ODD) status. As a result, points E and F are both at +S and fully condition A_2 . Point H is minus and blocks A_4 . Under the same initial conditions, points C and D are at -S and +S, respectively; the A_1 output, point G, is at a plus level and successfully gates A_3 . The next CRT pulse which arrives at the circuit input, therefore, finds A_4 blocked but A_3 receptive. The final result is that point C goes minus for the duration of the pulse, O_5 is impulsed, and point D rises to a +S level indicating an EVEN status. Point D also degates O_6 causing E to go minus, and the trigger has completely reversed status.

The next CRT pulse finds A₃ blocked, but A₄ cir-

cuitry is active to condition O_6 , and the trigger reverses to its original (ODD) status. The reversing continues with each new CRT pulse or until reset at point A.

ASSEMBLY RING OPERATION

Reset status of the ring (resulting from O_1 —Figure 33) is with assembly ring (AR) position 6 on, the remaining trigger positions off, and the assembly ring drive trigger reset to the ODD status.

Each service request from the 1-0 adapter turns on the character ring start trigger (Figure 27) and produces the necessary CRT1, CRT2, CRT3, and CRT4 pulses to time the data flow. Note (Figure 34 or 35) that CRT2 or "write start" causes the assembly ring drive pulse at A_{10} or A_{11} to step the ring just prior to its use; i.e. first "write start" steps the ring from AR6 to AR1, then "request" causes CRT2 to step it from AR1 to AR2, and so on. Each trigger position when turned on gates the drive circuit for the next trigger in line, and, at the same time, resets the previous position. In this manner, the ring continues to ripple in a closed sequence throughout the entire period of data transmission.

At every CRT1 on write or CRT3 on read the assembly ring drive trigger reverses and is in proper status to step the assembly ring at the next data transfer request.

During normal operations, ARI gates positions S-5, AR2 gates 6-11, ... and AR6 gates 30-35. This is accomplished at A_{13} , A_{15} , ... A_{23} (Figure 33). If the readbackward feature is operative on the channel, characters must be gated into the assembly register in reverse order. The assembly ring continues to step in the normal fashion; however, the assembly ring output lines are gated from the ring triggers in reverse order. For example: "As ring 6" is produced at A_{22} by the output of AR1.




Figure 33. Assembly Ring Condensed Logic

Item	System Page	Line Name	Level	
A	51.01.1	Request	+ S	
В	25.02.1	Start	+ S	
С	25.01.01	CRT 1	+ S	
D	25.01.1	CRT 2	+ S	
E	25.02.1	CRT 3	+ S	
F	25.02.1	CRT 4	+ S	
G	22.01.1	Odd Gate	+ S	E E
н	22.01.1	Even Gate	+ S	
٦	22.01.1	Odd AR Drive	+ S	D-G
к	22.01.1	Even AR Drive	+ S	
L	23.01.1	Assembly Ring 1	+ S	
м	23.01.1	Assembly Ring 2	+ S	К-Ц
N	23.02.1	Assembly Ring 6	+ S	

Figure 34. Assembly Ring Sequence Chart For Read

Item	System Page	Line Name	Level	BDW	ACC			
Α	16.01.2	Operational	+ S					
В	62.01.1	Write Contr	+ S					
с	52.02.1	Not End Resp	+ S					
D	16.01.1	Not Sel Gate	+ S					
Ε	37.03.2	Acc Req'd	+ S	╞───┚╎			·	
F	37.05.1	A0 (D3)	+ S	┝╾╍┓		┝━━┓ ┤──┖╌┼───┤		
G	62.01.1	Write Start	+ S	A-B-C-D-E-F	┝━┓╵ ┦━┓ _{───┤}			I
н	23.02.1	AS Ring 6	+ S	େ-ହ	 			
J	23.01.1	AS Ring 1	+ S	н			K	
к	23.01.1	AS Ring 2	+ S	 	 		P	
L	51.01.1	Request	+ S					
м	25.02.1	Start	+ S	 				
N	25.01.1	CRT 1	+ S				M	
Ρ	25.01.1	CRT 2	+ S		İ		N	
Q	22.01.1	Odd Gate	+ S				B-N	
R	22.01.1	Even Gate	+ S		 		B-N	

Figure 35. Assembly Ring Sequence Chart For Write

Since the introduction of large scale IBM computer systems, there have been two modes of operation: binary and BCD. Both have advantages. Data outputs from one system, however, must be readily available to another whether or not that second system operates in the same mode. BCD has been established as the common mode of exchange; the responsibility for conversion from BCD to binary and vice versa, therefore, falls on the binary system. As a result, the 7909 channel may contain additional circuits to accomplish this translation for data either arriving at the channel input or data on the way to an attached 1-0 device.

This BCD translation, performed on both input and output data, is concerned primarily with zoning; AB bit zoning is converted to an A bit, A bit zoning is converted to AB bits, and B bit zoning remains unchanged. In addition, however, certain special configurations are also changed to conform to a new simplex BCD standard as shown in Figure 36.

Core Storage	Simplex BCD
BA 8421	BA 8421
00 0000	00 1010
00 1010	01 0000
00 Other	0 0 No Change
0 1 Any	11 No Change
10 Any	10 No Change
11 0000	00 0000
11 Other	01 No Change

Figure 36. Simplex BCD Translation

As stipulated in simplex I-O interface standards, the byte parity will always be ODD regardless of binary OT BCD mode of operation.

In the tape BCD conversion system there is a shortcoming in that one character, the BCD zero, cannot always be written and later re-read to its original form. Note in Figure 37 that both the 000 000 and 001 010 bit combinations produce the same tape BCD character. At this point there is no way of identifying what the original character was. When either of these tape BCD bit combinations is read into memory, a 000 000 character results and distinction between the two initial characters has been lost. Printers of the 407-type cannot make full use of the 64 possible bit combinations. Therefore, in most previous applications, this did not present problems; the 001 010 was considered an illegal combination of bits for BCD conversion.

Newer system printers and output devices have the

ability to utilize the entire 64 possible characters formed by the B-A-8-4-2-1 bit combinations. As a result, the simplex BCD standard was devised to circumvent the short-coming of the tape BCD format just discussed. The changes are minor, but significant, and are summarized in Figure 36.

The 7909 Data Channel provides only simplex BCD conversion; for comparison purposes, however, a complete conversion chart for both simplex and tape BCD translation is shown in Figure 37.

Translators

Write Translators

The write translator circuitry is installed with the BCD optional feature. The function is to translate characters from the assembly register into simplex BCD format before sending them to the character register for transmission to the I-O adapter. If BCD mode is not specified, the translators have no effect and the character arrives at the write bus unaltered. The translators are not active during the transfer of control data.

Write Translation

Write translation (Figures 38 and 39) requires that the B, A, 8, and 2 bit lines be broken and modified by the translator circuitry. As an example, the "8 data line out" between O_3 and A_{10} (Figure 38) is broken at the dotted area and wired to the translator. The 4 bit and 1 bit circuits must feed the translator but the direct lines from O_4 to A_{11} and O_6 to A_{13} remain intact. (See Figure 79 for comparison of circuitry without BCD translator.)

Translation must begin as soon as possible because of the transition time necessary for the output lines to reach their proper levels. The character to be translated from the assembly register is available as soon as the assembly ring is advanced by the 1-0 service request. At CRT3 time, the translator outputs are valid and gated to the character register by the set C register on write line.

Read Translators

This translator circuitry is installed with the BCD optional feature. The function is to analyze simplex BCD characters as they arrive at the input read bus and

Core S	torage Character	Tape BCD C BA8 421	Simplex BCD C BA8 421	Character BCD	IBM Card Code	Core Storage Character	Tape BCD C BA8 421	Simplex BCD C BA8 421	Character BCD	IBM Card Code
	101 011	0 101 011	1 101 011	\$	11-8-3	001 011	1 001 011	0 001 011	=	8-3
	101 100	1 101 100	0 101 100	*	11-8-4	001 100	0 001 100	1 001 100	1	8-4
	101 101	0 101 101	1 101 101	C	11-8-5	001 101	1 001 101	101 100 0	:	8-5
	101 110	0 101 110	011 101 1	;	11-8-6	001 110	1 001 110	0 001 110	>	8-6
	101 111	1 101 111	111 101 0	\bigtriangleup	11-8-7	111 100	0 001 111	1 001 111	$\sqrt{-}$	8-7
	110 000	1 010 000	1 000 000	BLK	No Punch	010 000	0 110 000	1 110 000	+	12
	110 001	0 010 001	1 010 001	/	0-1	010 001	1 110 001	0 110 001	А	12-1
	110 010	0 010 010	1 010 010	S	0-2	010 010	1 110 010	0 110 010	В	12-2
	110 011	1.010.011	0 010 011	т	0-3	010 011	0 110 011	1 110 011	с	12-3
	110 100	0 010 100	1 010 100	U	0-4	010 100	1 110 100	0 110 100	D	12-4
	110 101	1 010 101	0 010 101	V	0-5	010 101	0 110 101	1 110 101	E	12-5
	110 110	1 010 110	0 010 110	W	0-6	010 110	0 110 110	1 110 110	F	12-6
	110 111	0 010 111	1 010 111	×	0-7	010 111	1 110 111	0 110 111	G	12-7
	111 000	0 011 000	1 011 000	Y	0-8	011 000	1 111 000	0 111 000	н	12-8
	111 001	1 011 001	0 011 001	Z	0-9	011 001	0 111 001	1 111 001	1	12-9
	111 010	010 110 1	0 011 010	+	0-8-2	011 010	0 111 010	1 111 010	?	12-0
	111 011	0 011 011	1 011 011	1	0-8-3	011 011	1 111 011	0 111 011		12-8-3
	111 100	001 110 1	0 011 100	(0-8-4	011 100	0 111 100	1 111 100)	12-8-4
	111 101	0 011 101	1 011 101	Υ	0-8-5	011 101	1 111 101	0 111 101	E	12-8-5
	111 110	0 011 110	1 011 110	١	0-8-6	011 110	1 111 110	0 111 110	<	12-8-6
	111 111	1 011 111	0 011 111	+++	0-8-7	011 111	0 111 111	111 111 1	#	12-8-7
	000 000	0 001 010	010 100 1	0	0	100 000	1 100 000	0 100 000	-	11
	000 001 1	1 000 001	0 000 001	1	1	100 001	0 100 001	1 100 001	J	11-11
	/ 010 000	1 000 010	0 000 010	2	2	100 010	0 100 010	1 100 010	ĸ	11-2
	110 000	0 000 011	1 000 011	3	3	100 011	1 100 011	0 100 011	L	11-3
	000 100 \	1 000 100	0 000 100	4	4	100 100	0 100 100	1 100 100	м	1-4
	000 101 \	0 000 101	1 000 101	.5	5	100 101	1 100 101	0 100 101	Ν	11-5
	000 110	0 000 110	1 000 110	6	6	100 110	1 100 110	0 100 110	0	11-6
	000 111	\ \ \	0 000 111	7	7	100 111	0 100 111	111 001 1	Р	11-7
	000 100	000 100 1	0 001 000	8	8	101 000	0 101 000	1 101 000	Q	11-8
	001 001	* \ 0 001 001	1 001 001	9	9	101 001	1 101 001	0 101 001	R	11-9
	001 010		0 010 000	К	8-2	101 010	1 101 010	0 101 010	1	11-0
	* See text for thi	s conversion								

Figure 37. Character Coding and Translations




Figure 38. Write BCD Translation




Figure 39. Write BCD Translator

translate them into the correct computer core storage code. If BCD mode is not specified, the translators have no effect and the character arrives at the assembly register unaltered. The translators are not active during the transfer of sense data.

Read Translation (Figures 40 and 41)

Without BCD mode, the input data (for a B bit) are fed directly from the character register to A_{19} (Figure 40).

When the BCD optional feature is installed, however, these direct lines are broken and the translator circuitry is inserted (see Figure 79 for comparison). Note that only the B, A, 8, and 2 bit lines require conversion. Even though the 4 bit and 1 bit conditions are required in the translator, their input paths remain unbroken from character register 4 to A_{22} and character register 1 to A_{24} , respectively.




Figure 40. Read Simplex BCD Translation

Inputs from the adapter are gated to the character register through AND circuits 1-6 by "data in" and through AND circuits 7-12 by "set C register on read."

Translator circuits require transition time for the final outputs to reach their correct values; by CRT3 time of a service request, the outputs are valid and gated to the assembly register by "data accept."


If the channel is operating in binary mode, the translators have no logical effect on the character and the bit configuration arrives at the assembly registers exactly as received on the read bus. Note that even though odd parity is sent by the I-O adapter, no attempt is made to check the validity of the input character.


Parity Bit Generation


Simplex 1-0 interface standards specify odd bit redundancy for either binary or BCD mode of operation. Parity bit generation (Figures 38, 39 and 42) therefore, consists essentially of counting the bits; if the count is even, generate a parity bit for the write bus; if odd, suppress a parity output.


This counting is accomplished by two EXCLUSIVE OR circuits (Figure 42) which begin operation at the same time that the character is initially available and fed to the character register. Note that the bit count is of the character *before* translation. OE_1 counts the 1, 2, 4, 8 bits and feeds OE_2 where the A and B bits are added. "BCD trans parity" is inserted at OE_2 to compensate for the case where the translator determines that an AB zone bit combination is being converted to an A bit as for example in the characters /, S-Z, and some special characters.

One other combination also occurs where the number of bits is changed by the translator; this is the conversion of an 8-2 bit to an A bit. The parity circuitry (OE_1 and OE_2) detects an even count and generates a parity output. However, in this special case, A_3 is blocked by "BCD write spare," the character register P trigger is not set ON, and the A bit alone is sent to the 1-0 adapter.









Computer Instructions

The instruction format is the same as that contained in the Reference Manual, *IBM 7090 Data Processing System*, Form A22-6528. Symbols used are:

C = Count Field

F = Indirect Addressing Flag

T = Index Register Tag

Y = Address Field

Reset and Start Channel—RSCA



Cyclic Makeup: I - L - E(ECW) - I(CCC) - CMMD

On execution of this instruction (Figures 43 and 44), the channel is selected and reset and takes its next command from location Y. The instruction is interlocked against channel activity. If the instruction is executed while the channel is busy, its execution is delayed until the channel is in wAIT status.

Instruction codes for other channels are:

0540	RSCB — Reset and Start Channel B
+0541	RSCC —Reset and Start Channel C
-0541	RSCD-Reset and Start Channel D
+0542	RSCE —Reset and Start Channel E
-0542	RSCF —Reset and Start Channel F
+0543	RSCG-Reset and Start Channel G
-0543	RSCH-Reset and Start Channel H

Operation

The reset and start channel instruction takes the channel out of wait status and starts it in operation by loading the command specified by positions 21-35 of the RSC.

At 7 time of the I cycle "POD 54," "PR-7," and "select channel X" are sent from the computer to the various channels. The unique line is "select channel" which is specifically decoded for the intended channel (e.g., select channel A).

The following L cycle tests the status of the channel's wait trigger. If the channel is not in wait status, the computer hangs in L-time at this point until the channel has finished operation. Execution of a WTR or TWT command turns on the wait trigger and allows a proceed to E signal to be returned to the computer. During this last L cycle, the channel command counter is reset and made ready to receive the new address during the early part of the following E cycle. The computer proceeds to an E cycle and a core storage reference is made to the location specified in positions 21-35 of the Rsc instruction. This location contains the command which is to be loaded into the channel and executed. During the early portion of this E cycle, MAR contains the core storage address. An A0(D3) pulse in the channel samples the MAR contents and places the contents into the command counter so that the channel can proceed sequentially from this new address. In most respects, this E cycle functions like the BCW cycle, used to step sequentially through the channel program. The operation register, word counter, and address counter are reset at E2(D4) and set again to new values from the storage bus at 7 time, and a command counter cycle is requested.

The wait trigger is reset at E8 time and "channel in use" is sent back to the computer. At the same time, the trap sync trigger is reset to prevent trapping if the channel had gone into wait status because of a TWT command. The RSC instruction also forces a "check reset" during the E cycle to reset the check condition register.

E time causes the computer to end operation and proceed to the next I cycle. The channel's next cycle is a command counter cycle (ccc) followed by a CMMD cycle, and the new command is executed in a normal manner.

7090 COMPATABILITY MODIFICATION

A 7909 channel attached to a 7090 system requires a slight modification to the 7090 B time circuitry. A 7607 reset and load instruction (+0540) always executes immediately with an I-L-E cycle and makes no provision for servicing B-time requests during L time. A 7909 reset and start instruction (+0540) can hang in L cycles for a time, dependent on channel activity. The circuit modification now allows B time to occur during the L time of a primary op 54 instruction.

Start Channel—STCA



Cyclic Makeup: 1 - L - E - BCW - CCC - CMMD

Execution of this instruction (Figures 43 and 45) is delayed if the channel is not in wait status. If in wait




Figure 43. RSC/STC Flow Chart

ltem	System Page	Line Name	Level	1	L L		E		1 (CC	CC)	(Cmmd)
				<u> </u>								
A	20.02.1	Wait Cmmd	+ S				Н					
В	20.09.1	Wait Tgr	+ S					8		 		
с	21.01.1	POD 54	+ P									
D	21.01.1	PR 7	+ P	-»-						\ 		
E	21.01.1	Select Chan	+ P	╞╼╌┼┚━━								
F	21.01.1	Reset Start	- s								l	
G	36.02.1	Proceed to E	+ P		B-F-3	C-D	5			 	ا 	
н	21.01.1	RL Gate	+ S			C-D	-E E Tir	me		ļ		
J	37.01.1	BCW-RL Gate	+ S	 		н-Q						
к	13.01.1	MAR Sample	+ S			н	▲ 0 (D3)					
L	80.02.1	Check Reset	- S				H (D3)					
м	60.01.1	Reset OP, WC, AC	- S				J 2 (D4)			 		
Ν	71.01.1	SB ≯ OP,WC,AC	- + S	l	_			J 		 		
P	20	New Cmmd	+ S					7 (D3)				
Q	37.01.2	CCC Req'd	+ S				J-5		5			
R	37.01.2	CCC Tgr	+ S		<u> </u>			- Q		L		
S	20.05.1	Cmmd Cycle	+ S					l		R-10		

Figure 44. RSC Sequence Chart

status, the channel is started and takes its next command from the address part of the wait command.

Instruction codes for other channels are:

-0544	STCB —Start Channel B
+0545	STCC—Start Channel C
-0545	STCD—Start Channel D
+0546	STCE —Start Channel E
-0546	STCF —Start Channel F
+0547	STCG—Start Channel G
-0547	STCH—Start Channel H

Operation

At 7 time of the I cycle "POD 54," "PR 7," and "select channel X" are sent from the computer to the various channels. "Select channel" is the one line which is decoded in the computer for a specific channel (e.g., select channel A).

The following L cycle tests the status of the channel's wait trigger. If the channel is not in wait status, the computer hangs in L time at this point until the channel has finished operation. Execution of a TWT command turns on the wait trigger, placing the channel in wait status; if the channel is enabled for cw traps, an I-O end operation signal is returned to the computer and the STC instruction is effectively NO-OP'ed by ending operation in L time. The computer proceeds to I time and a channel trap is initiated.

Execution of a WTR command or a TWT command with the channel not enabled for cw traps also turns on the wait trigger and sends a proceed to E signal to the computer. E time of the sTC resets the wait trigger at 8 time, resets the command counter at E5(D4), gates the address counter to the command counter and MAR, and requests a BCW cycle. The trap sync trigger is also reset at 8 time of this E cycle. (This trigger would be on if a TWT command had just been executed with the channel disabled for cw traps.) E time causes the computer to end operation through normal circuitry and proceed to the next instruction.

ltem	System Page	Line Name	Level		E	(BCW)	I (CCC)	(Cmmd)
Α	20.02.1	Wait Cmmd	+ S		s			
В	20.09.1	Wait Tgr	+ S					1
с	21.01.1	POD 54	+ P	→				
D	21.01.1	PR 7	+ P	│ <mark>≫</mark> ∔┘──┤				
E	21.01.1	Select Chan	+ P	»¦			┝╍╍┥	
F	21.01.1	Start	~ S	C-D-E	1	i		
G	36.02.1	Proceed to E	+ P	B-F-3 → C-D	5 			
н	21.01.1	Start Cntl	+ S		E Time			1
ſ	20.03.1	Reset CC on Tr	- S					
к	20.08.1	Transfer Gate	+ S		/	┝ ─── ┿ │		
L	36.01.1	Cmmd Req'd	+ S	Н	L-3	2		
м	37.01.1	BCW Req'd	+ S		к-м I			
N	12.01.1	AC->MAR	+ S		к-м	┍╶┊──		
Р	12.01.1	AC->CC	+ S			h a		
Q	37.10.1	B Time	+ N	≫ ↓ ↓ ↓	M M-Q			<u> </u>
R	37.01.1	BCW Tgr	+ S		┟───╁──┚			
S	37.01.1	BCW-RL Gate	+ S			L S 2 (D4)		
т	60.01.1	Reset OP, WC, AC	- S		1			
U	71.01.1	SB→OP,WC,AC	+ S		<u>_</u>	7 (D3)		
V	20	New Cmmd	+ S				1	
W	37.01.2	CCC Req'd	+ S			S-5		
х	37.01.2	CCC Tgr	+ S		1	i w		
Y	20.05.1	Cmmd Cycle	+ S		L_i		X-10	

Figure 45. STC Sequence Chart

The BCW cycle is obtained through normal priority and B time circuitry. During this cycle the operation register, word counter, and address counter are reset at B2(D4) and set again with the new command from the storage bus at 7 time. The following cycle (ccc) increments the command counter and initiates a CMMD cycle. During the command cycle the new command is executed in a normal manner.

Store Channel—SCHA



Cyclic Makeup: 1 - е

Execution of this instruction (Figures 46 and 47) causes




Figure 46. SCH/SCD Flow Chart




Figure 47. SCH/SCD Sequence Chart


the specified channel to be selected and that channel's command counter to be placed in positions 21-35 of location Y. The channel's address counter contents are placed in positions 3-17 of location Y. Positions S, 1, 2, 18, 19, and 20 of location Y are cleared.

Instruction codes for other channels are:

-0640 + 0641	SCHB —Store Channel B SCHC —Store Channel C
0641	SCHD—Store Channel D
+0642	SCHE —Store Channel E
-0642	SCHF — Store Channel F
+0643	SCHG—Store Channel G
-0643	SCHH—Store Channel H

The store channel instruction samples the channel's address counter and command counter concurrently with channel operations. The A0(D8) sample pulse occurs at a time when the counters are not being changed. The value of the command counter is dependent on which channel cycle is functioning at the time of the scH and may be the address of the command being executed, the next sequential address, or the address of a successful transfer.

Store Channel Diagnostic—SCDA



Cyclic Makeup: 1 - E

The store channel diagnostic instruction (Figures 46 and 47) samples the contents of the control counter and eleven status conditions of the machine and stores their indications in positions S-16 of location Y. This sampling is done concurrently with channel operations and does not affect the operations in any way.

Instruction codes for other channels are:

-0644	SCDB —Store Channel Diagnostic B
+0645	SCDC —Store Channel Diagnostic C
-0645	SCDD—Store Channel Diagnostic D
+0646	SCDE —Store Channel Diagnostic E
-0646	SCDF —Store Channel Diagnostic F
+0647	SCDG—Store Channel Diagnostic G
0647	SCDH—Store Channel Diagnostic H

Execution of this instruction causes the specified channel to be selected; the contents of location Y are replaced by bits to indicate the status of the following channel triggers:

Channel Trigger	Location	
Control Counter 1-6	S-5	
I-O Check	6 \	
Sequence Check	7)	
Unusual End	8 (Check Condition
Attention 1	9 (Register
Attention 2	10	
Adapter (Interface) Check	11 /	
Prepare to Read	12	
Prepare to Write	13	SCD Status
Read Status	14	Register
Write Status	15	riegister
Interrupt	16	

The contents of positions 17-35 cannot be guaranteed.

Enable-ENB

	+0564	F	Т		Y	
S, 1		11 12-13 14 17	18-20	21		35

Cyclic Makeup: 1 - E

When this instruction (Figures 48 and 49) is executed, the contents of location Y determine if a trap and wait (TWT) command may cause a trap operation. Execution of each enable instruction cancels the effect of a previous enable instruction. A channel may be disabled (traps will not occur) by executing an enable instruction whose operand contains a zero in the proper position.

Trapping signals are controlled as follows:

Signal Due to	Channel	Effective if a 1 in Position
Trap and	Α	35
Wait Command	В	34
	С	33
	D	32
	E	31
	\mathbf{F}	30
	G	29
	\mathbf{H}	28




Figure 48. Enable Flow Chart





Figure 49. Enable Sequence Chart

Execution of a trap inhibits all further traps until a new enable instruction is executed or a restore channel trap instruction is executed. Depression of the reset or clear key or execution of a reset channel (RIC) instruction also disables the data channel.

This instruction can occur simultaneously with channel operations. "Enable" is sent to all channels at I7 time; the channel cw trap addresses are detected in the multiplexor and sent to the corresponding channels at approximately E6 time. Early in the E cycle (2 time) the enable trap triggers for all channels are reset; at 8 time all enable trap triggers are turned on where there is a corresponding address from the multiplexor. At 8 time, therefore, all channels with an active address are enabled; those with no active address are disabled.

If the trap sync trigger is on (50.20.12.1) as the result of a TWT command, the channel immediately begins trapping procedures.


Restore Channel Traps—RCT




Cyclic Makeup: 1 - L


The restore channel trap instruction (Figures 50 and 51) allows traps to occur as specified by the previous enable instruction. Since the address portion of this instruction is part of the operation code, modification by an index register may change the operation.

The computer's restore trigger (Figure 50) is turned on with an enable instruction and is turned off when a trap or an interlock reset occurs. Other traps are inhibited at A_2 until the restore trigger is turned on again by the restore channel trap or other enable instruction.










The RIC (Figures 52 and 53) resets all conditions in the channel to normal initial status and also sends a reset pulse to the I-O adapter. The instruction is not interlocked against channel activity. If data transmission is taking place when an RIC occurs, validity of the data already transmitted cannot be guaranteed.

Instruction codes for the other channels are:

+0760-2350	RICB —Reset Channel B
	MCD — Reset Chaimer D
+0760-3350	RICC—Reset Channel C
+0760-4350	RICD—Reset Channel D
+0760-5350	RICE —Reset Channel E
+0760-6350	RICF —Reset Channel F
+0760-7350	RICG—Reset Channel G
+0760-10350	RICH—Reset Channel H








Figure 51. Restore Channel Trap Flow Chart

The execution of this instruction takes the 7909 channel out of operation and causes a complete reset. The channel is placed in wait status by resetting the wait trigger on; the assembly ring is reset to position 6; the character ring is reset to position 4; and all other triggers, registers, and counters are reset to the normally OFF position. In addition, a 6 μ s operational out signal is sent to the I-O adapters for use as a reset pulse for its circuitry and attached I-O devices; the specific function, however, depends on the particular adapter.





Item	System Page	Line Name	Level		Ĺ				
A	63.01.1	Select Chan	+ S			,			
В	63.01.1	Sense CP Adr	+ N	*					
с	63.01.1	Unit Adr 10] [»					;
D	63.01.1	Chan Reset	- S		A-B-C I L Time		· · · · · · · · · · · · · · · · · · ·	1 	
E	63.01.1	Operational Out	- C	»	D	6	usec —		

Figure 53. RIC Sequence Chart

7909 Channel Commands

All channel commands are decoded in the channel's operation decoder. Five bits define the command: S, 1, 2, 3 and 19. Note, however, that position 3 is located in the decrement portion of the word. Commands which do not require the decrement portion of the word can use this position for decoding purposes. Other channel commands that require either a full or partial decrement field (such as CPYP, CPYD, TCM, ICC, or XMT) cannot use position 3 bit for operation decoding. Bit configurations for the commands are shown in Figure 54.

Formats for these commands are shown in Figure 55 and use the following field nomenclature:

Y — Address

C --- Count

M — Mask


F — Indirect Address Flag

N — Non Transmit

If position N(4) of the commands CTL, CTLW, or CTLR is a 1, the order is not sent to the 1-0 unit.

Command Cycle

With the logical capabilities of the 7909 Data Channel, a cycle must be designated as the time when the functions of the command are executed. The command (CMMD) cycle, therefore, is comparable to the logic (L) cycle of the attached 7090 or 7094 Data Processing System. A control word cycle (BCW or ECW) in the channel





Op	oerati	on Cod	e		- <u></u>	Mnemonic	Command
	0 - 7		0/4	0/2	Octal		
s	1	2	3	19			
0	0	0		0	000	WTR	Wait and Transfer
0	0	0		1	002	XMT	Transmit
0	0	1		0	100	TCH	Transfer in Channel
0	0	1		1	102	LIPT	Leave Interrupt Program and Transfer
1	0	0		0	400	CPYP	Copy and Proceed
1	0	1		0	500	CPYD	Copy and Disconnect
1	0	1		1	502	TCM	Transfer on Conditions Met
1	1	1.		1	702	ICC	Insert Control Counter
0	1	0	0	0	200	CTL	Control
0	1	0	0	1	202	CTLR	Control and Read
0	1	0	1	0	240	CTLW	Control and Write
0	1	0	1	1	242	SNS	Sense
0	1	1	0	0	300	LAR	Load Assembly Register
0	١	1	0	1	302	SAR	Store Assembly Register
0	1	1	1	0	340	TWT	Trap and Wait
1	1	0	0	1	602	LIP	Leave Interrupt Program
1	1	0	1	0	640	TDC	Transfer and Decrement Counter
1	1	0	1	1	642	LCC	Load Control Counter
-1	1	1	0	0	700	SMS	Set Mode and Select

Figure 54. 7909 Commands

can be compared to I time in the computer; it is during this period that a new command is received from core storage and set into the various counters and registers.

Each time a command is received, the command counter must be stepped +1 to locate the next sequential command in core storage. This stepping requires a command counter cycle (ccc) for operation with the adders and occurs before the execution of the command. A sequence of cycles not requiring I-O data transmission is:

Generally, each channel command requires only one CMMD cycle to either initiate or complete its execution. Exceptions to this, however, are the LIP command which performs two distinct steps during its execution and, therefore, requires two CMMD cycles; and the XMT command which requires two CMMD cycles for each word transmitted.

Control—CTL

20	N	FOY	
ŝ, 1	34 5	17 18 19 20 21	35

Cyclic Makeup: BCW - CCC - CMMD - BDW - ACC The control command (Figures 56 and 57) sends information contained in c (\mathbf{x}) to the I-O adapter, starting with the high-order character, and continues until an end signal is received from the adapter or until the channel is reset. If more than one word location is needed to transmit all data required, the next word is taken from location Y + 1, and so on. This process continues until an end signal is received; the next command is then taken from the storage location following the control command. If N is a 1, the channel proceeds to the next sequential command.

Data words are sent to the adapter in a normal manner but the adapter is conditioned to treat this data as orders rather than data to be sent to an I-O device. No copy commands are required for this data transmission; data words are taken sequentially from the address specified by the CTL command. This continues until an end or unusual end signal is received from the adapter. Normally one or two data words will suffice but this is entirely dependent on the particular adapter. Some typical orders are: select TU, rewind, and set density, for Hypertape; seek, six-bit mode, release, for 1301 Disk Storage.

The operation register, word counter, and address counter are set during the BCW cycle. The S, 1, 2 bit positions immediately decode "interface CMMD" so that a possible sequence check can be detected at the beginning of the next cycle. This next (ccc) cycle increments the command counter and if a sequence check is appropriate (read, write, or sense trigger is on), it prevents execution of the CTL command, and causes a channel interrupt. The sequence check trigger turned on causes interrupt condition on 50.80.01.1. This causes inhibit commands (50.80.03.1) which immediately blocks the operation register decoders and prevents turning on the control gate trigger (50.20.07.1).

If there are no check conditions, the CMMD cycle turns on the control gate trigger. This operation involves data transmission to the adapter; therefore, the channel is placed in write status and a BDW cycle requested.

At the time of the first BDW cycle, "data register loaded" (50.38.01.1) causes the select gate trigger (50.52.02.1) to be turned on. The output from this trigger gates "control gate" (50.20.07.1) and sends a control signal across the interface.

From this point, data transfer is on a demand-response basis until an end condition is received from the adapter. Each BDW cycle is immediately followed by an address counter cycle (50.37.03.2) to increment the address counter. The word counter performs no logic and, therefore, is not decremented during the BDW cycle. Details on data flow and end conditions are covered in another section of this manual. End condition resets the control gate trigger and initiates a BCW cycle request for the next sequential command.

The N (4) position of CTL, CTLW, or CTLR is recognized in the channel by the output of word counter position 4 on control word cycles. Storage bus positions 3-17 are set into the word counter on BCW cycles and position 4 is used to perform the following functions:

1. Gates on control BCW gate (50.36.01.1), which in turn sets BCW required (50.37.01.1) and turns on the demand delay trigger (50.35.02.1).

2. Prevents turning on control gate trigger during the CMMD cycle (50.20.07.1).

3. Prevents interface command recognition (50.20.-03.1).

Control and Write—CTLW



Cyclic Makeup: BCW - CCC - CMMD - BDW - ACC A control and write command (Figures 56 and 57) sends control data (orders) to the adapter and conditions the channel for a write operation in two steps. The control




Figure 56. CTL/CTLW/CTLR/SNS Flow Chart (Sheet 1)

58




Figure 56. CTL/CTLW/CTLR/SNS Flow Chart (Sheet 2)

ltem	System Page	Line Name	Level	BCW	ссс	Cmmd	BDW		
A	37.01.1	BCW-RL Gate	+ S	A _ 2 (D4)	 				
В	60.01.1	Reset OP, WC, AC	- s		1		<u> </u>		
с	71.01.1	SB→OP,WC,AC	+ S	IA 17 (D3)					
D	20.03.1	Interface Cmmd	+ S						I
E	20.03.1	Cntl/Read/Write/Cmmd	+ S	Ā					I
F	37.01.2	CCC Req'd	+ S	A-5	5		i 	<u> </u>	
G	37.01.2	CCC Tgr	+ S	F					
Н	20.05.1	Cmmd Cycle	+ S		G-10	8			
J	20.07.1	Cntl Gate	+ S		I E-H			Until Rcrd Disc	1
к	16.02.1	Write Status	+ S						<u>I</u>
L	16.01.2	Data Selected	+ S			• 1			
*M	16.01.1	Prep to Rd/Wr	+ S		E-	H-0	Until	Next Cpy Cmmd C	ycle
N	37.02.1	Set BDW Req'd	+ S	 	E-H	┝━━┿┓	i		
Р	37.03.1	BDW Req'd	+ S						
Q	12.01.1	AC -> MAR	+ S						
R	37.10.1	B Time	+ N	╞┿╾┿┓		P-9			
S	37.03.1	BDW Tgr	+ S			P-R-10			
т	38.01.1	DR Loaded Tgr	+ S			K-S	 		<u> </u>
U	52.02.1	Select Gate	+ S					T-K-L-P-S	
v	20.07.1	Control	- c	»	(<u>ا</u> ر-ں	
w	61.01.1	Reset DR	- s	 			-S 2 (D4)		<u> </u>
x	72.01.1	SB -> DR	+ S						
* fa	r Ctlr/Ctlw	Commend					7 (D3)		

* for Ctlr/Ctlw Command

Figure 57. CTL/CTLW/CTLR Sequence Chart

phase functions like the CTL command. In addition, a prepare to write trigger is turned on to remember that a write operation is to follow. If N is a 1, this command prepares the channel to write and proceeds to the next sequential command. When a copy command is encountered, the channel is placed in write status, and data are transmitted from core storage to the control unit under control of the copy command.

The control gate and prepare to write triggers are

turned on during the CMMD cycle. "Control gate" places the channel in write status and requests a BDW cycle during which a data word is obtained from storage. At the end of the first BDW cycle, the select gate trigger is turned on and a control signal is sent to the adapter. The signal initiates the request-response sequence to pass control data to the adapter.

As soon as an end condition is received from the adapter signaling the end of the control phase, a BCW

cycle is requested to obtain the next command, which must be a CPY or TCH to a CPY if data transmission is expected. The copy command specifies the place from core storage, and how many data words to transmit across the interface. The copy command resets the prepare to write trigger, turns on the write trigger, and places the channel in write status. The data register loaded trigger being initially off requests a BDW cycle (50.37.02.1) for the first data word. During the first BDW cycle, "data register loaded" (50.38.01.1) turns on the select gate trigger (50.52.02.1) for the second time. "Select gate" gated with the write trigger output (50.16.01.1) sends a write signal to the adapter. From this point, data transfer is on a demand-response basis until a stop signal is initiated by the channel or an end condition is received from the adapter. When under control of a CPYD command, this end condition resets the write trigger and initiates a BCW cycle request for the next sequential command.

During the CTL phase of the operation, each BDW cycle is immediately followed by an address counter cycle; the word counter performs no logic and will not be decremented. During the copy phase of the operation, however, each BDW cycle is also a word counter cycle and the word counter is decremented. Each of these BDW cycles is also immediately followed by an address counter cycle and the address counter is incremented. (Details on data flow and end conditions are covered elsewhere in this manual.)

A sequence check is possible at the beginning of the operation if the read, write, or sense trigger is on. In this case, the operation decoders are blocked as explained in the previous CTL section, the control gate and prepare to write triggers remain off, and an interrupt occurs.

Control and Read-CTLR



Cyclic Makeup: BCW - CCC - CMMD - BDW - ACC A control and read command (Figures 56 and 57) sends control data (orders) to the adapter and conditions the channel for a read operation in two steps. The control phase functions like the CTL command. In addition, a prepare to read trigger is turned on to remember that a read operation is to follow. If position N is a 1, this command proceeds to the next sequential command. When a copy command is encountered, the channel is placed in read status, and data are transmitted to core storage under control of the copy command. A sequence check is possible at the beginning of the operation if the read, write, or sense trigger is on. In this case, the operation decoders are blocked as explained under "Control," the control gate and prepare to read triggers remain off, and an interrupt occurs.

If there is no sequence check, the control gate and prepare to read triggers are turned on during the command cycle. "Control gate" places the channel in write status and requests a BDW cycle during which a data word is obtained from core storage. During the first BDW cycle, the select gate trigger is turned on and a control signal is sent to the adapter. This signal initiates the demand-response sequence to pass control data to the adapter.

As soon as an end condition is received from the adapter, signaling the end of the CTL phase, a BCW cycle is requested to obtain the next command. This should be a copy command to specify how many data words are to be received from the adapter and where in core storage they are to be placed. The copy command resets the prepare to read trigger, turns on the read trigger, and places the channel in read status. Read status (50.16.02.1) turns on the select gate trigger (50.52.02.1)for the second time. This output is further gated by the read trigger (50.16.01.1) to send a read signal to the adapter. Data words begin to flow from the adapter on a demand-response basis until a stop signal is initiated by the channel or an end condition is received from the adapter. When under control of a CPYD command, this end condition resets the read trigger and initiates a BCW cycle request for the next sequential command.

During the CTL phase of the operation, each BDW cycle is immediately followed by an address counter cycle; the word counter performs no logic and will not be decremented. During the copy phase of the operation, however, each BDW cycle is also a word counter cycle and the word counter is decremented. Each of these BDW cycles is also immediately followed by an address counter cycle, and the address counter is incremented. (Details on the data flow and end conditions are covered in other sections of this manual.)

Sense—SNS



Cyclic Makeup: BCW - CCC - CMMD

A sense command (Figures 56 and 58) signals the adapter to transmit sense data back to the channel and into core storage. This sense information is sent to the channel in the same manner as data from an 1-0 device.




Figure 58. SNS Sequence Chart

sNS places the channel in read status and from this point the operation is similar to a normal I-O read operation with copy commands controlling the amount of data received and its location in core storage.

The operation register, word counter, and address counter are set during the BCW cycle; S, 1, 2 bit positions immediately decode "interface command" so that a possible sequence check can be detected at the beginning of the next cycle. This next (CCC) cycle increments the command counter, and if a sequence check is appropriate (read, write, or sense trigger is on), prevents execution of the SNS command, and causes a channel interrupt. The sequence check trigger turning on causes "interrupt condition" on 50.80.01.1. This causes "inhibit commands" (50.80.03.1) which immediately blocks the operation register decoders and prevents turning on the sense trigger (50.20.13.1).

If there is no sequence check, the following CMMD cycle turns on the sense trigger. This operation involves data transmission from the adapter to core storage; therefore, the channel is placed in read status. "Read status" (50.16.02.1) turns on the select gate trigger (50.52.02.1) and allows a sense signal to be sent to the adapter. At the same time, a BCW cycle is requested to obtain a copy command which will direct the flow of information into core storage.

From this point, data transfer is on a demand-response basis until a stop signal is initiated by the channel or an end condition is received from the adapter. This end condition resets the sense trigger and initiates a BCW cycle request for the next sequential command. (Details on data flow and end conditions are covered elsewhere in this manual.)

If a copy command does not follow the SNS, a sequence check occurs. In this case, the operation is terminated and an interrupt is initiated. Because the sense command has already been sent across the interface, the operation must be terminated with a stop signal to the adapter (50.52.01.1). The adapter returns an end signal which causes a "record disconnect" (50.52.02.1) to reset the sense trigger and allow the interrupt to proceed.

Copy and Proceed—CPYP



Cyclic Makeup: BCW - CCC - CMMD - BDW - ACC

Copy and proceed (Figure 59) is used in conjunction with CTLW, CTLR, and SNS commands to specify the amount of data to be transferred between the computer and I-O adapter, and the core storage locations which are to receive or transfer the data. The word count being reduced to zero requests a BCW cycle and a subsequent command.

The operation register, word counter, and address counter are set at 7 time of the BCW cycle and the output becomes active at the next 0 time. The next (ccc) cycle increments the command counter and requests a CMMD cycle. A sequence check is possible at this point if the read, write, or sense trigger is not on. If this is




Figure 59. CPYP-CPYD Sequence Chart

the case, the operation register outputs are blocked, the operation is terminated, and an interrupt is initiated.

If this is the first CPYP and there is no sequence check, the CMMD cycle turns on the write or read trigger and resets the prepare to write or prepare to read trigger, depending on whether the operation was initiated by a CTLW or CTLR command. A write operation immediately requests a BDW cycle for the first data word. At the time of this first BDW cycle, "write" is sent to the adapter and data transmission begins across the interface. A read operation immediately sends "read" to the adapter and data transmission begins as soon as characters are received from the I-O device. A sense operation is begun with the SNS command, and the copy command is obtained while the assembly register is being filled with the first data word.

BDW cycles occur for each data word transmitted; during each of these cycles, the word counter is decremented. An address counter cycle is requested to increment the address counter and immediately follows the BDW cycle. (Refer to the section on "Data Flow" for further explanations, sequence charts, and flow charts.)

Any end signals occurring during the CPYP are serviced without affecting the copy command; an "unusual end" terminates the operation and causes an interrupt. When the word count is reduced to zero, a BCW cycle is requested to bring in the next sequential command. If this command is a TDC, TCH, CPYP or CPYD data transmission is resumed; any other command causes a sequence check. A CPYD must terminate the operation.

An interface check or 1-0 check occurring during the data transmission initiates a stop signal to the adapter. When the end condition is returned, the operation is terminated and the channel interrupts.

Copy and Disconnect—CPYD



Cyclic Makeup: BCW - CCC - CMMD - BDW - ACC The conditions explained for CPYP in the preceding section also apply for CPYD (Figure 59) with the following exceptions. A CPYD command is confined to one record. During a write operation, the word count going to zero initiates a stop signal to the adapter. When an end condition is returned, the adapter is disconnected and the channel proceeds to the next sequential command.

If the next command is other than a copy, the channel executes that command. If the next command is a copy, the channel interrupts on a program sequence check. The last word transmitted to storage under CPVD control remains in the assembly register if the word count is equal to or greater than the number of words remaining in the 1-0 record.

During a read operation, the adapter may be disconnected because of two conditions. First, the channel may initiate a stop signal to the adapter when the word count goes to zero. If the count for the CPVD goes to zero before an end signal is received, the channel initiates a disconnect but does not get the next sequential command until an end or unusual end signal is obtained. Second, the adapter may send an end condition before the word count is reduced to zero. In general, when operating under CPVD control, the channel does not obtain the next sequential command until either an end (or unusual end signaling an error) occurs.

Further discussions with flow charts and sequence charts can be found in the sections on "Data Flow" and "End Conditions."

Transfer in Channel—TCH



Cyclic Makeup: всw

A TCH command (Figure 60) produces an unconditional transfer in the channel. Look-ahead circuitry in the multiplexor actually causes the transfer by decoding the operation code of S, 1, 2 and routing the channel address switches (the transfer address) back into MAR. The command at location Y is loaded into the data channel and the command counter is increased to Y+1.

The TCH decoding also produces a "retain priority" which is sent to all channels causing this channel to retain priority and immediately request a second BCW cycle. This second cycle is a normal BCW cycle and accepts the new channel command at the transfer address.

At the same time that the TCH is detected in the multiplexor, a TCH trigger is turned on in the channel to perform the following:

1. Block the normal request for a cc cycle following the first BCW cycle.

2. Block setting the operation register and word counter. The address counter is set but performs no logic.

3. Reset the command counter at B10(D2) of first BCW cycle in preparation for receiving the transfer address from MAR.

4. Sample the MAR bus from the multiplexor into the command counter.

"Retain priority" received from the multiplexor also serves to block the normal command counter to MAR circuitry on 50.12.01.1.




Figure 60. TCH Sequence Chart

Wait and Transfer—WTR



Cyclic Makeup: всw - ссс - сммр

The wait and transfer command (Figures 61 and 62) stops channel operations, puts the channel in wait status, and places an appropriate transfer address from the wTR command into the address counter. The channel command counter contains the location of the wTR command. If the wTR is indirectly addressed, the address counter contains the contents of the address portion of location Y.

The channel may be restarted by either an RSC or STC command or by an interrupt. When the channel is told to start by means of an STC command, the next command is taken from the location specified by Y of the WTR command. If an interrupt occurs while the channel




Figure 61. WTR/TWT Flow Chart

is in wait status, the return from the interrupt program by means of a LIP command puts the channel in wait status.

The operation decoders are set at 7 time of the BCW cycle and outputs become active at 0 time of the next cycle. Also during the BCW cycle the values in the address counter and word counter are reset and replaced by the contents of the address and decrement of the transfer location. Setting the word counter provides no useful function, however, but is accomplished because of circuitry.

The first cycle is a command counter cycle which would normally step the command counter through the adders. Execution of a WTR command, however, requires that the counter remain the same (i.e., the address of the WTR command). Because of this, adder circuitry is blocked so that the counter contents are not affected. This counter cycle, then, provides no logic within itself but instead acts merely as a means of obtaining a CMMD cycle.

Turning on the CMMD cycle trigger turns on the wait trigger and drops the channel in use line to the multiplexor.

At this point the channel stops operating; there is no circuitry to request a BCW cycle. If a computer start channel or reset and start channel is waiting in L time for execution, turning on the wait trigger allows a proceed to E signal to be sent to the computer (50.36.02.1).

Note that wait status is the normal reset status of the channel. "Power-on reset," "interlock reset," and RIC are a few of the ways to turn on the wait trigger.

Trap and Wait—TWT

34	FO	Y
5,1 34	17 18-192021	35

Cyclic Makeup: BCW - CCC - CMMD - I (STR) - E (STR) Execution of a TWT command (Figures 61, 63, and 91) places the channel in wait status and, at the same time, causes a channel trap if the channel was previously enabled. The value in the address portion of the TWT command is loaded into the channel address counter to be used as a transfer address during a subsequent STC instruction. If the TWT is indirectly addressed, the address counter contains the address from location Y. The word counter is also loaded with the decrement from location Y but serves no logical function.

The operation decoder becomes active at 0 time following the BCW cycle. At this time "trap command" holds the interrupt BDW required trigger (50.80.03.1) continually reset. This prevents any channel interrupts from being initiated until the computer has replaced the TWT command by means of either an STC or RSC instruction. An interrupt condition, such as an attention interrupt, is not lost, but saved until the channel is put in operation again.

If enabled to handle control word traps, the channel seeks its place in the area of priority. A remote trap required signal is propagated through the lower priority channels to prevent their obtaining priority in the case of simultaneous requests. With no higher priority channel requesting a trap, this channel's trap priority trigger is turned on and a control word trap (cwr) demand is sent to the computer. This signal is initiated at 8 time

Item	System Page	Line Name	Level	BCW	ссс	Сттр	
A	37.01.1	BCW/RL Gate	+ S				
B	60.01.1	Reset OP,WC,AC	- S	A 2 (D4)			
с	71.01.1	SB→OP,WC,AC	+ S	A 7 (D3)			
D	20.02.1	Wait Cmmd	+ S	A			
E	37.01.2	CCC Req'd	+ S	A-5	<u></u> <u> </u>		
F	37.01.2	CCC Tgr	+ S	E			
G	20.05.1	Cmmd Cycle	+ S		F-10	8	
н	20.09.1	Wait Tgr	+ S	 	D-G		
J	20.09.1	Chan in Use	+ P	→		1	

Figure 62. WTR Sequence Chart

of the cycle during which the channel obtains priority and turns on the computer's channel trap trigger at the next I6 time. The computer is now forced into a store and trap (STR) instruction during which time the PC value will be stored in a specified location and a transfer effected.

As soon as the computer's channel trap trigger is turned on, the corresponding signal is sent to the channel. This immediately brings "channel trap address gate" back to the computer to specifically define which channel caused the trap, where to store the IC, where to transfer at the end of the STR instruction, and what flag bits to store in the decrement portion of the trap location.

During the latter portion of the STR E-cycle, the channel's trap sync trigger and trap priority triggers are reset. The computer continues to the next scheduled instruction and the channel is left in wait status. Interrupts are still blocked until such time that the channel is started again by the computer. (An RSC resets the blocking conditions and starts the channel.)

Any src instructions issued to this channel between the time that a trap is requested and the time it is actually serviced are NO-OP'ed by causing that instruction to end operation in L time.

If the channel is not enabled, the TWT operates in a manner similar to a WTR command. Either a reset and start channel instruction or start channel instruction resets the trap and causes the channel to resume operation. When a trap occurs, the contents of the computer program counter is stored and the next instruction is taken from a fixed location as follows:

CHANNEL	PC Stored	NEXT INSTRUCTION
Α	00012	00013
В	00014	00015
С	00016	00017
D	00020	00021
\mathbf{E}	00022	00023
F	00024	00025
G	00026	00027
н	00030	00031

Load Assembly Register—LAR



Cyclic Makeup: BCW - CCC - CMMD - BDW

Execution of this command (Figures 64 and 65) causes the contents of Y to be sent through the storage bus switches and the data register to replace the contents of the assembly register. The contents of Y remain unchanged. After execution, the channel proceeds to the next sequential command.

The operation register, word counter, and address counter are set at 7 time of the BCW cycle and the operation decoder output becomes active at the next 0 time.

Item	System Page	Line Name	Level	BCW	ccc	Cmmd	l (Sŧr)	E (Str) I
A	37.01.1	BCW-RL Gate	+ S	AA2 (D4)				
В	60.01.1	Reset, OP,WC,AC	- S			1	1	
с	71.01.1	SB→OP,WC,AC	+ S			 	1	
D	20.03.2	Trap Cmmd	+ S				I	
E	37.01.2	CCC Req'd	+ S	A-5	5		1	
F	37.01.2	CCC Tgr	+ S					
G	20.05.1	Cmmd Cycle	+ S		F-10			
н	20.09.1	Wait Tgr	+ S		D-G			
٦	20.09.1	Chan in Use	+ P	>>	╺───┬───┐ [╷] ┙			
к	20.12.1	Trap Sync	+ S				!	
L	20.12.1	Enable Trap	+ S					
м	20.12.1	Restore	+ N	>>				
Ν	20.12.1	Trap Pri Req'd	- P		K-L-/	M	1	
Ρ	39.02.1	Remote Trap Req'd	+ P	» [
Q	39.02.1	Trap Priority	+ S			I _{P-8}		
R	20.12.1	CWT Demand	+ P	\rightarrow \downarrow		K-L-Q		К
s	02.10.56.1	Chan Trap	- P	»			6	
т	20.12.1	Chan Trap Adr Gate	+ P		· I		Q-S	

Figure 63. TWT Sequence Chart

The next cycle increments the command counter (cc cycle) and initiates a CMMD cycle. An LAR gate trigger is turned on at the beginning of the CMMD cycle and remains on until the operation has been completed and a request has been made for a new command (BCW cycle).

The word from core storage is obtained by placing the channel in write status and requesting a BDW cycle. The circuitry then functions in a manner similar to data transmission to an I-O device.

No logic is performed during the CMMD cycle except to reset the assembly register and request the necessary BDW cycle from the computer. The B-cycle does not immediately follow the CMMD cycle if other channels are attached to the system; priority must be obtained from the rest of the channels as well as from the computer. The B cycle demand is delayed by an amount dependent on the system configuration.

The address counter is gated to MAR at the beginning of the BDW cycle to obtain the designated word from core storage. The data register is reset early in the BDW cycle and set later in the cycle with the new data word when it is available on the storage bus. This B7(D3) pulse that sets the storage bus into the data register also conditions circuitry to gate the data register to the assembly register.

With the operation completed, a BCW request is made to obtain the next sequential command from core storage.




Figure 64. LAR/SAR Flow Chart

Store Assembly Register—SAR

30	F 1	Y
S,1- 34	17 18 19 20 21	35

Cyclic Makeup: BCW - CCC - CMMD - BDW

The sAR command (Figures 64 and 66) causes the contents of the assembly register to be stored at the address specified by the address portion of the sAR command. Contents of the assembly register remain unchanged. The operation register, word counter, and

address counter are reset early in the BCW cycle and set to the new values at 7 time; the operation decoder does not become active until the following 0 time.

The next cycle (CCC) increments the command counter +1 and initiates a CMMD cycle. At the beginning of this CMMD cycle an SAR gate trigger is turned on and remains on until the operation is completed and a request is made for a new channel command.

Because this operation places data into core storage, a BDW cycle is requested from the computer and the channel is placed in read status. The data register, being an intermediate buffer between the assembly register and core storage, is reset during the CMMD cycle.

When B time is obtained through the normal channel delay and priority circuits, the address counter is gated to MAR to specify the correct core storage location. At the same time, the assembly register contents are gated and set into the data register in preparation for being placed on the storage bus. "Store control" is sent to core storage because of read status in the channel; this causes the old data in the core storage location to be destroyed.

During the BDW cycle, the data register contents are placed on the storage bus for sampling into memory and a request is initiated for a BCW cycle to obtain the next sequential channel command.

Set Mode and Select—SMS



Cyclic Makeup: всw - ссс - сммр

Execution of this command (Figures 67 and 68) causes the contents of positions 29-35 of this command to set or reset specific status indications as follows:

Віт	Function
29	Enable Non-Concurrence Interrupt
30*	Read Backward
31*	BCD Mode
32	Inhibit Unusual End Signals
33	Inhibit Attention 1 Signals
34*	Inhibit Attention 2 Signals
35*	Select 2 (1 is selected when reset)

*Optional Features

In all cases, the presence of the bit causes the status trigger to be set and the function to be enabled; absence of the bit resets the status trigger and disables the function. Machine and power-on resets also reset the triggers. With indirect addressing, the SMS command status triggers are set or reset with bits 29-35 of the location specified by bits 21-35 of the indirectly addressed command.

	System					Cmmd	2014	
Item	Page	Line Name	Level	BCW			BDW	BCW
A	37.01.1	BCW-RL Gate	+ S		 			
В	60.01.1	Reset OP, WC, AC	- S	A (D4)				┝╍╍┥╌╌┤
с	71.01.1	SB→OP,WC,AC	+ S	7 (D3)	 	I		┝───┼┚───┤
D	20.03.2	LAR Cmmd	+ S	A-5	5	i		
E	37.01.2	CCC Req'd	+ S			1		
F	37.01.2	CCC Tgr	+ S	E	 F-10			
G	20.05.1	Cmmd Cycle	+ S	1	D-G			
н	20.10.1	LAR Gate	+ S		╶──┼──┚┩			
J	16.02.1	Write Status	+ S					
к	62.01.1	Reset AS Reg	- S			D-G-3	2	1
L	37.03.1 [,]	BDW Req'd	+ S					l w
м	37.04.1	B Cycle Demand	+ P	}} 				
	12.01.1	AC-→MAR	+ S		I	M-9	7 M-9	
	37.10.1	B Time	+ N	»-		10		
	37.03.1	BDW Tgr	+ S				J-Q B2 (D4)	1
	61.01.1	Reset DR	- S		1		العب الم	
	72.01.1	SB to DR	+ S			I	7 (D3) H-S	
	73.02.1	DR to AS Reg	+ S			н-Q		I
	20.10.1	LAR BCW Gate	+ S		 			
	36.01.1 37.01.1	Cmmd Req'd BCW Req'd	+ S + S				∨-3	2
	12.01.1		+ S + S				┼ <u></u> ┛ │ ┉ _{┍──} ╹	
	37.01.1	BCW Tgr	+ S		1			

Figure 65. LAR Sequence Chart

		I	1	1		1	1	1 1
Item	System Page	Line Name	Level	BCW	ссс	Cmmd	BDW	BCW
A	37.01.1	BCW-RL Gate	+ S					
В	60.01.1	Reset OP,WC,AC	- S	A 2 (D4)			 	┨╍╍┥
с	71.01.1	SB → OP, WC, AC	+ S	TA 7 (D3)		 		╎──┤
D	20.03.2	SAR Cmmd	+ S				<u> </u>	
E	37.01.2	CCC Req'd	+ S	A-5	5		i	
F	37.01.2	CCC Tgr	+ S	E	 	 		
G	20.05.1	Cmmd Cycle	+ S		F-10	8 8 		
н	20.10.1	SAR Gate	+ S		D-G			A-0
J	16.02.1	Read Status	+ S		́н ј			
к	12.01.1	Store Cntl	+ P					
L	61.01.1	Reset DR	- 'S		D-G			
м	37.03.1	BDW Req'd	+ S			D-G-3	┝┓ <u>╵</u>	
N	37.04.1	B Cycle Demand	+ P				┝┅╍┼╼╍╼	╋┓╎
P	12.01.1	AC to MAR	+ S				┝┓	
Q	73.01.1	AS to DR	+ S			H-P	┢╼┑ ┃ ╹─── ┃	
R	37.10.1	B Time	+ N					
S	37.03.1	BDW Tgr	+ S		 	M-R		
Т	72.02.1	DR → SB	+ S			┟╴╴╴┟╴╶╴┍╸	<u>├</u> ─── <u>├</u> ─ <u></u>	
U	20.10.1	SAR BCW Gate	+ S			H-S		
۷	36.01.1	Cmmd Req'd	+ S					
w	37.01.1	BCW Req'd	+ S					2
X	12.01.1	CC→MAR	+ S					┝┑
Y	37.01.1	BCW Tgr	+ S				R-W	

Figure 66. SAR Sequence Chart




Figure 67. LCC/SMS Flow Chart

The mask configuration of bits is loaded into the address counter at 7 time of the BCW cycle; the operation register and word counter are also set at the same time.

The next cycle (ccc) increments the command counter +1 and requests a CMMD cycle. During the CMMD cycle the SMS register is reset and then set to the corresponding 11-17 mask bits of the address counter. The SMS set pulse is up for the full command cycle period and will produce an oR'ing condition of the SMS register and address counter from A10-A3. The SMS register is then completely reset with an A3(D2) pulse. Following this pulse, until A8 time of the CMMD cycle, the SMS register is set again to the correct value (positions 11-17 of the address counter). A request is also initiated for a BCW cycle and the channel proceeds to the next command in sequence.




Figure 68. SMS Sequence Chart

Load Control Counter—LCC



Cyclic Makeup: BCW - CCC - CMMD

An LCC command (Figures 67 and 69) loads the six-position control counter with the value contained in address positions 30-35 of the LCC command. This value is loaded into the address counter at 7 time of the BCW cycle, the same time that the operation register and word counter are set.

The next cycle (ccc) increments the command counter +1 and requests a CMMD cycle. At the same time that the command counter is being stepped, through the adders, the control counter is reset in preparation to receive the new value during the following CMMD cycle.

The CMMD cycle samples positions 12-17 of the address counter and sets the corresponding value into the control counter. At the same time, a BCW request is sent to the computer and the channel proceeds to the next sequential command. If the LCC is indirectly addressed, the contents of the control counter are replaced by the six low-order bits contained in the location specified by positions 21-35 of the LCC command.

Insert Control Counter—ICC



Cyclic Makeup: всw - ссс - сммр

This command (Figures 69, 70, and 71), for a count of 1-6 (in positions 3-5 of the command), inserts the control counter contents in the corresponding character position of the assembly register. A count of zero places the SMS status register contents in assembly register character position 6 (30-35). A count of seven has the effect of a NOP and the contents of the assembly register remain unchanged.

The operation register, word counter, and address counter are set at 7 time of the BCW cycle; the operation decoder output becomes active at the following 0 time.

ltem	System Page	Line Name	Level	BCW	сс	с	Cm	md	BC	:w
A	37.01.1	BCW RL Gate	+ S					N		
В	60.01.1	Reset OP, WC, AC	- S	A2 (D4)						
с	71.01.1	SB → OP, WC, AC	+ S	7 (D3)		- <u></u>				
D	20.03.3	LCC Cmmd	+ S					A		
E	37.01.2	CCC Req'd	+ S	A-5	5					
F	37.01.2	CCC Tgr	+ S	E	<u> </u>					
G	60.01.1	Reset Cntl Cntr	- S		D-F 2 (D4)	F-10		8		
Н	20.05.1	Cmmd Cycle	+ S							
J	33.04.1	AC-> Cntl Cntr	- S			D-H				
κ	36.01.1	Cmmd Req'd	+ S	 		D-H				
L	37.01.1	BCW Req'd	+ S		 		к-з		2	
M	12.01.1		+ S			, I	L			
N	37.01.1	BCW Tgr	+ S							

Figure 69. LCC Sequence Chart

72




Figure 70. ICC Flow Chart

As soon as the word counter is set to the count value, circuitry decodes positions 3-5 for a zero or non-zero condition.

The next cycle (ccc) increments the command counter +1 and initiates a CMMD cycle but performs no ICC logic.

Normal character-in switching is used to set the control counter or SMS register into the assembly register. Therefore, the operation and circuitry used is similar to that of accepting data from an 1-o device. The control effect of the assembly ring is directly forced by decodings from positions 3-5 of the word counter.

A reset pulse is generated early in the CMMD cycle, A0(D3), and gated to the appropriate assembly register character position. For a count of zero, the reset is forced to character position 6; just as if the ICC count were six. A count of seven produces no valid assembly ring decoding (50.19.02.1). As a result, the A0(D3) reset pulse fails to be directed to any of the assembly ring positions and therefore performs no logic.

All during the CMMD cycle either the control counter or SMS register is gated to positions B-A-8-4-2-1 of the character-in switch depending on whether the count is 1-6 or 0. Following the reset pulse, "data accept," A5(D4), gates the character through the character-in switch and into the proper assembly register character position. A count of zero gates into character position 6 in the same manner as a wc = 6. With a count of seven, "data accept" gates the control counter through the character-in switch, but at this point there is no further gating available to actually take the information to the assembly register. As a result, nothing is changed; no reset pulse is sent to the assembly register, and no effective gating is sent to the assembly register.

During the CMMD cycle a BCW request is initiated to the computer and the channel proceeds to the next command in sequence.

Transfer and Decrement Counter—TDC



Cyclic Makeup: всw - ссс - сммр

The TDC command (Figures 72 and 73) provides the programmer with a TIX-type channel operation. Its function is to test the control counter for zero condition. If the control counter is not zero, the command decrements the counter by one and transfers to a location specified by the address portion of the TDC command. If the control counter is zero, no decrementing is performed and the channel proceeds to the next sequential command.

The operation register, word counter, and address counter are set at 7 time of the BCW cycle and the decoder output becomes active at the next 0 time.

The next cycle (ccc) increments the command counter +1 in case the TDC does not execute a successful transfer. Outputs of the control counter are also tested during the early portion of this command counter cycle and if the counter is zero, a counter zero trigger is turned on.

During the CMMD cycle two conditions can exist. If the counter is not zero, a step control counter pulse is generated for the duration of the CMMD cycle (A10-A8) and the counter steps on the rise of the signal. At the same time that the stepping pulse is generated, a transfer gate trigger is turned on. Because this involves a successful transfer, the command counter is reset during A5(D4) of the CMMD cycle.

"Transfer gate" performs three essential functions: 1. It blocks the normal gating of the command counter to MAR during the next BCW cycle.

2. The address counter which contains the transfer address specified by positions 21-35 of the TDC command is gated to MAR.

3. The address counter is also gated to the command counter so that program sequence can be continued at the new location.

Item	System Page	Line Name	Level	BCW	ссс	Cmmd	BCW
A	37.01.1	BCW-RL Gate	+ S				
В	60.01.1	Reset OP,WC,AC	- S	2 (D4)			
с	71.01.1	SB→OP,₩C,AC	+ S	7 (D3)			
D	20.03.2	ICC Cmmd	+ S			^	
E	37.01.2	CCC Req'd	+ S	A-5	5		
F	37.01.2	CCC Tgr	+ S	E			
G	19.01.1	WC 3-5 ≠ 0	+ S	B C WC =	6		
н	18.01.1	ICC or TCM	+ S	D-G	_		
L	15.01.1	Data Accept	+ S		D 	D 5(D4)	
к	20.05.1	Cmmd Cycle	+ S		F-10	8	
L	18.01.1	WC to AS Ring	+ S		G-н-к		1
м	19.02.1	To AS Ring 6	+ S	 	G-M		
Ν	28.03.2	Reset AR ICC	+ S		р-к	0 (D3)	
Ρ	62.01.1	Reset AS Reg 6	- S			M-N	
Q	28.03.2	OR to Pos B-1	+ S		D-G-K	→Input Sw	
R	36.01.1	Cmmd Req'd	+ S		D-K		
S	37.01.1	BCW Req'd	+ S			R	
Т	12.01.1		+ S			s	
U	37.01.1	BCW Tgr	+ S		 l	S	

Figure 71. ICC Sequence Chart

If the counter is zero, the counter zero trigger blocks generation of a step control counter pulse, a reset to the command counter, and a "transfer gate." The result is that the command counter (containing the TDC location +1) is gated to MAR during the next BCW cycle and the program proceeds in sequence. The counter remains at zero and may be tested any number of times. The counter zero trigger is reset during each new BCW cycle.

Transfer On Conditions Met—TCM



Cyclic Makeup: всw - ссс - сммр

Transfer on conditions met (Figures 74 and 75) compares one of the six assembly register character positions or the check condition register to a mask con-




Figure 72. TDC Flow Chart

tained in positions 12-17 of the command. A count of 1-6 in positions 3-5 of the TCM command specifies character positions 1-6 of the assembly register; a count of zero specifies the six-position check condition register. A successful comparison results in a transfer to a location specified by positions 21-35 of the TCM command.

At 7 time of the BCW cycle, the operation register, word counter, and address counter are set; decoder outputs from 3-5 of the word counter immediately indicate a zero or non-zero condition.

The BCW cycle is followed by a command counter cycle (CCC) which increments the command counter in case of a non-transfer condition.

It is during the CMMD cycle that comparisons are made. A corresponding assembly ring output is brought up for a count of 1 through 6, and those assembly register bit positions are gated to the compare circuitry. The circuit consists of six EXCLUSIVE OR circuits which are fed information from the corresponding mask and assembly register positions. A match, which indicates that both conditions are the same (both +S or both -S), produces an active output to an AND circuit that also checks the other five EXCLUSIVE OR's.

A successful match results in a "transfer on compare" which causes an A5(D4) reset to the command counter. At the same time, a transfer gate trigger is turned on with the following effects:

1. The command counter to MAR circuitry is blocked during the next BCW cycle.

2. The address counter is gated to MAR to indicate the transfer location.

3. The address counter is gated to the command counter so that the sequence of commands can continue from the new address.

A non-successful match results in the contents of the command counter being sent to MAR during the next BCW cycle. The channel program continues in sequence.

A count of zero specifies a check condition register comparison against the mask. To accomplish this, "compare check conditions" is generated which gates the check condition triggers into the EXCLUSIVE OR comparison circuitry. The assembly ring in its reset condition, however, has trigger position 6 on; as a result, assembly positions 30-35 are always gated out. To eliminate this condition "As ring 6" is blocked on 50.23.02.1 for any count other than six.

A count of seven prevents either the assembly register or check condition register from being routed to the EXCLUSIVE OR'ing. Therefore, an all-zero mask causes a match and corresponding transfer while any bit in the mask causes a non-match and no transfer.

A bit in position 11 of the TCM command specifies that a comparison should be made against only those mask positions which contain a 1. This is accomplished by bypassing the EXCLUSIVE OR circuitry and forcing a match for 0 bit positions; any positions containing a 1 bit must perform an EXCLUSIVE OR match, as explained previously.

When indirect addressing is used, control is transferred to the indirectly addressed location if the condition is met.

Transmit—XMT



Cyclic Makeup: всw - ссс - сммд - вдw (Write) сммд - вдw (Read) - асс - сммд - еtс.

Transmit (Figures 76 and 77) moves data, commands or subroutines from one core storage location to another. The data to be transmitted must immediately follow the transmit command. Three counters keep account of the operation: the command counter specifies where data words are to be transmitted from (sending location); the address counter specifies where the data words are to be transmitted to (receiving location, specified by Y); and the word counter (C) specifies the number of words to be transmitted and stops the operation. If the initial count field is zero, the XMT com-

Item	System Page	Line Name	Level	BCW	ссс	Cmmd	BCW
A	37.01.1	BCW-RL Gate	+ S			R	
В	60.01.1	Reset OP,WC,AC	- S	A 2 (D4)		 	
С	71.01.1	SB → OP,WC,AC	+ S	A 17 (D3)			
D	20.03.3	TDC Cmmd	+ S			^^	
E	37.01.2	CCC Req'd	+ S	A-5	5		
F	37.01.2	CCC Tgr	+ S	E		 	
G	20.08.1	Ctr Zero	- S	Control Coun			
H	20.05.1	Cmmd Cycle	+ S		F-10		
ſ	20.08.1	Step Cntl Cntr	+ S		D-G-H		
к	20.08.1	Reset CC On Tr Gt	- S			D-G-H H 5 (D4)	
L	20.08.1	Transfer Gate	+ S			к	tı ^c
м	36.01.1	Cmmd Req'd	+ S		D-H		
Ν	37.01.1	BCW Req'd	+ S			M	
P.	12.01.1		+ S				
Q	12.01.1	AC to CC	+ S		· · · · · · · · · · · · · · · · · · ·	N-L	
R	37.01.1	BCW Tgr	+ S		l l		

Figure 73. TDC Sequence Chart

mand is skipped and the channel proceeds to the next sequential command. The contents of the assembly register remain unchanged.

The operation is performed by requesting BDW cycles and alternating the channel between write and read status. The data register functions as an intermediate buffer during the operation; first, accepting the data from core storage during the write BDW cycle, and second, sending the data back to core storage during the following read BDW cycle. Two BDW cycles are required for each word transmitted. Each BDW cycle Transmit (Figures 76 and 77) moves data, commands, initiates priority and waits for B time; the amount of time is dependent on the system demands and configuration.

The transmit command is loaded into the operation register, word counter, and address counter at 7 time of the initial BCW cycle. The next cycle (ccc) increments the command counter value, which represents the first transmitting address of data. Only one command counter cycle occurs during the transmit operation; the command counter is incremented at other times but adder controls are initiated by other circuitry.

A binary trigger called "transmit gate" is used to alternately switch the channel between write and read status during the subsequent BDW cycles. It also determines whether the command counter or address counter is gated to MAR at the beginning of each BDW cycle. (The transmit command is the only case where the command counter is gated to MAR during a BDW cycle.)

The first CMMD cycle turns the transmit gate trigger on at 2 time, places the channel in write status, requests a BDW cycle, and gates the command counter to MAR.

The next BDW cycle resets the data register at B2(D4) and sets it again to the new data word at B7(D3). This cycle also functions as a ccc; the command counter is




Figure 74. TCM Flow Chart

incremented through the adders to indicate the next data word location. Address counter and word counter circuitry are blocked and the CMMD cycle trigger turned on at 10 time of the BDW cycle.

The second CMMD cycle turns off (flips) the transmit gate trigger, places the channel in read status, requests a BDW cycle, and gates the address counter to MAR.

This second BDW cycle gates the data register to the storage bus through 8 time and therefore, completes the transmission of one data word. The BDW cycle, which normally functions as a word counter cycle, is allowed to decrement the word counter through the adders. At this point, the word counter indicates the number of words remaining for transmission.

During the prior BDW cycle a request is made for an address counter cycle. As a result, the next cycle increments the address counter through the adders to indicate where the next data word is to be transmitted.

The address counter cycle also requests a new CMMD cycle and the process repeats. If, at this point, the

ltem	System Page	Line Name	Level	BCW	ссс	Cmmd	BCW
A	37.01.1	BCW-RL Gate	+ S			V	
В	60.01.1	Reset OP, WC, AC	- S	A 2 (D4)			
с	71.01.1	SB→OP,WC,AC	+ S	A 7 (D3)			
D	20.02.2	TCM Cmmd	+ S				
E	19.01.1	WC 3-5 = 0	+ S				C
F	37.01.2	CCC Req'd	+ S	A-5'	<u> </u>		
G	37.01.2	CCC Tgr	+ S	F			
н	18.01.1	ICC or TCM	+ S	D			
J	23.02.1	AS Ring 6	+ S		H		
к	20.05.1	Cmmd Cycle	+ S		D-G		
L	18.01.1	Compare Ck Cond	+ S		D-E-K		
м	28.05.1	Data Line Out	+ S				
N	29.01.1	Tr on Compare	- S		D-К-М		
Р	20.08.1	Reset CC on Tr	- S			Ni 5 (D4)	·
Q	20.08.1	Transfer Gate	+ S	 		P	C
R	36.01.1	Cmmd Req'd	+ S		D-K		
s	37.01.1	BCW Req'd	+ S			R	
т	12.01.1	AC 🇲 MAR	+ S			Q-S	
U	12.01.1	AC > CC	+ S			Q-S	
v	37.01.1	BCW Tgr	+ S			s	

Figure 75. TCM Sequence Chart

word counter is zero, a BCW cycle is requested and the channel proceeds to the next command as indicated by the command counter.

A functional summary of the CMMD and BDW cycles is as follows:

Even CMMD Cycles

wc ≠ 0

Turn the transmit gate trigger on Set write status in the channel Request a BDW cycle Gate CC to MAR

wc = 0

Request a BCW cycle Gate CC to MAR Odd CMMD Cycles

Turn the transmit gate trigger off Set read status in the channel

Request a BDW cycle

Gate AC to MAR

Even BDW Cycles

Load the data register from core storage

Increment the command counter through the adders

Request a CMMD cycle

Odd BDW Cycles

Send contents of the data register to core storage Decrement the word counter through the adders Request an address counter cycle




Figure 76. Transmit Flow Chart

Itom	System Page	Line Name		BCW	ccc	Cmmd	BDW and CCC	Cmmd	BDW and WCC	400		DOW
=	rage		Level							ACC	Cmmd	BCW
A	37.01.1	BCW-RL Gate	+ S		┥						F	
В	60.01.1	Reset OP, WC, AC	- s)		i 					A 2 (D4)
с	71.01.1	SB→OP,WC,AC	+ S								i 	A 7 (D3)
D	30	Command Cntr	+ S			CC+1		1 CC+2				
E	30	Address Cntr	+ S			tion Y					Location Y+1	B C
F	30	Word Cntr	+ S			Count = 1			U-9			
G	19.01.1	WC = 0	+ S	╘╍┿					F per	i		
н	20.02.1	Transmit Cmmd	+ S			<u> </u>						
J	37.01.2	CCC Req'd	+ S	A-5	5j							A-5
к	37.01.2	CCC Tgr	+ S		- 1					i 		
L	20.05.1	Cmmd Cycle	+ S		K-10		M-U			i H-W	┝━━┿┓_╵	
м	20.06.1	Transmit Gate	+ S			H-L-2		н-ц-2				
N	37.02.1	Set BDW Req'd	+ S		<u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>		Ğ-н					
Р	37.03.1	BDW Req'd	+ S		l i			N-3	2	<u> </u>		
Q	12.01.1		+ S	┝┓_╎		M-P	┝╸╎		i			
R	12.01.1	AC>MAR	+ S					₩-р ј 				
s	37.10.1	B Time	+ N	››₋ ϟ				P P			е	
т	37.03.1	BDW Tgr	+ S			P-S-		P-S-	10			
υ	37.03.2	wcc	+ s			│			r i			
V,	37.03.2	ACC Req'd	+ S				T-5		T-5			
.w	37.03.2	ACC Tgr	+ S				l i		^H -₩	-v I		
x	16.02.1	Write Status	+ S						· ·	 		
Y	61.01.1	Reset DR	- s			T	<u>-X</u> <u>2(D4)</u>					
z	72.01.1	SB -> DR	+ S				т-х 7 (D3)					
a	16.02.1	Read Status	+ S	н-⊼			7 (D3)	н-⊼і				
ь	12.01.1	Store Control	+ P	a	┢━┼━━			₀_		i	┝╍╍┟╍┑	
c	72.02.1	DR	+ S					T-a	8	İ		
d	36.01.1	Cmmd Req'd	+ S							G-H-		
е	37.01.1	BCW Req'd	+ S	┝┓_่						İ	╽╝┏╃╌╍	
f	37.01.1	BCW Tgr	+ S	i							S-e-10	

.

Figure 77. Transmit Sequence Chart

During data flow, the channel is in either a write or read status. Write status indicates that the system is in the process of taking data out of core storage. Read status, on the other hand, indicates that the system is in the process of placing data into core storage. These two status conditions are generally associated with 1-0 operations but could apply equally well to the internal data flow of transmit (XMT), load assembly register (LAR), store assembly register (SAR), or other channel commands.

The flow of data from computer core storage to the I-O adapter is accomplished as follows: a BDW cycle is obtained during which a data word is transmitted from a specified core storage location to the channel data register; then the data word is transferred to the assembly register where it is fed to the character register one character at a time. From the character register, the data are sent across the interface.

During read operations, the steps are reversed. A data word is assembled one character at a time until the assembly register is full. At this point, the complete word is transferred to the data register until such time that a BDW cycle can be obtained to place the data word into core storage. In both operations the data register is acting as an intermediate buffer between core storage and the assembly register to allow for differences in I-O character rates and time required to obtain core storage reference cycles.

Data flow across the interface lines must be controlled by the 1-0 adapter. This is necessary because the channel has no way of knowing the character rate or physical speed of the 1-0 device. "Service request" from the adapter signals the need for data flow; in return, "service response" from the channel signals mission accomplished. What specifically takes place during the time between these two pulses depends on the nature of the operation; i.e., read or write.

For continuity, the following discussions will be specifically directed at 1-0 operations even though other channel commands may produce a similar sequence of events. Also, to eliminate unnecessary and repetitious circuitry, the associated figures are limited to the eight-bit and four-bit lines as affecting data register and assembly register trigger positions 2 and 3.

Both the read and write BCD translator circuits are omitted here; they are covered in another section in detail.

Writing

Core Storage to Channel

The basic control line for a write operation (Figures 78, 79, 80, and 81) is "write status" and can be activated by any of the interface commands except sNs. Either CTLW, CTLR, or CTL turns on the control gate trigger (50.20.07.1) and brings up "write status" at O₁. Each of these commands is concerned with the transfer of an order to the I-O adapter and must, therefore, place the channel in a write status until end time. A CTLW followed by either a CPYP or CPYD command turns on the write trigger (50.16.01.1) which will in turn hold the channel in write status for the remainder of data transmission.

During writing operations there should always be a buffer of one data word available in the data register, ready to be sent immediately to the assembly register, character register, and out on the write bus. The data register loaded trigger constantly indicates the logical status of the data register contents; it is this trigger, therefore, that controls the requests for BDW cycles and the obtaining of new data words.

Logically, during a write operation whenever the data register is not loaded and the word count is not zero, a BDW cycle must be requested. These basic conditions are met at A_2 (Figure 78). The immediate result is that the BDW required trigger is turned on and a B cycle is requested from the computer at O_6 and A_{11} . With priority and B time available, the address counter value is sent to MAR at A_5 and the BDW trigger is turned on at A_{12} .

Since this is a write BDW cycle, information is brought from core storage and placed in the data register as follows:

1. The location specified by the channel address counter (CAC) is sent to the memory address register (MAR) as just explained.

2. The data register is reset early in the BDW cycle (A_{17}) .

3. The storage bus lines are sampled into the data register $(A_{21} \text{ and } A_{22})$.

4. The data register loaded trigger is turned on (A_{15}) .

5. The word counter is decreased by one.

6. An address counter cycle is initiated to increase the address counter by one.

Data Flow 81






Figure 78. Core Storage to Channel





Data Flow 83






Figure 80. Channel Write Operation Flow Chart





85

No further requests for B time are necessary until the data register contents are transferred to the assembly register. This transfer results from a "demand sync" which is generated either by the write start pulse for the first word or by assembly ring 6 and CRT1 for all succeeding words until disconnect. If the assembly register is at position 6, the demand sync trigger is turned on by A_3 (Figure 78). A_{14} produces DR to As register and the data register outputs are gated to their respective assembly register trigger positions. With the data word now in the assembly register, the data register is no longer logically loaded; therefore, the data register loaded trigger is turned off by A_{16} and the channel immediately initiates a new B cycle request at A_2 . Note that even though the trigger was turned off, the data register still contains the information and is not reset until the next BDW cycle. This sequence of events continues until an end or unusual end terminates the operation.

NOTE: Although select gate becomes active at 0 time of the AC cycle (Figure 81, line K), circuit delays prevent "not select gate" from falling instantaneously and thus the A0(D3) pulse gets through to generate "write start."

Channel to I-O

Data flow from core storage to the 1-0 device (Figures 79, 80, and 81) requires three steps:

1. A data word is obtained from core storage and placed into the data register during a BDW cycle.

2. The full word is then transferred in parallel from the data register to the assembly register.

3. The six character bytes are then sent, in sequence, over the interface write bus to the 1-0 adapter.

Items 1 and 2 were discussed in the previous section; item 3 is directly concerned with service requests from the adapter.

Initially, the write start pulse steps the assembly ring from 6 to 1 and turns on the demand sync trigger (Figure 78). Demand sync causes the data register outputs to be sampled into the corresponding assembly register positions. Using assembly register position 2 (Figure 79) as an example, A_{12} sets the trigger. The assembly register is reset by A_{11} at the same time that the data word is being transferred. However, the reset pulse is shorter than the demand sync and thus the transfer is successful. For all succeeding words, service request will generate CRT1 which will turn on demand sync at assembly ring 6 time to gate another word from the data register to the assembly register.

With the data in the assembly register, each of the six-bit characters must be gated to the character register and out onto the write bus line. The proper character sequence is under control of the assembly ring. The output of assembly register position 2 and As ring 1 now conditions A_{21} (Figure 79) which in turn brings up the output of the character out switch at O_{25} .

The start pulse generates "set C reg on write" which gates the bits of the character into the character register. From the character register, the bit is immediately sent across the interface. The character register is reset by the fall of service request and held in the reset condition as long as "request" is down.

Response gate is turned on by CRT1 and 0.5 μ s later gates out "service response" at A₂₇. The difference in time assures that the character is valid on the write bus by the time service response tells the adapter to accept it.

When the character has been accepted, "service request" falls at A_1 , the out of phase output of O_5 turns the demand gate trigger off, and the service request and data output lines are deactivated.

The character is sent out on both interface write buses, but only one interface will be selected and able to accept the information.

Reading

I-O to Channel

During read operations (Figures 79, 83, and 84) information must be valid on the interface read bus at the time "service request" arrives at the channel. Each request from either interface will, again, start the character ring and step the assembly ring to its next position. If the assembly ring is at position 6, the assembly register must be reset because a new data word is being received. The reset pulse is produced at A_{11} (Figure 79) during CRT1 time. At CRT2 time, the assembly ring is stepped to position 1.

Two sets of read buses may feed into the data channel. The adapter, which is not selected by the system, may have information on its read bus because of a shared operation, but the correct read bus must be gated into the channel circuitry. "Data-in line 1" at A_4 gates the read bus information to the computer through A_7 . "Set C register on read," which is generated by "read status" and "start" on 50.15.01.1, gates the character into the character register. At CRT3 time "data accept" (generated at O_6) gates the information into the character switch in circuitry at A₉. At this point, the assembly ring output determines which one of sixcharacter positions of the assembly register receives the data. This character-in switching allows all of the bytes which come in on a common bus to be routed and stored into sequential character positions of the assembly register.

Sending a response back to the adapter is the same as explained for a write operation; the response gate trigger is turned on at CRT1 time and "service response" is immediately gated to the 1-0 adapter by either "select 1" or "select 2."

Channel to Core Storage

Read status at O_1 (Figure 82) results from an SNS or CTLR command when operating with an I-O device. SNS is concerned with sense data from the adapter while CTLR is concerned with information data from the I-O device; however, the channel makes no distinction with respect to getting the data words into core storage.

As a byte of data fills assembly register position 6 at CRT3 time, A_4 senses that the assembly register is full and immediately initiates circuitry to transfer the data word to the data register. This transfer must be accomplished before the next byte of information arrives from the I-0 adapter.

The demand gate trigger is turned on via A_4 , the demand sync trigger, and A_{10} . At this time the channel performs the following functions:

1. The data register is reset (A_{17}, O_{22}) .

2. The assembly register is sampled into the data register $(A_{16}, O_{21}, A_{23}, and A_{24})$.

3. The data register loaded trigger is turned on (A_{19}) . 4. The BDW required trigger is turned on $(A_2, O_5$ and $A_8)$.

5. A B cycle is requested from the computer (O₇ and A_{12}).

6. The channel address counter is gated to the memory address register (A_6 and O_{11}).

7. When B time and priority are available, the BDW trigger is turned on. Information in the data register is gated to the storage bus $(A_{18}, A_{25}, and A_{26})$, and the data register loaded trigger is turned off (A_{20}) .

Note that a request for B time occurs simultaneously with the transfer of data from the assembly register. This provides a maximum possible amount of time for the channel to obtain priority and a core storage cycle from the computer before the assembly register is filled with a new word from the I-o device.

During read, it is possible to reach the end of a record without completely filling the assembly register with six characters. In this event, A_4 will not be active to initiate the data transfer to core storage. Instead, A_3 detects the fact that the end of the record has been reached without the assembly ring being at position 6 and initiates the circuitry to store this last incomplete word.

Stop Condition

A stop signal is concerned with data transmission and tells the 1-0 device that the channel has recognized an end of record or operation. When the 1-0 device receives the stop signal, it immediately proceeds to its normal ending point.

The four interface commands (CTL, CTLW, CTLR, or SNS) may be terminated either by end signals received from the adapter or specific conditions recognized within the channel itself. The latter causes the stop condition.

The channel produces a stop signal under two main conditions: the word count of a CPYD command has gone to zero during a read or write operation; or, an error condition (I-O, sequence, or interface check) has been detected while executing one of the four interface commands.

Stop Condition Operation


The normal stop condition (Figures 85, 86, and 87) occurs during a read or write operation when the word count of a CPYD command has been reduced to zero. This zero condition is recognized at A_1 (Figure 85). If the channel is in read status, an immediate stop is initiated by A_4 when the BDW cycle stores the last word.

During a write operation, the word count goes to zero when the last data word is brought to the data register; the stop condition must be delayed, however, until after these last six characters have been sent across the interface. These requirements are met at A_3 . As the sixth character is sent from the assembly register to the I-0 device, write status finds the data register not loaded. This signifies that no more data are coming (end of the record) and turns on the write stop trigger to stop the operation.

If an error occurs during data transmission, the record is invalid. Therefore, the operation should be terminated immediately so that an interrupt can allow the channel program to test and restart the operation with a minimum of lost time. The three error conditions are recognized at O_2 , and, as explained previously, remain on throughout the interrupt program. Once in an interrupt program, an sNs command is normally executed to test the I-O status conditions. "Not interrupt" at A_5 allows the sNs command to execute properly, by preventing the generation of a second stop signal.

The main conditions initiating a stop are recognized at O_7 ; however, further restrictions are encountered at A_8 . First, stop signals should not be sent to an adapter which is not operational. Second, to comply with the 1-0 interface standards, a stop signal may not occur when a "service request" and "service response" are both up. "Not request" delays the stop signal until the service request from the adapter has fallen. The 1.0 μ s single-shot provides a one-time setting of the stop trigger.

It is possible for the word count of a CPYD command to become zero at the same time that the adapter rec-



88

Figure 82. Channel to Core Storage Condensed Logic




Figure 83. Channel Read Operation Flow Chart

Item	System Page	Line Name	Level										3DW												
	16.02.1	Read Status	+ S			_	i								ļ						ļ				
В	26.01.1	Data Register	+ S				I W	×				<u> </u>			1].					+			<u> </u>	
C	27.01.1	Assembly Register	+ S		Data W	Vord N	1	Ψ		Word	N							p	H/	/J-Q-h					
	28.02.1	8 Data Line In 1	- C				' Data 	Word	N	S	 				 	ļ	Ļ			-	Data	Word N 1	i+1 1	s —	L
D	28.02.1 51.01.1	8 Data Line in 1 Service Request	- C				1			S					ļ					1	+		l	s	ļ
E		·		E			Ť.				i E				Ì						ľ.			Ει	
F	15.01.1	Data In Line 1	+ S		E	к			1		- 		1		1		<u> </u>	E	I K		1		· · · ·		
G	25.02.1	Start Tgr	+ S				<u> </u>	+		-					 		+		<u> </u>						
Н	23.01.1	AS Ring	+ S	ASR	5		I			_				H	¦ +					ASR	n.		[
J	23.02.1	AS Ring 6	+ S		G	<u> </u>	1								1								 	╞──┧	r
К	25.01.1	CRT 1	+ S			К	· j	+					1		ļ		1			<u> </u>	1		 _	<u>├──</u> !	<u> </u>
L	25.01.1	CRT 2	+ S	i			1				<u> </u>	<u> </u>	-	 		<u> </u>	1			<u> </u>	L			┼──┤	├───
M	25.02.1	CRT 3	+ S			к К	┛᠃┖┈						1		+	<u> </u>	1		L						
Ν	25.02.1	CRT 4	+ S			К					1		1				1	J-K	К	M	I		1		
Ρ	62.01.1	Reset AS Reg	- S			A-M	1		1				1		Ì		1		A-N		1		1		1
Q	15.01.1	Data Accept	+ S			A-111			<u> </u>		<u> </u>		<u> </u>			ļ	ļ			╎───	<u> </u>	<u> </u>			
R	51.01.1	Response Gate	+ S		К	к		T		E	E	<u> </u>			<u>+</u>	<u> </u>	<u> </u>	К	к		T T				
S	51.01.1	Service Response	- C	_			_		-						1		1				+			╞┙╶╎	F
T	35.01.1	Demand Sync	+ S			J-M	L .	¥			+		-		1	<u> </u>	1				r		1	<u> </u>	<u> </u>
U	35.01.1	Demand Gate	+ S				9-T		1 6				+		<u> </u>		<u> </u>			<u> </u>	<u> </u>	ļ	L		
V	73.01.1	AS Reg to DR	+ S			/		A-L				ļ			ļ		<u> </u>	ļ		<u> </u>	L	ļ	L	╞──┤	
W	61.01.1	Reset DR	- S					10	(D3)		1		1	1	1	-									
Х	38.01.1	DR Loaded Tgr	+ S				1 A-U-					e	<u> </u>		ļ	₩	Ð			ceives d		r of Wo	ord N		<u> </u> -
Y	37.03.1	BDW Req'd	+ S				`A-U- ↓	4				2	<u> </u>	ļ	 	₩	12	Char 1	o Asse	mbly Re	g	ļ			ЦĻ
Z	37.04.1	B Cycle Demand	+ P				+	<u> </u> ⊻∎						ļ	+	₩.	3	Assem	oly Re	g to Da	ta Reg				⊢╢⊢
a	12.01.1	AC to MAR	+ S				· +	<u> </u> Υ	<u> </u>	1	1	† ⊥Ľ		ļ	י +	₩	4	Data	leg to	Core St	orage				<u></u>
Ь	37.10.1	B Time	+ N				Ⅰ ┿┉┈┉				Z-9	1	7		1 +	₩	5	Char I	leg Re	ceives 1	st Cha	of Wo	rd N+1		╧╢┷
с	39.01.1	Priority Gate	+ S				۱ +			<u> </u>	Z-8	10 ([))	ļ	<u> </u>					1	1				
d	37.03.1	BDW Tgr	+ S				<u> </u>				Y-c		-	ļ			<u> </u>				 				Ĺ
е	72.02.1	DR to SB	+ S			7	İ			A~d-	Y-8(D5)		┿┓												
f	15.01.1	Set C Reg On Rd	+ S		G		1	<u> </u>	1									-G					L		i
g	15.01.1	Data In Line	- s		E		i			E					+		┿╼┓╒								
h	28.10.1	Char Reg 8	+ S	D-f-	g		1		1								+				T	<u> </u>			
i	28.02.1	Char Reg ≻ ASR				Q	<u></u>								 				Q	┝┓	 		! 	Ĺ	

Figure 84. Channel Read Sequence Chart

90




Figure 85. Stop Condition Condensed Logic

ognizes an end or unusual end condition. If the adapter recognizes an end first, the stop signal is prevented by the output of O_6 at A_9 to satisfy the interface standards.

The stop signal at A_{10} or A_{11} causes the adapter to complete its ending procedures and returns an end or unusual end signal to the channel. At this time the operation is completed; command response falls and the stop trigger is reset.

The sequence chart, Figure 87, shows a normal stop condition for a channel in write status and under control of a CPYD command. The word count is assumed to go to zero before an end signal is received from the adapter. The break in the sequence chart indicates that there could be a considerable time lag between the point of turning on the stop trigger and the arrival of a resulting end.

End Condition

"End" signals the channel that the 1-0 adapter has recognized the normal ending of an operation; "unusual end" signals that the operation being executed has resulted in an unusual condition and has been terminated. The adapter sends either one or the other—not both. In either case, the channel replies with an "end response."

Ends or unusual ends may have been preceded by a stop signal from the computer. (For further explanation, see the section on "Stop Condition.") Unusual ends, if not disabled by an SMS command, cause a channel interrupt; normal ends do not.

Ends and unusual ends are concerned with the four interface commands and their transmission of data, control, or status information. The ultimate effect on the channel and adapter, after end response has been returned, is determined by whether the operation is under control of a CPYP or CPYD command.

A CPYP command services any normal end signal and then causes the adapter to continue with the read, write, or sense operation. (A CTL operation does not use copy commands.)

A CPYD command also services the end signal but does not reinitiate the operation to the adapter. The read, write, control, or sense operation is reset whether or not the word count has been reduced to zero, and a new control word cycle is requested.

End Condition Operation

End signals (Figures 88, 89, 90) are received from either interface at A_1 , A_2 , A_3 , or A_4 (Figure 88), provided the channel is not in manual, off-line status. An A0(D2) pulse turns on the end demand trigger through A_9 or A_{10} and an A3(D2) turns on the end sync trigger through A_{13} . "End sync" degates A_9 and A_{10} to prevent a second setting of the end demand trigger from the same end signal.

If this end occurs during a read operation, the assembly register could contain a partial word which must




Figure 86. Stop Condition Flow Chart

	System Pagé	Line Name	Level													
A	16.01.1	Write Tgr	+ S			i 		 	,,	 				Q		
В	52.01.1	Cmmd Resp	- c	\rightarrow		 		 		1 T		ļ	9]		
с	38.01.1	DR Loaded	+ S			 		 		 	 	 			 	
D	51.01.1	Request	+ C	╶		1 		к		i I) 		 		
E	23.02.1	AS Ring 1	+ S			G		 		i I		(t		<u> </u>		
F	25.01.1	CRT 1	+ S		D	۱ ۲		 		 		 		, 		
G	25.01.1	CRT 2	+ S	 		╎╒┍┓		 		 		 		 		
н	25.02.1	CRT 3	+ S			G	-			, 1 	 	 		1		
J	25.02.1	CRT 4	+ S			F	H 	 				r 		+		
к	51.01.1	Response	- c	≫) 		D				! !				
κı	52.01.1	Write Stop	+ S			^{A-C-E·}	H-R-S	l J						<u> </u>		
L	52.01.1	Single Shot	+ S			 ^K 1				 		 				
м	52.01.1	Stop Tgr	+ S			 							B			
И	52.01.1	Stop (To I-O)	- c	≫	<u></u>	<u>м</u>							M			
Р	52.01.1	End (from I-O)	- c	>>						N					 	
Q	52.02.1	End Response	- c	```		ļ						р Р			{	
R	35.01.1	Not Dem Gate	+ S			 									 	
s	52.02.2	Stop Gate	+ S												 	

Figure 87. Stop Condition Sequence Chart

be stored before proceeding. "End demand" accomplishes this by turning on the demand gate trigger (50.35.01.1), transferring the partial word to the data register, and requesting a BDW cycle.

"End sync" holds the select gate trigger reset, dropping the read or write interface command line at A_{20} or A_{21} . Dropping this line tells the 1-0 adapter that the channel has completed this record; in return, the adapter drops its command response signal.

The end response trigger is turned on through A_{16} or A_{17} . If the channel is in write status, "end response 1" becomes active to the adapter at A_{22} a few clock pulses

after the end sync trigger is turned on. If the channel is in read status, however, "end response" is delayed at A_{17} until after the last data word has transferred to the data register and been stored. At end response time, all data have been stored; therefore, the assembly ring and character ring are reset by O_{23} and O_{24} .

By interface standards, "end response" must remain up until the fall of both "command response" and "end" or "unusual end." These conditions are met at A_{25} where the inactive state of "on end" and "command response" are used as gating lines to signify that the adapter has completely ended its operation sequence




Figure 88. End Condition Condensed Logic




Figure 89. End Condition Flow Chart

Data Flow 95




Figure 90. End Condition Sequence Chart

and disconnected from the channel. The end gate trigger, turned on by A_{25} , immediately resets the end response trigger and drops that signal to the 1-0 adapter.

At end gate time a decision must be made to either stop this operation (record disconnect) or continue until the word count of a CPYP command is reduced to zero. If the latter condition exists at this time, the adapter must be reselected and told to continue with the operation. When the end signal from the adapter drops, the out-of-phase output from O₈ becomes active to condition A₂₅ as just discussed and, at the same time, resets the end sync trigger. This removes one reset to the select gate trigger. When the 12.5 μ s single-shot (which started timing with end response) times out, the select gate trigger is turned on again by either A₁₄ or A₁₅; A₂₀ or A₂₁ becomes active and the operation is restarted.

If a CPYD is in control of the operation at end gate time, the channel must terminate the operation and proceed to a new command. A CPYD at O_{18} gates A_{26} and initiates the request for a new BCW cycle. At the same time, it conditions A_{27} and O_{28} and causes a "record disconnect," resetting the read, write, control, or sense triggers. A 12.5 μ s single-shot holds the select gate trigger reset until the channel is taken out of either read or write status by "record disconnect" and insures that the adapter will not be reselected.

The adapter is not selected if a CPYD command is initially loaded with a word count equal zero. A_{19} produces a "record disconnect" to reset the read, write, or sense triggers and also holds the select gate trigger reset. If the command is brought from core storage at some time during data transmission, however, A_{19} is blocked and "record disconnect" delayed until an end signal is received from the adapter.

If the operation is under control of a CPYP command with a word count large enough to span several records, any 1-0, sequence, or interface check terminates the operation at the next end time. This results from "interrupt condition not interrupted" at O_{18} . An unusual end also stops an operation without regard for word count by producing "interrupt BDW required" at O_{28} . In either case, an interrupt occurs immediately following the record disconnect.

Channel Trap

The 7909, as a small independent computer, can relieve the main computer program from the tedious and timeconsuming process of continually monitoring and testing the various channel and I-O adapter conditions. By using the interrupt feature and the several logical commands at its disposal, the channel can decide if and when the computer should be brought into play. This is a trapping operation and is not an automatic function, but must be specifically initiated by the trap and wait (TWT) command.

Whether or not the channel is allowed to trap is dependent on the computer program. Trapping is ineffective unless the computer has previously enabled the channel. The result of a successful trap is the storing of the computer program counter plus one in the address portion of a specified core storage location and transferring to the instruction at the specified location plus one. The following chart shows the octal locations for channels A-H:

Channel	Program Counter Plus One Stored at	Next Instruction Executed at
Α	00012	00013
В	00014	00015
С	00016	00017
D	00020	00021
\mathbf{E}	00022	00023
\mathbf{F}	00024	00025
G	00026	00027
н	00030	00031

Trap Operation

A computer enable instruction, at A_1 (Figure 91), resets the enable trigger early in the E-cycle (A_4), and if the enable control word address has a bit corresponding to this channel, the instruction turns the trigger on at E8 time via A_3 . From this point, the channel remains enabled until reset by a subsequent enable instruction or channel reset.

Recognition of a TWT command in the channel at A_2 (Figure 91) turns on the trap sync trigger via A_5 . The sequence of events from this point depends on other factors: Is the computer inhibiting traps at this time; if not, is a higher priority channel also requesting a trap?

After the computer has finished one trapping subroutine and is ready to handle another, the inhibiting effect is removed by means of a restore channel trap (RCT) or enable (ENB) instruction. Either instruction removes the inhibiting effect by resetting the computer's restore trigger. This restore line from the computer conditions A_8 so that the channel may now seek priority. A_8 and O_9 propagate a remote trap required line to the lower priority channels. Note that a higher priority channel can also propagate its signal through O_9 and, at the same time, block setting of the trap priority trigger at A_{10} . With no higher priority channel trapping at this time, A_{10} turns on the trap priority trigger and sends a control word trap (cwr) demand to the computer through A_{13} .

Early in the next instruction cycle, the computer recognizes the channel's signal and initiates its trapping procedures of storing the program counter and transferring. Once in E time of the trapping operation, the trap priority and trap sync triggers are reset by A_{11} and A_6 , respectively.

Start channel (src) instructions should be disregarded whenever the channel is enabled and waiting to be serviced for a trap. A_7 conditions A_{12} so that src instructions end operation in L time instead of proceeding to E.

Channel Interrupt

The 7909 constantly monitors its circuits and functional operations and those of connected adapters; abnormal conditions are recognized and remembered in a sixposition check condition register (explained in detail earlier). The channel interrupt feature makes direct use of this register and has been incorporated to eliminate constant program testing. The channel can automatically force an interrupt to a specific location where a subroutine may be employed to analyze the situation. A 7909 interrupt turns on the tape check indicator on the 7151 console.

An interrupt simulates a computer store channel (sCH) operation so that the command counter will be stored at a specified core location. The channel then immediately executes the command at the specified location +1 (normally a TCH or other unconditional transfer command) and proceeds from there.

I-O, sequence, or interface checks could occur during data transfer operations. If one of these checks is detected, a stop signal is sent to the adapter to terminate the operation; an interrupt is prevented from taking place until after the adapter has been logically disconnected. Unusual ends terminate the operation, disconnect the adapter, and initiate an immediate interrupt. Attention signals received during an interface operation are suppressed until all data have been transferred and the adapter disconnected.




Figure 91. Channel Trap Condensed Logic

Once the interrupt is allowed to proceed, two B cycles are required: a BDW to store the command counter value, and a BCW to cause the channel transfer. Commands are executed starting at the new location, and subsequent interrupts are prevented until an LIP, LIPT, or RIC releases the inhibiting effect. Any check conditions, except attentions, are lost if they occur while the channel is in interrupt status.

Channel Assignments and Connections

Channel assignments are made by the proper cap-cut of a Y3—jumper card located at 05A4D28 (50.80.04.1 and 50.80.05.1). Instructions for making the cap-cut are shown on 50.00.32.0.

The channel assignment cable is inserted in the appropriate connector at the 7606 multiplexor as follows:

Channel	INTERRUPT Address	Multiplexor Connector
Α	42	03F53D
В	44	03F53E
- C	46	03F53F
D	50	03F53G
E	52	03F49D
\mathbf{F}	54	03F49E
G	56	03F49F
\mathbf{H}	60	03F49G

Interrupt Operation

Turning on the interrupt BDW required trigger (Figure 92) is the first step in gaining interrupt control. All of the necessary circuit interlocking is located between this trigger and the condition trigger causing the interrupt.

An 1-0, sequence, or interface check which occurs during an operation is recognized at O_{12} (Figure 92).




Figure 92. Channel Interrupt Condensed Logic

Data Flow 99

These checks also initiate a stop signal to the adapter causing an eventual record disconnect. Interrupts must be delayed, however, until the disconnect is completed and a new command is sought. O_1 and O_6 detect a data selected condition by testing for one of the four interface commands: CTL, CTLW, CTLR, or SNS. As soon as "data selected" falls, "not inhibit interrupt" becomes active from A_{11} and allows A_{14} to turn on the interrupt BDW required trigger.

Attention signals are the only ones which can occur asynchronously. They indicate a change in status of the I-O device and do not rely on the present command under execution. A signal could arrive while the channel is in wait status, data selected, or executing any one of the available commands.

An attention from either one of the interfaces is recognized at A_2 or A_3 and O_8 provided that neither has been disabled by a SMS command. If in wait status (WTR), the channel starts an interrupt through A_7 , O_{12} , and A_{14} . If data-selected, O_4 , O_5 , and O_9 block an attention interrupt until disconnect time. "BCW required," at A_{13} , tells the circuits that the present command is completed and a new one is required. At this point the normal program sequence is broken and an interrupt occurs.

Unusual ends, at A_{10} , require no special synchronization for they occur at the logical end of the operation and are properly timed with "end gate."

Note that the interrupt BDW required trigger is turned on at the time a new command cycle is required. Because of this, the normal request for a BCW cycle is blocked by A_{26} to prevent conflict with the request for a BDW cycle at O_{15} . B time is received as soon as the channel obtains priority.

Now that the channel has started interrupt procedures, "interrupt step 1" is turned on at A_{16} . The interrupt trigger is also immediately turned on and is not turned off again until execution of an LIP at A_{18} , LIPT, or channel reset.

The object of "interrupt step 1" is to store the command counter value in location 42_8 (for channel A) so that the channel program knows at what point the interrupt occurred. To accomplish this, the channel is placed in read status (O₁₉) and forced into a simulated computer store channel operation through A₂₀. "Store counters" gates the command and address counters onto the storage bus where they are sampled and set into the specified location. The specified location is preset for each channel by a jumper card shown at A₃₀. O₂₁ and A₂₈ produce "interrupt address 1 to MAR" which gates the special preset address to channel address switches (CAS) 12-17.

During normal BDW cycles, the address counter supplies the memory address location. This circuit is now blocked by O_{22} , "interrupt gate," to eliminate any conflict of address from that generated at A_{30} .

As mentioned earlier, this interrupt is started when the channel requests a new command cycle. The BCW cycle is suppressed; however, the last command executed is left in the operation register. The decoder outputs are blocked by "inhibit commands" at O_{27} , to prevent circuit conflict between the old command and the store channel operation. Remember, that once the interrupt begins, all subsequent check conditions are blocked at A_{24} by dropping "check cond gate." A_{24} becoming inactive turns off the interrupt BDW required trigger.

To summarize the functions of "interrupt step 1":

1. A read BDW cycle is requested and obtained through normal channel priority circuits.

2. The operation decoders are blocked and a store channel operation is forced to store the command and address counters.

3. Normal gating of AC to MAR is blocked and a specified preset location is forced to the CAS.

4. Further interrupts from check conditions are blocked until such time that the interrupt program is properly terminated.

5. The interrupt BDW required trigger is reset.

Once the store operation has been completed, "interrupt step 2" requests a BCW cycle and transfers to location 43_8 (channel A) where a new command is read out and executed in the normal manner.

At A8 time of the interrupt step 1 BDW cycle, A_{23} turns on the interrupt step 2 trigger and immediately requests a BCW cycle. This request comes too late to retain priority and the BDW and BCW cycles are not successive machine cycles.

When the BCW cycle is obtained at A_{29} , "interrupt address 2 to MAR" gates a second set of preconditioned circuits. These lines from A_{31} control the channel address switches and determine which core memory location is affected. Note that "interrupt gate" at O_{22} blocks the normal gating of CC to MAR so that there is no conflict with the generated address at A_{31} . At the beginning of the BCW cycle, "interrupt step 2" has fulfilled its function. From A0 time of the BCW cycle then, the channel operates as it would during any other normal control word cycle.

To summarize the functions of "interrupt step 2":

1. A BCW cycle is requested and obtained through normal channel priority circuits.

2. Normal gating of CC to MAR is blocked and a specified preset location is forced to the CAS.

3. The interrupt step 1 trigger is reset.

A special case is that of a trap and wait (TWT) command. Any interrupts occurring while the channel is in wait status resulting from a TWT command are delayed until the channel is started again from the computer program. "Trap command" applied to the interrupt BDW required trigger holds it reset until such time that a new command is brought in by an RSC instruction.

Figures 94 and 95 show the logic flow and time sequence of a channel interrupt operation.

Non-Concurrence Interrupt

If information written is of a known format, the 7909 Data Channel can check for exact record or word length when reading, by use of non-concurrence interrupt (Figure 93). This feature, if enabled, checks for records longer or shorter than the word count and also for partial or incomplete words.

The enable non-concurrence interrupt (NCI) trigger is turned on (Figure 93) by a bit in position 29 (address counter position 11) of an SMS command at A_6 . The NCI trigger remains on until another SMS command or the channel is reset.

The word count going to zero while a copy disconnect command is in operation and As ring is not at 6 indicate that the record is too long (A_{13} and A_{15}).

End gate and word count not zero at A_{16} indicate that the record is shorter than expected.

End demand coming on at any time other than assembly ring 6 of a copy disconnect command at A_{17} indicates that the word is incomplete.

Any of these conditions turns on the unusual end trigger. By use of a sense command, the I-O control unit indicates if an unusual end did occur. No indication from the control unit means that the interrupt was from an NCI and the I-O checking routine proceeds from there.

NOTE: The or circuits of the unusual end trigger are on Systems 50.80.01.1 and 50.80.01.2.




Figure 93. Non-Concurrence Interrupt Condensed Logic





Figure 94. Channel Interrupt Logic Flow

Item	System Page	Line Name	Level	CC Cycle	C-Cycle		-		-	BD Cy	W cle		-	BC Cy	W cle		
A	80.02.1	Attention 1	+ S	*								Z					
В	80.03.1	Ck Cond Gate	+ S]
с	80.02.1	Attention 1 Tgr	+ S	A-10			, 										
D	20.03.2	ICC Cmmd	+ S		M		ļ					M	d				
E	20.05.1	Cmmd Cycle	+ S	10	8		 		 								
F	36.01.1	Cmmd Req'd	+ S	D-E					}								
G	80.02.1	Int BDW Req'd	+ S		F-H-10 B												
н	35.02.1	Demand Delay	- S	F		ss —		│ ►ſ~~~									
J	37.03.1	BDW Req'd	+ S		G					<u> </u>							
к	80.03.1	Int Step 1	+ S		G							W				1	
L	16.02.1	Read Status	+ S	 	К							ĸ					
м	80.03.1	Inhibit Cmmds	- S		— 1 к					1	1	к [
N	80.03.1	Int Addr 1 Gate	+ S		G/K							ĸ	 				
Р	80.03.1	Int Gate	- S]к		}			1							
Q	80.03.1	Interrupt Tgr	+ S	 													
R	37.04.1	B Cycle Dem (Req'd)	+ S					H-J		J	, 		 				
S	12.01.2	Int Addr 1>MAR	- S				<u> </u>	N-R		R	 						
т	37.10.1	B Time	+ S		 				R		 		с		-		
υ	37.03.1	BDW Tgr	+ S				 		T-L		י ער י		 				
V	14.01.1	Store Cntrs	+ S				 		к-U	C and C	C → SB	U	 				
w	80.03.1	Int Step 2	+ S		 		 				K-U		ď				
×	80.03.1	Int Addr 2 Gate	+ S				 		 		Ľ		w L				
Y	80.02.2	Attn Resp Gate	÷ s								с-к-х ↓_						
z	80.02.1	Attn Resp 1	- c	\rightarrow	 					A	ו א-C-Y דר	A			 		
α	80.03.1	Int BCW Req'd	- s		 		ļ				╎┕╍╍╍ ┼╌╷╵╵				, 		
b	36.01.1	CW Gate	+ S				1						a				
с	37.01.1	BCW Req'd	+ S				 				 	b 		d	 		
d	37.01.1	BCW-RL Gate	+ S		 		 				 						
1							1				1 1						

Figure 95. Channel Interrupt Sequence Chart

Unusual End

Unusual ends (Figure 96) may result from 1-0 operations on either of the channel interfaces. A signal is received at A_1 or A_2 depending on which interface is selected. Unusual ends are concerned with control or data transmission operations, and because of interlocking, it is not possible to receive simultaneous signals from both interfaces. A_3 blocks recognition of unusual ends if they should occur during an interrupt program. Unless disabled by an SMS command, they will cause channel interrupts in the normal manner.





Leave Interrupt Program-LIP



Cyclic Makeup: BCW - CCC - CMMD - BCW - CCC - CMMD When a channel interrupt occurs, further interrupts are blocked, the command counter is stored in the address portion of a specified core location (location 42_8 for channel A), and a transfer should be programmed to a special subroutine. After executing the subroutine, it may be desirable to return to the main channel program at the point where the interrupt occurred. The LIP command (Figures 97 and 98) performs this by going to the specified location (42_8 for channel A), obtaining the data word, and transferring to the location specified by address positions 21-35 in two steps: LIP step 1 and LIP step 2.

The initial BCW cycle loads the LIP command into the operation register, word counter, and address counter at 7 time. The two counters are not used at this point but will be loaded. A CC cycle is requested during this BCW cycle and the LIP CMMD decoder output becomes active at the next 0 time.




Figure 97. LIP/LIPT Flow Chart

	System		1	-						
ltem	Page	Line Name	Level	BCW	ссс	Cmmd	BCW	ccc	Cmmd	BCW
А	37.01.1	BCW-RL Gate	+ S			т —				1
В	60.01.1	Reset OP, WC, AC	- S	A (D4)			┟╌╻╸╸╵			╶╍╍┙
С	71.01.1	SB->OP,WC,AC	+ S	7 (D3)		 	╞───┤┍━━┓			! _
D	20.03.3	LIP Cmmd	+ S	A-5	5	A	 			
Е	37.01.2	CCC Req'd	+ S				/ +	┝━━━┓╎		f
F	37.01.2	CCC Tgr	+ S	E					1	·
G	80.02.1	Check Reset	- S		D F-10				1	
н	20.05.1	Cmmd Cycle	+ S	ļ				╎──┤		
J	80.03.1	Interrupt Tgr	+ S		D	-H 				
к	80.03.1	Ck Cond Gate	+ S		↓ J µ					
L	20.11.1	LIP Step 1	+ S	<u> </u>				┝╍╍╍┾╍╼┓╷		
м	80.03.1	Int Gate	- S					┝━━━╋		
Ν	80.03.1	Int Addr 1 Gate	+ S	 			 	┝━━━━╋━━┓╎		
P	36.01.1	CW Gate	+ S			1-P	<u> </u>	H-U		
Q	37.01.1	BCW Req'd	+ S	┢┓่		N-Q	 		┎╼╼╍╪╾╍╼╼┼	
R	80.04.1	Int Addr 1→MAR	+ S				┝━┓			
S	37.10.1	B Time	+ N	 ->>−− †1						
т	37.01.1	BCW Tgr	+ S			Q-S	 _{С-L}		──── [│] ┍ ╺┥	
U	20.11.1	LIP Step 2	+ S		<u> </u>					╺┓──┤
v	20.11.1	Inhibit Opn Gate	- S				∔ <u>₁</u> ∪ 			
w	20.08.1	Reset CC On Tr	- S	+			 		U-1 (D3)	
х	20.08.1	Transfer Gate	+ S						Q-X	
Y	12.01.1	AC->MAR	+ S							≈ ∎]
z	12.01.1	AC→CC	+ S				· ·		Q-X	

Figure 98. LIP Sequence Chart

Data Flow 105

Check conditions (except attentions) are lost when the command counter cycle (ccc) which follows, resets the check condition triggers. The command counter is incremented but performs no logic, for the counter will be reset. Instead, this cycle acts as a normal means of obtaining a CMMD cycle.

The CMMD cycle resets the interrupt trigger to prevent further blocking of subsequent interrupt conditions. A request is also made for a BCW cycle, and the LIP step 1 trigger is turned on with the following effects:

1. All gating from the command counter or address counter to MAR is blocked by "interrupt gate."

2. "Interrupt address 1 gate" gates the preset channel address to MAR (50.80.04.1).

The next BCW cycle is delayed an amount dependent on other channel priorities and system configuration. When obtained from the computer, the BCW cycle functions as any other BCW cycle; the operation register, word counter, and address counter are reset early in the cycle and set again to the data coming from the predetermined core storage location. At the same time, 7 time, LIP step 2 trigger is turned on.

The only useful data obtained during this BCW cycle is the transfer address now located in the channel's address counter. Any data set into the word counter at this time is ignored; however, any bits set into the operation register could cause trouble. Because of this, the LIP step 2 trigger produces "inhibit operation gate" which blocks operation decoding for the remainder of the operation; LIP step 2 may be thought of as the command in control of the channel at this time.

A second command counter cycle occurs but performs no logic other than requesting a CMMD cycle needed to complete the operation.

The second command cycle:

- 1. Resets the LIP step 1 trigger.
- 2. Causes a channel transfer.
- 3. Requests a BCW cycle.
- 4. Resets the command counter A1(D3).

5. Blocks command counter to MAR circuitry (transfer gate).

6. Gates address counter to MAR.

7. Gates address counter to command counter so that the channel can proceed in sequence at the new location.

It is possible that an attention interrupt is waiting to be processed at the end of the LIP operation. Circuitry on 50.80.02.1, however, prevents a second interrupt from occurring until after the channel has executed one command following the LIP. Leave Interrupt Program and Transfer—LIPT



Cyclic Makeup: всw

When leaving an interrupt program it may not always be desirable to return to the main channel program and continue from where the interrupt occurred. The LIPT command (Figures 97 and 99) resets the interrupt trigger and check condition triggers (as is done in the LIP command), cancels the inhibiting effect of a previous interrupt, and transfers to a location specified in the address portion of the LIPT command.

With exception of the interrupt and check condition resets, the LIPT functions exactly as a TCH command.

ltem	System Page	Line Name	Level	BCW	BCW
A	37.01.1	BCW RL Gate	+ S		
В	60.01.1	Reset OP, WC, AC	- s	A 2 (D4)	
C	71.01.1	SB-➤OP,WC	+ S		
D	71.01.1	SB → AC	+ S	A 7 (D3)	
Ε	20.02.1	Tch Cmmd	+ S		B
F	20.02.1	OR to Ck Reset	+ S	And SB1	۶L
G	20.02.1	OR to Int	+ S	And SB1	, ,
Н	80.03.1	Interrupt Tgr	+ S	G I	
J	80.03.1	Ck Cond Gate	+ S	н 	
к	37.10.1	B Time	+ N	┝┿┿┥╻┍╸	
L	39.01.1	Retain Pri	+ S	A	
м	39.01.1	Rem Req'd	- s	L	
Ν	37.01.1	BCW Req'd	+ S		
P	37.01.1	BCW Tgr	+ S		
Q	12.01.1		+ S	╠━┓_╹	
R	31.01.1	Reset CC	- s	E-N	.10 (D2)
S	13.01.1	MAR Sample	+ S	E	



Look-ahead circuitry in the multiplexor causes the transfer when decoding S, 1, 2 (position 19 is not active in the multiplexor decoding). Address positions 21-35 from storage are routed back to MAR as the new reference address during the next cycle. "Retain priority" sent to the channel causes an immediate request for a second BCW cycle. This second cycle is a normal BCW cycle and accepts the new channel command at the transfer address.

During the LIPT BCW cycle, the TCH trigger is turned on in the channel to perform the following:

1. Block the normal request for a cc cycle following the first BCW cycle.

2. Block setting the operation register and word counter. The address counter is set but performs no logic.

3. Reset the command counter at B10(D2) of first BCW cycle, in preparation for receiving the transfer address from MAR.

4. Sample the MAR bus from the multiplexor into the command counter.

"Retain priority" received from the multiplexor also serves to block the normal command counter to MAR circuitry on 50.12.01.1.

It is possible that an attention interrupt is waiting to be processed at the end of the LIPT BCW cycle. Circuitry on 50.80.02.1, however, prevents a second interrupt from occurring until after the channel has executed one command following the LIPT.

Indirect Addressing

Indirect addressing (Figure 100) is recognized during the initial BCW cycle of a command by a bit in position 18 of the command word as it arrives in the multiplexor from core storage. Indicator 18 decoding in the multiplexor look-ahead circuitry produces a retain priority line which is sent to all channels, causing this channel to retain priority and immediately request a second BCW cycle. The object of this second cycle is to make reference to a core location specified by positions 21-35 of the channel command.

During this second BCW cycle, only the address counter is reset and modified from the storage bus. "Indicator 18" blocks the resetting of the operation register and word counter so that they retain the information initially read in. "Remote required" blocks cc to MAR during the second BCW cycle because the new address is routed automatically back to core storage by the multiplexor circuitry.

A command counter cycle (ccc) is requested during the first BCW cycle, but the CCC trigger is blocked from turning on until after the second BCW cycle. At the end of this second BCW cycle, the outputs from the

ltem	System Page	Line Name	Level	BCW (IA)	BCW	ссс
					1	<u> </u>
А	37.01.1	BCW-RL Gate	+ S			
В	60.01.1	Reset OP,WC	- S	A-F 2 (D4)		
с	60.01.1	Reset AC	- S		A <u>¥ 2 (D4)</u>	
Γ	71.01.1	SB→OP,WC	+ S	A-F 7 (D3)		
E	71.01.1	SB →→ AC	+ S	A (D3)	7 (D3)	
F	13.01.1	Ind 18	+ P	→→ →→ →→ -		
G	37.10.1	B Time	+ N	>> 7	7	
н	39.01.1	Retain Pri	+ P			<u> </u>
J	39.01.1	Remote Req'd	- S			
K.	37.01.1	BCW Req'd	+ S	2 A-H	2	
L	12.01.1	CC-→MAR	+ S			
м	37.01.2	CCC Req'd	+ S	A-5		Ā-5
Ν	37.01.2	CCC Tgr	+ S		M-F	
P	20	New Cmmd	+ S			

Figure 100. Indirect Addressing Sequence Chart

operation decoders become active, a command counter cycle begins, and the channel command proceeds into execution.

Check Conditions

The channel is continuously monitoring and checking various items such as: loss of data, channel commands out of sequence, unusual end conditions, attentions from the adapter, and so on. The normal sequence, when one of these conditions is recognized, is to interrupt to a testing subroutine. In this subroutine the condition triggers may either be tested immediately by means of the TCM command or stored into a memory location for future reference. For a more complete explanation of interrupt and its relation to check conditions, see the section on "Channel Interrupt."

To store the information, two commands are required: an insert control counter (ICC) with a count of zero to set the contents of the SMS register into positions 29-35 of the assembly register, and a store assembly register (SAR) command to transfer them into the specified location.

With the item pinpointed, the channel program may now take corrective action by itself or call upon the computer for assistance by use of the TWT command.

I-O Check

An 1-0 check as applied to the 7909, signifies a loss of data between the channel and core storage during either a read or write operation. This failure usually means that the channel was unable to have its B time requirements fulfilled in time to meet the demands of the attached 1-0 device.

I-O checking a write operation indicates that new data were not obtained from core storage in time to be fed across the interface; during read, it indicates that data were not stored prior to the assembly of a complete new word from the I-O device.

Data Flow and I-O Checking

During the write operation, data flow (Figure 101) is from core storage to the data register as an intermediate buffer and from there to the assembly register where it is passed across the interface one character at a time. The data register loaded trigger is turned on during the BDW cycle to indicate that data are available. At the same time that the assembly register is reset by A_2 in preparation to receive a new data word, the status of the data register loaded trigger is tested at A_5 . If the trigger is off, meaning that a BDW cycle was not obtained, data have been lost.

During a read operation, information is assembled in the assembly register until full, then transferred in parallel to the data register under control of "demand gate." During the latter portion of this demand gate pulse, the data register is loaded with the new information and the data register loaded trigger is turned on, initiating a BDW cycle. During this cycle, data are transferred to core storage via the storage bus and the data register loaded trigger is turned off, indicating that the data have been properly stored. Each time that "demand gate" rises at A_1 , it causes a reset to the DR at O_3 and at the same time samples A_4 . If the data have been lost, and the 1-0 check trigger is turned on.

 A_7 provides compatability with other channels for sending a signal to the computer to turn on the one common indicator located at the console.

When an 1-0 check occurs in the channel, it causes an interrupt in the normal manner. Check conditions are prevented from being set, however, if the channel is already in an interrupt program. This is accomplished by "check condition gate" which feeds A_4 and A_5 .

Sequence Check

Passing data through the channel and across the interface requires specific sequences of commands. There are only four interface commands for transmitting data: control (CTL), control and write (CTLW), control and read (CTLR), and sense (SNS). The last three of these use copy commands; the first does not. CTL commands may be given at any time and any number of times without conflict. CTLW and CTLR must be followed by a CPYP or CPYD command if data transmission is expected. If the CTLW or CTLR command is to be used for control purposes only, no copy commands are necessary. An SNS command always requires the use




Figure 101. I-O Check Condensed Logic

of copy commands. When copy commands are used, the operation must be terminated by a copy and disconnect (CPYD).

Transfer in channel (TCH) and transfer and decrement counter (TDC) commands provide a programming method of transferring between successive CPYP commands and do not cause sequence checks. Various combinations of valid and invalid sequences are shown below; the invalid ones cause sequence checks. A sequence check causes a channel interrupt in the normal manner and blocks any subsequent checks until after a return from the interrupt program.

Channel	Channel
VALID SEQUENCES	INVALID SEQUENCES
1. CTL	1. CTL
CTL	CPYD
CTL	
	2. CTLW
2. CTL	CTL
CTLW	
CPYD	3. CTLW
	СРҮР
3. CTLW	CTL
CPYP	OIL
CPYD	4. SNS
CLID	4. SNS CTL
4. CTLW	CIL
4. CILW CPYP	5. CTLW
TCH	CPYP
CPYD	TCM
CPID	ICM
5. CTLW	6. CTLW
$\rightarrow CPYP$	WTR
Γ TDC	W III
CPYD	7. CTLW
CFID	CPYP
6. CTLW	WTR
TCM	WIR
ICM	
	8. CTLW
7. CTLW	TCM/TDC
TCH	CPYD
CPYP	

CTLR may be substituted in any of the above sequences for CTLW.

SEQUENCE CHECK OPERATION

A CTLW or CTLR command passes control information to the 1-0 device and prepares the channel for data transfer at O_1 (Figure 102). A subsequent copy command, then, resets the prepare to write or read conditions, turns on the channel write or read trigger, and sends a corresponding signal across the interface. These last two trigger conditions and sense commands are recognized at O_2 .

A copy command that has not been properly preceded by a CTLW, CTLR, or SNS is an error, recognized at A_5 . This corresponds to invalid sequence 1 as shown in the previous section.

The only interface command which can be followed by another interface command is a CTL. Others, such as invalid sequences 2, 3, and 4, produce sequence checks at A_7 . A_3 recognizes any one of the four interface commands by decoding only the S, 1, and 2 operation register outputs.

 A_8 detects sequences where copy or sense commands are not properly followed by a TCH, TDC, or CPYP. Any command which forces a command counter cycle (CCC) and is not a TCH, TDC, or COPY sets the sequence check trigger. This could result from invalid sequence 5. A first look at the A_8 input conditions shows no specific TCH gating, but a deeper look into the 7909 circuits shows that a TCH blocks setting the CCC trigger.

 A_{10} , conditioned with "check condition gate," allows sequence check recognition only when the channel is not already in an interrupt program.

Interface (Adapter) Check

An interface check in 7909 system corresponds to an adapter check in sales and customer publications; both names are used in this manual but refer to the same thing.

Loss of data within the channel and improper command sequences were recognized by 1-0 and sequence checks; the interface check extends this checking to some of the 7909 hardware (character ring failure) and abnormal conditions of the adapter.

Adapter conditions that are recognized include character rates which are too fast for the channel to handle and non-operational conditions such as adapter power off, manual status, or not available because of use by a sharing system.

INTERFACE CHECK OPERATION

Timings to send and receive bytes across the interface are under control of the four-position character ring which steps at a predetermined rate. If requests arrive from the adapter at a rate faster than can be handled by the character ring, an interface check results at A_1 (Figure 103). In this particular case, the adapter may also recognize an over-run condition and respond with an unusual end. Both the interface check and unusual end indicators may be on, but only one interrupt occurs. A sense command to the adapter may be used to pinpoint the error.

A malfunction in the character ring could also produce a "request failure" and interface check at A_1 . For a better understanding of timings involved, see the sections on "Service Request" and "Character Ring Operation."

If neither one of the selected adapters is operational (busy, power off, etc.), A_2 and A_3 remain active. An interface command (CTL, CTLW, CTLR, or SNS) finding "not operational" conditions at A_5 , causes an interface




Figure 102. Sequence Check Condensed Logic




Figure 103. Interface Check Condensed Logic

check. This feature avoids hang-ups in the channel programs due to the adapter and, therefore, can allow other programming functions to continue.

Normal interrupts occur as a result of the interface checks; once in an interrupt program, subsequent checks will be ignored.

Check Reset

Once an interrupt occurs because of a check condition, the normal procedure is either to store or test these conditions and then take appropriate action. Therefore, when leaving the interrupt program, the indications have no further use and should be reset (Figure 104). This is accomplished by the LIP or LIPT commands at O_1 or O_2 .

Two other conditions also reset the check triggers at O_1 : a reset and start channel (RSC) instruction and a channel reset. The latter may occur with the usual power-on resets or by a computer reset channel (RIC) instruction which completely resets the channel circuitry.




Figure 104. Check Reset Condensed Logic

CE Test Panel

The 7909 Data Channel test panel is a combination operator's panel and CE panel provided mainly as a service aid to the customer engineer (Figure 105).

Seven rows of lights indicate: assembly register, command counter, address counter, word counter, control counter, assembly ring, character ring, operation register, check condition register, and other status conditions.

Two rows of toggle switches provide 36-bit positions of entry into the channel circuits. Located below these entry keys are four toggle switches which set up various channel test conditions, and four spring-returned pushbuttons which either reset the channel or initiate test operations.

In addition to the above CE lights and switches, there are two power lights and a power ON/OFF switch available to the customer.

Panel Lights

The meanings of the various indications are selfexplanatory from the labeling associated with each individual or group of lights.

In troubleshooting remember that only three lights should be on when the channel is reset: wait, assembly ring 6, and character ring 4.

Each of the indicator filaments has a small amount of current passing through it when in the OFF state. This pre-energization causes a faint glow and provides a quick positive check for a possibly burned out light.

There are no lights to show the status of the data register; its use is mainly that of a buffer between core storage and the assembly register. If information from core storage arrived correctly at the assembly register (as shown by its indicator lights) it can be assumed that the data register is functioning properly.

Panel Switches

CPU/Test Switch

When this switch is in the CPU position, the 7909 is under control of the computer and all other switches have no effect. When this switch is in the TEST position, 7909 operations are under control of the remaining test panel switches.

When the CPU/test switch on the 7909 CE panel is placed in the TEST position, computer operations shall be the same as if that channel were not connected to the system.

The following instructions are affected as follows:

set and Start Channel	Computer hangs up
art Channel	Computer hangs up
set Channel	No effect on channel
ansfer on Channel	Will not transfer
in Operation	
ansfer on Channel	Will transfer
Not in Operation	
ore Channel	Will store zeros
ore Channel Diagnostic	Will store zeros
art Channel set Channel ansfer on Channel in Operation ansfer on Channel Not in Operation ore Channel	Will transfer Will store zeros

The channel select light located at the computer console shall be on only when the 7909 is in CPU mode and not in wait status.

Ring On/Ring Off Switch

This switch, when in the ON position, simulates an I-O write operation and is a quick efficient method of checking a major portion of channel circuitry without danger of destroying information in the computer core storage.

The ring on circuitry places the channel in write status and simulates incoming I-O adapter service request pulses with a 240 KC oscillator. The character ring operates on each simulated "service request," stepping the assembly ring and routing data through the assembly register and onto the interface write bus. For each six characters sent from the assembly register, a BDW cycle is requested through normal priority circuits and a new data word is obtained from sequential locations in core storage. Each reference cycle decrements the word counter and increments the address counter.

This operation continues until the switch is returned to the OFF position. When the switch is at RINC ON, the auto/manual switch should be in the MANUAL position to inhibit possible interrupts from I-O checks, interface checks, or attentions. (An I-O check always occurs initially because the data register is not loaded when the first service request is initiated.)

This switch must be in the RING OFF position in order to operate the remaining three switches.

Auto/Manual Switch

This switch operates in conjunction with the continuous on/off switch. When the start key is pressed, commands are executed once or continuously from either core storage locations or the CE panel entry keys.




Figure 105. CE Test Panel

AUTO (MULTIPLE STEP MODE)

Pressing the start key with the continuous on/off switch in the OFF position turns off the wait trigger and causes the channel to execute a series of prestored commands from core storage. Locations are determined by either the command counter (for sequential commands) or address counter (for successful transfers).

The first command executed is determined by the command counter value. Once started, commands are executed and requested through normal circuitry. Commands such as CTL, CTLW, CTLR, SNS, CPYP, and CPYD that require service request pulses from an I-O adapter will be executed if an operational adapter is attached.

If the start key is pressed with the continuous on/ off switch in the ON position, the 7909 repeatedly executes the command set into the CE panel entry keys.

A chart of operations for various positions of the CE test switch settings is shown in Figure 106.

MANUAL (SINGLE-STEP MODE)

Pressing the start key with the continuous on/off switch in the OFF position turns off the wait trigger, initiates a BCW cycle, executes the command specified by the command counter, and steps the counter +1. A command required signal (50.37.01.1) is prevented from initiating a new BCW cycle and the operation stops. Further depressions of the start key cause either the next sequential commands or, in the case of a successful transfer, the command at the transferred to address to be executed.

		Test	Operation				
Test/CPU		Man./Auto.		Cont, On/	Cont/Cont On/Off		
	V						CPU has control of the channel
V						V	Channel forced into write status. Simulate "service requests" and take neces- sary BDW cycles. AC and WC steps for each BDW cycle initiated.
V		V			V		Depress start; execute command specified by CC and stop. CC stepped + 1
V			V		V		Depress start; execute command specified by CC and step to next com- mand – continue through I–O program.
V		V		V			Depress start; execute command in CE entry keys once and stop.
V			V	V			Depress start; continually execute command in CE entry keys.

Figure 106. CE Panel Operations

CTL, CTLW, and CTLR commands execute the control portion but hang up the channel at end time, and the reset pushbutton must be used before continuing. sNs operations start the adapter and cause information to be sent to the channel. However, the operation hangs up the channel at end time and no data are sent to core storage. CPYP or CPYD commands are not executed (channel hangs up) because of no previous read or write to condition the adapter.

Commands such as TCH, LIPT, or indirect addressing (IA), which use the multiplexor look-ahead circuitry, can be executed in single-step mode.

Pressing the start key with the continuous on/off switch in the on position causes execution of the command set up in the CE panel entry keys.

Continuous On/Continuous Off Switch (Continuous Enter Keys)

This switch operates in conjunction with the auto/ manual switch and when in the oN position causes the channel to obtain its next command from the CE entry keys. With the switch in the oFF position, the channel obtains its commands from core storage. Each BCW cycle brings up "enter keys gate" and drops "CPU or auto" (50.40.01.1). In this way the storage bus inputs are blocked and the entry keys are gated into the operation register, word counter, and address counter.

Commands such as TCH, LIPT, or indirect addressing (IA) that use the multiplexor look-ahead circuitry cannot be executed while in "continuous on."

Changing the command setup between start key depressions provides a means for executing small test routines. For example, execution of an LCC command with a 77_8 count field, and a series of TDC commands checks stepping the control counter.

Panel Keys

Each of the following keys has an associated pulse forming network (located in back of the CE panel) which produces a negative pulse of approximately .5 μ s when the corresponding key is depressed.

Start Key

With the channel in TEST status, operation of this key turns off the wait trigger, initiates a BCW cycle, and starts the channel in operation as previously described.

ltem	System Page	Line Name	Level				BCW	ссс	Cmmd
A	40.01.1	Test	+ S		<u> </u>				
В	40.01.1	Manual	+ S						
С	40.02.1	Cycle Mode	- s	А-В					
D	40.01.1	Continuous	- s						
E	40.02.1	Start Pulse	- s						
F	40.02.1	Start Sync	- s	A-E-J		 			
G	20.09.1	Wait Tgr	+ S						
Н	40.02.1	Cycle Start	+ S		Ē-F-	10 8			
J	40.02.1	Cycle Gate	- s		┆ ┝╌──╴┑ [ੑ] ┥			w	
к	36.01.1	CW Gate	+ S						
L	37.01.1	BCW Req'd	+ S			K-1	2		
м	12.01.1	CC->MAR	+ S						
N	37.10.1	B Time	+ N	 ->>			t ⁷		
P	37.01.1	BCW-RL Gate	+ S			L-N-	10		
Q	60.01.1	Reset OP, WC, AC	- s				P 2 (D4)		
R	71.01.1	SB→OP,WC,AC	+ S		 	 	7 (D3)		
S	20.02.2	TCM Cmmd	+ S		 				
T	37.01.2	CCC Req'd	+ S				P-5	d	
U	37.01.2	CCC Tgr	+ S				T		
v	20.05.1	Cmmd Cycle	+ S					U-10	8
W	36.01.1	Cmmd Req'd	+ S		 			S-V	
х	20.08.1	Transfer Gate	+ S	 			 		╵┓━━━┫

Figure 107. Manual (Single-Step Mode) Operation

Reset Key

With the channel in TEST status, depression of this key causes a complete channel reset and a 6 μ s operational out pulse to be sent to the adapter.

Load Assembly Register Key

This key is operative only when the channel is in TEST status and the auto/manual switch is in the MANUAL position. Pressing the key causes the CE entry keys to be routed through the data register and into the assembly register. No BCW cycle is required to perform the operation. Also, because no reset pulse is generated to the assembly register, information routed from the entry keys will be on'ed to those corresponding assembly register positions.

Pressing this key when the auto/manual switch is in the AUTO position has no effect.

Load Command Counter Key

This key is operative only when the channel is in TEST status and the auto/manual switch is in the MANUAL position. Pressing the key causes CE entry key positions 21-35 to be routed to the command counter. No BCW cycle is required to perform the operation. Also, because no reset pulse is generated to the command counter, information routed from the entry keys is or ed to those corresponding command counter positions.

Pressing this key when the auto/manual switch is in the Auto position has no effect.

Operator's Lights and Switches

In addition to the various CE indicator lights and switches on the test panel, there are power check light, power on light, and power on/off switch.

The power on/off switch in the OFF position removes DC by cutting off 400 cps to the channel. AC power is also removed from the blower motors. Placing the switch in the ON position picks a contactor in the power distribution unit and applies necessary power to the channel (provided that power is properly available at the PDU).

The power on light indicates that 400 cps is available to the channel's DC power supplies and all DC voltages are on.

The power check light indicates that some type of power failure has occurred within the 7909 Data Channel.

More information concerning these lights and switches can be found in the section on "Power Supply."

The 7909 Data Channel has a self-contained DC power supply as shown in Figure 108. AC electrical power is fed to the channel by two connectors (Figure 6): a 24position connector to provide 400 cps and a 34-position connector to supply 60 cps. Use of 400-cycle power within the 7909 to generate the required DC voltages provides compatability with other channels connected to the system. These 24- and 34-position connectors can be used with either 7909 or 7607 Data Channels.

Four different drawers in the power supply unit produce the necessary voltages. From top to bottom they are:

-12 volt 40 amp supply

+12 volt 15 amp supply

+30 volt and -36 volt 2 amp supplies

 ± 6 volt 2 amp supplies

Each power supply has its own circuit breaker protection. The -12 volt supply has the heaviest demands placed on it and is divided into four sections. Each -12volt section has its own protective CB and feeds one of the four logic panels within the channel (CB's 1, 2, 3, 4 feed panels 1, 2, 3 and 4, respectively). All of the CB's are wired in series such that the failure of one supply removes all DC from the channel by tripping the main CB.

The +12 volt supply is the only one capable of being biased. A marginal check relay located on the drawer can be activated from the CE panel on the 7151 console. When the relay is picked, the normal 400 cps supply is replaced by three special 400 cps lines to the channel.

Lights and Switches

Two lights and one switch (Figure 105) are located on the customer engineer's test panel.

Power On/Off Switch

This switch initiates the operation in the power distribution unit which brings up 400-cycle power to the 7909. This switch is ineffective, however, if the main CB on the 7909 power supply is tripped.

Placing the switch in the OFF position immediately removes the 400 cps supply from the PDU to the channel; however 115v is still present across the switch.

There is no power-off switch in the back of the 7909 channel. However, manually tripping any of the CB's

on the various power supply drawers will trip the main CB and remove all power in the same way as the switch at the CE panel in front of the machine.

Power On Light

This light is on whenever 400 cps power is being supplied to the channel. It will be off when the 7909 power off switch is in the OFF position or when the main CB is tripped on the 7909 power supply.

Power Check Light

This light is on whenever there are -48 volts on the system and the 7909 main cB has been tripped. The power on light should be off when the power check light is on.

Power Supply Control and Protection Circuits

Assume that power is available to the system and all CB's are in their normally closed positions. The power on switch (Figure 109) placed in the ON position completes a circuit from the power on input cable, through the main CB ssw, and out the power on interlock cable. This picks a power contactor for this channel in the 7618 power distribution unit and sends 3-phase 208-volt 400 cps power to the channel. At the same time, duo relay (DR 1) picks to light the power-on light through the AU points and produce a 3 μ s channel power-on reset (50.63.01.1) through the BU points.

Relay R1 has in series with it the normally closed points of nine power supply CB's, a normally closed blower failure detection contact, and two normally closed thermal contacts located in panels 1 and 2. R1 remains picked as long as all contacts remain in the normally closed position.

The tripping of any DC voltage CB, or opening of the thermals or blower failure points causes R1 to drop out. The R1 point energizes the main CB trip coil in the 7909 and removes all 400 cps power from the channel. In addition, the main CB (through its side switches) causes the contactors in the 7618 power distribution unit for this 7909 to drop out and remove 400 cps power from the channel input. The power check light on the 7909 is turned on and the power on light is turned off; the latter occurs as the DR 1 AU points open. In addition, the I-O power check light on the 7151 console is also turned on.




Figure 108. Power Supply Locations




Figure 109. Power Supply Controls

Pulling the emergency power off switch on the 7151 console, a failure of the 48-volt supply, or removing the 60-cycle power cable from either the 7909 or 7618 causes relay R2 to drop out. The R2 points open the power interlocking circuitry to the channel adapters (Figure 108) and cause their power to be dropped. In this manner, an emergency power-off indication can remove power from the entire system.

Power Supply Color Coding

GROUND	BLACK
— 6v	Blue
-12v	Purple
+12v	White
+30v	Pink
-36v	Brown
+ 6v	Orange

Marginal Voltage Requirements

The +12M voltage is the only voltage varied for marginal checking. This voltage is varied by depression of the -12v marginal voltage pushbutton on the 7151 console. The voltage at the 7909 logic panels shall vary ±3 volts; bias voltage limits for all 7909 channel programs shall be ±2.5v from the nominal setting of +12v for 7090 and ±2.0v for 7094.

It is necessary to mentally reverse the indicated voltage signs when reading the DC voltmeter and operating the -12v control switch on the 7151 CE panel. For example, the -12v control switch in the -15v position indicates a +15v for the 7909 channel, and the voltmeter indicates a plus rather than a minus value.

Appendix A—Test Panel Operation for Checking 7909 Registers

Switch Setting	Operation	Sw
1. Test on/Press Reset	Assem Ring 6, CRT 4, and wait lights should be on.	9.
2. Ring on/Manual/Test Load Cmmd Ctr, Assembly Reg with	Ripples the assembly ring, char ring, word counter, address counter, com- mand counter. Note any failing counter positions. All positions should ripple. If there is a bad posi- tion, ripple will go up to the bad position and stop. If this is common to all counters, look for a bad stor- age register or half-adder position.	
3. Test/Auto/Cont on	a. Load assm reg with bits. Put store assm reg (SAR) to any location in the switches.	10
	b. Put LAR from the same location in the switches. The assembly reg- ister should contain all bits. This checks information flow from as- sembly register to data register and back.	11
4. Test/Auto/Cont on	Put LCC in op keys and load the con- trol counter with bits. Check to see that all positions loaded.	
5. Test/Manual Cont on	Put TDC in the op keys and step the control counter down. If in auto, operation is too fast to see.	12
6. Test/Manual Cont on	Reload control counter (test 4)	13
7. Test/Auto/Cont on	Perform ICC 1-6 and watch the assembly ring for proper gating. Also perform ICC WC = 7 to see if NOP comes on.	
8. Test/Auto/Cont on	Perform SMS with bits in 29-35. Check to see which op features are on. Then perform ICC to see if proper assembly ring six bits come	14

on.

VITCH SETTING

Operation

- . Test/Auto/Cont on Load assembly register with a random pattern. Perform a TCM with matching or unmatching bits in the mask (12-17). If conditions are met, TCM should transfer; this is indicated by the command counter failing to ripple. If conditions are not met, the CC ripples. Check with bit in 11. Check TCM with WC =7 for transfer if no bits are in mask. TCM with WC = 0 cannot be checked in this manner as the check condition register is involved.
- 0. Test/Auto/Cont on Perform a XMIT, WC = 60,000. All counters will ripple. Watch for read to write status change.
- . Test/Auto/Cont on a. Perform CTLR. See that prep to read and write status triggers are on.
 - b. Perform CTLRN (bit in 4) to see if prep to read only stays on.
 - c. Repeat the step a using CTLW. Prep to write and write status should be on.
 - d. CTLWN write status should go off.
- 2. Test/Auto/Cont on Perform SNS to see if sense trigger comes on on the 7631 console.
- 3. Test/Auto/Cont on Perform CTL from 500. At this point, store different control bytes at location using the 7151 console.
 - a. Store bits at 500. The input/output reg and signal reg lights should come on at the 7631.
 - b. Perform control ops by storing bytes at location 500 and watch corresponding 7631 lights to see that they come on.

14. Run Diagnostics

Appendix B—Triggers and Locations

TRIGGER Acc Req'd Acc Tgr Address Counter 3 Address Counter 4 Address Counter 5 Address Counter 6 Address Counter 7 Address Counter 8 Address Counter 9 Address Counter 10 Address Counter 11 Address Counter 12 Address Counter 13 Address Counter 14 Address Counter 15 Address Counter 16 Address Counter 17 Assembly Register S-5 Assembly Register 6-11 Assembly Register 12-17 Assembly Register 18-23 Assembly Register 24-29 Assembly Register 30-35 Assembly Ring 1-3 Assembly Ring 4-6 Assembly Ring Drive Attention 1 Attention 2 Attention Response Gate BCD BCW Req'd BCW Tgr BDW Req'd BDW Tgr C Reg P CCC Req'd CCC Tgr Char Reg B, A Char Reg 8, 4 Char Reg 2, 1 Character Ring 1 & 2 Character Ring 3 & 4 CMMD Cycle Command Counter 3 Command Counter 4 Command Counter 5 Command Counter 6 Command Counter 7 **Command Counter 8** Command Counter 9 Command Counter 10 Command Counter 11 Command Counter 12 **Command Counter 13** Command Counter 14 Command Counter 15 Command Counter 16 Command Counter 17 Control Counter T1 & T2 Control Counter T3 & T4 Control Counter T5 & T6 **Control Gate**

Systems 50.37.03.2 Ctr 50.37.03.2 Cycl 50.30.15.1 Data 50.30.14.1 Data 50.30.13.1 Data 50.30.12.1 Data 50.30.11.1 Data 50.30.10.1 Data 50.30.09.1 Data 50.30.08.1 Data 50.30.07.1 Data 50.30.06.1 Data 50.30.05.1 Data 50.30.04.1 Data 50.30.03.1 Data 50.30.02.1Dela 50.30.01.1 Dem 50.27.01.1 Dem 50.27.02.1Dem 50.27.03.1 Disa 50.27.04.1 Disa 50.27.05.150.27.06.1 Enal 50.23.01.1 Enal 50.23.02.1 End 50.22.01.1 End 50.80.02.1 End 50.80.02.1 End 50.80.02.1 End End 50.20.15.1 I-O 50.37.01.1 Inhi 50.37.01.1 Inter 50.37.03.1 Inter 50.37.03.1 Inter 50.28.06.1 Inter 50.37.01.2 Inter 50.37.01.2 LAR 50.28.09.1 LIP 50.28.10.1 LIP 50.28.11.1 50.25.01.1 Oper 50.25.02.1 One 50.20.05.1 Prep 50.30.15.1 Prep 50.30.14.1 Proc 50.30.13.1 50.30.12.1 Read 50.30.11.1 Read 50.30.10.1 Resp 50.30.09.1 Resp 50.30.08.1 Resp 50.30.07.1 50.30.06.1 SAR 50.30.05.1 Sele 50.30.04.1 Sele 50.30.03.1 Sens 50.30.02.1 Sequ 50.30.01.1 Start 50.33.03.1 Start 50.33.02.1 Start 50.33.01.1 Stop

50.20.07.1

Trigger	Systems
Ctr Zero Cycle Gate	50.20.08.1 50.40.02.1
Data Register S-2 Data Register 3-5 Data Register 6-8 Data Register 9-11 Data Register 12-14 Data Register 15-17 Data Register 18-20 Data Register 21-23 Data Register 24-26 Data Register 27-29 Data Register 30-32 Data Register 33-35 Data Register 33-35 Data Register Joaded Delay Sync Demand Delay Demand Delay Demand Gate Demand Sync Disable 1 Disable 2	$\begin{array}{l} 50.26.01.1\\ 50.26.02.1\\ 50.26.03.1\\ 50.26.04.1\\ 50.26.05.1\\ 50.26.06.1\\ 50.26.07.1\\ 50.26.09.1\\ 50.26.09.1\\ 50.26.10.1\\ 50.26.12.1\\ 50.36.01.1\\ 50.35.02.1\\ 50.35.02.1\\ 50.35.02.1\\ 50.35.01.1\\ 50.35.01.1\\ 50.35.01.1\\ 50.20.14.1\\ 50.20.14.1\\ \end{array}$
Enable NCI Enable Trap End Demand End Gate End of Wd End Op Control End Response End Sync	$\begin{array}{c} 50.20.14.1\\ 50.20.12.1\\ 50.52.02.1\\ 50.52.02.2\\ 50.35.01.1\\ 50.36.02.1\\ 50.52.02.1\\ 50.52.02.1\end{array}$
I-O Check Inhibit Unusual End Interface Check Interrupt Interrupt BDW Req'd Interrupt Step 1 Interrupt Step 2	$\begin{array}{c} 50.80.01.1\\ 50.20.14.1\\ 50.80.02.1\\ 50.80.03.1\\ 50.80.03.1\\ 50.80.03.1\\ 50.80.03.1\\ 50.80.03.1\end{array}$
LAR Gate LIP Step 1 LIP Step 2	50.20.10.1 50.20.11.1 50.20.11.1
Operation Register S-3, 19 One Start	50.20.01.1 50.25.02.1
Prepare to Read Prepare to Write Proceed to E	$\begin{array}{c} 50.16.01.1\\ 50.16.01.1\\ 50.36.02.1\end{array}$
Read Read Backward Resp Gt 1 Resp Gt 2 Response Gate	$\begin{array}{c} 50.16.01.1\\ 50.20.15.1\\ 50.80.02.2\\ 50.80.02.2\\ 50.51.01.1\end{array}$
SAR Gate Select Select Gate Sense Sequence Check Start Start Cycle Start Sync Stop Storage Register 3	$\begin{array}{c} 50.20.10.1\\ 50.20.14.1\\ 50.52.02.1\\ 50.20.13.1\\ 50.80.01.1\\ 50.25.02.1\\ 50.40.02.1\\ 50.40.02.1\\ 50.52.01.1\\ 50.30.15.1\end{array}$


Trigger	Systems	TRIGGER	Systems
Storage Register 4	50.30.14.1	Unusual End	50.80.01.1
Storage Register 4 Storage Register 5 Storage Register 6 Storage Register 7 Storage Register 7 Storage Register 9 Storage Register 10 Storage Register 11 Storage Register 12 Storage Register 13 Storage Register 14 Storage Register 15 Storage Register 16 Storage Register 17 TCH Transfer Gate Transmit Gate Trap Priority	$\begin{array}{c} 50.30.14.1\\ 50.30.13.1\\ 50.30.12.1\\ 50.30.12.1\\ 50.30.10.1\\ 50.30.09.1\\ 50.30.09.1\\ 50.30.08.1\\ 50.30.06.1\\ 50.30.06.1\\ 50.30.06.1\\ 50.30.04.1\\ 50.30.03.1\\ 50.30.02.1\\ 50.30.02.1\\ 50.20.02.1\\ 50.20.08.1\\ 50.20.06.1\\ 50.39.02.1\\ \end{array}$	Unusual End Wait Word Counter 3 Word Counter 4 Word Counter 5 Word Counter 6 Word Counter 7 Word Counter 7 Word Counter 8 Word Counter 9 Word Counter 10 Word Counter 11 Word Counter 11 Word Counter 12 Word Counter 13 Word Counter 14 Word Counter 15 Word Counter 16 Word Counter 17 Write	$\begin{array}{c} 50.80.01.1\\ 50.20.09.1\\ 50.30.15.1\\ 50.30.15.1\\ 50.30.14.1\\ 50.30.12.1\\ 50.30.12.1\\ 50.30.10.1\\ 50.30.09.1\\ 50.30.09.1\\ 50.30.08.1\\ 50.30.08.1\\ 50.30.06.1\\ 50.30.05.1\\ 50.30.04.1\\ 50.30.04.1\\ 50.30.02.1\\ 50.30.02.1\\ 50.30.01.1\\ 50.16.01.1\end{array}$
Trap Sync	50.20.12.1	Write Stop	50.52.01.1

124











Note: The phase is determined by the phase of the output from the driving stage


	N-Line Output						P-Line Output			
In I	Phase		Out o	f Phase		In P	hase	Out of Phase		
Min	Max	(Min	Max	٨	1in	Max	Min	Max	
+.4 4	+1.15	_	+.4 4	-3.0	_15 5	-6.4	-3.5	-5.6 -6.4	-3.0	
EC Leve	el	8-15-6	51	12388						




	0	utput Levels			1	ns Delay pe	r
Input Levels	In Phase	Out o	f Phase] [Block	100 uufd	Driven
Nominal	Nominal	Min	Max		DIOCK	Load	Base
				Min	30	20	30
				Nom	65	25	35
+.4				Max	100	30	40
4	-5.6 -6.4	-4.86	-4.34				
EC Level	6-20-60	D109187	•	-			





R5






-OD





≤R4 18K 4.7K **T**4 R6 QO-~~~ Ν 4.7K 101 4.7K +12M -OL R22 -ОC но-лл 4.7K Т3 R25 N 101 GO-VVV 4.7K R26 F 0-111 Ŧ 4.7K


+12M Q



+12M

As an inverter, this block has a +S output level if any of its inputs is at a -S level. If all inputs are at +S the output is -S.


This card contains three 3-way negative OR (NOR) circuits without load resistors, plus one load resistor which may be connected to any of these circuits. Up to six logic blocks may be parallelled, but in such case only one load resistor is used. Output levels are those obtained with the load resistor on the card connected to one transistor.



2-Way NOR Inverter (SDTRL)








As an inverter, this block has a +S output if either of its inputs is a -S level. If both inputs are +S, the output is at a -S level.

This card contains four 2-way negative OR (NOR) circuits without load resistors, plus one load resistor which may be connected to any of these circuits. Up to six logic blocks may be parallelled, but in such case only one load resistor is used. Output levels are those obtained with the load resistor on the card connected to one transistor

		Outpu	t Levels		ns Block De	lays
Input	Levels	Out o	of Phase		Turn On	Turn Off
Min	Max	Min	Max	Min	43	1,28
				Nom	84	191
- <u>.6</u> _	<u>05</u>	45	05	Max	125	254
-6.87	-12.48	-6.87	-12.48			
EC Level	5-25-61	112019		-		




The oscillator starts and continues to run when in input goes to +S. The oscillator stops when the input goes to -S


Inpu	t Gate	Osc (Output	Osc Output Frequencies		
Le	vels	Lev	vels			
Min	Max	Min	Max	Min	225.2 kc	
					239 kc	
45	05	45	05	Max	262.5 kc	
-6.87		-6.87				
	-12.48		-12.48			
EC Level	8-28-61	112437		-		


2-Way N to P Circuit

DBZV 371285












_		Output Lev	els	ns Block Delays			
Input Levels	In Ph	ase	Out of Phase		Turn On	Turn Off	
Nominal	Min	Max	Nominal	Min	8	3	
				Nom	17	8.5	
	1			Max	26	14	
+.4 4	-	-	_	-			
	- <u>5.6</u> -6.4	-5.19 -6.51	-5.6 -6.4				
EC Level	9-28-60	D109899	2				

N N ٠D DBZW ٠F DBZW

+A




— E


+A


P

G




The DI illuminates a 10 ESB indicator with a -S level and turns off the indicator with a +S level






Standard S to C Cable Driver (SDTRL)



The DL accepts an SDTRL input and converts it to drive a transmission line with 91-ohm to 120-ohm characteristic impedance. The line must be terminated with a "standard cable terminator" from any circuit family (-C level output current has a nominal current of 15.45 ma) Note: In the UP level (+C), the circuit appears as a high


impedance current source. No voltage levels are given



DED

371987

SDTRL NOR Standard Cable Terminator Gated (C to S Level)




This circuit provides compatibility with any standard cable driver. It also provides the proper termination to any standard transmission cable

The gate input (pins P, K, F, or R) can be used to gate the incoming signal. If the gate is not used, it can be tied to -12v. One circuit (L-pin) has a disconnected load

	Input Levels			Outpu	ns Block Delays				
Cable	Input	Gate	Input	Out o	Phase			Turn On	Turn Off
Min	Max	Min	Max	Min	Max	Cable	Min	31	60
						Cubie	Max	37	85
+.55	+1.17	65				Gate	Min	61	63
			+	45	05	Oule	Max	78	156
37	-6.	-6.85	-12.48	-6.85	-12.48				
EC Le	vel	10-2-61	112420						



DEE



The CB is differential amplifier plus a network to terminate a 93-ohm coax line

Note: A differential amplifier can be pulled out of the gate with power on without causing damage, but a differential amplifier terminator must not be removed with power on. Doing so can cause transistor failure on all the differential amplifiers on the same coax line. It can also cause failure of the electrolytic capacitor on the transmission line driver that is driving the coax line


		Output Levels			ns Block De	lays
Input Levels	In Phase	In Phase Out of Phase			Turn On	Turn Off
Nominal	Nominal	Min	Max	Min	4	7
				Nom	13.5	14
	1			Max	23	21
+ <u>.4</u> 4	-	-	_			
	-5.6 -6.4	-5.6 -6.4	-5.19 -6.51			
EC Level	12-15-61	113095	L			




SDTRL-Driver - Low-Power Non-Inverting (LPNI)


DFK

Translating Line Terminator (P to N)







This circuit is basically an emitter follower which provides powering to a number of logic loads without inverting the input signal



The translating line terminator consists of a single transistor class A grounded base amplifier used to terminate a 93-ohm transmission line. It may also be used just for translation and need not be driven from a transmission line



.




The non-translating line terminator consists of a single transistor class A grounded base amplifier used to terminate a 93-ohm transmission line.


The non-translating line terminator maintains the signal line; an N line remains an N line and a P line remains a P line $% \left({{{\mathbf{n}}_{n}} \right)$


Note 1: Delays are measured from input terminal D of the terminator to the output of the logic block driven by the terminator


_	Output Levels (In Phase)					Output Levels (In Phase) ns Block De					ays
NL	ine	Р	Line	Note 1	Turn On	Turn Off					
Min	Max	Min	Max	Min	18	16					
				Nom	23	22					
			1	Max	28	28					
+.4 4	-1.65	-5.6	-4.35 -6.90								
EC Level	12-15-61	113094	4 <u></u>	-							


Load Card













The networks on this card can supply an OFF level bias to six logical blocks or logical block equivalents

EC Level	12-15-61	113094

Voltage	e Levels
Min	Max
+.4	+.51


TAA 370102








This converter terminates a 93-ohm line and accepts a P-line signal from the coax line and converts it to SDTRL level. By the use of a gate, it can accomplish a 2-way NOR function

Since the output is equivalent to that of a NOR block, circuits are provided with disconnected load resistors. The resistors are back-panel wired if the outputs are










As an inverter, this block has a +S output level if any one of its inputs is at a –S level. When both inputs are at a +S level, the output is at a –S level


One of these circuits has a disconnected load resistor for extender purposes or to allow driving special circuits



3-Way NOR Inverter (SDTRL)

TAH 370367


Converter (W to S)



As an inverter, this block has a +S output level if any of its inputs is a -S level. When all three inputs are +S, the output is -S.

One of these three circuits has a disconnected load resistor for extender purposes or to allow driving special circuits


		Output	Levels		ns Block Del	ays
Input	Levels	Out o	f Phase		Turn On	Turn Off
Min	Max	Min	Max	Min	43	128
6_	05	<u></u> 45	05	Nom	84	191
				Max	125	254
-6.87	-12.48	-6.87	-12.48			
EC Level	11-29-61	112774		-		




	Output Le	vels
Input Levels	Out of Ph	
Nominal	Nomina	d
-36	-12	-
EC Level	6-16-60 10	9609

Note: Input level may be nominally -20, -36, or -48







This circuit has a -S output level when both inputs are at a +S level or when both inputs are at a -S level. When one input is at +S and the other at -S, the output is at a +S level



TAR







This circuit has a -S level output whenever one of its four inputs is different from the other three. The output collector resistor is left disconnected to allow driving other exclusive OR's or to use it in common collector configurations. This circuit can be pyramided with other 4-way exclusive OR's. Note: Output levels are those obtained with the collector load resistor connected.

		Output	Levels	ns Block	Delays		
Input	Levels	Out of	Phase	Turn On Min		Nom	Max
Min 45	Max 05	Min 45	Max 05	3 Inputs at +S 4th Input Switching from +S to -S	30	40	90
				3 Inputs at -S 4th Input Switching from -S to +S	110	180	194
-6.87	-12.48	-6.85	-12.48	<u>Turn Off</u> 3 Inputs At +S 4th Input Switching from -S to +S	60	75	85
EC Level	5-25-61	112019		3 Inputs at -S 4th Input Switching from +S to -S	160	180	246








This circuit is used to provide power for driving a number of logic blocks

Two of the circuits (pins L and E) have disconnected load resistors to enable using a common collector configuration or to drive special blocks


One circuit per card (E pin output) has a speed-up capacitor permanently wired in at the block input. The other three require back panel wiring to connect the capacitor


Min delays are input transition times. Max delays are input transitions plus worst case delays






TBC





The light will be lit when the input is at +S and OFF when the input is -S. The rating of the lamps is 40 ma. A pre-ignition current of 9–13 ma causes the light to glow faintly in the OFF condition




Input Levels

EC Level 9-9-60 109914

.

136




This single-shot produces a positive going timing pulse from a negative going input pulse. The output timing is independent of the trigger pulse duration and can be continuously adjusted from 3 usec to several seconds

		Output	Levels	n	Block Delays	Ton
Input	Input Levels		Phase	Input -	Pin B (Cap)	Pin A (Res)
Min	Max	Min	Max	Min	50	90
				Nom	80	
5	+.5	45	05	Max	100	820
				Output	Timing - SS C	Card Only
-6.5				Connect Pin E to		iming lange
-0.5		-6.87		G	3 to 5.5 t	Jsec
				R	5.5 to 11	usec
	-12.48	1	-12.48	G&R	9 to 16 us	iec
	,			F	60 to 110	usec
				н	43 to 78 r	ns


Compensated Inverter

TBN

TFH 370805



This circuit is a basic inverter with speed-up capabilities provided by the addition of a 33pf capacitor Each of the four circuits has a disconnected load resistor to enable extending or driving special circuits. Output levels are those obtained with the load resistors on the card connected



Dot-OR Converter Driver (S to P)

TFL 370826



С


N S

+A

ς

4.7K





Ĺ	Equivalent Circu	it					
c 0	C23 22pf R24 82.5Ω 1/8w 634Ω 1/4w ±1% R8 634Ω 1/4w ±1% 41%			R3 4. 1.2K 1.2K 18	7K	R20 S IK C 32 C 32 G.8 C S 4 C C S C C	——Ов f
	R9 ±1% 82.5Ω 1/8w C10 22pf	T2 N 101	1.62K 1/4w ±1% R19 1.62K 1.62K ±1% D6	₹R4 ₹18	C +12M		——O -12
G O	~			R2 1.2K	N 101	L	——Он

С


×Ν s

TFT

This circuit terminates a 93-ohm coaxial line and converts N-line signals to S levels A gate input allows a 2-way NOR function to be accomplished if desired. Since the output is equivalent to that of a NOR block, one circuit is provided with a disconnected load resistor. This is back-panel wired if the outputs are not used in a common collector configuration

		Outpu	t Levels		ns <u>Block</u> De	lays
Input L	Input Levels		of Phase		Turn On	Turn Off
Min	Max	Min	Max	Min	50	60
				Nom	68	66
				Max	72	72
-6.87	-12.48	-6.87	-12.48			
EC Level	11-28-61	113101				

This circuit converts S-line signals to current pulses to be transmitted along a 93-ohm coaxial cable





TFT 370516


K or KH

Οк

С

TET

138



Pins A and B are not inputs or outputs. They insure positive indication when this card is accidently substituted for DCY-, UX-- and RE--

UY


371697

OD

Pins C and D can be used to indicate that card is in position

Set to open at 107° F

EC Level 5-31-61 D111776			
EC Level 5-31-61 D111//6		C 01 (1	
	EC Level	0-31-61	





The differential amplifier is basically a 1-way logic block driven by a transmission line driver through a coaxial line. In addition, the amplifier is a terminator for the 93-ohm coaxial line.

Note: The differential amplifier can be pulled out of a gate without causing any damage. But a differential amplifier terminator must not be removed with power on. Doing so can cause transistor failure on all the differential amplifiers on the same coaxial line. It can also cause failure of the electrolytic capacitor on the transmission line driver that is driving the coaxial line

		Outpu	it Levels		ns Block De	elays
Input	Levels	Out a	of Phase		Turn On Turn	
Min	Max	Min	Max	Min	7	4
				Nom	14	13.5
				Max	21	23
-5.6	-5.14	+.4 4	+.51 81			
EC Level	12-7-61	113109	•	-		

R Y3





-(H)

-(K)

-(-)

-P


0

R


- J Gnd

Y3


370858







Voltage Source



Set to open at 93° F

EC Level	1-9-61	D110956	l

Appendix C 139

This card is used for channel assignment and demand delay single-shot timings

EC Level 11-29-61 113105

Appendix D—Hypertape Reference Information

IBM 7640 Hypertape Control Orders

7640 Sense Status Data Bit Assignment

Alpha Code	Num Code	Binary Positions 2 3 4 5 8 9 10 11	Orders
HNOP	00	10101010	Hypertape No Operation
HEOS	01	10100001	Hypertape End of Sequence
HRLF	02	10100010	Hypertape Reserved Light Off
HRLN	03	10100011	Hypertape Reserved Light On
HCLN	05	10100101	Hypertape Check Light On
HSEL	06	10100110	Hypertape Select
HSBR	07	10100111	Hypertape Select for Backward Reading
HCCR	28	00101000	Hypertape Change Cartridge and Rewind
HRWD	30	00111010	Hypertape Rewind
HRUN	31	00110001	Hypertape Rewind and Unload Cartridge
HERG	32	00110010	Hypertape Erase Long Gap
нwтм	33	00110011	Hypertape Write Tape Mark
HBSR	34	00110100	Hypertape Backspace
HBSF	35	00110101	Hypertape Backspace File
HSKR	36	00110110	Hypertape Space
HSKF	37	00110111	Hypertape Space File
нснс	38	00111000	Hypertape Change Cartridge
HUNL	39	00111001	Hypertape Unload Cartridge
HFPN	42	01000010	Hypertape File Protect On
HICE	43	01000011	Interrupt on Correctible Error
HECO	44	01000100	Error Correction Off
HFCB	45	01000101	Fix Check Bits
HWCF	46	01000110	Write Clock Fast
HWCS	47	01000111	Write Clock Slow
HLWR	49	01001001	Loop Write to Read

Byte	Bit	BCD Bit	Indication	Comment
1	3	А	Operator Required	Summary Bits
	5	4	Program Check	Summary
	6	2	Data Check	Bits
	7	1	Exceptional Condition	
2	3	A	В	
	5	4	4	Selected Tape
	6	2	2	Unit Address
	7	1	1	
3	3	A	Selected Drive not Ready	-
	5	4	Selected Drive not Loaded	Operator
	6	2	Selected Drive File Protected	Required
4	7	1	Operation not Initiated	
4	3 5	A 4	Invalid Order Operation Code Selected Drive Busy	Bus snow Chaste
	5	2	Selected Drive Busy Selected Drive at BOT	Program Check Check
	8 7	1	Selected Drive at EOT	Check
5	3		Correction Occurred	
3	5	4	Channel Parity Check	
	6	2	Code Check	
	7	1 î	Envelope Check	Data
6	3	À	Overrun Check	Check
-	5	4	Excessive Skew Check	
	6	2	Track Start Check	
	7	1	Not Used	
7	3	A	Selected Drive Read a Tape Mark	
	5	4	Selected Drive in EWA	
	6	2	Not Used	
	7	1	Not Used	Exceptional
8	3	A	Read Section Busy	Condition
÷	5	4	Write Section Busy	
	6	2	Backward Mode	
9	7	1	Not Used	
Ŷ	3 5	A 4	Drive 0 Drive 1	
	6	2	Drive 2	
	7		Drive 3	
10	3	A	Drive 4	Attention
	5	4	Drive 5	
	6	2	Drive 6	
	7	1	Drive 7	
11	3	A	Drive 8	
	5	4	Drive 9	
	6	2	Not Used	
	7	1	Not Used	
12		A	Not Used	
		4	Diagnostic Mode	
		2	Interrupt on Correctable Error	
		1	Error Correction Off	Diagnostics
13		A	Loop Write to Read	
		4	Write Clock Fast	
		2	Write Clock Slow	
1.		1	Fix Check Bits	
14		L	Not Used	

7640 CONDITIONS WHICH RESULT IN PROGRAM CHECK & OPERATOR REQUIRED

	KLN	76 WIN	40 C	SEL D	10ITI B2	BSFL A SA	HICH	RESU		N PRC		W Cł		O & CHC				IRED LCL	LWR	ICE	WCF	WCS	READ	READ (BACKWARD)	WRITE
Operator Required																					1				
Not Ready	X	X	X		X	Х	X	X	<u>,</u> X		Х	Х	Х	Х	х	Х	Х						X	X	X
Program Check																									
Not Loaded				·	Х	Х	Х	Х	х		Х	х					Х						X	X	×
Busy	х	×	x		х	x	x	х	х		x	х	x	x	х	X	х						х	х	x
File Protected									×			x													×
Load Point					х	x																		x	
End Point							x	x	x			х											х		×
Not Loop Write to Read																					×	X			

Appendix E—7631 File Control Reference Information

IBM 7631 File Control Orders

	Binary Positions									
Alpha Code	Num Code	2	3	4	5	8	9	10	11	Orders
DNOP	00	1	0	1	0	1	0	1	0	Disk No Operation
DREL	04	1	0	1	0	0	1	0	0	Disk Release
DEBM	08	1	0	1	0	1	0	0	0	Disk Eight Bit Mode
DSBM	09	1	0	1	0	1	0	0	1	Disk Six Bit Mode
DSEK	80	i 1	0	0	0	1	0	1	0	Disk Seek
DVSR	82	1	0	0	0	0	0	1	0	Disk Prepare to Verify Single Record
DURF	83	1	0	0	0	0	0	1	I	Disk Prepare to Write Format
DVTN	84	1	0	0	0	0	1	0	0	Disk Prepare to Verify Track With No Addresses
DVCV	85	1	0	0	0	0	1	0	1	Disk Prepare to Verify Cylinder Operation
DWRC	86	1	0	0	0	0	1	1	0	Disk Prepare to Write Check
DSAI	87	1	0	0	0	0	1	1	1	Disk Set Access Inoperative
DVTA	88	1	0	0	0	1	0	0	0	Disk Prepare to Verify Track With Addresses
DVHA	89	1	0	0	0	1	0	0	1	Disk Prepare to Verify More Address

7631 Sense Status Data Bit Assignment

Bytes Bits	BCD Bit	Indication	Comment
1 3 5 6 7	A 4 2 1	Reserved Program Check Data Check Exceptional Condition	Summary Byte Summary Byte Summary Byte
2 3	A	Invalid Sequence	Program Check
5	4	Invalid Code	Program Check
6	2	Format Check	Program Check
7	1	No Record Found	Program Check
3 3 5 6 7	A 4 2 1	Invalid Address Response Check Data Compare Check Parity or Check Char Code Check	Program Check Data Check Data Check Data Check Data Check
4 3	A	Access Inoperative	Exceptional Cond
5	4	Access Not Ready	Exceptional Cond
6	2	Disk Storage Circuit Check	Exceptional Cond
7	1	File Control Circuit Check	Exceptional Cond
5 3	A	Reserved	Data Check
5	4	6-bit Mode	
6	2	Reserved	
7	1	Reserved	
6 3	A	Module 0	Attention
5	4	Module 1	Attention
6	2	Module 2	Attention
7	1	Module 3	Attention
7 3	A	Module 4	Attention
5	4	Module 5	Attention
6	2	Module 6	Attention
7	1	Module 7	Attention
8 3 5 6 7	A 4 2 1	Module 8 Module 9 Reserved Reserved	Attention Attention
9&10		Reserved	

Appendix F-1414-6 Reference Information

1416-6 Address and Buffer Assignments

,

Adapter	Operation	Adapter Address (decimal)	Buffers Required
Telegraph	Read Write	10, 11, 12 14, 15, 16	2, 3, or 4 2, 3, or 4
IBM 1009	Read Write	20 24	2 2
IBM 1014	Read Write	60, 61 64, 65	2 or 4
IBM 1011	Read	70	I

Any combination of the above adapters may be attached to the 1414-6 if the combined buffer requirements do not exceed six.

1414-6 Sense Status Data Bit Assignment


Byte	e Bits	BCD Bits	Identification	Comment
1.	3 5 6 7	A 4 2 1	Not Used Program Check * Data Check ** Exceptional Condition	Summary Byte Summary Byte Summary Byte
2	3 5 6 7	A 4 2 1	Not Ready *** Busy *** Condition *** No Transfer ***	Exceptional Cond Exceptional Cond Exceptional Cond Exceptional Cond
3	3 5 6 7	A 4 2 1	Not used Tens Digit Tens Digit Tens Digit	Address Address Address
4	3 5 6 7	A 4 2 1	Not used Units Digit Units Digit Units Digit	Address Address Address

- * A Program Check is caused by selecting a write adapter followed by a read instruction or vice versa, or giving a sense command and not preceded by: (1) a control command, or (2) either an unusual end or attention signal from the 1414-6.
- ** A Data check is caused by either: (1) a character parity check in the 1414-6, or (2) a 1414-6 machine check.
- *** See Status Byte 2 Detail Information Chart.

Adapter Number	Device	· · · · · · · · · · · · · · · · · · ·	Status Date	nformation	
	Device	A Bit (Not Ready)	4 Bit (Busy)	2 Bit (Condition)	1 Bit (No Transfer)
1	Telegraph Read	Buffer not on line or power off	Buffer is being filled	Missed message	No request
	Telegraph Write	Buffer not on line or power off	Buffer is being filled	Last message in error; not transmitted to remote telegraph *	Last message transmitted but received incorrectly.
2	IBM 1009 DTU Read	DTU not on line or power off	Buffer is being filled	Missed message	No request
	IBM 1009 DTU Write	DTU not on line or power off	Buffer is being filled	Last message in error; transmitted to local 1009, but not to remote 1009	Last message transmitted but received incorrectly.
6	IBM 1014 Read	Buffer not on line or power off	Not Applicable	Not Applicable	No request or Buffer being filled
	IBM 1014 Write	Buffer not on line or power off	Buffer being emptied	Last message in error; not transmitted	Last message not trans- mitted; station inopera- tive.
7	IBM 1011 Read	Paper tape power off or out of tape	Buffer being filled	Not applicable	Not applicable


* May be transmitted to local telegraph

	COMMENT SHEET	
	IBM 7909 DATA CHANNEL	
	CUSTOMER ENGINEERING INSTRUCTION-REFERENCE, FORM 223-2551	
	FROM	
	NAME	
	OFFICE NO	
FOLD	CHECK ONE OF THE COMMENTS AND EXPLAIN IN THE SPACE PROVIDED	Ē
	SUGGESTED ADDITION (PAGE , TIMING CHART, DRAWING, PROCEDURE, ETC.)	
	SUGGESTED DELETION (PAGE)	
	ERROR (PAGE)	
	EXPLANATION	
FOLD		F



12/63:1500-VO

STAPLE



IBM International Business Machines Corporation Data Processing Division

112 East Post Road, White Plains, N.Y. 10601