

Handbook

# IBM

International Business Machines Corporation Bata Processing Division 112 East Post Road, White Plains, N.Y. 10601

IBM Customer Engineering Handbook 1410 Data Processing System

#### CONTENTS

GENERAL INFORMATION			5
Safety Practices			5
Machine Voltages Present with POWER OFF			7
Machine Voltages Present with DC OFF			7
Machine Serial Numbers			8
Customer Engineering Manuals of Instruction			9
Customer Engineering Maintenance Manuals			9
Customer Engineering Instruction-Maintenance Manual			9
General Publications for the 1410		·	10
Character Coding		Ċ	11
*MFI Codes for 1410	•	•	13
Abbreviations Used in ALD's	•	·	
	·		10
1410 OPERATION CODES			16
On Code Lengths	·		
Op Code Lengths         .	•	·	
Brief On Code Decemintion	•	·	10
Brief Op Code Description.	·	·	10
*I/O Operation Codes	٠	•	30
Common Op Code Grouping Chart	•	·	37
Line Objectives	•	٠	40
1401 Compatibility	٠	·	52
1410-1401 Address Conversion	·	·	57
*DIAGNOSTICS	·	•	60
*1410 Diagnostic Program Index	٠		
*Sequence of Diagnostic Programs on TC50 Master Tape	•	٠	61
*Load Routine			61
*Load Routine	•		62
*Running Procedure			63
*TADS			64
*Program Maintenance of Diagnostics			64
CONSOLE			65
1415 Type-Out Format			65
*1415 Type Elements			66
Console Matrix Control			68
LOCATIONS			69
CE Panel Lights			69
1415 Indicator Lights			69
1415 Switches			70
CE Switches			70
1411 Latches			71
1415 Latches and Triggers			74
1414 Latches and Triggers		÷	75
Latch Locations 1414-I-II-VII	•	•	78
Error Lines	•	•	79
Sync Points S Levels	•	•	81
1414 Integrated Buffer CE Panel Indicators	·	·	82
1414 Tape Indicators	•	·	82
1402 Reader Punch Indicators	·	•	04 99
1403 Printer	·	·	00 20
1403 Printer	•	·	03
Tape Unit Indicators	·	•	00
1414 integrated Butter Switches and Jacks (CE)	•	٠	84

#### MINOR REVISION (April, 1964)

This edition, Form 223-2588-2, is a minor revision of the preceding edition and does not obsolete it. Addition of new diagnostic material is the major change. Significant changes are shown in the contents by an asterisk.

Copies of this and other IBM publications can be obtained in IBM Branch Offices.

Address comments regarding the content of this publication IBM Corporation, CE Manuals, Dept. B96, PO Box 390, Poughkeepsie, N.Y.

© 1963 by International Business Machines Corporation

*SERVICE AIDS								85
Power Supply Tips								86
Voltage Levels								88
1411 Power-On Sequence .								89
Punch Magnet Driver Chart					2			91
Hammer Drive Chart								92
Printer Scoping Technique -	- 14	03						93
*Error Detection Summary								93
1411 DC Distribution								95
Oscilloscope Delayed Sweep	٠							96
*CE Seven Card Loader	•							97
*Autocoder Five Card Loader								97
*1410 List/Punch Program .								97
*Serial I/O Chassis Designati	ons							98
*Signal Monitoring								98
*Panel Designation Changes								99
*Core Storage								100
Scope Notes								102

# **CE SAFETY PRACTICES**

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM Equipment:

- Do not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your Manager if you MUST work alone.
- Remove all power AC & DC when removing or assembling major components, working in immediate area of power supplies, performing mechanical inspection of power supplies and installing changes in machine circuitry.
- Wall box power switch when turned off should be locked in off position.
- 4. When it is absolutely necessary to work on equipment having exposed live electrical circuitry anywhere in the machine, the following precautions must be followed:
  - a. Another person familiar with power off controls must be in the immediate vicinity.
  - b. Rings, wrist watches, chains and bracelets shall not be worn.
  - c. Safety glasses shall be worn.
  - d. Only insulated pliers or screwdrivers shall be used.
  - e. Keep one hand in pocket.
  - f. When using test instruments be certain controls are set correctly and proper capacity, insulated probes are used.
  - g. Avoid contacting ground potential (metal floor strips, machine frames, etc.)
- Safety glasses must be worn when working on live equipment, soldering, drilling, driving pins and all other conditions that may be hazardous to the eyes.
- Special safety instructions for handling Cathode Ray Tubes and extreme high voltages must be followed as outlined in CEM's.
- Do not use solvents, chemicals, greases or oils that have not been approved by IBM.
- Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment.
- Do not lift machines or devices weighing in excess of 60 lbs.
   All safety changes must be ordered and installed in the pre-
- scribed manner. 12. All safety devices such as guards, shields, signs, etc. shail be
- All satety devices such as guards, shields, signs, etc. shall be restared after maintenance.
- Each Customer Engineer is responsible to be certain that no action on his part renders product unsafe or exposes hazards to customer personnel.
- All machine covers must be in place before machine is returned to customer.
- Maintain good housekeeping in area of machines while performing and after completing maintenance.
- Avoid wearing loose clothing that may be caught in moving machinery.

#### KNOWING SAFETY RULES IS NOT ENOUGH OBSERVE THEM — FOLLOW THEM USE GOOD JUDGMENT

THINK SAFETY

WORK SAFELY FORM 124-0002-1



The following voltion:	The following voltages are present under a POWER OFF condi- tion:
148 vdc at:	TB 3 and 5 of all dc power supplies
	Output of -48v supply
	All thermals
	Power supply contactor panel
	TB M on memory array
	1414-1,2,3 CE panels
	1411A relay gate

MACHINE VOLTAGES PRESENT WITH POWER OFF

-	-48 vdc at:	TB 3 and 5 of all dc power supplies
		All thermals
		Power supply contactor panel
		TB M on memory array
		1414-1,2,3 CE panels
		1411A relay gate
•	115 vac at:	All convenience outlets
		1411A relay gate
		Convenience outlet isolation transformer
		Plenum strips
÷	208 vac at:	Convenience outlet isolation transformer
•	24 vac at:	T2 and emergency off switches.
£.	ACHINE VOLTA	MACHINE VOLTAGES PRESENT WITH DC OFF

N

it co

The following voltages are present under ε DC OFF condition:

ట			N		ц	
3. 208 vac at:			2. 115 vac at:		148 vdc at:	
All locations listed under POWER OFF	TB pins 4 and 5 of memory array	condition	All locations listed under POWER OFF	condition	All locations listed under POWER OFF	

4

24

vac at

T2 and emergency off switches

-1

COTUTION

# CUSTOMER ENGINEERING MANUALS OF INSTRUCTION

MACHINE SERIAL NUMBERS

Machine				
Type	Name	Serial Number	729 II, IV Magnetic Tape Units (Relay)	223-6845-2
Type	Name	oorini mamoor	1009 Data Transmission Unit	225-6560-0
1411	CPU		1011 Paper Tape Reader	227-5546-0
1411	010		1014 Remote Inquiry Unit	225-6583-0
1415	Console		1014 Adapter to 1414-4, -5, -6	R23-9913-0
1110	Comboxe		1301 Disk Storage	227-5582-2
1414-1	I/O Sync		1403 Printer	225 - 6492 - 1
1111 1	2, 0 2,50		1405 Disk Storage	227-5542-0
<b>1</b> 414 <i>-</i> 2	I/O Sync		1412/1210 Magnetic Character Reader	225 - 6486 - 1
1111 5	2, 0 0,00		1419 Magnetic Character Reader	225-6575-0
1414-3	I/O Sync		7330 Magnetic Tape Unit	223-6943-0
			7750 Programmed Transmission Control,	223-2533-0
1402 - 2	Rdr/Punch		Introduction	
			7750 Process and Control Storage	223-2540-0
1403	Printer		7750 PTC Process Control	223-2570-0
			7750 PTC Power Supply and Distribution	223-2579-0
7631	File Ctrl		7750 PTC Channel Adapter	223-2544-0
			I-O Printer (Modified Selectric)	225-6595-0
1301	Disk File		60-Cycle SMS Power Supply	225 - 6478 - 1
			Transistor Component Circuits	223-6889-2
1405	Disk File		Transistor Theory and Application	223-6783-2
729	Mag Tape Unit		CUSTOMER ENGINEERING MAINTENANCE MANUA	LS
7330	Mag Tape Unit	<u> </u>	729 II, III, IV Magnetic Tape Units (Relay)	223-6868-3
			1009 Data Transmission Unit	225-6561-0
1311	Disk		1011 Paper Tape Reader	227 - 5545 - 1
			1014 Remote Inquiry Unit	225-6584-0
1442	Card Reader		1301 Disk Storage	227-5581-3
			1301 Reference Manual Supplement	R27-5651-0
			1403 Printer	225-6493-2
			1403 Reference Manual - Print Quality Supplement	225-6581-0
			1405 Disk Storage	227-5541-1
			1410 DPS Data Flow Diagram	223-2521-0
	·		1410 Reference Card (Instruction Coding)	X24-6502-3
			7330 Magnetic Tape Unit	223-6967-2
			I-O Printer (Modified Selectric)	225-1726-0
			CUSTOMER ENGINEERING INSTRUCTION-MAINTE	NANCE MANUALS
	·			
			729 II, IV, V, VI Magnetic Tape Units (NOR)	223-6988-2
			1402 Card Read Punch	231-0002-1
			1410-1401 Compatibility	223-2597-0
			1410 Core Storage	223-2555-0
	· _ ·		1410 System Fundamentals and Functional Units	223-2589-0
			1411 Input-Output Operations	223-2692-0
			1412/1210 Magnetic Character Reader	225-6500-2
			1414-1, -2 I-O Synchronizer	223-2554-0
			1414-3, -4, -5, -6, -8 I-O Synchronizer	223-2590-0
			1414-4, 5 I-O Synchronizer, 1009 Adapter	R23-2557-0
			1415 Console, 1411 CE Console	223-2648-0
			7223 Model 3 Console Card Reader	223-2562-0
	5		7631 File Control	Z22-2766-0
			Standard Modular System	223-6900-2

8

# CHARACTER CODING

GENERAL PUBLICATIONS FOR THE 1410

.

Systems Reference Library -- 1410 Bibliography 1410 Reference Manual (General Information) 1410 Installation -- Physical Planning Console Error Report Pad A22-0523-0 A24-1407-2 C24-1437-2 229-3104-0

1.


20:172

Standard BCD Interchange Code

	1	2		3					4			5
	Collating								Cod			
	Number	Graphics		d Co		В	Α	8	4	2	1	
IN ,	00	Blank		Punel		1			Bits			
_ (	01	i.	12	3	8	В	A	8		2	1	
	02	口)	12	4	8	В	A	8	4			
c {	03	C C	12	5	8	В	A	8	4		1	
	04	<	12	6	8	В	Α	. 8	4	2	ļ	
	05	• ±	12	7	8	В	A	8	4	2	1	GM
IN	06	& +	12			В	A					
Í	07	\$	11	3	8	в		8		2	1	
	08	*	11	4	8	В		8	4			
c {	09	J.	11	5	8	В		8	4		1	
	10	;	11	6	8	В	ļ	8	4	2		
	11		11	7	8	в		8	4	2	1	мс
N	12	-	11			В					ļ	
ſ	13	1	0	1			Α				1	
	14	,	0	3	8		A	8		2	1	<u> </u>
c∤	15	% (	0.	4	8		Α	8	4			ľ
ັງ	16	~ ~	0	5	8		Α	8	4		1	WS
	17		0	6	8		Α	8	4	2		
	18	+++	0	7	8		A	8	4	2	1	SM
N	19	<u></u> б		2	8		Α					SB
ſ	20	# =		3	8		L	8		2	1	
1	21	@'		4	8			8	4			
c⊀	22	:		5	8			8	4		1	
	23	~		6	8			8	4	2		
- L	24			7	8			8	4	2	1	TM
- f	25	?	12	0		В	A	8		2		PZ
	26	A	12	1		В	A				1	
	27	в	12	. 2	I	В	Α			2		
	28	С	12	3		·В	A			2	1	
	29	D	12	4		В	Α		4			
	- 30	E	12	5		В	A		4		1	
	31	F	12	6		в	A		4	2		
	32	G	12	7		В	A		4	2	1	
	33	н	12	8		В	A	8				
	34	1	12	9		В	A	8			1	·
1	35	!	11	0		В	ĺ	8	1	2		MZ
	36	J	11	1		В					1	
	37	к	11	2		В		1		2		
	38	L	11	3	L	В	· · ·		L	2	1	
	39	м	11	4		в			4			
1	40	N	11	5		B			4		1	
1	41	0	11	6		В			4	2		
	42	P	11	7	<u> </u>	В	<u> </u>	-	4	2	1	
	43	Q .	11	8		В		8				
NN {	44	R	11	9		B.	I .	8	<u> </u>		1	
- [	45	+	0	2	8		A	8	1	2	1	RM
	46	S	0	2	<b> </b>	<b>_</b>	A	<u> </u>	<u> </u>	2		L
	47	T	0	3			A		Ι.	2	1	
	48	U	0	4	+	ļ	A	<b> </b>	4	<b> </b>		<u> </u>
	49	V	0	5		1	A		4		1	
ļ	50	W	0	6	-		A	ł	4	2	1	<b> </b>
	51	x	0	7	1	1	A	ľ.,	4	2	1	
	52	Y	0	8	1	<u>`</u>	A	8	<b>I</b>	-	1.	
	53	. Z	0	9			A	8			1	
- <sup></sup>	54	0	·	0	<u> </u>		+	8	-	2	+_	
	55	1		1		1	Ľ		Ι.		1	1
	56	2		2		<u>+</u>	1	+	f	2	+	
	57	3		3	1	1	1			2	1	
	58	4	<b>.</b>	4	+	I	1	<u> </u>	4	<u> </u>	1	<u> </u>
	59	5		5		1			4		1	
- 1	60	6	I	6	<u> </u>	I	+	<u> </u>	4	2	1	
	61	7	1	7		1		1	4	2	1	
	62	8		8		I I		8		1		
	63	9	ł.	9	1	1	1	8	1	1	1	1

10

 $\frac{1}{2}$ 



Qui-Binary Code

Card Code	BCD	True Add	Complement Add
0	8-2	Q0 B0	Q8 B1
1	1	Q0 B1	Q8 B0
2	2	Q2 B0	Q6 B1
3	1.2	Q2 B1	Q6 B0
4	4	Q4 B0	Q4 B1
5	1.4	Q4 B1	Q4 B0
6	2.4	Q6 B0	Q2 B1
7	1.2.4	Q6 B1	Q2 B0
8	8	Q8 B0	Q0 B1
9	1.8	Q8 B1	Q0 B0

MFI CODES FOR 1410

	MFI	Feature	MFI's Required for Feature
	Code	i cubui c	
	S1	10K storage or greater	S1
			S1,S10
	S2	20K storage or greater	S1, S2
	S20	20K storage only	S1, S2, S20
	S4	40K storage or greater	S1,S2,S4
	S40	40K storage only	S1, S2, S4, S40
	S6		S1, S2, S4, S6
	S60	60K storage only	S1, S2, S4, S6, S60
	<b>S</b> 8	80K storage or greater	S1, S2, S4, S6, S8
	S80	80K storage only	S1, S2, S4, S6, S8, S80
	70	1401 compatibility on 10K 1410	Z0
	Z0	1401 compatibility on 20K or greater	Z0, Z1
	Z1	1401 companionity on 2018 of greater	20,21
	L1	Overlap on first channel	L1
	L10	Overlap on 10K machine only	L1,L10
	L2	Tape or file on second channel	L1,L2
		(includes overlap on second channel)	
	B1	Basic I/O Buffer	B1
	B2	Basic print Buffer	B1, B2
	В3	100 print positions, alphanumeric chain	B1, B2, B3
	B4	Additional 32 alphanumeric print positions	B1, B2, B3, B4
	B5	Any serial device on basic I/O Buffer (includes a six buffer core array)	B1,B5
	B6	500 cps paper tape reader	B1, B5, B6
ł.	B8	First 1014 Remote Inquiry	B1, B5, B8
	Б9	Additional (two-ten) 1014's	B1, B5, B8, B9
	B20	First 5 channel telegraph translator	B1, B5, B20
	B21	First section of telegraph receive- receive adapter	B1, B5, B20, B21
	B21A	Second section of telegraph receive- receive adapter	B1, B5, B20, B21, B21A
	B22	Telegraph send-receive adapter	B1, B5, B20, B22
	B23	First section of telegraph send-send adapter	B1, B5, B20, B23
	B23A	Second section of telegraph send receive adapter	B1, B5, B20, B23, B23A
	B24	Western Union Attachment	B21, B21A, B22, B23, B23A
	B40	51 column card feature	B1, B40
	B41	100 print positions, numeric chain	B1, B2, B41
	B42	Additional 32 print positions, numeric	B1, B2, B41, B42
	B43	1009 Attachment	B1, B5, B43
	B20	Basic Model 5 or 6 I/O Buffer and Controls	B20
	B51		B50,B51
	B52		B50, B52
	B53		B1, B53
	B54	·	B2, B55
	B55		B2, B55
	B56		B2, B56
		13	

			ABBREVIATIONS USEI	) IN ALD'S
MFI		MFI's Required for		
Code	Feature	Feature	A+S	Add or subtract
			AW	A channel word mark
F0	1405 or 1301 (either channel)	F0	в	B cycle
F1	1405 or 1301 on first channel	F0, F1, F8 or F9	B 1-9	B channel has a character containing a
F2	1405 on first channel	F0, F1, F2, F8	_	digit from 1 to 9
F3	1301 on first channel	F0, F1, F3, F9	BW	B channel word mark
F5	1405 or 1301 on second channel	F0, L2, F5, F8, or F9	CMP	Compare
F6	1405 on second channel	F0, F5, F6, L2, F8	CND	Condition
F7	1301 on second channel	F0, F5, F7, F9, L2	Coml at	Commercial at
$\mathbf{F8}$	1405 on either or both channels	F0, F8	CPR	Computer
F9	1301 on either or both channels	F0, F9	CR Disable	Control register disable
	- (		D	D cycle
K1	I/O Buffer on second channel	К1	INTR	Interrupt
K5	Serial device on second channel	K1, K3	Last ex. Next to Last	Last execute cycle and next to last logic
K53	Column binary feature on second	K1, K53		gate
	channel		LIROC	Last instruction readout cycle
			MDL	Mpy div last latch
M0	Any tape system to either channel	M0	N	No scan
M1	Any tape on the first channel	M0, M1	RA	Zero and add
M2	729 Mod 2 (either channel)	M0, M6, M1 or M5, M2	RC	Adder carry
M3	7330 units (either channel)	M0, M1 or M5, M3	RS	Zero and subtract
M4	729 Mod 4 Tape Units (either channel)	M0, M6, M1 or M5, M4	RST	Reset
M5	Any tape on second channel	M0, L2, M5	S	Complement latch
M6	729 II or IV on either channel	M0, M6	Т	True latch
			TLU	Table look up
$\mathbf{R0}$	1311 File	F3, F7	TW	Shielded or grounded half of a twisted pair
	1311 File on first channel	F3, R0	U	Units latch
R2	1311 File on second channel	F7,R0	Y	Body latch
	1311 scan feature	R1 or R2	X	Extension latch
SCN1	1311 scan feature on first channel	SCN0	+	Or
SCN2	1311 scan feature on second channel	SCN0		And
			1	1st scan
	1412 attachment either channel	A0	2	2nd scan
A1	1412 attachment channel 1	A0, A1	3	3rd scan
A2	1412 attachment channel 2	A0, L2, A2		
C1		C1		
H1	corporate simplex interface on	L1, Y1		
	channel 1			
H2	corporate simplex interface on	L2,Y1		
	channel 2			
		P1		
	Paper tape punch on channel 2	P2		
		Y1		
Y2	priority processing on channel 2	K1,K5,Y1		

# 1410 OPERATION CODES

# INDEX REGISTER LISTING

. .

SIGNIFICANCE OF TAG BITS

# OP CODE LENGTHS

Op Code/Instr	Function	Accept	able Le	engths
A (A) (B)	Add	1	6	11*
S (A) (B)	Subtract	1	6	11*
? (A) (B)	Zero and Add	1	6	11*
! (A) (B)	Zero and Subtract	1	6	11*
@ (A) (B)	Multiply	1	6	11*
% (A) (B)	Divide	I	6	11*
J (I) d	Branch if Internal Ind On	1	7*	
R (I) d	Branch if I/O Status			
	Ind On (Ch 1)		7*	
X (I) d	Branch if I/O Status			
	Ind On (Ch 2)		7*	
B (1) (B) d	Branch if Char Equal	1	6	12*
W (I) (B) d	Branch if Bit Equal	1	6	12*
V (1) (B) d	Branch on WM and/or Zone	1	6	12*
D (A) (B) d	Move Data	1	6	12*
Z (A) (B)	Move Char and Suppr Zeros	1	6	11*
E (A) (B)	Move Char and Edit	1	6	11*
C (A) (B)	Compare	1	6	]]*
T (A) (B) d	Table Lookup	1	6	*2۱
G (C) d	Store Addr Reg		7	
, (A) (B)	Set Word Mark	1	6	11*
□ (A) (B)	Clear Word Mark	1	6	11*
/ (I) (B)	Clear Storage and Branch	1	6	11*
. (I)	Halt and Branch	1	6	
N	No Op	-	-	
M (X) (B) R/W	Read or Write without WM			10
L (X) (B) R/W	Read or Write with WM			10
U (X) d	Control Unit		5	
Kd	Stacker Sel and Feed	2 2		
Fd	Control Carriage	2		
Y (I) d	Priority Test		7	

	Hundreds		T	ens	Index with	Locat	ions
1	B-Bit A-Bit		B-Bit	A-Bit	Register	From	To
	8	4	2	1			
		4	<u> </u>		1	00025	00029
			x		2	30	34
			x	X	3	35	39
		X			4	40	44
		Х		Х	5	45	49
		Х	Х		6	50	54
		Х	Х	Х	7	55	59
	Х				8.	60	64
	X			Х	9	65	69
	X		Х		10	70	74
	Х		Х	Х	11	75	79
	X	Х			12	80	84
1	Х	X		Х	13	85	89
	Х	Х	Х		14	90	94
	Х	Х	Х	Х	15	95	99
		1					

1410 OP CODES

\* Indicates interruptible length

# BRIEF OP CODE DESCRIPTIONS

CA

Chg Dd Dv fd Gt V но Inv M'cand Mult'r nc NŻ Om  $\mathbf{SF}$ Sn ТА

This section contains a short description of each op code. The following abbreviations are used: complement add

change dividend divisor field greater value high order inverted multiplicand multiplier no change no zone omit standard form	Special Effects	If B fd > A fd add 0 to extra HO Pos B If B fd < A fd, HO of A fd not processed	A fd must have a WM in HO position	Notation – same as (add two fd)	A fd must have WM in HO position	Sign of result in B fd same as sign of A fd If A > B, HO Pos A not . processed
sign frue add	Word Mark	A 8 8 9 8 9 8 9 8 9 8 9 8 9 8 9 9 9 9 9	HO A	¤ Р 11 Р 11	HO A	ы ОН ОН
	Effect on Zones and Sign	A         B         Eff         Results           Z         nc         nc          Om B fd           Sn         nc         SF         Chg         +           +         +         TA         +         +           +         +         TA         +         +           -         +         CA         Sn Gt V         -           -         -         TA         -         -         -	Z nc In Afd Sn nc nc	Z nc nc In B fd Sn nc SF Chg + - TA + + CA Sn Gt V - + TA + TA +	Z nc In A fd	Z nc Chg NZ Om Bfd Sn nc Chg SF Use Afd Sn
	Function	Add Num A fd to B fd	Used to double A fd	(B) - (A)	Num (A) always	Stores A fd in B fd
	Format	A (A) (B)	(A) A	S (A) (B)	S (A)	? (A) (B)
	Operation	Add (two fd)	Add (one fd)	Subt (two fd)	Subt (one fd)	Zero & Add (two fd)

19

Operation	Format	Function	Effect on Zones and Sign	Word Mark	Special Effects
Zero & Add (one fd)	? (A)	Strip A fd of all zones ex- cept sign	A B Eff Results Z Chg NZ In Afd Sn Chg SF Sn to SF	A B Stop HO A	Also changes (blank , 8–3, 8–4, etc to num equiv (0, 3, 4, etc.)
Zero & Subt (two fd)	! (A)(B)	Stores Num A in B fd with opposite sign	Z nc Chg NZ In B fd Sn nc Chg Inv A fd Sn (SF)	НО НО В	Notation same as zero and add
Zero & Subt (one fd)	! (A)	Strips A fd of zones and change sign	Z Chg NZ In A fd Sn Chg SF (inv sign)	HO A	Same as zero & add (one field)
Multiply	@ (A) (B)	A fd M'cand repetitively added to B fd (Prod) (Mult'r in HO Pos B)	Z nc Chg NZ In B fd Sn S + + + of results + in B fd + - + -	HO HO B (when 0 is in Mult'r)	B length – add 1 to sum of digits in M'cand & Mult'r digit of 5 or greater causes compl add A and B addresses are units position of respective fields

Operation	Format	Function	Effect on Zones and Sign				Word Mark			Special Effects	
Divide	% (A)(B)	Dd (B fd) divided by Dv (A fd) Result in HO of B fd	Z Sn	A nc - + (lik	SF + -	Note	Results In HO of B fd - - e sign)	A HO	в но	Stop B cycle, TA,B- channel B bit	A address-Units of Dv B address-HO Pos of Dd B length add 1 to sum of Dd, & Dv digits

21

.

20

NOTE: To insure that the quotient field contains zeros and the sign bit configuration is AB, move dividend into B field by using a ZERO AND ADD instruction.

	Onentin	Format	<b>F</b> and <b>a</b>			
	Operation Branch		Function	Mod	Function of Mod	Special Considerations
	(unconditional)	J (I) blank	When executed causes branch to (I) address	BIk	Must be in format or branch will not take place	
22	Branch (conditional)	ы (I) Г		Blk 9 @ /∕S T U ∨ W Z Q 1 2 R	Unconditional Carriage channel 9 Carriage overflow (Channel 12) Compare unequal Compare equal (B = A) Compare low (B < A) Compare high (B > A) Zero balance Divide overflow Arithmetic overflow Branch inquiry Overlap in process on channel 1 Overlap in process on channel 2 Printer carriage busy	Compare indicators are turned off by next comp table lookup, or test character and branch, and are set to that operation. Overflow indicators are turned off by this branch test if successful.
				К		This branch test op code is used on T005 diagnostic
	Priority Test	Y(I) d	Test for interrupt cause	E	Unconditional branch and turn-on	
				Х	priority alert mode. Unconditional branch and turn-off priority alert mode.	
					<u> </u>	·
	Operation	Format	Function	Mod	Function of Mod	Special Considerations
				Q S	Branch if inquiry priority request. Branch if channel 1 seek priority request.	
				Т	Branch if channel 2 seek priority request.	
				U	Branch if I-O unit priority request.	
				1 2	Branch if channel 1 overlap priority Branch if channel 2 overlap priority :	
				N	Branch if outquiry priority request.	
			*			
6	Branch if I/O status indicator ON	R (I) d X (if channe 2)	Conditional branch Executed if status indicator designated by Mod in ON	1 Bit r	Branch if I/O unit not ready (mechanical)	Internally set at end of 1 time. If ind is ON, operation is ended No data transferred
	U.V.	-,	a	2 Bit	Branch if I/O unit is "busy" (mechanical)	Set if 1/O devices are in a busy condition, before any data transfer (During 1 ph)
				4 Bit		Set ON after transfer of data involving I/O devices if parity error was detected.
				8 Bit		Set during move or load instruction (end-of-
				A Bi	t Branch if I/O has no transfer	file, cd lever, etc) Set ON if no data was available to transfer
				B Bit	Branch if I/O has wrong length record	Set ON if record written to/from storage is not correct length

	Operation	Format	Function	Mod	Function of Mod	Special Considerations
				All (≢) Bits	Branch if any indicator is ON.	Used to branch to a test program area,
				@	Read back check (write disk check)	to determine and indicate exact status.
	Branch if character equal	B (I) (B) d	Compare bit configura- tion of the character at B address to the (d) char- acter. Branches if equal	d	Character of Mod used to compare.	This instruction also sets the Hi-Lo-equal indicator. Hi is set if B character higher than (d) WMs do not affect this test as only one character is used.
24	Branch if bit is equal	W (I) (B) d	Branches if bit in B character matches bit in d character	d	Any legitimate character or bit configuration can be used.	If ANY bit in β matches ANY bit in d, α branch will be executed.
	Branch on WM or Z equal	V (I) (B) d	Branches if character at (B) has WM or zone combination specified by (d)	1 Bit 2 Bit 1 & 2	A two bit compares zone bits	Characters possible for modifier: Br on Wm - 1 Br on Z - 2,B,K,S Br on both- 3,C,L,T
						NOTE: This branch is a test of one character so no WMs are needed or affected.

Data Move Operation and General Data Operations

Data Moving – Concerns moving data left to right (reverse scan) or right to left (forward scan) from the A field to the B field with or without word marks. Data can be moved by fields or by records. If a data field is moved, the operation can be programmed to stop at: A-fd WM, B-fd WM, A- or B-fd WM. If a record is moved the operation can be programmed to stop at: first WM in either A- or B-fd, first RM in A-fd, First GM/WM in A-fd, first RM or GM/WM in A-fd.

	Operation	Format	Function	d Character Control Bits	Control by Mod	Special Considerations
	Move Data	D (A)(B) d	Data is moved L-R, or R-L, from A field to B	1	Trans Num portion of data field	Blank d – (No 1,2,4) Scan for WMs, RMs, or GM-WMs
25			field, under control of d.	2	Trans Zone portion of data field	1Only the part of A field trans-
				4	Trans WMs from A field to B field	ferred replaces corresponding B field. Rest of B field is unchanged.
				8 Bit No A Bit No B Bit	Stop trans, or scan at first WM sensed in either field	2 If move is L-R A address specifies high order of A-fd
				(L to R Move)		
				A Only	Stop at A-fd RM	3If move is R-L A address
				B Only A & B	Stop at A-fd GM-WM Stop at A-fd RM or GM-WM	specifies units position of A-fd.

						· · · · · · · · · · · · · · · · · · ·
	Operation	Format	Function	d Character Control Bits	Control by Mod	Special Considerations
				No 8 No ABit Bit No B Bit (R to L Move) A Only B Only A & B	Trans or scan only one position. Stop at A-fd WM Stop at B-fd WM Stop 1st WM either fd	When scan operation is designated, no data is transferred.
26	Move Char– acters and suppress 0's	Z (A)(B)	Moves data in A fd to B-fd	Special Functions High order O's and commas are replaced by blanks.	and WM notes A-fd must have WM to define length of fd moved to B-fd. B-fd WM removed (in this area).	Special char not recognized as signi- ficant digit A–fd is unchanged.

	Operation Comparing	Format C (A)(B)	Function Data in A field com- pared to data in B field. Result sets a (B < A) or (B=A) or (B > A) indicator.	Mod	Mod Affect No Modifier	Word Marks Operation is terminated by either an A-fd or B-fd word mark. If A-fd is shorter than B-fd, A-fd must have WM. In this case Hi-ind is on.	Notes Compare indicators must be tested before the next: 1. Compare 2. Branch if char equal 3. Table lookup (Once B=A ind is set OFF, can- not be set ON for rest of operation.)
27	Table Lookup	T(A)(B) d	Causes search for a table argument that is higher than, lower, or equal to the search argument. Search type controlled by d modifier. Search ended by first argument satisfying modifier.	b 1 2 3 4 5 6 7	Search to end of table Search for lower Search for equal Search for equal or lower Search for higher Search for higher or lower Search for equal or high Stop on any	A-fd WM over HO position. B-fd WM over each table argument HO position. A-fd WM stops compare.	Table fd includes argument in LO positions, function in HO positions. Comparison resumes one posi- tion to left of B-fd WM. Each table field must be as long as or longer than search fd. Short table fd ends operation and sets Hi latch.
	Editing	E(A)(B)	Move characters and edit. For detailed explanation, re in Reference Manual (Form A		ection		

	Miscellan- eous Oper	Format	Function	Mod	Mod Function	Word Marks	Notes
	Store ad- address Reg (This Instruction cannot be indexed)	G (C) d	Contents of register specified by the "d" are stored in the C-field.	A B F T	Store A Reg Store B Reg Store E Reg Store F Reg Store RTC	WMs in C field have no effect Zones in C-fd are not disturbed	C address specifies Lo order position where the register will be stored. 5 digit field is stored. HO digit will be 0 or 9. Hours read out as continental time. Minutes read out as 100ths of hour. Example: 1:30 pm = 01350
28	Set Word Mark	, (A)(B) , (A) , (No ad- dress)	Sets WM in specified A & B address locations Sets WM in specified A address loc only Sets WMs in locations specified by AAR and BAR (chained from previous operation)		No Modifier		Data characters in the specified locations are undisturbed.
	Clear Word Mark	□ (A)(B)	Same functions as Set WM fo except this function CLEAR	or two a S the W	ddresses, one addres Ms in the specified	ss or no address positions.	
	Miscellon-						

2.5

Miscellan- eous Oper	Format	Function	Mod	Mod Function	Word Marks	Notes
Clear Storage	/ (B)	Clears data & WMs (R to L) form the speci- fied B address, to and including the nearest 100s position.		No Modifier	WM are cleared in the areas specified	If no address, chained contents of B register are used as B address
Clear Stg and Branch	/ (l)(B)	Same effect as CLEAR STORAGE except next Inst from 1 address			WMs are cleared in area specified.	this is an uncondi- tional branch
Halt		Stops. Start key starts program with the next se- quential instruction.				
Halt-Branch	. (I)	Stops. Start key starts program at I address				Unconditional Branch After Halting
No Operation	Ν	Can be substituted for the op code of any instruction to ma instruction ineffective.			WMs not affected	

 $^{29}$ 

I/O Unit	Op Code	X C <del>i</del> l Field		d Modifier	Operation	Notes
Card Reader	M or L	%10	(B)	R Read	Initiate feed cycle. Trans 80 characters from read buffer to core storage. Read card into read buffer. Stack card in NR pkt.	If L op code is used, word separator characters are read into storage as WMs and are associated with the following data character
	м	%11	(B)	R Read	Same as above. Except Stack 1.	
	or L	%12	(B)	R Read	Sama and a 5 10/2 11	
	L	%12 %19	(B) (B)	R Read	Same as above. Except 8/2 pkt. Trans 80 characters from read buffer to core storage. THERE IS NO CARD FEED OR STACK/SEL OPERATION.	A GM-WM must appear in the core storage pos to immediate right of data record. This stops operation when sensed.
	к			0 Sel NR	Initiate feed cycle. Read card into read	SHOULD BE USED ONLY AFTER A READ
	or			1 Sel Rd 1	buffer. Stack card in designated pocket.	CARD INST WITH 9 IN UNITS OF
	4			,2 Sel Rd 8∕2		CONTROL FIELD.
Card Punch	м	%40	(B)	W Punch	Transfer 80 characters from core storage	If Lop-code is used, WMs are translated
	or L				to punch buffer. Punch a card-stack in NP pkt.	to word separators and are punched to left of its associated character.
		%44	(B)	W Punch	Same as above, except pkt 4.	
		%48	(B)	W Punch	Same as above, except pkt 8/2.	

\*See notes, page 36

30

1/O Unit	Op Code	X Ctl Field		d Modifier	Operation	Notes
1403 Printer	Ň	%20	(B)	W	Transfer 100 or 132 characters to print buffer, Print a line.	Word marks in CPU are ignored.
	or L	%20	(B)	W	Transfer 100 or 132 characters to print buffer. Print a line.	WMs over characters are translated as word separators and print as a blank to left of associated character.
	м	%21	(B)	W	Transfer 100 or 132 char record to print buffer. Print a line.	Prints "1" for each position that contained a WM. All other positions print nothing.
I/O Printer	M or	%TO	(B)	R	Unlocks keyboard so keyed data may be read into storage.	L-mode: WMs erased and entered. M-mode: WMs in storage undisturbed.
	L M or L	%TO	(B)	W	Transfer data from CPU to 1/O printer and print.	WMs printed in L-mode only.
Card Reader (with column binary feature)		Read in Program	nstructio m will b	on is normal forr ranch if card in	nat. Special test branch instruction J(1)N 1114 buffer is a col binary card. 160 positi	A must be executed prior to read instruction. on input field must be provided for col binary card.
Card Punch (with column binary feature)	M or L	%8n	(B)	W	Punch card in column binary mode.	B-field is 160 positions. "n" may be 0, 4, or 8.

	I/O Unit	Op Code	X Ctl Field		d Modifier	Operation	Notes
	1405, 1301 or 1311	м	%F0	(B)	R	Initiate seek of selected arm and module to address stored in (B) location.	Format of address: AMDDTTR0 \$
	011011	or L				to address stored in (b) location.	
	1405, 1301	м	%F1	(B)	R	Read or write single record. 200 charac-	(B) address must be same as used in seek
	or 1311	or				ters in M-mode. 176 characters with WMs in L-mode.	instruction:
	1405, 1301	M	%F2	(B)	R	Read or write full track,1000 charac-	AMDDTTR0 \$ (176 pr 200 pos) \$ Same as M/L %F1 except record area must
		or		.,	or	ters in M-mode. 880 characters with	be 1000 pos for M-mode and 880 pos for
		L			W	WMs in L-mode.	L-mode.
5	1405, 1301	м	%F3	(B)	W	Read back check. Compares data written	Must follow each file write before any
	or 1311	or				to source data.	other file operation.
	1405	L M	%F4	(B)	w	Write indelible address	Without The second seco
	1405	M	<sup>-70</sup> F 4	(B)	vv	Write indefible address	Writes 7 char address from (B) location in storage (arm is not written). Write address switch must be ON.
	1011	M or L	%P1	(B)	R	Reads paper tape in move or load mode. On completion of transfer scan, 1011 will "go" to fill buffer again.	1011 tape read will stop when 80 character buffer is filled or any character encoded as EOR is read.

Note: For detailed information about 1301 instructions see IBM 7631 File Control CE Instruction-Maintenance Manual, Form Z22-2766-0. 1311 instructions are covered in detail in 1411 Input-Output Operations CE Instruction-Reference Manual, Form 223-2692-0.

. . .

• . · ·

٤,

	I/O Unit	Op Code	X Ctl Field		d Modifier	Operation	Notes
	1014	M or L	%Qn	(B)	R or W	Read or write up to 80 character record to selected 1014	"n" position of X-ctl field may be 0 or 1. Each group may have 10-1014's.
	1009	M or L	%D0	(B)	R or W	Data Transmission Unit, Communicates directly with other 1400 and 7000 systems, Also reads and writes to 7701 or 7702 Mag Tape Trans Terminals,	1 1009 adapter per 1414-4 or 5
33	Telegraph	M or L	%Ln	(B)	R or W	Read or write variable length record from remote telegraph units	n=0, 1, or 2. Each group may have variable number of remote units.
	7223–3 (console card reader)	M or L	%Z0	( B)	R	Read 80 char card into CPU	Not buffered
	729 and 7330	M or L	%Un	(B)	R or W	Read or write magnetic tape in M-mode or L-mode	"\$" modifier: read tape to end of storage or IRG. "X" modifier: write tape to end of storage.

	I/O Unit	Op Code	X Ctl Field	d Modifier	Operation	Notes
	729 and 7330	U	% Un	 x	Unit control operation. Tape unit de- signated by "n" performs operation specified by "x".	"×" modifiers: B-backspace tape record E-skip and blank tape M-write tape mark R-rewind U-rewind and unload A-start tape and immediate disconnect. CPU continues and tape reads under control of TAU. Used in T005 diagnostic.
34	Reader	К		 d	Initiates feed cycle and selects card into pocket designated by "d" (no transfer scan)	0-normal read pocket 1-1pocket 2-8/2 pocket 4,8 controls punch stacker selection in 1401 mode
	1403 Printer	F or 2		 d	Cause carriage to execute space or skip operation specified by "d"	1-immediate skip to channel 1 2-immediate skip to channel 2 3-immediate skip to channel 3 4-immediate skip to channel 4 5-immediate skip to channel 5 6-immediate skip to channel 6 7-immediate skip to channel 7 8-immediate skip to channel 8
	I/O Unit	Op Code	X Ctl Field	d Modifier	• Operation	Notes 9-immediate skip to channel 9 0-immediate skip to channel 10 #-immediate skip to channel 11 @-immediate skip to channel 12 A-skip after print to channel 1 B-skip after print to channel 3 D-skip after print to channel 4 E-skip after print to channel 5 F-skip after print to channel 5
C C						G-skip after print to channel 7 H-skip after print to channel 8 I-skip after print to channel 9 ?-skip after print to channel 10 skip after print to channel 11 m-skip after print to channel 12 J-limmediate space K-2 immediate spaces L-3 immediate spaces /-1 space after print S-2 spaces after print T-3 spaces after print

.

-

l/O Unit	Op Code	X Ctl Field		d Modifier	Operation	Notes
I/O No- Operation	M or L	xxx	(B)	Q or V	Used in interrupt testing. Forces setting of status indicators for sel unit making them available for testing. No data are transferred.	Standard I/O instruction format except for d modifier. "d" mod: Q-Input status indicators V-Output status indicators

# Notes on I/O Operation Codes

\* Each I/O instruction must be followed by a R(I)  $\ddagger$  before the next I/O instruction on that channel. A specific "R(I)d may be used as long as the branch is executed. R(I)  $\ddagger$  for Channel 1, X(I)  $\ddagger$  Channel 2.

Hundreds position of X Ctl Field for I/O operations may be:

- % Channel 1 non-overlapped
- @ Channel 1 overlapped
- ¤ Channel 2 non-overlapped
- \* Channel 2 overlapped

|  |   |   |  |   |  |  |   |   |   |  |  |  | 141(  | 0 0   | p Co  
   | odes  
  |  |   
   |   
   |  |  |   
   |   
  |  
   |  |  |  | 6   | 2   |
|--|---|---|--|---|--|--|---|---|---|--|--|--|---|---
---
--
--|--
--
---
--
---|--|--
---
--
--|--|--|--|---
---|
| COMMON OP CODE<br>GROUPING LINES   | ?   | 1   | A  | s   | @  | %  | E   | Z   | С   | W  | V  | /  | •   | ,   | П   
   | U   
  | D  | L   
   | В   
   | R  | х  | G   
   | T   
  | м  
   | L  | к  | F  | Z   |   |
| Percent Type Op Codes<br>Not Percent Type Op Codes<br>Addr Dbl Op Codes                      | <i>.</i>  |   |  | x<br>x  | х  | х  | x   | X   | X   | x  | х  | X<br>X   | x   | X<br>X  | X<br>X  
   | x   
  | х  | x<br>x  
   | х   
   | X<br>X   | x<br>x   |   
   | х   
  | Х  
   | х  |  |  | OP COD  |   |
| Not Addr Dbl Op Codes<br>1 Addr Plus Mod Op Codes  |   |   |  |   | ×  | ×  | X   | ×   | ×   | X  | Х  | x  | Х   | ×   | x   
   | X<br>X  
  | X  | х   
   | X   
   | х  | х  | X<br>X  
   | X   
  | Х  
   | X  | Х  | Х  | E GROU  |   |
| 2 Addr Plus Mod Op Codes<br>2 Address Op Codes   | X   | х   | х  | x   | х  | ×××  | x   | Х   |   | X<br>X<br>X  |  | х  | ×   | х   | х   
   | x   
  | X<br>X<br>X  | ×   
   | X<br>X<br>X   
   | ×  | x  | x   
   | X<br>X<br>X   
  | X<br>X<br>X  
   | X<br>X<br>X  |  |  | JPING C   |   |
| 2 Char Only Op Codes<br>C Cycle Op Codes<br>No C or D Cy Op Codes<br>No D Cy at 1 Ring 6 Ops | X   | X   | X  | X   | _×   | х  | x<br>x  | X<br>X  | x<br>x  | x<br>x   | X<br>X   | X<br>X   |   |   | X<br>X  
   | v   
  | X<br>X   | x   
   | X<br>X  
   |  |  | X   
   | x   
  |  
   | ×  | X  | X  | HART  |   |
| -  | GROUPING LINES<br>Percent Type Op Codes<br>Not Percent Type Op Codes<br>Addr Dbl Op Codes<br>Not Addr Dbl Op Codes<br>1 Addr Plus Mod Op Codes<br>2 Addr Plus Mod Op Codes<br>2 Addr Plus Mod Op Codes<br>2 Address Op Codes<br>Addr Type Op Codes<br>2 Char Only Op Codes<br>C Cycle Op Codes<br>No C or D Cy Op Codes | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Xddr Dbl Op Codes         X Addr Dbl Op Codes         1 Addr Plus Mod Op Codes         2 Addr No Mod Op Codes         2 Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         2 Address Op Codes         X Addr Type Op Codes         X Char Only Op Codes         C Cycle Op Codes         No C or D Cy Op Codes         No D Cy at 1 Ring 6 Ops | GROUPING LINES Percent Type Op Codes Not Percent Type Op Codes X X Addr Dbl Op Codes X X Not Addr Dbl Op Codes Addr Plus Mod Op Codes Addr Sop Codes Addr Sop Codes X X Addr Type Op Codes C Cycle Op Codes No C or D Cy Op Codes No D Cy at 1 Ring 6 Ops X X | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X X         Not Addr Dbl Op Codes         1 Addr Plus Mod Op Codes         2 Addr No Mod Op Codes         2 Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         2 Address Op Codes         2 Address Op Codes         X X         2 Char Only Op Codes         C Cycle Op Codes         No C or D Cy Op Codes         No D Cy at 1 Ring 6 Ops       X X X | GROUPING LINES Percent Type Op Codes Not Percent Type Op Codes Addr Dbl Op Codes Addr Dbl Op Codes Addr Plus Mod Op Codes Codes Codes Codes Codes Codes Codes Codes Codes No C or D Cy Op Codes No D Cy at 1 Ring 6 Ops X X X X | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X       X         Not Addr Dbl Op Codes         X       X         Not Addr Dbl Op Codes         2 Addr Plus Mod Op Codes         2 Addr Type Op Codes         X       X         2 Char Only Op Codes         C Cycle Op Codes         No C or D Cy Op Codes         No D Cy at 1 Ring 6 Ops         X       X | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         2 Address Op Codes         X X X       X X         X Addr Type Op Codes         X X X       X X         X Addr Type Op Codes         C Cycle Op Codes         X X | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         X X X       X X         Address Op Codes         X X       X X         X Addr Type Op Codes         X X       X X         X X         X Cor D Ly Op Codes         X No D Cy at 1 Ring 6 Ops         X X       X | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X X X         X X X         X X X         Not Addr Dbl Op Codes         X Addr Plus Mod Op Codes         2 Addr Plus Mod Op Codes         X X       X         2 Addr Plus Mod Op Codes         X X       X         2 Char Only Op Codes         X X       X         X Cor D Cy Op Codes         No D Cy ot I Ring 6 Ops       X         X X       X | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X X X         X X X         Not Addr Dbl Op Codes         X Addr Dbl Op Codes         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X X         X X | GROUPING LINES       Addr Dil Op Codes       X       < | GROUPING LINES         Percent Type Op Codes         Not Percent Type Op Codes         Addr Dbl Op Codes         X X X         X X X         Not Addr Dbl Op Codes         2 Addr Plus Mod Op Codes         2 Address Op Codes         X X X       X X         X X X       X X         2 Address Op Codes         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         X X       X X         < | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /         Percent Type Op Codes<br>Not Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .         Percent Type Op Codes<br>Not Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,         Percent Type Op Codes<br>Not Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       II         Percent Type Op Codes       Not Percent Type Op Codes       X    
  X       X <t< td=""><td>GROUPING LINES       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J         Percent Type Op Codes       Not Percent Type Op Codes       X       <t< td=""><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       Щ       U       D       J       B         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       I       U       D       J       B       R         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       II       U       D       J       B       R       X         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ? I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G         Percent Type Op Codes       X<!--</td--><td>COMMON OP CODE<br/>GROUPING LINES       ?       I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X     
 X       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       &lt;</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V&lt;</td></td></td></td></t<></td></td></t<> | GROUPING LINES       X | COMMON OP CODE<br>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D         Percent Type Op Codes       X <td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J         Percent Type Op Codes       Not Percent Type Op Codes       X       <t< td=""><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       Щ       U       D       J       B         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       I       U       D       J       B       R         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       II       U       D       J       B       R       X         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ? I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G         Percent Type Op Codes       X      
X       X       X       X<!--</td--><td>COMMON OP CODE<br/>GROUPING LINES       ?       I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       &lt;</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V&lt;</td></td></td></td></t<></td> | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J         Percent Type Op Codes       Not Percent Type Op Codes       X <t< td=""><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       Щ       U       D       J       B         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       I       U       D       J       B       R         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       II       U       D       J       B       R       X         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ? I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D 
     J       B       R       X       G         Percent Type Op Codes       X<!--</td--><td>COMMON OP CODE<br/>GROUPING LINES       ?       I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       &lt;</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V&lt;</td></td></td></td></t<> | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       Щ       U       D       J       B         Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       I       U       D       J       B       R         Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       .       ,       II       U       D       J       B       R       X         Percent Type Op Codes       X <td>COMMON OP CODE<br/>GROUPING LINES       ? I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G         Percent Type Op Codes       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X 
     X       X<!--</td--><td>COMMON OP CODE<br/>GROUPING LINES       ?       I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       &lt;</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V&lt;</td></td></td> | COMMON OP CODE<br>GROUPING LINES       ? I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G         Percent Type Op Codes       X </td <td>COMMON OP CODE<br/>GROUPING LINES       ?       I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T         Percent Type Op Codes       X<td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X   
   X       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       &lt;</td><td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X</td><td>COMMON OP CODE<br/>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V&lt;</td></td> | COMMON OP CODE<br>GROUPING LINES       ?       I       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T         Percent Type Op Codes       X <td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X</td> <td>COMMON OP CODE<br/>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X</td> <td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       &lt;</td> <td>COMMON OP CODE<br/>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X</td> <td>COMMON OP CODE<br/>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V&lt;</td> | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       I       U       D       J       B       R       X       G       T       M         Percent Type Op Codes       X 
     X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X       X | COMMON OP CODE<br>GROUPING LINES       ?       1       A       S       @       %       E       Z       C       W       V       /       ,       ,       Щ       U       D       J       B       R       X       G       T       M       L         Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       < | COMMON OP CODE<br>GROUPING LINES       ?       !       A       S       @       %       E       Z       C       W       V       /       ,       II       U       D       J       B       R       X       G       T       M       L       K       F         Percent Type Op Codes       X | COMMON OP CODE<br>GROUPING LINES       ? ! A       S       @ %       E       Z       C       W       V       /       , П       U       D       J       B       R       X       G       T       M       L       K       F       N       N       V< |

36

													1410	O OF	o Co	des												
COMMON OP CODE GROUPING LINES	?	!	A	S	@	%	E	Z	С	W	V	/		,		U	D	J	В	R	х	G	T	м	L	к	F	Ν
Operational Reset Type Op Codes Add or Subr Op Codes Mpy or Div Op Codes	х	х	х	×	x	x				5																		
Add Type Op Codes Arith Type Op Codes E or Z Op Codes				X X			×	x					-															
Compare Type Op Codes Branch Type Op Codes * No Branch Op Codes	x	x	x	×	x	x	x	x	x x	×	×	×	×			x	x	x	X X	х	х	x	x x	x	x	X	x	
Word Mark Op Codes M or L Op Codes														Х	Х									х	x			

.

\* Not a line name, a grouping only.

													1.	410	Ор	Cod	es												_
	COMMON OP CODE GROUPING LINES	?	ļ	A	s	@	%	E	Z	С	w	V	/	•	,	П	U	D	ſ	В	R	Х	G	Т	М	L	K	F	N
<u>Control</u>	1st Scan First Op Codes A Cy First Op Codes Std A Cycle Op Codes	Х	X X X	Х		X X X		X	X X X	Х	х	Х	Х		X X	X X	-	X X		х			x	X X X	-				
	B Cy First Op Codes A Reg to A Ch On B Cy Ops Op Mod to A Ch On B Cy Ops	×	х	х	x	х	х	x	х	х	X X	× ×	X X	x	х	х	x	х	x	× ×	х	х		х			х	х	
	Load Mem On B Cy Op Codes Rgen Mem On B Cy Op Codes Stop at F on B Cy Op Codes		× #	Х	X	X #	X #	X	Х	х	x	х	х	x x				X #	x x	x		x x		х			х	х	
	Stop at H on B Cy Ops Stop at J on B Cy Op Codes RO B AR On Scan B Cy Ops RO A AR On A Cy Ops		x	X	x	х	х	x x x	X X X	X X		× ×	х	x	X X	x x		X X X	X	X X	X	х		х					

<sup>#</sup> Indicates accelerator feature timing.

38

# Percent-Type Op Codes (13, 14, 10)

Converts Asm Ch 8, 4 bits to 0, 4 for input to address channel Sets ADDRESS TYPE OP CODES Sets NO INDEX ON FIRST ADDRESS OPS I 1, LGC sets special advance to I 3 Prevents reset of AAR and CAR

# Not-Percent-Type Op Codes (13.14.10)

Sets ADDRESS TYPE OP CODES Sets READ FIRST ADDRESS TO AAR AND CAR Assists in preventing NOT INTERRUPT START to I cycle control at I 6 Assists in setting START INTERRUPT to I cycle control at I 6

# Address-Double-Type Op Codes (13.14.14)

Assists in setting INDEX BAR to SET BAR at I 5 on index Assists in setting FIRST ADDRESS SET BAR AND DAR and SET BAR

Not-Address-Double-Type Op Codes (13.14.14)

Block reset of BAR at I 1 and I 5-A ring 2 Block reset of DAR at I 1

One-Address-Plus-Mod Op Codes (13.14.10)

Block reset of DAR at I 6 OP MODE CHAR TIME at I 6 if not 1401 SET OP MOD REGISTER at I 6 LGD if no B ch WM and not 1401 CHECK OP MOD SET at I 6, LGF LAST INSTRUCTION READ OUT CYCLE at I 7 with B ch word mark

Two-Address-No-Mod Op Codes (13.14.11)

LAST INSTRUCTION READ OUT CYCLE at I 11 with B ch word mark

# Two-Address-Plus-Mod Op Codes (13.14.11)

OP MOD TIME at I 11 if not 1401 mode SET OP MOD REGISTER at I 11, LGD if no B ch WM and not 1401 CHECK OP MOD SET at I 11, LGF LAST INSTRUCTION READ OUT CYCLE at I 12 with B ch WM

Two-Address Op Codes (13.14.12)

SET I CYCLE CONTROL at 16 or 17 or 18 or 19 with no B ch WM Sets READ SECOND ADDRESS TO BAR AND DAR

#### +S at 11D1G23G

+S at 11D1G23E

+S at 11D1F23D

# +S at 11D1F21G

+S at 11D1G23D

+S at 11D1G24K

+S at 11D1G24P

+S at 11D1G22C

# Address-Type Op Codes (13.14.12)

SET I CYCLE CONTROL at I 1 or I 2 or I 3 or I 4 with no B ch WM

#### Two-Characters-Only Op Codes (13.14.12)

Sets NO BRANCH OP CODES Sets OP MOD TO A CHANNEL ON B CYCLE OPS NOT ADDRESS DOUBLE OP CODES if not 1401 Sets REGEN MEMORY ON B CYCLE OP CODES S Prevents setting E CHANNEL CONDITION OP MOD CHARACTER TIME at I 1 if not 1401 SET OP MOD REGISTER at I 1, LGD if no B ch WM 42 E CHANNEL RESET at I 1, LGC E CHANNEL STATUS SAMPLE A at I 2, LGD if not 1401 E CHANNEL STATUS SAMPLE A DELAY at I 2, LGE with B ch WM E CHANNEL UNGATED SAMPLE A at I 2, LGD LAST EXECUTE CYCLE I/O at last instr read-out cycle if not 1401 I/O INTERLOCK CHECK at I OP, error sample if not 1401 SET E 1 REGISTER at LGB or LGS if no A ch WM RESET E 2 FULL AT F OR K OPS at LGB or LGS if no A ch WM E CHANNEL MOVE MODE at LGE, last instr read out cycle LAST INSTRUCTION READ OUT CYCLE at I 2 with B ch WM CHECK OP MOD SET at I 1, LGF FORMS STACKER GO at LGE, last instr read out cycle if E ch ready and not busy E CHANNEL CORRECT LENGTH RECORD at E ch ungated sample A Prevents RESET AAR and RESET CAR

· · · ·

C Cycle Op Codes (13.14.12)

LAST INSTRUCTION READ OUT CYCLE CONDITION at I 1 or 1401 and I 3

No C or D Cycle Op Codes (13.14.12)

LAST INSTRUCTION READ OUT CYCLE at I 1 with B ch WM

No D Cycle at I Ring 6 Ops (13.14.13)

LAST INSTRUCTION READ OUT CYCLE at I 6 with B ch WM

No Index on First Address Ops (13.14.13)

INDEX NOT REQUIRED at I 1 through I 5 Prevent SET TENS POSITION INDEX TAGS at I 1 through I 5 Prevent SET HUNDREDS POSITION INDEX TAGS at I 1 through I 5 Sets NOT ADDRESS DOUBLE TYPE OP CODES

# Reset Type Op Codes (13. 14.01)

Sets ADD TYPE OP CODES Sets ARITHMETIC TYPE OP CODES Sets STOP AT J ON B CYCLE OP CODES RESET ADD OR RESET SUBTRACT, LAST INSTR READ OUT CYCLE at last instruction read-out cycle +S at 11D1H10A

<u>+S at 11D1B16K</u>

+S at 11D1G22E

+S at 11D1B16P

+S at 11D1J16Q

+S at 11D1F20H

RESET ADD OR RESET SUBTRACT, UNITS OR BODY, B CYCLE, 1401 (at units or body time in B cycle if 1401 mode) RESET ADD OR RESET SUBTRACT, EXTENSION, B CYCLE, 1401 (at extension time in B cycle if 1401 mode)

Add or Subtract Op Codes (13.14.01)

Sets ADD TYPE OP CODES Sets ARITHMETIC TYPE OP CODES ADD OR SUBTRACT, B CYCLE during B cycle Assists in setting ADD OR SUBTRACT, B CYCLE, 1st SCAN, TRUE, B CD WM, NOT ADDER CARRY Assists in setting ADD OR SUBTRACT, B CYCLE, 1st SCAN, TRUE, B CH WM, ADDER CARRY Assists in setting ADD OR SUBTRACT, B CYCLE, 1st SCAN, TRUE, UNITS, 1401 Assists in setting ADD OR SUBTRACT, B CYCLE, 1st SCAN, TRUE, UNITS, 1401 Assists in setting ADD OR SUBTRACT, B CYCLE, 1st SCAN, TRUE, B CH WM, BODY OR EXTENSION, 1401 TRUE ADD B during 1st scan COMPLEMENT ADD B during 3rd scan GATE A CHANNEL TO ZONE ADDER during body

# Multiply or Divide Op Codes (13.14.01)

Sets ARITHMETIC TYPE OP CODES Sets STOP AT J ON B CYCLE OPS Sets ADD TYPE OR MULTIPLY OR DIVIDE OR E OR Z OPS Sets LOAD MEMORY ON B CYCLE OPS Sets C CYCLE OP CODES NOT ADDRESS DOUBLE OP CODES if not 1401 TRUE ADD B on 1st or 3rd scan A CHANNEL INSERT PLUS ZERO during extension if true

A CHANNEL INSERT PLUS ZERO during MQ if complement A CHANNEL INSERT PLUS NINE during extension if complement A CHANNEL INSERT PLUS NINE during MQ if true AAR READ OUT CONTROL ARITHMETIC with body control and A cycle control CAR READ OUT CONTROL ARITHMETIC with mits control and A cycle control DAR READ OUT CONTROL ARITHMETIC with no or 1st or 2nd or 3rd scan control and D cycle control SET C CYCLE CONTROL AT D cycle and I 1 or 1401 and I 3 Prevent LAST INSTRUCTION READ OUT CYCLE at I 6 or 1401 and I 8 Prevent 1401 I CYCLE NEXT at I 6 or 1401 and I 8 LAST INSTRUCTION READ OUT CYCLE CONDITION at I 6 or 1401 and I 8 with D cycle SET D CYCLE CONTROL at I 6 or 1401 and I 8 with B ch WM

# Add-Type Op Codes (13.14.02)

45

Sets ADDRESS DOUBLE TYPE OP CODES if not 1401 Sets READ OUT AAR ON A CYCLE OPS Sets ADD TYPE OR MULTIPLY OR DIVIDE OR E OR Z TYPE OPS Sets NO D CYCLE AT I RING 6 OPS Set NOT ZERO BALANCE latch off at last logic gate of last instruction read out Set ZERO BALANCE latch on at LGD with UNITS on RESET ADD OR RESET SUBTRACT OR ADD OR SUBTRACT, B CYCLE, NOT B CH WM RESET ADD OR RESET SUBTRACT OR ADD OR SUBTRACT, 1st SCAN, B CYCLE, NOT A CHANNEL WORD MARK, NOT B CHANNEL WORD MARK RESET ADD OR RESET SUBTRACT OR ADD OR SUBTRACT, 1st SCAN, B CYCLE, A CHANNEL WORD MARK, NOT B CHANNEL WORD MARK RESET ADD OR RESET SUBTRACT OR ADD OR SUBTRACT, 1st SCAN, B CYCLE, A CHANNEL WORD MARK, RESET ADD OR RESET SUBTRACT OR ADD OR SUBTRACT, 1st SCAN, B CYCLE, TRUE, EXTENSION

# +S at 11D1F20D

+S at 11D1G08H

#### +S at 11D1F20R

# RESET ADD OR RESET SUBTRACT OR ADD OR SUBTRACT, 1st SCAN, B CYCLE, UNITS OR BODY Sets LAST INSTRUCTION READ OUT CYCLE CONDITION at D cycle, 1 1 or 1401 & 1 3

1.

#### Arithmetic-Type Op Codes (13,14,02)

BAR READ OUT CONTROL ARITHMETIC at B cycle. body or extension or mq control DAR READ OUT CONTROL ARITHMETIC at B cycle, units control SET D CYCLE CONTROL at I 1 or 1401 and I 3, with B channel WM LAST INSTRUCTION READ OUT CYCLE prevented at I 1 or 1401 and I 3 1401 I CYCLE NEXT prevented at I 1 or 1401 and I 3 USE B CHANNEL WM at B or D cycle. NO or 1st or 2nd or 3rd scan Sets STOP AT J ON B CYCLE OP CODES

Sets WM OR E OR Z OR W OR V OR C OR CLEAR OR . OPS

#### Compare-Type Op Codes (13.14.03)

NOT ADDRESS DOUBLE TYPE OP CODES if not 1401 COMPARE OP CODES. FIRST SCAN if 1st scan USE NO WORD MARK. if B cycle USE NO ZONES if B cycle USE NO NUMERIC if B cycle

Branch-Type Op Codes (This is an op code grouping but not an actual op code grouping line. The two ALD lines listed below are controlled by branch type op codes.)

J or R or X or B Op Codes (13.14.07)

Sets REGEN MEMORY ON B CYCLE OP CODES Sets READ OUT BAR ON SCAN B CYCLE OPS Sets NOT PERCENT TYPE OP CODES

#### W or V or Clear Op Codes (13.14.03)

Sets FIRST SCAN FIRST OP CODES Sets B CYCLE FIRST OP CODES Sets WM OR E OR Z OR W OR V OR C OR CLEAR OR . OPS Sets NOT PERCENT TYPE OP CODES Sets TWO ADDRESS OP CODES

#### No-Branch Op Codes (13.14.04)

NO BRANCH CONDITIONS if last instruction read-out cycle

#### Word Mark Op Codes (13.14.05)

Sets NO BRANCH OP CODES Sets COMMON OP CODE GROUPING Sets WM OR E OR Z OR W OR V OR C OR CLEAR OR . OPS Sets READ OUT AAR ON A CYCLE OPS +S at 11D1G23H

-S at 11D1E25R

+S at 11D1D24D

+S at 11D1B22C

#### +S at 11D1G21H

#### <u>+S at 11D1F20C</u>

47

ADDRESS DOUBLE OP CODES if not 1401 SET B CYCLE CONTROL if A cycle WORK MARK OP, A CYCLE if A cycle LOAD MEMORY if A or B cycle LAST EXECUTE CYCLE if B cycle WORD MARK OPS, B CYCLE if B cycle USE B CHANNEL NUMERIC if A or B cycle USE B CHANNEL ZONES if A or B cycle

M or L Op Codes (13.14.05)

Sets PERCENT TYPE OP CODES

E CHANNEL IN MODE at I 11, LGF, % or @, \$ or R op mod COMPUTE DISABLE CYCLE at 1 10, 1/0 % or , E or F channel in process READ TAPE CALL E CHANNEL if E ch tape call, \$ or R op mod WRITE TAPE CALL E CHANNEL if E ch tape call, W or X op mod Set F CHANNEL READ LATCH on if I 11, LFG, II or \*, \$ or R op mod SET E 1 REGISTER if E ch select unit 1 or 4, % or @, I 5, LGB or LGS ADDRESS CHECK prevented if B or E or F cycles Assists in setting 1401 MOVE OR LOAD TAPE DELAY READ TAPE CALL F CHANNEL if F ch tape call, \$ or R op mod WRITE TAPE CALL F CHANNEL if F ch tape call, W or X op mod FILE OP if E ch select unit F, % or @ FILE OP if F ch select unit F, II or \* RESET E 2 FULL at I 6, LGB or LGS, E ch unit 1, % or @ E CHANNEL UNGATED SAMPLE A at I 12, LGD, % or @, not E ch sel unit F

E CHANNEL STATUS SAMPLE A DELAY at I 12, LGE, % or @, B channel WM, not E ch sel unit F E CHANNEL STATUS SAMPLE A at I 12, LGD, % or @, not 1401, not E ch sel unit F SET GROUP MARK at any last input cycle, 1401 RESET EAR at I 6, LGF, not I/O %, not I/O  $\pi$ , not I/O  $\pi$ 

1

#### First-Scan-First Op Codes (13.14.06)

SET FIRST SCAN CONTROL at last instruction read-out cycle

Standard A Cycle Ops • A Cycle (13.14.06)

Sets B CYCLE CONTROL Sets STOP AT F Sets REGEN SECOND SCAN CONTROL Sets REGEN THIRD SCAN CONTROL Sets USE A CHANNEL WORK MARK Sets REGEN EXTENTION CONTROL Sets REGEN UNITS AND BODY CONTROL Sets REGEN FIRST SCAN CONTROL REGEN MEMORY if no check test Sets USE A CHANNEL ZONES Sets USE A CHANNEL NUMERIC Sets USE A CHANNEL WM

#### <u>+S at 11D1H10H</u>

+S at 11D1E22G

-S at 11D1G19G

	and the second	
	B Cycle First Op Codes (13.14.07)	+S at 11D1D22H
5	SET B CYCLE CONTROL on last instruction read-out cycle	
-	A Register to A Channel on B Cycle Ops (13.14.07)	+S at 11D1E26D
I	GATE A DATA REGISTER TO A CHANNEL if B cycle	
-	Op Modifier to A Channel on B Cycle Ops (13.14.07)	+S at 11D1C25C
	GATE OP MODIFIER TO A CHANNEL if B cycle	
- 2	Load Memory on B Cycle Ops (13.14.08)	+S at 11D1E26E
	LOAD MEMORY if B cycle	
-	Regenerate Memory on B Cycle Ops (13.14.08)	<u>+S at 11D1F24C</u>
	REGEN MEMORY if B cycle and not any check test	
-	Stop at F on B Cycle Op Codes (13.14.08)	<u>+S at 11D1K23C</u>
	STOP AT F if B cycle	
-	Stop at J on B Cycle Op Codes (13.14.09)	<u>+S at 11D1E24E</u>
	STOP AT J if B cycle	
	and a second	<u>,</u>
	Read-Out BAR on Scan B Cycle Ops (13.14.09)	+S at 11D1E24C
	READ OUT BAR if LG spec A, B cycle control, 1st or 2nd or 3rd scan, and not console inhibit address register read-out	
	Read-Out AAR on A Cycle Ops (13.14.09)	<u>+S at 11D1B22D</u>
	READ OUT AAR if LG spec A, A cycle control, not cons inhibit addr reg read-out	
51	Stop at H on B Cycles (13.14.08)	<u>+S at 11D1B25K</u>
	STOP AT H ON B CYCLE AND FIRST SCAN if B cycle and 1st scan	
	A Cycle First Ops (13.14.06)	+S at 11D1D20E
	SET A cycle control at last instruction RO	

#### Special Features

The 1410 is not compatible with a 1401 program that makes use of the following special features:

- 1. Column Binary Feature
- 2. Compressed Tape Feature
- 3. Punch Feed Read Feature
- 4. The Serial I/O Adapter, including provisions for attaching the following units:
  - a. IBM 1009 Data Transmission Unit
  - b. IBM 1011 Paper Tape Reader
  - c. IBM 1012 Paper Tape Punch
  - d. IBM 1412 Magnetic Character Reader
  - e. IBM 1419 Magnetic Character Reader

Read and Write Tape Operations (with word marks)

When writing tape in the load mode, if a word separator character is encountered in core storage, the 1401 will write one word separator on tape while the 1410 will write two word separator characters on tape.

When reading tape in the load mode on the 1401, any number (one or more) of word separator characters read in succession from tape are eliminated and a word mark is placed over the first non-word separator character that follows the word separator characters.

When reading tape in the load mode on the 1410, a pair of adjacent word separator characters on tape are read into core storage as one word separator character and no word mark is placed over the next non-word separator character.

When reading in 1401 Mode, if an IRG is encountered before a GMWM is encountered, a GMWM is inserted at that point.

#### Carriage Controls

A 1401 system will not execute an immediate skip to channel X when the carriage is already at that channel, but a 1410 operating in the 1401 mode will execute the instruction.

#### **B-Address** Register

At the completion of a card or print operation, the setting of the **B**-address register will be different on the 1401 and a 1410 operating in the 1401 mode. The following chart shows a comparison of the B-address register contents at the completion of the specific operation.

Operation	B-Add Reg 1401	B-Add Reg 1410 (1401 Mode)
1	081	082
2	*333	335
3	081	082
4	181	183
5	181	183
6	181	183
7	181	183

\* = 335 for an unbuffered printer

#### Stacker Selection

¥.

In the 1401 system, approximately 10 ms of compute time is available at the completion of a card read for initiating a stacker select operation. For a 1410 system operating in the 1401 mode, the amount of available time to do the same thing may vary from 8 to 82 ms. No incompatibilities arise unless:

- 1. The program between the read and stacker instructions takes longer than 8 ms on the 1410 system and the stacker instruction is too late to be effective. This results in a stacker instruction that is effective on a 1401 but not on a 1410.
- 2. A stacker instruction in a 1401 program is too late to be effective on a 1401 but early enough to be effective on a 1410 (because of faster internal processing speed or longer available time). This condition results in a stacker instruction that is not effective on a 1401 but is effective on a 1410 system.
- 3. When reading cards with I/O check stop switch off into N/R pocket and just selecting invalid cards, stacker select will not function after a reader error. Result is invalid cards in N/R pocket with good cards.

Due to faster internal processing speed, the likelihood of (1) possibility is low. The (2) situation may arise if the programs are tested and debugged on the 1410 in 1401 mode. The stacker select may work in this case but on later runs on a 1401, failures to select will occur.

Input Characters (Incorrect Parity)

The 1401 system corrects any input character of incorrect parity by adding or removing the C-bit, forcing the character valid. The 1410 system inserts an asterisk (\*) in core storage in place of all invalid (incorrect parity) input characters.

1402 Card Read-Punch Character Set

The 1410 system punches an A-bit in core storage as an 8-2 combination in a card column and reads an 8-2 combination in a card column as an A bit

The 1401 system punches an A-bit in core storage as a zero in a card column and regards an 8-2 combination in a card column as an invalid character.

A no-charge RPQ (#898148) is available on the 1401 system which makes the 1401 operate as described above for the 1410.


#### Single Character Edit

If the specified A-field in an edit operation contains a word mark in the units position (a single character field), the 1401 system will not transfer this single-character field to the B-field.

The 1410 will transfer and edit this single-character field.

#### Divide Blanks

On a 1401 system divide operation if the B-field contained blanks to start with and if the divide operation quotient result is zero, these blanks remain in the quotient result. A 1410 system operating in the 1401 mode converts all blanks of this type to zeros.



r.

IBM 1410 Data Processing System Data Flow

#### Card Position When System Stops

Because the 1410 makes use of an intermediate storage area on data transfers between core storage and the reader or punch, the 1401 read release and punch release instructions do not cause actual card-feed motion on the 1410 system operating in the 1401 mode.

Following a system stop operation the position of the cards in the hoppers and stackers of an IBM 1402 Card Read-Punch may not be the same in a 1410 system as they are in a 1401 system.

#### Process Overlap

A 1401 program utilizing the Process Overlap feature will run on the 1410 in the 1401 mode only by installation of EC 250780.

#### Card Read/Punch Operations

The 1401 puts a "set-up" character in core storage position 100 and any read instruction leaves an ampersand in core storage position 000. A 1410 system operating in the 1401 mode does not do this.

#### MLP Cards

MLP cards containing 8 & 9 punches in MLP control column will read on a 1401 system 1402 but will cause a validity check on a 1410 system 1402.

#### 1410 - 1401 ADDRESS CONVERSION

The chart on the following page will facilitate conversion between 1410 and 1401 addresses.

To convert from a 1410 address to a 1401 address, find the highorder two or three significant digits (two digits for addresses up to 09999, 3 digits for addresses of 10,000 or over) on the top section of the chart. Substitute the accompanying character.

Convert the units position in the same manner, using the same column on the lower portion of the chart.


The digit portion of the tens position will be the same as the 1410 address. The zone portion of the tens position, if present, will indicate index register reference.

To convert from 3-character 1401 addresses to a 1410 address, start with the units position and the lower position of the sheet and work the same method in reverse.

Examples


1410 Address to 1401 Address:





1401 Address to 1410 Address:





# FOR HIGH ORDER OF 1401 ADDRESS

# TENS POSITION OF 1401 ADDRESS


High Order	High Order	High Order	High Order	High Order	High Order	High Order	High Order		Tens Position 1410 1401	Index Register :	ndex Segister 2	Index Register 3
1410	1401	1410	1401	1410	1401	1410	1401			8	 	atogabter b
									0-0	0-‡	0-!	0-?
	-1	40-			0-0	120			1-1	1-/	1-J	1-A
	-2	41-			-1	121			2-2	2-S	2 <b>-</b> K	2-B
	-3	42-			-2	122		,	3-3	3-T	3-L	3-C
	-4	43-			-3	123			4-4	4-U	4-M	4-D
	-5	44-			-4	124			5-5	5-V	5-N	5-E
	-6	45-			-5	125			6-6	6-W	6-O	6-F
	-7	46-			-6	126			7-7	7-X	7-P	7-G
	-8	47-			-7	127			8-8	8-Y	8-Q	8-H
	-9	48-			-8	128			9-9	9-Z	9-R	9-I
10-		49-			-9	129						
11.		50-			-+	130						
12		51-			-/	131						
13-		52-			-S	132						
14-		53-			<b>-</b> T	133						
15-		54-			-U	134						
16-		55-			-V	135						
17-		56-			-W	136						
18-		57-			-X	137						
19-		58-			-Y	138						
20-		59-			- <u>Z</u>	139						
21-		60-		100		140						
22-		61-		101		141						
23-		62-		102		142						
24-		63-		103		143						
25-		64-		104		144						
26-		65-		105		145						
27-		66-		106		146						
28-		67-		107		147						
29-		68-		108		$148 \cdot$						
30-		69-		109		149						
31-		70-		110		150						
32~		71		111		$151 \cdot$						
33-		72-3		.112		$152 \cdot$						
34-		73-		113		$153 \cdot$						
35-		74-3		114		$154 \cdot$						
36-		75-		115		$155 \cdot$						
37-		76-		116		$156 \cdot$						
38-		77-0		117 - 117		$157 \cdot$						
39-	٠I	78-1		118		158						
		79-1	[	119	-I	$159 \cdot$	-I					
	FOR	UNITS F	OSITION	GOF 140	1 ADDR	ESS						
0-	0	0	ŧ	Δ.	- !	0	-?					
1-		1-			-J		- 4 - A					
2-		2-5			-6 -K		-B	Ŧ				
3-		3-2			-L		-C	'				
4-		4-1			-M		·D					
5-		5-1			-N		·E	1				
6-		6-۱			-0		·F					
7-		7-2			-P		G					
8-		8-3			-r -Q		·H					
9-		9-2			-R	9-						
-						5	-					
				58								

#### DIAGNOSTICS

# SEQUENCE OF DIAGNOSTIC PROGRAMS ON TC50 MASTER TAPE

# 1410 DIAGNOSTIC PROGRAM INDEX

	Identification	Title		Application With	Vol No.
	CC01A	Limited CPU Instruction test		Tape Systems Only	1.00
	TC50A	Diagnostic Tape Control Program		Tape Systems Only	1,00
	C020B	CPU Error Detection		10 or 20K Only	2,02
	C020B C020B	Phase 2		10 or 20K Only	2.02
	C020B	Phase 3 Phase 4		10 or 20K Only	2,02
	C021B	CPU Error Detection		10 or 20K Only	2,02
	C022B	Alarm Program		40K Minimum All	2.01 2.00
	CU01B	CPU Reliability		40K Minimum	2.00
	CU06B	Super Scramble		All	2.00
	CS30A CS31A	Memory Discrimination	HI	10K Only	2.02
	CS31A CS32A	Memory Address Placement	HI	10K Only	2.02
	CS32A CS33A	Worst Case 2D Plane Pattern Worst Case In Line Plane Pattern	HI HI	10K Only	2.02
	CS34A	Worst Case Alt Plane Pattern	HI	10K Only 10K Only	2.02
	CS35A	Memory Discrimination	LO	10K Only	2.02
	CS36A	Memory Address Placement	LO	10K Only	2,02
	CS37A	Worst Case 2D Plane Pattern	LO	10K Only	2,02
	CS38A	Worst Case In Line Plane Pattern	LO	10K Only	2.02
	CS39A CS41B	Worst Case Alt Plane Pattern	LO	10K Only	2.02
	CS42B	Memory Reliability Test Memory Reliability Test	HI	20K Only	2.02
	CS43B		LO HĨ	20K Only 40, 60, 80, 100K Only	2.02
	CS44B	Memory Reliability Test	LO	40K Only	2.01
	CS46B	Memory Reliability Test	LO	60, 80, 100K Only	2.01
	ST02B	System Test		40K, O'Lap, Priority	3,01
	ST03A	System Test		10, 20K Only	3.00
	ST01B	System Test	·	20K Minimum	3.00
	T020A T021A	Tape Operations Test		120/ 1000 Tape Onits	4.00
	T021R	Multi-Chan Interchange Test Phase 2		729/7330 Tape Units	4.00
ŕ	T022B	Tape Record Gap Test		729/7330 Tape Units 729/7330 Tape Units	4.00 4.00
	T022B	Phase 2		729/7330 Tape Units	4.00
	MP01A	Priority Test		Priority Feature	3.00
	M003D	Program Addressable Clock Test		Prog Addr Clock	8.01
	M005C M009C	1410 Teletype Test		A. T. & T. or W. U. TTY	7.01
	M009C M010C	1009 Data Transmission Unit Test 1014 Remote Inquiry		1009 DTU, 7701/7702	7.01
	M011A	1410/1401 CPU Compatibility		1014 Remote Inquiry 1401 Compat Feat	7.01 2.00
	M012A	1410/1401 I/O Compatibility		1401 Compat Feat	2.00
	M013A	1410/1401 1405 Compatibility		1405 Disk File	6,15
	M014A	1410/1401 Topsy Compatibility		1401 Compat Feat	2,00
	DA03C DA05C	1301 Reliability Test		1301 Disk File	6.02
	DA05C	1301 Mechanical Hydraulic Test 7631 Electronic Operation Test		1301 Disk File	6.02
	DA01C	1301 Write Addr & Surface Analysis		1301 Disk File 1301 Disk File	6.02
	DR02A	1405 Reliability Test		1405 Disk File	6.02 6.15
	DR04A	1405 Arm Speed Test		1405 Disk File	6.15
	DR03A	1405 Arm Alignment Test		1405 Disk File	6.15
	DR01A	1405 Home Addr & Surface Analysis		1405 Disk File	6.15
	HL01B HL03A	LS Hypertape Reliability		7341 Hypertape	8.04
	HL04A	Hypertape Topsy LS Hyper Interchange		7341 Hypertape	8.04
	HL05A	LS Hyper Gap Test		7341 Hypertape 7341 Hypertape	8.04 8.04
	RP01A	1402 Card Reader-Punch Test		1402-2 Reader-Punch 51 Column Feature Column Binary Feature	5.00
	RP51A	1402 Card Reader 51 Column Cards		51 Column Feature	8.01
	RC01C	Reader-Punch Column Binary Test		Column Binary Feature	7.01
	RS01D	Serial Card Reader Test		1442 Model 3	8.01
	RT01A RB01A	1011 Paper Tape Reader Test		1011 Paper Tape Reader	
	RB03A	1412 Read Compare Test		1412 MICR	8.02
	RB04A	1412 Stacker Select Test 1412 Engage-Disengage Test		1412 MICR 1412 MICR	8.02 8.02
	RB05A	1412 Document Spacing Test		1412 MICR	8.02
	RB06A	1412 Error Indicators Test		1412 MICR	8,02
	RB10A	Stacker Sel & Field Verification		1419 MICR	8,02
		1403 Printer Test		1403 Printer	5,00
		1403 Forms Control Test		1403 Printer	5.00
		1415 Console I/O Printer Test		1901 Changed This	5,00
		1301 Shared File Program Utility Punch Program		1301 Shared File Tare Systems Only	6.02
	PC01C	7750 Program Transmission Ctrl Test		Tape Systems Only 7750 PTC	1,00 8.03
	PC02A	Force Load 7750 PFLD Programs		7750 PTC	8.03
	Z001B	I/O Status Condition Test		Run From Cards Only	3.00



#### LOAD ROUTINE

The load routine is described in detail in the TC50 manual, CE Diagnostic Engineering Publication, 1410/7010, Volume 1.00 (12/1/63), Page 35, Appendix I.

DIAGNOSTICS



60

#### 1410/7010 MEMORY ALLOCATION CHART

Тор	
09999 or 39999	
1517 - Top	
1460 - 1516	Channel 4 Control Card *
1403 - 1459	Channel 3 Control Card *
1346 - 1402	Channel 2 Control Card *
1289 - 1345	Channel 1 Control Card *
1256 - 1288	System Control Card *
1255	¥
1250 - 1254	Test Ident. and Suffix
1245 - 1249	Control Constants for TC50
1215 - 1244	Control Constants for TC50 *
1004 - ?	Special Tads Followed by ¥ *
1000 - 1003	Standard Tads
	Reserved for Use by
334 - 999	Load Programs
	(Must not be disturbed)
302 - 333	
301	Timer Interrupt Branch Loc.
300	
280 - 299	(7010) Floating Point Acc. *
000 070	(7010) Floating Point
200 - 279	Arithmetic Word Area *
102 - 199	
101	Priority Interrupt Loc. *
100	
25 - 99	Index Registers *
9 - 24	
8	(7010) Relocate & Protect Br. Loc.
2 - 7	
1	
0	

- 1. \* If a Program does not test or use this feature, it may be used as needed by the program
- Diagnostic Read In at location 1000 and Start operating at location 2000 (with the exception of some memory programs). Any address between 1000-09999 (39999 for 7010) may be included in the program

#### RUNNING PROCEDURE

- A. Make a TC50 diagnostic tape ready on tape drive 0 of any channel.
  - 1. Display memory location 00000
  - 2. Alter to:

YL XL<sup>3</sup>B000011\$<sup>V</sup> For E channel tape XL<sup>3</sup>B000011\$<sup>V</sup> For F channel tape 3. Depress Tape Load Button

B. Set to RUN, COMPUTER RESET, START

The above procedures will load a very short load routine. This load routine will load CC01. Upon successful completion, CC01 will load and initiate the search section of TC50. Appendix I of TC50 contains a description and listing of the short load routine that is the first record of the TC50 diagnostic tape.

C. Upon initial loading, TC50 Search will type: "OPTION?" --Upon Completion of that selection, "OPTION" will be typed again.

At this time use the inquiry button to enter one of the following:

- 1. \*Program identity, ie., "CU01." Designated program will run in its entirety.
- or 2. \*Left portion of a program identity.

All programs adjacent on the tape, having the designated portion of the identity will be run in their entirety, i.e., if "C" were entered, all programs with a "C" identity would be run; if "CU" were entered, all programs with a "CU" identity would be run; if "CU0" were entered, all programs with a "CU0" identity would be run; etc.

- or 3. Nothing (Just request / release) All programs on the tape will be run in sequence starting at the point the tape is located when this entry is made.
- or 4. \$

Entering a dollar sign will select the reliability mode described in Section 1.01.00.S0 of the TC50 write-up.

\* <u>Note</u>: Normally, when a program identity or a portion of a program identity is entered, the diagnostic tape is rewound before the search of the tape is started. If a word mark is entered along with the first character of the identity, the rewind will be inhibited.

Operating Hints and Comments

The operation of the search section of TC50 requires very little knowledge of the program. Knowing the various available options should be sufficient. A selected program must be re-selected to be rerun.

TAD'S

#### Standard TAD'S

- A. Most diagnostic programs will use all four standard TAD's.
  - 1. TAD's are an integral part of almost all diagnostic programs, and are automatically read in with each program. They are located in memory positions 01000 through 01003. They are preset in the OFF (Not 1) condition. To set a TAD to the ON condition (character 1), the Program Alter Routine will normally be used. (See "Internal TAD Routine.")
  - 2. Functions

TAD	Mem Addr	$\frac{OFF}{1}$	ON 1
TAD 0	01000	Typeout	Bypass Typeouts
TAD 1	01001	Do not repeat routine	Repeat the routine
TAD 2	01002	Bypass error halts	Halt on error
TAD 3	01003	One program pass	Repeat the program

# Special TAD's

Most diagnostic programs will use some special TAD's. Special TAD's are used by individual programs as required. They also will automatically be read in with each program. They will be located in memory starting at position 01004.

Some programs may have several special TAD's. Consult individual program write-ups for details.

# Internal TAD Routine

All diagnostics contain a J(I)Q instruction. To use:

- 1. Depress Inq key. Program will stop and an I will be typed.
- Enter 5 digit address of location to be altered. Depress Inq Rel key.
- 3. Depress Inq key. An I will be typed.
- 4. Enter the desired information. (Memory will be altered starting at the address entered in item (2).)
- 5. Depress Inq Rel key. Program will continue to run.
- Note: Inq Cancel may be used if a mistake is made in either item (2) or (4).

# PROGRAM MAINTENANCE OF DIAGNOSTICS


Refer to the TC50 Manual for the following:

- 1. Tape search operation
- 2. Straight duplication
- 3. Normal update/edit operation
- 4. System and channel control card information located in Appendix I, Volume 1.

1415 TYPE-OUT FORMAT	νT	-											
	Print-Out Ident	IAR	AAR	BAR	Op Code	Op Modifier	A Data Reg	B Channel Assembly Channel	Assembly Channel	Channel 1 Unit Sel Uni Reg Reg	el 1 Unit Num Reg	Channel 2 Unit Sel Unit Reg Reg	Channel 2 Unit Sel Unit Num Reg Reg
NORMAL STOP													
(Double Space) HALF-CYCLE	ß	XXXXX	XXXXX	XXXXX	×	×	x	x	х	×	х	×	x
(Double Space) ERROR STOP	D	XXXXX	XXXXX	XXXXX	×	×	х	x	x	х	х	х	×
(Double Space) ADDRESS SET	ы	XXXXX	XXXXX	XXXXX	x	×	x	x	x	×	x	x	<u>со</u> ×
(Single Space) ADDRESS SET	в	XXXXX											NSOI
(Single Space)* STORAGE SCAN SET	華	XXXXX											<u>.</u> E
(Single Space) DISPLAY	ф.	XXXXX											
(Single Space)	66	XXXXX											
ALTER	à												
(Single Space) CONSOLE INQUIRY	A	XXXXXXXX											
(Single Space) CONSOLE REPLY	I I	XXXXXXXX						÷					
(Single Space)	R	XXXXXXXX											
*With address entry switch off normal.	ch off normal.												
			CC	CONSOLE	1.1								

1415 TYPE ELEMENTS

# Standard BCD Elements



....

×۵ 4 ⊃

¢-

U

υ .....

<

Ζш 5

a v v m

6 N 2

Lower Case


8

Γ× ٩

mμ

++  $\infty \succ Q \pi$ 

≤¢ 0 ...



			Rotate
	⇔		+5
Z	8		+4
≥	0	ш	÷.
∍	W	۵	+2
s	¥	۵	<del>.</del>
++		<u>ر</u>	o≁o
>	ø	т	7
×	٩	υ	-2
>	z	ш	Ϋ́
T		υ	4-
/	-	A	5
		$\rangle$	+5
			+4
ŧ	⊲	+++	က +
٤	r-1		+2
			Ŧ
4	1	+	Home Home
			-
/		V	-2
)	X	$\sim$	ကို
			4-
			-2
		→ + + × × × + × × → → → → → → → → → → →	$ \begin{array}{c c} \square & \square & \square \\ \square & \square & \square \\ \square & \square & \square \\ \square & \square &$

Character	BCD Code	Case	Rotate	Tilt	Magnets Rotate	nergi:	ced Ck	Contacts Rotate	Transf Tilt	erre Ck
b output	6	υ	0	0	1 2 2A	12				
b input	C C	ŭ	ŏ	lő	1224	12		1 2 2A 5		C
o inpoi	BA8 21	Ϊĭ	+5	3			с	1 2 2A	12	۲~
n	CBA84	υŪ	-3	š	1 24.5	1		2 5	i 2	c
	BA84 1	ΤŬ	+2	3	1 24		Ċ	2 5 2 12 5	12 12 12	1 ×
Ę	BA842	Ιŭ	-2	3	2A 5		C C	12 5	12	
ŧ	CBA8421	Ιŭ	+3	3	2A		-	12	12	I C
& output	CBA	Ũ	ŏ	3	1 2 2A	í I			12	I C
& input	CBA	Ŭ	Ö	3				122A5	12	C C C
s	CB 8 21	ιĩ	+5	2		1		1 2 2A	2	C
÷	B 84	Ū	-3	2	1 2A 5	1	С	2 5	2	
]	CB 84 1	U	+2	2	1 2A	11		2	2	ĉ
1	CB 842	Ū	+2 -2	2	2A 5	1		12 5	2	Ĉ
Δ	B 8421	Uυ	+3	2	2A	1	c	12	2	
- output	В	U	Ó	2	122A	1	C		2	
- input	в	ίŪ	Ó Í	2	1	1 1		122A5	2	1
7	CA 1	L	-5	1	122A5	2		5	1	C
,	C A8 21	L	+5	1		2		122A	1	C
%	A84	U	-3	1	1 2A 5	2	C	2 5	1	1
~	C A84 1 C A842	U	+2	1	1 2A	2		2	1	C
1		U	-2	1	2A 5	2	1	12 5	1	C
+++	A8421	U	+3	1	2A	2	C C	12	1	
ð output	A	U	0	1	122A	2	С		1	1
<u>6 input</u>	A	U	0	1.		L	_	1 2 2A 5 1 2 2A	1	ļ
	8 21	L	+5	0	1	12	C	1 2 2A		
0	C 84	U	-3	0	1 2A 5	12		2 5		C
<u>;</u>	84 1	U	+2	0	1 2A	12	C C	2		
_>	842	υ	-2	0	2A 5	12	C	12 5	L	-
2	C 8421	U	+3	0	2A	12		12		C
?	CBA8 2	L	0	3	5			1 2 2A 5	12	1C
А В С	BA 1	L	-5	3	1 2 2A 5		c	5	12	1
B	BA 2	L	+1	3	2 2A 2 2A 5	L	C	1	12	-
С	CBA 21	L.	-4	3	2 2A 5			1 5	12 12 12 12 12 12 12 12 12	C
D	BA 4	L	+2	3	1 2A		C	2	12	
E	CBA 4 1	L	-3	3	1 2A 5			2 5	12	C C
<u>F</u>	CBA 42	<u> </u>	+3	3	2A 2A 5		-	12	12-	L
G	BA 421	L.	-2	3	1, 24 5		C C	12 5 22A5	12	
н	BAB	L L	-1	3	1 5		L.	2 2A 5 2 2A	12	c
_ !	CBA8 1	L	+4	32	1		c	1 2 2A	2	10
<u> </u>	<u>B 8 2</u>	<u> </u>	<u> </u>	2	122A5	1	tc-	1 <u>1 2 2A 5</u> 5	2	C
1	CB 1 CB 2	L	-5		2 2A 5			1	2	č
к		1 -	+1		2 2A 2 2A 5	1	с	1 5	2	10
L	B 21	Ļ	-4	1 2		11	<u> </u>		2	c
	CB 4 B 4 1	<u> </u>	+2	2	1 2A 1 2A 5	t'i -	C	2 5	2	+~
N O		L		2	2A 5	Li -	C	12 3	2	1
P	B 42	L L	+3	2	2A 2A 5	H	<u>ا</u>	12 5	2	10
P Q	CB 421	L	-2	2	1 24 5		1	2 2A 5		C
	CB 8 B 8 1			2		li	c	2 2A 5	2	10
R		L	+4							+
<b>‡</b>	A8 2	L	0	1	5	2	Ċ	1 2 2A 5	1	1.
S T	CA2	L	+1	1	2 2A			1	1	C
	A 21	L	- 4	1	2 2A 5	2	С	1 5	1	
<u> </u>	CA4	L.	+2		1 2A	2		2	1	C
V	A 4 1	L	- 3	1	1 24 5	2	c	2 5	1	1
W	A 42	L	+3	1	2A	2	LC.	12	1	1
X Y	C A 421 C A8	L	- 2	1	2A 5	2	1	12 5	11	C
<u>Y</u>	C_A8	L_	~1	<u> </u>	1 5	2	-	2 2A 5	11-	+c
Z	A8 1	Ļ	+4	1	i' -	2	C	2 2A		c
ø	C 8 2	L	0	0	10015	12	6	1 2 2A 5		10
1	1	Ļ	- 5	. 0	1 2 2A 5	12	C	, 5		1
2 3	C 21	Ļ.,	+1	0	2 2A 2 2A 5		10	1 5		c
3		L	-4	0		12	с			10
4	c 4	L.	+2	0	1 2A 1 2A 5	12	10	2 5	1	10
5	C 41 C 42	ĻĻ	~ 3	0		12	1	12 5	1	C
6	C 42	L.	+3	0	2A	12	1-2-	12 5	f	1.
7	421	Ļ	-2	0	2A 5	12	c			1
8	8	-	-1	0		12		2 2A 5	Į	c
9	C 8 1	L.	+4	0	1	12	6	2 2A 1 2 2A		14
		U	+5 +5	0	1	12	C	1 2 2A	12	1

PRINTER MAGNET - CONTACT CHART

67

66

1; 1 0 − 2 €

Matrix				C E PAI	NEL LIGHTS	
Location	eation Coordinates Function		Function	<b>a</b> va .	D	10 10 01 1 00 1
				CYC A,	B	12.12.01.102.1
1	X1	¥1	T Th pos IAR	C,	D F	
2	X1	Y2	Th pos IAR	E,	r X	
3	X1	¥3	H pos IAR	I, A CH SE		12.12.04.105.1
4	X1	¥4		A CH SE	E	15.38.02.1 15.38.03.1
5	X1	Y5	U pos IAR		F	15,38,03,1
6	X1	¥6	Space	B WM to		15.30.01.108.1
7	X2	Y1	T Th pos AAR	A WM to		
8	X2	Y2	Th pos AAR	ASSM W		15.39.01.108.1 15.50.01.108.1
9	X2	Y3	H pos AAR	OP C to		13.10.01.1-03.1
10	X2	¥4	T pos AAR	MODCI		13.12.01.103.1
11	X2	Y5	U pos AAR	ADDR 8		14.45.01.105.1
12	X2	¥6	Space	MATRIX		45.30.01.1
13	X3	¥1	T Th pos BAR	MAIRIA	X1A	45.20.05.1
14	X3	<b>Y</b> 2	Th pos BAR			
15	X3	¥3	H pos BAR	MDEX	32,33	45.20.09.1
16	X3	Y4	T pos BAR	INDEX		14.50.01.102.1
17	X3	Y5	U pos BAR		DDR REG	14.17.01.1-15.1
18	X3	¥6	Space	1414 MC	D 3 & 4	51.45.01.106.1
19	X4	Y1	Op register	1415 111		
20	X4	Y2	Op modifier register	1415 INI	DICATOR LIGHTS	
21	X4	¥3	Space	a	1.	11 00 01 1 07 1
22	X4	Y4	A data register	CPU	I ring op-12	11,20,01.107.1
23	X4	Y5	B data channel		A ring 1-6	14.70.01.106.1
24	X4	Y6	Assembly		Clock A-K	11.10.11.119.1
25	X5	Y1	Space		Scan N, 1, 2, 3	12.30.01.102.1
26	X5	Y2	Unit select channel 1		Sub scan U	16.30.02.1
27	X5	¥3	Unit number channel 1		В	16.30.04.1
28	X5	¥4	Unit select channel 2		E	16.30.06.1
29	X5	Y5	Unit number channel 2		MQ	16.30.07.1
30	X5	¥6	Special character (D-A-I-R)		Cycle A, B	12.12.01.102.1
31	X6	Y1	Space		C, D E, F	12.12.06.107.1 12.12.66.167.1
32	X6	¥2	I/O cycles no word mark control	•	I, X	12.12.00.107.1
33	X6	¥3	I/O cycles word mark control		Carry in	16.20.21.1
			(disp or alter)		Carry out	16.14.06.1
34	X6	¥4	Carriage return		A compl	16.20.15.1
35	X6	Y5	Special character (S-C-E-B-#-D)		B compl	16.20.10.1
36	X6	Y6	Space	Status B	•	17,14,01,1-,03,1
Home	X6	_	-		Overflow	16.45.02.1
					Divide overflow	16.45.01.1
*Read	or writ	e ops and	first char of display or alter.		Zero balance	16.14.12.1
				Channel	control	CH 1 CH 2
Coordina	tes	Function	(Address Set)		Interlock	15.62.01.1 15.63.02.1
					RBC interlock	13.72.01.1 13.73.03.1
	¥1	Туре Т Т	-		Read, write	15.62.01.1 15.63.01.1
	Y2	Type Th	-		Ovlp, unovlp	13.60.04.1 13.64.08.1
	¥3	Туре Н р		Channel		
	Y4	Туре Т р			Not ready	12.62.01.1 13.65.05.1
	Y5	Type U p			Busy	12.62.02.1 13.65.05.1
X1A	Y6	Carriage	return (MX 6A)		Data check, cond	12.62.04.1 13.66.01.1
					Wrong longth record	12 62 03 1 12 66 06 1

69

Wrong length record No transfer LOCATIONS

13.63.03.1 13.66.06.1 13.72.04.1 13.73.04.1

18.11.03.1 18.12.03.1

18.13.03.1

18.14.03.1

18,14,02.1

18,14.01.1

15.30.10.1

18.14.11.1

18.14.11.1

13.74.02.1

18.14.11.1

12.65.10.1

19.10.07.1

40.10.03.1

11.10.02.1

98.15.10.0

19.10.01

18.14.04.1-.07.1

System check
A channel
B channel
Assm channel
Add channel
Add exit
A,B,Op, mod set
A char select
B char select
I/O interlock
Address check
RBC interlock
Inst check

inst check
System controls
1401 compat
Priority alert
Off normal
Stop
Priority switch lamps

Power Indicator lights

#### 1415 SWITCHES

Check test	18.14.10.1
Computer reset	12.65.01.1
Mode	40.10.01.1
Program reset	12.65.01.1
Power On, Off, dc	98.15.10.0
Start	12.15.02.1
Stop	12.15.03.1
C E switches	40.10.01.103.1
1401 comp	12.65.10.1
1401 I/O check reset	13.65.01.1
1401 I/O check stop	12.15.04.1
Priority switch	19.10.01
Sense bit switches	15.60.01.08

#### C E SWITCHES

Address stop	12.15.04.1
Addr stop scope sync	14.17.17.119.1
B ch char sel	15,30,10,1
Transfer add to star	14.71.30.1
1414 Mod 3 & 4	51.45.07.115.1

	1411 LATCHES
	1st I-O Cyc Ctl
	1st Trgr Check
	1 SCN
	1 SCN Ctl
	2 SCN
	2 SCN Ctl
	3 SCN
	3 SCN Ctl
	1401 Br Ltch
	1401 Cd-Pr in Proc
	1401 Cd Pr Error Spl
	1401 File Add Comp
	1401 File WLR
	1401 File VC
	1401 I-O End
	1401 I-O Pch 1401 I-O Prt 1401 I-O Rd
	1401 I-O Prt
	1401 I-O Rd
	1401 Inq Error
	1401 Process Chk
	1401 Rd Error
	A Cyc
	A Cyc Ctl
	A Data Reg 1
•	A Data Reg 2
	A Data Reg 4
	A Data Reg 8
	A Data Reg A
	A Data Reg B
	A Data Reg C
	A Data Reg WM
	A Ring 1
	A Ring 2 A Ring 3
	A Ring 4
	A Ring 5
	A Ring 6
	AAR U 0, 1, 2, 4, 8
	AAU U V, 1, 2, 4, 8

AAR T 0, 1, 2, 4, 8

AAR H 0, 1, 2, 4, 8

ADDR CH ERR

ADDR Exit Err

B Data Reg Char O

B Data Reg Char 1

B Data Reg Char 2

B Data Reg Char 3

BAR U 0, 1, 2, 4, 8

BAR T 0, 1, 2, 4, 8

BAR H 0, 1, 2, 4, 8

Bin Reg Al Bit

Bin Reg A2 Bit

Bin Reg A4 Bit

Bin Reg A8 Bit

Bin Reg B4 Bit

Bin Reg B8 Bit

Br To 0001 Ltch

Br To AAR Ltch

Body

C Cyc

Body Ctl

BAR TH 0, 1, 2, 4, 8

BAR TTH 0, 1, 2, 4, 8

Asterisk Fill

B Cyc

B Cyc Cti

ADDR Chck

AAR TH 0, 1, 2, 4, 8

AAR TTH 0, 1, 2, 4, 8

13-70-03	C Cyc Ctl
18-14-06	CAR U 0, 1, 2, 4, 8
12-30-01	CAR T 0, 1, 2, 4, 8
12-30-03	CAR T 0, 1, 2, 4, 8 CAR H 0, 1, 2, 4, 8
12-30-02	CAR TH 0, 1, 2, 4, 8
12-30-04	CAR TTH 0, 1, 2, 4, 8
12-30-02	Carry
12-30-04	Carry Ctl
12-60-19	Chck OP Mod *
13-70-02	Chck OP Reg *
13-70-03	Clock Pulse *
13-65-02	Comp
13-65-02	Comp B
13 - 65 - 02	Compl Ctl
13-70-02	Console WM Char
13-70-02	D Cyc
13-70-01	D Cyc Ctl
13-70-01	DAR U 0, 1, 2, 4, 8
13-65-08	DAR T 0, 1, 2, 4, 8
13-65-03	DAR H 0, 1, 2, 4, 8
13-65-01	DAR TH 0, 1, 2, 4, 8 DAR TTH 0, 1, 2, 4, 8
12-12-01	DAR TTH 0, 1, 2, 4, 8 Dec Ctl
12-12-20	Delayed Interrupt
15-39-01 15-39-02	Div Ovrflw
15-39-02	E 1 Reg 1
15-39-04	E 1 Reg 2
15-39-05	E 1 Reg 4
15-39-06	E 1 Reg 8
15-39-07	E 1 Reg A
15-39-08	E 1 Reg B
14-70-01	E 1 Reg C
14-70-02	E 1 Reg WM
14-70-03	E 1 Reg Full
14-70-04	E 1 Reg WD Sep E 2 Reg 1
14-70-05	E 2 Reg 1
14-70-06	E 2 Reg 2
14-10-01	E 2 Reg 4
14-10-02	E 2 Reg 8
14-10-03	E 2 Reg A E 2 Reg B
14-10-04	E 2 Reg C
14-10-05 18-14-03	E 2 Reg WM
18-14-03	E 2 Reg Full
18-14-02	E 2 Reg Wd Sep
17-12-05	E Ch 1st Char 2nd Addr
12-12-02	E Ch 2nd Add Xfr
12-12-21	E Ch E O 2nd Add Xfr E Ch Busy
36-11-01	E Ch Busy
36-11-02	E Ch Check
36-11-03	E Ch Cond
36-11-04	E Ch Corr Lng Rec
14-11-01	E Ch Disc
14-11-02	E Ch E O Rec
14-11-03	E Ch Ext E O Xfr
14-11-04	E Ch File Add Xfr Gate
14-11-05	E Ch File St Gte
14-18-02	E Ch File Strobe
14-18-01	E Ch Input Mode
14-18-01	E Ch Int E O Xfr E Ch Int E O Xfer Del
14-18-02	E Ch Last Inp Cyc
14-18-20 14-18-20	E Ch Load Mode
16-30-04	E Ch No Xfr
16-30-04	E Ch Not Rdy
12-60-14	E Ch Move Mode
12-60-14	E Ch Output Mode
12-12-06	E Ch Ovlp

12-12-20

14-12-01

14-12-02

14~12-03

14-12-04

14-12-05

16-20-21

16-20-21

18-14-05

18-14-04

11-10-02

16-20-15

16 - 20 - 10

16 - 20 - 15

15 - 60 - 0912-12-07

12-12-21

14-13-01

14-13-02

14-13-03

14-13-04

14-13-05

17-12-04

19-10-06

16-45-01

15 - 60 - 2115-60-22

15-60-23

15-60-24

15-60-25

15-60-26

15-60-27 15-60-28

15-41-10

15-41-11

15 - 60 - 21

15 - 60 - 22

15-60-23

15 - 60 - 24

15-60-25

15-60-26

15-60-27

15 - 60 - 28

15-41-10

15-41-11

13-72-01

13-72-01

13 - 72 - 01

12-62-02

12-62-04

12-62-04

13-63-03

13 - 42 - 1113-63-01

13 - 42 - 11

13-72-02

13-72-01

13 - 72 - 02

15 - 62 - 01

13-63-01

13-65-05

13-63-02 15-62-02

13 - 72 - 04

12-62-01

15-62-02

15-62-01

13-60-04

E Ch Ovlp Interrupt	19-10-05	F Ch Input Mode	15-63-01	Index Tag T Pos C	14-50-02	No Ovrflw	16 - 45 - 02
E Ch Seek Intrpt	19-10-08	F Ch Load Mode	15-63-02	Index Tag H Pos A	14-50-01	No Scn	12-30-01
E Ch Sel & RBC ON	13-72-03	F Ch Lst Inp Cyc	13-66-03	Index Tag H Pos B	14-50-01	No Sen Ctl	12-30-03
E Ch Sel Reg A	15-55-08	F Ch NO Xfr	13-73-04	Index Tag H Pos C	14-50-01	Normal Mode	19-10-07
		F Ch Not Rdy	13-66-05			Not 0 Bal	16-14-11
E Ch Sel Reg 1	15-55-09			Ing Interrupt	19-10-05		
E Ch Sel Reg 2	15-55-09	F Ch Move Mode	15-63-02	Interrupt Br	19-10-02	Not 0 Supp	17-12-01
E Ch Sel Reg 4	15-55-09	F Ch Output Mode	15-63-01	LG B to Last	11-30-02	Not 0 Supp Ctl	17 - 12 - 01
E Ch Sel Reg 8	15-55-08	F Ch Output Mode	15-63-01	LG Early B	11-30-01	Not Dec Ctl	17-12-04
	15-55-08	F Ch Ovlp	13-64-08	LG Early F	11-30-01	Not Div Ovrflw	16-45-01
E Ch Sel Reg B			19-10-05	LG Early S	11-30-03	Not Even Hund Add	14-71-40
E Ch Sel Reg C	15-55-08	F Ch Ovlp Interrupt					17-12-02
E Ch Stat Spl B	13-65-05	F Ch RBC	13-73-03	LG Last	12-12-31	Not * or F1 \$	
E Ch Stat Spl B Del	13-65-05	F Ch Seek Intrpt	19-10-08	LG Next to Last	12-12-31	Not * or F1 \$ Ctl	17 - 12 - 02
E Ch 2nd Spl B	13-65-05	F Ch Sel Reg 1	15-56-09	LG Spc A	11-30-02	Not MDL	16 - 62 - 01
		F Ch Sel Reg 2	15-56-09	LGA *	11-10-10	One Only One Pls	19-10-06
E Ch Strobe Trgr	15-62-03			LGB *	11-10-11	OP Mod 1	13-12-03
E Ch Tape Call	13-71-04	F Ch Sel Reg 4	15-56-09	LGC *	11-10-12	OP Mod 2	13-12-03
E Ch Turn Off TI	13 - 71 - 04	F Ch Sel Reg 8	15-56-08			OP Mod 4	13-12-02
E Ch Unit Reg 1	15-55-02	F Ch Sel Reg A	15-56-08	LGD *	11-10-13		
	15-55-02	F Ch Sel Reg B	15-56-08	LGE *	11-10-14	OP Mod 8	13-12-02
E Ch Unit Reg 2			15-56-08	LGF *	11-10-15	OP Mod A	13-12-02
E Ch Unit Reg 4	15-55-01	F Ch Sel Reg C		LGG *	11-10-16	OP Mod B	13-12-01
E Ch Unit Reg 8	15 - 55 - 01	F Ch Stat Spl B	13-67-02	LGH *	11-10-17	OP Mod C	13-12-01
E Ch Unit Reg C	15-55-01	F Ch 2nd Spl B	13-67-02	LGJ *	11-10-18	OP Reg 1	13-10-03
	13-60-04	F Ch Stat Spl B Del	13-67-02			OP Reg 2	13-10-03
E Ch Unovlp		F Ch Strobe	15-63-03	LGK *	11-10-19		13-10-03
E Ch Wrong Lng Rec	13-63-03		13-66-07	LGR *	11-10-20	OP Reg 4	
E Cyc	12-12-66	F Ch Tape Call		LGS *	11-10-21	OP Reg 8	13-10-02
E Cyc Ctl	12-12-66	F Ch Tape Ind	13-66-09	LGT *	11-10-22	OP Reg A	13 - 10 - 02
EAR U 0, 1, 2, 4, 8	14-14-10	F Ch Unit Reg 1	15-56-02	LGU *	11-10-23	OP Reg B	13-10-02
	14-14-11	F Ch Unit Reg 2	15-56-02	LGV *	11-10-24	OP Reg C	13-10-01
EAR T 0, 1, 2, 4, 8			15-56-01	LGW *	11-10-25	OP Thru 10 Time	13-13-10
EAR H 0, 1, 2, 4, 8	14-14-12	F Ch Unit Reg 4			11-10-25		16-45-02
EAR TH 0, 1, 2, 4, 8	14-14-13	F Ch Unit Reg 8	15-56-01	LGX *		Ovflow	
EAR TTH 0, 1, 2, 4, 8	14-14-14	F Ch Unit Reg C	15-56-01	LGZ	11-10-06	Plus Sign	16 - 16 - 04
Equal	17-14-03	F Ch Unovlp	13-64-08	LO	17-14-02	Prior SW	19-10-01
•		F Ch Wrong Lng Rec	13-66-06	MQ	16-30-07	Priority Alert Mode	19-10-07
Error Restart	13-42-10		12-12-67	MQ Ctl	16-30-07	Ready to Buffer	13-70-04
Error Spl Trgr	18-14-08	F Cyc		MAR U 0	14-17-01	Real Time Clck	14-15-23
Even Hund Addr	14-71-40	F Cyc Ctl	12-12-67				14-15-24
Ext E O Xfr Ctl	13-42-11	FAR U 0, 1, 2, 4, 8	14-14-20	MAR U 1	14-17-01	Rel Tme Clck Gtes	
	16-30-06	FAR T 0, 1, 2, 4, 8	14-14-21	MAR U 2	14-17-02	Rst A Data Reg *	18-14-07
Extension			14-14-22	MARU4	14-17-02	Rst Add Mod Ctl	14 - 71 - 40
Extension Ctl	16-30-06	FAR H 0, 1, 2, 4, 8		MAR U 8	14-17-03	Rst E 2 Full Ltch *	15-62-05
F 1 Reg 1	15-70-21	FAR TH 0, 1, 2, 4, 8	14-14-23	MAR T 0	14-17-04	Rst F 2 Full *	15 - 63 - 05
F1Reg2	15 - 70 - 22	FAR TTH 0, 1, 2, 4, 8	14-14-24	MAR T 1	14-17-04	Rst Mem Data Reg *	18-14-06
F 1 Reg 4	15-70-23	File Ring 7	13-74-02	MAR T 2	14-17-05	True Add B	16-20-10
			17-12-05				
F 1 Reg 8	15-70-24	F1 \$ Sign	17-14-01	MART4	14-17-05	Sense Strobe Trgr *	39-10-03
F 1 Reg A	15 - 70 - 25	HI *		MART 8	14-17-06	Set A Data Reg *	18 - 14 - 07
F 1 Reg B	15-70-26	IOP *	11-20-01	MAR H 0	14-17-07	Set E 1 Reg *	15 - 62 - 04
FlRegC	15-70-27	11 *	11-20-02	MAR H 1	14-17-07	Set E 2 Reg *	15 - 62 - 04
	15-70-28	12 *	11-20-02	MAR H 2	14-17-08	Set E 2 Reg Del *	15 - 62 - 04
F 1 Reg WM			11-20-03	MAR H 4	14-17-08	Set F 1 Reg *	15-63-04
F 1 Full	13 - 64 - 03	13 *					
F 1 Word Sep	13-64-04	I4 *	11-20-03	MAR H 8	14-17-09	Set F 2 Reg *	15-63-04
F 2 Reg 1	15-70-21	I5 *	11-20-04	MAR TH 0	14-17-10	Set F 2 Del *	15-63-05
F 2 Reg 2	15-70-22	I6 *	11-20-04	MAR TH 1	14-17-10	Set OP Mod Reg *	18-14-05
		17 *	11-20-05	MAR TH 2	14-17-11	Set OP Reg *	18 - 14 - 04
F 2 Reg 4	15-70-23		11-20-05	MAR TH 4	14-17-11	Sign	16-40-01
F 2 Reg 8	15 - 70 - 24	18 *		MAR TH 8	14-17-12	Spc Adv Cti	12-13-01
F 2 Reg A	15 - 70 - 25	19 *	11 - 20 - 06	MAR TTH 0	14-17-13	Spec Br Ltch	12-61-13
F 2 Reg B	15-70-26	I10 *	11-20-06				
F 2 Reg C	15-70-27	III *	11 - 20 - 07	MAR TTH 1	14-17-13	Stop Key Ltch	12-15-03
		112 *	11-20-07	MAR TTH 2	14-17-14	Stop Ltch	12-15-04
F 2 Reg WM	15-70-28		12-12-04	MAR TTH 4	14-17-14	Str Pls Ltch	12-15-03
F 2 Full	13-64-03	I Cyc		MAR TTH 8	14-17-15	St Key 1	12 - 15 - 02
F 2 Word Sep	13 - 64 - 04	I Cyc Ctl	12 - 12 - 23	MDL	16-62-01	St Key 2	12-15-02
F Ch 1st Add Xfr	13-73-02	I-O Asterisk Ltch	13-50-02	Mem Data Reg Rst *	39-10-01	Units	16-30-02
	13-73-01	I-O Coml At Ltch	13-50-01	Minus Sign	16-16-04	Unit Ctl	16-30-02
F Ch 2nd Add Xfr		I-O Lozenge Ltch	13-50-02		14-30-09		12-12-05
F Ch 1st Char 2nd Addr				Mod 0		X Cyc	
F Ch Busy	13-66-05	I-O Lst Ex Cyc	13-65-07	Mod 0 Ctl	14-30-09	X Cyc Ctl	12-12-23
F Ch Chk	13-66-01	I-O Percent Ltch	13-50-01	Mod Minus 1	14-30-08	X Rd Trgr	39-10-01
F Ch Cond	13-66-01	I-O Unit Intrrpt	19-10-06	Mod Minus 1 Ctl	14-30-08	X Write Trgr	39-10-02
	13-66-06	I Ring Ctl	12-13-01	Mod Plus	14-30-07	X Y PWR Gte Ctl Trgr	39-10-03
F Ch Corr Lng Rec			14-14-01	Mod Plus 1 Ctl	14-30-07	Y Rd. Trgr	39-10-01
f Ch Disconnect	13-67-03	IAR U 0, 1, 2, 4, 8		Mult Div End 1401	16-40-01	Y Write Trgr	39-10-02
F Ch E O 2nd Add	13-73-01	IAR T 0, 1, 2, 4, 8	14-14-02			Z Pls Trgr	39-10-02
F Ch E O Rec	13-66-02	IAR H 0, 1, 2, 4, 8	14-14-03	No Br Ltch	12-60-14		
F Ch E O Xfr	13-66-03	IAR TH 0, 1, 2, 4, 8	14-14-04	No Carry	16-20-22	Zero Bal	16-14-12
	13-67-03	IAR TTH 0, 1, 2, 4, 8	14-14-05	No Carry Ctl	16-20-22	Zero Supp	17-12-03
F Ch Ext E O Xfr			14-50-02	No Last Gate	12-12-43	Zero Supp Ctl	17-12-03
F Ch Ext E O Xfr Ctl	13-67-03	Index Tag T Pos A					
F Ch File Str 2nd Addr	13-73-02	Index Tag T Pos B	14-50-02	* - denotes trigger			
				- dellotop ti ikket			

#### 1415 LATCHES AND TRIGGERS

Addr Set rtne	41-10-02
Clock 1 Cons	45-10-01
Clock 2 Cons	45-10-01
Clock 3 Cons	45-10-01
Clock 4 Cons	45-10-03
Cons Beksp Ctl	45-50-13
Cons Carr Rtrn Comp	44-10-03
Cons Char Ctl	45-50-10
Cons Chck Strobe	45-50-01
Cons Cyc Start	41-10-01
Cons Error Ctl	45-50-12
Cons Inquiry Req	41-30-01
Cons Output Error	45-50-11
Cons Prtr Not Busy	45-50-08
Cons Prtr Strobe	45-50-02
Cons Stop Print	44-10-02
Cons Strobe Gate	45-50-02
Cons WM Ctl	45-50-09
Ptr Strobe Reset	45-50-02
Display WM Ctl	45-30-01
Display Routine	41-10-03
Full Line Cond Altr	41-20-01
Function Ctl	45-50-14
Lock Cond Proceed	45-50-16
MX Gate ltch	45-20-06
Prtr E O Line	45-50-15
Prtr Last Col	45-50-15
Type Start	45-50-03
Type Start Ctrl	45-50-01
Rd OP Intlk Cons	41-30-02
Storage Scn Routine	41-10-03
X 1A	45-20-05
X 1	45-20-05
X 2	45-20-05
X 3	45-20-05
X 4	45-20-06
X 5	45-20-06
X 6	45-20-06
Y 1	45-20-02
Y 2	45-20-02
Y 3	45-20-03
Y 4	45-20-03
Y 5	45-20-04
Y 6	45-20-04
WM Cond Alter	41-20-01
WM Period	45-50-11

#### 1414 LATCHES AND TRIGGERS

ł

Adv by 2	53-33-05
After 9 CAM	52-10-14
Auto Space	53-55-01
Block Data Reg	51-50-01
Brush SS Ltch	52-10-10
Buff Full PT	55-10-02
Busy Ctl PT	55-10-01
Busy PT	55-10-02
Carriage Moving	53-55-03
CB A-1	52-20-02
CB Ltch	52-10-10
CCC Reg A-1	53-50-01
*CE Check	51-14-01
CE GO	51-50-03
CE Reader Rdy	52-11-01
Chain Home	53-30-01
Channel 12-7	53-53-01
Channel 6-1	53-53-02
Clock 000-100	51-30-03
Clock Check	51-30-01
*Clock Error	51-30-01
Compare A	53-33-03
Compare B	53-33-03
Compare 8	53-33-02
Compare 4	53-33-02
Compare 2	53-33-01
Compare 1	53-33-01
Ctl Bit Serial	51-50-05
*Data Reg A-1 Int Buff	51-10-02
*Data Reg A Prt Buff	53-10-01
*Data Reg B Prt Buff	53-10-01
*Data Reg C Prt Buff	53-10-01
*Data Reg 8 Prt Buff	53-10-02
*Data Reg 4 Prt Buff	53-10-02
*Data Reg 2 Prt Buff	53-10-02
*Data Reg 1 Prt Buff	53-10-02
Data Reg A-1 PT	55-10-03
Delay Forms	53-51-06
Delay Latch	53-23-03
Delay Rst	53-55-03
E O File	52-11-01
E O File Dly	52-11-01
*E O Scan	51-32-01
E O Xfr 1	51-40-12
E O Xfer 2	51-40-12
Emitter Delay	53-52-02
Equal Compare	53-10-01
Error PT	55-10-06
Fast or Slo Skip	53-54-01
*Five Ring 1-5 Prt	53-21-01
Five Ring Adv	53-23-02
ming man	00 I0 VI

74

Form Check 53-42-01 53-10-01 \*Hammer Check Reg Hammer Row Bit Reg 53-10-02 Holdover 132 53-40-02 \*Home, Printer 53-22-01 53-56-01 Indicator Ch 9 Indicator Ch 12 53-56-01 Insert C Bit 53-11-05 51-10-01 \*LX Data Reg 51 - 10 - 01\*LY Data Reg 53-50-02 Man Reg Rst Man Reg Space 53-50-02 Multi-Rd Fd Latch 52-10-08 No Xfr 51-40-12 51-18-01 Parity 1 53-44-02 Parity 1 Prt Parity 2 53 - 44 - 01Parity 2 Prt 53-44-02 PCH Check 1 52-12-02 52-12-02 PCH Check 2 PCH FD 52-10-15 52-10-01 PCH Priority Request PCH Data Reg 51-10-01 PCH Request 52-10-15 \*PCH SCN 52-10-02 PCH SCN CB Latch (2F&3J) 52-10-14 PCH Stack Sel 52-13-01 Punch FD 52-10-14 PCH Xfr 52-10-15 52-12-01 PCH Xfr Check Print Error 53-12-01 **Print in Process** 53-51-06 \*PRT Line Cmplete Reg 53-10-01 PS 1-32 53-32-01 PSS 1 53-31-01 PSS 2 53-31-01 PSS 3 53-31-01 53-30-01 PSS Tgr Rd Fd 52-10-09 Rd Fd Ltch 52-10-08 Rd Pls 1 Int Buff 51-30-05 Rd Pls 2 Int Buff 51-30-05 **Rd** Priority Request 52-10-01 Rd Request 52-10-07 Rd Request PT 55-10-06 \*Rd Scn 52-10-02 55-10-07 Rd Scn PT 55-10-06 Rd Xfr Reg PT **Rd Xfr Request** 52-10-09 53-40-01 Rdy Print 51 - 40 - 04Ready \*Read Check 52-12-01 53-40-01 Read In, Prt Read Request 51-40-01

51 - 32 - 02Ring Check Tgr Ring Err 1 51-32-02 51-32-02 \*Ring Err 2 Scan Call, Prt 53-40-01 Scan Reg PT 55 - 10 - 07\*Scan, Prt 53-40-01 Serial Scn Latch 51-50-06 Single Line 53-42-01 Stacker 1 52-13-02 Stacker 2 52-13-02 52-13-01 Stacker 4 52-13-01 Stacker 8 53-42-01 Start Latch 51 - 50 - 03Start Latch CE Stop Latch CE 51-50-03 Strobe 51 - 40 - 43Strobe Pls Int Buff 51 - 30 - 0553-42-01 Switch Bounce 53-43-01 Sync Chck Sync Ctl 1 55-10-01 Sync Ctl 2 Pt 55 - 10 - 01Sync Holdover 53-12-01 \*Ten Ring 0-7 51-32-01 \*Ten Ring 0-4 Prt 53-20-01 53-20-02 \*Ten Ring 5-9 Prt 51-32-02 Ten Ring AC 53-23-02 Ten Ring Adv Prt 53-22-01 \*Three Ring 1 Prt \*Three Ring 2 Prt 53-22-01 \*Three Ring 3 Prt 53-22-01 Three Ring Adv Prt 53-23-02 Time Pls 1 51-30-02 Time Pls 2 51-30-02 Turn Off Rings 53-23-01 \*Unit Ring 0-9 51-31-01 51-31-02 \*Unit Ring Error 51-10-01 \*UX Data Reg \*UY Data Reg 51-10-01 52-12-02 \*Validity Latch 51-30-05 Wr Pls Int Buff 51 - 30 - 05Z Pls Int Buff 1st Rd Data Reg 51-10-01 2nd Rd Data Reg 51 - 10 - 011401 CCC Reg Rst 53-50-03 1401 Rd Ltch 52 - 10 - 0851 Col Cd Proceed 52-10-11

LATCH LOCATIONS -- 1414-I-II-VII \*\*

		1	
A Reg VRC	60 - 50 - 51	R-W Reg 1 Bit	60-40-50
Backspace	60 - 60 - 40	R-W Reg 2 Bit	60 - 40 - 50
Backward	60 - 60 - 40	R-W Reg 4 Bit	60 - 40 - 50
Check Character	60 - 40 - 61	R-W Reg 8 Bit	60-40-51
Compare Check	60-50-30	R-W Reg A Bit	60-40-51
Disconnect	60 - 60 - 31	R-W Reg B Bit	60 - 40 - 51
Erase	60 - 60 - 31	R-W Reg C Bit	60 - 40 - 52
Error Latch	60-50-50	R-W Reg VRC	60-50-50
First Bit	60 - 40 - 60	Rewind	60-60-02
First Character	60 - 40 - 60	Rewind Unload	60~60-02
Forward Stop Delay	60-30-56	Skew Error	60-50-51
Gate On Final Amps	60 - 30 - 52	Turn On TI	60-60-50
Go	60 - 60 - 11	Write	60-60-30
Load Point	60-60-02	Write Condition	60-60-30
No Echo Latch	60-50-50	Write Delay	60 - 30 - 11
Odd Redundancy	60 - 40 - 61	Write Disc Delay	60 - 30 - 11
Read Condition	60 - 60 - 20	Write Tgr Release	60 - 60 - 31
Read Delay	60 - 30 - 10	Write TM	60-60-31
Read Disc Delay	60 - 30 - 10	CE Switches	60-68-05
Read Only	60 - 60 - 20	Indicators	60-68-60;62

Possible Cause Not 2 of 5 on channel Not 2 of 5 on channel

No set pulse during I op

Fail to set cycle control

Zones in other than tens or hundreds Fail to reset or set A Reg More than one gate to a channel

Detect failure to start memory clock More than one char gated to B channel

No R (I)  $\ddagger$  given since last I/O op Data check on sel I/O unit Condition on punch or printer

Even bits

No set pulse

Even bits

Even bits

Name	ALD Page	Level	Test Point
Address Exit VC	18.14.02.1	+S	*11D2C10H
Address Ch VC	18,14,03.1	+S	*11D2C10D
B Channel VC	18.12.03.1	-S	11D2B12A
Op Reg Set	18.14.04.1	-s	11D2C17F
Op Mod Reg Set	18.14.05.1	-S	11D2C20F
Instruction Check	18.14.11.1	-S	11D2C17C
Address Check	18.14.11.1	-S	11D2K15C
A Reg Set	18,14,07,1	-S	11D2D6F
A Character Select	18.14.01.1	<b>-</b> S	11D2C03A
A Channel VC	18,11,03,1	-S	11D2B12B
B Reg Set	18,14,06,1	-S	11D2C24F
B Character Select	15.30.10.1	-S	11C3E08D
Assem Ch VC	18.13.03	-S	11C4C25A
I/O Interlock	18,14,11	-S	11D2F16D
1401 Card Print	18.14.08	-S	11D2F17R
1401 Punch Print	18,14,08	-S	11D2F17Q
(1401 errors do not h	ave a console indi	cator.)	

\*-Trigger output.

\*\*For 1414-VII, ALD page numbers start with 90. Thus: 90-XX-XX.

78

79

Error Detection Summary may be found under Service Aids.

### SYNC POINTS--S LEVELS

Name	ALD Page	Level	Test Point	Possible Cause
Address Exit VC	18.14.02.1	+S	*11D2C10H	Not 2 of 5 on channel
Address Ch VC	18, 14, 03, 1	s+	*11D2C10D	Not 2 of 5 on channel
B Channel VC	18.12.03.1	ş	11D2B12A	Even bits
On Reg Set	18.14.04.1	ъ	11D2C17F	No set pulse during I op
On Mod Reg Set	18.14.05.1	Ŷ	11D2C20F	No set pulse
Instruction Check	18, 14, 11, 1	ŝ	11D2C17C	Fail to set cycle control
Address Check	18, 14, 11, 1	လို	11D2K15C	Zones in other than tens or hundreds
A Reg Set	18.14.07.1	s'	11D2D6F	Fail to reset or set A Reg
A Character Select	18.14.01.1	s' S	11D2C03A	More than one gate to a channel
A Channel VC	18.11.03.1	လု	11D2B12B	Even bits
B Reg Set	18.14.06.1	လု	11D2C24F	No X or Y current or strobe
B Character Select	15.30.10.1	κ	11C3E08D	More than one char gated to B channel
Assem Ch VC	18, 13, 03	လု	11C4C25A	Even bits
1/O Interlock	18, 14, 11	ş	11D2F16D	No R (I) ‡ given since last I/O op
1401 Card Print	18.14.08	လု	11D2F17R	Data check on sel I/O unit
1401 Punch Print	18.14.08	å	11D2F17Q	Condition on punch or printer
(1401 errors do not have a console indicator.)	ave a console i	ndicator.)		
*-Trigger output.			, i d >	
Error Detection Summary may be found under Service Alds.	may be found t	inder Service	Alds.	

Name	Ref Pin	Logic
I cycle	11C1H22H	12.12.04.1
A cycle	11C1H22A	12.12.01.1
B cycle	11C1H22C	12.12.02.1
C cycle	11C1E24D	12.12.06.1
D cycle	11C1D03H	12, 12, 07, 1
X cycle	11C1G22A	12.12.05.1
•	1101022A	12.12.03.1
Logic gates A	11C2J12A	11.10.10.01
B	11C2J12A 11C2J12C	11, 10, 10, 01
	11C2J12C 11C2J16A	11.10.11.1 11.10.12.1
C D		
	11C2J16C	11.10.13.1
E	11C2J21A	11, 10, 14, 1
F	11C2J21C	11.10.15.1
G	11C2J22C	11, 10, 16, 1
H	11C2J23C	11.10.17.1
J	11C2J24C	11.10.18.1
K	11C2J25C	11.10.19.1
R	11C2J26C	11.10.20.1
S	11C2K20C	11.10.21.1
т	11C2K17C	11.10.22.1
U	11C2K16C	11,10,23,1
v	11C2K15C	11,10,24,1
W	11C2K14C	11.10.25.1
Х	11C2K13C	11, 10, 26, 1
Y	11C2K12C	11, 10, 27, 1
LL gate	11C2F09H	11,10.06.1
I op	11C1H07A	11,20,01,1
1	11C1J11A	11,20,02,1
2	11C1K11C	11,20,02,1
3	11C1K12C	11,20,03,1
4	11C1K13C	11.20.03.1
5	11C1H14C	11.20.04.1
6	11C1H14E	11.20.04.1
7	11C1K16C	11, 20, 05, 1
8	11C1K17C	11.20.05.1
9	11C1K18C	11.20.06.1
10	11C1C26C	11.20.06.1
11	11C1K20C	11.20.07.1
12	11C1K21C	11.20.07.1
	110111210	11.20.01.1
1st address	11C1J16C	11.20.11.1
2nd address	11C1K16K	11.20.11.1
210 2001 035	TICIKIOK	11.20.11.1
Units ltch	11C2D16A	16, 30, 02, 1
Ext ltch	11C2D16C	16.30.06.1
		10.00.00.4
A ring		
1	11C1E03C	14,70.01.1
2	11C1D04C	14.70.02.1
3	11C1D05C	14.70.03.1
4	11C1H17H	14.70.04.1
5	11C1D07C	14.70.05.1
6	11C1D08C	14.70.06.1

Name	Ref Pin			Logic
No scan	11C1G24D			12,30.01.1
1st scan	11C1E26A			12.30.01.1
2nd scan	11C1E26C			12.30.02.1
	11C1E26H			12,30,02.1
3rd scan				12.12.51.1
	11C1H23B			12.12.01.1
Last Execute	11C1H12G			12.13.00.1
Cycle				
1414 INTEGRAT	ED BUFFE	RCEI	PANEL	INDICATORS
Integrated buffer	:			
Read		51.45	. 04	
Punch		51.45	. 04	
Options		51.45	.04	
Buffer address:				
End of scan		51.45	. 01	
Units and ten	ths	51.45		
Buffer register:				
Check search		51.45	02	
	L	51.45		
Clock check	D)	51.45		
Data reg (BC	D)	51.45		
Ring check				
YU, YL, XU	, XL	51.45	.02	
Print address:				
Home		51.45		
Ring		51.45	.05	
Print buffer:				
Print		51,45	.06	
Print register:				
Data reg (BC	D)	51.45		
Hammer che	ck	51.45	.06	
Print line co		51.45	5.06	
1414 TAPE IND	ICATORS			
Char counter	x	X.68.6	52.1	
Delay counter		X. 68. 6		
Inst ring	х	X. 68. (	32.1	
Read clock		X.68.		
SPC ring		X.68.		
Write clock		X.68.		
Checks				*
	rror Y	X.68.	61 1	
A reg VRC e		X.68.		
Comp error		X.68.		
Echo error		X.68.		
Error latch				
R/W reg VR		X.68.		
Skew error	х	X.68.	61.1	
Registers				
A reg		X.68.		
B reg		X.68.		
LRCR		CX.68.		
RW	Х	X.68.	60.1	

Other indicators	
Bksp	XX.68.61.1
Bkwd	XX.68.61.1
Check char	XX. 68. 61. 1
DC on	XX.68.62.1
Disc	XX.68.61.1
Erase	XX.68.61.1
First char	XX.68.61.1
Fwd stop relay	XX.68.62.1
Go	XX.68.61.1
Load point	XX. 68. 62. 1
No echo	XX. 68. 62. 1
Odd red	XX. 68. 62. 1
RDD	XX.68.61.1
Read	XX. 68. 61. 1
Read cond	XX.68.61.1
Read delay	XX. 68. 61. 1
Rewind	XX. 68. 62. 1
Rewind unload	XX.68.62.1
WDD	XX.68.61.1
WR cond	XX.68.61.1
WR delay	XX.68.61.1
Write	XX.68.61.1
WR rel	XX. 68, 62, 1
WTM	XX.68,61.1

# 1402 READER PUNCH INDICATORS

Chips	51.03.14
End of file	51.03.12
Fuse	51,03,11
Power	51.03.12
Punch check	51.03.12
Punch ready	51,03,13
Punch stop	51.03.15
Reader check	51.03.12
Reader ready	51.03.13
Reader stop	51.03.12
Stacker	51.03.11
Transport	51.03.11
Validity	51.03.12
1403 PRINTER	

End of forms	01.06.1
Forms check	01.06.1
Print check	01.06.1
Print ready	01.06.1
Sync check	01.06.1

#### TAPE UNIT INDICATORS

729	TU 12.00.1
	00.06.1
7330	73.04.01.0

## 1414 INTEGRATED BUFFER SWITCHES AND JACKS (CE)

Bit switches	51.45.07
Buffer mode	51.45.12
Buffer select (DK-1&4)	51.45.14
Buffer select (DK - 2)	51.45.10
Buffer select (DK - 3)	51.45.15
Carriage space	51.45.09
Check stop	51.45.09
Ground jack	51.45.09
Intg buffer sync	51.45.08
Marginal check jacks	98.14.11
Off line	51.45.09
Off line mode sw	51.45.11
(DK-1, 2 & 3)	
Power on & off	98.14.10
Print buffer sync	51.45.08
Remote start recept	51.45.13
Single cycle	51.45.09
Single or cont operation	51.45.09
Start, stop, reset	51.45.13
Sync jack	51,45.09
5 5	

#### SERVICE AIDS

#### 1411 Error Check Switches

All 1411 operations are thoroughly checked with error detection circuits. You should develop the habit of testing the operation of these check circuits before starting to analyze any machine problem. Switches to test the check circuits are located on the console. To test:

Press "Check Switch # 1" and the "Start" key; all error lights should come on.

Compute Reset, and press "Check Switch # 2" and "Start" key; again, all error lights should light.

Compute Reset, press "Check Switch #3" and "Start" key; again, all error lights should light.

#### Address Sync

Address switches on the 1411 CE panel may be set to cause an output at the sync hub, on the same panel, for any chosen core address. This address can be further conditioned by:

The scan switch on the 1411 CE Panel

and/or

Any condition you choose to wire to Pin "H" of the block at 2D, Logic 14.17.18.

CE "AND" Circuit

1411 -- The "Minus OR" (plus AND) block at 3G, Logic 14.17.18, is available for switching together any pulses. This may be used to manufacture a sync pulse, or to force the machine to stop on certain conditions, etc.

1414-3, -4 Sync Hub AND Circuit

On ALD 51.50.04 additional inputs can be AND'ed with the address sync output available at the CE panel sync hub.

Master Error Circuit

When a problem exists that may be detected more readily by disabling the master error circuit, it is possible to accomplish this by connecting a jumper from ground (any Pin J) to pin G of 1411D2E22 (Logic 18.14.08.1)

If this method is used, care must be taken to insure that the jumper is not left in place when the machine is returned to the customer.

Forcing The Machine To Stop

The machine normally stops at the end of some cycle. Stopping the machine at the time an error occurs during a cycle can be accomplished by removing the "Error Sample" input (taping pin) to block 2F, Logic 18.14.08.

<u>Caution:</u> Never force a stop with 2nd clock pulse on! This could damage core storage circuit resistors.

SERVICE AIDS

#### Forcing Signals

A solid +S signal can be forced by wiring the required pin to ground.

<u>Caution</u>: Because some emitter followers are returned to a minus voltage through a very low impedance, care must be used in grounding emitter followers. However, if a -S level is desired, place a 4700-ohm resistor in series with the jumper circuit to provide a proper load. Check to see that the pin is held sufficiently negative.

#### Voltage Jumpers

Exercise care when working around the wiring side of any chassis to prevent dislodging any voltage jumpers. These can be easily dislodged because they have clip-on terminals.

#### Shorted DE Logic Blocks

When a shorted DE Block is encountered, always check the preceding card. If the short was caused by a down level, the preceding circuit may be damaged.

#### Core Storage

When X, Y, inhibit, etc., lines are suspected of being open, they may be tested with an ohmmeter, but machine power must first be turned off. Also, if a burnt core is suspected and the core location is visible, the lines through or around the core will be a light copper color near the core itself. The rest of the line will be reddish copper due to the insulating material.

#### Insulating Pins

Do not overlook the value of insulating pins when troubleshooting. Inputs to "+AND" switches can be forced all the time by using a card extender and pulling the desired wire loose. This method can enable scoping of some circuits, in a static state, which are normally active only when some infrequently occurring input is available.

#### POWER SUPPLY TIPS

If trouble is in an individual power supply, note the following:
There is a 90% chance it is the SMS card (low or no adjustment of output voltage). )
If voltage is high with no adjustment, then one of the series regulator transistors is shorted (or SMS card is bad).
With power supply removed you may wire 110 vac into TB 1 pins 1 & 2. Output may not reach full value but should be close and adjustable. (Remove over-voltage device).

Visually inspect unit for crimped wires or cable chafing on screw ends. (Unit may work in opened position, but not in closed.)

An open diode in rectifier circuit will show up as low voltage under load. Output voltage ripple will be excessive. Also this may be detected by feeling the diodes, they will be quite warm if operating normally. If one is colder, it is open. Remove power before touching any component.

A shorted diode in rectifier circuit will probably pop the circuit breaker in the primary of the input transformer, but not necessarily; it may pop the over-current circuit breaker, due to over-voltage spikes on the output. With the over-voltage device removed, the spikes will be visible. A shorted or open series regulator transistor can be detected by scoping or feeling the resistors in their emitter circuit. <u>Remove power before touching any component.</u>

Check voltages after machine has been on 15 minutes. Voltage may drift slightly between cold and warm state. Do not ground heat sink (may ground to holding screws at corners of unit).

Marginal Check Jacks\* (98.11.17)


Jack	Chassis
J1	11B2
J2	11B3
	11B4
$\mathbf{J3}$	11C (all)
J4	11D (all)

\* Only +12vdc is affected.

1.5 megacycle oscillator for marginal checking - P/N 370823.

		Voltage	Voltage L	evel (Nom)	Curren	t Level
Circuit Type	Line Symbol	Reference	Positive	Negative	Positive	Negative
Current switch	+ N	0	+0.8	-0.8		
	+ P	-6	-5.2	-6.8		
Ctdl	+T	0	+6.0	-6.0		
	+U	-6	0.0	-12.0		
Ctrl	+R	0	+12.0	0.0		
Sdtrl*	+S	0	0.0	-12.00		
Sdtdl	+Y	0	0.0	-6.0		
Indicators	М		0.0	-36.0		
Relays	-W		0.0	-48.0		
Cores	+ Z		+6.0	-6.0		
Special	+C		+0.5	-0.5	0 ma	13.5 ma
Console and Memory	v		0.0	-36.0		
1403	U		0.0	-12.0		
1403	T		+6.0	-6.0		
1403	Ú		0.0	-12.0		
1403	Т		+6.0	-6.0		
Accelerator	В		+6.0	0.0		

\* Any +S level lower than -6.60v, or any -S level higher than -6.85v may cause failure and should be corrected.



()	
Picks Relay 2	CPU Logic - 36v DC R5 AU n/o, 4 AU n/o, 3 AL n/o, DC off Switch
Picks K2	CPU Logic -36v DC R2 AU n/o, R4 BL n/o Controls circuits from CB1 and CB3
Picks K4, K5, K6	-60 v DC 1/O Logic Supply, 1402-2-1403 Motors R9 AL n/o R9 BU n/o
Picks K7, K8, K9 and K10	Logic Supplies R12 AL n/o, R4 BL n/o Controls Circuits from CB6 and CB9 for TAU1 and TAU2, FCU1 and FCU2
Picks Ró	Memory Supplies -48 v DC -36 v DC 1405 DC Start-Stop R5 AL n/o Ferro Sense R21 AL n/o R22 AL n/o
Picks K3	Memory Supply Ró AU n/o, R4 BL n/o Controls Circuits from CB5 to Ferro 2 & PS7 & PS8 (Special Memory Supply)
Picks R49 and R50	Memory Sense PS7 and PS8 on (+30 and +60M Supplies) Pick when power is up
Picks R 10	-60 v DC Sense Relay for Power Supply in 1402-2
Picks R7 and Ready Light	Test Interlock for all units Power on R10 AL n/a R7 AL n/c opens for test of all sense relays picked by each power supply. Insures that power reset is complete
Picks R13, R18	Power Reset TAU1, TAU2 Power Reset Complete
Picks Relays KT-P1, KT-P2	Power on Tape R13 AU n/o, R18 AU n/o

	6x	E03	K02	K03	K04	K05	K06	K07	K08	K09
	x8	E03	K02	K03	K04	K05	K06	K07	K08	K09
	x7	E03	J02	J03	J04	$_{105}$	J06	J07	$_{J08}$	60f
	9X.	E04	J02	J03	J04	105	J06	107	J08	60f
	x5	E04	H02	H03	H04	H05	90H	H07	H08-	H09
Units	x4	E04	H02	H03	H04	H05	H06	70H	H08	60H
	x3	E05	G02	G03	G04	G05	G06	G07	G08	G09
	x2	E05	G02	G03	G04	G05	G06	G07	G08	G09
	х1	E05	F02	F03	F04	F05	F06	F07	F08	F09
	<b>x</b> 0	F11	F02	F03	F04	F05	F06	F07	F08	F09
		Matrix Switch	A08	A08	A08	A08	<b>A</b> 09	A09	A09	A09
		Tens	νų	1×1	2x	3x	4x	2X	6x	7 <b>x</b>

PUNCH MAGNET DRIVER CHART (1414 -3, -4 PANEL A4)

	1 2	3456	789	10.11 12 13 14 15 16 17	7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
	53.62.05.1	1 53.62.04.1		53.62.03.1 53.62.02.1	.02.1 53.62.01.1
Row H	۳ ۳	0 121 118 112 103 1	ې 00 91 ل	130 121 118 112 103 100 91 L 88 82 73 70 61 58 52 43 L 40 31 28 22 13 10	8 L 40 31 28 22 13 10 1
	12	7 124 115 109 106	97 94 N	127 124 115 109 106 97 94 N 85 79 76 67 64 55 49 46 N 37 34 25 19 16 7 4 K	A N 37 34 25 19 16 7 4 K
	53.62.10.1	1 53.62.09.1		53.62.08.1 53.62.07.1	07.1 53.62.06.1
Row J .	13	1 122 119 113 104 1	01 92 L	131 122 119 113 104 101 92 L 89 83 74 71 62 59 53 44 L 41 32 29 23 14 11 2	b L 41 32 29 23 14 11 2
		128 125 116 110 107	95 95 A	98 95 N 86 80 77 68 65 56 50 47 N 38 35 26 20 17 K	A N 38 35 26 20 17 8 5 K
	53.62.15.1	1 53.62.14.1	-	53.62.13.1 53.62.12.1	.12.1 53.62.11.1
Row K		2 123 120 114 105 1	02 93 L	132 123 120 114 105 102 93 L 90 84 75 72 63 60 54 45 L 42 33 30 24 15 12 3	b L 42 33 30 24 15 12 3
	12	129 126 117 111 108	A N 96 66	99 96 N 87 81 78 69 66 57 51 48 N 39 36 27 21 18 9 6	A N 39 36 27 21 18 9 6

ŝ

HAMMER DRIVE CHART - 1414 - 111, IV

#### PRINTER SCOPING TECHNIQUE--1403

Tiedown of home pulse:

Remove the card at location 14A1E22 (53.40.01, 2H), insert it on a card extender, and pull extender wire to isolate  $pin \Omega$ . the carriage stopped line. Then jumper from pin P at 14A1F15 (53.30.01, 5E), chain home, to pin Q on the card in the extender.

#### ERROR DETECTION SUMMARY

Program Checks

of Gate

/iew from Card Side

I/O Interlock: Program failed to use R(I)<sup>‡</sup> or R(I)d that branched (18.14.11)between I/O operations on same channel. CPU stops at I3 for M/L/U op codes, and at I op for F/K op codes. Address Check: Address has zone bits in the ten thousand, (18.14.11)thousands, or units position.

Reverse scan past highest storage address except during move, load, clear op, or display or alter operations. Forward scan through address 00000.

RBC Interlock: Program failed to follow a file write op with a

read back check before attempting another file op (13.74.02)on that channel.

Instruction Check: The five (5) actual logic lines that can bring (18.14.11)

up Instruction Check are:

- 1. No "Stop at--" for the logic clock.
- \*2. Both the logic clock and extention ring running (LGA and LGR).

1

- 3. The TLU mod = 8, A, or B bit.
- 4. No cycle control latch on at LLG.
- \*5. More than one cycle control latch on at LLG. except E, or F with A, B, C, D, I or X.

Program Errors that will cause an instruction check:

- 1. TLU mod = 8, A, or B bit.
- 2. Undefined mod for J or Y op code. (Neither the branch or no branch is set. Result: No I or B cycle control latch on) Stop I7 LGA.
- 3. Illegal op codes (No op code grouping lines available to set I cycle control for I2) Stop - I1 LGA.
- 4. No Word Mark (I op or LIRO) or improperly
  - placed Word Mark will prevent setting I cycle control.

If a stop occurs in either I op LGA or during the cycle, the improperly placed WM is read out of core.

\* Not on early machine.

Machine Errors that will cause an instruction check:

- No "Stop at ---" line for Logic Clock. No Stop - with no clock lights on.
- 2. Both clocks running (LGA and LGR ON).
- Failure to set some cycle control latch.
   (A, B, C, D, E, F, I, X) Stop LGA with the last-cycle light ON.
- More than one cycle control ON. (A, B, C, D, X, I) Stop - same as Item 3.
- 5. Both E and F cycle control ON. Stop same as Item 3

 $\underline{Note}\colon$  An E or F cycle control ON with A or B or C or D or I or X ON is correct.

Both a Branch and the No Branch latches ON cause both I and B cycle control.

Neither Branch or No Branch ON will fail to set I or B cycle control. (Op Codes J, Y, R, X, B, V, W).

Failure to set B > A, B=A, B < A or setting more than one will cause the above Branch, No Branch failure.

#### Process Checks

- A Channel VC: Even parity detected on A channel. (18.11.03)
- B Channel VC: Even parity detected on B channel. (Selected B (18.12.03) character is only character checked. Failure to regen an unselected character not detected until it is selected to B Channel.)
- Assembly Channel VC: Even parity detected on assembly channel. (18.14.03)

Address Channel: Checked to insure 2 out of 5 bits on Channel.

(18.14.03) Checked every logic gate except LG "A" in 1401 mode. Bits inserted to satisfy validity when actual data is not gated to channel.

Address Exit Channel: Checked at every sample time for correct (18.14.02) (2 of 5) parity. Zero (2 and 8 bit) inserted on channel to satisfy validity on cycles that data is not gated from address registers.

A Register Set: Checks to insure A-reg reset pulse on every cycle (18.14.07) that A-reg is to read in.(Reset at LGC, Set at LGD.)

- B Register Set: Insures that B reg receives reset pulse very stor-(18.14.06) age cycle. Detects failure to start memory clock (no B reg reset pulse developed). If there is a failure in X, Y, or strobe pulses, B reg resets but
- no data reads in. This error is detected by B-chVC. Op Register Set: Insures that op reg receives set pulse at every (18.14.04) I op time. Occurs if a blank is defined as an op code (WM/blank combination) for both 1410 or 1401 mode if EC251766 is installed.

Op Modifier Set: Insures that op mode receives set pulse on proper (18.14.05) cycles. This is II for "2 character op codes," I6 for "1 address plus mod op," and I11 for "2 address plus mod op."

- A Character Select: Insures that one and only one input is gated (18.14.01) to A channel every cycle. (Op mod is gated to satisfy A channel VC on cycles that other A data is not required on A channel.)
- B Character Select: Insures that one and only one character is (15.30.10) selected to read out to B channel and that character is gated to regen or load (B character select switch on CE panel in other than normal position when running attempted).
- 1401 Mode Differences

I/O Interlock: Not set.

Instruction Check: Blocked for 1401 I/O instructions (op codes 1 through 7).

Op Modifier Set Check: Blocked in 1401 mode.

Manual Operations

Display or Alter: Blocks A channel VC, B channel VC, Assembly channel VC, and address check when wraparound occurs. Storage Scan: On load operations. B channel VC is blocked. On

- Storage Scan: On load operations, B channel VC is blocked. On load or regen, op mod set check and address check are blocked.
- Address Set: All error circuits blocked by blocking master error sample.

#### 1411 DC DISTRIBUTION

Module	Voltage	Destination
1	-12	11 <b>B</b> 2
2	-12	11D1
3	-12	11D3
4	-12	11B3
5	-12	11C3
6	-12	11C2
7	+30 (spec)	11 <b>B</b> 3
8	+60 (spec)	11B3
9	-6	11B4
10	+30	11B3
11	-36	11B3
12	+12M	All frames
13	-12	11 <b>D4</b>
14	-48	Relay circuits

#### OSCILLOSCOPE DELAYED SWEEP

Usual method: Sweep occurs at the end of the delay,

- 1. Connect the external sync to time base B.
- 2. Set the horizontal display control to B intensified by A.
- 3. Turn the A time base stability-triggering level controls fully clockwise.
- 4. Adjust the time base B stability-triggering control in the normal manner for a trace.
- Adjust the time base A time/cm control and the delay time multiplier until the desired part of the waveform is intensified. (Make certain time base B is greater than time base A.)
- 6. Set the horizontal display control to A delayed by B to see the intensified part of the waveform.




Occasionally, when the usual method is used, a jittery trace or unstable waveform on the scope results. In these instances another sync method may be used to stabilize the trace.

Jittery trace method: double sync is used .

The sweep occurs as a result of a time base A triggering pulse, internal or external, after the time base B delay is completed.

- 1. Set up the scope as in the usual method.
- Connect the second external trigger to the time base A trigger input and, if external trigger is used, set the triggering mode control to external; if not, set the triggering mode control to internal.
- Adjust the time base A stability-triggering level control in the normal manner to obtain a trace.



#### CE SEVEN CARD LOADER L1A

Store at 00000: KL%1100011\$R

(for channel 1 reader)

(for channel 2 reader)

Computer reset and start. Program Entry Point: Address set to 00400 Program Read-In Area: 00601 - 00680

(or)  $XL \square 11000118X$ 

#### AUTOCODER FIVE CARD LOADER

Store at 00247: W%1100257\$. Address set to: 00247 Start Program Entry Point: Address set to 00281 Program Read-In Area: 00200 - 00279

To run 1410 Autocoder (AV-906) using tape PR-108 (assuming a standard I/O pool (20K, 1402, 1403, tape units 12, 13, 14, and 15)

Mount PR-108 on TU 2 Mount work tapes on TU 3,  $\overset{4}{4}$ , and 5 Store at 00001 L%B200011\$. Computer reset and start

To Load Storage Print Program Store at 00001 L%1100300\$J00308b. Computer reset and start

1401 LIST/PUNCH PROGRAM (SELF LOADING)

Mount tape on TU 11 (first record on tape must be the 1401 List/Punch program) v Store at 19000 L%U1001RB001. Set compatibility switch to 1401 Address set to 19000 Start

#### Sense Switches

- B ON Bypass printing
- C ON Bypass punching condensed deck
- D ON Bypass punching symbolic deck
- E ON Writes out on tape 4

#### Accelerator

- 1. Memory cycle 4.0 usec.
- 2. Logic gate 0.677 used.
- 3. Cycle length for arithmetic operations:
  - a. Stop at J changed to stop at F.
  - b. Stop at K changed to stop at G.

## SERIAL I/O CHASSIS DESIGNATIONS


Chassis designations in the 1414 Models 4, 5, and 6 for the telegraph feature have been changed as follows:

Feature	Old	New
TGL Basic (Send/Receive)	14CA	14L9
TGL Optional (Receive/Receive)	14CB	14R9
TGL Optional (Send/Send)	14CC	14S9


#### SIGNAL MONITORING


A circuit may be wired temporarily to monitor signals in the 1410 System by using spare circuits in the machine or by placing a circuit card in a blank socket. The signal to be monitored is wired to Pin H(See below).When the signal goes minus the latch will be set (Pin PL goes plus) and remains on until reset. The latch can be reset by touching a ground lead to Pin A. This circuit can be quite helpful in finding intermittent failures.

The signal to be monitored can also be gated by using another circuit to add conditions to the turn on of the monitoring latch (See below). For example, if the El Register is suspected of turning on at some time other than during an E cycle, the AND circuit in the Figure could be used to verify the fact. Note: If the signal to be monitored is a "Y" level (DEJ, DEK, etc.), cards with -A or +O logic should be used.



#### PANEL DESIGNATION CHANGES







Old


New


#### 1414 Models 1 and 2 Panel Redesignation







1411 T Row Panel Designation Change





Note 2 Sense Output AVG 90 Mv, 35 Mv is a Borderline Condition





#### SCOPE NOTES

Use these reticules to save important or unusual pulses for future reference.

F	 	 		 	 
			4.4		
-	 				

$\square$					
	 	 	 	••••	 

	 	 		 		++++
			E .			
<b></b>	 	 		 	·	

		 ••••		••••	 	
$\vdash$	 				 	
<b></b>	 	 	È		 	-

Notes

		]						]												ĺ						
	-																									
	I						1	1			ļ															
									•		PE										 					 
IBM C																					 			 	~ • •	
From_									<del>.</del>				Off	ice l	No.					—						
														_												
Circle																										
Sugges	sted A	dditi	on (	page	:	) S	ugg	este	d De	eletio	on (p	age	<u> </u>	) E	ILOL	(pag	je	-)								
Explar	nation	:																								

# 5/64:3M-HR-112

FIRST CLASS PERMIT NO. 81 POUGHKEEPSIE, N. Y.

# BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

IBM Corporation P.O. Box 390 Poughkeepsie, N.Y. 12602

Attn: CE Manuals, Department B96

# 5/64:3M-HR-112

FIRST CLASS PERMIT NO. 81

POUGHKEEPSIE. N. Y.

# BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY

IBM Corporation P.O. Box 390 Poughkeepsie, N.Y. 12602

Attn: CE Manuals, Department B96