
HEWLETT-PACKARD



Technical Reference Manual Volume 1

HP Vectra Technical Reference Manual Volume 1: Hardware

MHewlett-Packard

1

Notice

The information contained in this document is subject to change without notice

Hewlett-Packard makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced, or translated to another program language without the prior written consent of Hewlett-Packard Company.

© 1985 by Hewlett-Packard Co. Personal Office Computer Division 974 East Arques Avenue P.O. Box 486 Sunnyvale, CA 94086, U.S.A.

First Edition - August 1985 Printed in U.S.A.

FCC Statement

Federal Communications Commission Radio Frequency Interference Statement

Warning: This equipment has been certified to comply with the limits for a Class B computing device, pursuant to Subpart J of Part 15 of FCC Rules. Only peripherals (computer input/output devices, terminals, printers, etc.) certified to comply with the Class B limits may be attached to this computer. Operation with non-certified peripherals is likely to result in interference to radio and TV reception.

More About Radio and Television Interference

Because the HP Vectra PC generates and uses radio frequency energy, it may cause interference with radio and television reception in a residential installation.

Hewlett-Packard's system certification tests were conducted with HP-supported peripheral devices and HP shielded cables, such as those you receive with you system. The HP Vectra PC meets the requirements for a Class B computing device in accordance with the specifications of Part 15, Subpart J, of protection against interference with radio and television reception in a residential installation.

Hewlett-Packard provides instructions for using this computer in manuals covering setup, connection of peripheral devices, operation, service, and technical reference.

Installing and using the computer in strict accordance with Hewlett-Packard's instructions will minimize the chances that the HP Vectra PC will cause radio or television interference. However, Hewlett-Packard does not guarantee that the computer will not interfere with radio and television reception. If you think your computer is causing interference, turn it off to see if the radio or television reception improves. If the reception:

- Does not improve, you computer is not causing the problem.
- Does improve, you computer is causing the problem.

To correct interference, take one or more of the following steps:

- Relocate the radio or television antenna.
- Move the computer away from the radio or television.
- Plug the computer into a different electrical outlet, so that the computer and the radio or television are on separate electrical circuits.
- Make sure that all of your peripheral devices are certified Class B by the FCC.
- Make sure you use only shielded cables to connect peripheral devices to you computer.
- Consult your computer dealer, Hewlett-Packard, or an experienced radio/television technician for other suggestions.
- Order the FCC booklet called How to Identify and Resolve Radio-TV Interference Problems for the U.S. Government Printing Office, Washington, D.C. 20402.

Table of Contents

System Design C	HP VECTRA OVERVIEW Overview	1 2
	nd Environment	
SECTION 2.	PROCESSOR BOARD	
		10 10
		10
		11
Parity		1 1
•		12
		13
	• • • • • • • • • • • • • • • • • • • •	13
•		13 14
		15
•		18
•		20
		20 20
	• • • • • • • • • • • • • • • • • • • •	22
	·	23
		23
		23
Address Generation	on	24
Backplane I/O		28
Connectors	, 	28
		29
		3 <i>′</i>
•		37
•		39
		4(
	- P	41
	• • • • • • • • • • • • • • • • • • • •	4′ 42
CIVIUS KAIVI Mem	ory	44

Jumpers	m Interface.	44 46 46 47 49 51 52
SECTION 3.	BASIC INPUT/OUTPUT SYSTEM	
Application Path Keyboard Path Output Lines Input Line HP-HIL Interface Keyboard-to-Systen	KEYBOARD INTERFACE coller In Interface Interface KEYSTROKES AND CHARACTERS	56 56 56 57 57
SECTION 6.	POWER SUPPLY	
Input AC Inrush Current		. 75
Output Overvoltage Protect Overcurrent Protect AC Outlet Undercurrent Protect Fan	tiontionection	. 75 . 76 . 76 . 77 . 77
DEAU	get	

SECTION 7. MULTI MODE VIDEO ADAPTER CARD

Adapter-to-System Hardware		
Interface	8	31
Jumpers and Connectors	8	31
Character Generator ROM	8	35
RAM Access	8	36
Modes of Operation		38
Alphanumeric Mode		38
Graphics Mode		39
Data Format for Graphic Mode		39 39
640 x 1		90
6845 CRT Controller		90 91
Programming Accessible Registers		91
Flogramming Accessible Registers		٠,
SECTION 8. NUMERIC COPROCESS	OR	
Real-Address Operating Mode		99
Protected Mode		00
Hardware Interface		00
		00 01
Capability Extensions		UI
SECTION 9. DISC DRIVE OVERVIEV	V	
	•	
LUNEVIIN JEH KRUTA IRTAYRAL EIAVIRIA		
HP45811A 360 Kbyte Internal Flexible	1	04
Disc Drive		04
Disc Drive		04 05
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible	1	05
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive	1	05
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media	1	05 05 06
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance	1 1 1	05 05 06 07
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface	1 1 1 1	05 05 06 07 08
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface Hard Disc Controller Subsystem	1 1 1 1 1	05 06 07 08
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface Hard Disc Controller Subsystem Hardware Interface	1 1 1 1 1 1	05 05 06 07 08
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface Hard Disc Controller Subsystem		05 05 06 07 08 09
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface Hard Disc Controller Subsystem Hardware Interface Registers Memory HP45816A 20 Mbyte Hard Disc Subsystem		05 05 06 07 08 09 09 10 10
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface Hard Disc Controller Subsystem Hardware Interface Registers Memory HP45816A 20 Mbyte Hard Disc Subsystem Drive-to-Controller Interface	1 1 1 1 1 1 1 1	05 06 07 08 09 10 10 12
Disc Drive Hardware Interface HP45812A 1.2 Mbyte Internal Flexible Disc Drive Media Drive Performance Hardware Interface Hard Disc Controller Subsystem Hardware Interface Registers Memory HP45816A 20 Mbyte Hard Disc Subsystem	1 1 1 1 1 1 1 1	05 05 06 07 08 09 09 10 10

SECTION 10. MEMORY EXPANSION CARDS

Parity and Refresh	115
Clock Cycles	116
Switches	116
SECTION 11. SERIAL/PARALLEL CARD	
Serial Portion of the Card	122
Serial Jumpers	122
Serial Port Interface to the System	123
Registers	124
Serial Port Cables	133
Parallel Portion of the Card	134
Parallel Jumpers	134
Parallel Port Interface to the System	135 137
Parallel Port Cable	139
SECTION 12. SCHEMATICS	
Processor Board	142
Processor Extension Card	162
Multi-Mode Video Adapter Card	167
1.2 Mb Memory Expansion Card	172
Serial/Parallel Adapter Card	176
Appendix A	
Keyboards and Character Set	177

Glossary Bibliography Index

Illustrations

	pag	e
1.	Basic Components of the Vectra PC system	2
2.	Internal Components of the HP Vectra	3
3.	I/O Card Dimensions	5
4.	Layout of the Processor Board	8
5.	Processor Board Block Diagram	9
6.	RAM Organization	1
7.	JU2 Configurations	6
8.	Timer Block Diagram	8
9.	Interrupt Controller Structure	21
10.	DMA Address Generation	25
11.	I/O Channel Connectors	29
12.	FDC Jumper Configurations	45
13.	Keyboard Interface Block Diagram	58
14.	HP Vectra Keyboard (English)	60
15.	Power Supply Components	74
16.	Power Supply Cabling	74
17.	PFAIL Timing Diagram	78
18.	Multi-Mode Video Adapter Card Block Diagram	80
19.	Multi-Mode Video Adapter Card Layout	81
20.	. W2 Configurations	82

21.	HP Vectra Drive Cage	103
22.	SW1, SW2, SW3, and SW4 Switch Locations	111
23.	SW1 and SW2 Switch Locations	117
24.	1 MB Memory Card Address Switch Settings	118
25.	1/2 MB Memory Card Address Switch Settings	119
26.	J1 and J2 Locations	121
27.	J1 Configurations	122
28.	J2 Configurations	135

List of Tables

	page
1.1	Specifications and Environment
2.1	System Memory Map
2.2	Wait-State Generation
2.3	DMA Port Assignments
2.4	62-Pin Connector Assignments
2.5	36-Pin Connector Assignments
2.6	I/O Address Map
2.7	P4 Speaker/Keylock Connector
2.8	P3 Power/Battery Connector Pin Assignments
2.9	CMOS RAM Memory Map 43
2.10	Accessible Registers
2.11	Control Interface Pin Assignments
3.1	BIOS Interrupt Summary 5.
4.1	Keyboard Connector Pin Assignments
6.1	System Totals Output Voltages and Current 7
7.1	HP45981A-to-System Pin Assignments 8
7.2	Light Pen Connector (P5) Pin Assignments 8
7.3	Direct Connect (RGB) Monitor Connector (I1) Pin Assignments

7.4	Composite Video Connector (J2) Pin Assignments	84
7.5	Color Adapter Connector (P3) Pin Assignments	85
7.6	SPU Access and Display Access	87
7.7	Initial Chip Values	90
7.8	I/O Registers	92
9.1	360Kb Internal Disc Drive Drive Performance 1	04
9.2	DC Power Interface Pin Assignments	05
9.3	1.2Mb Internal Flexible Disc Drive Performance 1	80
9.4	DC Power Interface Pin Assignments	80
9.5	BIOS and I/O Address Switch Settings	11
9.6	HP45816A Drive Performance	12
9.7	HP45817A Drive Performance	14
1.1	Serial Port Pin Assignments	23
1.2	Accessible Registers	24
1.3	Interrupt Priority 1	28
1.4	HP2452M Serial US/European Modem Cable Pin Assignments	33
1.5	HP24542G and HP24542H Serial Printer Cables Pin Assignments	34
1.6	Parallel Port Pin Assignments	36
1.7	Accessible Registers	37
1.8	HP24542D Parallel Cable Pin Assignments 1.	4∩

PREFACE

The HP Vectra Technical Reference Manual is divided into two volumes. Volume 1 is focused on the hardware. It is intended for use by design engineers, system programmers, or any other person who wishes to know the HP Vectra PC at a very detailed technical level.

This volume consists of a hardware description of the processor board and the components of the board. A basic capability description and a system interface description is given. Included in the description of the processor board are: memory and I/O address maps, backplane I/O pin assignments and signal descriptions, connectors, and subsystem-to-system register definitions.

Also included is a description of the accessory cards that append to the system through the backplane I/O channels. The emphasis of the accessory card description will be the interfaces the cards have with the system. The information is limited to the port addresses, pin assignments and signal definitions, register definitions, and jumpers.

This manual also includes: a glossary, a bibliography, and an index. A glossary is given for HP-specific term clarification. The bibliography should be used to aid the engineer or the programmer in search of detailed data on a specific chip or circuit. Hewlett-Packard defines some specifications for the IC's, therefore, some parameters may vary. The index is an alphabetical listing of important subjects. It is used to refer the reader to the appropriate page(s) for a listed subject.

HP VECTRA PC SECTION 1. **OVERVIEW**

System Design Overview

The Hewlett-Packard Vectra PC is designed to provide a wide range of system solutions for the computing needs of today. The system architecture supports a wide range of expansion capabilities, and it is compatible with a broad line of industry standard software and hardware.

The heart of the HP Vectra PC system is the Intel 80286 microprocessor. The 80286 is one of the most powerful microprocessors available today, yet it maintains a high degree of compatibility with 8086/8088 microprocessor used in many industry standard personal computers. The HP Vectra PC owes much of its power and flexibility to the inherent capabilities of the 80286.

The basic HP Vectra PC systems contain either 256 Kbytes or 640 Kbytes of internal RAM. The 256 Kbyte memory may be expanded up to 640 Kbytes without using internal expansion cards. All HP Vectra PC systems come with 64 Kbytes of system firmware. An additional 192 Kbytes of firmware may be added in modules, bringing the total to 256 Kbytes of ROM.

The HP Vectra PC has mounting space and power connections for three internal disc drives. Three different disc drive units are available: a 360 KB Internal Flexible Disc Drive, a 1.2 MB Internal Flexible Disc Drive, and a 20 Mbyte hard disc drive. The hard disc drive may be installed along with two flexible discs. The flexible drives may be of the same type, or a 360 KB and a high-capacity (1.2 MB) drive may be installed together. Another option could be, two hard disc drives installed with one flexible disc drive.

Expandibility is the focus of the HP Vectra PC system. The system is equipped with seven backplane expansion slots. Through the use of internal expansion cards, the HP Vectra PC can support many types of peripheral products. In addition, the HP Vectra PC includes the HP Human Interface Link (HP-HIL) which provides a flexible interface with a wide range of input devices.

System Components

Typical HP Vectra PC systems have certain basic components, regardless of the configuration. Figure 1 shows the basic components contained in any HP Vectra PC system. The components marked with an asterisk have certain options, but are nontheless required.

Basic Components of the HP Vectra PC System




Figure 1

The computer contains the processor board and the processor extension card, the power supply, and up to three internal disc drives. Figure 2 shows these components.

Internal Components of the HP Vectra




Figure 2

Specifications and Environment


The following table defines the HP Vectra PC system specifications and operating environment.

Specifications and Environment

Mainframe Dir	nensions		
Lenath .	42 5cm (16 7 in)		
Height	16.0cm (6.3 in.) 39.0cm (15.4 in.)		
Width	39.0cm (15.4 in.)		
Keyboard Dime	ensions		
Length	52.5cm (20.6 in.)		
Height			
	22 cm (8.8 in.)		
Weight 11.8kg	g (26 lbs.) (includes one flexible disc drive)		
Temperature L			
	5 C to 40 C (41 F to 104 F)		
	– 55 C to 75 C (– 67 F to 158 F)		
Humidity			
Operating			
	90% for 24 hours		
Power	740 7711		
	710 BTU/hour maximum		
	115V at 50/60 Hz (+/- 5%)		
	230V at 50/60 Hz (+/- 5%)		
Power Consum	nption		
360W (450W) maximum with 110V (220V) supply, convenience outlet unused.			
510W (600W) maximum with 110V (220V) supply, convenience outlet used.			
FCC compliance Class B			
Maximum Operating Altitude at 40 degrees C: 2286m (7500 ft.)			
Cable length			
Video Cable	(= 1 = 2 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +		
HP-HIL Cable	2.5m (8.2 ft.)		

The following are drawings of backplane I/O expansion cards. The maximum dimensions of these cards are given in the figure.

I/O Card Dimensions



SECTION 2. PROCESSOR BOARD

The cpu of the processor board is the Intel 80286 microprocessor. Other components of this board are:

- ★ 16MHz system clock
- ★ three programmable timers
- ★ seven backplane I/O slots
- ★ 19-level interrupt controller
- ★ 7-channel DMA
- ★ CMOS real-time clock plus RAM chip that operates with battery back-up when the system is off or during a power failure
- * keyboard and input device controller
- ★ speaker attachment
- ★ flexible disc controller subsystem

A processor extension card for memory is attached to the processor board of the HP Vectra PC through connector P5.

The following illustration is a layout of the processor board (HP assembly number 45935-60001). Included in the illustration are the components and the connectors.

Layout of the Processor Board




Figure 4

The following illustration is a block diagram of the processor board.

Processor Board Block Diagram




Figure 5

The block diagram illustrates the flow of operation.

Memory

The processor extension card on the processor board contains the system RAM with parity, and the 64 Kbytes of system ROM. The 256 Kbytes RAM processor extension card (HP assembly number 45935-60002) can be expanded to a maximum of 640 Kbytes RAM by 128 Kbytes increments without additional I/O cards. The 640 Kbyte processor extension card (HP assembly number 45945-60002) is considered fully loaded.

ROM

The processor extension card has four ROM sockets; two at hex address F0000 (even and odd), and two at hex address E0000. The following chart shows where the ROM sockets are addressed. These sockets can accept either 16 Kbyte (16K x 8) or 32 Kbyte (32K x 8) parts. The 16 Kbyte parts start at hex address E8000; the 32 Kbyte parts start at hex address E0000. The HP Vectra PC is equipped with two 32 Kbyte parts. Their access time is 170ns.

		Even	Odd
System	F0000	U183	U191
Open	E0000	U152	U192

RAM

The RAM chips used in the HP Vectra PC have an access time of 150ns and a cycle time of 275ns. The parts used for the system RAM are 256 Kbit parts (64K x 4). The parts used for parity are 64 Kbit parts (64K x 1). The following figure illustrates the RAM organization.

RAM Organization




Figure 6

Refresh Cycles

The refresh controller operates from the 8 MHz system clock. A RAM refresh occurs approximately once every 16us. Each refresh cycle requires five system clock cycles.

Parity

Parity is generated for each byte of RAM during write operations, and checked during read operations. If a parity error occurs, the

parity check (PCK) signal is generated. If PCK is enabled, a nonmaskable interrupt (NMI) occurs.

Memory Map

The 80286 can address 1 Mbyte of system memory in the realaddress mode, and 16 Mbytes in the protected mode. Certain areas in memory have been specified or mapped for various system functions. These areas are defined in table 2.1.

Table 2.1

System Memory Map

Address	Description	Function
000000- 09FFFF	Processor ext. card memory	Real-address mode system RAM
0A0000- 0BFFFF	Video RAM	Reserved for video display card.
0C0000- 0DFFFF	I/O Expansion ROM	Reserved for ROM modules on I/O cards.
OEOOOO- OEFFFF	Processor ext. card	Reserved for ROM on processor extension card
OFOOOO- OFFFFF		
End	of Real-Addres	ss Mode Memory Boundary
100000- FDFFFF	I/O channel memory	Expansion memory
FE0000- FEFFFF	Processor ext. card ROM	Duplicate mapping of ROM on processor extension card.
FF0000-	Processor ext. card ROM	Duplicate mapping of firmware on processor extension card.

80286 Processor

HP Vectra PC utilizes the Intel 80286 microprocessor. The 80286 has a 24-bit address bus (a 16 Mbyte physical address range), a 16-bit data bus, and a comprehensive instruction set. The 80286 supports two addressing modes: the real-address mode and the protected mode. These modes of operation are detailed in the following sections.

Real-Address Mode

In real-address mode the 80286 operates as a high performance 8086. It supports 1 Mbyte of contiguous system memory using 20 address bits (A0-A19). With a few differences (which are described in the HP Vectra Technical Reference Manual Volume 2: System BIOS the 80286 is object code compatible with the 8088 and 8086 microprocessors. In addition, the 80286 supports several new instructions in the real-address mode not found in the 8088 or 8086. All system software (i.e., ROM BIOS, MS-DOS Version 3.1, etc.) currently operates only in the real-address mode.

Protected Operating Mode

The protected mode allows the use of the extended features of the 80286. These include 1 Gigabyte of virtual address space, 16 Mbytes of physical address space, on-board memory management, and four-level memory protection. The protected mode is designed to support multitasking/multiuser operating systems and highly advanced languages. When the 80286 is operating in the protected mode, it is not object code compatible with the 8088 and 8086 software. Several new instructions are provided in the protected mode to control these advanced features. These instructions are not compatible with the 8088, 8086, or the 80286 operating in the real-address mode.

80286 Clock

The 80286 processor clock is generated by the 82284 clock chip. A 16 MHz crystal serves as the input to the 82284 oscillator. The 82284 outputs a 16 MHz signal which serves as the input clock for the 80286. (This signal is called PROCCLK in the schematics.) This signal is divided by two to get the 8 MHz SYSCLK signal which is present on the I/O channel. In addition, the 82284 provides power-on reset and wait-state synchronization.

System Performance

The HP Vectra PC employs a 16 MHz clock to drive the 80286 at 8 MHz. There is a 14.318 MHz clock used to provide a timing clock for the I/O bus and the system timer/counter. The 14.318 MHz clock has a variable capacitor for fine tuning.

The 80286 requires two clock cycles (SYSCLK) to complete a bus cycle. With an 8 MHz clock, this translates into a 250ns bus cycle time. This bus cycle time is too fast for many memory and I/O devices, therefore, wait-states are inserted. The processor board is configured to insert one wait-state in every bus cycle. This extends the bus cycle time to 375ns, allowing standard memory devices sufficient time. This is the bus cycle time for all 16-bit transfers, either I/O or memory.

Any transfer to an 8-bit device requires additional wait-states. The number of extra wait-states depends on the setting of jumper JU2 on the processor board. It has two positions and may be set for four or five wait-states (including the one normally inserted) for each 8-bit transfer. Figure 7 shows the configuration settings for JU2.

JU2 Configurations




Figure 7

The following table summarizes the number of wait-states inserted for different types of data transfer.

Wait-State Generation

Table 2.2

TRANSFER TYPES	POSITION 1 WAIT-STATES	POSITION 2 WAIT-STATES	NORMAL CYCLES	TOTAL
16 to 16	1	1	2	3
8 to 8	4	5	2	6 or 7*
16 to 8	8	10	4	12 or 14*
8 to 16	8	10	4	12 or 14*

The HP Vectra PC has provisions to maximize system performance when fast memory and I/O devices are installed in the I/O channel connectors. The \sim 0WS signal may be asserted by a peripheral to signal the processor board to insert fewer wait-states. If this signal is asserted during a transfer to a 16-bit device, no wait-states will be inserted. If it is asserted during a transfer to an 8-bit device, either two or three wait-states will be inserted, depending on the timing of the assertion.


^{*}Depends on setting of JU2.

System Timers/Counters

The HP Vectra PC contains the Intel 8254 timer/counter device which provides three independent 16-bit counters. The input frequency of 1.19MHz is derived from the 14.318 MHz system timing clock. The minimum time resolvable is approximately 838 nanoseconds (1 input clock cycle), and the maximum is 55 milliseconds (65,536 clock cycles).

All three timers have dedicated system uses. Timer 0 is used to generate the real-time clock interrupt. Counter 1 is dedicated to RAM refresh. No attempt should be made to reprogram this channel. Counter 2 is used to drive the speaker.

Counter 2 has a Gate input which is under program control. This Gate input is Bit 0 of "Port B" (61H). Setting this bit to 0 inhibits counting action, effectively turning the speaker off. In addition, bit 1 is "AND" ed with the timer output; writing a 0 also disables the speaker. The following is a block diagram of the timer.



The 8254 occupies four port addresses; three are used to load count values into each of the timer channels, the fourth is used as a command and status port. The port addresses are listed in the following chart.

ADDRESS	PORT
040H	Channel 0 counter
041H	Channel 1 counter
042H	Channel 2 counter
043H	Command register

System Interrupts

The 80286 microprocessor provides a non-maskable interrupt (NMI) bit that can be set and reset with system programs. An interrupt controller provides another 19-levels of system interrupt.

The Intel 8259A interrupt controller chip U107 is the master chip. Cascaded to the master chip are two other 8259A chips. Each chip has an 8-bit interrupt request function. The primary function of the third controller chip is keyboard and input device interface. The following chart gives the port addresses of the interrupt controllers

020H	Master 8259A Port 0
021H	Master 8259A Port 1
0A0H	Slave 8259A (#2) Port 0
0A1H	Slave 8259A (#2) Port 1
07CH	Slave 8259A (#3) Port 0
07DH	Slave 8259A (#3) Port 1

Interrupt Controller

The following figure indicates the possible interrupt vector offset mappings. The current address in hex is given in the parentheses. In the far right hand column is the function of the interrupt vector employed by HP Vectra.

Interrupt Controller Structure

VECTOR **VECTOR** IRQ NUMBER ADDRESS INTERRUPT SOURCE




Figure 9

^{*}Vector from IRQ9 should be repeated here for industry standard compatibility.

Only one interrupt level may be active for each signal. The duplicates must be masked off using the 8259A interrupt mask reaister.

Non-maskable Interrupts

The non-maskable interrupt is used to process the system response to a memory parity error, an error signaled by an expansion card through the I/O CHCK signal, or a hard reset from the keyboard. The signal is masked from the 80286 at system reset, and must be enabled by the system software. The NMI signal is enabled by setting bit 7 of port 70H to 0, or it can be masked by setting the same bit 7 to 1.

The NMI generates a type 2 interrupt. The vector to the service routine should be placed at 0000:0008H. Refer to the HP Vectra Technical Reference Manual Volume 2: System BIOS for additional information regarding programming considerations.

Direct Memory Access (DMA) Controller

DMA control is provided by two Intel 8237A chips that provide timing, control functions, and most of the address generation, and a 74LS612 page register IC that generates the most significant memory address bits. Each 8237A chip supports four channels, with DMA controller 2 cascaded to DMA controller 1 for seven DMA channels. The DMA controller regulates transfers from I/O to memory or from memory to I/O. Buffering the system address bus and the system backplane bus signals with three-state gates permits DMA operations to take over the bus.

DMA Controller Clock Cycle

The DMA controller operates at 4MHz, which results in a clock cycle time of 250ns. The DMA clock is derived by dividing the backplane clock by two. All DMA data transfers use five DMA clock cycles with a sum of 1.25us. Not included in this time are the cycles spent in transfer of bus control to the DMA controller.

Controller Channels

DMA allows an I/O device to gain direct access to the system bus via the backplane channel connectors. The DMA controller allows prioritized bus access for individual devices.

DMA controller 1 contains channels 0 through 3. It supports 8-bit data transfers between 8-bit I/O devices and 8-bit or 16-bit memory. During 8-bit to 16-bit transfers the backplane state machine provides the required multiplexing. Each channel can transfer data throughout the 16 Mbyte system address space in 64 Kbyte blocks.


DMA controller 2 contains channels 4 through 7. Channel 4 is used to cascade controller 1 to the 80286 microprocessor, and is unavailable. Channels 5, 6, and 7 support 16-bit data transfers between 16-bit I/O adapters, and 16-bit memory.

These 16-bit DMA channels can transfer data throughout the 16 Mbyte system address space in 128 Kbyte blocks (64 Kbyte words). Each 128 Kbyte block is a page of memory. All DMA memory transfers through channels 5-7 must occur on even-byte boundaries.

Address Generation

Addresses for DMA channels are not incremented or decremented through page boundaries. The following figure shows the 24-bit system address is generated by the DMA controller and the DMA page register together.

DMA Address Generation 8-BIT MODE



16-BIT MODE




Figure 10

The following table defines the port addresses for the DMA controller.

Table 2.3

DMA Port Assignments

PORT ADDRESS	ıc	REGISTER
0000H	DMA # 1	Ch 0 Address
0001H		Ch 0 Count
0002H		Ch 1 Address
0003H		Ch 1 Count
0004H		Ch 2 Address
0005H		Ch 2 Count
0006H		Ch 3 Address
0007H		Ch 3 Count
0008H		Read Status/Write Command
0009H		Write Request
000AH		Write Single Mask Register Bit
000BH 000CH		Write Mode Register
000CH		Clear Byte Pointer Flip-flop Read Temporary Reg/Write
000011		Master Clear
000EH		Clear Mask Register
000FH		Write All Mask Register Bits
0081H	Page Reg	Channel 2 A16 - A23
008111 0082H	rage neg	Channel 3 A16 - A230083H
0083H		Channel 1 A16 - A23
0087H		Channel 0 A16 - A23
0089H		Channel 6 A17 - A23
008AH		Channel 7 A17 - A23
008BH		Channel 5 A17 - A23
008FH		Refresh

PORT		
ADDRESS	IC	REGISTER
00C0H	DMA # 2	Ch 4 Address
00C2H		Ch 4 Count
00C4H		Ch 5 Address
00C6H		Ch 5 Count
00C8H		Ch 6 Address
00CAH		Ch 6 Count
00CCH		Ch 7 Address
00CEH		Ch 7 Count
00D0H		Read Status / Write command
00D2H		Write Request
00D4H		Write Single Mask Register Bit
00D6H		Write Mode Register
00D8H		Clear Byte Pointer Flip-flop
00DAH		Read Temporary Reg/Write
		Master Clear
00DCH		Clear Mask Register
00DEH		Write All Mask Register Bits

Note, the I/O ports for DMA controller 1 (for 8-bit transfers) are located on consecutive addresses, while the ports for controller 2 are on even-byte addresses. All registers should be loaded with valid parameters after power-up or reset. This should be done even if some channels are unused.

Backplane I/O

The backplane I/O channel supports accessory cards. Included in the I/O channel support are 11-levels of interrupt and 7 DMA channels. The I/O channel allows either 8-bit or 16-bit data bus. access, 24-bit memory address, control lines for memory and I/O. refresh of dynamic memory, and wait-state generation.

I/O devices are addressed using I/O address space hex 100 to hex 3FF. The channel is designed so that 512 I/O device addresses are available to the I/O channel accessory cards.

Connectors

The I/O channel connectors are located at the upper left of the processor board. J1 and J6 only support 8-bit I/O devices. These slots use 62-pin connectors. Slots J2, J3, J4, J5, and J7 each consist of a 62-pin connector and a 36-pin connector. The corresponding 36-pin connectors are J10, J11, J12, J13, and J15. respectively. These five slots can be used for either 8-bit or 16-bit I/O devices. Figure 11 shows the I/O channel connectors location.

I/O Channel Connectors




Figure 11

Power Availability

The backplane I/O channel is sufficiently powered to drive seven system expansion slots. For a complete channel power budget refer to the Section 6.

Table 2.4 gives the 62 pin assignments for the backplane I/O connectors. Table 2.5 gives the 36 pin assignments for the

backplane I/O connectors. The signals are alphabetically described in the section following the tables. The " \sim " (tilde) symbol is used before the signals that are defined as active low.

Table 2.4

62-Pin Connector Assignments

Cina	:4 C:-				- 6 C' 1 -
Circu Pin	1/O	ie Signal Name	Com Pin	pone I/O	nt Side Signal Name
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31	0 001/00 0 1000 0	GND RESET DRV +5Vdc IRQ9 -5Vdc DRQ2 -12Vdc OWS +12Vdc GND ~SMEMW ~SMEMR ~IOW ~IOR ~DACK3 DRQ3 ~DACK1 DRQ1 ~REFRESH SYSCLK IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 ~DACK2 T/C BALE +5Vdc OSC GND	A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31		~ I/O CH CK SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 ~ I/O CH RDY AEN SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 SA9 SA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0

Table 2.5 **36-Pin Connector Assignments**

Circuit Sid		Com _l Pin		nt Side Signal Name
D1 D2 D3 D4 D5 D6 D7 D8 O D9 D10 O D11 D12 O D13 D14 O D15 D16 D17 D18	~ MEM CS16 ~ I/O CS16 IRQ10 IRQ11 IRQ12 IRQ15 IRQ14 ~ DACK0 DRQ0 ~ DACK5 DRQ5 ~ DACK6 DRQ6 ~ DACK7 DRQ7 + 5Vdc ~ MASTER GND	C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	SBHE LA23 LA22 LA21 LA20 LA19 LA18 LA17 ~ MEMR

I/O Signal Descriptions

Signal	1/0	Description
AEN	0	This signal is used to inform the system that the DMA controller has control of the address and control buses. This signal is active during DMA transfers.
BALE	0	This is the buffered ALE signal from the 82288 bus controller. Its falling edge indicates valid address and control signals. BALE is forced high during DMA cycles.

Signal	1/0	Description
~ DACK0-3 ~ DACK5-7	0	These signals are used by the processor board to acknowledge DMA requests. They are active low.
DRQ0-DRQ3 DRQ5-DRQ7	1	These lines are used by adapter cards to request DMA service or to gain control of the system. The DMA channels are prioritized with Channel 0 having the highest priority and channel 7 having the lowest. The signal must be held high until its corresponding acknowledge signal is asserted.
~I/O CHCK	I	This signal is used by an adapter card to indicate to the system that an error has been detected on the card. This signal is active low.
I/O CH RDY	I	This signal is used to synchronize slow memory or I/O devices during read and write operations. If an adapter card wishes to extend a read or write operation, it should pull this line low as soon as a valid address and a read or write command is detected. A read or write operation should not be extended to more than 15 SYSCLK cycles. Clock cycles added via this signal are in addition to any added by the system.
~I/O CS16	1	This signal is used to indicate to the system that the adapter board can perform 16-bit I/O operations. The driver should be an open collector or a tri-state device capable of sinking 20ma.
~IOR	I/O	This signal indicates an I/O read cycle is in progress. IOR may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). This signal is active low.

Signal	I/O	Description
~IOW	I/O	This signal indicates an I/O write cycle is in progress. IOW may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). This signal is active low.
IRQ3-IRQ7 IRQ9-IRQ12 IRQ14, IRQ15	1	These signals are used by adapter cards to signal request for interrupt service. The signal are edge sensitive, and are asserted by a low to high transition. The signal must be held high until the interrupt is acknowleged. The signals are prioritized; the following list gives their relative priorities starting with the highest.
		IRQ9, IRQ10, IRQ11, IRQ12, IRQ14, IRQ15, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7
LA17-LA23	I/O	These are the upper system address lines. When combined with SAO-SA19 they produce 16 Mbytes of memory address space. These signals are not latched on the processor board; they should be latched by the adapter card on the trailing edge of BALE. LA17-LA23 may be driven by a DMA controller or processor on the I/O channel.
~ MASTER		This signal is used by an adapter card to disable the 80286 and gain control of the system buses. In order to gain control, one of the DMA channels must be placed in the cascade mode, and the adapter card must issue a DRQ request and receive a DACK acknowledge. The adapter card may then assert MASTER and gain control of the system. It must wait one clock cycle before attempting to drive the address or data lines, and two clock cycles before issuing a read or write command. Holding this signal low for 15 us or more may cause a loss of memory due to the absence of refresh.

Signal	1/0	Description
~ MEM CS16	1	This signal is used to indicate to the system that the adapter board can perform 16-bit memory operations. The driver should be an open collector or a tristate device capable of sinking 20ma. This signal should be derived from LA17 - LA23.
OSC	0	This is a 14.318 MHz timing reference signal. It has a 50% duty cycle and a period of approximately 70 ns. This signal is asynchronous with the SYSCLK.
~ REFRESH	I/O	This signal indicates a memory refresh operation is in progress. This signal may be driven by a processor on the I/O channel. This signal is active low.
RESET DRV	0	This signal is used to reset all system devices during power-on resets and indicate low line-voltage conditions. The signal is active high.
SA0-SA19	I/O	These are the system address lines. When combined with LA17-LA23 they produce 16 Mbytes of memory address space. SA0-SA19 begin to change on the rising edge of BALE, and are latched for the duration of the cycle by the falling edge of BALE. SA0-SA19 may be driven by a DMA controller or processor on the I/O channel. The system refresh controller places the refresh address on SA0-SA7 during refresh cycles.
SBHE	I/O	This signal indicates that data is to be transfered on SD8-SD15. SBHE indicates a 16-bit transfer or an 8-bit transfer to an odd address (A0 = 1) is progress.

Signal	I/O	Description
SD0-SD15	1/0	This is the system data bus. Data is transferred to and from the system on these lines. Sixteen-bit transfers occur on SD0-SD15. Eight-bit transfers occur on SD0-SD7, unless SBHE is asserted. In which case, data is transferred on SD8-SD15. Sixteen-bit to 8-bit transfers are multiplexed by the backplane state machine into two 8-bit transfers on SD0-SD7.
~ SMEMR ~ MEMR	O I/O	These signals indicate a memory read cycle is progress. MEMR may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). ~ SMEMR is active if ~ MEMR is active and the address decode circuit indicates a valid address in the bottom 1 Mbyte of memory space. Both of these signals are active low.
~ SMEMW ~ MEMW	O I/O	These signals indicate a memory write cycle is in progress. ~ MEMW may be driven by a DMA controller or by an external microprocessor (if MASTER is asserted). ~ SMEMW is active if ~ MEMW is active and the address decode circuit indiactes a valid address in the bottom 1 Mbyte of memory space. Both of these signals are active low.
SYSCLK	0	This is the 8 MHz processor system clock. It has a 50% duty cycle and a period of approximately 125 ns. This signal can be used to synchronize activities to the 80286.
T/C	0	This signal informs the system that the terminal count for one of the DMA channels has been reached. The signal is active high.

Signal	1/0	Description
~OWS	•	This signal indicates to the system that a read or write operation can take place without additional system generated waitstates. To perform a 16-bit memory cycle with zero wait-states, this signal should be asserted as soon as a valid address decode and a read or write command is detected. To shorten cycles for 8-bit devices, ~0WS should be asserted on the falling edge of SYSCLK after detecting a valid address and a read or write command for two wait-states. If asserted on the second falling edge of SYSCLK after detecting a valid address and a read or write command, three wait-states will be generated for 8-bit devices. The driver should be an open collector or a tri-state device capable of sinking 20ma.

I/O Map

The HP Vectra uses the first 1024 I/O port addresses, 000H through 3FFFH. Note that ports 000H through 0FFH are reserved for I/O on the processor board and ports 100H through 3FFH are available to adapters connected to the seven I/O channel connectors. The one exception to this is the flexible disc controller subsystem. which uses either I/O ports 3F0H through 3F7H (when configured for its primary address) or I/O ports 370H through 377H (when configured for its secondary address), even though it resides on the processor card.

Table 2.6

I/O Address Map

IO Address	Davides
Range	Device
000-01FH	DMA Controller, 8237
020-03FH	Master Interrupt Controller, 8259
040-05FH	
060H	Keyboard Data Buffer, 8041
061H	
062H	
1	Unused
064H	· · - y · · · · · ·
065H-067H	
	HP 8041 Control Buffer-Write Only
	HP 8041 SVC-Read Only
06AH	
06BH	Unused
06CH-06FH	
	NMI/RTC Address Buffer, MC146818
071H	= : : = : : ·
072-077H	Unused
078H	
079-07BH	
07CH-07DH 080-09FH	Interrupt Controller 3, 8259 DMA Page Register, 74LS612
080-09FH 0A0-0BFH	Interrupt Controller 2,8259
OCO-ODFH	DMA Controller 2, 8237
OFOH	Clear Numeric Coprocessor "BUSY",
	80287
OF1H	
OF8-OFFH	Numeric Coprocessor, 80287

	I/O Channel
1F0H-1F8H	Hard Disc Subsystem
200H-207H	Reserved for Game I/O
278H-27FH	Parallel Printer Port 2
2F8H-2FFH	Serial Port 2
300H-31FH	Reserved for Prototype Card
360H-36FH	Reserved
378H-37FH	Parallel Printer Port 1
380H-38FH	Reserved
3A0H-3AFH	Reserved
3B0H-3BFH	Multi-Mode Video Adapter Card,
	HP45981A
3C0H-3CFH	Reserved
3D0H-3DFH	Reserved
3F0H-3F7H	Flexible Disc Controller Susbystem
3F8H-3FFH	Serial Port 1

Speaker

The tones for the HP Vectra PC are produced in a 2 1/4 inch permanent-magnetic speaker. The speaker can be driven by the I/O port output bit and/or the 8254A timer/counter's clock out.

Table 2.7

P4 Speaker/Keylock Connector

Pin	Assignment
1	Speaker Data
2	+ 5 Vdc
3-4	Key
5	Keyboard inhibit
6	Key
7	Ground

Attachment Connectors

The following tables define the pin assignments for the Power/ Battery connector P3. Refer to figure 4 for the locations of these connectors.

Table 2.8

P3 Power/Battery Connector Pin Assignments

Pin	Assignment
1	Return for + 12M
2	+ 12M
3-7	+ 5 Vdc
8	Key
9-13	Ground
14	+ 12 Vdc
15	- 12 Vdc
16	- 5 Vdc
17	PFAIL
18	Battery Ground
19	Battery +

Real Time Clock plus CMOS RAM

The HP Vectra PC maintains an accurate real-time clock with the MC146818 RT/CMOS plus RAM chip without processor interaction. This chip is designed to perform RAM, time, and calendar functions. The CMOS RAM, timebase, and oscillator maintain their functions during a power failure by using battery backup. The backup power is a lithium battery pack, which has an average life of 2.3 years. The battery pack is located in a bracket on the power supply.

Real-Time Clock

The real-time clock (RTC) uses a 32.768kHz crystal as its timebase. It counts seconds, minutes, hours, days, and years. In addition, it keeps track of the day of the week and provides automatic leap year compensation.

The RTC can provide an interrupt request (IRQ8) at either a fixed interval (i.e., every second), or when a certain time has arrived (in the alarm clock mode). The RTC keeps track of the time and day when the system power is off. During power-on reset, the system software reads the current time and date from the RTC and converts it into the appropriate number of system clock "ticks". From this point on, system time is kept via system clock ticks which are generated by Counter/Timer 0.

The RTC is accessed via two ports in the system I/O map: the Address Port (70H), and the Data Port (71H). The RTC contains 64 bytes of memory. The first 14 of these bytes are the Real-Time Clock registers, the remaining 50 bytes are CMOS RAM for storing system parameters.

In order to access the RTC, the address of the byte of RAM (or clock register) to be accessed is output to port 70H. The address (in the range of 0 - 3FH) is placed on bits 0 - 5. (Bit 6 is unused and bit 7 is the NMI mask.) After the desired register or RAM byte has been selected, data may be either read or written to the Data Port, 71H.

CMOS RAM Memory

The 50 bytes of CMOS RAM are used to store system parameters when power is removed from the system. These bytes are all currently used or reserved; there are no user-definable bytes. Applications may read these bytes to determine system configuration, or write to them provided the byte definitions are adheared to. The function of each byte is listed in the following table. Byte definitions are contained in the HP Vectra Technical Reference Manual Volume 2: System BIOS.

Table 2.9 **CMOS RAM Memory Map**

Address	Туре	Notes	Application
00H	RTC Reg	*	Seconds
01H	RTC Reg	*	Seconds alarm
02H	RTC Reg	*	Minutes
03H	RTC Reg	*	Minutes alarm
04H	RTC Reg	*	Hours
05H	RTC Reg	*	Hours alarm
06H	RTC Reg	*	Day of Week
07H	RTC Reg	*	Date of Month
08H	RTC Reg	*	Month
09H	RTC Reg	*	Year
0AH	RTC Reg	*	Status Register A
OBH	RTC Reg	*	Status Register B
0CH	RTC Reg	*	Status Register C
0DH	RTC Reg	*	Status Register D
0EH	RAM Byte	*	Diagnostic status byte
OFH	RAM Byte	*	Shutdown status byte
10H	RAM BYTE		Flexible disc drive type (A and B)
11H	RAM BYTE		Reserved
12H	RAM BYTE		Hard disc drive type (C and D)
13H	RAM BYTE		Reserved
14H	RAM BYTE		Equipment byte
15H	RAM BYTE		Low base memory byte
16H	RAM BYTE		High base memory byte
17H	ram byte		Low expansion memory byte
18H	ram byte		High expansion memory byte
19H-20H	ram byte		Reserved
21H-27H	ram byte	*	Reserved
28H	ram byte		HP Checksum
29H	ram byte	* %	Reserved
2AH-2BH	ram byte	* %	Reserved
2CH-2DH	ram byte	* %	Reserved
2EH-2FH	RAM BYTE	*	2 byte CMOS checksum
30H	RAM BYTE	*	Low expansion memory byte
31H	RAM BYTE	*	High expansion memory byte
32H	RAM BYTE	*	Date century byte
33H	RAM BYTE	*	Information flags
34H-3FH	RAM BYTE		Reserved

^{*} Indicate bytes which are not included in the CMOS checksum calculation.

[%] These bytes will be included in the HP checksum calculation.

Flexible Disc Controller Subsystem

The flexible disc controller subsystem is responsible for converting high level software commands into the control and data signals used by a flexible disc drive. The flexible disc controller subsystem can support up to two flexible disc drives. The flexible drives supported are the HP45812A 1.2 MB Internal Flexible Disc Drive and the HP45811A 360 KB Internal Flexible Disc Drive. The subsystem controller is located on the processor board. It interfaces to the various drive configurations via a 34-pin connector.

Jumpers

There are three jumpers on the processor board used to configure the flexible disc controller subsystem. The jumpers are: EE, EC, ED; E3. E2. E1: and E7. E8. The following figure shows the configurations for these jumpers.

FDC Jumper Configurations




Figure 12

The jumper EE, EC, ED is used to select or deselect the flexible disc controller subsystem on the processor board. Placing a shunt between EE and EC enables the flexible disc subsystem (operation state-default). Placing a shunt between EC and ED disables the flexible disc subsystem.

The jumper E3, E2, E1 selects the location of the interface registers in the system I/O map. Placing a shunt between E3 and E2 selects the primary addressing, 3F0H through 3F7H (operational state-default). Placing a shunt between E1 and E2 selects the secondary addressing, 370H through 377H.

The jumper E7, E8 closes the phase lock loop (PLL) feedback path. The operational state is with a shunt between E7 and E8, which closes the feedback path. The removal of this shunt allows adjustments to the PLL and is not the operational state.

FDC Function

The flexible disc controller subsystem is responsible for: generating various signals needed to control the electromechanical parts of the drive, interpreting the status signals received from the drive, and converting between parallel and serial data formats. It is centered around the NEC 765A flexible disc controller (FDC) chip.

The FDC chip converts parallel data from the 80286 to serial data for the write path, and inversely, converts serial data from the read path to parallel data for the 80286. The FDC chip transfers parallel data to and from the system memory space via DMA (Channel 2). Commands to the FDC chip and status information from it are transferred via programmed I/O. Command termination and error conditions are signaled through interrupts (IRQ6). The subsystem employs an analog phase locked loop (PLL) to generate a clock synchronous to the disc data. This clock is used by the FDC chip during disc read transfers. The PLL can operate at 250kHz, 300kHz, or 500kHz data rates. The data rates are selected via the digital control port.

System-to-Subsystem Interface

The flexible disc controller subsystem interfaces with the microprocessor through six registers. There are three write registers and three read registers. The following table lists the registers and their primary and secondary I/O addresses.

Table 2.10 **Accessible Registers**

		I/O Addr	
Register	R/W	Primary	Secondary
Digital Output Register	W	3F2	372
Digital Control Register	W	3F7	377
FDC Data Register	R/W	3F5	375
FDC Status Register	R	3F4	374
Digital Input Register	R	3F7	377

Digital Output Register

Bit	Data	Definition
7		Reserved
6		Reserved
5		Drive B motor enable, active high turns on motor 5 1/4" drive
4		Drive A motor enable, active high turns on motor 5 1/4" drive
3		Interrupt and DMA enable, activ high
2		FDC reset, active low will reset
1		Reserved
0	0	Drive select, Drive A
	1	Drive B

Digital Control Register

Bit	Data	Definition		
7		3 1/2" motor control, active high turn on motor		
1		Most significant bit in rate select code of PLL		
0		Least significant bit in rate select code of PLL		
		Bit Data		
		1 0 kHz		
		0 0 500 0 1 300 1 0 250		

FDC Status Register

Bit	Data	Definition
7		Request for master(RQM) indicates data register is ready to send or receive data to or from the 80286.
6	1 0	Data Input/Output (DIO). Data transfer from the data register of the FDC to the 80286. Data transfer from the 80286 to the data register of the FDC.
5		Disc controller is in non-DMA mode (NDM).
4		Disc controller is busy (CB) read/write being executed.
3-2		Reserved
1		Disc drive B busy (DBB) in seek mode.
0		Disc drive A Busy (DBA) in seek mode.

FDC Data Register

This is a bidirectional register. Write Function: 8-bit data is written to FDC chip as commands via programmed I/O and write data during disc transfers via DMA.

Read Function: 8-bit data is read from FDC chip as result of commands via programmed I/O and read data during disc transfers via DMA.

Digital Input Register

Bit	Data	Definiton
7		State of the disc change line. Becomes active when the drive door is opened and at power-on. It will remain active until reset when a step pulse is issued. It is active high.

FDC-to-Disc Drive Interface

The 5 1/4 inch disc drive interface with the controller is through control signals, status signals and data signals. The 5 1/4 inch drives are daisy-chained on one connector and cable. The following table shows the pin assignments for the 34-pin connector. The input or output of the signals are referenced to the processor board.

In the HP Vectra system the HP45812A 1.2 MB Internal Flexible Disc Drive provides a ~ DISC CHG signal on the drive interface pin 34. This signal indicates the detection of the drive door being opened. The HP45811A 360 KB Internal Flexible Disc Drive does not provide a ~ DISC CHG signal on pin 34. Thus, this signal will always be inactive and the system cannot detect a possible media

change via hardware. (Refer to HP Vectra Technical Reference Manual Volume 2: System BIOS for the appropriate techniques to accomplished this detection.)

Table 2.11

Control Interface Pin Assignments

Pin	1/0	Signal Name
2	0	~ REDWRCUR
4		Not used
6		Not used
8	1	~ INDEX
10	0	~ MOTEN 1
12	0	~ DS2
14	0	~ DS1
16	0	~ MOTEN2
18	0	~ DIRECTION
20	0	~ STEP
22	0	~ WRITE DATA
24	0	~ WRITE ENABLE
26	1	~TRACK 00
28		~ WRITE PROTECT
30		~ READ DATA
32	0	~ HEAD SELECT
34	1	~ DISC CHG
1-33		Odd pins are ground

The following signal descriptions are for the interface between the controller and the 5 1/4 inch drives. All output signals are driven with the 7438. All inputs are 74LS14 wth 2.2K pull-ups.

Control Signals

Signal	1/0	Description
~ DIRECTION	0	Active level indicates the read/write head to move toward the spindle. Inactive level instructs the heads to move away from the spindle.
~DS1 or ~DS2	0	Drive select lines 1 or 2 are used by drives 1 and 2 to degate all adapter and receiver drivers from the attachment, except ~ MOTEN, when the line associated with a drive is inactive.
~ HEAD SELECT	0	Head 1 will be selected when this line is active. An inactive level will select the head on side 0.
~ MOTEN1 or ~ MOTEN2	0	~ MOTEN controls the spindle motor of the drive (1 or 2) associated with each line. The line controls the spindle motor such that it starts when the line becomes active and stops when the line becomes inactive.
~ REDWRCUR	0	Selects read channel filters and write current on the 1.2 MB drive. It is active only when the PLL is in 300kHz mode and inactive for the 500kHz and 250kHz modes.
~STEP	0	The selected drive moves the read/write head one cylinder in or out per the direction line for each pulse present on this line. Motion is started each time the signal changes from an active to inactive level.
~WRITE ENABLE	0	Disables write current in the drive head unless this line is active.

Data Signals

Signal	1/0	Description
~ READ DATA	ı	The selected drive supplies a pulse on the line for each flux change encountered on the disc.
~WRITE DATA	Ο	For each inactive to active transition of this line while write enable is active, the selected drive causes a flux change to be stored on the disc.

Status Signals

Signal	1/0	Description
~ DISC CHG	I	Indicates that the drive door has been opened.
~INDEX	1	The selected drive supplies one pulse per disc revolution on this line.
~TRACK 00	1	The selected drive makes this line active if the read/write head is over track 0.
~WRITE PROTECT	1	The selected drive makes this line active if a write-protected disc is mounted in the drive.

SECTION 3. BASIC INPUT/ OUTPUT SYSTEM

The Basic Input/Output System (BIOS) is a set of programs that is stored in the ROM on the processor extension card in the F0000 segment. For a more complete description of the BIOS refer to HP Vectra Technical Reference Manual Volume 2: System BIOS.

Table 3.1

BIOS Interrupt Summary

Address Range	INT	BIOS Entry	Summary
8-B	2	NMI	Parity error is detected.
14-17	5	PRINT SCREEN	Default routine that prints the video screen characters.
20-23	8	TIMER INT	Called each clock tick (18.2 sec.).
24-27	9	KEYBOARD INT	Handles keyboard activity and controller.
40-43	10	VIDEO IO	Handles all video reads and writes, palettes, lightpens, and scrolling.
44-47	11	EQUIPMENT DETERMINATION	Reports attached devices, i.e., printers, RS-232 ports,video, disc drives, 80287.

Address Range	INT	BIOS Entry	Summary
48-4B	12	DETERMINE MEMORY SIZE	Reports the number of contiguous 1Kb blocks of memory.
4C-4F	13	DISKETTE INT	Reset, status, read, write, verify, format, read DASD, read change line, and set DASD.
50-53	14	RS232 IO	Initialize port, read character, write character read status.
54-57	15	CASSETTE IO & 80286 FUNCTIONS	Device open, device close, program termination, event wait, joystick support, system request key, wait, move block, determines extended memory size, processor to virtual mode, device busy loop, and interrupt complete flag set.
58-5B	16	KEYBOARD IO	Read character, read buffer status, read shift status.
5C-5F	17	PRINTER IO	Initialize port, print character, read status.
64-67	19	BOOTSTRAP	Power up code.
68-6B	1A	TIME OF DAY	Read and write clock, time, date, set and reset alarm.

SECTION 4. **KEYBOARD** INTERFACE

The HP Vectra interface to its keyboard is through an HP-Human Interface Link (HP-HIL). HP-HIL is the Hewlett-Packard proprietary standard for interfacing one or more input devices to the system. HP-HIL provides an asynchronous serial communication protocol that enables the user to select a set of input devices (up to seven), and connect them to the HP Vectra without purchasing additional I/O cards or using additional I/O slots. Cable management is simplified because the various input devices are "daisy-chained" from the HP Vectra. The term daisy-chained refers to process of plugging the first input device into the HP Vectra, plugging the second input device into the first, and so on.

The keyboard interface consists of two blocks: the keyboard controller, and the HP-HIL interface. This section will describe these two blocks. Also included, is a cursory description of the data flow necessary to receive a keycode from the keyboard and to send a command to the keyboard. For a detailed description of the keyboard interface refer to the HP Vectra Technical Reference Manual Volume 2: System BIOS.

Keyboard Controller

The keyboard controller is an 8041 microcomputer (U87) which has been programmed to provide a communication path between the BIOS and/or application programs and the HP-HIL subsystem. It also provides three output lines and one input line for various hardware system purposes. The 8041 provides two logical paths for communicating with the 80286: the application path and the keyboard path.

Application Path

The application path consists of two read/write registers and an interrupt line. The register at port 60H is used for keyboard commands and data, and controller data. The register at port 64H is used to write commands to the controller and to read the 8041 status. The interrupt line (OBFINT) is set to interrupt when the 8041 places data in the read register at port 60H.

Keyboard Path

The keyboard path provides a way for the 80286 to receive commands to be sent to the HP-HIL keyboard, and to return data from the HP-HIL keyboard, through the keyboard controller. The keyboard path consists of a read register at port 69H, a write register at port 68H, and an interrupt line.

The read register is a buffered version of the 8041 Port 1 (P10-P17). The 8041 places data on its port, then signals the 80286 that new information is available by pulsing ~ INTHP (P23) low. This causes HPINT to go active, generating an interrupt. When the 80286 has completed processing the interrupt, it clears HPINT by doing a write to port 6AH. This write informs the 8041 (through its T1 input) that the 80286 has completed processing the data.

Output Lines

The keyboard controller also provides three output lines for uses in other parts of the system. These output lines are: the AP line, the RC line, and the A20_GATE.

The output line AP provides a 60 Hz signal to the HP-HIL controller for use in polling the HP-HIL.

The second line, RC, resets the 80286 when pulsed low. It is used to return the processor to the real-address mode from protected mode or to reset the system in response to a Control-Alt-Del.

The A20__GATE either enables the 80286 address line A20 (when high) or forces it to a logical 0 (when low). It is used to cause 80286 addresses above 1 Megabyte to wrap when operating in the real-address mode. Also, the 8041 writes to port 69H.

Input Line

The keyboard controller has an input line (KBINH) which is used by the optional keylock keyboard inhibit switch. This front-panel switch allows keyboard operation to be inhibited by turning the key to the lock position. When locked, the keyboard responses will still be returned, but scan codes from the keyboard will not be returned by the 8041.

HP-HIL Interface

The keyboard (and other input devices) are connected to the HP Vectra via a 4-pin HP-HIL interface connector. See table 4.1 for the pin assignments. The Serial In and Serial Out signals are connected to the HP-HIL controller (U777), which is an integrated circuit developed by Hewlett-Packard to control the HP-HIL. The HP-HIL controller converts parallel data from the 80286 into serial data on the HP-HIL, and conversely, converts serial data from the input devices into parallel data to be read by the 80286. Approximately 60 times per second, the HP-HIL controller polls the input devices to read any input they may ready, and to send commands and data to the devices. After receiving data from one or more input devices, the HP-HIL controller interrupts the 80286 by asserting "CERBINT", and then the 80286 reads the data from the HP-HIL controller.

Table 4.1

Keyboard Connector Pin Assignments

Pin	Assignment
1	+ 12 Vdc
2	Serial In
3	Serial Out
4	Ground

Keyboard Interface




Figure 13

Keyboard-to-System Interface

When a key is pressed or released on the keyboard, the corresponding scan code for that key motion is reported over the HP-HIL to the HP-HIL controller. The HP-HIL controller interrupts the 80286, which executes the HP-HIL driver to read the scan codes(s). Inputs from the keyboard are passed to the logical keyboard driver, where they may be translated, then sent to the 8041 through port 68H. The 8041 then reports the scan code by placing it in its output buffer, causing an output buffer interrupt (OBFINT). Then, the scan code may be read by either the BIOS or directly by an application.

System-to-Keyboard Interface

When the BIOS requires commands to be sent to the keyboard (i.e., to program the LED's), it sends the byte(s) to port 60H of the 8041. The 8041 acknowledges each byte by returning OFAH to Port 60H. It then places the command in output Port 69H and causes an interrupt (HPINT) by pulsing ~INTHP (P23) low. In response to this interupt the 80286 executes the logical keyboard driver, which the reads the command from Port 69H and passes it on to the HP-HIL driver. The HP-HIL driver translates the command and sends it to the HP-HIL controller to be sent to the keyboard. When the command processing is completed, the logical keyboard driver clears HPINT by writing to Port 6AH, freeing Port 69H.

The following is a figure that shows the HP Vectra keyboard with the keys numbered and the American legend. Refer to Appendix B for the international keyboards and the keyboard scan codes.

HP Vectra Keyboard (American)




Figure 14

SECTION 5. KEYSTROKES AND CHARACTERS

Keystroke)	ASCII Value		Character Set		Color	
	Note	Hex	Dec	STD	HP	Background	Foreground
Ctrl 2		00	0	Blank (Null)	N U	Black	Black
Ctrl A		01	1	:	S T	Black	Blue
Ctrl B		02	2	•	S H	Black	Green
Ctrl C		03	3	*	E H	Black	Cyan
Ctrl D		04	4	•	E T	Black	Red
Ctrl E		05	5	•	E Q	Black	Magenta
Ctrl F		06	6	+	A K	Black	Brown
Ctrl G	-	07	7	•	<u></u>	Black	Lt. Gray
Ctrl H Backspac Shift Backspac		08	8	•	B S	Black	Dk. Gray
Ctrl I		09	9	0	H T	Black	Lt. Blue
Ctrl J Ctrl		0A	10	0	L F	Black	Lt. Green
Ctrl K		ОВ	11	ď	V T	Black	Lt. Green
Ctrl L		ОС	12	Ş	F F	Black	Lt. Red
Ctrl M Shift		0D	13	7	C R	Black	Lt. Magenta

Keystroke	·	ASCII	Value	Charac	ter Set	Co	olor
	Note	Hex	Dec	STD	НР	Background	Foreground
Ctrl N		OE	14	4	S O	Black	Yellow
Ctrl O		OF	15	Ď.	S I	Black	White
Ctrl P		10	16	•	D L	Blue	Black
Ctrl Q		11	17	4	D 1	Blue	Blue
Ctrl R		12	18	1	D 2	Blue	Green
Ctrl S		13	19	!!	D 3	Blue	Cyan
Ctrl T		14	20	٩T	D 4	Blue	Red
Ctrl U		15	21	§	N K	Blue	Magenta
Ctrl V		16	22	•	S Y	Blue	Brown
Ctrl W		17	23	1	E B	Blue	Lt. Gray
Ctrl X		18	24	1	C N	Blue	Dk. Gray
Ctrl Y	_	19	25	+	E M	Blue	Lt. Blue
Ctrl Z		1A	26	→	S B	Blue	Lt. Green
Ctrl [, Esc, Shift Esc, Ctrl Esc		1B	27	←	E C	Blue	Lt. Cyan
Ctrl \		1C	28	_	F S	Blue	Lt. Red
Ctrl]		1D	29	←→	G S	Blue	Lt. Magenta
Ctrl 6		1E	30	A	R S	Blue	Yellow
Ctrl -		1F	31	▼	V S	Blue	White

Keystroke	<u> </u>	ASCII	Value	Charac	ter Set	Color	
	Note	Hex	Dec	STD	НР	Background	Foreground
Space Bar Shift, Space, Ctrl Space Alt Space	e, or	20	32	Blank Space		Green	Black
!	*	21	33	ļ.	!	Green	Blue
"	*	22	34	"	"	Green	Green
#	*	23	35	#	#	Green	Cyan
\$	*	24	36	\$	\$	Green	Red
%	*	25	37	x	*	Green	Magenta
&	*	26	38	&	&	Green	Brown
,		27	39	•	,	Green	Lt. Gray
(*	28	40	((Green	Dk. Gray
)	*	29	41))	Green	Lt. Blue
*	&,*	2A	42	*	*	Green	Lt. Green
+	*	2B	43	+	+	Green	Lt. Cyan
,		2C	44	•	•	Green	Lt. Red
		2D	45	-	-	Green	Lt. Magenta
	\$	2E	46			Green	Yellow
1		2F	47	/	/	Green	White
0	+	30	48	0	0	Cyan	Black
1	+	31	49	1	1	Cyan	Blue
2	+	32	50	2	2	Cyan	Green
3	+	33	51	3	3	Cyan	Cyan
4	+	34	52	4	4	Cyan	Red
5	+	35	53	5	5	Cyan	Magenta
6	+	36	54	6	6	Cyan	Brown
7	+	37	55	7	7	Cyan	Lt. Gray
8	+	38	56	8	8	Cyan	Dk. Gray
9	+	39	57	9	9	Cyan	Lt. Blue

Keystroke		ASCII	Value	Charac	ter Set	Co	olor
Note		Hex	Dec	STD	НР	Background	Foreground
:	*	3A	58	:	:	Cyan	Lt. Green
:,		3B	59	;	;	Cyan	Lt. Cyan
<	*	3C	60	<	<	Cyan	Lt. Red
II		3D	61	=	=	Cyan	Lt. Magenta
>	*	3E	62	>	>	Cyan	Yellow
?	*	3F	63	?	?	Cyan	White
@	*	40	64	a	a	Red	Black
Α	#	41	65	Α	Α	Red	Blue
В	#	42	66	В	В	Red	Green
С	#	43	67	С	С	Red	Cyan
D	#	44	68	D	D	Red	Red
E	#	45	69	E	E	Red	Magenta
F	#	46	70	F	F	Red	Brown
G	#	47	71	G	G	Red	Lt. Gray
Н	#	48	72	н	Н	Red	Dk. Gray
_	#	49	73	I	I	Red	Lt. Blue
J	#	4A	74	J	J	Red	Lt. Green
K	#	4B	75	К	К	Red	Lt. Cyan
L	#	4C	76	٦	L	Red	Lt. Red
М	#	4D	77	M	M	Red	Lt. Magenta
N	#	4E	78	N	N	Red	Yellow
0	#	4F	79	0	0	Red	White
Р	#	50	80	Р	Р	Magenta	Black
Q	#	51	81	œ	G	Magenta	Blue
R	#	52	82	R	R	Magenta	Green
S	#	53	83	S	s	Magenta	Cyan
Т	#	54	84	Ť	T	Magenta	Red
U	#	55	85	υ	U	Magenta	Magenta
V	#	56	86	٧	٧	Magenta	Brown
W	#	57	87	W	W	Magenta	Lt. Gray

 Ceystrok	(e	ASCII	Value	Charac	ter Set	Co	olor
	Note Hex De		Dec	STD	HP	Background	Foreground
X	#	58	88	Х	Х	Magenta	Dk. Gray
Y	#	59	89	Υ	Y	Magenta	Lt. Blue
Z	#	5A	90	Z	Z	Magenta	Lt. Green
[5B	91	Γ	[Magenta	Lt. Cyan
\		5C	92	\	\	Magenta	Lt. Red
]		5D	93]	3	Magenta	Lt. Magenta
	*	5E	94	^	^	Magenta	Yellow
	*	5F	95	_	_	Magenta	White
,		60	96	•	,	Yellow	Black
a	-	61	97	a	а	Yellow	Blue
b	-	62	98	b	b	Yellow	Green
С	-	63	99	С	С	Yellow	Cyan
d	-	64	100	d	d	Yellow	Red
e	-	65	101	е	е	Yellow	Magenta
f	-	66	102	f	f	Yellow	Brown
g	-	67	103	g	g	Yellow	Lt. Gray
h	-	68	104	h	h	Yellow	Dk. Gray
i	-	69	105	i	i	Yellow	Lt. Blue
j	-	6A	106	j	j	Yellow	Lt. Green
k	-	6B	107	k	k	Yellow	Lt. Cyan
	-	6C	108	ι	ι	Yellow	Lt. Red
m	-	6D	109	m	m	Yellow	Lt. Magenta
n	-	6E	110	n	n	Yellow	Yellow
0	-	6F	111	0	0	Yellow	White
р	-	70	112	р	р	White	Black
q	-	71	113	q	q	White	Blue
r	-	72	114	г	r	White	Green
s	-	73	115	s	S	White	Cyan
t	-	74	116	t	t	White	Red
u	-	75	117	u	u	White	Magenta

Keystrok	е	ASCII	Value	Charac	cter Set	Co	olor
	Note	Hex	Dec	STD	HP	Background	Foreground
v	-	76	118	v	v	White	Brown
w	-	77	119	W	W	White	Lt. Gray
х	•	78	120	х	х	White	Dk. Gray
у	-	79	121	У	У	White	Lt. Blue
z	-	7A	122	z	z	White	Lt. Green
{	*	7B	123	{	₹	White	Lt. Cyan
	*	7C	124	1	l	White	Lt. Red
}	*	7D	125	}	}	White	Lt. Magenta
~	*	7E	126	~	~	White	Yellow
Ctrl ←		7F	127	Δ		White	White
Alt 128	%''	80	128	Ç	HP Reserved	Black	Black
Atl 129	%"	81	129	ü	HP Reserved	Black	Blue
Alt 130	%''	82	130	é	HP Reserved	Black	Green
Alt 131	%''	83	131	â	HP Reserved	Black	Cyan
Alt 132	%''	84	132	ä	HP Reserved	Black	Red
Alt 133	%''	85	133	à	HP Reserved	Black	Magenta
Alt 134	%''	86	134	â	HP Reserved	Black	Brown
Alt 135	%''	87	135	ç	HP Reserved	Black	Lt. Gray
Alt 136	%''	88	136	ê	HP Reserved	Black	Dk. Gray
Alt 137	%''	89	137	ë	HP Reserved	Black	Lt. Blue
Alt 138	%''	8A	138	è	HP Reserved	Black	Lt. Green
Alt 139	%''	8B	139	> -	HP Reserved	Black	Lt. Green
Alt 140	%''	8C	140	Î	HP Reserved	Black	Lt. Red

Keystroke	<u> </u>	ASCII	Value	Charac	ter Set	Co	olor
	Note	Hex	Dec	STD	НР	Background	Foreground
Alt 141	%''	8D	141	ì	HP Reserved	Black	Lt. Magenta
Alt 142	%''	8E	142	Ä	HP Reserved	Black	Yellow
Alt 143	%''	8F	143	Å	HP Reserved	Black	White
Alt 144	%''	90	144	É	HP Reserved	Blue	Black
Alt 145	%''	91	145	æ	HP Reserved	Blue	Blue
Alt 146	%"	92	146	Æ	HP Reserved	Blue	Green
Alt 147	%''	93	147	ô	HP Reserved	Blue	Cyan
Alt 148	%''	94	148	Ö	HP Reserved	Blue	Red
Alt 149	%''	95	149	δ	HP Reserved	Blue	Magenta
Alt 150	%''	96	150	a	HP Reserved	Blue	Brown
Alt 151	%''	97	151	ù	HP Reserved	Blue	Lt. Gray
Alt 152	%''	98	152	ÿ	HP Reserved	Blue	Dk. Gray
Alt 153	%''	99	153	ö	HP Reserved	Blue	Lt. Blue
Alt 154	%''	9A	154	ü	HP Reserved	Blue	Lt. Green
Alt 155	%''	9B	155	¢	HP Reserved	Blue	Lt. Cyan
Alt 156	%"	9C	156	£	HP Reserved	Blue	Lt. Red
Alt 157	%"	9D	157	¥	HP Reserved	Blue	Lt. Magenta
Alt 158	%''	9E	158	Pt	HP Reserved	Blue	Yellow
Alt 159	%''	9F	159	S	HP Reserved	Blue	White
Alt 160	%	A0	160	á		Green	Black

Keystroke		ASCII	Value	Charac	ter Set	Co	olor
	Note	Hex	Dec	STD	НР	Background	Foreground
Alt 161	%	A1	161	í	À	Green	Blue
Alt 162	%	A2	162	6	Â	Green	Green
Alt 163	%	А3	163	ú	È	Green	Cyan
Alt 164	%	A4	164	ñ	È	Green	Red
Alt 165	%	A5	165	Ñ	Ë	Green	Magenta
Alt 166	%	A6	166	ā	î	Green	Brown
Alt 167	%	A7	167	Q	Ť	Green	Lt. Gray
Alt 168	%	A8	168	i	,	Green	Dk. Gray
Alt 169	%	A9	169		•	Green	Lt. Blue
Alt 170	%	AA	170	r	•	Green	Lt. Green
Alt 171	%	AB	171	1/2		Green	Lt. Cyan
Alt 172	%	AC	172	1/4	~	Green	Lt. Red
Alt 173	%	AD	173	i	Ù	Green	Lt. Magenta
Alt 174	%	AE	174	<<	Û	Green	Yellow
Alt 175	%	AF	175	>>	£	Green	White
Alt 176	%	В0	176		_	Cyan	Black
Alt 177	%	B1	177	*	Ý	Cyan	Blue
Ait 178	%	B2	178		ý	Cyan	Green
Alt 179	%	В3	179		0	Cyan	Cyan
Alt 180	%	B4	180		Ç	Cyan	Red
Alt 181	%	B5	181		ç	Cyan	Magenta
Alt 182	%	B6	182		Ñ	Cyan	Brown
Alt 183	%	В7	183		ħ	Cyan	Lt. Gray
Alt 184	%	B8	184		i	Cyan	Dk. Gray
Alt 185	%	В9	185		i	Cyan	Lt. Blue
Alt 186	%	ВА	186		*	Cyan	Lt. Green
Alt 187	%	BB	187		£	Cyan	Lt. Cyan
Alt 188	%	ВС	188		¥	Cyan	Lt. Red
Alt 189	%	BD	189		Ø,	Cyan	Lt. Magenta
Alt 190	%	BE	190		f	Cyan	Yellow

Keystroke	·	ASCII	Value	Charac	ter Set	Co	olor
	Note	Hex	Dec	STD	НР	Background	Foreground
Alt 191	%	BF	191		¢	Cyan	White
Alt 192	%	C0	192		à	Red	Black
Alt 193	%	C1	193		è	Red	Blue
Alt 194	%	C2	194		ð	Red	Green
Alt 195	%	С3	195		ũ	Red	Cyan
Alt 196	%	C4	196		á	Red	Red
Alt 197	%	C5	197		é	Red	Magenta
Alt 198	%	C6	198		6	Red	Brown
Alt 199	%	C7	199		ú	Red	Lt. Gray
Alt 200	%	C8	200		à	Red	Dk. Gray
Alt 201	%	C9	201		è	Red	Lt. Blue
Alt 202	%	CA	202		ò	Red	Lt. Green
Alt 203	%	СВ	203	5	ù	Red	Lt. Cyan
Alt 204	%	СС	204		ä	Red	Lt. Red
Alt 205	%	CD	205		ë	Red	Lt. Magenta
Alt 206	%	CE	206	ᄪ	ö	Red	Yellow
Alt 207	%	CF	207		ü	Red	White
Alt 208	%	D0	208	Ш	Ã	Magenta	Black
Alt 209	%	D1	209		î	Magenta	Blue
Alt 210	%	D2	210	-	0	Magenta	Green
Alt 211	%	D3	211		Æ	Magenta	Cyan
Alt 212	%	D4	212		à	Magenta	Red
Alt 213	%	D5	213		í	Magenta	Magenta
Alt 214	%	D6	214		0	Magenta	Brown
Alt 215	%	D7	215		æ	Magenta	Lt. Gray
Alt 216	%	D8	216		Ä	Magenta	Dk. Gray
Alt 217	%	D9	217		ì	Magenta	Lt. Blue
Alt 218	%	DA	218		Ö	Magenta	Lt. Green
Alt 219	%	DB	219		Ü	Magenta	Lt. Cyan
Alt 220	%	DC	220		É	Magenta	Lt. Red

Keystroke		ASCII	Value	Charac	ter Set	Co	olor
	Note	Hex	Dec	STD	НР	Background	Foreground
Alt 221	%	DD	221		ί	Magenta	Lt. Magenta
Alt 222	%	DE	222		β	Magenta	Yellow
Alt 223	%	DF	223		ð	Magenta	White
Alt 224	%	EO	224	α	Á	Yellow	Black
Alt 225	%	E1	225	β	Ã	Yellow	Blue
Alt 226	%	E2	226	Г	à	Yellow	Green
Alt 227	%	E3	227	π	Đ	Yellow	Cyan
Alt 228	%	E4	228	Σ	đ	Yellow	Red
Alt 229	%	E5	229	δ	Í	Yellow	Magenta
Alt 230	%	E6	230	μ	Ì	Yellow	Brown
Alt 231	%	E7	231	τ	Ó	Yellow	Lt. Gray
Alt 232	%	E8	232	Φ	Ò	Yellow	Dk. Gray
Alt 233	%	E9	233	θ	ð	Yellow	Lt. Blue
Alt 234	%	EA	234	Ω	ð	Yellow	Lt. Green
Alt 235	%	EB	235	δ	•	Yellow	Lt. Cyan
Alt 236	%	EC	236	00	J	Yellow	Lt. Red
Alt 237	%	ED	237	φ	Ú	Yellow	Lt. Magenta
Alt 238	%	EE	238	E	Ϋ	Yellow	Yellow
Alt 239	%	EF	239	0	ÿ	Yellow	White
Alt 240	%	F0	240	=	þ	White	Black
Alt 241	%	F1	241	±	Þ	White	Blue
Alt 242	%	F2	242	2	•	White	Green
Alt 243	%	F3	243	≤	μ	White	Cyan
Alt 244	%	F4	244	٢	1	White	Red
Alt 245	%	F5	245	J	3/4	White	Magenta
Alt 246	%	F6	246	÷	-	White	Brown
Alt 247	%	F7	247	*	1/4	White	Lt. Gray
Alt 248	%	F8	248	0	1/2	White	Dk. Gray
Alt 249	%	F9	249	•	ą	White	Lt. Blue

Keystroke		ASCII Value		Character Set		Color	
•	Note	Hex	Dec	STD	HP	Background	Foreground
Alt 250	%	FA	250	•	Q	White	Lt. Green
Alt 251	%	FB	251	√	<<	White	Lt. Cyan
Alt 252	%	FC	252	η		White	Lt. Red
Alt 253	%	FD	253	2	>>	White	Lt. Magenta
Alt 254	%	FE	254		±	White	Yellow
Alt 255	%	FF	255	BLANK		White	White

- + Numbers may be typed by pressing the numeric keys on the top row of the keyboard, or in Num Lock mode press the numeric keypad keys.
- % After pressing the Alt key, the three digits must be pressed on the numeric keypad.
- To type lowercase letters: press the appropriate key, or press Caps Lock then hold the shift key and press the appropriate key.
- & To type an asterisk (*): press and hold the shift key, then press the 8 key; or press the Prt key.
- \$ To type a period (.): press the . key, or press shift then the Del key, or press Num Lock then the Del key.

The foreign character sets are given in Appendix A.

^{*} Press and hold the shift key, while pressing the appropriate key.

[#] To type uppercase letters: press and hold the shift key while pressing a letter key, or press Caps Lock key then press the appropriate key.

[&]quot;HP may change these characters without notice.

SECTION 6. POWER SUPPLY

The HP Vectra power supply provides the power for:

- the processor board
- the backplane I/O slots
- the flexible disc drives
- the hard disc drives
- the keyboard or other input devices
- the primary power to the monitor

The power supply, and its components (the fan, AC receptacle, AC outlet, fuseholder, line select switch, and on/off switch) are located inside the main unit of the HP Vectra PC. The power supply and its components are installed in a steel and zinc plated enclosure. The following illustrations show the backview of the power supply components and the top view of the cables.

Power Supply Components




Figure 15

Power Supply Cabling




Figure 16

Input

The two line voltage levels are user-selectable by a switch and protected by an accessible five amp fuse. This fuse is shown in figure 16 and is easily accessible from the back panel of the unit. Should the fuse need to be replaced, use a fuse of the same type and rating, HP product number 2110-0729. The following chart defines the voltage input range.

Input Voltage
110V (+10% -25%) @ 50/60 Hz (+/- 5%)
230V (+ 10% - 25%) @ 50/60 Hz (+/- 5%)

AC Inrush Current

AC inrush current is limited to 40 amps under any condition. Inrush current shall not open the line fuse under any condition.

Line Dropout

The power supply will continue regulated operation when a 20ms dropout occurs at the input under any condition, including low line at rated load.

Output

The HP Vectra PC establishes a five output power supply as defined in the following table.

Table 6.1

System Totals Output Voltages and Current

Startup Output	(10 second) Voltage Range	Minimum	Maximum	Ripple (p-p)
+5	+ 4.85 to + 5.25V	5.0A	18.3A	50mv
+ 12	+ 11.4 to + 12.6V	0.0A	1.0A	120mv
+ 12M	+ 11.4 to 13.2V	1.1A	5.5A	100mv
- 5	- 5.25 to - 4.75	0.0A	0.25A	50mv
– 12	- 12.6 to - 11.4	0.0A	0.25A	120mv
Total pov	wer: 176 watts maxim	um		

After Startup					
+ 5	+ 4.85 to + 5.25V	5.0A	17.5A	50mv	
+ 12	+ 11.4 to + 12.6 V	0.0A	1.0A	120mv	
+ 12M	+ 11.4 to + 12.6V	1.1A	2.4A	100mv	
– 5	- 5.25 to - 4.75	0.0A	0.25A	50mv	
– 12	- 12.6 to - 11.4	0.0A	0.25A	120mv	
Total pov	wer: 135 watts				

Overvoltage Protection

Overvoltage protection takes place within 500us. Afterwards, the reset procedure to take is: unplug the system, wait for five minutes, plug in the system, then restart the system.

Overcurrent Protection

All outputs are protected (to ground or to other outputs) against short circuit. No damage shall result, however, the system will require the reset procedure as given in the preceding paragraph.

AC Outlet

Power supply has a switched AC outlet. This outlet is capable of supplying power to a load of 150 watts and an inrush current not exceeding 30 amps.

Undercurrent Protection

It is possible for any or all outputs to open without damage to the power supply. All outputs do not exceed overvoltage specifications given in the following chart.

Overvoltage Protection

```
Output
+5V 7
+12M 16.8
+12
-5
-12

3 terminal regulators, inherent overvoltage protection.
```

Fan

The fan is a component of the power supply and provides 20CFM and cools the components of the system.

I/O Channel Budget


Each of the I/O channels can support an average of seven watts per channel. The following charts the power totals not to be exceeded for the I/O backplane slots.

+ 5V	7200ma
+ 12V	390ma
– 5V	250ma
− 12 ·	250ma

PFAIL

The PFAIL signal indicates all power supply is valid within 100 msec after supplies are valid. The falling edge of PFAIL indicates to the CMOS clock to go into power-down mode and operate from the battery pack. PFAIL generates a reset to the system via an interrupt control. The following figure is a timing diagram of the PFAIL signal.

PFAIL Timing Diagram



T1: 100 msec MIN/300 msec MAX T2: 100 usec MIN RISE & FALL TIMES (10%-90%) 1 usec TYP

Figure 17

SECTION 7. MULTI-MODE **VIDEO ADAPTER** CARD

The HP45981A Multi-Mode Video Adapter Card has available memory to support eight pages of alpha and fast memory with full access interleaving. There is no need to wait for retrace to access memory for a clean display. An 8 x 16 dot alpha character cell is supported for improved alpha.

Other features include:

- ★ underline enhancement support
- ★ hardware that will support gray-scale for monochrome monitors
- ★ selectable HP or industry standard character sets
- ★ support for both 15kHz (200 line) and 25kHz (400 line) monitors, but not simultaneously

The following, figure 18, is a block diagram of the multi-mode video adapter card.

Clock Cycle

The HP45981A operates from the master oscillator at 22.440MHz and the backplane clock at 14.3818MHz.

Adapter-to-System Hardware Interface

The HP45981A is interfaced to the 80286 microprocessor as an 8-bit memory device and and 8-bit I/O device. All signal lines are buffered onto the card and load to the system bus. Wait-states are provided for memory accesses to synchronize the 80286. The RAM on the card is on four 16 Kbyte x 4 RAM chips.

Jumpers and Connectors

The following card layout shows the connectors and jumpers on the HP45981A.

Multi-Mode Video Adapter Card Layout




Figure 19

Jumper W2 must be installed on pins 1 and 2 of P4 for operation with a 15 kHz monitor. Jumper W2 must be installed on pins 2 and 3 of P4 for operation with a 25 kHz monitor. The following figure shows the configurations for this jumper.

W2 Configurations P2 **SETTINGS P4 SETTINGS** = 60 Hz = 25 kHz= 50 Hz = 15 kHz

Table 7.1 defines the pin assignments for the hardware interface. The signal definitions for these pins are defined in Section 2. Tables 7.2 through 7.4 defines the pin assignments and signal definitions for peripheral devices.

Figure 20

Table 7.1

HP45981A-to-System Pin Assignments

D4	P1 Component Side			D4	CKT S	Sido
Pin	1/0	Signal Name		Pin	1/0	Signal Name
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31	1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0 1/0	n.c. SD7 SD6 SD5 SD4 SD3 SD2 SD1 SD0 ~IO CH RDY AEN SA19 SA18 SA17 SA16 SA15 SA14 SA13 SA12 SA11 SA10 SA9 SA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 31 31 31 31 31 31 31 31 31 31 31 31		GND RESET DRV + 5Vdc n.c. n.c. n.c. n.c. + 12Vdc GND ~ SMEMW ~ SMEMR ~ IOW ~ IOR n.c. n.c. n.c. n.c. n.c. n.c. n.c. n.c

Table 7.2

Light Pen Connector (P5) Pin Assignments

Pin	Signal	1/0	Signal Description
P2-1	~ LPHIT		Light Pen Hit (TTL level)
P2-2	n.c.		Missing pin (key)
P2-3	~ LPSWITCH		Light Pen Switch (TTL level)
P2-4	GND		Ground
P2-5	+ 5 Vdc	0	+ 5 Volts DC power
P2-6	+ 12Vdc	0	+ 12 Volts DC power

Table 7.3

Direct Connect (RGB) Monitor Connector (J1) Pin Assignments

Pin	Signal	I/O	Signal Description
J1-1	GND		Ground
J1-2	GND		Ground
J1-3	RED	0	Red Drive (TTL level)
J1-4	GREEN	0	Green Drive (TTL level)
J1-5	BLUE	0	Blue Drive (TTL level)
J1-6	INTENSIFY	0	Intensify (TTL level)
J1-7	n.c.		•
J1-8	HSYNC	0	Horizontal Synchronization (TTL level)
J1-9	VSYNC	0	Vertical Synchronization (TTL level)

Table 7.4

Composite Video Connector (J2) Pin Assignments

Pin	Signal	I/O	Signal Description
J2-1	GND		Ground
J2-2	VIDEO	Ο	Composite Video

Color Adapter Connector (P3) Pin Assignments

Table 7.5

Pin	Signal	1/0	Signal Description
1	GND		Ground
2	INTENSITY	0	Intensity dot stream
3	RED	0	Red dot stream
4	GND		Ground
5	GREEN	0	Green dot stream
6	BLUE	0	Blue dot stream
7	GND		Ground
8	COMPSYNC	0	Composite sync
9	HSYNC	0	Horizontal sync
10	GND		Ground
11	VSYNC	0	Vertical sync
12	MCLK	0	Dot rate clock
13	GND		Ground
14	-PRESENT	I	Board present

Character Generator ROM

The character generator ROM for the HP45981A is an 128 Kbyte bit ROM (16 Kbyte x 8) containing four character sets. Each set consists of 256 patterns. Depending on the monitor in use either an 8 or 16 high cell is selected. The font bit (bit 2) of the extension control register and the monitor determines the character set that is selected. A 15kHz monitor selects the eight row version, while a 25kHz monitor selects the 16 row version.

Each character set is stored in contiguous 4 Kbytes in the ROM defined by the following chart. (The character sets are given in Section 5.)

Set	Font	Size	Location
0	STD	8x8	0000-0FFF
1	STD	16x8	1000-1FFF
2	HP	8x8	2000-2FFF
3	HP	14x8	3000-3FFF

Within each set the top row of each character is the first 256 bytes, the second row in the next 256, etc. Within each byte the high order bit 7 is displayed on the left side of the character. A 1 is stored for a lit dot, a 0 for an unlit dot.

The complete address definition of the ROM is:

A13	A12	A11,10,9,8	A7,6,5,4,3,2,1,0
Font 0 = STD	Height	Row #	Character Code
1 = HP	1 = 14x8	Row 0 is the	top of the cell.

RAM Access

The HP45981A contains 32K of RAM based in a contiguous segment B8000-BFFFF. The memory on the video card is run asynchronously to the 80286. Therefore, any access to the video memory will include at least four wait-states, and as many as six wait-states to complete an instruction. Refresh is generated internally. Data is taken from memory depending on the mode of operation. The two modes of operation are: alpha mode and graphics mode.

Memory address wrapping and page selection is controlled by four bits in the extension control register. The 16/32K select (bit 4) and the page select (bit 5) determine the way the SPU has access to memory. The vertical resolution (bit 0) and the font select (bit 2) determine the way the display accesses the memory. The access to memory differs in the alpha and graphics modes. The various access methods are summarized in the following table:

Table 7.6

SPU Access and Display Access

SPU Access		Data	Description
Alpha	16/32K Select	0	First 16K of memory available. Wraps into the entire 32K address space.
	Page Select		Not used.
	16/32K Select	1	One 16K page of memory available.Wraps into entire 32K address space.
	Page Select		Not used.
Graphics	16/32K Select	0	First 16K of memory available. Wraps into the entire 32K address space.
	Page Select	0/1	Selects which page is active.
	16/32K Select	1	Entire 32K of memory available.
	Page Select		Not used.
Display Access			
Alpha	Vertical Resolution	0	Display first 16K of memory.Wraps into the entire 32K address space.
	Font Select	0/1	Selects character set displayed.
	Vertical Resolution	1	Display from entire 32K of memory. 400 line display.
	Font Select		Not used.
Graphics	Vertical Resolution	0	Display from one 16K page of memory. Wraps into enire 32K address space.
	Font	0/1	Selects which page is displayed.
	Vertical Resolution	1	Display from entire 32K of memory. 400 line display.
	Font Select		Not used.

Modes of Operation


The mode control register determines the mode of operation. The following is a list of availabe RAM access modes.

- Alphanumeric Mode 80 x 25 40 x 25
- Graphics Mode 640 x 1 320 x 2

Alphanumeric Mode

When the HP45981A is set in the alphanumeric mode, words (attribute byte + character byte) are fetched from the memory starting at the offset programmed into the 6845 CRT controller. This address is a word pointer and will always be used to fetch from even byte boundaries. Words are fetched contiguously from memory. For an 80 x 25 display, 2000 words (8 pages) are fetched. For a 40 x 25 display, 1000 words (16 pages) are fetched.

The character code is a byte with the ASCII code for the character. The attribute byte is defined as:



If underline enable is set, an underline will be generated for any character with a foreground color of 001, and the color of the character will be forced to 111. If underline enable is not set the character will be displayed as blue or a gray level.

Graphics Mode

In the 200 line graphic modes the memory is mapped with even and odd lines of data in separate banks. Even lines start at offset 0000H and odd lines at offset 2000H. Sufficient memory exists for two pages of graphics to be stored. The second page stores the even lines at offset 4000H and the odd lines at offset 6000H. In this mode 25kHz monitors are supported by displaying each of the 200 lines twice.

In the 400 line graphics mode the memory is mapped into four banks. Lines 0,4,8, . . . are in the first bank at offset 0000H. Lines 1,5.9, . . . are in the second bank at offset 2000H. The third bank at offset 4000H contains lines 2,6,10, . . . while the fourth bank at offset 6000H contain lines 3,7,11,etc...

Data Format for Graphic Mode

In the data format mode the 320 x 2 mode maps two bits to each pixel. Each byte is displayed with the most significant bits to the left. As shown in the following chart:

C1 and C0 select the color as defined by the color register.

640 x 1

The data for the 640 x 1 mode is mapped one bit per pixel with the most significant bit displayed to the left.

6845 CRT Controller

The 6845 CRT controller (CRTC) contains 19 internal registers. One of these is the index register. It is accessed at any even I/O address in the range 3D0-3D6. This write-only register functions as a pointer to the other 18 registers in the chip. Reading it will return an undefined value. The 18 internal data registers are accessible at any odd I/O address in the range 3D1-3D7, after first setting the index to point to it. Table 6.7 defines the initial values that should be sent to the CRTC chip.

Table 7.7

Initial Chip Values

Mode			68	45 C	ata	regi	ster					-				
25kHZ	Hz	Note	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	3D8	3DD
80x25 A	60	**	6D	50	57	0A	19	09	19	19	00	OF	0E	OF	0D	00
40x25 A	60	**	36	28	2C	0Α	19	09	19	19	00	0F	0E	0F	0C	00
80x27 A	60		6D	50	57	0Α	1D	05	1B	1C	00	0D	0D	0E	0D	00
40x27 A	60		36	28	2C	0A	1D	05	1B	1C	00	0D	0D	0E	0C	00
320x2x200	60	**	36	28	2B	0A	69	01	64	66	00	03	0E	OF	0E	00
640x1x200	60	**	36	28	2B	0A	69	01	64	66	00	03	0E	0F	1E	00
320x2x400	60		36	28	2B	0A	69	01	64	66	00	03	0E	0F	0E	11
640x1x400	60		36	28	_2B	0A	69	01	64	66	00	03	0E	OF	1E	11
80x25 A	50	**	6D	50	57	0A	1E	0E	19	1C	00	OF	0E	0F	0D	00
40x25 A	50	**	36	28	2C	0A	1E	0E	19	1C	00	OF	0E	OF	OC.	00
80x27 A	50	++	6D	50	57	OA	23	06	1B	1F	00	0D	OC	0D	0D	00
40x27 A 320x2x200	50 50	+ + **	36 36	28 28	2C 2B	AO	23	06	1B	1F	00	0D	OC	0D	0C	00
640x1x200	50	**	36	28	2B	0A 0A	7E 7E	02 02	64 64	70 70	00	03 03	OE OE	OF OF	0E 1E	00
320x2x400	50	+ +	36	28	2B	0A	7E	02	64	70	00	03	0E	OF	0E	11
640x1x400	50	++	36	28	2B	0A	ŹĖ.	02	64	70	00	03	0E	0F	1E	11
o roxinto							<u> </u>					-05	OL.	OI .		
15kHZ																
80x25 A	60		71	50	5A	0A	1F	06	19	1C	02	07	06	07	0D	00
40x25 A	60		38	28	2D	0Α	1F	06	19	1C	02	07	06	07	0C	00
320x2x200	60		38	28	2D	0Α	7F	06	64	70	02	01	06	07	0E	00
640x1x200	60		38	28	2D	0A	7F	06	64	70	02	01	06	07	1E	00
80x25 A	50		71	50	5A	0Α	26	02	19	1F	02	07	06	07	0D	00
40x25 A	50		38	28	2D	0Α	26	02	19	1F	02	07	06	07	0C	00
320x2x200	55	*	38	28	2D	0A	7F	1F	64	75	02	01	06	07	0E	00
640x1x200	55	*	38	28	2D	0A	7F	1F	64	75	02	01	06	07	1E	00

^{*}Due to limitations of the 6845 registers, 50Hz graphics is not possible.

^{**}These modes should be programmed with 15KHz 60Hz values. They will be translated according to the W1/W2 jumper settings on the board.

^{+ +} These modes should be programmed with 25KHz 60Hz values. They will be translated according to the W1 jumper setting on the board.

Translation

Data written to the CRTC passes through a translation circuit to allow applications written for a 15kHz monitor to operate without modification when a 25kHz monitor is connected. In this way the actual monitor connected is transparent to the program. The low four bits of any data written to the address index register is also latched external to the CRTC in a phase alternation line (PAL). When a subsequent write is performed to the data register of the CRTC, the latched data and the actual data written are combined and used as an address into the translation ROM. It is the data contained in the ROM that is written into the CRTC.

The translation will occur for any register needing it if the data written to the register is in the range 00H to 7FH. If an application needs to set a register to a specific value without translation, bit 7 must be set to 1. Data in the range 80 to FF will then be written to the chip as 00H to 7FH. The translation occurs only on the data written to the CRTC and only when a 25kHz monitor is connected. Data is read back directly from the chip. Translation will also occur for any monitor if the 50Hz jumper is installed. Again, values greater than 80H will be passed with bit 7 set to 0.

Programming Accessible Registers

The application must read the status register bit 4 to determine which monitor is connected. No harm will be done setting the 400 line mode bit with a 200 line monitor connected, but the display will not be as expected.

At power-on or reset all bits are cleared in I/O registers except the light pen latch. The following table lists the I/O registers.

I/O Registers

Register I/O Address	Read	Write
3D0	CRTC undefined	CRTC Register Index
3D1	CRTC Data Register	CRTC Data Register
3D2	CRTC undefined	Duplicate CRTC Register Index
3D3	CRTC Data Register	Duplicate CRTC Data Register
3D4	CRTC undefined	Duplicate CRTC Register Index
3D5	CRTC Data Register	Duplicate CRTC Data Register
3D6	CRTC undefined	Duplicate CRTC Register Index
3D7	CRTC Data Register	Duplicate CRTC Data Register
3D8	Undefined*	Mode Control Register
3D9	Undefined*	Color Select Register
3DA	Status Register	Not allowed***
3DB	Clear LP Flag**	Clear LP Flag**
3DC	Set LP Flag**	Set LP Flag**
3DD	Undefined*	Extended Control Register
3DE	Undefined*	Unused
3DF	Board ID*	Unused

^{*}Reading an undefined register will cause its contents to become undefined.

^{**}Reading or writing will cause function. No data is written and value returned via read is meaningless.

^{***}Do not write to this register.

Mode Control Register

The mode control register is a 6-bit write-only register.

Bit	Data	Definition
0	0	40 character alpha, 320x2 graphics, 640x1 graphics 80 character alpha, 640x2 graphics
1	0 1	Alpha mode Graphics mode
2*	0 1	Color mode Black and white mode
3	0 1	Disable video Enable video
4	0 1	Select 320 pixel graphics Select 640 pixel graphics
5	0	Attribute bit 7 is background intensity Attribute bit 7 is blink

^{*}Bit 2 provides a secondary function tying the blue and green guns together changing the displayed colors.

Color Register

The color register is a 6-bit write only register, that applies to the alphanumeric mode.

Bit	Data	Definition
0	0 1	Off, blue On, blue
1	0 1	Off, green On, green
2	0 1	Off, red On, red
3	0 1	Off, intensify On, intensify
4		Alternate set select
5		Pallet select

The use of bits 0, 1, 2, and 3 depends on the mode of operation selected. Defined as follows:

Alphanumeric: selects the screen border color.*

320x2 graphics: selects the screen background color.

640x1 graphics: selects the foreground color, background black.

Bit 4 when set to 1 intensifies the 320 x 2 colors to their alternates.

^{*}Not implemented for 25kHz monitor.

Bit 5 determines the pallet of colors used in the 320 x 2 mode, as defined as:

Pixe	ixel Bit $5 = 0$		Bit 5 = 1		
	C0 0		Alternate und determir		Alternate 3.
0	1	Green Lt. Green Red Lt. Red		Cyan Magenta	Lt. Cyan Lt. Magenta
1	1	Brown Yellow		White	Bright White

Status Register

The status register is an 8-bit read-only register.

Bit	Data	Definition
0	0	Display Enable, Active Area Retrace
1	0 1	Light pen hit, register reset Register set
2	0 1	Light Pen Switch, open Closed
3	0 1	Vertical Sync, within vertical sync time
4	0 1	Monitor type, 25kHz Monitor type, 15kHz
5	0 1	Color adapter connected Color adapter not connected
6		Diagnostic purposes
7		Diagnostic purposes

Light Pen

Any access to I/O address 3DB, read or write, will clear the light pen latch. No data is transferred, if a read is performed the data returned is meaningless.

Any access to I/O address 3DC, read or write, will set the light pen latch. No data is transferred, if a read is performed, the data returned is meaningless.

Extension Control Register

The extension control register is a 6-bit write-only register.

The programmer has control over the font style, but not the height. The type of monitor determines the cell size of the alphanumeric character font.

Bit	Data	Definition
0	0 1	Vertical Resolution, emulate 200 line display Enable 400 line display
1	0 1	Underline Enable, normal Enable underline if bits 2-0 are 001.
2	0 1	Font Select, STD on Display Graphics page 1 HP, Roman 8 font on Display Graphics page 2
3	0 1	Memory Disable, normal Disable memory from responding to R/W access.
4	0 1	16/32K select, wrap first 16K into 32K Use all 32K
5	0 1	Page, use first 16K Use second 16K (graphics)

The underline enable bit must be set for underlines to be displayed. If it is not set an underlined character will be displayed as blue or a shade of gray.

Board ID Register

The board ID register is a read-only register. It will return the value 41H when read.

SECTION 8. NUMERIC **COPROCESSOR**

HP45977A is the Intel 80287 numeric coprocessor chip that enables HP Vectra PC to perform high-speed mathematical functions with seven numeric data types. This section will provide an overview to the 80287. For detailed information on this chip refer to the bibliography for source material.

The coprocessor works in parallel with the 80286 microprocessor. The parallel operation increases execution speed by allowing the coprocessor to do mathematical calculations while the microprocessor continues to do other routines. Similar to the 80286, the 80287 has two operating modes.

Real-Address Operating Mode

The system is in real-address mode at power-up. An I/O write to port 0F1H with D7 through D0 equal to 0 will reset the 80287, and also place it in real-address mode. Real-address mode of the 80287 is compatible with the 8087 numeric coprocessor used in many industry standard personal computers.

Protected Mode

Setting the 80286 microprocessor into protected mode does not automaticaly set the coprocessor into protected mode. The coprocessor can be placed in the protected mode by executing the appropriate software instruction. Refer to HP Vectra Technical Reference Manual Volume 2: System BIOS for 80287 programming information. Placing the 80287 into protected mode provides memory management, protection mechanisms, and associated instructions. Protected mode allows HP Vectra PC to use other operating systems and to use multi-user applications.

Hardware Interface

The 80287 operates on the same 16MHz clock as the 80286. It internally divides this clock by three.

The 80286 sends OP codes and operands to the 80287 through the bidirectional I/O port addresses OF8H, OFAH, OFCH. It also receives results through these same ports.

The coprocessor asserts the BUSY signal when processing an arithmetic, logarithmic, or trigonometric calculation. The WAIT instruction forces the 80286 to wait until the coprocessor is finished executing the calculation before it can retrieve the data. (Many numeric instructions have an implicit WAIT.)

There are six different error conditions that the 80287 can detect. If the corrsponding exception mask is not set, the 80287 will set its ERROR signal. In turn, this will generate a hardware interrupt (INT 13), and will latch the BUSY signal. The offending calculation remains in the 80287, so the 80286 can read the status and handle the error. The latched BUSY can be cleared by an I/O write to port 0F0H with D0 through D7 equal to 0. The 80287 can also be set to handle errors internally (using predefined results).

At power-up the BIOS detects the 80287 and enables hardware interrupt 13. The interrupt handler clears the latched BUSY signal, and transfers control to the NMI handler. The NMI handler should read the status of the coprocessor to determine if the NMI was caused by the 80287. If it was not, control should be passed to the original NMI interrupt handler.

Capability Extensions

By programming with the instruction set of the 80287 coprocessor the data types, registers, and instructions to the microprocessor are extended. The data types are expanded because the 80287 deals with these directly rather than employing a program sub-routine. The register space of the coprocessor is equivalent to the register space of the microprocessor, but it is organized as eight 80-bit registers. This register space allows constants and temporary results to be held in registers during calculations, thus reducing memory accesses and improving speed as well as system bus availability. The register space can be used as a stack or as a fixed register set. When used as a stack, operations are only on the top two stack elements.

SECTION 9. DISC DRIVES

The HP Vectra has two different internal hard disc drives as accessories: the HP45817A 40MB 5 1/4 inch disc drive and the HP45816A 20MB disc drive.

The HP Vectra PC is equipped with one internal flexible disc drive and has the capabilities to support another flexible disc drive. The flexible disc drives that are accessories to the HP Vectra PC are: the HP45811A 360KB Internal Flexible Disc Drive and the HP45812A 1.2MB Internal Flexible Disc Drive. The flexible disc controller subsystem is a component of the processor board.

The following illustration shows the drive installation possibilities for the HP Vectra PC drive cage.

HP Vectra Drive Cage




Figure 21

HP45811A 360KB Internal Flexible Disc Drive

The 360KB Internal Flexible Disc Drive can be purchased as an accessory to the HP Vectra (product number HP45811A). It is used to store formatted data on double-sided 5/14 inch flexible discs. It is easily identified by the asterisk molded into the faceplate just below the activity light. The flexible disc controller subsystem can support up to two flexible disc drives, either or both may be the 360KB internal flexible disc drive.

The drive can read and write on Double-Sided Mini-Discs (HP92190A or equivalent). Also, it can read and write to single-sided discs, however, excessive head wear results when single-sided discs are used. It is recommended that data from single-sided discs be copied to double-sided discs, then only the double-sided discs be used with the 360KB Internal Flexible Disc Drive.

The 360KB Internal Flexible Disc Drive chassis is 171mm wide x 41mm high x 207mm deep. It weighs 1.6kg and fits in either of the half-height disc drive cages. It draws a maximum of 19.8 watts from the power supply. Table 9.1 describes the performance of the 360KB Internal Flexible Disc Drive when properly installed in the HP Vectra PC.

Table 9 1

360KB Internal Flexible Disc Drive Drive

Performance

Formatted Capacity(MFM)	360Kb
Media type	HP92190A or equivalent
Track density	48 tpi
Tracks/surface	40
Sectors/track	8 and 9 valid
Bytes/sector	512
Track-to-track seek time	6 msec
Average access time	93 msec
Motor start time	500 msec
Rotation speed	300 rpm
Data transfer rate	250kHz

Hardware Interface

The 360KB Internal Flexible Disc Drive interfaces with the flexible disc controller (FDC) in two areas: the control interface and the DC power interface. The signals for operating the disc drive are generated through the flexible disc controller (FDC) section on the processor board. The 34-pin connector pin assignments and signal descriptions are given in Section 2. The following table defines the pins used in the DC power interface.

Table 9.2

DC Power Interface Pin Assignments

Pin	Signal Name
1	+ 12 Vdc
2	+ 12 Vdc return
3	+ 5 Vdc return
4	+ 5 Vdc

HP45812A 1.2Mb Internal Flexible Disc Drive

The 1.2MB Internal Flexible Disc Drive can be purchased as an accessory (HP product number 45812A). The flexible disc controller subsystem can support up to two of these dual-mode internal flexible disc drives.

The 1.2MB drive differs from the 360KB disc drive in three major ways: 1) the media on the 1.2MB drive rotates at 360 rpm, 2) the read/write gap is half the width of the 360KB disc drive, 3) it has two distinct read/write channels.

One of the read/write channels is optimized to transfer data to and from the media at 500kHz, the other channel is optimized to transfer data to and from the media at 300kHz. The 500kHz channel is designed to be used with HP92190X High-Capacity 96 tpi Discs. HP92190X is a high coercivity (approximately 650 Oersteds) media. When this drive is used with HP92190X media, 1.2MB of formatted data can be stored and read.

The 300kHz channel is designed to be used with HP92190A Double-Sided Double-Density Discs. Because the bit storage density of the HP92190A disc is not as high as HP92190X discs, when this media is used in the 1.2MB drive, the flexible disc controller enables the 300kHz channel and issues double STEP pulses to the drive. (Refer to Section 2 for detailed information on the flexible disc controller subsystem.) As a result, the 1.2MB Internal Flexible Disc Drive can format and write a Double-Sided Double-Density Disc in a similar way as the 360KB Internal Flexible Disc Drive. However, since the read/write gap is half as wide as the gap in the 360KB Internal Flexible Disc Drive head, the 360KB Internal Flexible Disc Drive and other similar drives cannot read the signal on these smaller tracks.

Media

Note the following when using the 1.2MB Internal Flexible Disc Drive:

- Use of HP92190X High-Capacity Discs will result in maximum storage capacity.
- HP92190X High-Capacity Discs are designed to be used only with the 1.2MB Internal Flexible Disc Drive. They will not work in the 360KB Internal Flexible Disc Drive.*
- The 1.2MB Internal Flexible Disc Drive can read and write data with HP92190A Double-Sided Discs. After being used in the 1.2 drive, the discs will not be able to be read or written on the 360KB Internal Flexible Disc Drive because of the narrower track.**

*Caution

The HP92190X High-Capacity Disc are designed to be used with the 1.2MB Internal Flexible Disc Drive. They will not operate in the 360KB Internal Flexible Disc Drive. Always format or write highcapacity disc with the 1.2MB Internal Flexible Disc Drive.

**Caution

A HP92190A Double-Sided Disc that has been formatted and written on by a 360KB Internal Flexible Disc Drive and then updated with the 1.2MB Internal Flexible Disc Drive will only be able to be read and witten on by a 1.2MB Internal Flexible Disc Drive after the update. Label the discs that have been updated by the 1.2 drive, so that they will only be used in the 1.2MB Internal Flexible Disc Drive.

Drive Performance

During a read command, the disc drive mode is automatically selected by the flexible disc controller after a formatted disc is inserted.

The chassis of the 1.2MB Internal Flexible Disc Drive is 171mm wide x 41mm high x 207mm deep. It fits into either of the two half-height disc drive cages. It draws a maximum of 19.8 watts from the power supply. Table 9.3 describes the performance of the 1.2MB Internal Flexible Disc Drive when it is properly installed in the HP Vectra.

1.2MB Internal Flexible Disc Drive

Drive Performance

	360KB Mode	1.2MB Mode
Formatted Capacity	360KB	1.2MB
Recommended Media	HP 92190A	HP 92190X
Track density	48 tpi	96 tpi
Tracks/surface	40	80
Sectors/track	8 or 9	15
Bytes/sector	512	512
Track-to-track seek time	6 msec	3 msec
Average access time	93 msec	93 msec
Data transfer rate	300kHz	500kHz
Motor Start time	500 ms	500 ms
Rotation speed	360 rpm	360 rpm

Hardware Interface

The 1.2MB Internal Flexible Disc Drive interfaces with the system in two areas; the control interface and the DC power interface. The signals for operating the disc drive are generated through the FDC section of the processor board. The 34-pin connector pin assignments and signal descriptions for the control interface is given in Section 2. The following table defines the pin assignments for the DC power interface.

Table 9.4

DC Power Interface Pin Assignments

Pin	Signal Name	Current Requirements
1	+ 12 Vdc	1.2 A (maximum)
2	+ 12 Vdc return	
3	+ 5 Vdc return	
4	+ 5 Vdc	0.9 A (maximum)

Hard Disc Subsystem

The HP45816A and HP45817A hard disc subsystem cards insert into slot seven of the backplane I/O slots. The disc controller is an intelligent subsystem using the 6809 processor to offload disc operations from the system processor. Its implementation uses the backplane I/O signals defined in Section 2 of this manual.

Hardware Interface

Interface to the system is through two registers: the control/status register, and the data register. Each port is connected to the 8-bit interface data bus. Each port is selected by a decoded address defined by the system.

The hard disc subsystem card occupies two address locations in the system I/O memory space. The selected lines for these registers are generated by the system address and IOR or IOW lines. One location addresses the write-only control register and the read-only status register, and the other location addresses the bidirectional FIFO data register.

The controller-to-system hardware interface is performed by programmable I/O. It interfaces with the system at software interrupt 13 BIOS level. Refer to the HP Vectra Technical Reference Manual Volume 2: System BIOS for detailed BIOS listings. The interface does not bottleneck the data transfer rate. The rate is determined by the speed of the system and the data rate of the disc drive.

Registers

The status register is accessed by system reads. It provides information to the system about the status of the hard disc controller card. Two of the bits indicate the protocol phase of the controller. The other bits of this register flag various conditions such as: the status of the last command, when a block of data is ready to be transferred, and when a command has been completed. This status register can be polled for programmed I/O applications.

The control register is a latch to which the system writes to inform the controller when to enter different phases of operation.

The data port is bidirectional and passes not only data, but command and status information also. To the system this data port appears to be a FIFO. The FIFO arrangement allows the system to read or write the data without handshaking each byte. The data register should be read or written to only during the appropriate command phases.

Memory

HP Vectra PC requires a system ROM and RAM on the hard disc subsystem card for the disc BIOS. These reside in 8 Kbytes of system memory space. The ROM occupies the first 6 Kbytes and the RAM the last 2 Kbytes.

The address of this 8 Kbytes block can be selected by the four switches on the subsystem card in the C0000 to DF000 hex range. The following figure shows the location of the switches on both the hard disc subsystem cards.

The jumpers are configured for the 20 Mbyte hard disc subsystem.

SW1, SW2, SW3, and SW4 Switch Locations




Figure 22

Switch settings for SW1, SW2, SW3, and SW4 which set the addresses are given in the following table.

Table 9.5

BIOS and I/O Address Switch Settings

Switc	h			BIOS Address	I/O Address
SW1	SW2	SW3	SW4		
0	0	0	0	C0000-C1FFF*	1F0
1	0	0	0	C2000-C3FFF*	320
0	1	0	0	C4000-C5FFF*	1F0
1	1	0	0	C6000-C7FFF*	320
0	0	1	0	C8000-C9FFF +	1F0
1	0	1	0	CA000-CBFFF	320
0	1	1	0	CC000-CDFFF	1F0
1	1	1	0	CE000-CFFFF	320
0	0	0	1	D0000-D1FFF	1F0
1	0	0	1	D2000-D3FFF	320
0	1	0	1	D4000-D5FFF	1F0
1	1	0	1	D6000-D7FFF	320
0	0	1	1	D8000-D9FFF	1F0
1	0	1	1	DA000-DBFFF	320
0	1	1	1	DC000-DDFFF	1F0
1	1	1	1	DE000-DFFFF	320

^{*} These are illegal address settings.

⁺ Factory default setting.

HP45816A 20MB Hard Disc Subsystem

The HP45816A 20MB hard disc drive chassis is 41.1mm high, 146.05mm wide, and 202.2mm deep. It fits in either of the half-height drive slots, however, the cabling is best managed when the hard disc drive is installed in the lower slot. The following table describes the performance of the HP45816A when installed in the HP Vectra PC.

Table 9.6

HP45816A Drive Performance

Formatted Capacity/Drive	21.09 Mbyte
Formatted Capacity/Surface	5 Mbyte
Formatted Capacity/Track	8,704 bytes
Formatted Capacity/Sector	512 bytes
Sector/Track '	17
Data Transfer Rate	5.0 Mbit/sec
Track-to-Track Seek Time	20 msec
Average Access Time	85 msec
Maximum Seek	205 msec
Latency	8.33 msec
Rotational Speed	3,600 RPM +/-1%
Recording Density	9,784 BPI
Flux Density	9,784 FCI
Track Density	588 tpi
Cylinders	606
Read/Write Heads	4
Discs	2
Recording scheme	MFM
Dissipation	15 watts typical

Drive-to-Controller Interface

The drive interfaces with the controller in three areas: the control interface, the data interface and the DC power interface. The disc drive receives control signals and transmits status signals over the J1/P1 connectors. Data signals are received and transmitted over the J2/P2 connectors. The DC power connector is J3 and it is a 4-pin AMP "Mate-n-Lock" connector.

HP45817A 40MB Hard Disc Subsystem

The HP45817A 40MB hard disc subsystem is available for fast access and high-capacity. The drive automatically retracts the read and write heads to a parking zone when powered off. This protects the disc against damage during handling or moving.

The chassis of the HP45817A is 82.55mm high, 146.05mm wide, and 203.2mm deep. It requires both of the lower half height drive slots. The following table defines the performance of the HP45817A when installed in the HP Vectra PC.

HP45817A Drive Performance

	10.05.14 . / 1. 0.00
Formatted capacity/drive	42.25 Mbyte (accessed as 2 20
İ ' '	Mbyte units)
Formatted capacity/sector	512 bytes
	'
Sector/Track	17
Data Transfer Rate	5.0 Mbit/sec
Track-to-Track Seek Time	10msec
Average Access Time	40msec
Maximum Seek	80msec
1	00000
Latency	8.33msec
Rotational Speed	3,600 RPM +/-1%
Recording Density	9,848 BPI
Flux Density	9,848 FCI
Track Density	960 tpi
	'
Cylinders	971
Read/Write Heads	5
Servo Heads	1
Discs	3
	MFM
Recording Scheme	
Heat Dissipation	24 watts typical

Drive-to-Controller Interface

The drive interfaces with the controller in three areas: the control interface, the data interface and the DC power interface. The disc drive receives control signals and transmits status signals over the J1/P1 connectors. Data signals are received and transmitted over the J2/P2 connectors. The DC power connector is J3 and is a 4-pin AMP "Mate-n-Lock" connector.

SECTION 10. MEMORY EXPANSION CARDS

For memory capabilities beyond 640 Kbyte. HP provides two memory expansion cards: the HP45973A 1/2 MB Memory Expansion Card which contains 512 Kbytes of RAM, and the HP45974A 1 MB Memory Expansion Card which supports 1024 Kbytes of RAM.

The memory expansion cards use 256K x 1 dynamic memory chips. The HP45973A 1/2 MB Memory Expansion Card contains 18 of these RAM chips (including parity). The HP45974A 1 MB Memory Expansion Card contains 36 of these chips.

The memory expansion cards, must be inserted into two connector 16-bit I/O slots. Table 2.4 and table 2.5 give the pin assignments for these connectors, and signal descriptions can be found in Section 2

Parity and Refresh

Memory data is parity-checked when accessed. If a parity error occurs, then a non-maskable interrupt (NMI) will be generated. The NMI can be cleared by writing to the memory expansion card where the parity error occurred.

Refresh of dynamic memory is controlled on the main system card. All memories using the ~ REFRESH line are refreshed at the same time

Clock Cycles

The memory expansion card operates from the 80286 microprocessor clock at a frequency of 8MHz. It takes three clock cyles (one wait-state) for memory access.

Switches

The address selection switches can be set so the memory expansion card can cover the entire 16 megabytes of system memory space in 512 Kbyte or 1024 Kbyte blocks. However, the processor board RAM is hardwired to the first megabyte of memory space. Therefore, address selection switches, SW1 and SW2, must be set to cover different blocks of the remaining 15 Mbyte memory address space. No two cards should be set to respond to the same address space.

The memory expansion cards must be configured to reside in sequential memory address within the system address space 100000 to FDFFFF hex. The first expansion memory address starts at 100000 hex. Configuration is done by setting the switches, SW1 and SW2. If more than one card is used, no gaps between memory are allowed. Switch settings for the HP45974A 1 MB Memory Expansion Card are given in figure 24, and switch settings for the HP45973A 1/2 MB Memory Expansion Card are given in figure 25.

This drawing shows the location of the switches on the memory expansion cards, HP45973A or HP45974A.

SW1 and SW2 Switch Locations




Figure 23

1 MB Memory Expansion Card Address Switch Settings




Figure 24

1/2 MB Memory Expansion Card **Address Switch Settings**




Figure 25

SECTION 11. SERIAL/ PARALLEL CARD

The HP Vectra supports an HP24540A Serial/Parallel Card. The HP24540A provides a serial port and a parallel port for external devices. The HP24540A card is inserted into one of the available I/O backplane slots. In this section the card will be described in two parts: the first part is the serial portion of the card, the second part is the parallel portion of the card.

The following diagram is a layout of the HP24540A. The positions of the jumpers and connectors are shown.

J1 and J2 Location




Figure 26

J1 is the address selective serial port, and J2 is the address selective parallel port.


Serial Portion of the Card

The serial portion of the HP24540A provides asynchronous communications at RS-232C levels. Other features include: a programmable baud rate of 75 to 19200 bps, character length of 5, 6, 7, or 8 bits, a stop bit of 1, 1 1/2, or 2, a parity bit, modem control signals, full double buffering, and automatic adding or deletion of start, stop, and parity bits.

Serial Jumpers

There is one serial jumper block on the HP24540A card. The physical jumper block represents two jumpers. The address select depends on the jumper configuration. This jumper can also be configured to inhibit the serial port. The following diagram shows the port selection by placing a jumper cap over the appropriate pins.

J1 Configurations



The address and interrupt of the serial port is defined in the following chart.

	Primary	Secondary
Address	3F8H	2F8H
Interrupt	4	3

Serial Port Interface to the System

The serial port uses an RS-232C connector type D9-pin male. The following table defines the pin assignments and signal descriptions for this connector.

Table 11.1

Serial Port Pin Assignments

Pin	1/0	Signal	Description
1	ĺ	CF	When low, it indicates the device has detected the data carrier.
2	1	BB	Rx data
3	0	BA	Tx data
4	0	CD	When active, it informs the device that the card is available to communicate.
5		AB	GND, ground
6	ı	CC	When low, it indicates the device is ready to establish the communications link in order to transfer data.
7	Ο	CA	When active, it informs the device that the card is ready to transmit data.
8	I	CB	When low, it indicates the device is available to receive data.
9	ļ	CE	When low, it indicates the device has a telephone ringing signal.

Registers

The card has 11 programmable registers that control the operation of the serial portion of the card. The system programmer may gain access or control any of the registers in the serial adapter through the 80286. The registers must be addressed before a read or write operation can take place. The following table defines the registers and their addresses.

Table 11.2

Accessible Registers

Address* Hex	Register
XF8	Transmit Buffer
XF8	Receive Buffer
XF8	Divisor Latch LSB
XF9	Divisor Latch MSB
XF9	Interrupt Enable Register
XFA	Interrupt Identification Register
XFB	Line Control Register
XFC	Modem Control Register
XFD	Line Status Register
XFE	Modem Status Register
XFF	Reserved

^{*}The X is substituted with the port selection number, a 3 for port 1, a 2 for port 2.

Transmit Buffer Register (XF8H)

This register contains the characters to be transmitted via the serial connector. Data bit 0, the least significant bit (LSB), is transmitted first and data bit 7, the most significant bit (MSB), is the last bit transmitted.

Receive Buffer Register (XF8H)

This register contains the characters received via the serial connector. Data bit 0, the least significant bit (LSB), is received first and data bit 7, the most significant bit (MSB), is the last bit received.

Bit 7 of the Line Control Register (XFBH) determines whether the Transmit Buffer Register or the Divisor Latch Register LSB is accessed, and whether the Interrupt Enable Register or the Divisor Latch Register (MSB) is accessed.

Divisor Latch Registers LSB and MSB (XF8H and XF9H)

The divisor latch LSB (XF8H) and the divisor latch MSB (XF9H) registers are used to control the baud-rate of the transmitted and received data.

The HP24540A has a clock of 1.8432MHz. This frequency can be divided by any divisor from 1 to 65,525 as set on the two divisor latches. The output (baud out) frequency is 16 times the baudrate.

The two divisor latches must be loaded to define the baud-rate before attempting to transmit or receive data. When either of the latches is loaded, a 16-bit baud-rate counter is immediately loaded to prevent long counts on the first load.

The following chart gives examples of loading the divisor latch registers to determine the baud-rate.

Baud	D	MSI		(XI		,		its	•	(F8	•		Bit		Ľ	SB
Rate	Divisor	7 6	_5	4	3		1	0	/	6	5	4	3	2	1	0
75	1536	0 0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
110	1047	0 0	0	0	0	1	0	0	0	0	0	1	0	1	1	1
300	384	0 0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
600	192	0 0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
1200	96	0 0	0	0	0	0	0	0	0	1	1	0	0	0	0	0
2400	48	0 0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
4800	24	0 0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
9600	12	0 0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
19200	6	0 0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Interrupt Enable Register (XF9H)

This register enables and disables the four interrupt signals of the HP24540A.

Bit	Data	Interrupt
0	1 0	Enable the received data available interrupt. Disable interrupt.
1	1 0	Enable transmitter holding register empty interrupt. Disable interrupt.
2	1 0	Enable the receiver line status interrupt Disable interrupt.
3	1 0	Enable the modem status interrupt. Disable interrupt.
4-7	0	Always.

When the enabled interrupt signal is received it activates the chip interrupt (INTRPT) output signal which is sent to the system. When all interrupts are disabled, the Interrupt Enable Register and the INTRPT output signal are disabled. The other registers are not affected.

Bit 7 of the Line Control Register (XFB) determines whether the divisor latch MSB or the Interrupt Enable Register is accessed.

Interrupt Identification Register (XFAH)

This register identifies the highest priority pending interrupt signal. When this register is addressed it inhibits the highest priority interrupt. No other interrupts are acknowledged until this inhibited interrupt is cleared.

Bit	Data	Definition
0	0	Interrupt pending.
1-2		Identifies the pending interrupt with the highest priority as in the following:
		Bit 1 2 Interrupt 1 1 Receiver line status 1 0 Received data available 0 1 Transmitter buffer empty 0 0 Modem status
3-7	0	Always.

The following table defines the interrupt priorities.

Table 11.3

Interrupt Priority

Interrupt	Priority	Interrupt Source	Clear Interrupt
Receiver line status	1	Overrun error or parity error or framing error or break (200mS space on receive data line).	Reading the line status register.
Received data available	2	Data available in receive buffer.	Reading the receive buffer register.
Transmitter buffer register empty	3	Data transmitted from transmit buffer.	Reading the interrupt identification register (if source), or writing to the transmit buffer register.
Modem status	4	CB, CC, CE or CF signal received.	Reading the modem status register.

Line Control Register (XFBH)

This register controls the format of the data communications.

Bit	Data	Definition
0-1		Specifies the number of bits in each transmitted or received character as in the following:
		Bit Character Length 0 1 in bits 1 1 8 1 0 7 0 1 6 0 0 5
2	0	One stop bit is generated or deleted in the data sent or received.
	1	1 1/2 stop bit is generated or deleted for 5-bit words. For a 6, 7, or 8-bit word, 2 stop bits are generated or deleted.
3	0	Disable parity bit. A parity bit is generated (transmit data) or deleted (receive data).
4	0 1	When bit 3 is 1, parity bits sent or checked odd. When bit 3 is 1, parity bits sent or checked even.
5	1	When bit 3 is 1, the parity bit is set 0 for even parity
	0	and 1 for odd parity. Stuck parity disabled.
6	1	Break bit. The transmit data line is set to the space state (0) and remains at that state regardless of the state of the output buffer register.
	0	Set-breaking is disabled.
7	1	Address selection bit. Set to gain access of the divisor latches of the baud-rate generator during a read/write operation.
	0	Reset to gain access of the receiver buffer register, the transmit buffer register, or the interrupt enable register.

Modem Control Register (XFCH)

This register controls the modem signals. It also allows the HP24540A to be set into diagnostic mode. In the diagnostic mode, transmitted data is received immediately. The receiver and transmitter interrupts and the modem control interrupts are fully operational, allowing the interrupts to be tested.

Bit	Data	Definition
0	1 0	Data terminal ready (CD) signal active. CD signal inactive.
1	1 0	Request to sent (CA) signal active. CA signal inactive.
2		Controls the \sim OUT1 signal from the controller chip. Can be 0 or 1.
3	1	Controls ~OUT2 signal from the controller chip. Enables INTRPT generated by the interrupt enable
	0	register. The \sim OUT2 output is forced inactive.
4	1	Enables the modem loopback feature (diagnostic test) as follows:
		 Receiver serial input is disabled.
		• Transmitter serial output is set to the active state.
		 The output from the transmitter shift register is looped back to the receiver shift register.
		 The four modem control inputs to the modem status register are disabled.
		 The four modem control outputs from the modem control register are internally connnected to the four modem control inputs.
5-7	0	Always.

Line Status Register (XFDH)

This register provides information on the data transfer. Bits 1 through 4 are error conditions that generate a receiver line status interrupt. This register is not to be written to.

Bit	Data	Definition
0	1	Set when a complete incoming character has been received and transferred into the receiver buffer register.
	0	Reset by reading the data in the receiver buffer register or writing 0 in it.
1	1	Indicates that data in the receive buffer register was not read by the processor before the next character was transferred into the register, thereby erasing the previous character.
	0	Reset when the 80286 reads the Line Status Register.
2	1 0	Detection of a parity error. Reset when the 80286 reads the Line Status Register.
3	1	Framing error has occured, character does not have a valid stop bit.
	0	Reset when the 80286 reads the Line Status Register.
4	1	The received data line was at a space state (0) for longer than a transmission time of a complete data character. (Including start, data, parity, and stop bits.)
	0	Reset when the 80286 reads the Line Status Register.
5	1	Set when a character is transferred from the transmit buffer register to the transmit shift register indicating the card is available to transmit another character.
	0	Reset when the next character is written into the transmit buffer register.
6	1	Transmit buffer register and transmit shift register are empty.
	0	Reset when either register contains a character.
7	0	Always.

Modem Status Register (XFEH)

This register provides information on the current state of the control lines from the modem or device.

Bit	Data	Definition
0	1 0	Set if clear to send signal (CB) input changes state. Reset when the Modem Status Register is read.
1	1 0	Set if data set ready (CC) input changes state. Reset when the Modem Status Register is read.
2	1	Set when the ring indicator (CE) input changes from low to a high state.
	0	Reset when the modem stauts register is read.
3	1	Set if the received line signal detector (CF) input changes state.
	0	Reset when the Modem Status Register is read.
4	1	Set when the CB input is active. However, if the modem loopback is enabled, this bit is equivalent to CA of XFCH (bit 1).
	0	Reset when the CB input is inactive.
5	1	Set when the CC input is active. However, if the modem loopback is enabled, this bit is equivalent to CD of XFCH (bit 0).
	0	Reset when the CC input is inactive.
6	1	Set when the CE input is active. However, if the modem loopback is enabled, this bit is equivalent to ~OUT1 of XFCH (bit 2).
	0	Reset when the CE input is inactive.
7	1	Set when the CF input is active. However, if the modem loopback is enabled, this bit is equivalent to OUT2 of XFCH (bit 3).
	0	Reset when the CF input is inactive.

Serial Port Cables

There are three cables available for connecting the serial port to a device. These cables are:

- The HP24542M serial US/European modem cable
- The HP24542G serial printer cable. (male/male)
- The HP24542H serial printer cable. (male/female)

The HP24542M serial (RS-232C) US/European modem cable, female 9-pin to male 25-pin, has the following pin assignments. Signal descriptions are defined in table 11.1 in this section.

Table 11.4

HP2452M Serial US/European Modem Cable Pin Assignments

Card Side Pin	Signal	Device Side Pin
1	CF	8
2	BB	3
3	BA	2
4	CD	20
4 5 6	AB	7
6	CC	6
7	CA	4
8	CB	5
9	CE	22
	AA (cable shield)	1

The HP24542M serial (RS-232C) printer cable, female 9-pin to male 25-pin) has the following pin assignments.

Table 115

HP24542G and HP24542H Serial Printer Cables Pin Assignments

Card Pin	Side	Signal	Device Side Pin
1 2 3 4 5 6 7 8	}	CF BB BA CD AB CC CA CB	4 2 3 5-6 7 20 8
	,	AA (cable shield)	1

Parallel Portion of the Card

The parallel portion of the card provides a parallel port to attach devices that accept eight bits of parallel data at standard TTL levels. It includes programmable printer control such as: automatic initialization, printer select, auto linefeed, and data strobe.

Parallel Jumpers

There is one parallel jumper block on the HP24540A card. The physical jumper block represents two jumpers. The address select depends on the jumper configuration. One jumper selects the address and the other jumper selects the interrupt being used. The following diagram shows the port selection by placing a jumper cap over the appropriate pins.




Figure 28

The following chart defines the addresses and interrupts for the parallel port.

	Primary	Secondary
Address	378H	278H
Interrupt	7	5

Parallel Port Interface to the System

The parallel port uses an RS-232C connector type D25-pin female. The following table defines the pin assignments and signal descriptions for this connector.

Table 11.6

Parallel Port Pin Assignments

Pin	I/O	Signal	Definition
1	0	~ STROBE	Data strobe
2 3 4 5 6 7 8	00000000	D0	Data bit 0
3	O	D1	Data bit 1
4	O	D2	Data bit 2
5	O	D3	Data bit 3
6	O	D4	Data bit 4
7	O	D5	Data bit 5
8	O	D6	Data bit 6
9	0	D7	Data bit 7
10	ı	~ ACK	Printer has processed the
			received character.
11	1	BUSY	Printer is busy and will not
			accept more data.
12	1	PE	Printer detects end of
			paper.
13	l_	~ SLCT IN	Printer select.
14	0	~ AUTO FD	Printer to perform a
			linefeed after a line is
			printed.
15	ı	~ ERROR	Printer has encountered an
			error.
16	0	~ INIT	Initialize printer.
17	O	~ SLCT IN	Set low to enable the
			printer to accept data.
18	_	GND	Ground
19	1	GND	Ground
20		GND	Ground
21		GND	Ground
22 23	/	GND	Ground
23		GND	Ground
24)	GND	Ground
25		GND	Ground

Registers

The card has three programmable registers that control the operation of the parallel portion of the card. The system programmer may gain access or control any of the registers in the parallel adapter through the 80286. The registers must be addressed before a read or write operation can take place. The following table defines the registers and their addresses.

Table 11.7

Accessible Registers

Address* Hex	Register
	Data Buffer Register Printer Control Register Printer Status Register

Data Buffer Register (X78H or X7CH)

This register contains the data character. Reading from this address causes the character to be read by the card. Writing to this address causes the character to be transmitted via the parallel connector.

^{*}The X is substituted with the appropriate port selection number, a 3 for port 1, a 2 for port 2.

Printer Control Register (X7A to X7E)

This register controls the printer signals.

Bit	Data	Definition
0	0	Generates an active high STROBE signal for a minimum of 500nS. The STROBE signal clocks the data from the parallel port into the printer. The valid data must be present a minimum of 0.5uS before and after the STROBE signal. STROBE inactive.
1	1	Generates the AUTO FD signal. AUTO FD inactive.
2	0 1	Generates the \sim INIT signal for a minimum of 50uS. \sim INIT inactive.
3	1 0	Generates the \sim SLCT IN signal. SLCT IN inactive.
4	1	Enables the IRQ when the \sim ACK input signal changes from true to false. Disable IRQ.
	U	DISABLE INC.
5-7	0	Always.

Printer Status Register (X79H or X7D)

This register provides information on the control lines from the printer.

Bit	Data	Definition
0-2	0	Always.
3	0	The \sim ERROR input is active.
4	1	The SLCT input is active.
5	1	The PE input is active.
6	0	The ~ACK input is active.
7	0	The BUSY input is active.

Parallel Port Cable

Cable HP24542D is available to connect the parallel port to a printer.

The HP24542D parallel cable (male 25-pin to Amphenol 36-pin) has the following pin assignments. Signal descriptions are defined in table 11.6 in this section.

Table 11.8 **HP24542D Parallel Cable Pin Assignments**


Card Side	Signal	Device Side Pin
Card Side Pin 1 2 3 4 5 6 7 8 9 10	Signal STROBE D0 D1 D2 D3 D4 D5 D6 D7 ~ACK	Device Side Pin 1 2 3 4 5 6 7 8 9 10
11 12 13 14 15 16 17 18-25	BUSY PE SLCT ~ AUTO FD ~ ERROR ~ INIT ~ SLCT (output) GND	11 12 13 14 32 31 36 19-30

SECTION 12. SCHEMATICS

The following are schematic drawings of:

- Processor Board (45935-60001)
- Processor Extension Card (45935-60002)
- Multi-Mode Video Adapter Card (45981-60001)
- Memory Expansion Card (45974-60001)
- Serial/Parallel Adapter Card (24540-60001)

The drawings for the I/O cards are independently numbered. Lines that continue to or from other pages have the preceding or following page number referenced on that line.



CTRLBUS A (17: 23) DBUS D (0: 15) ABUS A (0: 23) CONTROL STATE MACHINE CHIP SELECTS SBUFF ERS CSBUS SDBUS SD (0: 15) SABUS PD (0: 15) PABUS PBUFF ERS SA (0: 19) PCTRLBUS CTALBUS FL0PPY MEMORY BA CKPLANE DRQBUS

DRQ (0: 3) , DRQ (5: 7)

"DA CKBUS

"DA CK (0: 3) , "DA CK (5: 7)

IRQBUS

IRQ (3: 7) , IRQ (9: 12) , IRQ (14: 15) "DY CK5 1 OF 25 7/8/85 REV A PROCESSOR BOARD 45935-60001 BLOCK DIAGRAM

9,10,11,19 *RESET CTALBUS LSA0 7 74LS125 1 U310 ENAS 20 13_{U811} SYSCLK 3,4,9,10 SYSCLK 9 PROCCLK R14 31.8 4,7,9 CPUHLDA "PROCCLK ALTALE -PAO, PBHE 7,8 10 REFRESH PBHE -ARDY 9 PAL 16L9 74AS174 WSLOW <u>05</u> 8 15 F5 13 AIOM

7 16 17 12 "CONV
11 19 31 18 "END_CYC ♦ END_CY C JU2 4 WAIT STATES 6 FSYS18
3 10CS18 4,9,10 RESET 74AS02 5 WAIT STATES CONVAO SYSCLK U611 ♦ "RESET *ARDYEN 74AS08 4,5,9 DMS "RES_OWS 2 OF 25 718185 REV A PROCESSOR BOARD 4 5935-600Q1 "PROCCLK MOIA CONTROL STATE MACHINE

PUJ ~MEMW 4,5,6,9,10 "MEMR 4,5,6,9,10 SBHE 4,5,7 ت کمان کار اور ا و خلال القار العام ا IRG (10: 12), IRG (14: 15) 10 CON 3 B 1000038 C3 LA23 C3 LA22 "DACKO, "DACK (5: 7) DACK_B IRQ10 D3 IRQ11 D4 IRQ12 D5 IRQ15 D6 IRQ10 D3 3 FY55 IRQ11 D4 C4 LA21 IRG11 D4 C4 LA21 IRQ11 D4 C4 LA21 IRG11 D7
IRG12 D5
IRG15 D6
IRG14 D7
"DACKO D8 DRG0, DRG (5: 7) IRQ12 D5 IRQ15 D6 C5 LA20 C8 LA19 C7 LA19 IRQ12 D5 C5 LA20 C5 LA20 C5 LA20 IRQ15 D6 C8 LA19 CB LA19 CB LA19 IRG14 D7 "DACKO D9 C7 LA19 4,5,10 C7 LA18 IRQ14 D7 C7 LA18 IRQ14 D7 DACKO DB C9 LA17 CB LA17 C9 LA17 "DACKO D9 CB LA17 DRGO DS DRGO DS DAGO D9 "DACK5 D10 DRQ5 D11 "DACK5 D10 "DACK5 D10 C11 SD9 C11 SD9 C12 SD9 DRQ5 D11 C11 SD9 C12 SD9 DRQ5 011 C11 SD9 DRGS 011

"DACK8 012

DRG8 013

"DACK7 014

DRG7 015 DACK8 D12 DRG8 D13 DACK7 D14 DRG7 D15 DACK6 D12
DRG6 D13
"DACK7 D14
DRG7 D15 C13 SD10 DRQ6 013 C13 SD10 C13 SD10 C13 SD10 C14 SD11 C15 SD12 C18 SD13 C17 SD14 C14 SD11 C15 SD12 C18 SD13 C17 SD14 C18 SD15 C14 SD11 "DACK7 D14) C14 SD11 C15 SD12 C18 SD13 C17 SD14 C18 SD15 C15 SD12 C18 SD13 C17 SD14 C19 SD15 DRQ7 015 C18 SD15 IOCON38 IOCON38 C2 LA23 C3 LA22 IRG10 D3 C3 FY55 IRQ10 D3 C4 LA21 IRG11 D4 C4 LA21 IRQ11 D4 IRG11 D4
IRG12 D5
IRG15 D6
IRG14 D7
"DACKO D9 65 LA20 C5 LA20 IRQ12 D5 IRG15 D8 IRG14 D7 DACKO D8 CB LA19 C7 LA19 CB LA19 C7 LA18 C9 LA17 C9 LA17 DRGO DJ C10 C11 SD9 C12 SD9 C13 SD10 C14 SD11 C15 SD12 C16 SD13 C17 SD14 C19 SD15 "DACK5 D10 DRQ5 011 "DACKS D12 C12 SD8 "DACKS D12 DRG6 D13 C13 SD10 DRQ6 013 "DACK7 D14 C14 SD11 "DACK7 D14 DR07 D15 DAG7 015 C15 SD12 C18 SD13 T D18 C17 SD14 019 C19 SD15 019 3 OF 25 718185 REV A PROCESSOR BOARD 45935-60001 BACKPLANE

P3, 8 P3, 10 P3, 11 P3, 12 P3, 13 P3, 14 P3, 15 P3, 18 P3, 17 P3, 19 P3, 19 P3, 1 P3, 2 P3, 3 P3, 4 P3, 5 P3, 8 P3, 7 BAT 18 11 RTRN ~120 PFAIL 18 5,6,7,8,11 683 22UF 22UF 22UF 22UF 3,5,6,7,8,11 TC10 TC19 Tc53 Tc4 SD (0: 7) SA (0: 19), SBHE, SD (0: 7) BACKCTRLBUS RN2 10K 10 CON 82 10CON83 10 CON 82 A1 "IOCHCK A2 SD7 A1 ~IOCHCK A1 TIOCHCK 1,5,9,10 SYSCLK RESETDRY B2 A2 SD7 A2 SD7 A2 SD7 RESETDRY B2 RESETDRY B2 A3 SD8
A4 SD5
A5 SD4
A6 SD3
A7 SD2
A9 SD1
A9 SD0 A3 SD6 A3 SD6 **LEGA** A4 SD5 B4 B5 A4 SD5 LEGA A5 SD4 A6 SD3 A7 SD2 A8 SD1 A9 SD0 A5 SD4 IRQ_B 3,5,18
IRQ (10: 12) , IRQ (14: 15) AS SD3 DRG2 A6 SD3 A7 SD2 DRG2 A7 SD2 AB SD1 88 A9 SD1 OWS 3,5,10 DACK (0: 3) , "DACK (A9 SDO A10 IOCHRDY A9 SD0 "SMEMW B11 A10 IOCHRDY A10 IOCHRDY 4₇ B10 ♦ 810 A10 IOCHRDY "SMEMN B11 A11 AEN A11 AEN A11 AEN "SMEMW B11 "SMEMW B11 3.5.10 A11 AEN DRQ_B 3,5,10 DRQ (0: 3) , DRQ (5: 7) "SMEMR B12 A12 SA19 "SMEMR B12 A12 SA19 "SMEMR B12 "SMEMR B12 A12 SA19 A12 SA19 ~10W ~IOW A13 SA19 ~IOW ~10W B13 ~10A B14 B13 B13 A13 SA18 A13 SA18 A13 SA18 DRGO, DRG (5: 7) ~10A B14 A14 SA17 AO1 B14 A14 SA17 A14 SA17 A14 SA17 3,5,18 IRGBUS
IRG (3: 7), IRG (9: 12), IRG (14: 15) BACKCTALBUS 5 **DACK3 B15
DRG3 B18
**DACK1 B17 "DACK3 B15 A15 SA16 "DACK3 B15 A15 SA16 A15 SA18 "DACK3 B15 A15 SA18 DRG3 B16 "DACK1 B17 DRG3 816 A18 SA15 A18 SA15 A16 SA15 DRG3 B16 A18 SA15 A17 SA14 "DACK1 B17 A17 SA14 A17 SA14 "DACK1 B17 A17 SA14 DRG1 B19 "REFRESH B19 A18 SA13 DRG1 818 A18 SA13 DRQ1 B19 "REFRESH B19 A18 SA13 DRG1 B18 "REFRESH B19 A19 SA13 3,5,9,10 A19 SA12 A20 SA11 A21 SA10 "REFRESH B19 A19 SA12 A19 SA12 A19 SA12 "REFRESH 819
SYSCLK 820
IRQ7 821
IRQ6 822
IRQ5 823
IRQ4 924
IRQ3 825
"DACK2 828 CTRLBUS SYSCLK B20 A20 SA11 SYSCLK B20 SYSCLK B20 A20 SA11 A20 SA11 3,5,9,10 A21 SA10 A22 SA9 A23 SA8 A24 SA7 A21 SA10 A22 SA9 A23 SA9 A24 SA7 A25 SA8 IRQ7 B21 IRQ7 IRQ7 B21 A21 SA10 VSS 2VB IRQ8 IRQ5 IRQ4 IHG8 BSS IBG8 855 122 SA9 SBHE 3,5,7 A23 SAB IRQ5 823 IRQ5 823 123 SAB RN1 300 A24 SA7 IRQ4 824 IRQ4 824 A24 SA7 2,5,9 DHS A25 SA8 A26 SA5 A27 SA4 A28 SA3 A29 SA3 125 SAB IRG3 825 "DACK2 828 IRG3 B25 IRG3 B25 A25 SAB A28 SA5 "DACK2 B28 A28 SA5 "DACK2 B26 A28 SA5 10 REFRESH A27 SA4 A28 SA3 A28 SA2 T_C A27 SA4 T_C A27 SA4 A28 SA3 BALE B29 BALE B29 128 SA3 T_C 4,12,19 128 SA2 T B29 T 829 129 SA2 A30 SA1 A30 SA1 A30 SA1 A30 SA1 B31 1 A31 SA0 A31 SA0 B31 A31 SA0 A31 SA0 74ALS244 11 RES 2 1A1 1Y1 18 AEN 4 1A2 1Y2 18 RESETDRV 6 1A3 1Y3 14 BALE 8 1A4 1Y4 12 HLDA 17 KLS
18 K2
13 F_C
EFJ
CSYNC
4 RDY1
3 AEN1
RDY2
7 AEN2
15 ASYNC 74ALS112 1,7,9 CPUHLDA 2 8,9,10 RST 10 R11 31.8 C24 TC32 11A4 1Y4 U110 11 2A1 2Y1 9 13 2A2 2Y2 5 15 2A3 2Y3 3 18 26 14.318MHZ PCLK 4 OF 25 718185 REV A CLK L "MEMN "SMEMW RDY 3 "MEMR "SMEMR PROCESSOR BOARD 45935-60001 BACKPLANE

4,6,7,11 BA CKADBUS SA (0: 19) , SBHE, 3D (0: 7) BA CKSA_BUS 4,6,7,11 4 BACKCTPLBUS 10 CON 82 A1 TIOCHCK TA1 "IOCHCK RESETDRY B2 A2 SD7 RESETDRY B2 A2 SD7 RESETORY 82 A2 SD7 A3 SD8 A3 SD6 A4 3D5 A4 SD5 IRGS 84 A4 SD5 IRGS A5 SD4 A6 SD3 A7 SD2 A9 SD1 A5 SD4
A6 SD3
A7 SD2
A9 SD1
A9 SD0
A10 IOCHRDY A5 SD4 A6 SD3 A7 SD2 A8 SD1 A9 SD0 A10 IOCHRDY A11 AEN DRG2 A9 SDO A10 IOCHADY A11 AEN ማር <u>B10</u> "SMEMW B11 "SMEMN B11 "SMEMR B12 A11 AEN "SMEMW B11 "SMEMR B12 A12 SA19 A12 SA19 A12 SA19 "SMEMA B12 "IOW 813 "IOW B13 A13 SA18 ~10W B13 A13 SA18 A13 SA18 "IOR 814 ~10A B14) A14 SA17 A14 SA17 A14 SA17 *DACK3 B15 DRQ3 B16 *DACK1 B17 "DACK3 B15 A15 SA16 "DACK3 B15 A15 SA18 A15 SA18 A18 SA15 A17 SA14 A18 SA13 A19 SA12 DRQ3 818 A18 SA15 DRG3 816 A16 SA15 "DACK1 B17 A17 SA14 "DACK1 B17 A17 SA14 DRG1 819 DAG1 B19 "REFRESH B19 A19 SA13 A19 SA12 DAG1 818 A18 SA13 "REFRESH B18 "REFRESH B19 A19 SA12 A20 SA11 A21 SA10 SYSCLK B20 SYSCLK B20 A20 SA11 A20 SA11 SYSCLK B20 IRQ7 821 IRQ6 822 IRQ5 823 IAG7 821 A21 SA10 IRQ7 A21 SA10 IRIG 821
IRIGS 822
IRIGS 823
IRIGG 824
IRIGG 825
"DACK2 828
T_C 827
BALE 829 A23 SA9 122 SA9 IRG8 822 A22 SA9 A23 SA9 IRQ5 823 A23 SA8 A24 SA7 IRQ4 824 A24 SA7 IRQ4 824 A24 SA7 A25 SA8 IRG3 825 A25 SAB IRG3 825 A25 SAB A28 SA5 A27 SA4 A28 SA3 A28 SA2 A30 SA1 _DVCK5 858 A28 SA5 "DACK2 828 A28 SA5 A27 SA4 A28 SA3 A28 SA2 A30 SA1 A31 SA0 A27 SA4 A28 SA3 A28 SA2 A30 SA1 A31 SA0 T_C 827 BALE 829 T_C 827 B29 B30 A31 SA0 <u>B31</u> 4 ______03c__ 5 OF 25 718/85 REV A PROCESSOR BOARD 45935-60001 BACKPLANE

4,5,7,11 BA CKSA_BUS
SA (0: 16) . SBHE 4,7, LABUS LA (17: 23) SD1 SD2 SD3 SD 4 SA 4 SD5 SD10 SD11 SD12 SD13 SA14 SD14 SA15 SD15 SA16 SBHE LA17 28 "MEMW 3,4,5,9,10 28 MEMR 3,4,5,9,10 LA19 LA19 LA20 LA21 LA22 LA23 67 REFRESH 48 FROMEN 50 "LROMEN 51 ECASEN 60 F16 61 FSYS18 62 "LMEG 64 PERR 65 RAST 58 TESTRAM DIP V0B10070 6 OF 25 718185 REV A PROCESSOR BOARD 45935-60001 EXTENSION CONNECTOR

SABUS 4,5,6,11 SDBUS 4,5,6,11 9 DBUS D (0: 15) SD 2 SD 3 SD 4 SD 5 SD 8 SD 7 9,10 A (1: 23), BHE ABUS 5 74AS10 4 3 21 J I R 22 S J A 23 C J A 2 S A J 1 C A J SA 4 A.5 A.6 SA5 U515 SA 6 SA 7 A7 SAB U112 4,9 ______ALE__ 74ALS245 U313 SD9 SD10 SD11 SD12 SD13 SD14 SD15 2,4,9 CPUHLDA 74ALS573 D12 D13 D14 D15 SA10 SA11 SA12 A11 A12 A13 A14 A15 SA13 10 74AS10 SA14 74ALS04 SA15 SA18 U513 U217 FW50 SD9 SD9 SD10 SD11 SD12 SD13 SD2 SD3 SD4 SD5 SD6 SD7 LA19 LA17 LA (17: 23) 3,6 SD14 11 SD15 2 — "HI2LO 74ALS573 SA19 SA17 SBHE 3 10K SM_"10 "LROMEN F 7 OF 25 7/8/85 REV A PROCESSOR BOARD 45935-60001 SBUFFERS

SABUS 4,5,6,7,11 SA (0: 19) , SBHE PCTRLBUS 2 1A1 1Y1 18 4 1A2 1Y2 18 6 1A3 1Y3 14 1 1A4 1Y4 A19 SA19 SA19 CTRLBUS 11 2A1 2Y1 7 13 2A2 2Y2 5 17 2A3 2Y3 5 17 2A4 2Y4 3 26 "MEMR ~PDIR 74ALS243 "IOW SDBUS SD (0: 15) 3,4,5,6,7,11 "PDIR N35 PBHE SAS 2 A1 B1 19 PAS 3A10 3 A2 B2 16 PA11
SA11 4 A3 B3 B3
SA13 6 A5 B5 SA14 7 A6 B6 SA15 B A7 B7 SA16 B A7 B7 B7 SA16 B A7 B7 SA16 B PDBUS 10,18,19 81 19 PD0 82 17 PD1 83 15 PD3 84 14 PD4 85 13 PD5 86 12 PD8 87 11 PD7 "PDIR SD 4 SD 5 SD 6 SD 7 U13 ~PDIR 12,7 74ALS04 5 B 74ALS04 ACK ___ 9,18 TINTA 9 9 U217 74551 11 74ALS27 U115 718185 REV A PROCESSOR BOARD 45935-60001 9,10,18,19,20 PABUS
PA (0: 16), PBHE **PBUFFERS**


2,7, CNTLOFF ATM1 SM_~10 74AS00 1000 11 10 10K 10K 10K 5 RN2 10K 8 U510 8 10K 2 10K 2 10K 6 ______F18__ DEN 13 74ALS27 10 6 ECASEN CTRLBUS ~MEMR ~MEMW ALE 11 16,18 PON 5 RN3 10K 74ALS04 U217 RES SPARE RESET 2,4,10 6 F/C RST 10 17 ARDYEN RDY 13 ARDYEN PCLK PROCCLK 2 19 _____RC 3RDY 7 4ALS7 4 ________19 18 ³U25 ³U117 ABUS 7,10 74ALS04 12 13 T.047 众 10 RST CLK D1 D2 D3 D4 D5 D8 D7 D9 2,3,4,10 SYSCLK A1 PABUS 8,10,18,19,20
PA (0: 4) 9 3Y 3B 14 4A 13 4Y 4B 1 6 9 15 PA2 P.B D11 AD10 21 20 AD11 19 AD12 18 AD13 17 A10 D12 A11 D12 | B D13 D13 7 4,8,10 D14 D15 A13 A14 PA3 BUSY : ERROR 28 "PIW RN3 10K PEREG M_~10 7 **◇**---~cs297 **△**"INTA DBUS D (0: 15) 7 RESET T_____J V317 9 OF 25 7/8/85 REV A "ERROR RN3 10K PROCESSOR BOARD 2,4,7 CPUHLDA 45935-60001 CPU

8 "REFRESH 4, 5 74LS125 11 / 12 DMA18 74ALS74 A (17: 23) BUS REFDET 74LS125 74ALS04 PA18 V 65 PDBUS PD (0: 7) U713 REFRESH 74ALS573 74LS125 1 DACKO PA15 PAB PA15 PA14 10 174 74LS590 PA14 PA13 PAO PD4 PA12 PD4 PA13 7 4ALSO 8 "DACK2 PA1 PD3 PA11 PD3 PA12 PD2 PA10 PA2 PA11 39 RS3 MA2 2 "HLDA9 39 37 37 35 RS1 MA1 35 4 RS9 MA9 2 7 PD2 PD1 PD0 PA.9 PAG PA10 PA9 PA3 PA 4 PAS PA5 74ALSOB 12 "DACK3 PAB 10 CCLR OH "RESET PA7 4) CS 5) STR 8 R V II 3, 7, 8, MASTER U71 U72 13 74ALS10 74ALS04 2, 9, 11, 19 i 2 U45 8 74ALS10 B AEN18 HLDA 5 74ALS10 RESET DCLK "INTA 10 J0 19 HRQ 11 J1 12 DHLDA 8237A 8237A "PIW "DMR U84 HEHR O "PMW DREG 4 16 ARREG 13 q0 19 RW 19 RW 17 ADREQ 17 ADREQ 17 ADREQ 17 ADREQ 17 ADRE 17 Q4 15 RAE 9 74ALS00 DRDY DRDY TIMER1 5 "HRODIS 6 PD7 21 PD8 22 PD5 23 PD4 28 PD9 28 PD2 28 PD1 29 PD1 29 PD0 30 PD9 30 PD9 30 RDY PA7 IOCHADY 7 DAST 8 15 PA 8 PA 5 PA7 PD4 PD3 PD2 PD1 PD0 PA 6 PA 5 PA 4 PA3 2, 3, 4, 9 PA 4 n33 PA2 PAG TIMER1 1 PA2 PA1 PA1 PAO ~POIR DRQ7 DRQ8 DRQ5 18 JRQ3 JACK3 0.5 "DACK 17 JRQ2 JACK3 0.4 "DACK 18 JRQ1 JACK3 0.4 "DACK 19 JRQ1 JACK3 0.4 "DACK 19 JRQ2 JACK3 0.5 "HLDA9 10 HRQ ADSTJ 9 HLDA AEN ~DACK7 "DACK8 TEST 4,8 HAGB PAL18R8

19 19 19 19 PMR


2 19 12 "PMRE" "DA CKBUS DA CK (0: 7) ~DMA 16 DROY DRG (0: 7) , HRG9 BN4 10K "PDIR 15 DREG POCTRLBUS 7 4ALS0 4 18 DMRE 3, 4, 5 HLDA8 17 N.C. 74ALS00 14 RSTCLKI EN4 10K AST CLK 10 OF 25 7/9/95 REV A PABUS 8, 9, 18, 19, 20
PA (0: 18), PBHE "CSP6 " CSD1 6 ~ CSD8 PROCESSOR BOARD CS B 20 CSD16, CSD9, CSP6 45935-60001 CTALBUS (COMPONENT)

9,16,18 2,9,10,16,19 **RESET DIGITAL ANALOS 8,16 PDIA 10,16 DACK2 FSI GBUS 10,16 _______DRG2 (SHEETS 16,17) (SHEETS 12,13,14,15) 4,17 S12M 7/8/85 REV A PROCESSOR BOARD 45935-60001 Floppy block digram



550 BNB RN8 1 C90 220 7 .33UF 220 BN8 12 PHASERST AGND R33 1.74K 8 OBENS 1 2 U1215 U1215 R35 **B35** 74ALS74 470 3.49K ♦ DELRO 4.00K CR14 CR13 ____ CR12 R34 470 74ALS74 DRST1 1
DRST2 2
K2CLK 3
K1CLK 4
SEL2 5
SEL1 8 "PUMP_DOWN 14 13 U1215 U1014 X1 CLK PHASE DETECTOR 220 RN8 550 BM8 X2CLK 12 MCLK_2 74ALS74 A GND A SND CHARGE PUMP 7/8/85 REV A PROCESSOR BOARD 45935-60001 FLOPPY-ANALOG 2 12,14,15,16

5VA 5VA 683 PLL FEEDBACK JUMPER
[1 SHUNT ON A 2PIN HEADER)
[OUT-OPENLOOP, IN-CLOSEDLOOP)
[OUT-ADJUST VCO, IN-NORMAL) , 33UF R31 C85 74L3829 R44 1.21K JUMPER 8 VCOCLK 14 FRQ2 RN62 . 1UF R29 4.75K U1210 → CR10 692 470PF VCO ___ C96 R 43 475 T .33UF 4.75K 693 . 33UF 683 A SND A GND A GND A 6ND A GND A GND 8-50PF A GND LOOP FILTER BUFFER AMPLIFIER 74ALS04 5 F 8 D1 (VCOSEL) 12,13,15,16 FSI SBUS VCOCLK_2 13 VCOCLK_4 13 VCOCLK_8 13 120 683 **CB**5 . 33UF 22UF 5.6UH ACO DIAIDEM A SND A SND A SND 7/8/85 REV A PROCESSOR BOARD 45935-60001 FLOPPY-ANALOG 3



74L314 74LS125 CHANGE "DISK CHE PUBB ADDRESS RANGE SELECT JUMPER T 1 RN8 8 2.2K 13 U109 E3 TO E2-3FX, E2 TO E1-37X R40 HPMOTEN R41 JUMPER2 "MOTEN3 PAL16L8A 74ALS174 3 1D 10 5 6 2D 20 7 11 3 4D 40 10 13 5D 50 15 1 4 8D 60 15 FSI 6BUS 12,13,14,15 PU3A FLOPPY ENABLE JUMPER -⟨> JP2 SAB 4 SAB 4 SAB 5 SAB 6 SAB 6 SAB 7 SAB 7 SAB 7 SAB 7 SAB 7 SAB 8 SAB 7 SAB 8 SAB 7 SAB 8 SAB 8 SAB 7 SAB 8 SAB 7 SAB 8 SAB 7 SAB 8 SAB 7 SAB 8 SAB 8 SAB 7 SAB 8 SAB 8 SAB 8 SAB 7 SAB 8 SAB 7 SAB 8 SAB 8 SAB 7 SAB 7 SAB 7 SAB 8 SAB 7 EE TO EC-ENABLE JUMPER2 EC TO ED-DISABLE N.C. 13 REDWR "REDWR CUR 11 🗩 "READ AN 8 8 RDIN U915 74ALS00 2.2K "CNTRLSTB "INSTB 10 74LS39 11 BDEN 2 74ALS04 _DV CK5 11 *D\$1 SA1 4 SA0 5 "BAD "BWR U910 U1015 F4 13 FCS 74ALS174 74L538 74ALS00 *D52 FD3 FD4 FD5 U915 74LS39 11 TOW, "10R "MOT EN1 ¹ ♦ PU "MOT EN2 RN1 DRIVEBUS "RESET 11 300 "WRITE DMA EN U915 "DIR 19272A 13 74L538 74LS125 11 DRG2 8 "STEP 1 RESET RU/SEEK 39 DIR 37 STEP 38 HOL U1015 74ALS245 74L314 "WATPROT 2.2K 81 17 FD1 82 18 FD2 74LS125 RDY AQ RJY 34 MP 34 MP 33 TRACKO 32 EARLY PSQ 31 LATE **U**815 74ALS08 83 15 FD3 SD3 SD4 SD5 SD6 SD7 74L314 10 U109 84 85 14 FD4 13 FD5 88 12 FD8 "TRKO 2.2K FD2 0 DJ2 0 DJ2 10 DJ4 11 DJ5 12 DJ6 13 DJ7 14 DR9 FD3 10 74L539 PSI 31 LATE HR JATA 30 WRDATA FD4 FD5 FD6 "HS1 11 FD7 KS16240 RN8 2.2K 351 27 OMA EN 8 HDSEL 27 HD HFM 25 NE "WRT EN RN 6 U1015 74L314 INTR 2.2K "INDEX 11 SDBUS SD (0: 7) "HDL OAD FD (0: 7) "FEN FCLK 718185 REV A 16 OF 25 PROCESSOR BOARD 45935-60001 FLOPPY-DIGITAL


MINIFLOPPY (HALF HEIGHT) MICROFLOPPY (THINLINE) IBM 5.25 HP 3.5 "REDWR CUR DISKCHE P2, 3 ~DS1 "HDL OAD _D25 "MOT EN1 "INDEX "MOT EN2 ~DS1 "WRITE ~DS2 ~DIA "ST EP "MOT EN3 ~HS1 "DIR "WRT EN "STEP "DISK CHE "WRITE "READ "WRT EN "WRTPROT "TRKO "TRKO "WRTPROT "INDEX "READ "HS1 P1 IS A 34 PIN CONNECTOR P2 IS A 34 PIN CONNECTOR PINS 4, 8 AND 33 DF P1 PINS 1 AND 34 DF P2 ARE UNCONNECTED ARE UNCONNECTED 16 DRIVEBUS 17 OF 25 718185 REV A FMISC PROCESSOR BOARD 45935-60001 DRIVE CONNECTORS BORDER


R1 470 VBAT CR8 CR5 H2~330 22UF 9259A 19259A Ton ~CSINT1 MC148919 MC14069 PON 9,11 (ADQ "PIW R39 4.75K 8 5 2 UR 27 A9 19 1R9 19 1R1 20 1R1 21 1R3 22 1R3 23 1R4 24 1R6 25 1R7 10 D0 9 D2 8 D2 PD1 PD2 PD3 PD4 PD5 PD6 PD7 8 AD2 CKF 8 AD2 PS 9 AD5 TR0 10 AD6 11 AD7 CE 2 U121 MC14089 MC14088 SP/EN 18 IRQ4 IRQ5 IRQ6 IRQ7 "PON PFAIL 14 AS SQU 23 CKO 052 3 U121 U121 RTCAS CAS9 CAS1 CAS2 PD0 PD1 PD2 PD3 PD4 NOTE: MC14089 PIN 14 CONNECTS TO VBAT AT CDS 17 15 R/Ñ 74ALS04 AT CRW U105 V65 32.769KHZ R38 2.2M MC14069 MC14089 8,10,19 PD (0: 7) U121 U121 MC14089 P_B
PIR, "PIW 8258A I8258A CSINT3 1 CSINT2 1 U121 TPIR 3
TPIW 2
TP PIR 3
PIW 2
HR
PAO 27
HPINT 19
OBFINT 19
HPINT 20
IR2
GEBBINT 21
IR3
CEBBINT 22
HPINT 23
IR4
CEBBINT 25
PD0 11
PD1 10
PD2 8
PD3 8
PD4 7
PD5 6
PD7 4
D7 "PIA 8254 18254 SP/EN 18 SP/EN 18 23 22 21 °C. 20 PA1 ~PIR "CST IMER CASU 13 CASI 15 CASU 12 CASI 13 A1 18 PA0 PD3 PD2 PD1 PD0 CLK2 17 0UT_2 _____19 CAS2 7 DI OUT2 17
8 DQ 62
9 CLK9 CLK1
10 QUT9 61
11 60 QUT1 3,4,5 IRQ (3: 15) TIME2_GATE_SPK TIMER1 10 U108 19 HPIRQBUS 718185 REV A 18 OF 25 $\top \top \top$ PA (0: 1) 8,9,10,19,20 PABUS PROCESSOR BOARD $\Pi\Pi$ 45935-60001 RTC, TIMER, INT. CNTRL.

9 A20_6ATE 9 AC TIME2_GATE_SPK 18 (PIN 5 TO +5) 74ALS09 1 SN75477 3 5 2D 20 7 SPK_DATA PD0 PD1 PD2 PD3 | HP"AT | 1 | TEST | 0 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | 129 | PD 4 ~ CSPBWR 74ALS09 PD.5 KBINH ~ CS8041 PD 6 **▼PIR** CSHPRO 1 61 LAS LIM PA2 8 A0
PD0 12
PD1 13 D1
PD2 14
PD3 15 D3
PD4 16
PD5 17
PD6 19
PD7 19
D7 PD0 18 V1
PD1 17 V2
PD2 18 V3
PD3 15 V4
PD4 14 V4
PD5 13 V5
PD8 12 V7
PD7 11 V8 PCKEN PERA 8 REFDET
7 OUT_2
8 IOCHCK
8 PCK
1 ~ PIR REFDET SYNC 11 PRO 25 7 PRO6 "PIR 2,9,10,11 "RESET "RESET 8,9,10,18,20 PABUS | PAL18L9 | 19 HP"AT | 19 PCK | 2 | 11 Ft | 18 DRST | 19 PCST | 18 DRST | 19 PCST | 19 CERBINT ~CERBNMI ~ CSPORTB 3 INT CLK9 23 "CSNMIEN ~CS9041 ~ PIW PD1 PON 20 6NJ 18 4 S1 19 R3 1M NUR 18 CSCERB NCS 15 PIR PD4 PD5 PD8 "IOCHCK P8, 3 . CRE R5 1K 718185 REV A 19 OF 25 12 PCTALBUS PROCESSOR BOARD 45935-60001 KEYBOARD INTERFACE

9,10,18,19 "CSPPI 20 TINTHP "CS90 41
"CSPORTB
"CS CERB
"CSNMIEN 8,9,10,18,19 PABUS
PA (0: 8) PA0 PA1 PA2 PA3 PA4 RT CRW "CSINT3 "CSHPRD "PIN RTCAS 74ALS04 RT CDS "CSPBWR 74ALS139 CSD9
CSINT1
CSTIMER
CSPPI
CSP6
CSINT2
CSD16
CS297 PA5 PA8 PA7 PAB PCTRLBUS 7/8/85 REV A 20 OF 25 PROCESSOR BOARD 45935-60001 CHIP SELECTS

CONTROL MEMOTEL ROM NO (0: 15) , MPL, MPH MDBUS (SHEETS 22,23) (SHEETS 24,25) 21 OF 25 7/8/85 REV A PROCESSOR EXTENSION CARD 45935-60002 BLOCK DIAGRAM





MABUS 25 22 MABUS 22 MEMCTAL TMS4184 TMS4164 "MR 3 HE RAS 4 RE CAS 4 15 CAS 5 A0 MA1 7 A0 MA5 10 MA5 13 A6 MA7 8 A7 "MR 3 UE
"RAS2 4 RAS2 5 CAS 15 CAS 15 CAS 15 CAS 15 CAS 15 CAS 17 AQ MA1 7 AQ MA2 6 AQ MA3 12 AQ ~WR MH 3 IE

TRAS4 4 RRS

CASO 15

CASO 15

CASO 15

AND TRAS4 AND TRAS5

AND TRAS5 AND TR TRASO 4 TASO 4
CASO 15
CASO 15
CASO 15
CASO 15
CASO 15
CASO 16
CASO 16
CASO 17
MA3 12 A3 MA4 11 A4 MA5 10 A5 MA6 13 A6 MA7 8 A7 MA4 11 A4 MA5 10 A5 MA6 13 A6 MA7 8 A7 N5.5 U42 N85 N85 U102 RAM_MDBUS 25 22,23 MDBUS ND (0: 15) , MPL, MPH TMS4484 TMS4464 TMS4484 ND (9: 15), MPH TMS4484 TMS4484 "MA 4 HE CASO 18 CASO 18 CASO 18 CASO 18 CASO 14 MA0 14 MA1 13 MA1 MA2 12 MA3 11 A2 MA4 8 MA5 7 MA6 8 MA7 10 A7 "MR 4 HE RAS2 5 RAS CASO 18 CAS 18 CA "RAS4 5 CASO 18 CAS CAS CAS CAS OE MAO 14 A9 MA1 13 A1 MA2 12 A2 2 MD0 3 MD1 15 MD2 17 MD3 3 MD1 32 15 MD2 34 17 MD3 3 MD1 15 MD2 17 MD3 MA3 11 A3 MA4 B A4 MA5 7 A5 MA8 B A6 MA7 10 A7 HA3 11 A3 MA4 B A4 MA5 7 A5 MA6 8 A6 MA7 10 A7 MA5 7 A5
MA8 8 A6
MA7 10 A7 MA5 MAS 7 MAB 8 MA7 10 A7 U103 U12 U43 UB3 TMS4484 TMS4484 TMS4484 TMS4484 TMS4484 "RASO 5 RAS CAS 4 18 CAS 4 10 "MA 4 HE
"RAS1 5 CAS4 18 CAS
"RO 1 OF
MAO 14 A0
MA1 13 A0
MA2 12
MA3 11 A2
MA4 8
MA5 7
MA6 8
MA7 10
A7 ~WR "RAS4 5 CAS4 16 CAS

"RD 1 OF


MAO 14 A9


MA1 13 A1

MA2 12 A2 31 MD5 15 MD8 17 MD7 3 MD5 15 MD8 17 MD7 3 MD5 32 15 MD8 317 MD7 3 MD5 15 MD8 17 MD7 3 MD5 15 MD8 MA3 11 A3 MA4 B A4 A5 A5 A6 A7 U73 U113 **U33** 24 OF 25 718185 REV A PROCESSOR EXTENSION CARD SOCKETS ON 45935-60002 45935-60002 RAM (LO BYTE)


24 MEMCTAL TMS4184 TM34164 TMS4184 "MR 3 | HE RAS | HE R "MA 3 | UF | RAS3 | 4 | RAS | CASC 15 | CAS | CA "WR 3 "RAS4 4 CASB 15 CAS "HA 3 | HE | RAS MA 3 12 MA 4 II MA 5 10 MA 6 MA 7 8 A 7 CASB 15 CAS MAO 5 AO MA1 7 A1 MA2 8 A2 MA3 12 A3 MA4 11 A4 MA5 10 A5 MA8 13 A6 MA7 8 A7 MAO 5 DI MA1 7 A0 MA2 6 A1 MA3 12 A2 MA3 12 A3 MA4 11 A4 MA5 10 A5 MA7 9 A7 U112 U72 **N35** N35 U52 TMS4484 TMS4464 MD (8: 15), MPH TMS4484 TMS4484 TMS4484 "MA 4 FIE CASS 18 TAS 1 OF MAO 1 1 OF "MA 4 HE MAS 1 10 MAS ~WR 4 ~RAS4 5 CAS9 18 ~RD 1 MAO 14 MA1 13 MA2 12 MA2 11 ~WR "MA 4 WE RAS2 5 TAS 18 TAS 14 TAS 14 TAS 12 TRASO 5
CAS9 18
TRO 1
MAO 14
MA1 13
MA2 12
MA3 11
MA4 8
MA5 7
MA6 8
MA7 10
A7 2 MD9 3 MD9 15 MD10 17 MD11 2 MD9 3 MD9 15 MD10 17 MD11 2 MD9 3 MD9 15 MD10 17 MD11 3 MD9 15 MD10 17 MD11 3 MD9 32 15 MD10 33 17 MD11 MA3 11 A2 MA4 B A4 MA5 7 A5 MA6 B A6 MA7 10 A7 MA3 11 A3 A4 A4 B A5 A5 A6 A6 A7 10 A7 U91 U101 U61 U21 U41 TMS4484 TMS4484 TMS4484 TMS4464 TMS4464 "MR 4 HE NASO 5 RAS CASC 18 CASC 18 CAS 18 CAS 10 C "HA 4 HE CASC 18 CASC 12 CASC "RAS3 5 FAS 15 F D1 2 MD12 3 MD13 15 MD14 17 MD15 D1 2 MD12 3 MD13 15 MD14 17 MD15 D1 2 MD12 3 MD13 15 MD14 17 MD15 MD12 3 MD13 15 MD14 17 MD15 3 MD13 15 MD14 33 17 MD15 U71 U.91 U111 U31 25 OF 25 7/8/85 REV A SOCKETS ON 45935-60002 ROCESSOR EXTENSION CARD 45935-60002 RAM (HIGH BYTE)


F6SEL MUXEN P2, 2 50HZ P1A, 9 P1A, 8 PAGE HPADR P1A, 7 _03DFA P1A, 8 STIOR 15KHZ P1A, 5 IOCLK 05 C B 22.440 MHZ 6 D.5 6 D.8 6 D.7 ATTRIB ROITS P1A, 4 55MHZ "SEL 8945 LPSTRB P1A, 3 *15KHZ C P4, 2 ULV CUR DE VSYNC HSYNC UL EN ADDA_DIV BADR (0: 9) , ADR (10: 14) BD (0: 7) P1A, 31 ADRO BDBUS P1A, 30 ADR1 ADR1 ROW_ADDR ADR2 P1A. 28 ADR3 ADR3 6RAPH 400L HRES ADR 4 P1A, 27 ADR4 P1A, 26 ADR5 ADR5 P1A, 25 ADR8 ADR 6 P1A, 24 ADR7 ADR7 CVIDEO J2, 2 4 P1A, 23 F ADR8 ADR9 ADRIG P1A, 21 A10 P1A, 20 A11 A11 B_N VIDEN 840P 5 A12 2 A13 P1A, 19 BLNKN 5 P1A, 17 F A14 A14 IO_IFACE FONT VIDEO P1A, 18 ADR15 ADR15 COLOR ADR16 ADR17 R7 1 R10 R3 P1A, 13 C ADR19 ADR18 P1A, 12 ADR19 ADR19 33 > 33 > 33 > P3, 2 CCLK "HREG ADRERC 64 P1B, 12 SMEMR P3, 12 P1B, 13 F 10W MCLK MD (0: 15) MDBUS P1B, 14 F 10R COMPSYNC P_MEM_STB "WEL HSYNCOUT P1B, 2 "WEH MEM_CTRL 93 SRLDEN VSYNCOUT P3, 11 REQ "RESET "BSMWR P1B, 20 P1A, 10 C IO_READY VDAT (0: 15) 7/8/85 REV A 1 OF 5 LPSWITCH "LPHIT 8 P1B, 8 12VDC MULTI-MODE VIDEO ADAPTOR CARD 45981-60001 P5, 1 P5, 3 BORDER





3 RABUS 74AS374 RCAB 10 A6
RCA5 8 A5
RCA4 7 A4
RCA3 8 A3
RCA2 11 A2
RCA0 13 A9
14 OE
18 CA5
18 RA3
14 OE
4418 RCAB 10 RCA5 8 RAS 0 28 27 RAS 10 38 37 RAS 14 AA 11 TAS 6 U17 U18 U15 RCA1 RCA4 7 A4
RCA2 11 A2
RCA0 13 A9
RCA0 13 A9
RCA0 15 A9
RCA0 16 CAS
RAS
RAS RCA2 34 MD3 17 MD2 15 MD1 32 MD0 MD7 17 MD8 33 15 MD5 3 MD4 J4 MD11 J7 MD10 J2 15 MD9 J1 3 MD9 J4 MD15 J7 MD14 J2 J5 MD13 J2 J MD12 12 RCA3 74AS374 | MD9 3 | 1D 10 5 VDAT9 | | MD10 7 3D 3Q 8 VDAT10 | | MD11 8 4 D 4Q | MD12 13 5D 5Q | | MD12 13 5D 5Q | | MD13 14 6 D 6Q | MD14 17 7D 7Q | MD15 19 8D 8Q | MD15 19 8D 6Q | MD15 19 8D 6Q | MD15 19 8D 8Q | MD15 15 VDAT13 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD15 15 VDAT15 | MD15 19 8D 8Q | MD1 4418 RCA (0: 7) RCA5 RCA 6 12 RCA7 1 🗀 13 บวร -WEL 12 74ALS00 11 -CCLK 3 WEH _______ CCLK ,,, HRES 1 U 67A 748.5374_1 U84B SRLDEN 3,5 "HRES 74ALS240 3 MAO 74AS183 10 ENT 7 ENP 3 A 4 B 5 C 8 D PAL16R4 U 8 4A CASEN "WEH "WEL VSTAB 74F08 74ALS20 74AS175 U12A 74F08 U103A 6 ~CAS U27A 74F112 กรอ - TRESET PAL 10003 1 🗀 - 12 5 MCLK 15 7/8/85 REV A 2 BSMWR 4 OF 5 P_MEM_STB | 2 PED RED MULTI-MODE VIDEO ADRSRC 7 2 BADRO ADAPTOR CARD 45981-60001





74F00 13 F 11 "WRITE (1) RASE U115 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7 1 16 7 RPK33 MA1 2 15 8 RPK33 MA2 3 14 12 RPK33 MA3 4RN3 13 HD3 HD4 HD5 HD6 HD7 6 ND16 SD6 C T_____ U218 (1) BREFRESH BSA0 (1) MD (0: 17) PA, 23 SAB 7 4AS257
2 1A
3 1B 1Y
5 2A
11 3B 2Y
11 3B 3Y
11 10 3B 3Y
13 4B 4Y
15 6 74A3296 MD8 8 MD9 9 MD10 10 MD11 11 MD12 12 MD13 13 MD14 1 MD15 2 RPK33 HA 4 PA, 17 ES SA14 SD10 C PA. 25 SA8 RPK33 NA5 8 RPK33 MA8
7 10
12 RPK33 MA7
8 RN3 8 SD12 C. PC, 15 SD13 C 8 MD17 SD14 C PA, 14 SA17 SD15 C. PC, 18 (1) ADD_SEL 5 74F11 "SBHE C PC, 1 74ALS04 4 3 RES31 5 74AL302 U218 CLR U211 U319 (1) BSBHE
(1) "BSAO
(1) "BMEMR 7/8/85 REV A 2 OF 4 1.2 Mb MEMORY EXPANSION CARD 45974-60001

MAO 5 MA1 7 MA2 8 MA3 12 A2 MA4 11 MA5 10 MA6 13 MA7 9 MA7 9 MA9 1 MA0 5 MA1 7 MA2 8 MA3 12 MA4 11 MA5 10 MA8 13 MA7 9 MA8 1 MA7 9 MA8 1 MA7 8 MA7 8 MA7 8 MA7 8 MA7 4 MA8 1 MA8 1 MA8 1 MA9 A7 MA9 A8 HA1 7 A8 HA1 7 HA1 7 AQ MA1 7 A9
MA2 8 A2
MA3 12 A3
MA4 11 A4
MA5 10 A5
MA6 13 A6
MA7 8 A7 MA1 MA1 7 MA2 8 MA3 12 MA4 11 MA5 10 MA6 13 MA7 9 MA9 1 MA8 1 MA9 1 MA8 1 MA9 1 MA1 7 MA2 8 MA3 12 MA4 11 MA5 10 MAB 13 MA7 8 MA7 8 MA1 7 A1
MA2 8 A2
MA3 12 A3
MA4 11 A4
MA5 10 A5
MA7 9 A7
MAD 1 A8
3 UR MA2 8 MA3 7 MA2 6 MA3 12 MA4 11 MA5 10 MA6 13 MA6 13 MA7 8 MA7 4 MA2 8 MA2 0 MA3 12 MA4 11 MA5 10 MA6 13 MA7 4 MA2 0 MA3 12 MA4 11 MA5 10 MA8 13 MA7 9 MA9 4 HAB 1 A8 MAB 1 MAB 1 HA9 1 MA9 1 A7 I BAN 1 A8 HR 4 RAS CAS 2 DIN 4) RAS 15 CAS 2 DIN 15 RAS 15 CAS 2 DIN 4 RAS 15 CAS DIN 15 RAS 15 RAS 15 RAS 15 RAS CASOL 15 RAS CAS DIN MIQ} NIE } U19 U14 U15 U18 U17 U19 U11 U12 U13 ПП MA (0: 9) MD (0: 17) 25 8Kx 1 258Kx1 MAO 5 MA1 7 MA2 6 MA3 12 MA3 12 MA4 11 MA5 10 MA8 13 MA7 9 MA9 1 MA9 1 MA8 13 MA7 9 MA9 1 MA9 MAO 5 MA1 7 A1 MA2 6 MA3 12 MA4 11 MA5 10 MA6 13 MA7 9 MA7 9 MA8 1 MA7 9 MA8 1 MA8 1 MA7 9 MA8 1 MA8 1 MA8 1 MA8 1 MA8 1 MA8 1 MA9 1 M MAO 5 MA1 7 MA2 6 MA3 12 MA4 11 A3 MA5 10 A4 MA5 13 A6 MA7 9 MA8 13 MA7 9 MA8 14 MA MAO 5 MA1 7 MA2 6 MA3 12 MA4 11 MA5 10 MA6 13 MA6 13 MA7 9 MA7 9 MA7 1 MA7 1 MA7 1 MA7 1 MA8 1 MA7 MA0 5 MA1 7 MA2 8 MA3 12 MA4 11 RN2 HA1 7 A0 MA1 7 A9

MA2 6 A2

MA3 12 A3

MA4 11 A4

MA5 10 A5

MA6 13 A6

MA7 9 A6

MA8 1 A8

JA8

JA8

JA8 MA1 7 MA2 8 MA3 12 MA4 11 MA5 10 MA6 13 MA7 8 MA7 8 MA7 8 MA7 8 HA3 12 HA4 11 HA5 10 HA8 13 HA7 9 A6 HA7 9 A7 HA9 1 A8 "WE HAB 1 AB 4 RAS CAS DIN U35 15 TAS 15 CAS 15 RAS 4 15 RAS CAS DIN 15 TAS 15 RAS CAS DIN 15 RAS <u>n3a</u> N33 U34 MD15 MD17 MD12 MD13 CASOH 718185 REV A 3 OF 4 1.2 Mb MEMORY EXPANSION CARD 45974-60001

258Kx1 MA0 5 MA1 7 MA2 6 MA3 12 MA4 11 MA5 10 MA8 13 MA7 9 MA7 9 MA8 17 MAO 5 MA1 7 MA2 0 MA3 12 MA4 11 MA5 10 MA8 13 A5 MA7 9 MA9 1 A8 MA0 5 MA1 7 MA2 6 MA3 12 MA4 11 MA5 10 MA6 13 MA7 9 MA9 1 A8 HA0 5 HA1 7 HA2 8 HA3 12 HA3 12 HA4 11 HA5 10 HA8 12 HA7 9 HA9 1 HA8 1 A6 MA0 5 A9

MA1 7 A1

MA2 8 A2

MA3 12


MA4 11 A3

MA5 10 A4

MA5 10 A5

MA7 9 A7

MA8 1 A6 MA1 7 MA2 8 MA1 7 HA1 7 MA1 7 A0 MA2 6 A1 MA3 12 A3 MA4 11 A4 MA5 10 A5 MA6 13 A6 MA7 6 A7 MA9 1 A6 MA7 6 A7 MA9 1 A6 MA7 6 A7 MA9 1 A7 MA1 7 A1
MA2 8 A2
MA3 12
MA4 11
MA5 10
MA6 13
MA7 9 A5
MA7 9 A7
MA9 1 A8 MA2 6 A2
MA3 12 A3
MA4 11 A4
MA5 10 A5
MA7 9 A7
MA9 1 A8
15 CAS
DIN
U21 MAB 1 A7 3 (A8 UR 4 (RAS 15 (CAS 2 DIN U22 15 TAS 15 RAS 15 RAS CAS DIN 4 (RAS 15 RAS CAS DIN 15 CAS U25 N58 N58 N59 U27 MD16 25 BKx 1 258Kx1 256Kx1 MA0 5 MA1 7 MA2 8 MA3 12 MA3 11 MA5 10 MA6 13 A6 MA7 8 MA7 8 MAO 5 MA1 7 MA2 6 MA3 12 MA4 11 MA5 10 MA8 13 MA7 9 MAB 1 MA8 1 MAO 5 MA1 7 MA2 6 MA3 12 MA4 11 MA5 10 MA8 13 MA7 8 MA7 8 MA0 5 MA1 7 MA2 6 MA3 12 MA4 11 MA5 10 MA6 13 MA7 9 MAP 1 MAO 5 MA1 7 MA2 6 MA3 12 MA3 12 MA4 11 MA5 10 MA6 13 MA7 8 MA7 8 MA7 8 MA8 1 M MA0 5 MA1 7 MA2 8 MA3 12 MA4 11 MA5 10 MA6 13 MA7 8 MA7 8 MA0 5 MA1 7 A0 MA2 8 A2 MA3 12 A3 MA4 11 A4 MA5 10 A5 MA7 8 MA7 8 MA8 1 A8 MA1 7 A1 A1 A2 B A2 A3 5 1) RAS1 MA4 11 HAS 10 HAS 13 HA7 8 HA7 8 HA8 1 HA8 1 BA I BAH AA 1 AA SA I BAN HAB 1 A7 4 RAS CAS DIN U49 15 RAS 15 RAS 15 RAS 15 RAS CAS DIN 15 RAS CAS DIN 15 RAS CAS DIN 15 CAS U42 U43 U44 U45 U48 U48 ND17 7/8/85 REV A 4 OF 4 1.2 Mb MEMORY EXPANSION CARD 45974-60001





Appendix A


Norwegian/Danish Character Set


Hex Value	Hex Value	Hex Value	Hex Value	Hex Value	Hex Value	Hex Value
Character	Character	Character	Character	Character	Character	Character
00 01 ② 02 ③ 03 ▼ 04 ◆ 05 ♠ 06 ♠ 07 ● 08 ○ 09 ○ 0A ○ 0B ♂ 0C ♪ 0F ○ 10 ▼ 12 ‡ 13 * 14 ¶ 15 § 16 □ 17 ↑ 18 ↑ 19 ↓ 1A ↑ 1B L ↓ 1D ▲ 1F ▼	20 21 ! " 23 # \$ 25 % 26 \$ 27 () 28 + 2C	40 41 42 43 44 45 46 47 48 49 40 41 40 41 41 42 43 44 45 46 47 48 49 40 40 41 41 42 43 44 45 46 47 48 49 40 40 40 40 40 40 40 40 40 40	60 61 62 63 64 65 66 67 68 67 68 67 68 67 71 72 73 74 75 77 78 79 78 77 77 78 77 77 77 77 77 77 77 77 77	\$\$\text{\$\exititt{\$\text{\$\exititt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\	A0 á í A2 á í A4 ñ Ñ ã Ã A5 ñ ã Ã & 'n A8 AB AC AF & B0 B1 B2 B3-DF Reserved	EO β F1 Σ α β E2 Ξ Σ α Δ Δ E5 α Δ Δ E6 α E7 α Δ Δ E8 α E9 α E8 E9 EF F0 α α E8 EF F0 α E8 EF F0 α α E8 EF F0 α α α EF F7 F8 F9 α α α α EF FF F6 F7 F8 F9 α


RMAN SPINISHED BUCK S

















Glossary

Architecture: The design order of the system.

Break: The scan code the keyboard sends when a key that has been pressed is released.

Checksum: A sum of numbers used to detect equipment malfunctions in data-transfer operations.

Flexible disc: Thin flexible platter that is coated with a magnetic material used a a storage medium. Also know as floppy disk.

HP-HIL: The Hewlett-Packard Human Interface Link, a standard for interfacing a personal computer, terminal, or workstation to its input devices, providing a standard interface across the Hewlett-Packard computer product line.


HP-HIL Controller: Developed by Hewlett-Packard to interface the system to the HP-HIL input devices. It can accept commands from the system microprocessor and transmit and receive information via HP-HIL. It can also poll the input devices, collect data entered by the user, and relay it to the system.

Make: The scan code the keyboard sends for a key when it is pressed.

Processor Extension Card: On the HP Vectra, the system memory is contained on the processor extension card. This card is directly connected to the processor card via VLSI.

Schematic: A diagram with detailed information relating to circuitry, layout, terminal identification, showing gates, and showing circuits, etc.

Tilde: Symbolized by \sim . Used to indicate signals that are active low.



Bibliography

Intel

iAPX 286/10 Hardware Reference Manual

iAPX 286/10 Programming Reference Manual including the 286 Numeric Supplement

iAPX 287 Support Library Reference Manual

Microcontroller Handbook

Microsystem Components Handbook, Volume II


Memory Components Handbook

Motorola

Single Chip Microcomputer Data, Series C

Texas Instruments

MOS Memory Data Book



INDEX

Α

A20 Gate 56 Accessible registers; RDC table 2.10 47, serial card table 11.2 124, parallel card table 11.7 137 AC inrush current 75 ~ ACK 138,139 adapter board 32 adapter to system hardware interface address to system hardware interface address definition ROM 86 address generation fig. 10 25 address index register 91 address lines, memory expansion card 118 address selection switches 116 address selective parallel port 32, serial port J1 121 **AEN 31** alphanumeric character font 96 alphanumeric mode 88 AP line 56 application path 56 attachment connectors 40 attribute byte 88 AUTO FD 138

В

BALE 31
backplane I/O; accessory cards 28,
connectors, pin assignments [62]
table 2.4 30, [36] table 2.5 31
basic components, Vectra PC fig. 1 2
basic input/output systems 53
bidirectional FIFO data registers 109
bidirectional I/O port addresses 100
BIOS, hard disc subsystems table 3.1
53,54
BIOS interrupt summary table 3.1
53,54
board ID register 97

BUSY 139, Intel 80287 100 byte definition, system BIOS 41

C

capability extensions 101 caution 107 **CERBINT 57** character byte 88 characters 61 character generator ROM 85 clock, 80286 14 clock cycle, memory expansion card clock cycle, multi-mode video adapter card 81 CMOS RAM memory 42, map table color adapter connector [P3] pin assignments table 6.5 85 color register 94 connector, I/O channel fig. 11 28 control-alt-del 57 control interface pin assignments table 2.11 50 controller channels 23 control lines, memory expansion cards 118 control signals 51 CPU of processor board 7 CRTC 90 CRT controller 90

D

~ DACKO-3 32 ~ DACK5-7 32 data buffer register 137 data lines 118 data register 91 data signals 52 DC power interface, HP45811A, pin assignments table 9.2 105 DC power interface, HP45612A, pin assignments table 9.4 108 digital control register 48 flexible disc drive 44 digital input register 49 flux change 52 digital output register 47 direct connect [RGB] monitor G connector [J1] pin assignment table 6.3 84 graphics mode 86,89 direct memory access controller 23 graphics mode, data format 89 ~ direction 51 DISC CHG 52 disc drive 103 H display access; alpha, graphics table 6.687 hard disc subsystems 109 divisor latch 125 hard disc subsystem, HP45816A 20MB divisor latch register, LSM and MSB 112, HP45817A 40MB 113 125 hardware interface Intel 80287 100. **DMA 23** 1.2MB FDD 108, 360K 105, DMA controller, clock cycle 23 HP45816A 109, HP45817A 109 DMA port assignments table 2.3 26.27 ~ HEAD SELECT 51 drive performance 107, HP45816A HP45812A 1.2Mb 104.105 table 9.6 112, HP45817A table 9.7 HP45816A 20MB, drive performance 114 table 9.6 112 drive to controller interface, HP45817A drive performance table HP45816A 113 9.7 114 drive to controller interface. HP45981A to system pin assignments HP45817A 114 table 6.1.83 DROO-DRO3 32 HP-Human interface link 55 DRQ5-DRQ7 32 HP-HIL 55 ~DS1 51 HP-HIL interface 57 ~ DS2 51 HP-HIL pin assignments table 4.1 58 HP Vectra drive cage fig. 21 103 Ε HP Vectra keyboard [Eng.] fig. 14 60 **HPINT 56** EC 44 humidity 4 **ED 44** FF 44 E1 44 E2 44 ~INDEX 52 E3 44 index register 90 E7 44 ~ INIT 138 E8 44 initial chip values table 6.7 90 ~ ERROR 136 input 75 extension control register 85,86 input device interface 20 input line 57 F Intel 80286, compatibility 1 Intel 80287 99 fan 77 Intel 8254 18 FDC data register 49 Intel 8259A 20 FDC to disc drive interface 49 internal components fig. 2 3 internal flexible disc drive HP45812A FDC function 46 FDC jumper configuration fig. 12 45 104,105 FDC status register 48 internal flexible disc drive. flexible disc controller subsystem 36,44 performance 360KB table 9.1 104

internal flexible disc drive. jumpers and connectors fig. 19 58 jumper W2 configurations fig. 20 82 performance 1.2Mb table 9.3 108 internal registers 90 interrupt controller 20 K interrupt controller structure fig. 9 21 interrupt enable register 126 KBINH 57 interrupt identification register 127 kevboard controller 55 interrupt mask register 22 keyboard interface 55 interrupt priority table 128 keyboard interface fig.13 58 interrupt request [RTC] 41 keyboard path 56 ~INTHP 56 keyboard to system interface 59 ~ INTHP [P23] 59 keyboards and character sets A1 INRPT 127 keystrokes 61 I/O address map table 2.6 37,38 I/O address switch settings table 9.5 111 LA17-LA23 33 I/O channel budget 78 light pen 96 ~1/O CHCK 32 light pen connector pin assignments I/O CHCK signal 22 table 6.2 84 ~ I/O CH RDY 32 ~ I/O CS16 32 light pen latch 96 line control register 125,129 I/O device 23 I/O expansion card, dimensions fig. 3 5 line dropout 75 line status register 131 I/O map 36 I/O write cycle 33 lithium battery pack 41 logical keyboard driver 59 ~IOR 32 IOR 109 LSB 125 I/O register table 6.8 92 ~ IOW 33 М **IRQ 138** IRQ3-IRQ7 33 **MASTER 32,33** IRQ6 46 ~ MASTER 33 IRQ8 41 media 106 IRQ9-IRQ12 33 ~ MEM CS16 34 IRQ14 33 memory 10 IRQ15 33 memory, hard disc subsystem 110 memory address space 33 memory address wrapping 86 memory expansion cards 115, pin JI 28, configurations FIG. 27 122 assignments tables 2.4,2.5 115 J2 28, configurations fig. 28 135 memory map, protected mode 12 J3 28 memory map real address mode 12 J4 28 memory read cycle 35 J5 28 memory refresh cycle 34 J6 28 memory write cycle 35 J7 28 ~ MEMR 35 J10 28 ~ MEMW 35 J11 28 mode control register 88,93 J12 28 modem control register 130 J13 28 modem status register 132 modes of operation 88 J15 28 JU2 fig. 7 16 ~ MOTEN1 51 ~ MOTEN2 51 jumpers 44

MSB 125
multi-mode video adapter card layout
fig.19 81, block diagram fig. 18 80
multi-mode video adapter card
HP45918A 79
multiplexed 35
multitasking 13
multiuser 13

N

non-maskable interrupts 22, parity 115, processor board 12 NMI 12,22 parity 115 numeric coprocessor chip 99 numeric coprocessor, HP45987A 99

0

OBFINT 56,59
OFAH 59
OSC 34
OUT 1 130
OUT 2 130
output table 6.1 76
output buffer interrupt 59
output lines 56
output voltages table 6.1 76
overcurrent protection 76
overvoltage protection 76,77
~OWS 36

P

P23 56 page selection 86 PAL 91 parallel cable pin assignments table 11.8 140 parallel data FDC 46 parallel jumpers 134 parallel port 121 parallel port addresses, interrupts 135 parallel port cable 139 parallel port cable pin assignments table 11.6 136 parallel port interface to system 135 parity 11, error 114, NMI 115 PCK 12 PFAIL fig.17 78 phase alternation line 91

phase locked loop 46 PLL 4 power availability 29 power/battery connector pin assignments table 2.8 40 power, BTU output, AC input table 1.1 4 power consumption table 1.1 4 power supply 73 power supply cabling fig.16 74 power supply components fig. 15 74 printer control register 138 printer status register 139 PROCCLK, 80286 clock 14 processor board components 7 processor board, operations flow fia.5 9 processor extension card 53 processor. Intel 80286 13 processor system clock 35 programming model 91 protected mode, Intel 80287 100 protected operating mode 13

R

RAM 10,41 RAM access 86 RAM organization fig. 6 11 RC line 56 ~ READ DATA 52 read path FDC 46 real address mode, 80286 13 real address operating mode, Intel 80287 99 real time clock 4 real time clock plus CMOS RAM 41 real time clock interrupt 18 receive buffer register 125 receiver shift register 130 ~ REDWRCUR 51 ~ REFRESH 34,115 refresh address 34 refresh cycles 11 registers HP45816A, HP45817A 110 registers, parallel port 137 **ROM 10** RTC 41 RTC address port 41 RTC data port 41 RT/CMOS plus RAM 41 RTC, NMI mask 41



SAO-SA7 34 SAO-SA19 33.34 SBHE 34 scan codes 59 schematics sec. 12 141 SDO-SD7 35 SDO-SD15 35 SD80SD15 34,35 serial data FDC 46 serial jumpers, port selections 122 serial/parallel card, HP24540A 121,122 serial/parallel card JI,J2 locations fig.26 121 serial port 121 serial port cables pin assignments table 11.4 133 serial port pin assignments table 11.1 123 serial printer cables pin assignments table 11.5 134 sequential memory address 116 signal descriptions 31 **SLCT 139** ~ SLCT IN 138 ~ SMEMR 35 ~ SMEMW 35 speaker 39 speaker connectors pin assignments table 2.7 39 specifications table 1.14 spindle 51 spindle motor 51 SPU access, alpha, graphics table 6.6 status register 9 status signals 52 ~ step 51 STROBE 138 SW1 116, fig.22 table 9.5 111 SW2 116, fig.22 table 9.5 111 SW3 fig. 22 table 9.5 111 SW4 fig.22 table 9.5 111 switch locations SW1, SW3 fig.23 117 switch setting, HP45973A fig.25 119 switch settings, HP45974A fig. 24 118 **SYSCLK 32,35**

system address bus 23
system address lines 34
system BIOS 53
system BIOS, byte definition 41
system BIOS, hard disc subsystem 109
system data bus 35
system interrupts 20
system to keyboard interface 59
system memory map table 2.1 12
system parameters 42
system refresh controllers 34
system/subsystem interface FDC 46
system timers/counters 18
system timers/counters, block diagram
fig.8 18

T

T/C 35
temperature limits table 1.1 4
terminal count 35
~TRACK OO 35
translation 91
transmit buffer register 125
transmitter shift register 130



undercurrent protection 77 underline enable 88



vertical resolution table 6.6 87 video connector J2 pin assignments table 6.4 84

W

WAIT instructions, Intel 80287 99 wait states 15,36 ~ WRITE DATA 52 ~ WRITE ENABLE 51 write path 46 ~ WRITE PROTECT 52 write registers, FDC table 2.10 46

