

File under: T      Date: 24 Mar 1984      Name: Tovar

Name: Tovar

Project:    3      Programmer: TVR

File Name: J0P2:561NWF-LST(F4A.SYS)

File Last Written: 18:20 24 Mar 1984

Time: 18:44      Date: 24 Mar 1984

Center for Computer Research  
in Music and Acoustics  
Department of Music  
Stanford, California



C01485 00137 SLOE March 23, 1984 21:11:46 file DSK:DCA.SLO -- of -- F41NNF  
C01500 00138 SLOE March 23, 1984 21:11:52 file DSK:DCA.SLO -- of -- F41NNF  
C01518 00139 SLOE March 23, 1984 21:12:03 file DSK:DCA.SLO -- of -- F41NNF  
C01536 00140 SLOE March 23, 1984 21:12:14 file DSK:DCA.SLO -- of -- F41NNF  
C01553 00141 SLOE March 23, 1984 21:12:22 file STRING: -- of -- F41NNF  
C01570 00142 SLOE March 23, 1984 21:12:32 file DSK:DCA.SLO -- of -- F41NNF  
C01576 00143 SLOE March 23, 1984 21:12:34 file STRING: -- of -- F41NNF  
C01578 00144 SLOE March 23, 1984 21:12:35 file DSK:VC.SLO -- of -- F41NNF  
C01593 00145 SLOE March 23, 1984 21:12:39 file DSK:VC.SLO -- of -- F41NNF  
C01608 00146 SLOE March 23, 1984 21:12:46 file DSK:VC.SLO -- of -- F41NNF  
C01624 00147 SLOE March 23, 1984 21:12:58 file STRING: -- of -- F41NNF  
C01639 00148 SLOE March 23, 1984 21:13:06 file DSK:VC.SLO -- of -- F41NNF  
C01655 00149 SLOE March 23, 1984 21:13:17 file STRING: -- of -- F41NNF  
C01670 00150 SLOE March 23, 1984 21:13:29 file STRING: -- of -- F41NNF  
C01672 00151 SLOE March 23, 1984 21:13:30 file DSK:DACDEB.SLO -- of -- F41NNF  
C01673 00152 SLOE March 23, 1984 21:13:30 file DSK:DACDEB.SLO -- of -- F41NNF  
C01685 00153 SLOE March 23, 1984 21:13:39 file STRING: -- of -- F41NNF  
C01687 00154 SLOE March 23, 1984 21:13:39 file DSK:PAW.SLO -- of -- F41NNF  
C01702 00155 SLOE March 23, 1984 21:13:45 file DSK:PAW.SLO -- of -- F41NNF  
C01718 00156 SLOE March 23, 1984 21:13:54 file DSK:PAW.SLO -- of -- F41NNF  
C01727 00157 SLOE March 23, 1984 21:13:58 file STRING: -- of -- F41NNF  
C01728 00158 SLOE March 23, 1984 21:13:58 file DSK:TMPGRN.SLO -- of -- F41NNF  
C01744 00159 SLOE March 23, 1984 21:14:07 file DSK:TMPGRN.SLO -- of -- F41NNF  
C01751 00160 SLOE March 23, 1984 21:14:11 file STRING: -- of -- F41NNF  
C01752 00161 SLOE March 23, 1984 21:14:11 file DSK:AUDSWX.SLO -- of -- F41NNF  
C01767 00162 SLOE March 23, 1984 21:14:19 file DSK:AUDSWX.SLO -- of -- F41NNF  
C01780 00163 SLOE March 23, 1984 21:14:27 file STRING: -- of -- F41NNF  
C01781 00164 SLOE March 23, 1984 21:14:27 file DSK:F410.SLO -- of -- F41NNF  
C01796 00165 SLOE March 23, 1984 21:14:37 file DSK:F410.SLO -- of -- F41NNF  
C01799 00166 SLOE March 23, 1984 21:14:38 file DSK:F410.SLO -- of -- F41NNF  
C01812 00167 SLOE March 23, 1984 21:14:41 file DSK:F410.SLO -- of -- F41NNF  
C01828 00168 SLOE March 23, 1984 21:14:51 file DSK:F410.SLO -- of -- F41NNF  
C01845 00169 SLOE March 23, 1984 21:15:02 file STRING: -- of -- F41NNF  
C01862 00170 SLOE March 23, 1984 21:15:11 file DSK:F410.SLO -- of -- F41NNF  
C01879 00171 SLOE March 23, 1984 21:15:22 file DSK:F410.SLO -- of -- F41NNF  
C01896 00172 SLOE March 23, 1984 21:15:30 file STRING: -- of -- F41NNF  
C01912 00173 SLOE March 23, 1984 21:15:39 file STRING: -- of -- F41NNF  
C01928 00174 SLOE March 23, 1984 21:15:47 file DSK:F410.SLO -- of -- F41NNF  
C01944 00175 SLOE March 23, 1984 21:15:53 file DSK:F410.SLO -- of -- F41NNF  
C01949 00176 SLOE March 23, 1984 21:15:55 file DSK:F410.SLO -- of -- F41NNF  
C01962 00177 SLOE March 23, 1984 21:16:07 file DSK:F410.SLO -- of -- F41NNF  
C01977 00178 SLOE March 23, 1984 21:16:14 file DSK:F410.SLO -- of -- F41NNF  
C01993 00179 SLOE March 23, 1984 21:16:23 file STRING: -- of -- F41NNF  
C02009 00180 SLOE March 23, 1984 21:16:35 file STRING: -- of -- F41NNF  
C02025 00181 SLOE March 23, 1984 21:16:43 file STRING: -- of -- F41NNF  
C02041 00182 SLOE March 23, 1984 21:16:52 file STRING: -- of -- F41NNF  
C02056 00183 SLOE March 23, 1984 21:16:58 file STRING: -- of -- F41NNF  
C02060 00184 SLOE March 23, 1984 21:17:00 file DSK:F410.SLO -- of -- F41NNF  
C02077 00185 SLOE March 23, 1984 21:17:06 file DSK:F410.SLO -- of -- F41NNF  
C02094 00186 SLOE March 23, 1984 21:17:13 file STRING: -- of -- F41NNF  
C02099 00187 SLOE March 23, 1984 21:17:15 file DSK:F410.SLO -- of -- F41NNF  
C02114 00188 SLOE March 23, 1984 21:17:20 file DSK:F410.SLO -- of -- F41NNF  
C02132 00189 SLOE March 23, 1984 21:17:30 file DSK:F410.SLO -- of -- F41NNF  
C02146 00190 SLOE March 23, 1984 21:17:37 file STRING: -- of -- F41NNF  
C02163 00191 SLOE March 23, 1984 21:17:47 file STRING: -- of -- F41NNF  
C02171 00192 SLOE March 23, 1984 21:17:52 file DSK:LPTX.SLO -- of -- F41NNF  
C02186 00193 SLOE March 23, 1984 21:17:57 file STRING: -- of -- F41NNF  
C02203 00194 SLOE March 23, 1984 21:18:04 file DSK:LPTX.SLO -- of -- F41NNF  
C02221 00195 SLOE March 23, 1984 21:18:12 file STRING: -- of -- F41NNF  
C02238 00196 SLOE March 23, 1984 21:18:19 file DSK:LPTX.SLO -- of -- F41NNF  
C02250 00197 SLOE March 23, 1984 21:18:22 file STRING: -- of -- F41NNF  
C02251 00198 SLOE March 23, 1984 21:18:22 file DSK:F410.SLO -- of -- F41NNF  
C02267 00199 SLOE March 23, 1984 21:18:28 file DSK:F410.SLO -- of -- F41NNF  
C02271 00200 SLOE March 23, 1984 21:18:29 file DSK:F410.SLO -- of -- F41NNF  
C02283 00201 SLOE March 23, 1984 21:18:35 file DSK:F410.SLO -- of -- F41NNF  
C02299 00202 SLOE March 23, 1984 21:18:50 file STRING: -- of -- F41NNF  
C02315 00203 SLOE March 23, 1984 21:19:00 file STRING: -- of -- F41NNF  
C02329 00204 SLOE March 23, 1984 21:19:08 file DSK:F410.SLO -- of -- F41NNF  
C02343 00205 SLOE March 23, 1984 21:19:13 file DSK:F410.SLO -- of -- F41NNF  
C02359 00206 SLOE March 23, 1984 21:19:18 file DSK:F410.SLO -- of -- F41NNF  
C02376 00207 SLOE March 23, 1984 21:19:23 file DSK:F410.SLO -- of -- F41NNF  
C02383 00208 SLOE March 23, 1984 21:19:25 file DSK:F410.SLO -- of -- F41NNF  
C02386 00209 SLOE March 23, 1984 21:19:26 file DSK:F410.SLO -- of -- F41NNF  
C02401 00210 SLOE March 23, 1984 21:19:31 file DSK:F410.SLO -- of -- F41NNF  
C02417 00211 SLOE March 23, 1984 21:19:36 file DSK:F410.SLO -- of -- F41NNF  
C02433 00212 SLOE March 23, 1984 21:19:45 file STRING: -- of -- F41NNF  
C02435 00213 SLOE March 23, 1984 21:19:46 file DSK:F410.SLO -- of -- F41NNF  
C02436 00214 SLOE March 23, 1984 21:19:46 file DSK:F41BS.SLO -- of -- F41NNF  
C02495 00215 SLOE March 23, 1984 21:19:55 file DSK:F41NNF.SLO -- of -- F41NNF  
C02496 ENDMK  
C\*

01 0001	COMMENT !	VALID 0002 PAGES
01 0002	C REC PAGE	DESCRIPTION
01 0003	C00001	00001
01 0004	C00002	00002 .INSERT F41NN
01 0005	C00003	ENDMK
01 0006	C!;	
01 0007		



SLOE March 23, 1984 20:58:09 file DSK:F41NNF.SLO -- of -- F41NNF

02 0008 .INSERT F41NN

SLOE March 23, 1984 20:58:09 file DSK:F41NN.SLO -- of -- F41NNF

01 0001 0      OSP = 0  
01 0002 0      OSQ = 0  
01 0003 0      FAST = 0

SLOE March 23, 1984 20:58:10 file DSK:F41NNF.SLO -- of -- F41NNF

02 0008 1 FAST = 1  
02 0009 .INSERT F41AX

```

01 0001
01 0002      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
01 0003
01 0004      XLIST
01 0005
01 0006
01 0007
01 0008      1 WAITS = 1      ;Special WAITS map stuff
01 0009
01 0010      1 STANSW = 1     ;Special CCMA I/O devices
01 0011
01 0012      0 OLDBLT = 0
01 0013
01 0014      0 OLDECC = 0
01 0015
01 0016      1 FZAROV = 1    ;KA style overflow interrupts
01 0017
01 0018      0 TYMNET = 0
01 0019
01 0020      1 TIMER = 1
01 0021
01 0022      1 TAPE = 1      ;INCLUDE TAPE CODE
01 0023
01 0024      1 DSK = 1 ;INCLUDE DISK CODE
01 0025
01 0026      0 VID = 0 ;Exclude Foovision code
01 0027
01 0028      0 IMP = 0 ;Dream on...
01 0029
01 0030      1 DCA = 1
01 0031      20      DCA-UDEV = DLSDEV
01 0032      0  o1dd1s = 0
01 0033      1  DLS4 = 1
01 0034
01 0035      1 LPT = 1      ;Include LPT microcode
01 0036      15      LPT-UDEV = 15
01 0037
01 0038      1 VC = 1      ;Versatec
01 0039      14      VCDEV = 14
01 0040
01 0041      30      PAN-UDEV      = 30 ;uDevice address
01 0042      30      GRN-UDEV      = 30 ;uDevice address
01 0043      30      AS-UDEV       = 30 ;uDevice address
01 0044      3 PAN-INT-ENB      = 3  ;Interrupt enable
01 0045
01 0046      0 JSYSDF = 0      ;SUPPRESS JSYS DEVICE
01 0047
01 0048      0 AUGGYF = 0      ;SUPPRESS AUGMENT INSTRUCTIONS
01 0049
01 0050      1 DBOOTF = 1     ;GET DISK BOOTER
01 0051
01 0052      31      DIAGDEV = 31 ;ENABLE I/O DIAGNOSTIC MICROCODE FOR THIS DEVICE IF
01 0052
01 0053
01 0054      1 WAITSFIX = WAITS ;FIXES FROM CCMA NOT YET ACCEPTED INTO MAIN
01 0054
01 0055
01 0056      10000 HILOC = 10000
01 0057
01 0058
01 0059
01 0060

```

```

:HILOC
.use[HILOC]
[ xlist
list ]
.insert F41APR

```

```

01 0001
01 0002
01 0003
01 0004
01 0005
01 0006
01 0007
01 0008
01 0009
01 0010
01 0011
01 0012
01 0013
01 0014
01 0015      42      APRSTS = 40 + APR-STATUS
01 0016      44      PISTS  = 40 + PI-STATUS
01 0017
01 0018
01 0019      07600 0107311700000001400046025571457000
01 0020      07601 0107311700000001400046025571457000
01 0021
01 0022
01 0023
01 0024
01 0025
01 0026
01 0027
01 0028      10000 54073117000006055416162325420416000
01 0029      10001 01073117000006055416162365431416000
01 0030
01 0031      10002 01073131000000001416156126730456000
01 0032
01 0033      10003 01073117000006055416162365431416000
01 0034
01 0035
01 0036
01 0037
01 0038
01 0039
01 0040
01 0041
01 0042
01 0043
01 0044
01 0045
01 0046
01 0047
01 0048
01 0049
01 0050
01 0051
01 0052      10010 01073017000006055402762365771416000
01 0053      10011 01065017000000000126762025571456000
01 0054
01 0055      10012 01073117000000001416162225431456000
01 0056
01 0057      10013 01073131000000001404556125430456000
01 0058
01 0059      10014 01073117000000001416162225431456000
01 0060
01 0061      10015 01073017000000001404562025771456000
01 0062
01 0063      10016 01073117000000001416162225431456000
01 0064
01 0065      10017 01073017000000001404562025771456000
01 0066
01 0067
01 0068
01 0069
01 0070
01 0071      10027 54073117000006055416136325460516000
01 0072
01 0073      10030 01073117000000001416162025431456000
01 0074
01 0075
01 0076      10032 01073117000000001416162225431456000
01 0077
01 0078      10033 01073131000000001416156125430456000
01 0079
01 0080      10034 01073117000000001416162225431456000
01 0081      10035 01073017000000001404562025771456000
01 0082
01 0083      10036 01073117000000001416162225431456000

```

```

-----
;
;
;       APR and PI instructions
;
-----

;NOTE:  APR AMEM2 = STATUS
;       AMEM17 = LIGHTS
;       AMEM16 = DATA SWITCHES
;       AMEM15 = CONTROL SWITCHES

;Firmware status bits for APR are in
AMEM(2)
;DIDTO FOR PI AMEM(4)

.opcode(700)  [xlist
list ]:APR & PI
D(CONST 0) DEST(DEV-ADR) CLR-DEV-FROM-INTR JUMP(APIOT) NORM $
D(CONST 0) DEST(DEV-ADR) CLR-DEV-FROM-INTR JUMP(APIOT) NORM $

.reloc
[.USE(HILOC)
[xlist
list ]

;;;APR & PI IOT DISP TABLE

APRSP:  ILGIOT $                               ; BLKI
APR,    CONT $

DID(AMEM16) SMAC [ IFRQ DEST(MEMSTO AR) COND(MA<20) LBJUMP(SEOI)
] $
;-- RD SW
CONT $

.REPEAT 1 - WAITS [
;BLKO IS ECC FAST CHECK
D(APRSTS) ROT(24.) MASK(2.) COND(-ZERO) JUMP(APRKO) C550 $
;JUMP ON SOFT ECC OR NXM
D(PISTS) ROT(20.) MASK(1.) COND(ZERO) LBJUMP(APRKO) C550 $
;LBJUMP ON NOT HARD ECC

;DATA0 FAST CHECK OF 60HZ CLOCK
FLAG
CLR-INT PUSHJ(CLKROFLG) NORM $
;Get CLOCK FLAG in AR 35, rest of AR = 0
D(AR) CONDSKP(ALU=0) $
];.REPEAT 1 - WAITS
.REPEAT WAITS [
ILGIOT $ CONT $           ;BLKO
ILGIOT $ CONT $           ;DATA0
];[
ILGIOT $ CONT $           ;BLKO
ILGIOT $ CONT $           ;DATA0
].REPEAT WAITS

D(IR) MASK(19) DEST(Q) NORM $           ;COND
D(CONST 33) ROT(5) ALU(-D&Q) DEST(Q) JUMP(APRCO) NORM $
PUSHJ(APRCI) NORM $                     ;CONI
; -- GET BITS IN AR & Q
D(AR) MASK(18.) SMAC [ IFRQ DEST(MEMSTO AR) COND(MA<20)
LBJUMP(SEOI) ] $
PUSHJ(APRCI) NORM $                     ;CONS2
;-- GET BITS IN AR & Q
D(IR) MASK(18.) DEST(Q) JUMP(CTYCZ) NORM $
PUSHJ(APRCI) NORM $                     ;CONSO
APR,
; -- GET BITS IN AR & Q
D(IR) MASK(18.) DEST(Q) JUMP(CTYCS) NORM $

PIDSP: .repeat 3( ILGIOT $
CONT $
)
[ ILGIOT $
CONT $
] ILGIOT $
CONT $
] ILGIOT $
CONT $
] DFRQ ALU(MEMAC) DEST(HOLD) $           ;DATA0
PI,
;-- Set lights
D(MEM) DEST(D(AMEM17) NEGI) $
JUMP(PICOND) NORM $                     ;COND PI,
CONT $
PUSHJ(PICONISUB) NORM $                 ; CONI
PI,
;-- Get bits in AR & Q
D(AR) SMAC [ IFRQ DEST(MEMSTO AR) COND(MA<20) LBJUMP(SEOI) ] $
PUSHJ(PICONISUB) NORM $; CONS2 -- GET BITS IN AR & Q
D(IR) MASK(18.) DEST(Q) JUMP(CTYCZ) NORM $
PUSHJ(PICONISUB) NORM $; CONSO -- GET BITS IN AR & Q

```

```

01 0089
01 0090
01 0091
01 0092
01 0093
01 0094
01 0095
01 0096
01 0097
01 0098
01 0099
01 0100
01 0101 10040 01065137000006054060362365577416000
01 0102
01 0103 10041 01077017004006055076162365771416000
01 0104 10042 0106311717777737333750365531416000
01 0105
01 0106
01 0106 10043 01077017000006055416162365771416000
01 0107 10044 0106301717777761577762365531416000
01 0108
01 0109 10045 01064017000006055416162365471516000
01 0110
01 0111
01 0112 10046 01064017000006055416162366131416000
01 0113
01 0114 10047 01063137000006055416104365431416000
01 0115
01 0116 10050 01073017000006055416162364611416000
01 0117 10051 0107310020000001020362025761456000
01 0118
01 0119 10052 01065017000006055060242365571417000
01 0120
01 0121 10053 0107310020000000740362025761456000
01 0122
01 0123 10054 01065117000006055000242365571417000
01 0124
01 0125 10055 0107310000400000660362225761456000
01 0126
01 0126 10056 01073117004000001416162225431456000
01 0128
01 0129 10057 0107301700000605541616236631416000
01 0130
01 0131 10060 0107310020000001400762025421456000
01 0132
01 0132
01 0133
01 0134 10061 01073100600000000776162025421456000
01 0135
01 0136
01 0137 10062 01063017000000001404130025571456000
01 0137
01 0138
01 0139 10063 01065017000000001404130025571456000
01 0139
01 0140
01 0141 10064 01073117000006054016022366611417000
01 0142
01 0143 10065 01073017004200001416162025431456000
01 0144
01 0145
01 0146
01 0147 10066 01073117000000001416162225431456000
01 0148
01 0149
01 0150
01 0151
01 0152
01 0153
01 0154
01 0155
01 0156
01 0157
01 0157
01 0158
01 0159
01 0160
01 0161
01 0162
01 0163
01 0164
01 0164
01 0165
01 0166
01 0167
01 0168
01 0169
01 0170
01 0171
01 0171
01 0172
01 0173
01 0174
01 0175
01 0176
01 0177
01 0178
01 0179
01 0180
01m0181
01m0181 10067 01073100400000000676162025421456000
01m0181
01m0181
01 0181
01 0182
01 0183
01 0184 10070 01073037000000001400762025431456000
01 0185
01 0186

```

```

.REPEAT 1 - WAITS [

.PAIR
APRKO: CONDSKP[NEVER] $
;HERE WE NO SKIP SINCE ECC CONDITION IS TRUE
CONDSKP[ALWAYS] $
;HERE WE SKIP SINCE NO ECC CONDITION IS TRUE

];.REPEAT 1 - WAITS

APRCO: D[CONST 1] ROT[3] ALU[-D&Q] DEST[AR] SHORT $
;AR HAS ENABLES
D[IR] ROT[36. - 1.] ALU[NOTD] DEST[Q] CLR-DEV-FROM-INTR NORM $
D[MLIT 77777575557] ALU[DORQ] DEST[HOLD] NORM $
;GET NOT OF CLEARS THAT MUST BE SHIFTED RIGHT ONCE IN

HOLD
D[IR] ALU[NOTD] DEST[Q] NORM $
D[MLIT 7777706777] ALU[DORQ] DEST[Q] NORM $
;GET NOT OF CLEARS THAT DON'T NEED TO SHIFT IN Q
D[MEM] ALU[D&Q] DEST[Q] NORM $
;COMBINE THEM INTO Q
;REALLY DOING -(XorY) BUT THAT IS SAME AS -XandY
D[APRST] ALU[D&Q] DEST[Q] $
; Clear indicated bits.
D[AR] ALU[DORQ] DEST[APRST] AR] NORM $
; Set indicated bits, PI chan
D[PC-FLAGS] DEST[Q] C600 $
D[IR] ROT[41] MASK[1] COND[OBUS=0] JUMP[APRCO2] C550 $
;Jump if no CLR OVERFLOW bit.
D[CONST 1] ROT[35.] ALU[-D&Q] DEST[Q PC-FLAGS] $
; Remove overflow bit from current PC flags.
APRCO2: D[IR] ROT[36] MASK[1] COND[OBUS=0] JUMP[APRCO3] C550 $
; Jump if no CLR FLT OV.
D[CONST 1] ROT[35. - 3] ALU[-D&Q] DEST[PC-FLAGS] $
; Remove bit from current PC flags
APRCO3: D[IR] ROT[33] MASK[1] COND[-OBUS=0] CLR-INT PUSHJ[CLKCLR] C550 $
; Clear Clock Flag if indicated.
PUSHJ[APRCO2] CLR-DEV-FROM-INTR NORM $
; Get APR Coni bits.
D[D&MEM0 + APR-MODE] DEST[Q] $
;Get copy of current mode bits.
D[AR] MASK[3] COND[OBUS=0] JUMP[APRC1] C550 $
; Jump if no PI channel. We don't want to enable
arithmetic
; micro-interrupts in that case.
D[AR] ROT[31.] COND[SIGNOFF] C550 JUMP[APRC1] $
; J IF NO OV INT ENBL
; *** Don't both enables need to be checked???
D[CONST 20] ALU[DORQ] DEST[Q ( D&MEM0 + APR-MODE )] JUMP[APRC2]
$
; Turn on arithmetic interrupts.
APRC1: D[CONST 20] ALU[-D&Q] DEST[Q ( D&MEM0 + APR-MODE )] JUMP[APRC2]
$
; Turn off arithmetic interrupts
APRC2: D[D&MEM0 + APR-MODE] ROT[CPU-MODE-ROT] DEST[CPU-MODE] LONG $
;Output new mode bits.
CLR-AROV-TRAP-FLAG D[AR] DEST[Q] JUMP[APRC1] $
;Go check for APR interrupts.

;Check for clock interrupts (and other things)
APRCHK: PUSHJ[APRC1] NORM $; GET CONI BITS IN AR & Q
APRC1:
.repeat 1 - WAITS [
D[AR] MASK[3] COND[OBUS=0] JUMP[MAIN] C550 $
; Done if PI=0
D[AR] ROT[24.] MASK[2] COND[-ZERO] JUMP[APDINT] C550 $
; J IF SOFT ECC OR NXH INT
D[MEM-ABS PI-STATUS] ALU[NOTD] DEST[ALU1 Q] NORM $
;USE ALU1 Q FOR PI BITS SO DONT HURT APR BITS IN Q
;GET NOT OF APR FLAGS KEPT IN PI CONI WORD
D[CONST 3] ROT[35. - 20.] ALU[ALU1 D&Q] COND[ZERO] JUMP[APDINT]
C550 $
;JUMP IF PAR ERR INTS ENABLED AND ON
D[AR] ROT[20.] MASK[1] COND[-OBUS=0] JUMP[APDINT] C550 $
; J if PDLOV int
D[AR] ROT[43] ALU[D&Q] DEST[Q] SHORT $
; AND mask with flag
.REPEAT F2AROV [
;I think this is the right thing. It was commented out after translation

;from F2. TVR/Oct82
D[CONST 11] ROT[3] ALU[D&Q] COND[-OBUS=0] JUMP[APDINT] C550 $
; J if OV int
];.REPEAT F2AROV
;***** Is this the same code as French used?
;***** If so, shouldn't there be an enable for soft interrupt?
;*** D[CONST 31] ROT[35. - 26.] ALU[D&Q] COND[OBUS=0] JUMP[MAIN] C550
$
;*** ; Done if no CLOCK int, soft ECC interrupt or NXH
D[CONST 18] ROT[6] ALU[D&Q] COND[OBUS=0] JUMP[MAIN] C550 $
; Done if no CLOCK int
; \ /
];.repeat 1 - WAITS
.repeat WAITS [
D[AR] ROT[27.] COND[OBUS=0] JUMP[MAIN] C550 $
;If no APR interrupt is not requested, don't interrupt.
;otherwise, fall thru
];;
D[AR] ROT[27.] COND[OBUS=0] JUMP[MAIN] C550 $
;If no APR interrupt is not requested, don't interrupt.
;otherwise, fall thru
].repeat WAITS
; \ / (Falls thru from APRCK1)
APDINT: D[AR] MASK[3] DEST[Q AR] JUMP[PIGEN] NORM $
; Get chen #, cause interrupt

```

```

01 0192                                D[AR] ROT[2] ALU[DORQ] DEST[AR] SHORT $
01 0193                                ]
01m0194                                APRGBT[1 6]
01m0194                                [
01m0194 10072 01073017000006054020362364511416000 D[PC-FLAGS] ROT[1] MASK[1] DEST[Q] C500 $
01m0194 10073 01063137000006054156162365437416000 D[AR] ROT[6] ALU[DORQ] DEST[AR] SHORT $
01m0195                                ]
01m0195                                APRGBT[4 41]
01m0195 10074 01073017000006054100362364511416000 [
01m0195 10075 01063137000006055036162365437416000 D[PC-FLAGS] ROT[4] MASK[1] DEST[Q] C600 $
01m0196                                ]
01m0196                                D[AR] ROT[41] ALU[DORQ] DEST[AR] SHORT $
01m0196                                APRGBT[7 33]
01m0196 10076 01073017000006054160362364511416000 [
01m0196 10077 01063137000006054676162365437416000 D[PC-FLAGS] ROT[7] MASK[1] DEST[Q] C600 $
01 0197 10100 01073017000006054376162365437416000 D[AR] ROT[33] ALU[DORQ] DEST[AR] SHORT $
01 0198 10101 0102411700000605541604365431417000 ]
01 0199                                D[AR] ROT[17] DEST[Q] SHORT $; SET FLAGS
01 0200                                ALU[0] DEST[DEV-ADR] CLR-DEV-FROM-INTR NORM $
01 0201                                .repeat 1 - WAITS [
01 0202                                D[APRSTS] ALU[DORQ] DEST[Q AR] NORM POPJ $
01 0203                                ];.repeat 1 - WAITS
01 0204                                .repeat WAITS [
01 0205                                ;SAIL's KA-10 has a processor modification which sets bit 27 (400 bit) if
01 0206                                the
01 0207                                ;APR is NOT interrupting. This feature is used in a CONSZ chain and
01 0208                                would
01 0209                                ;consume many instructions to simulate in a critical path in the system.
01 0210                                D[APRSTS] ALU[DORQ] DEST[Q AR] NORM $
01 0211                                ;Construct full status
01 0212                                D[AR] MASK[3] COND[OBUS=0] JUMP[APRCIN] NORM $
01 0213                                ;Set 400 bit if interrupts disabled
01 0214                                ;(This may not be the same as SAIL)
01 0215                                ;; D[AR] ROT[19.] MASK[1] COND[-OBUS=0] POPJ C550 $
01 0216                                ;; ;If pushdown overflow, we will interrupt.
01 0217                                D[CONST 21] ROT[12.] ALU[D&Q] COND[-OBUS=0] POPJ C550 $
01 0218                                ;If pushdown overflow, we will interrupt.
01 0219                                D[AR] ROT[43] ALU[D&Q] DEST[Q] SHORT $
01 0220                                ;Combine flag with enable to see which interrupts
01 0221                                D[CONST 11] ROT[3] ALU[D&Q] COND[-OBUS=0] JUMP[APRCIY] C550 $
01 0222                                ;Jump if overflow is causing an interrupt.
01 0223                                ;;;*** Shouldn't there be an enable for soft ECC interrupts?
01 0224                                D[CONST 15] ROT[9.] ALU[D&Q] COND[-OBUS=0] JUMP[APRCIY] C550 $
01 0225                                ;Jump if clock or soft ECC is causing an interrupt.
01 0226                                APRCIN: D[CONST 4] ROT[6] DEST[Q] SHORT $
01 0227                                ;Not interrupting, set 400 bit in APR status
01 0228                                APRCIY: D[AR] ALU[DORQ] DEST[AR Q] POPJ NORM $
01 0229                                ;Turn on 400 bit if needed.
01 0230                                ;Note, that since we ANDed something with Q, ORing in Q
01 0231                                is
01 0232                                ;a NO-OP if we didn't go thru APRCIN.
01m0229                                ];[
01m0229                                ;SAIL's KA-10 has a processor modification which sets bit 27 (400 bit) if
01m0229                                the
01m0229                                ;APR is NOT interrupting. This feature is used in a CONSZ chain and
01m0229                                would
01m0229                                ;consume many instructions to simulate in a critical path in the system.
01m0229 10102 01063037000006055416162366131416000 D[APRSTS] ALU[DORQ] DEST[Q AR] NORM $
01m0229                                ;Construct full status
01m0229 10103 01073100200000001400762025431456000 D[AR] MASK[3] COND[OBUS=0] JUMP[APRCIN] NORM $
01m0229                                ;Set 400 bit if interrupts disabled
01m0229                                ;(This may not be the same as SAIL)
01m0229                                ;; D[AR] ROT[19.] MASK[1] COND[-OBUS=0] POPJ C550 $
01m0229                                ;; ;If pushdown overflow, we will interrupt.
01m0229 10104 01064100000006054304362425561416000 D[CONST 21] ROT[12.] ALU[D&Q] COND[-OBUS=0] POPJ C550 $
01m0229                                ;If pushdown overflow, we will interrupt.
01m0229 10105 01064017000006055076162365437416000 D[AR] ROT[43] ALU[D&Q] DEST[Q] SHORT $
01m0229                                ;Combine flag with enable to see which interrupts
01m0229 10106 010641000000000062362025561456000 D[CONST 11] ROT[3] ALU[D&Q] COND[-OBUS=0] JUMP[APRCIY] C550 $
01m0229                                ;Jump if overflow is causing an interrupt.
01m0229                                ;;;*** Shouldn't there be an enable for soft ECC interrupts?
?ERROR - set location with : must be followed by a valid expression
01m0229 10107 010641000000000022362025561456000 D[CONST 15] ROT[9.] ALU[D&Q] COND[-OBUS=0] JUMP[APRCIY] C550 $
01m0229                                ;Jump if clock or soft ECC is causing an interrupt.
01m0229 10110 0107301700000605414116236577416000 APRCIN: D[CONST 4] ROT[6] DEST[Q] SHORT $
01m0229                                ;Not interrupting, set 400 bit in APR status
01m0229 10111 01063037000006055416162425431416000 APRCIY: D[AR] ALU[DORQ] DEST[AR Q] POPJ NORM $
01m0229                                ;Turn on 400 bit if needed.
01m0229                                ;Note, that since we ANDed something with Q, ORing in Q
01m0229                                is
01 0229                                ;a NO-OP if we didn't go thru APRCIN.
01 0230                                ].repeat WAITS
01 0231                                APIOT: U[OTR]P[MUUD]
01m0232                                [
01m0232                                COND[USER] JUMP[MUUD] NORM
01 0232 10112 01073112400000001416162025431456000 ]$ ;Trap if not IOT-USER Mode
01m0233                                IOTDIS
01m0233                                [
01m0233 10113 0107301700000605432116236577416000 CLR-DEV-FROM-INTR D[IR] ROT[13.] MASK[4] DEST[Q] NORM $
01m0233 10114 0106001700000605432116236577416000 D[IR] ROT[13.] MASK[4] ALU[D&Q] DEST[Q] SHORT $
01m0233 10115 01060137000006054444562366031416000 D[IXMEM0] ROT[18.] MASK[18.] ALU[D+Q] DEST[AR] NORM $
01m0233 10116 01073117000000000016000725411456000 D[AR] ROT[MUA-ROT] ODISP LONG $
01 0234                                ]
01 0235 10117 01024117000006055416104365431416000 APRRST: ALU[0] DEST[APRSTS] $
01 0236 10120 01024117000000031415154365431416000 ALU[0] DEST[ANEM-ABS APR-MODE] $
01 0237 10121 01073017002000000000162365531416000 D[ILIT APRDSP * 1000000] DEST[Q] NORM $
01 0238 10122 01063117000000000000100425531416000 D[LABEL ILLINT] ALU[DORQ] DEST[D&ANEM0] POPJ $
01 0239
01 0240

```

```

02 0241
02 0242
02 0242
02 0243
02 0244
02 0245
02 0246
02 0246
02 0247
02 0248
02 0249
02 0250
02 0251
02 0252
02 0253
02 0254
02 0255
02 0256
02 0257
02 0258
02 0258
02 0259 10123 01073137000006054716162365431416000
02 0260
02 0261 10124 71073117000006055401562365571416000
02 0262
02 0263 10125 0107312040000000036162025421456000
02 0264
02 0265 10126 71072117000020253416162025671456000
02 0266
02 0267
02 0268 10127 01073117000006055416044365671417000
02 0269
02 0270 10130 01073137000006055200362425571416000
02 0271
02 0272
02 0273
02 0274
02 0275
02 0275
02 0276
02 0277
02 0277
02 0278
02 0279
02m0280
02m0280 10131 01073017000000000636162226231456000
02m0280
02m0280
02m0280 10132 01024117034006055416046365411417000
02 0280
02 0281 10133 01073120200000000441762026261456000
02 0281
02 0282
02 0283 10134 01024117004020247416046225431457000
02 0284
02 0285 10135 01073106600000000716162026221456000
02 0286
02 0287 10136 01073017000006055201762364731416000
02 0288
02 0289 10137 01064100000000001416162026261456000
02 0290
02 0291 10140 01073017000006055416162365431416000
02 0292 10141 01064100200000001416162026221456000
02 0293
02 0294 10142 01073117000006054056044365671417000
02 0295
02 0296 10143 01073017000006055200362365571416000
02 0297
02 0298 10144 01162017000006055416150366331416000
02 0299
02 0300 10145 01066017000006055416162366331416000
02 0301
02 0302
02 0303
02 0304
02 0305
02 0306
02m0307
02m0307 10146 01064100000000001204162025561456000
02m0307
02 0307
02 0308 10147 01073017000006055416114365471516000
02 0309
02 0310
02 0311 10150 01064100000000001203762025561456000
02 0312 10151 01077017000000000456162025431456000
02 0313
02 0314 10152 01077017000006055400162365571416000
02 0315
02 0316 10153 01064017000006055416162366271416000
02 0317
02 0318 10154 01063117000006055416112365431416000
02 0319
02 0320 10155 01073037000006055416162364611416000
02 0321
02 0322 10156 01065117000006054740242365571417000
02 0323
02 0324 10157 01070017004606055413662365571416000
02 0325
02 0326
02 0327 10160 711611170000000000036162025671456000
02 0328
02 0329

```

```

-----
;
;
;   PI - Priority Interrupt Service      Macro Device 4
;
;
-----

;The PI system is entirely emulated- there is no hardware for it.

;PI SYSTEM USE OF APR ANEM---
; 4  MEM PAR ERR(BIT 19), MEM PAR ERR INTRPT ENB(BIT 20),
;   PI SYSTEM ON(BIT 28) CHN1-7 ON (BITS 29-35)
; 5  WAITING RQ 1-7 (11-18) IN PROG 1-7 (29-35)
; 6  RQ COUNTS - 4-BIT FIELDS, CHN. 7 AT RIGHT-END OF WORD.
;
;Other uses of APR ANEM are documented at the beginning

PI-GET-CHN: ;Make binary chn. no. from mask in AR, then call
PIGETMASK.
D[AR] ROT[28.] DEST[AR] NORM $
;Put RQ 1 into bit 1
D[CONST 6] DEST[MA] NORM $
;MA will get 7-CHN (for use in shifting)
PIL1: D[AR] ROT[1] DEST[AR] C550 COND[OBUS<0] JUMP[PIGETMASK] $
;Found first bit ?
D[MA] ALU[D-1] DEST[MA] NORM JUMP[PIL1] $
;No. Decrement count and loop.
PIGETMASK: ;Load AR29-35 with single bit corresponding to chan.
D[MA] DEST[ROTR] NORM $
;Load rotate amount.
D[CONST 1] ROT[R] DEST[AR] NORM POPJ $
;Make mask of first bit only in AR.

PI-CHECK-RQS: ;SEE IF IT IS TIME TO TAKE AN INTRPT.
.REPEAT STANSW [ ;Determine which PI channels should be enabled
for PAN
D[&ANEM4] ROT[35. - 10.] DEST[Q] PUSHJ[PANIST] NORM $
;Select only those channels turned on and ready to
interrupt
MAPF[PAN-INT-ENB] CYLEN[IOB-OUT] alu[0] dest[dev-adr] $
;Finish updating enable state in PAN interface
];[ ;Determine which PI channels should be enabled for PAN
D[&ANEM4] ROT[35. - 10.] DEST[Q] PUSHJ[PANIST] NORM $
;Select only those channels turned on and ready to
interrupt
MAPF[PAN-INT-ENB] CYLEN[IOB-OUT] alu[0] dest[dev-adr] $
;Finish updating enable state in PAN interface
].REPEAT STANSW
D[&ANEM5] ROT[18.] MASK[7] DEST[AR] C550 COND[OBUS=0]
JUMP[MAIN] $
;Any RQ'S ?
ALU[0] DEST[DEV-ADR] CLR-DEV-FROM-INTR NORM PUSHJ[PI-GET-CHN] $
;Get unary chn no. in AR, shift amt. in MA, ROTR
D[&ANEM4] ROT[34] C550 COND[-OBUS<0] JUMP[MAIN] $
;Exit if PI sys not on.
D[MASK 7] ROT[R] DEST[Q] NORM $
;Mask of chn and all higher chns.
D[&ANEM5] ALU[D&Q] C550 COND[-OBUS=0] JUMP[MAIN] $
;Exit if this or higher chn in progress.
D[AR] DEST[Q] NORM $ ;MOVE UNARY CHN # TO Q.
D[&ANEM4] ALU[D&Q] C550 COND[OBUS=0] JUMP[MAIN] $
;EXIT IF CHN NOT ON.
D[MA] ROT[2] DEST[ROTR] NORM $
;GET SHIFT AMT 4 TIMES LARGER, TO ACCESS CNT FIELD
D[CONST 1] ROT[R] DEST[Q] NORM $
;A ONE ALIGNED WITH RQ CNT FIELD FOR THIS CHN.
D[&ANEM6] ALU[D-Q] DEST[Q HOLD] NORM $
;DECREMENT OUR WAITING RQ COUNT.
D[&ANEM6] ALU[D&Q] DEST[Q] NORM $ ;DID WE OVERFLOW ?
.REPEAT 1 - WAITSFIX [
D[CONST 20] ROT[R] ALU[D&Q] COND[-OBUS=0] C550 JUMP[.] $
];.REPEAT 1 - WAITSFIX
.REPEAT WAITSFIX [
D[CONST 20] ROT[R] ALU[D&Q] COND[-OBUS=0] C550 JUMP[PIERR] $
;LOOP HERE FOREVER IF WE OVERFLOWED 4-BIT CNT FIELD
];[
D[CONST 20] ROT[R] ALU[D&Q] COND[-OBUS=0] C550 JUMP[PIERR] $
;LOOP HERE FOREVER IF WE OVERFLOWED 4-BIT CNT FIELD
].REPEAT WAITSFIX
D[MEM] DEST[&ANEM6 Q] NORM $
;PUT BACK WORD OF RQ COUNTS.
D[CONST 17] ROT[R] ALU[D&Q] C550
COND[-OBUS=0] JUMP[PIINTGO] $ ;JUMP IF OUR COUNT NEQ 0
D[AR] ROT[18.] ALU[NOTD] DEST[Q] NORM JUMP[PIL1] $
;MASK FOR CLEARING THE WAITING RQ BIT.
PIINTGO:D[CONST 0] ALU[NOTD] DEST[Q] NORM $
;DON'T CLEAR THE BIT, RQ'S STILL WAITING
PIL11: D[&ANEM6] ALU[D&Q] DEST[Q] NORM $
;GET STATUS B, EITHER DO OR DO NOT CLEAR RQ BIT
D[AR] ALU[DORQ] DEST[&ANEM6] NORM $
;Set IN PROGRESS bit, store Status B.
D[PC-FLAGS] DEST[Q AR] C600 $
;Get PC into Q, AR.
D[CONST 1] ROT[35. - 5] ALU[-D&Q] DEST[PC-FLAGS] NORM $
;Clear User Mode.
D[CONST 56] DEST[Q] SPEC[CLR-MAP-SR] NORM $
;Prepare to calc. intrpt. address.
;Make sure we don't fetch user trap locations!!
D[MA] ROT[1] ALU[Q-D] DEST[MA] NORM JUMP[PMUO] $
;Fetch intrpt. instr and go interpret it.

```



```

03 0330
03 0331
03 0332 10161 01024117004006055416046365431417000
03 0333
03 0334
03 0335
03 0336
03 0337
03 0338
03m0339
03m0339 10162 01073100200000001416162025421456000
03m0339
03 0339
03 0340 10163 01073017000006055416162366231416000
03 0341 10164 01060117000006054440310365571416000
03 0342 10165 01073017000006055401762365571416000
03 0343
03 0344 10166 71161117000020257400762225431456000
03 0345
03 0346 10167 01073100600000000716162026221456000
03 0347
03 0348 10170 01073017000006055201762364731416000
03 0349
03 0350 10171 01064100000000001416162026261456000
03 0351
03 0352 10172 01073017000006055416162365431416000
03 0353 10173 01064100000020325416162026221456000
03 0354
03 0355
03 0356 10174 01073117000006054056044365671417000
03 0357
03 0358 10175 01073017000006055200362365571416000
03 0359
03 0360 10176 01060017000006055416150366331416000
03 0361
03 0362 10177 01064100000020403202162025561456000
03 0363
03 0364 10200 01073117000006055416114365471516000
03 0365
03 0366 10201 01073017000006055416162366271416000
03 0367
03 0368 10202 01063117000000000456112025431456000
03 0369
03 0370
03 0371
03 0372 10203 01024117004006055416046365431417000
03 0373
03 0374
03 0375
03 0376
03 0377
03 0378
03 0379
03 0380
03 0381
03 0382
03 0383
03 0384
03 0385
03 0386
03 0387
03m0388
03m0388 10204 01073017000006055416162366631416000
03m0388
03m0388 10205 01073100200000001400762026131456000
03m0388
03m0388
03m0388 10206 0107310060000000076162026131456000
03m0388
03m0388
03m0388 10207 01063017000000001404130025571456000
03m0388
03m0388
03m0388 10210 01065017000000001404130025571456000
03m0388
03m0388
03m0388 10211 01073117000006054016022366611417000
03 0388
03 0389 10212 01073120000020247401762226261456000
03 0389
03 0390
03 0390
03 0391 10213 01073017000006055416162366271416000
03 0392 10214 01065117000020263416112025431456000
03 0393
03 0394
03 0395
PIGEN: ;ENTER WITH CHN IN AR TO REQUEST INTRPT.
ALU[0] DEST[DEV-ADR] CLR-DEV-FROM-INTR NORM $
.REPEAT 1 - WAITS [
D[AR] C550 COND[OBUS=0] JUMP[MAIN] $
];.REPEAT 1 - WAITS
];.REPEAT WAITS [ ;If some device does this, i want to know!! TVR/Oct80
D[AR] C550 COND[OBUS=0] JUMP[PIERR] $
;Should never do this! To proceed, jump to MAIN
];[ ;If some device does this, i want to know!! TVR/Oct80
D[AR] C550 COND[OBUS=0] JUMP[PIERR] $
;Should never do this! To proceed, jump to MAIN
].REPEAT WAITS
D[D%MEM4] DEST[Q] NORM $
D[CONST 1] ROT[18.] ALU[D+Q] DEST[D%MEM4] NORM $
D[CONST 7] DEST[Q] NORM $
;7-CHN is amt to shift by for mask bit.
D[AR] MASK[3] ALU[Q-D] DEST[MA] NORM PUSHJ[PIGETMASK] $
;Load ROTR, form mask in AR.
PIGEN1: D[D%MEM4] ROT[34] C550 COND[-OBUS<0] JUMP[PIGENWT] $
;BRANCH IF PI SYS NOT ON.
D[MASK 7] ROT[R] DEST[Q] NORM $
;MASK OF CHN AND ALL HIGHER CHNS.
D[D%MEM5] ALU[D&Q] C550 COND[-OBUS=0] JUMP[PIGENWT] $
;BRANCH IF THIS OR HIGHER CHN IN PROGRESS.
D[AR] DEST[Q] NORM $ ;MOVE UNARY CHN # TO Q.
D[D%MEM4] ALU[D&Q] C550 COND[-OBUS=0] JUMP[PIINTGO] $
;IF CHN ON, GO TAKE INTRPT.
PIGENWT: ;INTRPT CANNOT HAPPEN NOW, SO SET A WAITING RQ.
D[MA] ROT[2] DEST[ROTR] NORM $
;GET SHIFT AMT 4 TIMES LARGER, TO GET CNT FIELD
D[CONST 1] ROT[R] DEST[Q] NORM $
;A ONE ALIGNED WITH RQ CNT FIELD FOR THIS CHN.
D[D%MEM6] ALU[D+Q] DEST[Q HOLD] NORM $
;INCREMENT OUR WAITING RQ COUNT.
D[CONST 10] ROT[R] ALU[D&Q] COND[-OBUS=0] C550 JUMP[. + 2] $
;DON'T LET COUNT GET HIGHER THAN ?.
D[MEM] DEST[D%MEM6] NORM $
;PUT BACK WORD OF RQ COUNTS.
D[D%MEM5] DEST[Q] NORM $
;GET STATUS B.
D[AR] ROT[18.] ALU[DORO] DEST[D%MEM5] NORM JUMP[MAIN] $
;Set WAITING RQ bit.

PI-DISSM:
CLR-DEV-FROM-INTR ALU[0] DEST[DEV-ADR] NORM $
.REPEAT FZAROV [
D[D%MEM0 + APR-MODE] DEST[Q] $
;Get copy of current mode bits.
D[APRSTS] MASK[3] COND[OBUS=0] JUMP[PIDSM1] $
; Jump if no PI channel. We don't want to enable
arithmetic
; micro-interrupts in that case.
D[APRSTS] ROT[31.] COND[SIGNOFF] JUMP[PIDSM1] $
; J IF NO OV INT ENBL
; *** Don't both enables need to be checked???
D[CONST 20] ALU[DORQ] DEST[Q ( D%MEM0 + APR-MODE )] JUMP[PIDSM2]
$
; Turn on arithmetic interrupts.
PIDSM1: D[CONST 20] ALU[-D&Q] DEST[Q ( D%MEM0 + APR-MODE )] JUMP[PIDSM2]
$
; Turn off arithmetic interrupts
PIDSM2: D[D%MEM0 + APR-MODE] ROT[CPU-MODE-ROT] DEST[CPU-MODE] LONG $
;Output new mode bits.
];[
D[D%MEM0 + APR-MODE] DEST[Q] $
;Get copy of current mode bits.
D[APRSTS] MASK[3] COND[OBUS=0] JUMP[PIDSM1] $
; Jump if no PI channel. We don't want to enable
arithmetic
; micro-interrupts in that case.
D[APRSTS] ROT[31.] COND[SIGNOFF] JUMP[PIDSM1] $
; J IF NO OV INT ENBL
; *** Don't both enables need to be checked???
D[CONST 20] ALU[DORQ] DEST[Q ( D%MEM0 + APR-MODE )] JUMP[PIDSM2]
$
; Turn on arithmetic interrupts.
PIDSM1: D[CONST 20] ALU[-D&Q] DEST[Q ( D%MEM0 + APR-MODE )] JUMP[PIDSM2]
$
; Turn off arithmetic interrupts
PIDSM2: D[D%MEM0 + APR-MODE] ROT[CPU-MODE-ROT] DEST[CPU-MODE] LONG $
;Output new mode bits.
].REPEAT FZAROV
D[D%MEM5] MASK[7] DEST[AR] C550 COND[-OBUS=0] PUSHJ[PI-GET-CHN]
$
;Get bit corresponding to highest chan. in progress into the
AR.
D[D%MEM5] DEST[Q] NORM $
D[AR] ALU[-D&Q] DEST[D%MEM5] NORM JUMP[PI-CHECK-RQS] $
;Clear highest chan. in progress, go check pending PI RQs

```

```

04 0396
04 0397
04 0398 10215 01073137000006055401762365671416000
04 0399 10216 01024117004006055416046365431417000
04 0400 10217 01073017000006055416162366231416000
04 0401 10220 0107310060000000536162025661456000
04 0402 10221 01063017000006054360362365571416000
04 0403
04 0404 10222 0107310060000000516162025661456000
04 0405 10223 01065017000006054360362365571416000
04 0406
04 0407 10224 0107310060000000476162025661456000
04 0408 10225 01065017000006054400362365571416000
04 0409
04 0410
04 0411
04 0412
04 0413
04m0414
04m0414 10226 01073057000006055416162366131416000
04m0414 10227 01065157000006054260304365571416000
04m0414
04 0414
04 0415 10230 01073102000000000136162225661456000
04 0416 10231 01073102200000000256162025661456000
04 0417 10232 01063017000006054160362365571416000
04 0418 10233 01073102200000000236162025661456000
04 0419 10234 01065017000006054160362365571416000
04 0420 10235 01073102200000000176162025661456000
04 0421 10236 01063017000006055416162365431416000
04 0422 10237 01073102200000000216162025661456000
04 0423 10240 01065017000006055416162365431416000
04 0424 10241 01023117000006055416110365431416000
04 0425 10242 01073102200020262156162025661456000
04 0426 10243 01171017000006055401762365431416000
04 0427
04 0428
04 0429 10244 01064017000006055401762365431416000
04 0430
04 0431
04 0432
04 0433
04 0434
04 0435
04m0436
04m0436 10245 0116210000000001401762025411456000
04 0436
04 0437 10246 01073137000020247401762225431456000
04 0438
04 0439 10247 01073117000020357416162025431456000
04 0440
04 0441
04 0442
04 0443
04m0444
04m0444 10250 01073137000000001411362025571456000
04m0444
04 0444
04 0445
04 0446
04 0447 10251 01073017000000011404562367031416000
04 0448
04 0449 10252 01073137000000013402162367031416000
04 0450
04 0451 10253 01063037000006054216162365431416000
04 0452 10254 01073137000000012442162367031416000
04 0453
04 0454 10255 01063037000006054456162425431416000
04 0455
04 0456
04 0457 10256 01024117000000011416154365431416000
04 0458 10257 01024117000000013416154365431416000
04 0459 10260 01024017000000015416154365431416000
04 0460 10261 01073117000006055416162425431416000
04 0461
04 0462
04 0463
04 0464

```

```

PICOND: ;Here from any COND PI,
D[MA] MASK[?] DEST[AR] NORM $
ALU[0] DEST[DEV-ADR] CLR-DEV-FROM-INTR NORM $
D[PISTS] DEST[Q] NORM $ ;GET STATUS A
D[MA] ROT[21.] CSS0 COND[-OBUS<0] JUMP[PIL7] $
D[CONST 1] ROT[35. - 20.] ALU[DORQ] DEST[Q] NORM $
; TURN ON PAR ERR INTRPT ENB.
PIL7: D[MA] ROT[20.] CSS0 COND[-OBUS<0] JUMP[PIL8] $
D[CONST 1] ROT[35. - 20.] ALU[-D&Q] DEST[Q] NORM $
;TURN OFF PAR ERR INT ENB
PIL8: D[MA] ROT[19.] CSS0 COND[-OBUS<0] JUMP[PIL9] $
D[CONST 1] ROT[35. - 19.] ALU[-D&Q] DEST[Q] NORM $
;CLEAR MEM PAR ERR FLAG
.REPEAT WAITS [
D[APRSTS] DEST[ALU1 Q] $
D[CONST 1] ROT[35. - 24.] ALU[ALU1 -D&Q] DEST[APRSTS] $
;And soft ECC error flag
];[
D[APRSTS] DEST[ALU1 Q] $
D[CONST 1] ROT[35. - 24.] ALU[ALU1 -D&Q] DEST[APRSTS] $
;And soft ECC error flag
].REPEAT WAITS
PIL9: D[MA] ROT[5] CSS0 COND[OBUS10] PUSHJ[PI-RESET] $
D[MA] ROT[12] CSS0 COND[-OBUS10] JUMP[PIL3] $
D[CONST 1] ROT[7] ALU[DORQ] DEST[Q] NORM $ ; PI ON
PIL3: D[MA] ROT[11] CSS0 COND[-OBUS10] JUMP[PIL4] $
D[CONST 1] ROT[7] ALU[-D&Q] DEST[Q] NORM $ ; PI OFF
PIL4: D[MA] ROT[7] CSS0 COND[-OBUS10] JUMP[PIL5] $
D[AR] ALU[DORQ] DEST[Q] NORM $ ; CHNS ON
PIL5: D[MA] ROT[10] CSS0 COND[-OBUS10] JUMP[PIL6] $
D[AR] ALU[-D&Q] DEST[Q] NORM $ ; CHNS OFF
PIL6: ALU[Q] DEST[PISTS] NORM $
D[AR] ROT[6] CSS0 COND[-OBUS10] JUMP[PI-CHECK-RQS] $
D[AR] MASK[?] ALU[0-D] DEST[Q] NORM $
;GENERATED INTRPTS REQUESTED, CHECK TO
; MAKE SURE ONLY ONE CHN IS SPECIFIED.
D[AR] MASK[?] ALU[D&Q] DEST[Q] NORM $
D[AR] MASK[?] ALU[D-Q] C600
.REPEAT 1 - WAITSFIX [
COND[-OBUS=0] JUMP[.] $ ;HANG HERE IF MORE THAN ONE.
].REPEAT 1 - WAITSFIX
.REPEAT WAITSFIX [
COND[-OBUS=0] JUMP[PIERR] $ ;LOSE IF MORE THAN ONE.
];[
COND[-OBUS=0] JUMP[PIERR] $ ;LOSE IF MORE THAN ONE.
].REPEAT WAITSFIX
D[AR] MASK[?] DEST[AR] NORM PUSHJ[PI-GET-CHN] $
;GET BINARY CHN. NUMBER AND UNARY MASK.
NORM JUMP[PIGEN1] $ ;GO GENERATE REQUEST.
.REPEAT WAITSFIX [
PIERR: D[CONST 45] DEST[AR] JUMP[HILTLOC] $
;PI system is screwed up.
];[
PIERR: D[CONST 45] DEST[AR] JUMP[HILTLOC] $
;PI system is screwed up.
].REPEAT WAITSFIX
PICONISUB:
D[AMEM-ABS 4] MASK[10.] DEST[Q] NORM $
;GET SYS ON AND CHN ON BITS.
D[AMEM-ABS 5] MASK[10] DEST[AR] NORM $
;GET PI IN PROG BITS
D[AR] ROT[10] ALU[DORQ] DEST[AR Q] NORM $
D[AMEM-ABS 5] ROT[10.] MASK[10] DEST[AR] NORM $
;GET WAITING RQ BITS, AND RETURN IN LEFT HALF.
D[AR] ROT[10.] ALU[DORQ] DEST[AR Q] NORM POPJ $
PI-RESET:
ALU[0] DEST[AMEM-ABS 4] NORM $
ALU[0] DEST[AMEM-ABS 5] NORM $
ALU[0] DEST[AMEM-ABS 6 Q] NORM $
NORM POPJ $
END-OF-PI-CODE:

```

SLOE March 23, 1984 20:59:59 file DSK:F41AX.SLO -- of -- F41NNF


01 0060  
01 0061

.insert F4MAP

	COMMENT !	VALID 00031 PAGES
01 0001	C REC PAGE	DESCRIPTION
01 0002	C00001	00001
01 0003	C00002	00002
01 0004	C00004	00003
01 0005	C00007	00004
01 0006	C00012	00005
01 0007	C00016	00006
01 0008	C00021	00007
01 0009	C00025	00008
01 0010	C00029	00009
01 0011	C00031	00010
01 0012	C00034	00011
01 0013	C00037	00012
01 0014	C00043	00013
01 0015	C00045	00014
01 0016	C00048	00015
01 0017	C00050	00016
01 0018	C00053	00017
01 0019	C00055	00018
01 0020	C00061	00019
01 0021	C00064	00020
01 0022	C00069	00021
01 0023	C00074	00022
01 0024	C00081	00023
01 0025	C00085	00024
01 0026	C00090	00025
01 0027	C00097	00026
01 0028	C00099	00027
01 0029	C00103	00028
01 0030	C00105	00029
01 0031	C00118	00030
01 0032	C00120	00031
01 0033	C00123	ENDMK
01 0034	C !:	
01 0035		
01 0036		

```
02 0037 ;NOTES:
02 0038 ;PHYS PAGE #'S IN 71 AND 72 STILL RESTRICTED TO 20 BIT PHYS ADR SPACE.
02 0039 ;MUST JUMBLE 71 AND 72 UP TO YIELD BIGGER PAGE #'S (14 BITS LONG)
02 0040
02 0041
02 0042
02 0043 COMMENT %
02 0044
02 0045 PERMANENT DOCUMENTATION (MAINTAIN IT PLEASE):
02 0046
02 0047 How code works with respect to state saving and restoring:
02 0048
02 0049 Get trap.
02 0050 Save either short or long mem state immediately as appropriate.
02 0051
02 0052 Analyze situation:
02 0053 If just AR refill - do it and restore state from mem and resume.
02 0054 If need macro trap - store mem state in mem (long or short)
02 0055 continue long or short mem state save
02 0056 take macro trap.
02 0057
02 0058 When TENEX macro paging code wants to resume it does a BLKI.
02 0059 Long or short mem block is restored from mem.
02 0060 Any state in mem not contained in mem is restore directly to machine
02 0061 state.
02 0062 Start over again just as if trap had just taken.
02 0063
```

03 0064  
 03 0065  
 03 0066  
 03 0067  
 03 0068  
 03 0069  
 03 0070  
 03 0071  
 03 0072  
 03 0073  
 03 0074  
 03 0075  
 03 0076  
 03 0077  
 03 0078  
 03 0079  
 03 0080  
 03 0081  
 03 0082  
 03 0083  
 03 0084  
 03 0085  
 03 0086  
 03 0087  
 03 0088  
 03 0089  
 03 0090  
 03 0091  
 03 0092  
 03 0093  
 03 0094  
 03 0095  
 03 0096  
 03 0097  
 03 0098  
 03 0099  
 03 0100  
 03 0101  
 03 0102  
 03 0103  
 03 0104  
 03 0105  
 03 0106  
 03 0107  
 03 0108  
 03 0109  
 03 0110



04 0111  
 04 0112  
 04 0113  
 04 0114  
 04 0115  
 04 0116  
 04 0117  
 04 0118  
 04 0119  
 04 0120  
 04 0121  
 04 0121  
 04 0122  
 04 0123  
 04 0123  
 04 0124  
 04 0124  
 04 0125  
 04 0125  
 04 0126  
 04 0126  
 04 0127  
 04 0127  
 04 0128  
 04 0128  
 04 0129  
 04 0129  
 04 0130  
 04 0130  
 04 0131  
 04 0131  
 04 0132  
 04 0132  
 04 0133  
 04 0133  
 04 0134  
 04 0134  
 04 0135  
 04 0135  
 04 0136  
 04 0136  
 04 0137  
 04 0137  
 04 0138  
 04 0138  
 04 0139  
 04 0139  
 04 0140  
 04 0140  
 04 0141  
 04 0141  
 04 0142  
 04 0142  
 04 0143  
 04 0143  
 04 0144  
 04 0144  
 04 0145  
 04 0145  
 04 0146  
 04 0146  
 04 0147  
 04 0147  
 04 0148  
 04 0148  
 04 0149  
 04 0149  
 04 0150  
 04 0150  
 04 0151  
 04 0151  
 04 0152  
 04 0152  
 04 0153  
 04 0153  
 04 0154  
 04 0154  
 04 0155  
 04 0155  
 04 0156  
 04 0157  
 04 0157  
 04 0158  
 04 0159

LONG STATE BLOCK:

ABS-AMEM STATE INDEX SYMBOLS STATE01 = 00, STATE02 = 01 ETC.

07 L = LC  
 07 M = MEM BUS FLIP FLOP (MB/HOLD SELECT)  
 07 A = MAP-USER-SR ACTIVE

```
MEM !0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!
4!5!
NDX
!-----!
00 !0 0 0! MB-STATUS
!-----!
01 ! IR
!-----!
02 ! MA
!-----!
03 ! ALU0 Q
!-----!
04 ! AR
!-----!
05 ! HOLD
!-----!
06 ! MB
! A
!-----!
07 ! AMEM-P ! CPU MODE ! DEV-ADR ! MAPSR
! A ! M
!-----!
10 ! E LOOP-CTR !
! M
!-----!
11 ! PC-FLAGS ! PC
! M
!-----!
12 ! E JMEM-P !
! M
!-----!
13 ! a<JMEM-P>+0 !
!-----!
14 ! a<JMEM-P>+1 !
!-----!
15 ! a<JMEM-P>+2 !
!-----!
16 ! a<JMEM-P>+3 !
!-----!
17 ! a<JMEM-P>+4 !
!-----!
!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!
4!5!
```

05 0160  
 05 0161  
 05 0162  
 05 0163  
 05 0164  
 05 0165  
 05 0166  
 05 0167  
 05 0168  
 05 0168  
 05 0169  
 05 0170  
 05 0170  
 05 0171  
 05 0171  
 05 0172  
 05 0172  
 05 0173  
 05 0173  
 05 0174  
 05 0174  
 05 0175  
 05 0175  
 05 0176  
 05 0176  
 05 0177  
 05 0177  
 05 0178  
 05 0178  
 05 0179  
 05 0179  
 05 0180  
 05 0180  
 05 0181  
 05 0181  
 05 0182  
 05 0182  
 05 0183  
 05 0184  
 05 0184  
 05 0185  
 05 0185  
 05 0187  
 05 0188  
 05 0189  
 05 0189  
 05 0190  
 05 0191  
 05 0191  
 05 0192  
 05 0192  
 05 0193  
 05 0193  
 05 0194  
 05 0194  
 05 0195  
 05 0195  
 05 0196  
 05 0197  
 05 0197  
 05 0198  
 05 0199  
 05 0200  
 05 0201  
 05 0202  
 05 0203  
 05 0204  
 05 0205  
 05 0206  
 05 0207  
 05 0208  
 05 0209  
 05 0210  
 05 0211  
 05 0212  
 05 0213  
 05 0214  
 05 0215

SHORT STATE BLOCK:

ABS-AMEM STATE INDEX SYMBOLS STATE01 = 00. STATE02 = 01 ETC.

03 A = MAP-USER-SR ACTIVE

MEM !0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!  
 4!5!  
 NDX

```

-----!
---!
00 !1 0 0! MB-STATUS
! ↑
-----!
01 ! IR
! A
-----!
02 ! MA
! M
-----!
03 ! CPUODE! MAPSR
!A! M
-----!
04 ! PC-FLAGS ! ! MIPC
! M
-----!
05 ! PC
! M
-----!
! V

```

!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!  
 4!5!

MAGIC PAGER MAIN MEMORY LOCATIONS:

!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!  
 4!5!

```

-----!
71 ! ! LMT ! PHYS USER PT PAGE # ! ACBASE ! ! PHYS PSB PAGE
# !
-----!
72 ! AGE REG ! ! PHYS STATE PG
# !
-----!

```

!0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!  
 4!5!

- 30 \* AR REFILLS
- 31 \* CONO 0'S
- 33 \* CONO 3'S
- 34 \* CONO 1'S

MAGIC PSB LOCATIONS:

567 INDEX INTO PSB TO READ STATE BLOCK PTR

- 571 TRAP STATUS WORD
- 572 UNUSED (USED TO HOLD STORE DATA)
- 573 HOLDS PC FROM INTRUPT MACRO INSTR IN 70



06 0216  
 06 0217  
 06 0218  
 06 0219  
 06 0220  
 06 0221  
 06 0221  
 06 0222  
 06 0223  
 06 0224  
 06 0225  
 06 0226  
 06 0227  
 06 0228  
 06 0228  
 06 0229  
 06 0230  
 06 0230  
 06 0231  
 06 0231  
 06 0232  
 06 0232  
 06 0233  
 06 0233  
 06 0234  
 06 0234  
 06 0235  
 06 0236  
 06 0236  
 06 0237  
 06 0237  
 06 0238  
 06 0238  
 06 0239  
 06 0239  
 06 0240  
 06 0240  
 06 0241  
 06 0241  
 06 0242  
 06 0242  
 06 0243  
 06 0243  
 06 0244  
 06 0244  
 06 0245  
 06 0245  
 06 0246  
 06 0246  
 06 0247  
 06 0247  
 06 0248  
 06 0248  
 06 0249  
 06 0249  
 06 0250  
 06 0250  
 06 0251  
 06 0251  
 06 0252  
 06 0252  
 06 0253  
 06 0253  
 06 0254  
 06 0254  
 06 0255  
 06 0255  
 06 0256  
 06 0256  
 06 0257  
 06 0257  
 06 0258  
 06 0258  
 06 0259  
 06 0259  
 06 0260  
 06 0260  
 06 0261  
 06 0261  
 06 0262  
 06 0262  
 06 0263  
 06 0264  
 06 0264  
 06 0265  
 06 0266

MAP ANEM USAGE:

02 R = MAP RESIDENT MONITOR (PAGE 1)  
 02 F = RESIDENT MONITOR (PAGE 1) IS CURRENTLY UNMAPPED (FORCED  
 1:1 MAP)

13 R = XCT ACCESS REQUIRED  
 13 W = READ ACCESS REQUIRED  
 13 X = WRITE ACCESS REQUIRED

A-  
 MEM !0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!  
 4!5!  
 NDX  
 ---!  
 00 ! INTERRUP DISPATCH (UNUSED)  
 ---!  
 01 ! AGE REG ! ACBASE ADR (FROM 0TH PT ENTRY FOR WAITS)  
 ---!  
 02 !R!F! ADR LIMIT (SMALLEST ILLEGAL VIRTUAL ADR)  
 ---!  
 03 ! USER PAGE TABLE PHYS ADR  
 ---!  
 04 ! PSB PHYS ADR  
 ---!  
 05 ! STATE/AC PAGE PHYS ADR  
 ---!  
 06 !  
 ---!  
 07 !  
 ---!  
 10 !  
 ---!  
 11 !  
 ---!  
 12 !  
 ---!  
 13 ! !R!W!X! ! FAILING MA  
 ---!  
 14 ! SCRATCH  
 ---!  
 15 ! 1ST EXEC SWAPPED VIRTUAL ADR  
 ---!  
 16 ! EXEC-CTXT COPY  
 ---!  
 17 ! USER-CTXT COPY  
 ---!  
 !0!1!2!3!4!5!6!7!8!9!0!1!2!3!4!5!6!7!8!9!0!1!2!3!  
 4!5!

07 0267  
 07 0268  
 07 0269  
 07 0270  
 07 0271  
 07 0272  
 07 0273  
 07 0274  
 07 0275  
 07 0276  
 07 0277  
 07 0278  
 07 0279  
 07 0280  
 07 0281  
 07 0282  
 07 0283  
 07 0284  
 07 0285  
 07 0286  
 07 0287  
 07 0288  
 07 0289  
 07 0289  
 07 0290  
 07 0290  
 07 0291  
 07 0292  
 07 0293  
 07 0294  
 07 0295  
 07 0296  
 07 0296  
 07 0297  
 07 0298  
 07 0298  
 07 0299  
 07 0300  
 07 0301  
 07 0302  
 07 0303  
 07 0304  
 07 0304  
 07 0305  
 07 0306  
 07 0307  
 07 0307  
 07 0308  
 07 0308  
 07 0309  
 07 0309  
 07 0310  
 07 0311  
 07 0311  
 07 0312  
 07 0312  
 07 0313  
 07 0314  
 07 0315  
 07 0316  
 07 0317  
 07 0318  
 07 0319  
 07 0320  
 07 0320  
 07 0321  
 07 0322  
 07 0323  
 07 0324  
 07 0324  
 07 0325  
 07 0326  
 07 0327  
 07 0328

New, Improved, Final (for a while) SPECIAL MB STATUS BITS:

INSTR FETCH => 187!1824

BIT MEANING

04 MAP Parity Error  
 05 MAP Tag Failure  
 06 Illegal Access

07 Memory cycle occurred during a uinst. which did NOT have MI MEM WAIT on. Will be off only if DF/WT or DF/IF started operation causing trap.

08 Memory cycle was started by a DFRQ.

09 ERROR !! A Write was started before the last Read data was used !!

10 HARD ECC  
 11 ANY ECC  
 12:17 ECC SYNDROME

18 (MAPF[02] of a DF cycle) Unused. Use of this bit presents a problem when

untrapping to a D[MEM] cycle from ECC, since we may then get a MAPTRP from the same uinst., in which case this bit will be wrong.

19 (MAPF[01] of a DF cycle) Unused. See comment for bit 18.

20 (MAPF[10] of the aborted (trapped) cycle)

On a DF trap, means a R-M-W is intended - trap may be from write prot.

21 (MAPF[04] of the aborted (trapped) cycle)

On any MAP trap, means resume execution by re-fetching instr (as in IF)

22:23 (MAPF[02:01] of the aborted (trapped) cycle)

Decoded:

00 normal  
 01 Call this guy's special fix-up code via TRUE LBPOPJ \$ ;...he will return to MAP-RET with the stack containing the proper place to resume execution

later.

10 failing addr. is in IR18:35, and NOT in MA.

11 failing addr. is in AR18:35, and NOT in MA.

24 Means trap was from the cycle following a Principle Idisp. Therefore, the

losing reference was either the fetch of the current instruction,

or the data fetch of a DF/WT or DF/IF during the first uinst.

after

the dispatch that entered the current instruction.

If on, only short state need be saved; we will resume with an

IDISP

either after re-fetching the instr. or (if the fetch is a DF and

bit 21 is off) using the contents of the IR.

25 Last memory operation started was a Data Store.

SUMMARY: CYCLE-TYPE = If (25 & ~24) Then WRITE  
 Else If (08 & (~07 Or ~24)) Then DATA-FETCH  
 Else INSTRUCTION-FETCH

On fetches, ECC and MAP traps occur during (and abort !) the cycle containing the D[MEM] (for data fetches) or the cycle following the IDISP (for instruction fetches).

On stores, MAP traps occur during the cycle WHEN THE STORE IS HAPPENING.

\* ;END OF HUGE DOCUMENTATION COMMENT

```

00 0329
00 0330
00 0331                ;MAP PARAMETERS
00 0332
00 0333      24      PGR = 24                ;THE MACRO PAGER DEVICE *
00 0334
00 0335                .REPEAT WAITS [
00 0336                GRUNTSW = 0                ;WAITS always aborts instruction after
00 0337                page                        ;faults.
00m0338                ]:[
00m0339      0 GRUNTSW = 0                ;WAITS always aborts instruction after
00m0340                page                        ;faults.
00 0341                ].REPEAT WAITS
00 0342
00 0343                ;MAGIC EXEC SPACE MAIN MEM LOCS
00 0344
00 0345                .REPEAT 1 - WAITS [
00 0346                N-AR-REFILLS = 30                ;# AR REFILLS
00 0347                N-COND-0 = 31                ;# COND 0'S
00 0348                EDDT-LIKES-THIS = 32                ;DON'T TOUCH
00 0349                N-COND-3 = 33                ;# COND 3'S
00 0350                N-COND-1 = 34                ;# COND 1'S
00 0351                ];REPEAT 1 - WAITS
00 0352      70      PGR70 = 70                ;CONTAINS INTERRUPT INSTRUCTION
00 0353      71      PGR71 = 71                ;CONTAINS UPT, PSB, ACBAS, ADR LIMIT
00 0354      72      PGR72 = 72                ;CONTAINS AGE, STATE/AC PAGE
00 0355
00 0356      3000    MMAP = 3000                ;BASE OF MMAP
00 0357      4000    CST0 = 4000                ;BASE OF CST0
00 0358      20000   SPT = 20000                ;BASE OF SPT
00 0359
00 0360
00 0361                ;MAGIC PSB LOCS
00 0362
00 0363                .REPEAT GRUNTSW [
00 0364                PSB567 = 567                ;INDEX INTO PSB TO READ STATE BLOCK PTR
00 0365                ];.REPEAT GRUNTSW
00 0366
00 0367      571      PSB571 = 571                ;TRAP STATUS WORD
00 0368      572      PSB572 = 572                ;UNUSED (USED TO HOLD STORE DATA)
00 0369      573      PSB573 = 573                ;HOLDS PC FROM INTRUPT MACRO INSTR IN 70
00 0370
00 0371
00 0372                ;Local (MAPDEV) AMEM assignments:
00 0373
00 0374      41      AGE/ACB = D%AMEM1
00 0375      42      FGS/LMT = D%AMEM2
00 0376      43      UPTADR = D%AMEM3
00 0377      44      PSBADR = D%AMEM4
00 0378      45      STADR = D%AMEM5
00 0379
00 0380      52      SAVE-MAP-SR = D%AMEM12
00 0381      53      CYTYPE = D%AMEM13                ;cycle-type code in left half, failing address in
00 0382                right
00 0383      54      ATEMP = D%AMEM14                ;scratch
00 0384      55      SWPMON = D%AMEM15                ;First non-forced exec address
00 0385      56      XCTXT = D%AMEM16                ;Exec mode context
00 0386      57      UCTXT = D%AMEM17                ;User mode context
00 0387
00 0388                ;Global (MAPDEV) AMEM assignments:
00 0389
00 0390      21      MAP-AGE/ACB = (MAPDEV * 20) + (AGE/ACB - 40)
00 0391      25      MAP-STADR = (MAPDEV * 20) + (STADR - 40)
00 0392      36      MAP-XCTXT = (MAPDEV * 20) + (XCTXT - 40)
00 0393      37      MAP-UCTXT = (MAPDEV * 20) + (UCTXT - 40)
00 0394
00 0395                ;STATE AMEM BLOCK (ALWAYS ACCESSED VIA AMEM-ABS)
00 0396
00 0397      260     STATE00 = (STATEDEV * 20) + 0                ;INT DISPATCH, DON'T TOUCH (REALLY
00 0398                UNUSED)
00 0399
00 0400      261     STATE01 = (STATEDEV * 20) + 1                ;SAME FOR LONG AND SHORT STATES
00 0401      262     STATE02 = (STATEDEV * 20) + 2                ; *
00 0402      263     STATE03 = (STATEDEV * 20) + 3                ; *
00 0403      264     STATE04 = (STATEDEV * 20) + 4                ;DIFFERENT FOR LONG AND SHORT STATES
00 0404      265     STATE05 = (STATEDEV * 20) + 5                ;NOT USED FOR SHORT STATE
00 0405      266     STATE06 = (STATEDEV * 20) + 6                ; *
00 0406      267     STATE07 = (STATEDEV * 20) + 7                ; *
00 0407      270     STATE10 = (STATEDEV * 20) + 10                ; *
00 0408      271     STATE11 = (STATEDEV * 20) + 11                ; *
00 0409
00 0410      11      AMEMSTATESIZE = STATE11 - STATE01 + 1                ;SIZE OF STATE BLOCK WHEN IN AMEM
00 0411
00 0412      40      MEMSTATESIZE = 32.                ;SIZE OF STATE BLOCK WHEN IN MAIN
00 0413                MEM
00 0414
00 0415      5 JMEMSIZE = 5.                ;# JMEM STACK LOCS SAVED IN STATE
00 0416

```

#POWER OF 2 FOR NOW

```

09 0417
09 0418
09 0419
09 0420
09 0421
09m0422
09 0422
09 0423
09 0424
09 0425 07604 01073117004000001400246025561457000
09 0426
09 0427 07605 01073117004000001400246025561457000
09 0428
09 0429
09m0430
09m0430
09m0430
09 0431
09m0432
09m0432
09 0432 10262 01073112400000001416162025431456000
09 0433 10263 01073100600000000236162025761456000
09 0434
09 0435 10264 01073017000006054320762365775416000
09 0436
09 0437 10265 0106013700000000000162365535416000
09 0438 10266 0107311700000000016000725411456000
09 0439
09 0440
09 0441
09 0442 10267 01073117000000001416162025435456000
09 0443 10270 01073117000000001416162025435456000
09 0444 10271 01073117000000001416162025435456000
09 0445 10272 01073117000000001416162025435456000
09 0446 10273 01073117000000001416162025435456000
09 0447 10274 01073117000000001416162025435456000
09 0448 10275 01073117000000001416162025435456000
09 0449 10276 01073117000000001416162025435456000
09 0450
09 0451
09 0452

```

```

.opcode[702] [xlist
list ];MAP IF DEVICE PGR (UNUSED IF 20)

CLR-DEV-FROM-INTR
D(CONST MAPDEV) DEST(DEV-ADR) JUMP(MAPIOT) T400 $
CLR-DEV-FROM-INTR
D(CONST MAPDEV) DEST(DEV-ADR) JUMP(MAPIOT) T400 $

.reloc
[.USE(HILOCC)
[xlist
list ]
MAPIOT: UIOTRP(MUJ0)
[ COND(USER) JUMP(MUJ0) NORM
] $
D[IR] ROT[9.] COND[IGNOFF] JUMP[MAIN] C550 $
;BIT 09 MUST BE ON OR ELSE NOP FOR DEV 20
D[IR] ROT[13.] MASK[3] DEST[Q] TNRM $
;GET BITS 10:12
D[LABEL MPIOTD] ALU[D+Q] DEST[AR] TNRM $
D[AR] ROT[MUA-ROT] DISP LONG $
;DISPATCH ON INSTRUCTION TYPE

MPIOTD: JUMP[MAPBK1] TNRM $ ;BLKI RESUME FROM TRAP
JUMP[MAPDT1] TNRM $ ;DATA1 READ EXEC MAP WD
JUMP[MAPBK0] TNRM $ ;BLK0 SET 1ST SWAPPING PG
JUMP[MAPDT0] TNRM $ ;DATA0 SET EXEC MAP WD
JUMP[MAPCND] TNRM $ ;COND CONTROL PAGER
JUMP[MAPCNI] TNRM $ ;CONI UNUSED
JUMP[MAPCSZ] TNRM $ ;CONSZ READ USER MAP WD
JUMP[MAPCS0] TNRM $ ;CONSO SET USER MAP WD

```

```

10 0453
10 0454
10 0455 ;CONSO LOADS THE MAP-TAG OF THE MAP WD MAPPING USER EFFECTIVE ADR OF
10 0455 INSTR.
10 0456 ;WITH CONTENTS OF AC 0, MAP-MA FROM AC 1
10 0457
10 0458 10277 01073017000000000740362025575456000 MAPCS0: D(CONST 1) ROT(35. - 5) DEST(Q) TNRM JUMP(MAPD10) $
10 0459 ;SET USER MODE AND JUMP TO LOAD MAP LOC.
10 0460
10 0461 ;DATA0 LOADS THE MAP-TAG OF THE MAP WD MAPPING EXEC EFFECTIVE ADR OF
10 0461 INSTR.
10 0462 ;WITH CONTENTS OF AC 0, MAP-MA FROM AC 1
10 0463 ;THIS REPLACES BBN CONO 2. (SORT OF)
10 0464
10 0465
10 0466 10300 01024017000006055416162365435416000 MAPD10: ALU(0) DEST(Q) TNRM $
10 0467 10301 01073137000006055416162364631416000 MAPD10: D(PC-FLAGS) DEST(AR) T300 $
10 0468 10302 01023117000006055416042365421417000 ALU(Q) DEST(PC-FLAGS) T400 $
10 0469
10 0470 ;REPEAT 1 - WAITS [
10 0471 D(AC0) ALU(NOTA) DEST(MAP-TAG) LONG $
10 0472 ;LOAD MA'S MAP-TAG WITH AC0 BITS 03:26
10 0473 D(AC1) ALU(A) DEST(Q) $
10 0474 D(CONST 3) ROT(35. - 11.) ALU(D#Q) DEST(MAP-MA) LONG $
10 0475 ;LOAD MA'S MAP-MA WITH AC1 BITS 03:26
10 0476 ;Complement the Read and Write access bits.
10 0477 ];REPEAT 1 - WAITS
10 0478
10 0479 ;REPEAT WAITS [
10 0480 D(CONST 1) ROT(35. - 3.) ALU(NOTD) DEST(MAP-TAG) LONG $
10 0481 ;Invalidate this entry
10 0482 ];[
10 0482 10303 01077117000006055000256365551417000 D(CONST 1) ROT(35. - 3.) ALU(NOTD) DEST(MAP-TAG) LONG $
10 0482 ;Invalidate this entry
10 0483 ];REPEAT WAITS
10 0484 10304 54073117000006055416042325420417000 D(AR) DEST(PC-FLAGS) NEOI $
10 0485
10 0486 ;STORE MAP-TAG FOR MAP WORD MAPPING USER EFFECTIVE ADR OF INSTRUCTION
10 0487 ;INTO AC 0, MAP-MA INTO AC 1
10 0488
10 0489
10 0490 10305 01073017000000000740362025575456000 MAPCS2: D(CONST 1) ROT(35. - 5) DEST(Q) TNRM JUMP(MAPD11) $
10 0491 ;SET USER FOR SURE AND JUMP TO READ MAP-TAG
10 0492
10 0493
10 0494 ;STORE MAP-TAG FOR MAP WORD MAPPING EXEC EFFECTIVE ADR OF INSTRUCTION
10 0495 ;INTO AC 0, MAP-MA INTO AC 1
10 0496
10 0497 10306 01024017000006055416162365435416000 MAPD11: ALU(0) DEST(Q) TNRM $
10 0498 10307 01073137000006055416162364631416000 MAPD11: D(PC-FLAGS) DEST(AR) T300 $
10 0499 10310 01023117000006055416042365421417000 ALU(Q) DEST(PC-FLAGS) T400 $
10 0500 10311 01072117000006055400000365551417000 ALU(-1) DEST(E0BUS-NULL) LONG $
10 0501 ;Wait for EXEC to settle, charge up MC's Local Eobus to all 1's.
10 0501
10 0502 10312 01077317000006055416000374211416000 D(MAP-TAG) ALU(NOTD) DEST(B AC0) LONG $
10 0503 ;Read MA's MAP-TAG (greatly mangled) into AC0.
10 0504 10313 01073317000006055416002374151416000 D(MAP-MA) ALU(D) DEST(B AC1) LONG $
10 0505 ;READ MA'S MAP-MA INTO AC1
10 0506 10314 54073117000006055416042325420417000 D(AR) DEST(PC-FLAGS) NEOI $
10 0507
10 0508
10 0509

```

```

11 0510
11 0511
11 0512
11 0513
11 0514
11 0515 10315 0107311700000000140453225675456000
11 0516
11 0517
11 0517 10316 01024117000000001416134225431456000
11 0518 10316 01024117000000001416134225431456000
11 0519
11 0520
11 0520
11 0521 10317 54073117000006055416162325420416000
11 0522
11 0523
11 0524
11 0525
11 0526 10320 54073117000006055416162325420416000
11 0527
11 0528
11 0529
11 0530
11 0531
11 0532 10321 01073100400000000656162025761456000
11 0533
11 0534 10322 01073100400000000636162025761456000
11 0535
11 0536 10323 01073017000006055400762365775416000
11 0537
11 0538 10324 0106013700000000000162365535416000
11 0539 10325 01073117000000000016000725411456000
11 0540
11 0541
11 0542
11 0543
11 0544
11 0545
11 0546 10326 01073117000000001416162025435456000
11 0547 10327 01073117000000001416162025435456000
11 0548 10330 01073117000000001416162025435456000
11 0549 10331 01073117000000001416162025435456000
11 0550 10332 01073117000000001416162025435456000
11 0551 10333 01073117000000001416162025435456000
11 0552 10334 01073117000000001416162025435456000
11 0553 10335 01073117000000001416162025435456000
11 0554
11 0555

;SET FIRST SWAPPING ADR OF MONITOR
;FROM EFFECTIVE ADR OF INSTR.

MAPBKO: D(MA) MASK(18.) DEST(D%MEM15) PUSHJ(FORCEM) TNRM $
;Get 1st adr of swappable monitor in D%MEM15, and set
; up the map to force 1:1 mapping for pages
0,2:<D%MEM15-1>
ALU(0) DEST(D%MEM16) PUSHJ(EXECLR) $
;Reset context and sweep all non-forced exec map wds,
; guaranteeing only proper map wds have comparator
disabled.
NEOI $

;MAP CONI
MAPCONI: ILGIOT $
;CONI NOT YET DEFINED

;MAP CONO
MAPCONO: D(IR) ROT(26.) C550 SIGNON JUMP(MAPACB) $
;If 1000 bit is on, reload AC PTR only.
D(IR) ROT(25.) C550 SIGNON JUMP(MAPAGE) $
;If 2000 bit is on, reload AGE only.
D(IR) MASK(3) DEST(Q) TNRM $
;GET INDEX INTO BBNCNO IN Q
D(LABEL BBNCNO) ALU(D+Q) DEST(AR) TNRM $
D(AR) ROT(MUA-ROT) DDISP LONG $
;MIPC MUST BE 00:13
;TREAT AS NORMAL CONO IF NOT SPECIAL CASE

;BBN DEFINED CONOS FOR PAGER
BBNCNO: JUMP(MAPCO0) TNRM $ ;CONO 0 - RESET PAGER PARAMETERS
JUMP(MAPCO1) TNRM $ ;CONO 1 - CLEAR ALL EXEC MAP WDS
JUMP(ITRAP) TNRM $ ;CONO 2 - ILLEGAL, REPLACED BY DATAD
JUMP(MAPCO3) TNRM $ ;CONO 3 - CLEAR ALL USER MAP WDS
JUMP(MAPCO4) TNRM $ ;CONO 4 - TURN PGR OFF
JUMP(MAPCO5) TNRM $ ;CONO 5 - SAME AS CONO 4
JUMP(MAPCO6) TNRM $ ;CONO 6 - PGR ON, DON'T MAP EXEC PAGE 1
JUMP(MAPCO7) TNRM $ ;CONO 7 - PGR ON, MAP EXEC PAGE 1

```

```

12 0556
12 0557
12 0558
12 0559 ;COND 1000!X
12 0560 ;RELOAD THE AC BASE REG. FROM LOW 5 BITS OF E
12 0561
12 0562 10336 0107313700006055401362365775416000 MAPACB: D[IR] MASK[5] DEST[AR] TNRM $
12 0563 10337 01073017177600000000162365535416000 D[INLIT 77700000000] DEST[Q] TNRM $
12 0564 ;MASK TO RETAIN AGE
12 0565 10340 0106401700006055416162366075416000 D[D%AMEM1] ALU[D&Q] DEST[Q] TNRM $
12 0566 ;GET POSITIONED AND ISOLATED AGE IN Q
12 0567 10341 0106311700006054116102365434416000 IFRQ D[AR] ROT[4] ALU[DORQ] DEST[D%AMEM1] TNRM $
12 0568 ;ENTER AGE!ACBASE IN AMEM
12 0569 10342 5407311700006055416162325425416000 EOJ $
12 0570
12 0571
12 0572 ;COND 2000!X
12 0573 ;RELOAD THE AGE REG. FROM LOW 9 BITS OF E
12 0574
12 0575 10343 0107313700006055402362365775416000 MAPAGE: D[IR] MASK[9.] DEST[AR] TNRM $
12 0576 ;GET AGE FROM IR INTO AR
12 0577 10344 0107301700006055406762366075416000 D[D%AMEM1] MASK[27.] DEST[Q] TNRM $
12 0578 ;GET ALL OF MAP D%AMEM1 EXCEPT FOR AGE
12 0579 10345 0106311700006054676102365434416000 IFRQ D[AR] ROT[27.] ALU[DORQ] DEST[D%AMEM1] TNRM $
12 0580 ;ENTER AGE!PREVIOUS CONTENTS
12 0581 ;START INSTR FETCH
12 0582 10346 5407311700006055416162325425416000 EOJ $
12 0583
12 0584
12 0585
12 0586 ;COND 0
12 0587 10347 01073117000000001416162225431456000 MAPCO0: PUSHJ[MEMADR-23BIT-ABS] $
12 0588 10350 01073117001306055416162365431416000 SPEC[MAP-DISABLE] $
12 0589
12 0590 .REPEAT 1 - WAITS [
12 0591 D[CONST N-COND-0] DEST[MA] TNRM $
12 0592 ;LOAD MA WITH MAGIC LOC, DISABLE MAP
12 0593 DF/WT D[MEM] ALU[D+1] DEST[MEMST0] $
12 0594 ;BUMP * MAP RESETS VIA COND 0
12 0595 ];.REPEAT 1 - WAITS
12 0596
12 0597
12 0598 10351 7107311700006055416362365575416000 D[CONST PGR71] DEST[MA] TNRM $
12 0599 ;LOAD MA WITH PGR71
12 0600 ;FETCH MAGIC LOC
12 0601 10352 0307313700006055402762365475316000 DF/WT D[MEM] MASK[11.] DEST[AR] TNRM $
12 0602 ;DATA AT MEM, MASK OFF PSB PHYS ADR
12 0603 10353 0107311700006054236110365435416000 D[AR] ROT[9.] DEST[D%AMEM4] TNRM $
12 0604 ;STORE PSB ADR IN D%AMEM4
12 0605 10354 0107313700006054442762365475516000 D[MEM] ROT[18.] MASK[11.] DEST[AR] TNRM $
12 0606 ;MASK OFF PHYS UPT ADR
12 0607 10355 0107311700006054236106365435416000 D[AR] ROT[9.] DEST[D%AMEM3] TNRM $
12 0608 ;STORE UPT ADR IN D%AMEM3
12 0609
12 0610 .REPEAT 1 - WAITS [ ;WAITS sets D%AMEM1 with first page in user page
12 0611 table
12 0612 D[MEM] ROT[23.] MASK[5] DEST[AR] TNRM $
12 0613 ;MASK OFF AC BASE ADR (SHIFTED DOWN 4)
12 0614 D[AR] ROT[4] DEST[D%AMEM1] TNRM $
12 0615 ;STORE AC BASE ADR IN D%AMEM1 SANS AGE
12 0616 ];.REPEAT 1 - WAITS
12 0617
12 0618
12 0619 10356 01171120200000000160762025451556000 D[MEM] ROT[7] MASK[3] ALU[0-D] DEST[AR] COND[ZERO] JUMP[MAPCOB]
12 0620 CS00 $
12 0621 ;GET ADDR LIMIT, J IF AR/ 0
12 0622 10357 0107313700006055400762365435416000 D[AR] MASK[3] DEST[AR] TNRM $
12 0623 10360 01073137000000000356162025435456000 D[AR] ROT[14.] DEST[AR] JUMP[MAPCO0] TNRM $
12 0624 ;FORM SMALLEST ILLEGAL ADDRESS IN AR
12 0625 10361 0107313700006054344162365575416000 MAPCOB: D[CONST 20] ROT[14.] DEST[AR] TNRM $
12 0626 ;FULL 256K (NO ADR LIMIT!)
12 0627 10362 01073017140000000000162365535416000 MAPCO0: D[INLIT 60000000000] DEST[Q] TNRM $
12 0628 ;PREPARE MASK OF MAPONE!ONETO1 BITS
12 0629 10363 0106401700006055416162366135416000 D[D%AMEM2] ALU[D&Q] DEST[Q] TNRM $
12 0630 ;GET JUST THOSE BITS FROM D%AMEM2
12 0631 10364 0106311700006055416104365435416000 D[AR] ALU[DORQ] DEST[D%AMEM2] TNRM $
12 0632 ;ENTER ENTIRE THING BACK INTO D%AMEM2 (REALLY JUST RESET
12 0633 ADR LMT)
12 0634
12 0635 .REPEAT 1 - WAITS [
12 0636 D[CONST PGR72] DEST[MA] TNRM $
12 0637 ;LOAD MA FOR AGER!STATE PG
12 0638 DF/WT D[MEM] DEST[Q] TNRM $
12 0639 ;GET AGER!STATE PG IN Q
12 0640 ];.REPEAT 1 - WAITS
12 0641
12 0642
12 0643 .repeat WAITS [ ;Setup user page table and use first page as address of
12 0644 ACs
12 0645 D[D%AMEM3] DEST[MA] TNRM $
12 0646 ;LOAD MA FOR FETCH OF FIRST LOCATION OF USER PAGE TABLE
12 0647 DFRQ D[CONST PGR72] DEST[MA] TNRM $
12 0648 ;START FETCH OF UPT 1ST WD
12 0649 ;LOAD MA FOR FETCH OF AGER!STATE PAGE
12 0650 DFRQ D[MEM] MASK[27.] DEST[D%AMEM1] TNRM $
12 0651 ;SAVE 1ST ENTRY OF USER PAGE TABLE IN D%AMEM1 SANS AGE
12 0652 ;START FETCH OF PGR72
12 0653 D[MEM] DEST[Q] TNRM $
12 0654 ;GET AGER!STATE PAGE IN Q
12 0655 ];[ ;Setup user page table and use first page as
12m0656 address of ACs
12m0657
12m0658 10365 7107311700006055416162366175416000 D[D%AMEM3] DEST[MA] TNRM $
12m0659 ;LOAD MA FOR FETCH OF FIRST LOCATION OF USER PAGE TABLE
12m0660 10366 7107311700006055416562365575216000 DFRQ D[CONST PGR72] DEST[MA] TNRM $
12m0661 ;START FETCH OF UPT 1ST WD

```

```

12m0656 10370 01073017000006055416162365475516000
12m0656
12m0656
12 0656
12 0657
12 0658
12 0659 10371 0106401717760000000162365535416000
12 0660
12 0661 10372 01063137000006055406762366075416000
12 0662
12 0663 10373 01073117000006055416102365435416000
12 0664
12 0665 10374 01073137000006055402762365475516000
12 0666
12 0667 10375 01073017000006054236162365435416000
12 0668
12 0669 10376 01063117000000000141112225575456000
12 0670
12 0671
12 0672
12 0673
12 0674
12 0675
12 0676
12 0677
12 0678
12 0679
12m0680
12m0680
12m0680 10377 0107310200000001000362225775456000
12 0680
12 0681
12 0682 10400 01073117001206055416162365435416000
12 0683 10401 01073117000000001416162025431456000
12 0684
12 0685
12 0686
12 0687
12 0688

D(MEM) DEST(Q) TNRM $
;GET AGER!STATE PAGE IN Q
;repeat WAITS

D(INLIT 77700000000) ALU(D&Q) DEST(Q) TNRM $
;GET JUST ISOLATED AND POSITIONED AGE IN Q
D(D%MEMI) MASK(27.) ALU(DORQ) DEST(AR) TNRM $
;GET AGER!PREVIOUS CONTENTS IN AR
D(AR) DEST(D%MEMI) TNRM $
;UPDATE AMEM WITH AGE!ACBASE
D(MEM) MASK(11.) DEST(AR) TNRM $
;Page for storing state (and AC's).
D(AR) ROT(9.) DEST(Q) TNRM $
;Make into an address.
D(CONST 4) ROT(6.) ALU(DORQ) DEST(D%MEMS) PUSHJ(USRCLR) TNRM $
;Enter state/ac phys base adr in AMEM.
;INVALIDATE USER AR'S

.REPEAT 1 - WAITS [
PUSHJ(EXECLR) TNRM $
;INVALIDATE EXEC AR'S
];.REPEAT 1 - WAITS

.REPEAT WAITS [ ;COND PAG,10 does not invalidate EXEC AR's for WAITS
D(IR) ROT(35. - 3) MASK(1) COND(OBUS=0) PUSHJ(EXECLR) TNRM $
];[ ;COND PAG,10 does not invalidate EXEC AR's for
WAITS
D(IR) ROT(35. - 3) MASK(1) COND(OBUS=0) PUSHJ(EXECLR) TNRM $
].REPEAT WAITS

MAP-ENABLE TNRM $
JUMP(MAIN) $
;UNDO MAP-DISABLE AT START OF THINGS
;DOES NOT NECESSARILY TURN MAP ON (CPU-MODE<B15> MAY BE
OFF)
;FINIS OF COND 0

```



```

13 0689
13 0690
13 0691
13 0692 ;HERE FOR COND 1
13 0693
13 0694 MAPCO1:
13 0695
13 0696 .REPEAT WAITS [
13 0697
13 0698     PUSHJ[EXECLR] TNRM $
13 0699     ;CLEAR EXEC ARS
13 0700
13 0701     ];[
13 0701 10402 0107311700000001416162225435456000     PUSHJ[EXECLR] TNRM $
13 0701     ;CLEAR EXEC ARS
13 0701
13 0701     ].REPEAT WAITS
13 0702
13 0703
13 0704
13 0705 .REPEAT 1 - WAITS [
13 0706
13 0706     PUSHJ[MEMADR-23BIT-ABS] $
13 0707     SPEC[MAP-DISABLE] $
13 0708     D[CONST N-COND-1] DEST[MA] TNRM $
13 0709     ;LOAD MA WITH MAGIC LOC, DISABLE MAP
13 0710     DF/WT D[MEM] ALU[D+1] DEST[MEMSTO] PUSHJ[EXECLR] $
13 0711     ;BUMP # COND 1'S
13 0712     ;CLEAR USER ARS
13 0713     MAP-ENABLE TNRM $
13 0714     ];.REPEAT 1 - WAITS
13 0715
13 0716 10403 0107311700000001416162025431456000     JUMP[MAIN] $
13 0717     ;ENABLE MAP
13 0718     ;FINIS COND 1
13 0719
13 0720
13 0721 ;HERE FOR COND 3
13 0722
13 0723 MAPCO3:
13 0724
13 0725 .REPEAT WAITS [
13 0726
13 0726     PUSHJ[USRCLR] TNRM $
13 0727     ;CLEAR USER ARS AS APPROPRIATE
13 0728
13 0728     ];[
13 0729 10404 0107311700000001416162225435456000     PUSHJ[USRCLR] TNRM $
13 0731     ;CLEAR USER ARS AS APPROPRIATE
13 0731
13 0731     ].REPEAT WAITS
13 0732
13 0733 .REPEAT 1 - WAITS [
13 0734
13 0734     PUSHJ[MEMADR-23BIT-ABS] $
13 0735     SPEC[MAP-DISABLE] $
13 0736     D[CONST N-COND-3] DEST[MA] TNRM $
13 0737     ;LOAD MA WITH MAGIC LOC, DISABLE MAP
13 0738     DF/WT D[MEM] ALU[D+1] DEST[MEMSTO] PUSHJ[USRCLR] $
13 0739     ;BUMP # COND 3'S
13 0740     ;CLEAR EXEC ARS AS APPROPRIATE
13 0741     ;***           !!! User AR's???
13 0742     MAP-ENABLE TNRM $
13 0743
13 0744     ];.REPEAT 1 - WAITS
13 0745
13 0746     JUMP[MAIN] $
13 0747 10405 0107311700000001416162025431456000     ;ENABLE MAP
13 0748     ;FINIS COND 3
13 0749
13 0750
13 0751

```

```

14 0752
14 0753
14 0754
14 0755
14 0756 10406 01073117001306055416162365431416000
14 0757 10407 01073017001300031416162367035416000
14 0758
14 0759 10410 01065137000000001400362025575456000
14 0760
14 0761
14 0762
14 0763
14 0764
14 0765
14 0766 10411 01073117000021015416162225435456000
14 0767
14 0768 10412 54073117000006055416162325420416000
14 0769
14 0770
14 0771
14 0772
14 0773 10413 71073117000000000200162365535416000
14 0774
14 0775 10414 0107711700000000000056365511417000
14 0776
14 0777 10415 01073117000060000200054365511417000
14 0778
14 0779
14 0780 10416 01077017140000000000162365535416000
14 0781
14 0782 10417 01064017000006055416162366135416000
14 0783
14 0784 10420 01063117040000000000104365535416000
14 0785
14 0786 10421 010730170000000031416162367035416000
14 0787
14 0788 10422 01063137000000001400362225575456000
14 0789
14 0790 10423 01073117000000001416162025431456000
14 0791
14 0792
14 0793
14 0794
14 0795 10424 01073106000000000036162026121456000
14 0796
14 0797 10425 71073117000000000200162365535416000
14 0798
14 0799 10426 0107711701000000000056365511417000
14 0800
14 0801
14 0802 10427 01077017140000000000162365535416000
14 0803
14 0804 10430 01064017000006055416162366135416000
14 0805
14 0806 10431 01063117100000000000104365535416000
14 0807
14 0808 10432 010730170000000031416162367035416000
14 0809
14 0810 10433 01063137000000001400362225575456000
14 0811
14 0812 10434 54073117000006055416162325420416000
14 0813
14 0814

;TURN OFF MAP

MAPOFF: MAP-DISABLE $
SPEC[MAP-DISABLE] [DIAMEM-ABS APR-MODE] DEST[Q] TNRM $
;Get current cpu status.
D[CONST 1] ALU[=D&Q] DEST[AR] JUMP[SETHODE] TNRM $
;Turn off bit and return.

;HERE FOR COND 4 OR 5

MAPCD4:
MAPC05: PUSHJ[MAPOFF] TNRM $
;SIMPLY TURN OFF MAP
NEOI $

;HERE FOR COND 6

MAPC06: D[LIT 1000] DEST[MA] TNRM $
;Ready for page 1.
D[LIT 00000000000] ALU[NOTD] DEST[MAP-TAG] LONG $
;Disable comparator bit for page 1.
D[LIT 300001000] DEST[MAP-MA] LONG $
;AND phys page adr of 1 (mapping 1:1)
; with full access (PREVENT bits off)
D[INLIT 60000000000] ALU[NOTD] DEST[Q] TNRM $
;MASK OF MAPONE AND ONETOI FLAGS
D[D&AMEMZ] ALU[D&Q] DEST[Q] TNRM $
;GET AMEMZ WITHOUT THOSE FLAGS
D[LIT 20000000000] ALU[DORQ] DEST[D&AMEMZ] TNRM $
;CLEAR MAPONE AND SET ONETOI FLAG
D[AMEM-ABS APR-MODE] DEST[Q] TNRM $
;GET BITS, DO SPEC ENABLE
D[CONST 1] ALU[DORQ] DEST[AR] PUSHJ[SETHODE] TNRM $
;Turn on MAP ON bit
JUMP[MAIN] $
;Return to macro-code.

;HERE FOR COND 7

MAPC07: D[D&AMEMZ] ROT[1] COND[SIGNOFF] JUMP[MAPC17] C550 $
;JUMP IF ONETOI FLAG IS OFF
D[LIT 1000] DEST[MA] TNRM $
;READY FOR PAGE 1
D[LIT 04000000000] ALU[NOTD] DEST[MAP-TAG] LONG $
;CLOBBER MAP WD ASSOCIATED WITH PAGE 1
;(ENABLE COMPARETOR AND GIVE GARBAGE CONTEXT OF 0)
MAPC17: D[INLIT 60000000000] ALU[NOTD] DEST[Q] TNRM $
;MASK OF MAPONE AND ONETOI FLAGS
D[D&AMEMZ] ALU[D&Q] DEST[Q] TNRM $
;GET AMEMZ WITHOUT THOSE FLAGS
D[INLIT 40000000000] ALU[DORQ] DEST[D&AMEMZ] TNRM $
;SET MAPONE AND CLEAR ONETOI FLAG
D[AMEM-ABS APR-MODE] DEST[Q] TNRM $
;GET BITS, DO SPEC ENABLE
D[CONST 1] ALU[DORQ] DEST[AR] PUSHJ[SETHODE] TNRM $
;TURN ON MAP ENABLE BIT
NEOI $

```

```

15 0815
15 0816
15 0817
15 0818
15 0819
15 0820
15 0821 10435 01073000200000001416162026761456000
15 0822
15 0823 10436 01060137000006055400536365575416000
15 0824
15 0825 10437 01073100400000000556162025421456000
15 0826
15 0827 10440 01073117000006054416062425435417000
15 0828
15 0829
15 0830
15 0831 10441 01073117000006054400262365575417000
15 0832
15 0833
15 0834 10442 01073117000006055400336365575416000
15 0835
15 0836 10443 01073137000006055416162364631416000
15 0837 10444 01073117000006054740242365561417000
15 0838
15 0839 10445 71024117000006055416162365435416000
15 0840
15 0841 10446 01073117001006054220200365575417000
15 0842
15 0843 10447 01073007000021120220362025575456000
15 0844
15 0845 10450 01077117010000000000056365511417000
15 0846
15 0847 10451 71060107000021121416162025671456000
15 0848
15 0849 10452 01073117000006055416042425421417000
15 0850
15 0851
15 0852

;INVALIDATE ALL USER MAP WORDS
;USER CONTEXTS ARE ODD
;ACCEPTS DEV-ADR/ MAPDEV

USRCLR: D(D%MEM17) DEST(Q) COND(ZERO) JUMP[USRCL1] C550 $
;GET COPY OF USER-CTXT IN Q AND JUMP IF ITS 0
D(CONST 2) ALU(D+Q) DEST[AR 0%MEM17] TNRM $
;BUMP OUR COPY OF USER CONTEXT
D[AR] ROT[22.] COND(SIGNON) JUMP[USRCL1] C550 $
;JUMP IF WRAPPING (USER-CTXT CAN IGNORE FORCE BIT)
D[AR] ROT[35. - 19.] DEST[USER-CTXT] POPJ TNRM $
;UPDATE USER-CTXT
;RETURN, NOTHING TO DO

USRCL1: D(CONST 1) ROT[35. - 19.] DEST[USER-CTXT] TNRM $
;SET USER-CTXT TO LOWEST VALID VALUE
;USER CONTEXTS ARE ODD
D(CONST 1) DEST(D%MEM17) TNRM $
;UPDATE OUR COPY OF USER-CTXT
D(PC-FLAGS) DEST[AR] T300 $
D(CONST 1) ROT[35. - 5] DEST(PC-FLAGS) T400 $
;SELECT USER ADR SPACE
ALU(0) DEST(MA) TNRM $
;START AT MA = 0
D(CONST 1) ROT[9. + LLOAD-ROT] DEST(LLoad) TNRM $
;512. CONSECUTIVE PAGES => TOUCH EVERY MAP WD (THANK U
HASHER)
D(CONST 1) ROT[9.] DEST(Q) TNRM LOOP[. + 1] $
;BUMP MA BY 1000 EACH TIME THROUGH LOOP
USRCL2: D[LIT 0400000000] ALU(NOTD) DEST[MAP-TAG] LONG $
;CLEAR A MAP WD (ENABLE COMPARTOR AND GARBAGE CONTEXT OF
0)
D(MA) ALU(D+Q) DEST(MA) LOOP[USRCL2] $
;LOOP OVER ALL USER MAP WDS
D[AR] DEST(PC-FLAGS) T400 POPJ $
;RETURN

```

```

16 0053
16 0054
16 0055 ;INVALIDATE ALL EXEC MAP WORDS AS APPROPRIATE
16 0056 ;CLEARS PAGE 1 IF IT IS BEING MAPPED (MAPONE=1)
16 0057 ;Exec contexts are even.
16 0058 ;Assumes DEV-ADR/ MAPDEV.
16 0059
16 0060 10453 01073000200000001416162026721456000 EXECLR: D[D%AMEM16] DEST[Q] COND[ZERO] JUMP[EXECL1] C550 $
16 0061 ;Get copy of EXEC-CTXT in Q and jump if = 0.
16 0062 10454 01060137000006055400534365575416000 D[CONST 2] ALU[D+Q] DEST[AR D%AMEM16] TNRM $
16 0063 ;Bump software copy of exec context.
16 0064 10455 0107310060000000536162025421456000 D[AR] ROT[21.] COND[SIGNOFF] C550 JUMP[SET-CONTEXT] $
16 0065 ;If not wrapping, go update hdr context registers and
16 0066 return.
16 0067 10456 01073117000006055400534365575416000 EXECL1: D[CONST 2] DEST[D%AMEM16] TNRM $
16 0068 ;Set exec ctxt to lowest valid value (exec contexts are
16 0069 EVEN).
16 0070 10457 71073117000006055416162366675416000 D[D%AMEM15] DEST[MA] TNRM $
16 0071 ;START LOOP AT FIRST SWAPPING ADR
16 0072 10460 01073017000006054662362366675416000 D[D%AMEM15] ROT[27.] MASK[9.] DEST[Q] TNRM $
16 0073 ;Q/ 1ST SWAPPING PAGE #
16 0074 10461 01162117000000000177750365535416000 D[LIT 512. - 1] ALU[D-Q] DEST[HOLD] TNRM $
16 0075 ;CALCULATE # PAGES TO DO
16 0076 10462 01073117001006054016000365475517000 D[MEM] ROT[LLLOAD-ROT] DEST[LLLOAD] TNRM $
16 0077 ;S11.-D%AMEM15 RES MON CONSECUTIVE PAGES => TOUCH EVERY
16 0078 MAP WD
16 0079 10463 0107301700000000200162365535416000 D[LIT 1000] DEST[Q] TNRM $
16 0080 ;BUMP MA BY 1000 EACH TIME
16 0081 10464 0107711701000000000056365521417000 EXECL2: D[LIT 04000000000] ALU[NOTD] DEST[MAP-TAG] C550 $
16 0082 ;Clear a map wd (enable comparator and garbage context of
16 0083 0)
16 0084 10465 71060107000021151416162025671456000 D[MA] ALU[D+Q] DEST[MA] LOOP[EXECL2] $
16 0085 ;Loop over all EXEC map wds but the resident ones
16 0086 10466 01073000600006055416162426121416000 D[D%AMEM2] COND[SIGNOFF] DEST[Q] POPJ C550 $
16 0087 ;DONE IF NOT MAPPING PAGE 1
16 0088 10467 71073117000000000200162365535416000 D[LIT 1000] DEST[MA] TNRM $
16 0089 ;SET UP FOR PAGE 1
16 0090 10470 0107711701000000000056365511417000 D[LIT 04000000000] ALU[NOTD] DEST[MAP-TAG] LONG $
16 0091 ;CLEAR MAP WD ASSOCIATED WITH PAGE 1
16 0092 ;(ENABLE COMPARATOR AND GARBAGE CONTEXT OF 0)
16 0093 10471 0106511704000000000104025531456000 D[LIT 20000000000] ALU[-D&Q] DEST[D%AMEM2] JUMP[SET-CONTEXT] $
16 0094 ;Turn off ONE201 flag, go update hardware context
16 0095 registers.

```

```

17 0893
17 0894
17 0895
17 0896
17 0897
17 0898 10472 71024117000006055416162365437416000
17 0899
17 0900
17 0901 10473 01077117000000000000056365511417000
17 0902
17 0903 10474 0107311700006000000054365511417000
17 0904
17 0905
17 0906 10475 01073017000006054662362366675416000
17 0907
17 0908 10476 01161137000006055400762365575416000
17 0909 10477 01073117001006054016000365435417000
17 0910
17 0911 10500 71073117000060000400162365535416000
17 0912
17 0913 10501 01073017000000000200162365535416000
17 0914
17 0915 10502 0107711700000000000056365511417000
17 0916
17 0917 10503 01073117000006055416054365651417000
17 0918
17 0919 10504 71060107000021205416162025675456000
17 0920
17 0921 10505 01073117000006055416162425435416000
17 0922
17 0923
17 0924

```

```

;SET UP RESIDENT MONITOR PAGES 0,2:D%MEM15-1 WITH 1:1 MAPPING (NO
;MAPPING)
;ACCEPTS DEV-ADR/ MAPDEV

FORCEM: ALU[0] DEST[MA] SHORT $
;READY FOR PAGE 0
;LET MAP-USER-SR SETTLE
D[LIT 0000000000] ALU[NOTD] DEST[MAP-TAG] LONG $
;DISABLE COMPARATOR FOR PAGE 0
D[LIT 00030000000] DEST[MAP-MA] LONG $
;AND PHYS PAGE ADR OF 0 (MAPPING 1:1)
;WITH FULL ACCESS (PREVENT BITS OFF)
D[D%MEM15] ROT[27.] MASK[9.] DEST[Q] TNRM $
;GET 1ST SWAPPING PAGE OF MONITOR
D[CONST 2 + 1] ALU[Q-D] DEST[AR] TNRM $
D[AR] ROT[[LOAD-ROT] DEST[[LOAD] TNRM $
;LOAD LOOP-CTR FOR PAGES 2:D%MEM15-1
D[LIT 300002000] DEST[MA] TNRM $
;Init MA to page 2, provide READ and WRITE PERMIT bits.
D[LIT 1000] DEST[Q] TNRM $
;BUMP MA BY 1000 IN LOOP
FORCE1: D[LIT 0000000000] ALU[NOTD] DEST[MAP-TAG] LONG $
;DISABLE COMPARATOR FOR PAGE
D[MA] DEST[MAP-MA] LONG $
;SET MA TO PHY ADR WITH FULL ACCESS
D[MA] ALU[D+Q] DEST[MA] LOOP[FORCE1] TNRM $
;LOOP
POPJ TNRM $
;RETURN

```

```

18 0925
18 0926
18 0927
18 0928
18 0929
18 0929
18 0930
18 0931 10506 01073117000000543410354364335416000
18 0932
18 0933
18 0934
18 0935 10507 0107305700000000000162365535416000
18 0936
18 0937 10510 01066057000006055103562764535416000
18 0937
18 0938 10511 01023140200021223416162025421456000
18 0939
18 0940
18 0941 10512 01073057000006054620762364321416000
18 0942 10513 0106614000000001400562025561456000
18 0943
18 0944
18 0945 10514 01073117000306055416162365435416000
18 0946
18 0946
18 0947 10515 01073057000006055416162764521416000
18 0948 10516 0106315700000000000200725551456000
18 0949
18 0950
18 0950
18 0951
18 0952
18 0953
18 0954 10517 01073057000006055416162764535416000
18 0955 10520 01060157000006054000204365575417000
18 0956
18 0956
18 0957
18 0958 10521 01072117000006055400072365575417000
18 0959
18 0960 10522 01073117000000553416154365435416000
18 0961
18 0962 10523 01073057000000011000162365535416000
18 0963
18 0963
18 0964 10524 0106414020000001416162024321456000
18 0965
18 0966 10525 01073017000000543416162367035416000
18 0967
18 0968 10526 01063117000000543060354365575416000
18 0969
18 0970 10527 01073117000000545416154365775416000
18 0971
18 0972 10530 01073117000000547416154365675416000
18 0973
18 0974 10531 0107301700007700000162365535416000
18 0975
18 0976 10532 01064017000000030516162367035416000
18 0977
18 0978 10533 01063017000000550361354364661416000
18 0978
18 0979
18 0980 10534 01073117004006055400246365561417000
18 0981
18 0982 10535 01023117000000001416124025435456000
18 0983
18 0984
18 0985 10536 01023117000000551416154365435416000
18 0986
18 0987 10537 01073117000000545416154365775416000
18 0988
18 0989 10540 01073117000000547416154365675416000
18 0990
18 0991 10541 01073117002000557416154365475516000
18 0992
18 0993 10542 0107301717770000000026365535416000
18 0994
18 0995 10543 01073117000000555416154365475516000
18 0996
18 0997 10544 01064137000006054656162364435416000
18 0998
18 0999 10545 0107301700007700000162365535416000
18 1000
18 1001 10546 01064017000000030516162367035416000
18 1002
18 1003 10547 01063137000006055416162365431416000
18 1004
18 1005 10550 01073017000000017407762365535416000
18 1006
18 1007 10551 01064017000006054376162364665416000
18 1008
18 1009 10552 01063017000000561416154365435416000
18 1010
18 1010
18 1011
18 1012
18 1013 10553 01073117000000563416154364475416000
18 1014
18 1014
18 1015 10554 01073117004006055400246365561417000
18 1016
18 1017 10555 01023117000000001416124025435456000
18 1018
18 1019
18 1020

;Here from trap location
;Save state in AMEM (hoping just for AR REFILL) and process trap.
;MIPC + 1 is on JMEM stack courtesy of the PUSHJLC in the trap location.

MAPTRP: D[MB-STATUS] MASK[33.] DEST[AMEM-ABS STATE01] TNRM $
;Save MB-STATUS03:35 (bit 00 used later as a flag)

;;Following is a bug trap. It should be left in forever.
D[LABEL ILLTRP] DEST[ALU1 Q] TNRM $
;Get illegal trap loc. in microcode
D[JMEM] ROT[36. - MUA-ROT] MASK[14.] ALU[ALU1 D#Q] DEST[ALU1 Q]
TNRM $
ALU[ALU1 Q] COND[ZERO] JUMP[.] C550 $
;Hang if got trap at ILLTRP.

D[MB-STATUS] ROT[1 + 24.] MASK[3] DEST[ALU1 Q] C550 $
D[CONST 2] ALU[ALU1 Q#D] C550 -ZERO JUMP[MAPXFX] $
;Jump if no FIXUP needed (bits 22:24 not = 010).

MU-POP TNRM $
;Flush trap loc. from stack to expose loc. of fixup
routine.
D[JMEM] DEST[ALU1 Q] C500 $
D[CONST 1] ROT[MUA-ROT] ALU[ALU1 DORQ] LONG ODISP $
;Call the loser's fixup routine. It will PUSHJ to
; MAP-RET after restoring the MA to the failing address.

;This keeps the fixup routine adr on the stack !
;A fix-up routine PUSHJ's to here when done,
; therefore its desired return adr is on stack.
MAP-RET: D[JMEM] DEST[ALU1 Q] TNRM $
D[CONST 1] ROT[MUA-ROT] ALU[ALU1 Q+D] DEST[JMEM] TNRM $
;Compensate for decrementing of return address by MAPUTP.

MAPXFX: ALU[-1] DEST[MERGE] TNRM $
;Set up mapper to allow 23-bit absolute addressing.
D[AR] DEST[AMEM-ABS STATE05] TNRM $
;Save AR (needed below at MAPRD even in short case)
D[LIT 00000044000] DEST[ALU1 Q] TNRM $
;Mask of bits indicating dispatches for resuming (bits
21, 24)
D[MB-STATUS] ALU[ALU1 D#Q] COND[ZERO] JUMP[MAPLNG] C550 $
;If all off, do long save.
MAPSHT: D[AMEM-ABS STATE01] DEST[Q] TNRM $
;Get saved CTL!MB-STATUS
D[CONST 1] ROT[35.] ALU[DORQ] DEST[AMEM-ABS STATE01] TNRM $
;Say short state via B0 of CTL.
D[IR] DEST[AMEM-ABS STATE02] TNRM $
;Save IR
D[MA] DEST[AMEM-ABS STATE03] TNRM $
;Save MA
D[LIT 000374000000] DEST[Q] TNRM $
;Mask for just CPU-MODE bits
D[AMEM-ABS APR-MODE] ROT[20.] ALU[D#Q] DEST[Q] TNRM $
;Get just bits 10 thru 15 of CPU-MODE in Q.
D[USER/INT] ROT[15.] MASK[15] ALU[DORQ] DEST[Q AMEM-ABS STATE04]
T400 $
;Save CPU-MODE & MAP-USER-SR and ACTIVE bit...
D[CONST MAPDEV] DEST[DEV-ADR] CLR-DEV-FROM-INTR C500 $
;INSURE MAP DEVICE SELECTED
ALU[Q] DEST[SAVE-MAP-SR] JUMP[MAPNTR] TNRM $
;...and save no more state.

MAPLNG: ALU[Q] DEST[AMEM-ABS STATE04] TNRM $
;Save Q
D[IR] DEST[AMEM-ABS STATE02] TNRM $
;Save IR
D[MA] DEST[AMEM-ABS STATE03] TNRM $
;Save MA
SUPPRESS-FETCH-TRAPS D[MEM] DEST[AMEM-ABS STATE07] TNRM $
;Store MEM (no recursive traps, please).
SELECT-HOLD D[LIT 77740000000] DEST[Q] TNRM $
;Mask for AMEM-P0:9
D[MEM] DEST[AMEM-ABS STATE06] TNRM $
;Store HOLD
D[AMEM-P] ROT[26. - AMEM-P-ROT] ALU[D#Q] DEST[AR] TNRM $
;Get 'em positioned in AR
D[LIT 000374000000] DEST[Q] TNRM $
;Mask for just CPU-MODE bits
D[AMEM-ABS APR-MODE] ROT[20.] ALU[D#Q] DEST[Q] TNRM $
;Get just bits 10 thru 15 of CPU-MODE in Q.
D[AR] ALU[DORQ] DEST[AR] $
;Enter CPU-MODE bits into result.
D[LIT 00000076037] DEST[Q] TNRM $
;Mask for <DEV-ADR>B25!<MAP-USER-SR>B34!<ACTIVE>B35
D[USER/INT] ROT[15.] ALU[D#Q] DEST[Q] J350 $
;Keep just above masked.
D[AR] ALU[DORQ] DEST[Q AMEM-ABS STATE10] TNRM $
;STORE
<AMEM-P>B9!<LC>B10!<MBFF>B11!<CPU-MODE>B15!<UNUSED>B20!
; <DEV-ADR>B25!<SPARE=0>B30!<MAP-USER-SR>B34!
; <MAP-USER-SR-ACTIVE>B35
D[LOOP-CTR] DEST[AMEM-ABS STATE11] TNRM $
;Store LOOP COUNTER somewhere in STATE11 (assume it fills
word!)
D[CONST MAPDEV] DEST[DEV-ADR] CLR-DEV-FROM-INTR C500 $
;INSURE MAP DEVICE SELECTED
ALU[Q] DEST[SAVE-MAP-SR] JUMP[MAPNTR] TNRM $
;Now enter processing code.

```

```

19 1021
19 1022
19 1023
19 1024
19 1025
19 1026 10556 01073137000000543416162367035416000
19 1027 10557 01073100600000001416162025421456000
19 1028
19 1029
19 1030
19 1031
19 1031
19 1032
19 1033
19 1034
19 1035
19 1036 10560 01073137000000550416162367035416000
19 1037 10561 01073117000000001416162225435456000
19 1038
19 1039 10562 61073117000000545416140367035416000
19 1040
19 1041 10563 0107310020000000500362025411456000
19 1042
19 1043 10564 01073117000000551061040367035417000
19 1044
19 1045 10565 01073137000000543416162367035416000
19 1046
19 1047 10566 01073117001206055416162365435416000
19 1048
19 1049 10567 71072117000306055416146365635416000
19 1050
19 1051 10570 01073100400000000416162026561456000
19 1052
19 1052
19 1053 10571 01073100400000000536162025421456000
19 1054
19 1054
19 1055 10572 01073117000006055416150365775416000
19 1056
19 1057 10573 54073117000006045416162325425416000
19 1058
19 1059 10574 01070117004606055416162365431416000
19 1060
19 1060
19 1061 10575 01073117000006055416162365431416000
19 1062 10576 55073111200007655416162325421216000
19 1063
19 1064
19 1065
19 1066

;Restore state from AMEM only, resume execution of trapped code.

MAPUTP: D[AMEM-ABS STATE01] DEST[AR] TNRM $
        D[AR] COND[SI]GNOFF] JUMP[MAPULG] C550 $
        ;Jump if LONG RESTORE

;SHORT STATE RESTORE
;Can only be here if going to DISPATCH to untrap rather than CONTINUE
instr.
;THIS WILL CHANGE when store traps can do a short save !!!

;Cases: IF (ON IDISP+1), DF/WT ON IDISP+1, DFRQ+1 INSTR HAD MAPF[04].

MAPUSH: D[AMEM-ABS STATE04] ROT[36. - 20.] DEST[AR] TNRM $
        PUSH[SETMODE] TNRM $
        ;Restore CPU-MODE
        D[AMEM-ABS STATE02] DEST[IR-ALL] TNRM $
        ;Restore IR
        D[AR] ROT[20.] MASK[1] COND[ZERO] JUMP[MAPUS1] C600 $
        ;Skip loading MAP-USER-SR if was not active.
        D[AMEM-ABS STATE04] ROT[35.] MASK[4] DEST[MAP-USER-SR] TNRM $
        ;Restore MAP-USER-SR automagically making it active.
MAPUS1: D[AMEM-ABS STATE01] DEST[AR] TNRM $
        ;Get MBSTATUS in AR.
        MAP-ENABLE TNRM $
        ;Enable mapping.
        D[PC] ALU[D-1] DEST[PC MA] MU-POP TNRM $
        ;Back up PC and load MA in case used, discard MIPC
        D[CYTYPE] ROT[16.] C550 COND[SI]GNON] JUMP[MAPUT1] $
        ;Consult flags for type of trap cycle, jump if instr
fetch.
        D[AR] ROT[21.] COND[SI]GNON] JUMP[MAPUT1] C550 $
        ;It was a DATA FETCH. jump if it wants to fetch instr
again.
        D[IR] DEST[HOLD] TNRM $
        ;Data Fetch, does not want instr. refetched
        P-IDISP $
        ;Dispatch without instr fetch
MAPUT1: ALU[D+0] SPEC[CLR-MAP-SR] $
        ;Leave temp. luser mode.. D+0 prevents CRY0 from being
set !
        CONT $
        COND[-MA<20] ABORT-ADR-04 ID-COND[1] MA-NEOI $
        ;Fetch instr. and dispatch.
        ;Trap to loc 04 if dispatching into AC's.

```

```

20 1067
20 1068
20 1069
20 1070
20 1071 10577 01073137000000560416162367035416000
20 1072
20 1073 10600 01073117000000001416162225435456000
20 1074
20 1075
20 1076 10601 01073017000000563416162367035416000
20 1077 10602 01060117001206055400200365575417000
20 1078
20 1079
20 1080
20 1081 10603 01073137000000561416162367035416000
20 1082 10604 01073100200000001400362025411456000
20 1083
20 1084 10605 01073117000000561061040367035417000
20 1085 10606 01073117000000560256012367035417000
20 1086
20 1087 10607 01073137000000553416162367035416000
20 1088
20 1089 10610 01073017000000551416162367035416000
20 1090
20 1091 10611 01073117001206055416162365435416000
20 1092 10612 71073117001206055404562365575416000
20 1093
20 1094 10613 01073117004000560641246367035417000
20 1095
20 1096 10614 64073117000000007416166365761416000
20 1097
20 1098
20 1099 10615 61073117000000545416140367035416000
20 1100
20 1101 10616 01073057000306055416162764535416000
20 1102
20 1103 10617 01161157000206054000204365575417000
20 1104
20 1105 10620 01073117000000543416150367035416000
20 1106
20 1107 10621 01073100000000000160762025461556000
20 1108
20 1109 10622 01073100600000000276162025461556000
20 1110
20 1111 10623 01073100400000000636162025461556000
20 1112
20 1113
20 1114 10624 01073117000000555416150367035416000
20 1115
20 1116 10625 01073057000000547416162367035416000
20 1117
20 1118 10626 71023157000006055416162425435216000
20 1119
20 1120
20 1121
20 1122 10627 01073117000000555416156367031416000
20 1123
20 1124 10630 01073117000000557416150367035416000
20 1125
20 1126 10631 01073117000000555416162425431416000
20 1127
20 1128
20 1129
20 1130
20 1131
20 1132 10632 01073117000000555416156367030416000
20 1133
20 1134 10633 01073117000006055416162425431416000
20 1135
20 1136
20 1137

;HERE FOR LONG RESTORE

MAPULG: D(AMEM-ABS STATE10) ROT(36. - 20.) DEST(AR) TNRM $
;CPU-MODE BITS ALREADY POSITIONED IN STATE10
PUSHJ(SETMODE) TNRM $
;RESTORE CPU-MODE
;Z INSTR BECAUSE OF FIELD CONFLICT
D(AMEM-ABS STATE11) DEST(Q) TNRM $
D(CONST 1) ROT(LOAD-ROT) ALU(D+Q) DEST(LOAD) TNRM $
;Loop ctr. gets decremented (by hardware) during traps..

;RESTORE LOOP-CTR ALREADY POSITIONED IN STATE11
D(AMEM-ABS STATE10) DEST(AR) TNRM $
D(AR) MASK(1) COND(ZERO) JUMP(MAPUL1) CS00 $
;SKIP LOADING MAP-USER-SR IF WAS NOT ACTIVE
D(AMEM-ABS STATE10) ROT(35.) MASK(4) DEST(MAP-USER-SR) TNRM $
;RESTORE MAP-USER-SR AUTOMATICALLY MAKING IT ACTIVE
MAPUL1: D(AMEM-ABS STATE10) ROT(10. + AMEM-P-ROT) DEST(AMEM-P) TNRM $
;Restore AMEM-P
D(AMEM-ABS STATE05) DEST(AR) TNRM $
;Restore AR
D(AMEM-ABS STATE04) DEST(Q) TNRM $
;Restore Q
MAP-ENABLE TNRM $
MAP-ENABLE D(CYTYPE) MASK(10.) DEST(MA) TNRM $
;Put failing adr into MA so we can re-do the operation

below.
D(AMEM-ABS STATE10) ROT(26.) MASK(5) DEST(DEV-ADR) TNRM $
;Restore DEV-ADR. Can't depend on DEVICE AMEM now!!
LOAD-PPC CS50 $
;Get the PPC loaded with mapped version of PC.
;!!THIS DESTROYS THE IR !!
D(AMEM-ABS STATE02) DEST(IR-ALL) TNRM $
;Restore IR
MU-POP D(JMEM) DEST(ALU1 Q) TNRM $
;GET MIPC + 1
D(CONST 1) ROT(MUA-ROT) ALU(ALU1 Q-D) DEST(JMEM) MU-PUSH TNRM $
;Fixup MIPC and leave on stack for POPJ when resuming

execution
D(AMEM-ABS STATE01) DEST(HOLD) TNRM $
;Get MB-STATUS into HOLD
D(MEM) ROT(1 + 6) MASK(3) COND(-ZERO) CS50 JUMP(MAPUF1) $
;Jump if status shows fetch-type map errors.
D(MEM) ROT(11.) CS50 COND(SIGNOFF) JUMP(MAPUTW1) $
;Jump if no ECC error is indicated.
MAPUF1: D(MEM) ROT(25.) CS50 COND(SIGNON) JUMP(MAPUTW2) $
;Jump if this was a write trap AND there was also a fetch
err.
;Here to resume after a FETCH failure (RMW too).
D(AMEM-ABS STATE06) DEST(HOLD) TNRM $
;Recover contents of HOLD.
D(AMEM-ABS STATE03) DEST(ALU1 Q) TNRM $
;Recover the saved MA, store temporarily in ALU1.
DFRQ ALU(ALU1 Q) DEST(MA) TNRM POPJ $
;Re-do the failing fetch, then restore the MA (which may
NOT
; have contained the failing adr), and resume execution.

;Here to resume execution after a WRITE failure with no concurrent
fetch err.
MAPUTW1: D(AMEM-ABS STATE06) DEST(MEMST0) $
;Re-do the WRITE that was trapped.
D(AMEM-ABS STATE07) DEST(HOLD) TNRM $
;Restore former contents of MEM bus.
ILLTRP: NORM POPJ $
;Return to MIPC saved on stack!

;Here if there was bad fetch status along with the write trap. This
can
; occur only when an IFRQ has been done before the write. We restore
the
; state of the world by re-doing both operations.
MAPUTW2: IFRQ D(AMEM-ABS STATE06) DEST(MEMST0) $
;Re-do the WRITE that was trapped and the IFRQ preceding
it.
NORM POPJ $

```



```

Z1 1138
Z1 1139
Z1 1140
Z1 1141
Z1 1142
Z1 1143
Z1 1144
Z1 1145 10634 01073117001306055416162365431416000
Z1 1146
Z1 1147
Z1 1148
Z1 1149
Z1 1150
Z1 1151
Z1 1152
Z1 1153
Z1 1154
Z1 1155
Z1 1156
Z1 1157
Z1 1158
Z1 1159
Z1 1160
Z1 1161
Z1 1162
Z1 1163
Z1 1164
Z1 1165
Z1 1166
Z1 1167
Z1 1168
Z1 1169
Z1 1170
Z1 1171
Z1 1172
Z1 1173
Z1 1174
Z1 1175
Z1 1176
Z1 1177
Z1 1178
Z1 1179
Z1 1180
Z1 1181
Z1 1182
Z1 1183
Z1 1184
Z1 1185
Z1 1186
Z1 1187
Z1 1188
Z1 1189
Z1 1190
Z1 1191
Z1 1192
Z1 1193
Z1 1194
Z1 1195
Z1 1196
Z1 1197
Z1 1198
Z1 1199
Z1 1200
Z1 1201
Z1 1202
Z1 1203
Z1 1204 10635 01073037000006055416162364631416000
Z1 1205
Z1 1206 10636 0106511700200000000042365521417000
Z1 1207
Z1 1208 10637 01073117001406055400040365575417000
Z1 1209
Z1 1210 10640 71073117000006055416162365575416000
Z1 1211
Z1 1212 10641 01024117000006055416072365431217000
Z1 1213 10642 01073117001206055416162365431416000
Z1 1214 10643 01073117000000001416162025431456000
Z1 1215
Z1 1216
Z1 1217
Z1 1218

;SAVE AMEM STATE01 : STATE11 IN MEMORY AND CONTINUE STATE SAVE THERE
;NECESSARY WHEN MACRO TRAP ABOUT TO BE TAKEN
;MIPC ON STACK

MACTRP: MAP-DISABLE $
.REPEAT GRUNTSW [
  SPEC(MAP-DISABLE) D(D%AMEM) DEST(Q) TNRM $
  ;GET ADR OF PSB
  D(LIT PSBS67) ALU(DORQ) DEST(MA) TNRM $
  ;LOAD MA WITH ADR OF STATE PTR
  DF/WT D(MEM) MASK(18.) ALU(D-1) DEST(AR Q) TNRM $
  ;LOAD Q AND AR WITH INDEX-1 INTO STATE PAGE TO USE
  ;IGNORE ALL BUT LOW 8 BITS FOR WRAP
  D(LIT MMEMSTATESIZE) ALU(D+Q+1) DEST(AR) TNRM $
  ;Bump to pt to next block to use, Q/ current block - 1.
  D(AR) MASK(8.) DEST(MEMSTO) $
  ;Mask to retain only 8 bits and write back to main mem.
  D(D%AMEM) ALU(D+Q) DEST(MA) TNRM $
  ;Load MA with adr-1 of State Block to start filling.
  ;ALL THIS "-1" CLEVERNESS TO MAKE 1 INST LOOP WORK RIGHT.

  ;THIS BUMPED AN INSTR (D(MA) ALU(D-1) DEST(MA))
  D(AMEM-ABS STATE01) DEST(AR) TNRM $
  D(AR) COND(SIGNOFF) JUMP(MACLING) CS50 $
  ;JUMP IF LONG STATE SAVE IS DESIRED
MACSHT: D(AR) DEST(MEMSTO) MA+MA+1 $
  ;SHORT! JUST SAVE CTL!MB-STATUS
  D(AMEM-ABS STATE02) DEST(MEMSTO) MA+MA+1 $
  ;AND IR
  D(AMEM-ABS STATE03) DEST(MEMSTO) MA+MA+1 $
  ;AND MA
  D(AMEM-ABS STATE04) DEST(MEMSTO) MA+MA+1 $
  ;AND CPU-MODE & MAP-USER-SR ETC.
  D(PC-FLAGS) MASK(LEFT) DEST(Q) T350 $
  ;SAVE PC FLAGS IN LEFT HALF
  D(JMEM) MU-POP ROT(36. - MUA-ROT) MASK(14.) ALU(DORQ)
  DEST(MEMSTO) MA+MA+1 $
  ;POP JMEM STACK GETTING MIPC
  ;WRITE <PC-FLAGS>B17!<MIPC>B35
  D(PC) DEST(MEMSTO) MA+MA+1 JUMP(MACTR2) $
  ;WRITE PC
  ;AND JUMP (SHORT MEM BLOCK DONE)

;HERE TO POP AMEM STATE INTO MEM AND CONTINUE LONG STATE SAVE

MACLING: D(LIT STATE01) DEST(AR) TNRM $
  D(AR) ROT(AMEM-P-ROT) DEST(AMEM-P) TNRM $
  ;LOAD AMEM-P WITH START OF AMEM STATE BLOCK
  D(CONST AMEMSTATESIZE - 1) ROT(LLOAD-ROT) DEST(LLOAD) TNRM $
  ;LOAD LOOP-CTR FOR FULL AMEM BLOCK DUMP
  D(AMEM-P) DEST(MEMSTO) AMEM-P-INCR MA+MA+1 LOOP(.) $
  ;PULL FROM AMEM STATE BLOCK TO MAIN MEM STATE BLOCK
  D(PC-FLAGS) MASK(LEFT) DEST(Q) T350 $
  ;SAVE PC FLAGS IN LEFT HALF
  D(PC) MASK(18.) ALU(DORQ) DEST(MEMSTO) MA+MA+1 TNRM $
  ;WRITE PC
  D(JMEM-P) DEST(MEMSTO) MA+MA+1 $
  ;WRITE POSITIONED JMEM-P (THE WAY IT WAS BEFORE TRAP)

MACTR1:
  .repeat JMEMSIZE [
    MA+MA+1 D(JMEM) MU-POP DEST(MEMSTO) $
    ;POP LAST JMEMSIZE STACK LOCS INTO STATE BLOCK
  ]
;repeat GRUNTSW
MACTR2: D(PC-FLAGS) DEST(Q AR) T300 $
  ;Save flags in AR for trap code.
  D(LIT 0100000000) ALU(-D&Q) DEST(PC-FLAGS) T400 $
  ;Put machine in exec mode.
  REENABLE-TRAP1 SET-TEMP-EXEC [ D(CONST, 00) DEST(MAP-USER-SR)
]TNRM $
  ;Let traps happen again, and make sure about the mode.
  D(CONST PGR70) DEST(MA) TNRM $
  ;Load MA with adr of trap instr
  DFRQ ALU(0) DEST(MERGE) $

MAP-ENABLE $
JUMP(PGRTRP) $
  ;Fetch the trap instr, enable mapping with 18-bit
  ; virtual addresses, and enter trap code.

```

```

22 1219
22 1220
22 1221 ;Restore STATE FROM BLOCK IN MEMORY
22 1222 ;AND JUMP INTO TRAP UCODE JUST LIKE TRAP JUST HAPPENED
22 1223 ;MAP BLK1
22 1224
22 1225
22 1226 MAPBK1:
22 1227 .REPEAT 1 - GRUNTSW [
22 1228     ILGIOT $
22 1229     ;Perhaps this should be a no-op, so it can be followed by
22 1230     ;JRST 2,@PGTRTP so the same monitor can be run for both.
22 1231 ]: [
22 1232     ILGIOT $
22 1233     ;Perhaps this should be a no-op, so it can be followed by
22 1234     ;JRST 2,@PGTRTP so the same monitor can be run for both.
22 1235 ]: .REPEAT 1 - GRUNTSW
22 1236 .REPEAT GRUNTSW [
22 1237 MACUTP: ALU[-1] DEST[MERGE] TNRM $
22 1238     ;Set up mapper to allow extended absolute addressing.
22 1239     D[CONST MAPDEV] DEST[DEV-ADR] CLR-DEV-FROM-INTR C500 $
22 1240     ;INSURE MAP DEVICE SELECTED
22 1241 .REPEAT 1 - WAITSFIX [
22 1242     MAP-DISABLE $
22 1243 ]; .REPEAT 1 - WAITSFIX
22 1244     SPEC[MAP-DISABLE] D[D%AMEM+] DEST[Q] TNRM $
22 1245     ;GET ADR OF PSB
22 1246     D[LIT PSBSG7] ALU[DORQ] DEST[MA] TNRM $
22 1247     ;LOAD MA WITH ADR OF STATE PTR
22 1248     DF/WT D[MEM] MASK[B.] DEST[Q] TNRM $
22 1249     ;LOAD Q WITH INDEX OF NEXT STATE BLOCK TO BE USED
22 1250     ;IGNORE ALL BUT LOW 8 BITS FOR WRAP
22 1251     D[LIT MMEMSTATSIZE] ALU[Q-D] DEST[AR] TNRM $
22 1252     ;BACKUP TO PT TO THE BLOCK OF CONCERN (NEXT TO BE FILLED
22 1253     TOO)
22 1254     D[AR] MASK[B.] DEST[MEMSTO Q] $
22 1255     ;WRITE CLEAN INDEX TO MAIN MEM AND Q
22 1256     D[D%AMEM+] ALU[DORQ] DEST[MA] TNRM $
22 1257     ;FORM ADR OF START OF BLOCK TO RESTORE FROM
22 1258     DF/WT D[MEM] DEST[AR AMEM-ABS STATE01] MA+MA+1 $
22 1259     ;Read and store CTL!MSTATUS into AMEM block.
22 1260     DFRQ MA+MA+1 D[AR] COND[SIGNOFF] JUMP[MACULG] C550 $
22 1261     ;Fetch 2nd word of state block. Jump if long restore.
22 1262     MACUSH: DFRQ D[MEM] DEST[AMEM-ABS STATE02] MA+MA+1 $
22 1263     ;Restore IR to AMEM.
22 1264     DFRQ D[MEM] DEST[AMEM-ABS STATE03] MA+MA+1 $
22 1265     ;Restore MA to AMEM.
22 1266     DFRQ D[MEM] DEST[AMEM-ABS STATE04 AR] MA+MA+1 $
22 1267     ;Restore CPU-MODE & MAP-USER-SR etc to AMEM. and AR.
22 1268     D[MEM] MASK[LEFT] DEST[PC-FLAGS] T350 PUSHJ[USRRST] $
22 1269     ;RESTORE PC-FLAGS, call routine to restore Map-User-Sr.
22 1270     DFRQ D[MEM] ROT[MUA-ROT] MU-PUSH DEST[JMEM] $
22 1271     ;Push MIPC onto stack (JMEM-P not important).
22 1272     D[MEM] DEST[PC] TNRM $
22 1273     ;Restore MACRO PC.
22 1274     D[AMEM-ABS STATE03] DEST[MA] TNRM $
22 1275     D[AMEM-ABS STATE02] DEST[IR-ALL] TNRM $
22 1276     JUMP[MAPNTR] TNRM $
22 1277     ;Enter mapping algorithm as if we had just trapped...
22 1278
22 1279 ;HERE TO RESTORE LONG MEM STATE BLOCK
22 1280
22 1281 MACULG:
22 1282   ;;;
22 1283   ;;; D[LIT STATE02] DEST[AR] TNRM $
22 1284   ;;; ;START FILL FROM STATE02 (STATE01 DONE ALREADY)
22 1285   ;;; D[AR] ROT[AMEM-P-ROT] DEST[AMEM-P] TNRM $
22 1286   ;;; ;LOAD AMEM-P WITH START OF AMEM STATE BLOCK
22 1287   ;;; D[CONST AMEMSTATSIZE - 1 - 1] ROT[LLOAD-ROT] DEST[LLOAD] TNRM $
22 1288   ;;;
22 1289   ;;; ;LOAD LOOP-CTR FOR FULL-1 AMEM BLOCK FILL
22 1290   ;;; DF/WT D[MEM] DEST[AMEM-P] AMEM-P-INCR MA+MA+1 LOOP[.] $
22 1291   ;;; ;WAIT FOR FETCH OF STATE WORD AND STORE IT IN AMEM BLOCK
22 1292   ;;;
22 1293   ;;; ;INCREMENT AM AND AMEM-P AS WE GO
22 1294   ;;;
22 1295     DFRQ D[MEM] DEST[AMEM-ABS STATE02] MA+MA+1 $
22 1296     ;Fetch 3rd word, store 2nd in AMEM.
22 1297     DFRQ D[MEM] DEST[AMEM-ABS STATE03] MA+MA+1 $
22 1298     ;Etc.
22 1299     DFRQ D[MEM] DEST[AMEM-ABS STATE04] MA+MA+1 $
22 1300     DFRQ D[MEM] DEST[AMEM-ABS STATE05] MA+MA+1 $
22 1301     DFRQ D[MEM] DEST[AMEM-ABS STATE06] MA+MA+1 $
22 1302     DFRQ D[MEM] DEST[AMEM-ABS STATE07] MA+MA+1 $
22 1303     DFRQ D[MEM] DEST[AMEM-ABS STATE10 AR] MA+MA+1 $
22 1304     ;Place copy in AR for call to USRRST.
22 1305     DFRQ D[MEM] DEST[AMEM-ABS STATE11] MA+MA+1 $
22 1306     ;Fetch 12th word (= PC-FLAGS,,PC)
22 1307     D[MEM] DEST[PC] TNRM PUSHJ[USRRST] $
22 1308     ;Restore PC, call routine to restore Map-User-Sr.
22 1309     DFRQ MA+MA+1 D[MEM] MASK[LEFT] DEST[PC-FLAGS] T350 $
22 1310     ;Fetch 13th word (JMEM-P).
22 1311     DFRQ MA+MA+1 D[MEM] DEST[JMEM-P Q] TNRM $
22 1312     ;Fetch top word of saved micro-pd1. Restore JMEM-P, save copy.
22 1313     DFRQ MA+MA+1 D[MEM] DEST[JMEM] $
22 1314     ;Fetch next micro-pd1 word. Restore first one.
22 1315     .repeat JMEMSIZE - 2 [
22 1316     DFRQ MA+MA+1 D[MEM] MU-POP DEST[JMEM] $
22 1317     ;Fetch next word of saved micro-pd1. Backup JMEM-P and write
22 1318     ; the previous word into JMEM. Note that we are, in effect,
22 1319     ; PUSHing backwards !
22 1320     ]
22 1321     D[MEM] MU-POP DEST[JMEM] $
22 1322     ;Last saved mu-pd1 word. We repair JMEM-P later.
22 1323     D[AMEM-ABS STATE02] DEST[IR-ALL] TNRM $
22 1324     D[AMEM-ABS STATE03] DEST[MA] TNRM $
22 1325     D[AMEM-ABS STATE06] DEST[HOLD] TNRM $

```

```
Z2 1322                                     ;NOW JUMP INTO PROCESSING CODE JUST LIKE WE JUST GOT THE
Z2 1322                                     TRAP
Z2 1323
Z2 1324                                     !;.REPEAT GRUNTSW
Z2 1325
Z2 1326
Z2 1327 10645 01073117000006055416124365435416000 USRRST: D[AR] DEST[SAVE-MAP-SR] TNRM $
Z2 1328                                     ;The "AR loading" code needs this.
Z2 1329 10645 01073100200006055400362425421416000 D[AR] MASK[1] COND[ZERO] POPJ C550 $
Z2 1330                                     ;Skip loading MAP-USER-SR if was not active.
Z2 1331 10647 01073117000006055061040425421417000 D[AR] ROT[35.] MASK[4] DEST[MAP-USER-SR] C550 POPJ $
Z2 1332                                     ;Restore MAP-USER-SR automagically making it active.
Z2 1333
Z2 1334
```

23 1335  
 23 1336  
 23 1337  
 23 1338 10650 01072100200000000640562025411456000  
 23 1339  
 23 1340 10651 01073100600000000216162025421456000  
 23 1341  
 23 1342 10652 01073100600000000176162025421456000  
 23 1343  
 23 1344 10653 01073100600000000616162025421456000  
 23 1345  
 23 1346 10654 71072117000006055416162365635416000  
 23 1347  
 23 1348 10655 01073077000006054440562425575416000  
 23 1349  
 23 1350  
 23 1351 10656 01073100600000000556162025421456000  
 23 1352  
 23 1353 10657 01073100400000000576162025421456000  
 23 1354  
 23 1355 10660 71073117000000001404562025775456000  
 23 1356  
 23 1357 10661 71073117000000553416162367035416000  
 23 1358  
 23 1359 10662 01073100400000000516162025421456000  
 23 1360  
 23 1361 10663 01073077000006054442162425575416000  
 23 1362  
 23 1363 10664 01073077000006054443162425575416000  
 23 1364  
 23 1365  
 23 1366  
 23 1367 10665 01073077000006054441026365571416000  
 23 1368  
 23 1369  
 23 1370 10666 01073117000000555416154365475516000  
 23 1371  
 23 1371  
 23 1372 10667 01073117000006055416162425495416000  
 23 1373

TRAP-ENTER: ;Puts trap type code in ALU1 Q and AR, failing address in MA.  
 ; Call with MA-STATUS in AR, saved AR in STATE05.  
 D[AR] ROT[1 + 25.] MASK[2] ALU[D-1] LONG COND[ZERO] JUMP[MAPWR] \$  
 ;If bit 25 is on and bit 24 is off, this is a WRITE trap.  
 D[AR] ROT[8.] COND[SIGNOFF] CSS0 JUMP[MAPIF] \$  
 ;Not a Write. If cycle not started by DFRQ, it is an instr.  
 fetch.  
 D[AR] ROT[7.] COND[SIGNOFF] JUMP[MAPRD] CSS0 \$  
 ;DFRQ. Definitely a Data Fetch if MI MEM WAIT was on during  
 fetch.  
 D[AR] ROT[24.] COND[SIGNOFF] JUMP[MAPRD] CSS0 \$  
 ;no WAIT. If trap not from 1st uinst after IDISP, still a Data  
 Fetch.  
 MAPIF: D[PC] ALU[D-1] DEST[MA] TNRM \$  
 ;PC-1 is failing adr for instr fetch  
 D[CONST 2] ROT[18.] DEST[ALU1 Q AR] POPJ TNRM \$  
 ;Instruction fetch trap (Q/ 2,,0 ie. XCT access)  
 MAPRD: D[AR] ROT[22.] COND[SIGNOFF] CSS0 JUMP[MAPRD2] \$  
 ;Jump if not special case trap.  
 D[AR] ROT[23.] COND[SIGNON] CSS0 JUMP[MAPRDA] \$  
 ;Jump if failing address is claimed to be in the AR.  
 D[IR] MASK[18.] DEST[MA] TNRM JUMP[MAPRD2] \$  
 ;IR, not MA, contains failing adr.  
 MAPRDA: D[MEM-ABS STATE05] DEST[MA] TNRM CONT \$  
 ;In AR (DF-FROM-AR in the cycle after the DF)  
 MAPRD2: D[AR] ROT[20.] COND[SIGNON] JUMP[MAPRMW] CSS0 \$  
 ;Jump if READ-MODIFY-WRITE  
 D[CONST 10] ROT[18.] DEST[ALU1 Q AR] POPJ TNRM \$  
 ;Simple fetch trap (Q/ 10,,0 ie. READ ACCESS)  
 MAPRMW: D[CONST 14] ROT[18.] DEST[ALU1 Q AR] POPJ TNRM \$  
 ;Read Modify Write trap (Q/ 14,,0 ie. READ&WRT ACCESS)  
 MAPWR: ;On a WRITE, MA is failing adr for store.  
 SELECT-HOLD D[CONST 4] ROT[18.] DEST[ALU1 Q AR] \$  
 ;Select the HOLD register as the MEM data.  
 ;Get code for SIMPLE WRITE TRAP (Q/ 4,,0 IE. WRT ACCESS)  
 D[MEM] DEST[MEM-ABS STATE06] TNRM \$  
 ;Get store data to STATE, even if we have done a short  
 save.  
 POPJ TNRM \$

24 1374  
 24 1375  
 24 1376  
 24 1377  
 24 1377  
 24 1378  
 24 1379  
 24 1380  
 24 1381 10670 01073137000000543416162367035416000  
 24 1382 10671 01073117000021521416162225431456000  
 24 1383  
 24 1384  
 24 1385  
 24 1386  
 24 1387 10672 01063172400000001404526025661456000  
 24 1387  
 24 1388  
 24 1389  
 24 1390 10673 01073017000006054500562365675416000  
 24 1391  
 24 1392 10674 01162100200000001400762025551456000  
 24 1393  
 24 1394 10675 01073017000000000220762025575456000  
 24 1395  
 24 1396  
 24 1397 10676 01073017000006055410162366135416000  
 24 1398  
 24 1399  
 24 1400  
 24 1401 10677 01073017000000001416162026175456000  
 24 1402  
 24 1403  
 24 1404 10700 01073017000006055416162366235416000  
 24 1405  
 24 1406 10701 01073117001306055416162365431416000  
 24 1407 10702 71060117001306054662362365675416000  
 24 1407  
 24 1408  
 24 1409  
 24 1410 10703 61073117000006054303544365575416000  
 24 1411  
 24 1412 10704 01073017001406055400762365575416000  
 24 1413  
 24 1414  
 24 1415 10705 03063017000006054456162365475316000  
 24 1416  
 24 1417 10706 61064117000006055416144365775416000  
 24 1418  
 24 1419 10707 0107310000000000260762025461556000  
 24 1420  
 24 1421 10710 01073100200000000320362025461556000  
 24 1422  
 24 1423 10711 0107300020000000040562025461556000  
 24 1424  
 24 1425 10712 01021000200000001416162025421456000  
 24 1426  
 24 1427 10713 0102100000000001416162025421456000  
 24 1428  
 24 1429 10714 0107310000000001060362025761456000  
 24 1430  
 24 1431 10715 61170117000006055416144365775416000  
 24 1432  
 24 1433 10716 01073017000006054663362365475516000  
 24 1434  
 24 1435 10717 01073117000006055416130365475516000  
 24 1436  
 24 1437 10720 71060117000000004000162365535416000  
 24 1438  
 24 1439 10721 01073017000006055402362366636216000  
 24 1440  
 24 1441 10722 0107310000000000441162025461556000  
 24 1442  
 24 1443 10723 01073117000006055403550365475516000  
 24 1444  
 24 1445 10724 71063117000021610236162025475556000  
 24 1446  
 24 1447  
 24 1448  
 24 1449

```

;HANDLE AR REFILL OR PAGE FAULT
;
;EXPECTS THAT LEVEL 1 STATE (AMEM) IS SAVED AND LEVEL 2 STUFF NOT YET
DAMAGED
;MIPC OF TRAP ON LAST JMEM STACK LOC
; &&& MA must still contain original value &&&
MAPNTR: D[AMEM-ABS STATE01] DEST[AR] TNRM $
        NORM PUSHJ[TRAP-ENTER] $
        ;Get trap type code and failing MA.

;Here with trap type in left half ALU1 Q (coded bits)
;MA contains failing adr.
        D[MA] MASK[18.] ALU[ALU1 DORQ] DEST[AR CYTYPE] COND[USER] CSS0 $
JUMP[MFUS] $
        ;AR has <type code bits,,failing MA>
        ;Jump if USER
        D[MA] ROT[20.] MASK[2] DEST[Q] TNRM $
        ;high order 2 bits
        D[CONST 3] ALU[D-Q] COND[ZERO] JUMP[MFHIE] CSS0 $
        ;J if privately mapped part of exec adrs space.
        D[CONST MMAP / 1000] ROT[9.] DEST[Q] JUMP[MFAL] TNRM $
        ;PAGE TAB # MMAP AND JUMP

MFUS:   D[D%AMEM2] MASK[32.] DEST[Q] TNRM $
        ;GET ADR LIMIT REG
;;;    D[MA] MASK[18.] ALU[D-Q] COND[SIGNOFF] JUMP[MTRPAL] CSS0 $
        ;J IF MA PAST ADRES LIMIT
        D[D%AMEM3] DEST[Q] JUMP[MFAL] TNRM $
        ;GET UPT ADR IN Q

MFHIE:  D[D%AMEM4] DEST[Q] TNRM $
        ;GET PSB ADR IN Q

MFAL:   MAP-DISABLE $
        SPEC[MAP-DISABLE] D[MA] ROT[27.] MASK[9.] ALU[D+Q] DEST[MA] TNRM
$
        ;PAGE TABLE IN Q
        ;LOAD MA WITH ADR OF PT
        D[CONST 16] ROT[12.] DEST[IR-ADR] TNRM $
        ;PREPARE INITIAL PERMIT BITS
MFAZ:   REENABLE-TRAP1 D[CONST 3] DEST[Q] TNRM $
        ;FETCH PAGE TABLE ENTRY
        ;DON'T CLEAR IND PNTR. COUNT, WAIT FOR FETCH
        DF/WT D[MEM] ROT[18.] ALU[DORQ] DEST[Q] TNRM $
        ;GET PERMIT BITS
        D[IR] ALU[D&Q] DEST[IR-ADR] TNRM $
        ;AND THEM IN
        D[MEM] ROT[11.] MASK[3] COND[-ZERO] JUMP[MFTR1] CSS0 $
        ;CHECK FOR TRAP BITS AND JUMP IF SO
MFB3:  D[MEM] ROT[13.] MASK[1] COND[ZERO] JUMP[MFTR2] CSS0 $
        ;J IF NO ACCESS PERMIT
        D[MEM] ROT[2] MASK[2] DEST[Q] COND[ZERO] JUMP[MFYTP0] CSS0 $
        ;GET TYPE CODE, J IF 0 <PRIVATE>
        ALU[Q-1] DEST[Q] COND[ZERO] JUMP[MFYTP1] CSS0 $
        ;J IF 1 <SHARED>
        ALU[Q-1] DEST[Q] COND[-ZERO] JUMP[MFTR3] CSS0 $
        ;J IF NOT 2 <ILLEGAL=3>
        D[IR] ROT[35.] MASK[1] COND[-ZERO] JUMP[MFTR4] CSS0 $
        ;TYPE 2 <INDIRECT>, J IF >2 INDR. PNTRS
        D[IR] ALU[D+1] DEST[IR-ADR] TNRM $
        ;COUNT IND. PNTRS
        D[MEM] ROT[27.] MASK[13.] DEST[Q] TNRM $
        ;GET PAGE TABLE #
        D[MEM] DEST[D%AMEM14] TNRM $
        ;SAVE PNTR IN D%AMEM
        D[LIT SPT] ALU[D+Q] DEST[MA] TNRM $
        ;FETCH PAGE TABLE PNTR FROM SPT
        DFRQ D[D%AMEM14] MASK[9.] DEST[Q] TNRM $
        ;GET PAGE #, START MEM FETCH
        D[MEM] ROT[18.] MASK[4] COND[-ZERO] JUMP[MFTR4] CSS0 $
        ;PAGE OUT-OF-CORE? J IF YES (TRAP)
        D[MEM] MASK[14.] DEST[HOLD] TNRM $
        ;NO, GET MEM PAGE # IN HOLD (NOTICE 14.!!) ***
        D[MEM] ROT[9.] ALU[DORQ] DEST[MA] JUMP[MFAZ] TNRM $
        ;FORM MA FOR OF PTR AND TAKE INDIRECT LOOP JUMP
        ;MFAZ DOES DFRQ
    
```

```

25 1450
25 1451
25 1452
25 1453
25 1454 10725 0107301700000605466362365475516000
25 1455
25 1456 10726 71060117000000004000162365535416000
25 1457
25 1458 10727 01073017000000000302552025575255000
25 1459
25 1460
25 1461
25 1462
25 1463
25 1464
25 1465
25 1466 10730 01073017000006054302562365575416000
25 1467
25 1468 10731 01064100200000001416162025761456000
25 1469
25 1470 10732 61063117000006055416144365775416000
25 1471
25 1472 10733 01077017000006054560762365775416000
25 1473
25 1474 10734 01073100000000000441162025461556000
25 1475
25 1476 10735 01064000000000000420762025421456000
25 1477
25 1478 10736 01073017000006055403530365475516000
25 1479
25 1480
25 1481 10737 71063117000000001000162365535416000
25 1482
25 1483 10740 01077017000006054256162365771216000
25 1484
25 1485
25 1486 10741 01064017000006054525162365575416000
25 1487
25 1488 10742 01060017000006054521162365575416000
25 1489
25 1490 10743 01063017000006054225762366635416000
25 1491
25 1492 10744 01073100200000000060762025461556000
25 1493
25 1494 10745 01073100200000000400362025421456000
25 1495
25 1496 10746 61073117000006055416144365435416000
25 1497
25 1498 10747 01073117000006055416130365435416000
25 1499
25 1500 10750 01064137000006054610762364735416000
25 1501
25 1502 10751 01073017000006054640362365575416000
25 1503
25 1504 10752 01063017000006055406562365475516000
25 1505
25 1506 10753 0107311700000605422350366075416000
25 1507
25 1508 10754 01063117000006054676156365475516000
25 1509
25 1510
25 1511
25 1512
25 1513
25 1514
25 1515
25 1516 10755 01024117000006055416072365435417000
25 1517
25 1518
25 1519 10756 01073100600006055076162366535416000
25 1520
25 1521 10757 71073117000000001404562065775456000
25 1522
25 1523 10760 01073117000006055061040366521417000
25 1524
25 1525 10761 01073017000006054056162365435416000
25 1526
25 1527 10762 01064100200000000660362025561456000
25 1528
25 1529 10763 01063017000000000600362025575456000
25 1530
25 1531 10764 01065017000006054600362365575416000
25 1532
25 1533 10765 01064017000160000000162365535416000
25 1534
25 1535 10766 010650170000060000000162365535416000
25 1536
25 1537 10767 01073137000006055405762365435416000
25 1538
25 1539
25 1540 10770 01063117000006055416054365411417000
25 1541
25 1542 10771 01073012400000000454162026761456000
25 1543
25 1544 10772 01073017000006054454162366735416000
25 1545
25 1546 10773 01063017000006055404562365675416000
25 1547 10774 01066117007777777777777656365511417000
25 1548
25 1549
25 1550 10775 01073117000021335416162025435456000
25 1551
25 1552
25 1553
25 1554

;HERE FOR SHARED PTR
MFTY1: D(MEM) ROT(27.) MASK(13.) DEST(Q) TNRM $
;GET SHARED PAGE #
D(LIT SPT) ALU(D+Q) DEST(MA) TNRM $
;SHARED PTR FROM SPT
DFRQ D(CONST 12) ROT(12.) DEST(Q) JUMP(MFTY00) TNRM $
;FETCH PTR, BETTER BE PRIVATE TYPE!!
;GET R-X MASK

;HERE FOR PRIVATE PTR
;MEM AVAILABLE
MFTY0: D(CONST 12) ROT(12.) DEST(Q) TNRM $
;GET R-X MASK
MFTY00: D(IR) ALU(D&Q) COND(ZERO) JUMP(MFTY01) C550 $
;J IF NEITHER R NOR X
D(IR) ALU(DORQ) DEST(IR-ADR) TNRM $
;TURN ON R AND X
MFTY01: D(IR) ROT(23.) MASK(3) ALU(NOTD) DEST(Q) TNRM $
;GET RWX ENBL BITS, INVERTED
D(MEM) ROT(18.) MASK(4) COND(-ZERO) JUMP(MFTRS) C550 $
;J IF OUT-OF-CORE (TRAP)
D(AR) ROT(17.) MASK(3) ALU(D&Q) DEST(Q) COND(-ZERO) JUMP(MFTRS)
C550 $
;J IF ILLEGAL ACCESS TYPE (RWX)
D(MEM) MASK(14.) DEST(Q D&MEM14) TNRM $
;GET ABS PAGE # (NOTICE 14.!!) ***
;SAVE PHYS PAGE # IN SCRATCH
D(LIT CST0) ALU(DORQ) DEST(MA) TNRM $
;GET CORE STATUS ENTRY
DFRQ D(IR) ROT(10.) ALU(NOTD) DEST(Q) $
;START FETCH
;GET RWX DISABLES
D(CONST 24) ROT(21.) ALU(D&Q) DEST(Q) TNRM $
;GET ONLY R & X
D(CONST 4) ROT(21.) ALU(D+Q) DEST(Q) TNRM $
;MOVE X BIT LEFT 1
D(D&MEM14) ROT(9.) MASK(23.) ALU(DORQ) DEST(Q) TNRM $
;OR IN PAGE ADDR (NOTE THE 23. BIT PHYS ADR!) ***
D(MEM) ROT(3) MASK(3) COND(ZERO) JUMP(MFTR7) C550 $
;J IF CST AGE SAYS TRAP
D(AR) ROT(16.) MASK(1) COND(ZERO) JUMP(MFA3) C550 $
;J IF NO WRT RQ
D(AR) DEST(IR-ADR) TNRM $
;SAVE ORIGINAL MA IN IR
D(AR) DEST(D&MEM14) TNRM $
;SAVE TRAP WORD IN D&MEM
D(MASK 35.) ROT(24.) ALU(D&Q) DEST(AR) TNRM $
;TURN OFF WRT PREVENT, SAVE NEW MAP WORD
D(CONST 1) ROT(26.) DEST(Q) TNRM $
;GET MODIFICATION BIT
D(MEM) MASK(26.) ALU(DORQ) DEST(Q) TNRM $
;OR INTO CST WORD
MFA3: D(D&MEM1) ROT(9.) MASK(9.) DEST(HOLD) TNRM $
;GET JUST AGE
D(MEM) ROT(27.) ALU(DORQ) DEST(MEMST0) TNRM $
;OR in age only and store CST0 entry.
.repeat 1 - WAITS [
D(CONST N-AR-REFILLS) DEST(MA) TNRM $
DF/WT D(MEM) ALU(D+1) DEST(MEMST0) TNRM $
;BUMP # AR REFILLS
];.repeat 1 - WAITS
;(Leave this label in for debugging/documentation)
LOADAR: ALU(0) DEST(MERGE) TNRM $
;Set virtual address merger to use context for left half.
D(SAVE-MAP-SR) ROT(35.) COND(SIGNOFF) TNRM $
;Test whether the MAP-SR was active...
D(IR) MASK(18.) DEST(MA) TNRM JUMPLC(LOADA0) $
;Get original MA. Jump if MAP-SR was active.
D(SAVE-MAP-SR) ROT(36. - 1) MASK(4) DEST(MAP-SR) C550 $
;MAP-SR was active... reload it.
LOADA0: D(AR) ROT(2) DEST(Q) TNRM $
;Get XP and WP bits in new position (phys adr got shifted
too)
D(CONST 1) ROT(27.) ALU(D&Q) COND(ZERO) JUMP(LOADA1) C550 $
;Jump if RP bit off in old position (bit 10 rotated 2)
D(CONST 1) ROT(24.) ALU(DORQ) DEST(Q) JUMP(LOADA2) TNRM $
;RP bit was on, turn on XR in new position (bit 11)
LOADA1: D(CONST 1) ROT(24.) ALU(-D&Q) DEST(Q) TNRM $
;WAS OFF, TURN OFF XR IN NEW POSITION (BIT11)
LOADA2: D(LIT 000700000000) ALU(D&Q) DEST(Q) TNRM $
;RETAIN JUST CORRECTLY POSITIONED ACCESS IN Q
D(LIT 000300000000) ALU(D&Q) DEST(Q) TNRM $
;Hardware wants Read and Write access complemented.
D(AR) MASK(14. + 9.) DEST(AR) TNRM $
;RETAIN 23. BIT PHYS ADR IN AR ***
;F2/3 AR HAD BEEN ONLY 20. BIT ADR BUT FAKE BIGGER HERE!
D(AR) ALU(DORQ) DEST(MAP-MA) LONG $
;ACCESS!ADR => MAP WD FOR MA
D(D&MEM17) ROT(18.) MASK(LEFT) DEST(Q) COND(USER) JUMP(LOADA3)
C550 $
;Load Q with positioned copy of USER-CTXT if USER...
D(D&MEM16) ROT(18.) MASK(LEFT) DEST(Q) TNRM $
;...or copy of EXEC-CTXT if EXEC
LOADA3: D(MA) MASK(18.) ALU(DORQ) DEST(Q) TNRM $
D(LIT 037777777777) ALU(D&Q) DEST(MAP-TAG) LONG $
;CTXT!VADR => MAP WD FOR MA (Complement tag bits except
; for bit 3, which is guaranteed to be 0 when we get
here!!)
JUMP(MAPUTP) TNRM $
;Go restore state, take appropriate completion action,
;and resume trapped instruction.

```

```

26 1555
26 1556 10776 0107310000000000240362025461556000 MFA3: D[MEM] ROT[10.] MASK[1] COND[-ZERO] JUMP[MFA4] CS50 $
26 1557 ;J IF MODIF. BIT ON
26 1558 10777 61073117000006055416140365435416000 MFA7: D[AR] DEST[IR-ALL] TNRM $
26 1559 ;SAVE ORIGINAL MA IN IR
26 1560 11000 01073117000006055416130365435416000 D[AR] DEST[D%MEM14] TNRM $
26 1561 ;SAVE TRAP WORD IN D%MEM
26 1562 11001 01063137000006054560362365575416000 D[CONST 1] ROT[23.] ALU[DORQ] DEST[AR] TNRM $
26 1563 ;TURN ON WRT-PREVENT, SAVE NEW MAP WORD
26 1564 11002 01073017000021727406762025475556000 MFA6: D[MEM] MASK[27.] DEST[Q] JUMP[MFA5] TNRM $
26 1565 ;GET CST ENTRY, GO DO
26 1566
26 1567
26 1568 11003 01073100200021776540362025761456000 MFA4: D[IR] ROT[22.] MASK[1] COND[ZERO] JUMP[MFA7] CS50 $
26 1569 ;J IF NO WRT-PERMIT
26 1570 11004 61073117000006055416140365435416000 D[AR] DEST[IR-ALL] TNRM $
26 1571 ;SAVE ORIGINAL MA IN IR
26 1572 11005 01073117000006055416130365435416000 D[AR] DEST[D%MEM14] TNRM $
26 1573 ;SAVE TRAP WORD IN D%MEM
26 1574 11006 01064137000022004610762024735456000 D[MASK 35.] ROT[24.] ALU[D&Q] DEST[AR] JUMP[MFA6] TNRM $
26 1575 ;CLEAR WRT-PREVENT AND JUMP
26 1576
26 1577

```

```

27 1578
27 1579
27 1580
27 1581
27 1582
27 1583
27 1584 11007 0107310000000000220362025461556000
27 1585
27 1586 11010 0107310000000000240362025461556000
27 1587
27 1588 11011 01073117000000001416162025475556000
27 1589
27 1590
27 1591
27 1592 11012 01073100200021620400362025421456000
27 1593
27 1594 11013 01073017000006054751162365575416000
27 1595
27 1596
27 1597 11014 01063032400000001416162025421456000
27 1598
27 1599 11015 01063137000006054440362365575416000
27 1600
27 1601 11016 01073017000000000136362365535416000
27 1602 11017 71063117000006055416162366235416000
27 1603
27 1604
27 1605 11020 01073117000021471416156025431456000
27 1606
27 1607
27 1608
27 1609
27 1610
27 1611
27 1612
27 1613 11021 01073017000022030750362025575456000
27 1614
27 1615
27 1616
27 1617
27 1618
27 1619
27 1620 11022 01073017000006054750162365575416000
27 1621 11023 01063017000022030660362025575456000
27 1622
27 1623
27 1624
27 1625
27 1626
27 1627 11024 01073017000022030744562025575456000
27 1628
27 1629
27 1630
27 1631
27 1632 11025 01064100200000001401362025561456000
27 1633
27 1634 11026 01063017000006054661162365575416000
27 1635
27 1636 11027 01064100200000001400562025561456000
27 1637
27 1638 11030 01063017000006054660562365575416000
27 1639
27 1640 11031 01065017000006055401762365575416000
27 1641 11032 01063017000022030750162025575456000
27 1642
27 1643
27 1644
27 1645
27 1646
27 1647 11033 01073017000022030742162025575456000
27 1648
27 1649
27 1650 11034 01073017000022030750562025575456000
27 1651
27 1652
27 1653
27 1654
27 1655
27 1656 11035 01073017000006054744162365575416000
27 1657
27 1658 11036 01063017000022030660362025575456000
27 1659
27 1660
27 1661

;TRAP STUFF

;TRAP BITS SET

MFTR1: D(MEM) ROT(9.) MASK(1) COND(-ZERO) JUMP(MFTR9) C550 $
;J IF TRAP TO USER
D(MEM) ROT(10.) MASK(1) COND(-ZERO) JUMP(MFTR10) C550 $
;J IF WRT TRAP
D(MEM) JUMP(MFTR2) TNRM $
;TREAT BOTH "TRAP-TO-MON" CODES AS IMMEDIATE

MFTR10: D(AR) ROT(16.) MASK(1) COND(ZERO) JUMP(MFB3) C550 $
;WRT RQ? J IF NO
D(CONST 44) ROT(30.) DEST(Q) TNRM $
;GET ERROR CODE BITS -- WRT TRAP

MFB5:
MFB4: D(AR) ALU(DORQ) DEST(AR Q) COND(USER) JUMP(MFB41) C550 $
;OR ERROR BITS IN, J IF USER MODE
D(CONST 1) ROT(18.) ALU(DORQ) DEST(AR) TNRM $
;TURN ON EXEC BIT
MFB41: D(LIT PSB571) DEST(Q) TNRM $
D(D%MEM4) ALU(DORQ) DEST(MA) TNRM $
;ADD PSB (MON BASE TAG)
;FORM PHYS ADR OF PSB CELL 571
D(AR) DEST(MEMST0) JUMP(MACTRP) $
;STORE ERROR BITS THERE
;NO NEED TO STORE DATA IN PSB572 ANYMORE!!
;TAKE MACRO TRAP AFTER DOING MEM STATE SAVE

;NO ACCESS PERMISSION TRAP

MFTR2: D(CONST 41) ROT(30.) DEST(Q) JUMP(MFB5) TNRM $

;ADR LIMIT TRAP
;OR ILLEGAL PTR TRAP

MTRPAL:
MFTR3: D(CONST 40) ROT(30.) DEST(Q) TNRM $
D(CONST 1) ROT(27.) ALU(DORQ) DEST(Q) JUMP(MFB5) TNRM $

;NOT IN CORE TRAP

MFTR4:
MFTR5: D(CONST 22) ROT(30.) DEST(Q) JUMP(MFB5) TNRM $

;ILLEGAL ACCESS TRAP

MFTR6: D(CONST 5) ALU(D&Q) COND(ZERO) JUMP(MFTR61) C550 $
;J IF NO R OR X ERROR
D(CONST 4) ROT(27.) ALU(DORQ) DEST(Q) TNRM $
;OR IN "R OR X ERROR" BIT
D(CONST 2) ALU(D&Q) COND(ZERO) JUMP(MFTR62) C550 $
;J IF NO W ERROR
MFTR61: D(CONST 2) ROT(27.) ALU(DORQ) DEST(Q) TNRM $
;OR IN W ERROR BIT
MFTR62: D(CONST 7) ALU(D&Q) DEST(Q) TNRM $
D(CONST 40) ROT(30.) ALU(DORQ) DEST(Q) JUMP(MFB4) TNRM $
;GROUP 2

;CST AGE = 0 TRAP

MFTR7: D(CONST 10) ROT(30.) DEST(Q) JUMP(MFB4) TNRM $
;GROUP 0

MFTR9: D(CONST 42) ROT(30.) DEST(Q) JUMP(MFB4) TNRM $
;USER TRAP

;TOO MANY INDIRECTIONS

MFTR41: D(CONST 20) ROT(30.) DEST(Q) TNRM $
;GROUP 1
D(CONST 1) ROT(27.) ALU(DORQ) DEST(Q) JUMP(MFB4) TNRM $
;TOO MANY INDR. PTRS

```



```

28 1662
28 1663
28 1664
28 1665
28 1666
28 1667
28 1668
28 1669
28 1670 11037 01073117001306055416162365431416000
28 1671 11040 01073017001300031416162367035416000
28 1672
28 1673 11041 0106513700000001400362225575456000
28 1674
28 1675 11042 01024117000006055416062365431417000
28 1676
28 1677 11043 01024117000006055416136365431416000
28 1678
28 1679 11044 01024117000006055416060365431417000
28 1680
28 1681 11045 01024117000006055416134365431416000
28 1682
28 1683 11046 01073117000021164360332225575456000
28 1684
28 1685
28 1686
28 1687
28 1688 11047 01073117000021127060304225575456000
28 1689
28 1690
28 1691
28 1692
28 1693 11050 01073117000021073416162225435456000
28 1694
28 1695
28 1696 11051 01073117000006055416162425435416000
28 1697
28 1698
28 1699

;ACCEPTS DEV-ADR/ MAPDEV
;CLEAR ALL MAP WDS AND INIT CTXTS.
;LEAVE MAP OFF

MAPRST: MAP-DISABLE $
SPEC(MAP-DISABLE) (ANEM-ABS APR-MODE) DEST(Q) TNRM $
;GET CURRENT CPU-MODE
D(CONST 1) ALUI(-D&Q) DEST(AR) PUSHJ(SETMODE) TNRM $
;CLEAR BIT 35. (MAP OFF FOR SURE)
ALU(0) DEST(USER-CTXT) $
;CLEAR USER CONTEXT REG (INVALIDATE ALL USER ARS)
ALU(0) DEST(ANEM17) $
;CLEAR ANEM COPY OF USER CONTEXT REG
ALU(0) DEST(EXEC-CTXT) $
;CLEAR EXEC CONTEXT REG (INVALIDATE ALL EXEC ARS)
ALU(0) DEST(ANEM16) $
;CLEAR ANEM COPY OF EXEC CONTEXT REG
D(CONST 1) ROT(15.) DEST(D&ANEM15) PUSHJ(FORCEM) TNRM $
;ASSUME PAGE 100 IS FIRST EXEC SWAPPING PAGE TIL TOLD

BETTER
;GET 1ST ADR OF SWAPPABLE MONITOR IN D&ANEM15
;AND SETS UP THE MAP TO FORCE 1:1 MAPPING FOR
;PAGES 0,2:<D&ANEM15-1>
D(CONST 1) ROT(35.) DEST(D&ANEM2) PUSHJ(EXECLR) TNRM $
;SET MAPONE SO EXECLR CLEARS PAGE 1
;MEANS WE ARE MAPPING PAGE 1 TIL TOLD BETTER
;CLEAR EVERY MAP WD, PAGE 1 INCLUDED
;INIT VALID EXEC-CTXT
PUSHJ(USRCLR) TNRM $
;CLEAR ALL USER MAP WDS
;INIT VALID USER-CTXT
POPJ TNRM $
;RETURN

```

```

29 1700
29 1701 11052 01073357000000553416000377031416000
29 1702
29 1703 11053 01073117000000553416154365435416000
29 1704
29 1705 11054 01073137000000635416154364335416000
29 1706
29 1706
29 1707 11055 010730570000006054620762365435416000
29 1708 11056 01066140200000001400562025561456000
29 1709
29 1710 11057 01073357000021521416002235675456000
29 1711
29 1711
29 1712
29 1713
29 1714
29 1715 11060 54073117000000007416166365765416000
29 1716
29 1717 11061 010731004000000634255026367021416000
29 1718
29 1719
29 1720 11062 01073357000000001416006075475556000
29 1721
29 1722
29 1723 11063 01073057000000030016162367031416000
29 1724
29 1725 11064 010631570000006054000422365571417000
29 1726
29 1727 11065 010231570000006055416022365421217000
29 1728
29 1729
29 1730
29 1731 11066 01170057000000623416162367035416000
29 1732
29 1733 11067 01023157000000623416154365435416000
29 1734
29 1735
29 1736
29 1737
29 1737
29 1738
29 1739
29 1740
29 1741
29 1741
29 1742
29 1743
29 1744
29 1745
29 1745
29 1746
29 1747
29 1748
29 1749
29 1749
29 1750
29 1751
29 1752
29 1753
29 1753
29 1754
29 1755
29m1756
29m1756
29m1756 11070 01073057000000005416162367035416000
29m1756
29m1756 11071 0106414000000000260362025561456000
29m1756
29m1756
29m1756
29m1756 11072 01063157000000004260354365571416000
29m1756
29m1756
29 1756
29 1757 11073 01073057000000635414162367035416000
29 1758
29 1759 11074 01063157000000625404554365571416000
29 1760
29 1761 11075 01073117000000001416162225435456000
29 1762
29 1763 11076 01023157000000627416154365431416000
29 1764
29 1765 11077 010730570000006055414162364625416000
29 1766 11100 01063157000000631404554365631416000
29 1767
29 1768
29 1768
29 1769
29 1770
29 1770
29 1771
29 1772
29 1773
29 1773
29 1774
29 1774
29 1775
29 1776
29 1777
29 1778 11101 01043157001406055416150373175416000
29 1779
29 1780 11102 01073100400000000356030025421456000
29 1781
29 1781
29 1782 11103 010731170000006055416074365437416000
29 1783 11104 540731170000006047416162325425416000
29 1784

```

```

ECCTRP: D[AMEM-ABS STATE05] DEST[ALU1 AC0] $
;Preserve STATE05 (in case we are inside a map trap !)
D[AR] DEST[AMEM-ABS STATE05] TNRM $
;Save AR (needed below at MAPRD)
D[MB-STATUS] DEST[AMEM-ABS[ECC-TEMP1] AR] TNRM $
;Put trap status in AR for TRAP-ENTER, and save in
ECC-TEMP1
ECCTP1: D[AR] ROT[1 + 24.] MASK[3] DEST[ALU1 Q] TNRM $
D[CONST 2] ALU[ALU1 Q#0] C550 ZERO JUMP[ECCFX] $
;Jump if FIXUP needed (bits 22:24 = 010).
D[MA] DEST[ALU1 AC1] TNRM PUSHJ[TRAP-ENTER] $
;Save MA in our own private spot (not used by map trap).
;Get MA loaded with address of failing reference, and a
; code in AR indicating the type of cycle trapped.
ECCFX2:
ECCUTP: LOAD-PPC $
;Get PPC loaded with mapped version of PC.
SELECT-HOLD D[AMEM-ABS ECC-TEMP1] ROT[10.] C500 COND[SIGNON] $
;Put HOLD on MEM bus. Check the Hard Error bit.
JUMPLC[ECCHRD]
D[MEM] DEST[ALU1 AC3] TNRM $
;JUMP IF HARD
;Save contents of HOLD.
D[AMEM-ABS APR-MODE] ROT[CPU-MODE-ROT] DEST[ALU1 Q] $
; Get CPU mode bits.
D[CONST 2] ROT[CPU-MODE-ROT] ALU[ALU1 D#0] DEST[CPU-MODE] $
;Enable ECC correction.
DFRQ ALU[ALU1 Q] DEST[CPU-MODE] C550 $
;Fetch the (corrected) data, disable correction again.
;;; SUPPRESS-FETCH-TRAPS D[MEM] DEST[MEMST0 ALU1 Q] $
;Attempt to re-write data with good ECC.
D[AMEM-ABS ECC-SFTCNT] ALU[D+1] DEST[ALU1 Q] TNRM $
;Increment count of SOFT ECC errors
ALU[ALU1 Q] DEST[AMEM-ABS ECC-SFTCNT] TNRM $
.REPEAT 1 - WAITS [
D[AMEM-ABS APR-STATUS] DEST[ALU1 Q] TNRM $
;GET APR CONI BITS
D[CONST 1] ROT[35. - 22.] ALU[ALU1 D#0] COND[=ZERO] JUMP[ECCXIT]
C550 $
;DON'T OVERWRITE LAST DATA UNTIL CONI BIT CLEARED
;NON-RECORDED DATA IS LOST DUE TO SLOWNESS
;COUNT IS MAINTAINED THOUGH SO LOSSAGE DETECTABLE
D[CONST 1] ROT[35. - 22.] ALU[ALU1 D#0] DEST[AMEM-ABS
APR-STATUS] $
;LIGHT APR CONI BIT FOR SOFT ECC INTERRUPT REQUEST
;WILL BE DETECTED IN APRCHK
];.REPEAT 1 - WAITS
.REPEAT WAITS [ ;Bit 22 is ILL MEM REF on KA-10! Use bit 24 (SBUS error)
;(Bit 27 would also be acceptable)
D[AMEM-ABS APR-STATUS] DEST[ALU1 Q] TNRM $
;GET APR CONI BITS
D[CONST 1] ROT[35. - 24.] ALU[ALU1 D#0] COND[=ZERO] JUMP[ECCXIT]
C550 $
;DON'T OVERWRITE LAST DATA UNTIL CONI BIT CLEARED
;NON-RECORDED DATA IS LOST DUE TO SLOWNESS
;COUNT IS MAINTAINED THOUGH SO LOSSAGE DETECTABLE
D[CONST 1] ROT[35. - 24.] ALU[ALU1 D#0] DEST[AMEM-ABS
APR-STATUS] $
;LIGHT APR CONI BIT FOR SOFT ECC INTERRUPT REQUEST
;WILL BE DETECTED IN APRCHK
];[ ;Bit 22
is ILL MEM REF on KA-10! Use bit 24 (SBUS error)
;(Bit 27 would also be acceptable)
D[AMEM-ABS APR-STATUS] DEST[ALU1 Q] TNRM $
;GET APR CONI BITS
D[CONST 1] ROT[35. - 24.] ALU[ALU1 D#0] COND[=ZERO] JUMP[ECCXIT]
C550 $
;DON'T OVERWRITE LAST DATA UNTIL CONI BIT CLEARED
;NON-RECORDED DATA IS LOST DUE TO SLOWNESS
;COUNT IS MAINTAINED THOUGH SO LOSSAGE DETECTABLE
D[CONST 1] ROT[35. - 24.] ALU[ALU1 D#0] DEST[AMEM-ABS
APR-STATUS] $
;LIGHT APR CONI BIT FOR SOFT ECC INTERRUPT REQUEST
;WILL BE DETECTED IN APRCHK
];.REPEAT WAITS
D[AMEM-ABS ECC-TEMP1] MASK[LEFT] DEST[ALU1 Q] TNRM $
;Get status bits, including ECC syndrome.
D[MA] MASK[18.] ALU[ALU1 D#0] DEST[AMEM-ABS ECC-SFTD1] $
;Put failing address in right half
PUSHJ[ECCPMA] TNRM $
;GET PMA IN ALU1 Q
ALU[ALU1 Q] DEST[AMEM-ABS ECC-SFTD2] $
;PUT IN PLACE FAILING PHYS ADR
D[PC-FLAGS] MASK[LEFT] DEST[ALU1 Q] T350 $
D[PC] MASK[18.] ALU[ALU1 D#0] DEST[AMEM-ABS ECC-SFTPC] $
;ENTER FLAGS,,PC
;NOTE THAT THE INT WON'T HAPPEN ON END-OF-INSTRUCTION AS
;IT SHOULD (WILL HAPPEN AT NEXT 60HZ TICK IN APRCHK).
;ACCEPT THAT SFT INT WILL COME SOME # OF INSTRS AFTER THE
;OFFENDING INSTR.
;FALL THRU...
;;;*** Fix interrupt at end-of-instruction. Currently, screws up PI's.
;;;*** I think this might cause the loss of clock interrupts. TVR/Feb83
;HERE ANY ERROR RECORDING HAS BEEN DONE
ECCXIT: REENABLE-TRAP1 D[AC3] ALU[ALU1 A] DEST[HOLD] TNRM $
;Prepare to return. First, restore HOLD.
SELECT-MB D[AR] ROT[14.] C550 COND[SIGNON] JUMP[ECCUDF] $
;Test code from TRAP-ENTER, jump if trap is from a data fetch.
CLR-ECC-ERR SHORT $
XCT-IDISP $
;Trap was from an instruction fetch. This is easy.

```

```

29 1789 11110 0104315700000055341615437035416000 D[AC0] ALU[ALU1 A] DEST[AMEM-ABS STATE05] TNRM $
29 1790 11111 010730570000006055416162364461416000 D[LOOP-CTR] DEST[ALU1 Q] C500 $
29 1791 11112 01060157001006054000200365575417000 D[CONST 1] ROT[LL0AD-ROT] ALU[ALU1 D+Q] DEST[LL0AD] TNRM $
29 1792 ;loop ctr. gets decremented (by hardware) during traps..
29 1793
29 1794 11113 010730406000006034176162367035416000 D[AMEM-ABS ECC-TEMP1] ROT[?] DEST[ALU1 Q] COND[SI0GNOFF] TNRM $
29 1795 ;Find out from MB-STATUS whether trapped uinst. had MI MEM WAIT
29 1796 on.
29 1797 11114 01064140200000000440362065571456000 JUMPLC[ECCUD1]
29 1798 D[CONST 1] ROT[35. - ( 24. - 7 )] ALU[ALU1 D&Q] COND[ZERO] $
29 1799 ;Jump if MI MEM WAIT was on, test whether trap was from P-Idisp
29 1800 + 1.
29 1801 11115 710431570000006055416162473075416000 D[AC1] ALU[ALU1 A] DEST[MA] TNRM POPJLC $
29 1802 ;Restore MA, return if trap not from cycle after Principle
29 1803 Idisp.
29 1804 11116 44073117000000003416162325765416000 RE-IDISP $
29 1805 ECCUD1: ;The FAKE-WAIT's below inhibit the DFRQ in the uinst. we return
29 1806 to.
29 1807 ; (This is necessary since that uinst has DFRQ, WAIT, D[MEM])
29 1808 FAKE-DFWAIT D[AC1] ALU[ALU1 A] DEST[MA] TNRM POPJLC $
29 1809 ;Restore MA, return if trap not from cycle after Principle
29 1810 Idisp.
29 1811 11120 44073117002400003416162325765416000 FAKE-DFWAIT RE-IDISP $
29 1812
29 1813 ;HERE FOR HARD ERROR OR NXM
29 1814
29 1815 11121 010730570000006034441562367031416000 ECCHRD: D[AMEM-ABS ECC-TEMP1] ROT[18.] MASK[6] DEST[ALU1 Q] $
29 1816 ;Hard error. Extract syndrome bits.
29 1817 11122 01066140200000001401562025561456000 D[CONST 06] ALU[ALU1 D+Q] C550 COND[ZERO] JUMPI[ECCNXM] $
29 1818 ;JUMP IF NXM
29 1819 11123 01170057000000613416162367035416000 D[AMEM-ABS ECC-HRDCNT] ALU[D+1] DEST[ALU1 Q] TNRM $
29 1820 ;Increment count of HARD ECC
29 1821 ALU[ALU1 Q] DEST[AMEM-ABS ECC-HRDCNT] TNRM $
29 1822 11124 010730570000000011416162367035416000 D[AMEM-ABS PI-STATUS] DEST[ALU1 Q] TNRM $
29 1823 ;GET PI CONI BITS
29 1824 11126 0106414000000000400362025561456000 D[CONST 1] ROT[35. - 19.] ALU[ALU1 D&Q] COND[-ZERO] JUMPI[ECCDIE]
29 1825 C550 $
29 1826 ;DON'T OVERWRITE LAST DATA UNTIL CONI BIT CLEARED
29 1827 11127 01063157000000010400354365571416000 D[CONST 1] ROT[35. - 19.] ALU[ALU1 DORQ] DEST[AMEM-ABS PI-STATUS]
29 1828 $
29 1829 ;LIGHT PI CONI BIT FOR HARD ECC INTERRUPT REQUEST
29 1830 ;WILL BE DETECTED IN APRCHK
29 1831 11130 010730570000006035414162367035416000 D[AMEM-ABS ECC-TEMP1] MASK[LEFT] DEST[ALU1 Q] TNRM $
29 1832 ;Get status bits, including ECC syndrome.
29 1833 11131 01063157000000615404554365671416000 D[MA] MASK[18.] ALU[ALU1 DORQ] DEST[AMEM-ABS ECC-HRDD1] $
29 1834 ;Put failing address in right half
29 1835 11132 01073117000000001416162225435456000 PUSHJ[ECCPMA] TNRM $
29 1836 ;GET PMA IN ALU1 Q
29 1837 11133 01023157000000617416154365431416000 ALU[ALU1 Q] DEST[AMEM-ABS ECC-HRDD2] $
29 1838 ;PUT IN PLACE FAILING PHYS ADR
29 1839 11134 010730570000006055414162364625416000 D[PC-FLAGS] MASK[LEFT] DEST[ALU1 Q] T350 $
29 1840 11135 01063157000000621404554365631416000 D[PC] MASK[18.] ALU[ALU1 DORQ] DEST[AMEM-ABS ECC-HRDDC] $
29 1841 ;ENTER FLAGS,,PC
29 1842 11136 01077057000000011416162367035416000 D[AMEM-ABS PI-STATUS] ALU[NOTD] DEST[ALU1 Q] TNRM $
29 1843 ;GET NOT OF APR FLAGS KEPT IN PI CONI WORD
29 1844 11137 01064140000022202360762025561456000 D[CONST 3] ROT[35. - 20.] ALU[ALU1 D&Q] COND[-ZERO] JUMPI[ECCXIT]
29 1845 C550 $
29 1846 ;JUMP IF PAR ERR INTS NOT ENABLED AND ON
29 1847 11140 01073137000000005400762367035416000 D[AMEM-ABS APR-STATUS] MASK[3.] DEST[AR] TNRM $
29 1848 ;APR CHANNEL
29 1849 JUMPI[PIGEN] $
29 1850 ;ABORT INTRUCTION AND GIVE ERROR INT IMMEDIATELY
29 1851 ;SINCE END-OF-INSTRUCTION WON'T CAUSE INTERRUPT
29 1852 ;AS IT SHOULD.
29 1853
29 1854 ;HERE IF LAST NXM OR HARD ECC ERROR NOT PROCESSED AND ANOTHER OCCURRED
29 1855 ;CAN'T LET THESE GUYS GO UNNOTICED...
29 1856
29 1857 11142 01073137001400001415562025571456000 ECCDIE: REENABLE-TRAP1 D[CONST 66] DEST[AR] JUMPI[HLTLOC] $
29 1858 ;You die now, Yankee...
29 1859 DATA ;DATA IN ECC-HRDD1,2 OR ECC-NXMD1,2 IS PREVIOUS ERROR
29 1860 ;DATA OF CURRENT TRAP NOT YET DISTRIBUTED TO THESE LOCS
29 1861
29 1862 ;HERE FOR NXM
29 1863
29 1864 11143 01170057000000603416162367035416000 ECCNXM: D[AMEM-ABS ECC-NXMD1] ALU[D+1] DEST[ALU1 Q] TNRM $
29 1865 ;Increment count of NXMS
29 1866 11144 01023157000000603416154365435416000 ALU[ALU1 Q] DEST[AMEM-ABS ECC-NXMD2] TNRM $
29 1867 11145 01073057000000005416162367035416000 D[AMEM-ABS APR-STATUS] DEST[ALU1 Q] TNRM $
29 1868 ;GET APR CONI BITS
29 1869 11146 01064140000022304300362025561456000 D[CONST 1] ROT[35. - 23.] ALU[ALU1 D&Q] COND[-ZERO] JUMPI[ECCDIE]
29 1870 C550 $
29 1871 ;DON'T OVERWRITE LAST DATA UNTIL CONI BIT CLEARED
29 1872 11147 01063157000000004300354365571416000 D[CONST 1] ROT[35. - 23.] ALU[ALU1 DORQ] DEST[AMEM-ABS
29 1873 APR-STATUS] $
29 1874 ;LIGHT APR CONI BIT FOR NXM INTERRUPT REQUEST
29 1875 ;WILL BE DETECTED IN APRCHK
29 1876 11150 010730570000006035414162367035416000 D[AMEM-ABS ECC-TEMP1] MASK[LEFT] DEST[ALU1 Q] TNRM $
29 1877 ;Get status bits, including ECC syndrome.
29 1878 11151 01063157000000605404554365671416000 D[MA] MASK[18.] ALU[ALU1 DORQ] DEST[AMEM-ABS ECC-NXMD1] $
29 1879 ;Put failing address in right half
29 1880 11152 01073117000000001416162225435456000 PUSHJ[ECCPMA] TNRM $
29 1881 ;GET PMA IN ALU1 Q
29 1882 11153 01023157000000607416154365431416000 ALU[ALU1 Q] DEST[AMEM-ABS ECC-NXMD2] $
29 1883 ;PUT IN PLACE FAILING PHYS ADR
29 1884 11154 010730570000006055414162364625416000 D[PC-FLAGS] MASK[LEFT] DEST[ALU1 Q] T350 $
29 1885 11155 01063157000000611404554365631416000 D[PC] MASK[18.] ALU[ALU1 DORQ] DEST[AMEM-ABS ECC-NXMDPC] $
29 1886 ;ENTER FLAGS,,PC
29 1887 .REPEAT WAITS (
29 1888 D[AMEM-ABS APR-STATUS] MASK[3.] DEST[AR] $
29 1889 ;Get APR PI channel
29 1890 D[AR] COND[-0BUS=0] JUMPI[PIGEN] C550 $
29 1891 ;Abort instruction and take APR trap if enabled.
29 1892 Instruction
29 1893 ;can't be restarted anyway.
29 1894
29 1895 ];[
29 1896 D[AMEM-ABS APR-STATUS] MASK[3.] DEST[AR] $

```

29m1885  
29 1885  
29 1886 11160 01073117000022203416162025431456000  
29 1887  
29 1887  
29 1888  
29 1888  
29 1889  
29 1890  
29 1891  
29 1891  
29 1892  
29 1893  
29 1894

:can't be restarted anyway.  
J.REPEAT WAITS  
JUMP[ECCXIT] \$  
MACHINE! :LET PROCESS FIELD THIS PANIC INTERRUPT, DON'T STOP  
MACHINE! :NOTE THAT THE INT WON'T HAPPEN ON END-OF-INSTRUCTION AS  
MACHINE! :IT SHOULD (WILL HAPPEN AT NEXT 60HZ TICK IN APRCHK) SO  
MACHINE! :PROCEEDING IS DEFINITELY WRONG BUT WE HAVE TO FOR  
MACHINE! :MEMORY SIZING TO WORK. ACCEPT THAT NXM INT WILL COME  
MACHINE! :# OF INSTRS AFTER THE OFFENDING INSTR.

```

30 1895
30 1896 11161 01073357000306055416004774535416000 ECCFX: MU-POP D(JMEM) DEST(ALU1 AC2) TNRM $
30 1897 ;Flush trap loc. from stack to expose loc. of fixup routine.
30 1898 11162 01073357000006055415002375675416000 D(MA) DEST(ALU1 AC1) TNRM $
30 1899 ;Save original MA.
30 1900 11163 01073057000006055415162764521416000 D(JMEM) DEST(ALU1 Q) C500 $
30 1901 11164 01023157000000001416000725411456000 ALU(ALU1 Q) LONG DDISP $
30 1902 ;Call the loser's fixup routine. It will go to either
30 1902 ECC-PROCEED
30 1903 ; or ECC-RET after loading MA with the failing address.
30 1904 ;This keeps the fixup routine adr on the stack!
30 1905 ECC-PROCEED:
30 1906 11165 01043157000200001416004033121457000 D(AC2) ALU(ALU1 A) DEST(JMEM) MU-PUSH C550 JUMP(ECCFX1) $
30 1907 ;A fix-up routine JUMP's here if it doesn't need to be returned
30 1908 to...
30 1909 11166 01073057000306055416162764535416000 ; recover the trap loc. so we can return there instead.
30 1910 ECC-RET:MU-POP D(JMEM) DEST(ALU1 Q) TNRM $
30 1911 ;A fix-up routine PUSHJ's to here if it needs to be returned
30 1912 to.
30 1913 11167 01060157000206054000204365575417000 D(CONST 1) ROT(MUA-ROT) ALU(ALU1 Q+D) DEST(JMEM) MU-PUSH TNRM $
30 1914 ;Compensate for the decrementing of return address by ECCUTP.
30 1915 ECCFX1: D(CONST 1) ROT(35. - 14.) DEST(AR) TNRM JUMP(ECCFX2) $
30 1916 ;Fake a TRAP-ENTER code indicating that trap was from a data
30 1917 fetch.

```

```

31 1918
31 1919
31 1920
31 1921
31 1922
31 1923 11171 01073100600000031076162367035416000
31 1924
31 1924
31 1925 11172 01073057000006055410162465675416000
31 1926
31 1927 11173 010731170000006037416154365435416000
31 1928
31 1929
31 1930 11174 01073057000006077600162365535416000
31 1931
31 1932 11175 01072117000006055400000365551417000
31 1933
31 1934
31 1935 11176 01064057000006055416162364151416000
31 1936
31 1937 11177 01073137000000000716162224151456000
31 1938
31 1939 11200 01063057000006054476162365475516000
31 1940
31 1941 11201 01073137000000001016162224151456000
31 1942
31 1943 11202 01063057000006054436162365475516000
31 1944
31 1945 11203 010731370000006037416162367035416000
31 1946
31 1947 11204 01063057000006055402362425675416000
31 1948
31 1949
31 1950
31 1951
31 1952
31 1953 11205 01073117000006055400150365575416000
31 1954 11206 01073100600006055416162425421416000
31 1955 11207 01073137000006054036162365435416000
31 1956 11210 01170117000022415416150025475556000

;GET PMA IN ALU1 Q
;READ MAP WORD IF MAP ON, USE MA IF NOT

ECCPMA: D[MEM-ABS APR-MODE] ROT[35.] COND[SIgnOFF] TNRM $
;TEST MAP ON BIT (DOES NOT ACCOUNT FOR MAP-DISABLE
THOUGH)
D[MA] MASK[32.] DEST[ALU1 Q] POPJLc TNRM $
;LOAD ALU1 Q WITH MA INCASE MAP OFF, POPJ IF MAP OFF
D[AR] DEST[MEM-ABS ECC-TEMP2] TNRM $
;SAVE AR FOR A WHILE
;SO CAN USE AR AND HOLD AS SCRATCH
D[LIT 000030377000] DEST[ALU1 Q] TNRM $
;MASK FOR BITS 13,14 AND 19:26
ALU[-1] DEST[EObUS-NULL] LONG $
;change up MC's Local Eobus to all 1's
;??? IS THIS NECESSARY???
D[MAP-MA] ALU[ALU1 D&Q] DEST[Q] LONG $
;GET THOSE BITS FROM MAP-MA INTO ALU1 Q
D[MAP-MA] ROT[28.] DEST[AR] PUSHJ[DECODE] LONG $
;DECODE BITS 28:31
D[MEM] ROT[35. - 16.] ALU[ALU1 DORQ] DEST[Q] TNRM $
;CONTRIBUTE BITS 15 AND 16 OF PHYS ADR
D[MAP-MA] ROT[32.] DEST[AR] PUSHJ[DECODE] LONG $
;DECODE BITS 32:35
D[MEM] ROT[35. - 18.] ALU[ALU1 DORQ] DEST[Q] TNRM $
;CONTRIBUTE BITS 17 AND 18 OF PHYS ADR
D[MEM-ABS ECC-TEMP2] DEST[AR] TNRM $
;RESTORE AR
D[MA] MASK[9.] ALU[ALU1 DORQ] DEST[Q] POPJ TNRM $
;ADD LOW ORDER 9 BITS FROM MA (WORD INDEX INTO PAGE)
;PMA IN ALU1 Q

;ACCEPTS 4 CODED LEFT JUSTIFIED BITS IN AR AND RETURNS 2 BIT # IN HOLD

DECODE: D[CONST 0] DEST[HOLD] TNRM $
DECODE1: D[AR] COND[SIgnOFF] POPJ C550 $
D[AR] ROT[1.] DEST[AR] TNRM $
D[MEM] ALU[D+1] DEST[HOLD] JUMP[DECODE1] TNRM $

```

SLOE March 23, 1984 21:02:03 file DSK:F41AX.SLO -- of -- F41NNF

01 0061  
01 0062

.insert F4BASE

```

01 0001                                     ;; MAIN F4 MICROCODE -- FIRST PART
01 0002
01 0003
01 0004      4050      NORMAL = 4050      ;Beginning of ordinary code
01 0005
01 0006
01 0007                                     ;FROM 0 TO 37, EVEN LOCS ARE TRAP0, ODD ARE TRAP1
01 0008
01 0009
01m0010
01 0010 00000 54073117000006055416162325420416000
01 0011                                     ;SKIPS which skip come here. Fetch and dispatch on next instr.
01 0011
01 0012 00001 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0013 00002 71073117000000001416162065611456000      D[PC] DEST[MA] C150 JUMPLC[JMPFAIL] $
01 0014                                     ;Failing JUMPs come here. Get address of instr. after the JUMP.
01 0014
01 0015 00003 6107211700000000141616065631456000      D[PC] ALU[D-1] DEST[PC] NORM JUMPLC[IOINT] $
01 0016                                     ;Fbus interrupts trap here (on EOI+1 cycles)
01 0017 00004 01073117000000001416162065431456000      ;04 JUMPLC[IO-TO-AC] $ ;IDISP with PC<20 ;TRAM 04
01 0017
01 0018 00005 010731170000021215416162265431456000      PUSHJLC[MAPTRP] $ ;MAP FAULT
01 0019 00006 6107211700000000141616065631456000      D[PC] ALU[D-1] DEST[PC] JUMPLC[IO-TO-AC] $ ;POPJ into an AC
01 0019
01 0020 00007 01073117000000001416162065431456000      JUMPLC[IMPURITY] $ ;Impure thoughts trap to here.
01 0021
01 0022 00010 01073117000000001416162065431456000      ;10 JUMPLC[PDL-TRAP] $ ;PDL0V detected at EOI ;TRAM 10
01 0022
01 0023 00011 01073117000000001416162065431456000      JUMPLC[PCTRAP] $ ;Some PC-FLAG trap bit set.
01 0024 00012 6102311700000000141616065431456000      ALU[Q] DEST[IR-ALL] JUMPLC[JIRST0] $ ;JIRST with non-zero AC
01 0024                                     field
01 0025 00013 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0026
01 0027 00014 01073117000000031416162065431456000      ;14 JUMPLC[.] $ ;TRAM 14
01 0027
01 0028 00015 010731170000022125416162265431456000      PUSHJLC[ECCTRP] $ ;Main memory ECC errors...
01 0029 00016 01073117000000035416162065431456000      JUMPLC[.] $
01 0030 00017 6107211700000000141616065631456000      D[PC] ALU[D-1] DEST[PC] NORM JUMPLC[IOINT] $
01 0031                                     ;Fbus interrupts trap here (on EOI+1 cycles)
01 0032 00020 01073117000000041416162065431456000      ;20 JUMPLC[.] $
01 0033 00021 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0034 00022 01073117000000045416162065431456000      JUMPLC[.] $
01 0035 00023 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0036
01 0037 00024 01073117000000051416162065431456000      ;24 JUMPLC[.] $
01 0038 00025 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0039 00026 0107311700000005416162065431456000      JUMPLC[.] $
01 0040 00027 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0041
01 0042                                     ;30 D[IR] MASK[18.] ALU[D+XR] DEST[MA IR-ADR] IDISP-RQ ID-HOLD-PC[1]
01 0042
01 0043 00030 75050117000014003404544311765416000      ID-IDX-CY[1] ID-IDX-EMB[0] ID-FROM-OBUS ID-EOI[0]
01 0043      ID-PRINCIPLE[0] $
01 0044                                     ;INDEXING TRAPS HERE.
01 0044
01 0045
01 0046 00031 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0047
01 0048                                     D[IR] MASK[18.] ALU[D+XR] DEST[MA IR-ADR] IDISP-RQ ID-HOLD-PC[1]
01 0048
01 0049 00032 75050117000014003404544311765416000      ID-IDX-CY[1] ID-IDX-EMB[0] ID-FROM-OBUS ID-EOI[0]
01 0049      ID-PRINCIPLE[0] $
01 0050                                     ;INDEXING TRAPS HERE.
01 0050
01 0051
01 0052 00033 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0053
01 0054 00034 01033117000000001416150045431256000      ;34 DFRQ ALU[MEMAC] DEST[HOLD] JUMPLC[INDIR1] $
01 0055                                     ;Indirect trap.
01 0056 00035 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0057 00036 01033117000000001416150045431256000      DFRQ ALU[MEMAC] DEST[HOLD] JUMPLC[INDIR1] $
01 0058                                     ;Indirect trap.
01 0059 00037 01073117000000001416162265431456000      PUSHJLC[TRAP1X] $
01 0060
01 0061
01m0062
01 0062
01 0063
01 0064
01 0065 04050 75073137000006003416142325451516000      INDIR1: D[MEM] DEST[AR MA IR-23] LONG
01 0065      IDISP-RQ ID-HOLD-PC[1] ID-FROM-OBUS ID-EOI[0] ID-PRINCIPLE[0]
01 0066      $
01 0066                                     ;Dispatch after fetching indirect pointer.
01 0067
01 0068
01 0069
01 0070 04051 01073137000000001404562025571456000      TRAP1X: ;Unimplemented TRAPs come here and halt.
01 0071      D[CONST 22] DEST[AR] JUMP[HILTLOC] $
01 0072
01m0072
01 0072
01 0073
01 0074 04052 55073117000006455416162325421216000      .even
01 0075      I: \ 2 + .
01 0075      JMPFAIL: ;Failing jumps come here.
01 0076      MA-NEDI $
01 0076      ;END-OF-INST. DISPATCH, except get instr. with DF instead of IF.
01 0077
01 0078

```





```

02 0178 11230 61072117004100001416146025631456000 PCTRPX: CLR-PC-TRAP-FLAGS D(PC) ALU(D-1) DEST(PC) JUMP(MAIN) $
02 0179 ;Return to execution of trapped instr.
02 0180 11231 71072112200022461404562025621456000 PC<20: D(PC) MASK(18.) ALU(D-1) DEST(MA) C550 COND(-EA<20) JUMP(PCTRPX) $
02 0180 ;
02 0181 ;PC was <20 at end of previous instr. Is it still ?
02 0182 11232 01033110400000001416150005421456000 ALU(MEMAC) DEST(HOLD) C550 COND(INTRPT) JUMP(PC<20) $
02 0183 ;PC is still <20. Get contents of appropriate AC, check
02 0183 interrupts.
02 0184 ;REPEAT 1 - WAITS [ ;Some sort of bugtrap???
02 0185 D(LIT 251) DEST(Q) $
02 0186 D(MEM) ROT(9.) MASK(9.) ALU(D*Q) COND(-ZERO) JUMP(. + 2) $
02 0187 CONT $
02 0188 ];REPEAT 1 - WAITS
02 0189 11233 54073117000006047416162325425416000 XCT-IDISP $
02 0190 ;Execute the instr we just fetched from the AC.
02 0191 11234 54065117000006056620242325565417000 PC<20: D(CONST 1) ROT(35. - 10.) ALU(-D&Q) DEST(PC-FLAGS) PC-HOLD-EOI $
02 0191 ;An interrupt is waiting, so let it happen. When it is
02 0192 dismissed,
02 0193 ; we will detect PC<20 again at MAIN.
02 0194 11235 61072117000020163416146225631456000 AROV: D(PC) ALU(D-1) DEST(PC) PUSHJ(APRCII) $
02 0195 ;Overflow trap. Adjust PC, get APR status bits.
02 0196 ;REPEAT WAITS [
02 0197 ;;Infamous core clobbering bug - a bug trap for something else. May it
02 0198 ;;rest in peace!!!
02 0199 ;; MAP-DISABLE D(PC) MASK(18.) DEST(Q) $
02 0200 ;; ;Turn off map so we can store safely into EXEC
02 0201 ;; D(LIT 123) DEST(MA) $
02 0202 ;; ;Where we'll store the losing PC
02 0203 ;; D(PC-FLAGS) MASK(LEFT) ALU(DORQ) DEST(MEMSTO) T350 $
02 0204 ;; ;Combine flags and PC, then store into abs. 123
02 0205 ;; MAP-ENABLE $
02m0206 ];[
02m0206 ;;Infamous core clobbering bug - a bug trap for something else. May it
02m0206 ;;rest in peace!!!
02m0206 ;; MAP-DISABLE D(PC) MASK(18.) DEST(Q) $
02m0206 ;; ;Turn off map so we can store safely into EXEC
02m0206 ;; D(LIT 123) DEST(MA) $
02m0206 ;; ;Where we'll store the losing PC
02m0206 ;; D(PC-FLAGS) MASK(LEFT) ALU(DORQ) DEST(MEMSTO) T350 $
02m0206 ;; ;Combine flags and PC, then store into abs. 123
02m0206 ;; MAP-ENABLE $
02 0206 ];REPEAT WAITS
02 0207 ;REPEAT FZAROV [
02 0208 D(AMEM-ABS APR-MODE) DEST(Q) $
02 0209 ; Fetch old APR state
02 0210 D(CONST 20) ALU(-D&Q) DEST(AR) $
02 0211 ; Turn off arithmetic interrupts
02 0212 CLR-AROV-TRAP-FLAG PUSHJ(SETMODE) $
02 0213 ; Set new mode
02 0214 D(APRSTS) MASK(3) DEST(Q AR) COND(-OBUS=0) JUMP(PIGEN) C550 $
02 0215 ;Generate a PI on the APR's channel.
02m0216 ];[
02m0216 D(AMEM-ABS APR-MODE) DEST(Q) $
02m0216 ; Fetch old APR state
02m0216 D(CONST 20) ALU(-D&Q) DEST(AR) $
02m0216 ; Turn off arithmetic interrupts
02m0216 CLR-AROV-TRAP-FLAG PUSHJ(SETMODE) $
02m0216 ; Set new mode
02m0216 D(APRSTS) MASK(3) DEST(Q AR) COND(-OBUS=0) JUMP(PIGEN) C550 $
02m0216 ;Generate a PI on the APR's channel.
02 0216 ];REPEAT FZAROV
02 0217 ;REPEAT 1 - FZAROV [
02 0218 D(AR) MASK(3) DEST(Q AR) COND(-OBUS=0) JUMP(PIGEN) C550 $
02 0219 ;Generate a PI on the APR's channel.
02 0220 ];REPEAT 1 - FZAROV
02 0221 11242 01073117000000001416162025431456000 JUMP(MAIN) $
02 0222 ;Otherwise, main. (This might be a good place for a bugtrap if
02 0222 ;a system is presumed to always have these things enabled.)
02 0223
02 0224
02 0225

```

```

03 0226
03 0227
03 0228
03 0229
03 0230 11243 01073137000022423411162025571456000
03 0231
03 0232
03 0233
03 0234 11244 01024117000006055416006365431417000
03 0235 11245 01024117000006055416012365431417000
03 0236
03 0237 11246 01024117000006055416042365431417000
03 0238
03 0239 11247 01024117000006055416072365431417000
03 0240
03 0241 11250 01073117000006054040624365571417000
03 0242
03 0243
03 0244 11251 01070117004706055416162365431416000
03 0245
03 0246 11252 01024017004006055416046365431417000
03 0247
03 0248 11253 01073117001006054007600365571417000
03 0249
03 0249
03 0250 11254 0107311700000002250700365531416000
03 0251 11255 01120007004022531416046025431457000
03 0252
03 0253 11256 01024117004020237416046225431457000
03 0254
03 0255 11257 01073117004022077400246225571457000
03 0256
03 0257
03 0258 11260 01024137000000001416162225431456000
03 0259
03 0260
03 0261
03 0262
03 0263
03 0264
03 0265
03 0266
03 0267
03m0267 11261 7107311700000000140536224731456000
03m0267
03 0267
03 0268 11262 03073117000006055416156365471316000
03 0269 11263 7107210600022545405762025671456000
03 0270
03 0271 11264 01073137000000001402162225571456000
03 0272
03 0273
03 0274
03 0275
03 0276 11265 0102411700000603416154365431416000
03 0277 11266 0102411700000605416154365431416000
03 0278 11267 0102411700000607416154365431416000
03 0279 11270 0102411700000611416154365431416000
03 0280 11271 0102411700000613416154365431416000
03 0281 11272 0102411700000615416154365431416000
03 0282 11273 0102411700000617416154365431416000
03 0283 11274 0102411700000621416154365431416000
03 0284 11275 0102411700000623416154365431416000
03 0285 11276 0102411700000625416154365431416000
03 0286 11277 0102411700000627416154365431416000
03 0287 11300 0102411700000631416154365431416000
03 0288
03 0289
03 0290 11301 01073117000000001416162225431456000
03 0291
03 0292
03 0293
03m0294
03m0294
03m0294 11302 0107311700400000140162225571457000
03 0294
03 0295
03m0296
03m0296
03m0296 11303 01073117004000001401246225571457000
03 0296
03 0297
03m0298
03m0298
03m0298 11304 01073117004000001401646225571457000
03 0298
03 0299
03m0300
03m0300
03m0300 11305 01073117004000001402046225571457000
03 0300
03 0301
03 0302
03 0303
03 0304
03m0305
03m0305
03m0305 11306 01073117004000001404046225571457000
03 0306
03 0307
03m0307
03m0307 11307 01073117004000001403046225571457000
03 0307
03 0308
03 0309
03 0310
03 0311
03m0312
03m0312 11310 01073117004000001403246225571457000
03 0312

```

```

:Ordinary code starts here
ILLINT: D(CONST 44) DEST[AR] JUMP[HLTLOC] $
:Come here if unknown device requests an interrupt.
RESET: ALU[0] DEST[MEM-P] $
ALU[0] DEST[MEM-P] $
:RESET POL PTRS
ALU[0] DEST[PC-FLAGS] $
:SET EXEC
ALU[0] DEST[MERGE] $
:Select 18-bit addressing.
D(CONST 3) ROT[IDR-ROT] DEST[IDISP-REG] $
:SET IDISP BASE ADR
SPEC[BUS-RESET] $
:Reset all I/O hardware
ALU[0] CLR-DEV-FROM-INTR DEST[DEV-ADR 0] $
:SELECT APR DEVICE
D(CONST 31.) ROT[LLDAD-ROT] LLOAD $
:Init. the interrupt dispatch addresses of all devices to
ILLEGAL.
RESET1: D[ILIT ILLINT] DEST[D%MEM0] NORM $
ALU[0+1] DEST[Q DEV-ADR] LOOP[RESET1] $
:Set all device interrupt dispatches to be illegal.
ALU[0] DEST[DEV-ADR] PUSHJ[APRST] $
:Init. device APR stuff.
D(CONST 1) DEST[DEV-ADR] PUSHJ[MAPRST] NORM $
:Init MAP device
ALU[0] DEST[AR] PUSHJ[SETHODE] $
:Disable ECC traps...
.REPEAT 1 - WAITS [
D[MASK 20.] DEST[MA] PUSHJ[MEMADR-23BIT-ABS] $
:Sweep lower part of memory to repair ECC errors...
];.REPEAT 1 - WAITS
.REPEAT WAITS [
D[MASK 21.] DEST[MA] PUSHJ[MEMADR-23BIT-ABS] $
:Sweep both parts of memory to repair ECC errors...
];[
D[MASK 21.] DEST[MA] PUSHJ[MEMADR-23BIT-ABS] $
:Sweep both parts of memory to repair ECC errors...
].REPEAT WAITS
RSTCCL: DF/WI D[MEM] DEST[MEMST0] $
D[MA] MASK[23.] ALU[D-1] DEST[MA] COND[SIGNOFF] JUMP[RSTCCL] $
D(CONST 10) DEST[AR] PUSHJ[SETHODE] NORM $
:Disable map, ECC off, EXT0 ADR off,enable traps
:RESET ECC LOGGING AMEM
ALU[0] DEST[MEM-ABS ECC-NXMCNT] NORM $
ALU[0] DEST[MEM-ABS ECC-NXMD1] NORM $
ALU[0] DEST[MEM-ABS ECC-NXMD2] NORM $
ALU[0] DEST[MEM-ABS ECC-NXMP] NORM $
ALU[0] DEST[MEM-ABS ECC-HRDCNT] NORM $
ALU[0] DEST[MEM-ABS ECC-HRDD1] NORM $
ALU[0] DEST[MEM-ABS ECC-HRDD2] NORM $
ALU[0] DEST[MEM-ABS ECC-HRDC] NORM $
ALU[0] DEST[MEM-ABS ECC-SFTCNT] NORM $
ALU[0] DEST[MEM-ABS ECC-SFTD1] NORM $
ALU[0] DEST[MEM-ABS ECC-SFTD2] NORM $
ALU[0] DEST[MEM-ABS ECC-SFTPC] NORM $
PUSHJ[MEMADR-18BIT] $
.repeat CTY [
D(CONST 4) DEST[DEV-ADR] PUSHJ[CTYRST] NORM $
]
[
D(CONST 4) DEST[DEV-ADR] PUSHJ[CTYRST] NORM $
] .repeat TIMER [
D(CONST 5) DEST[DEV-ADR] PUSHJ[TIMRST] NORM $
]
[
D(CONST 5) DEST[DEV-ADR] PUSHJ[TIPRST] NORM $
] .repeat TAPE [
D(CONST 7) DEST[DEV-ADR] PUSHJ[TAPRST] NORM $
]
[
D(CONST 7) DEST[DEV-ADR] PUSHJ[TAPRST] NORM $
] .repeat DSK [
D(CONST 10) DEST[DEV-ADR] PUSHJ[DSKRST] NORM $
]
[
D(CONST 10) DEST[DEV-ADR] PUSHJ[DSKRST] NORM $
] .repeat DLS [ ; 9 JAN 80 80
D(CONST DLSDEV) DEST[DEV-ADR] PUSHJ[DLSRST] NORM $
]
.repeat DCA [ ; 29 JAN 81 TVR
D(CONST DCA-UDEV) DEST[DEV-ADR] PUSHJ[DCARST] NORM $
]
[ ; 29 JAN 81 TVR
D(CONST DCA-UDEV) DEST[DEV-ADR] PUSHJ[DCARST] NORM $
] .repeat VC [ ; 24 AUG 80 80
D(CONST VCDEV) DEST[DEV-ADR] PUSHJ[VCRST] NORM $
]
[ ; 24 AUG 80 80
D(CONST VCDEV) DEST[DEV-ADR] PUSHJ[VCRST] NORM $
] .repeat IMP [ ; 23JAN80 MLB
D(CONST 16) DEST[DEV-ADR] PUSHJ[IMPRST] NORM $
]
.repeat LPT [
D(CONST LPT-UDEV) DEST[DEV-ADR] PUSHJ[LPTRST] NORM $
];[
D(CONST LPT-UDEV) DEST[DEV-ADR] PUSHJ[LPTRST] NORM $
];PT

```

```

03m0317
03m0317
03m0317 11311 01073117004000001406046225571457000
03m0317 11312 01073117004000001406046225571457000
03m0317 11313 01073117004000001406046225571457000
03 0317
03 0318 11314 01073117004000001401446225571457000
03 0319 11315 01073117004000001401446225571457000
03 0320 11316 01073117004000001402446225571457000
03 0321
03 0322
03 0323
03 0324
03 0325 11317 01073117000020535416162225431456000
03 0326
03 0327
03 0328 11320 01073137000022423400362025571456000
03 0329
03 0330
03 0331
03 0332 11321 01073117000022643416162025431456000
03 0333
03 0334 11322 10023117000006055416156365431416000
03 0335
03 0336 11323 01073117000006055416162365431416000
03 0337
03 0338 11324 03066100000000001416162025471356000
03 0339
03 0340 11325 00073117000522643416162025431456000
03 0341
03 0342 11326 01073117000022655416162025431456000
03 0343
03 0344 11327 01073117000022655416162025431456000
03 0345
03 0346
03 0347 11330 55073117000006045416162325425216000
03 0348
03 0349
03 0350
03 0351
03 0352
03 0353
03 0354
03 0355
03 0356
03 0357
03 0358
03m0359
03m0359
03 0360
03 0361 11332 54073117000006055416162325425416000
03 0362 11333 54073317000006055416162305425436000
03 0363
03m0364
03m0364
03 0365
03 0366 11334 54073117050006055416162325425516000
03 0367 11335 54073317050006055416162305425536000
03 0368
03 0369
03 0370 11336 01073117000006055416162365431416000
03 0371 11337 54073117000006055416162325420416000
03 0372
03 0373
03 0374 11340 54073317000006055416162325425416000
03 0375
03 0376
03 0377
03 0378 11341 54073117000006055416016325425416000
03 0379
03 0380
03 0381
03 0382
03m0383
03m0383
03 0384 11342 01073117000022665416156025430456000
03 0385
03 0386 11343 54073317000006055416162305420436000
03 0387
03 0388
03 0389
03 0390 11344 71073117001400001416162225631456000
03 0391
03 0391
03 0392 11345 55073111200007655416162325421216000
03 0393
03 0394
03 0395
03 0396
03 0397
03 0397
03 0398
03 0399
03 0400 11346 01073137000000031416162367031416000
03 0401
03 0402
03 0403 11347 010731170000060554016022365411417000
03 0404
03 0405 11350 01073117001400031416154365431416000
03 0406
03 0406
03 0407 11351 0107310040000001076162025421456000
03 0408
03 0409 11352 01024117000006055416062365431417000
03 0410
03 0411 11353 01024117000006055416060425431417000
03 0412
03 0413 11354 01073117000000076416062367031417000
03 0414

```

```

)
;Mar80 TVR
D(CONST 30) DEST(DEV-ADR) PUSHJ(IPANRST) NORM $
D(CONST 30) DEST(DEV-ADR) PUSHJ(IGNRST) NORM $
D(CONST 30) DEST(DEV-ADR) PUSHJ(ASRST) NORM $
)
D(CONST 6) DEST(DEV-ADR) PUSHJ(CLKSRST) NORM $
D(CONST 6) DEST(DEV-ADR) PUSHJ(TYMRST) NORM $
D(CONST FNTDEV) DEST(DEV-ADR) PUSHJ(FNTRST) NORM $
;**** Why two calls to DLSRST??? TVR/Jun82
.repeat DLS [
D(CONST DLSDEV) DEST(DEV-ADR) PUSHJ(DLSRST) $
]
PUSHJ(PI-RESET) $

D(CONST 1) DEST(AR) JUMP(HLTLOC) $

;Here is the service code for main memory loading by the CC.
MLWAIT: JUMP(.) $
;wait for console computer to 'mail' a "DILIT" DEST(Q)
MLWRT: ALU(Q) DEST(MEMSTO) SEL-PC LD-MA $
;store the new data.
CONT $
;prepare to fetch it (need adrs in MA in case we wait)
DF/WT D(MEM) ALU(D#Q) COND(-OBUS=0) JUMP(MLERR) $
;Stored ok?
SPEC(PC+1) JUMP(MLWAIT) $
;yes, do some more
MLERR: JUMP(.) $
;No, lose big.
JUMP(. - 1) $
;Persist even if CC loads MI.

MSTR1: DFRQ IDISP-RQ SEL-MA LD-MA ID-EOI(0) $
;Fetch and dispatch on first inst.

;*****
;
; COMMON EXIT POINTS FOR INSTRS. WHICH END WITH A STORE TO MEMORY
;
;*****

.pair
[. \ Z + .
]SEOI:
MEMST: EOI $
D(AR) DEST(MEMAC) EOI $
;Here to finish a store and proceed.

.pair
[. \ Z + .
]FIX-SEOI:
TRP-CTL(TRAP-FIX RE-XCT) EOI $
TRP-CTL(TRAP-FIX RE-XCT) D(AR) DEST(MEMAC) EOI $
;Here to finish a store and proceed, but call a fixup routine
;if the store fails.
SNEOI: CONT $
NEOI $

ASEOI:
MEMSTA: D(AR) DEST(AC) EOI $
;Here to finish a store and also store result in AC.
CASEOI:
MEMSTCA:
D(AR) COND-AC-STO EOI $
;Here to store a store and conditionally store result in AC.

;Here to store AR into loc. indicated by MA and go on to next instr.
;Get here by ... DEST(AR) MA<20 LBJUMP(SXEOI) $
.pair
[. \ Z + .
]SXEOI: IFRQ D(AR) DEST(MEMSTO) NORM JUMP(SEOI) $
;MA addressed real mem.
MACSTO: D(AR) DEST(MEMAC) NEOI $
;MA addresses an AC.

MAIN: ;Come here to resume execution of macro-code at (PC).
REENABLE-TRAP1 D(PC) DEST(MA) PUSHJ(MEMADR-18BIT) $
;Let traps happen again, put PC where we can use it, sel. 18-bit
adrs
COND(-MA<20) ABORT-ADR-04 ID-COND(1) MA-NEOI $
;Fetch instr. and dispatch.
;Trap to loc 04 if dispatching into AC's.

;Come here to update the AMEM copy of CPU-MODE reg. (data in AR)
;and CPU-MODE itself. All changers of CPU-MODE should call this routine.

SET-CONTEXT: ;Special entry for updating context registers only.
D(AMEM-ABS APR-MODE) DEST(AR) $
;Set mode to current value...
SETMODE: ;Normal entry.
D(AR) ROT(CPU-MODE-ROT) DEST(CPU-MODE) CYLEN(EOBUS) $
;Set the CPU MODE register.
REENABLE-TRAP1 D(AR) DEST(AMEM-ABS APR-MODE) NORM $
;Update software copy, enable traps if that mode bit is
now on.
D(AR) ROT(35.) C550 COND(SIGNON) JUMP(SETMD1) $
;Jump if map is now on.
ALU(0) DEST(USER-CTXT) NORM $
;Map is off. Set BOTH context registers to 0, in order
ALU(0) DEST(EXEC-CTXT) NORM POPJ $
;to cause memory references to be to the bottom 256k
only.
SETMD1: D(AMEM-ABS MAP-UCTXT) ROT(35. - 19.) DEST(USER-CTXT) NORM $
;Map is now on. Set up the context registers.

```

SLOE March 23, 1984 21:02:34 file DSK:F4BASE.SLO -- of -- F41NWF

03 0420 11357 01024117001222735416072025431457000  
03 0421  
03 0422  
03 0423 11360 01072117001322735400072025571457000  
03 0424

ALU[0] DEST[MERGE] MAP-ENABLE JUMP[CPOPJ] \$

MEMADR-23BIT-ABS: :Enter 23-bit absolute address mode.

ALU[-1] DEST[MERGE] MAP-DISABLE JUMP[CPOPJ] \$

SLOE March 23, 1984 21:02:34 file DSK:F41AX.SLO -- of -- F41NNF

01 0062  
01 0063  
01 0064

;;; F4BASE.SLO contains the stuff needed by everybody....

.insert F4INST

```

01 0001
01m0002          .use(NORMAL)
01m0002          [ xlist
01 0003            list ]
01 0004
01 0005          ;; UUDs and unassigned opcodes
01 0006
01 0007          .define ILLOP [n] [.repeat n [
01 0008            JUMP[IITRAP] $
01 0009            JUMP[IITRAP] $
01 0010            ]]
01 0011
01 0012
01 0013          .define NO-OP [n] [.repeat n [
01 0014            NEOI $
01 0015            NEOI $
01 0016            ]]
01 0017
01 0018
01 0019          ; 0 is unassigned
01m0020          .opcode(000)
01m0020          [xlist
01m0021            list ] ILLOP [1]
01m0021          [.repeat 1 [
01m0021            JUMP[IITRAP] $
01m0021            JUMP[IITRAP] $
01m0021          ]][
01m0021 05000 01073117000010117416162025431456000 JUMP[IITRAP] $
01m0021 05001 01073117000010117416162025431456000 JUMP[IITRAP] $
01 0022          ]
01 0023          ; LUUD dispatch (codes 001-0037)
01 0024          .repeat 37 [
01 0025            JUMP[LUUD] $
01 0026            JUMP[LUUD] $
01 0027          ]
01 0028          [
01 0029 05002 01073117000000001416162025431456000 JUMP[LUUD] $
01 0030 05003 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05004 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05005 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05006 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05007 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05010 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05011 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05012 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05013 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05014 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05015 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05016 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05017 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05020 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05021 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05022 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05023 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05024 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05025 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05026 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05027 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05030 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05031 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05032 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05033 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05034 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05035 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05036 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05037 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05040 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05041 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05042 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05043 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05044 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05045 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05046 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05047 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05050 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05051 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05052 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05053 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05054 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05055 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05056 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05057 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05060 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05061 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027          ][
01m0027 05062 01073117000000001416162025431456000 JUMP[LUUD] $
01m0027 05063 01073117000000001416162025431456000 JUMP[LUUD] $

```





```

01m0033 06176 01073117000000001416162025431456000      JUMP[MLUO] $
01m0033 06177 01073117000000001416162025431456000      JUMP[MLUO] $
01 0033
01 0034
01 0035
01m0036
01 0036
01 0037 06216 010731170000000016012025771457000
01 0038
01 0039 06217 010731170000000016012025771457000
01m0040
01m0040
01m0040
01 0041
01 0042
01 0043
01m0044
01m0044 04053 01073112400000001416162225431456000
01 0044
01 0045 04054 54073317000006055416162327420416000
01 0046
01 0047
01 0048
01m0049
01m0049
01 0050
01m0051
01m0051
01m0051
01m0051
01m0051 06220 01073117000010117416162025431456000
01m0051 06221 01073117000010117416162025431456000
01m0051
01m0051 06222 01073117000010117416162025431456000
01m0051 06223 01073117000010117416162025431456000
01m0051
01m0051 06224 01073117000010117416162025431456000
01m0051 06225 01073117000010117416162025431456000
01m0051
01m0051 06226 01073117000010117416162025431456000
01m0051 06227 01073117000010117416162025431456000
01 0052
01 0053
01 0054
01 0055
01 0056
01 0056
01 0057
01 0058
01 0059
01m0060
01m0060 06230 01073117000010117416162025431456000
01m0060 06231 01073117000010117416162025431456000
01m0060
01m0060 06232 01073117000010117416162025431456000
01m0060 06233 01073117000010117416162025431456000
01m0060
01m0060 06234 01073117000010117416162025431456000
01m0060 06235 01073117000010117416162025431456000
01m0060
01m0060 06236 01073117000010117416162025431456000
01m0060 06237 01073117000010117416162025431456000
01 0057
01 0058
01 0059
01 0060
01 0061
01 0062
01 0063
01 0064
01 0065
01 0066
01 0067
01 0068
01 0069
01 0070
01 0071
01 0072
01 0072
01 0073
01 0074
01 0075
01 0076
01 0077
01 0078
01 0079
01 0080
01 0081
01 0082
01 0083 06240 13073317000000001416162025471356000
01 0084 06241 11043317000000001416162001431456000
01 0085
01 0086 06242 13073317000000001416162025471356000
01 0087 06243 11033137000000001416162005431456000
01 0088
01m0089
01m0089
01m0089
01 0090 04055 56073317000006055416162315460316000
01 0090
01 0091 04056 01033017000006055416162345437416000
01 0092 04057 54023317000006055416162315420416000
01 0093
01 0094 04060 03171303000000001416162115461356000
01 0094
01 0095 04061 01132003000000001416162105421456000
01 0096
01m0097

```

```

]
: Other unassigned opcodes

.opcode[107] [xlist
list ]
:RDAMEM
DIIR] ROT[ANEM-P-ROT] DEST[ANEM-P] NORM JUMP[RDAMEM] $
:Get eff. addr. to use as ANEM addr.
DIIR] ROT[ANEM-P-ROT] DEST[ANEM-P] NORM JUMP[RDAMEM] $

.reloc
[.USE[NORMAL]
[ xlist
list ]
:RDAMEM:
.repeat waitsfix [
COND[USER] PUSHJ[CKIOTU] NORM $
];[
COND[USER] PUSHJ[CKIOTU] NORM $
].repeat waitsfix
D[ANEM-P] DEST[AC] NEOI $
:Return contents of ANEM loc. in AC.

;110-113 (MISSING FLOATING POINT STUFF)
.opcode[110]
[xlist
list ]
ILLOP [4]
[.repeat 4 [
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]

;114-117
.opcode[114]
[xlist
list ] ILLOP [4]
[.repeat 4 [
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]
JUMP[ITRAP] $
JUMP[ITRAP] $
]]

;120-122 DMOVE,DMOVN,KIFIX
.opcode[120]
[xlist
list ] .repeat DMOVEFLG [
DF/WT D[MEM] DEST[AC] MA+MA+1 JUMP[DMOVE1] $
ACSEL[MA,AC] ALU[A] DEST[B] MA+MA+1 NORM JUMP[DMOVE2] $

DF/WT MA+MA+1 D[MEM] DEST[AR] JUMP[DMOVN1] $
MA+MA+1 ALU[MEMAC] DEST[AR] JUMP[DMOVN2] $

.reloc
DMOVE1: DF/IF D[MEM] ACSEL[AC+1] DEST[AC] NEOI $
DMOVE2: ALU[MEMAC] DEST[Q] SHORT $
ALU[Q] ACSEL[AC+1] DEST[AC] NEOI $

DMOVN1: DF/WT D[MEM] ALU[0-D] ACSEL[AC+1] DEST[AC] C500 COND[CRY0]
LBJUMP[DMOVN3] $
DMOVN2: ACSEL[AC,MA] ALU[0-AC] DEST[Q] C500 COND[CRY0] LBJUMP[DMOVN4] $

.even
DMOVN3: D[AR] ALU[NOTD] DEST[AC] NEOI $
D[AR] ALU[0-D] DEST[AC] NEOI $

.even
DMOVN4: D[AR] ALU[NOTD] DEST[AC] NORM JUMP[DMOVN5] $
D[AR] ALU[0-D] DEST[AC] NORM JUMP[DMOVN5] $
DMOVN5: ALU[Q] ACSEL[AC+1] DEST[AC] NEOI $
];[
DF/WT D[MEM] DEST[AC] MA+MA+1 JUMP[DMOVE1] $
ACSEL[MA,AC] ALU[A] DEST[B] MA+MA+1 NORM JUMP[DMOVE2] $

DF/WT MA+MA+1 D[MEM] DEST[AR] JUMP[DMOVN1] $
MA+MA+1 ALU[MEMAC] DEST[AR] JUMP[DMOVN2] $

.reloc
[.USE[NORMAL]
[ xlist
list ]
:DMOVE1: DF/IF D[MEM]
ACSEL[AC+1] DEST[AC] NEOI $
DMOVE2: ALU[MEMAC] DEST[Q] SHORT $
ALU[Q] ACSEL[AC+1] DEST[AC] NEOI $

DMOVN1: DF/WT D[MEM] ALU[0-D] ACSEL[AC+1] DEST[AC] C500 COND[CRY0]
LBJUMP[DMOVN3] $
DMOVN2: ACSEL[AC,MA] ALU[0-AC] DEST[Q] C500 COND[CRY0] LBJUMP[DMOVN4] $

.even

```



```

02 0129
02 0130
02 0130
02 0130
02 0131 04077 71073117000000001410162225571456000
02 0131
02 0132
02 0132
02 0133 04100 01064117000006055416156365771416000
02 0134
02 0135 04101 71073117000006055410362365571416000
02 0136 04102 01073117000000001416162025431256000
02 0137
02 0137
02 0138
02 0139
02 0140
02 0141 04103 71073117000000001414162025571456000
02 0142
02 0143
02 0144
02 0145
02 0145
02 0146 04104 71073117000006055416162365571416000
02 0147
02 0148 04105 01073037000006055416162364631416000
02 0149
02 0150 04106 01065117000000000740242225571457000
02 0151
02 0151
02 0152 04107 01064117000006055416156365771416000
02 0153
02 0153
02 0154 04110 11073117000000001416162025431456000
02 0155
02 0156
02 0157 04111 01073117000006055416162365431216000
02 0158
02 0159
02 0160 04112 71073117000006055416140365471516000
02 0161
02 0162 04113 01073017000000000021162365531416000
02 0163 04114 01066100200000000222362025471556000
02 0164
02 0165 04115 01073017000000000055162365531416000
02 0166 04116 01066100200000000222362025471556000
02 0167
02 0168
02 0169
02 0170
02 0171
02 0172 04117 61072117000006055416146365637416000
02 0173
02 0173
02 0174
02 0175 04120 54073117000006055416042325425417000
02 0176
02 0177 04121 01073017000006055414162365431416000
02 0178
02 0179 04122 01073100200000000662362025771456000
02 0180
02 0181 04123 01073117000000001416162025431456000
02 0182
02 0183 04124 01073017000000001414162025431456000
02 0184
02 0185
02 0186 04125 0107301700000605456762424731416000
02 0187
02 0188

.reloc
[.USE(NORMAL)
[ xlist
list ]
;LUUD: D(CONST 40)
DEST(MA) PUSHJ(UUOPJ) NORM $
;Setup MA for trap area and make mask for removing
index/indir.
D(IR) ALU(D&Q) DEST(MEMSTO) NORM $
;Store instruction which caused trap.
D(CONST 41) DEST(MA) NORM $
DFRQ JUMP(XCT11) $
;Execute contents of (same space) location 41, usually a
JSR or
;a HALT instruction

ITRAP1: ;Illegal instrs. come here from ITRAP.
D(CONST 60) DEST(MA) JUMP(MUUD) $
;We will trap to loc. 60 of exec. mode.

MUUD: ;Monitor UUOs (opcodes 040 - 077) come here.
;Instructions which have decided they are illegal also come
here.
D(CONST 40) DEST(MA) $
;Trap to location 40 of exec. mode.
MUUD1: D(PC-FLAGS) DEST(Q AR) $
;Save PC flags in AR for storage by the trap instr.
D(CONST 1) ROT(35. - 5) ALU(-D&Q) DEST(PC-FLAGS) PUSHJ(UUOPJ) $
;Clear USER MODE and go get a mask for removing bits 13:17 from
inst.
D(IR) ALU(D&Q) DEST(MEMSTO) NORM $
;Store instruction which caused trap, without IDX or IND
bits.
MA+MA+1 JUMP(PIMUUD) $
;Get address of trap instruction.
;PI traps come here.
PIMUUD: DFRQ $
;Fetch trap inst.
;Map Fault traps come here.
PGRTRP: D(MEM) DEST(IR-ALL MA) NORM $
;Prepare for execution of trap inst.
D(LIT 104) DEST(Q) NORM $
D(MEM) ROT(9.) MASK(9.) ALU(D*Q) COND(OBUS=0) JUMP(MUJSYS) $
;Jump if trap instruction is a JSYS.
D(LIT 264) DEST(Q) NORM $
D(MEM) ROT(9.) MASK(9.) ALU(D*Q) COND(OBUS=0) JUMP(MUJSR) $
;Jump if trap instruction is a JSR.
;++++ D(LIT 265) ALU(D*Q) COND(OBUS=0) JUMP(MUJSP) $
;+; ;Jump if trap instruction is a JSP (opcode 265)
;+; ;+++ BLKI/BLKO would need to be handled here, if anyone ever cared.

D(PC) ALU(D-1) DEST(PC) SHORT $
;Any other opcode will be XCTed and the regular code will
;resume.
D(AR) DEST(PC-FLAGS) EDI $
;Restore flags and dispatch
MUJSYS: D(AR) MASK(LEFT) DEST(Q) NORM $
;Place original PC-FLAGS where JSYS wants them.
D(IR) ROT(33) MASK(11) COND(OBUS=0) JUMP(JSYSA) $
;Jump if it's an EXEC-type JSYS
NORM JUMP(JSYS2) $

MUJSR: D(AR) MASK(LEFT) DEST(Q) NORM JUMP(JSR1) $
;Place original PC-FLAGS where JSR wants them.

UUOPJ: D(MASK 37) ROT(27) DEST(Q) POPJ NORM $

```

```

03 0189
03 0190
03 0191
03 0192
03m0193
03 0193
03 0194 06200 01073012600000001416162125771456000
03 0195 06201 01073012600000001416162125771456000
03 0196
03 0197
03m0198
03 0198
03 0199 06202 01073012600000001416162125771456000
03 0200 06203 01073012600000001416162125771456000
03 0201
03 0202
03m0203
03 0203
03 0204 06204 01073012600000001416162125771456000
03 0205 06205 01073012600000001416162125771456000
03 0206
03 0207
03m0208
03 0208
03 0209 06206 01073012600000001416162125771456000
03 0210 06207 01073012600000001416162125771456000
03 0211
03m0212
03m0212
03m0212
03 0213
03 0213
03 0214
03m0215
03m0215
03 0216 04126 01073117000010211416162025431456000
03 0217
03 0218 04127 01060017020000000000162365531416000
03 0219
03 0220 04130 01065117000006054447750365571416000
03 0221
03 0222 04131 01073017000000001401362025571456000
03 0223
03 0223
03 0224
03 0224
03 0225
03 0226
03 0227

```

```

;UMOVE group faked as special XCT.

.OPCODE[100] [xlist
list ] ;UMOVE
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
;GET UNMODIFIED (VIA NOX ETC TRAPS) INSTR IN Q

.OPCODE[101] [xlist
list ] ;UMOVEI
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
;GET UNMODIFIED (VIA NOX ETC TRAPS) INSTR IN Q

.OPCODE[102] [xlist
list ] ;UMOVEM
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
;GET UNMODIFIED (VIA NOX ETC TRAPS) INSTR IN Q

.OPCODE[103] [xlist
list ] ;UMOVES
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
D(IR) DEST(Q) NORM COND(-USER) LBJUMP(UMOVX) NORM $
;GET UNMODIFIED (VIA NOX ETC TRAPS) INSTR IN Q

.reloc
[.USE(NORMAL)
i xlist
list ] );LOAD MEM BUS WITH INSTR AND
Q WITH MAGIC BITS FOR MERGE WITH
;SPECIAL XCT STUFF
.pair
[.: \ 2 + .
JUMOVX: JUMP(MUO) NORM $
;USER: LOSE
D(LIT 1000000000) ALU(D+Q) DEST(Q) NORM $
;CONVERT TO MOVX GROUP
D(CONST 37) ROT(10.) ALU(-D&Q) DEST(HOLD) NORM $
;Addr calculation is already done. Don't confuse XCTP
code.
D(CONST 5) DEST(Q) JUMP(XCTMRG) NORM $
;FAKE XCT 5,(MOVX AC,EA) (EXEC MODE EFFECTIVE ADR
CALC!!!!)
);THIS IS WRONG ACCORDING TO BBN SPEC!!!! (WANTS 15 NOT
5)
;MERGE WITH SPECIAL XCT CODE

```

```

04 0220
04 0229
04m0230
04 0230 .opcode[104] [xlist
list ] ;JSYS
04 0231 06210 0107310020000000662362125771456000 D[IR] ROT[33] MASK[11] COND[OBUS=0] LBJUMP[JSYS1] $
04 0232 06211 0107310020000000662362125771456000 D[IR] ROT[33] MASK[11] COND[OBUS=0] LBJUMP[JSYS1] $
04 0233
04m0234
04m0234
04m0234
04m0235
04m0235
04 0236 04132 01073017000000001414162024631456000 ] .pair
]JSYS1: D[PC-FLAGS] MASK[LEFT] DEST[Q] JUMP[JSYS2] $ ; User JSYS
04 0236
04 0237
04 0238
04 0239
04 0240
04 0241
04 0242
04 0243
04 0243
04 0244
04 0245
04 0246
04 0247
04 0248
04 0248
04 0249
04 0250
04 0251
04 0252
04m0253
04m0253
04m0253
04m0253
04m0253
04m0253 04133 01073011000010117404362025761456000
04m0253
04m0253 04134 01073100400010210136162024611456000
04m0253
04m0253
04m0253 04135 01162100200000001404162025561456000
04m0253
04m0253 04136 01073117000010117416162025431456000
04 0253
04 0254 04137 01063137004306055404550365631416000
04 0255
04 0256 04140 01064100200010304740362025571456000
04 0257
04 0258 04141 01073117000006055400040365571417000
04 0258
04 0259
04 0260 04142 01073017000000000200162365531416000
04 0261
04 0262 04143 71063117000006055416162365671416000
04 0263
04 0264 04144 01073017000006055416162364631216000
04 0265
04 0266 04145 71073117000006055404546365471516000
04 0267
04 0268
04 0269
04 0270
04 0271
04 0272
04 0273
04 0274
04 0275
04 0276
04 0277
04 0278
04 0279
04 0280
04 0281
04 0282
04 0283
04 0284
04 0285
04 0286
04 0287
04 0288
04 0289
04 0290
04 0291
04 0292
04 0293
04 0294
04 0295
04 0296
04 0297
04 0298
04 0299
04 0300
04 0301
04 0302
04 0302
04 0303
04 0304
04 0304
04m0305
04m0305 04146 01073100400000000136162024621456000
04m0305
04m0305 04147 01063017000000000700362025571456000
04m0305
04m0305

```

```

;want to do it from EXEC using XCT mapped.
D[CONST 20] ALU[D-Q] COND[OBUS=0] JUMP[CHKINS] C550 $
;JSYS 20 = CHKINS (Checksum instruction)
JUMP[ITRAP] $

];[
;EX JSYS is disabled in WAITS' BON pager. We simulate the same.
;User program doing JSYS to EXEC, trap as illegal instruction
;Exec doing JSYS is escape to funny WAITS instructions in KL (like the
checksum
; instruction. NOTE: Unlike TENEX, WAITS cares what AC field is.
D[IR] MASK[17.] DEST[Q] COND[MA<20] JUMP[ITRAP] C550 $
;Illegal if effective address is an AC
D[PC-FLAGS] ROT[5] COND[OBUS<0] JUMP[MUJ0] LONG $
;Skip if not in user mode. Don't use USER condition as
we
];[
;EX JSYS is disabled in WAITS' BON pager. We simulate the same.
;User program doing JSYS to EXEC, trap as illegal instruction
;Exec doing JSYS is escape to funny WAITS instructions in KL (like the
checksum
; instruction. NOTE: Unlike TENEX, WAITS cares what AC field is.
D[IR] MASK[17.] DEST[Q] COND[MA<20] JUMP[ITRAP] C550 $
;Illegal if effective address is an AC
D[PC-FLAGS] ROT[5] COND[OBUS<0] JUMP[MUJ0] LONG $
;Skip if not in user mode. Don't use USER condition as
we
];[
;want to do it from EXEC using XCT mapped.
D[CONST 20] ALU[D-Q] COND[OBUS=0] JUMP[CHKINS] C550 $
;JSYS 20 = CHKINS (Checksum instruction)
JUMP[ITRAP] $
].REPEAT WAITS
JSYSA: CLR-HALF D[PC] MASK[18.] ALU[DORQ] DEST[HOLD AR] $
;Save old PC where we can store it from.
D[CONST 1] ROT[36] ALU[D&Q] COND[OBUS=0] JUMP[. + 2] $
;If we are in user mode,
SET-TEMP-EXEC [ D[CONST 00] DEST[MAP-USER-SR] ] $
; turn it off temporarily.
D[LIT 1000] DEST[Q] NORM $
;Pointer word is at 1000+MA.
D[MA] ALU[DORQ] DEST[MA] $
;Also, setup for map trap
DFRQ D[PC-FLAGS] DEST[Q] $
;Fetch pointer word.
D[MEM] MASK[18.] DEST[PC MA] $
;RH is new PC... place in MA for fetch below.
;If we take a page trap here, store of PC is aborted.
.REPEAT WAITSFIX [
D[PC-FLAGS] ROT[5] C550 COND[OBUS<0] JUMP[JSYSA2] $
;If we came from exec mode, then we...
D[CONST 1] ROT[34] ALU[DORQ] DEST[Q] JUMP[JSYSA2] $
; ...TURN ON FLAG BIT 7
.ODD
JSYSA2: D[CONST 1] ROT[36] ALU[-D&Q] DEST[PC-FLAGS] PUSHJ[JSYSA3] $
; Turn off USER
; Prepare for map trap
NORM JUMP[ECC-PROCEED] $
;Nothing special for ECC trap
JSYSFX: D[AR] DEST[PC-FLAGS] $
;Fixup code for either User or Exec JSYS
;Repair flags
D[AR] MASK[18.] DEST[PC] PUSHJ[MAP-RET] $
;And PC
Jump[.] $
;We should never get here!!!
JSYSA3: DFRQ D[MEM] ROT[18.] MASK[18.] DEST[MA STRT-WRT] JUMP[FIX-SEDI] $
;Fetch target instr. Store old PC via left half of
pointer.
;Do fixup if store fails
; User JSYS
JSYS2: DFRQ D[PC] MASK[18.] ALU[DORQ] DEST[HOLD AR] JUMP[JSYS2A] $
;Fetch pointer, prepare to store PC & flags.
.ODD
JSYS2A: CLR-HALF D[MEM] MASK[18.] DEST[PC MA] NORM PUSHJ[JSYS2B] $
;Jump to (right half) +++ could be AC !!
NORM JUMP[ECC-PROCEED] $
;Nothing special for ECC trap
NORM JUMP[JSYSFX] $
;Fixup is same for User or Exec JSYS
JSYS2B: DFRQ D[MEM] ROT[18.] MASK[18.] DEST[MA STRT-WRT]
;;;interacts buggily with old BLT
EAK20 LBJUMP[FIX-SEDI] $
EAK20 LBJUMP[SEDI] $ ;Works with old BLT.
;The DFRQ fetches the target instr. Start the write and
exit.
];[
D[PC-FLAGS] ROT[5] C550 COND[OBUS<0] JUMP[JSYSA2] $
;If we came from exec mode, then we...
D[CONST 1] ROT[34] ALU[DORQ] DEST[Q] JUMP[JSYSA2] $
; ...TURN ON FLAG BIT 7
.ODD

```

```

04m0306 04152 01073117000022353416162025431456000      NORM JUMP[ECC-PROCEED] $
04m0306              ;Nothing special for ECC trap
04m0306 04153 01073117000006055416042365431417000      JSYSFX: D[AR] DEST[PC-FLAGS] $
04m0306              ;Fixup code for either User or Exec JSYS
04m0306              ;Repair flags
04m0306 04154 61073117000021237404546225431456000      D[AR] MASK[18.] DEST[PC] PUSHJ[MAP-RET] $
04m0306              ;And PC
04m0306 04155 01073117000010333416162025431456000      jump[.] $
04m0306              ;We should never get here!!!
04m0306 04156 71073117000022670444564025471356000      JSYS3: DFRQ D[MEM] ROT[18.] MASK[18.] DEST[MA STRT-WRT] JUMP[FIX-SEDI] $
04m0306              ;Fetch target instr. Store old PC via left half of
04m0306 pointer.
04m0306              ;Do fixup if store fails
04m0306
; User JSYS
04m0306 04157 01063137000000001404550025631256000      JSYS2: DFRQ D[PC] MASK[18.] ALU[DORQ] DEST[HOLD AR] JUMP[JSYS2A] $
04m0306              ;Fetch pointer, prepare to store PC & flags.
04m0306 .ODD
04m0306 [:. + 1 - (. \ 2)
04m0306 ]JSYS2A: CLR-HALF D[MEM] MASK[18.] DEST[PC MA] NORM PUSHJ[JSYS2B]
04m0307 $
04m0307              ;Jump to (right half) +++ could be AC !!
04m0307 04162 01073117000022353416162025431456000      NORM JUMP[ECC-PROCEED] $
04m0307              ;Nothing special for ECC trap
04m0307 04163 01073117000010327416162025431456000      NORM JUMP[JSYSFX] $
04m0307              ;Fixup is same for User or Exec JSYS
04m0307 JSYS2B: DFRQ D[MEM] ROT[18.] MASK[18.] DEST[MA STRT-WRT]
04m0307 ;;interacts buggily with old BLT                                EA<20 LBJUMP[FIX-SEDI] $
04m0307
04m0307              EA<20 LBJUMP[SEDI] $ ;Works with old BLT.
04m0307              ;The DFRQ fetches the target instr. Start the write and
04m0307 exit.
04 0305 1.REPEAT WAITSFIX
04 0306 .REPEAT 1 - WAITSFIX [
04 0307   D[PC-FLAGS] ROT[5] CSS0 COND[OBUS<0] JUMP[. + 2] $
04 0308   ;If we came from exec mode, then we...
04 0309   D[CONST 1] ROT[34] ALU[DORQ] DEST[Q] $
04 0310   ; ...TURN ON FLAG BIT ?
04 0311   D[CONST 1] ROT[36] ALU[-D&Q] DEST[PC-FLAGS] $
04 0312   ; Turn off USER
04 0313   DFRQ D[MEM] ROT[18.] MASK[18.] DEST[MA STRT-WRT] JUMP[SEDI] $
04 0314   ;Fetch target instr. Store old PC via left half of
04 0314   pointer.
04 0315
; User JSYS
04 0316 JSYS2: DFRQ D[PC] MASK[18.] ALU[DORQ] DEST[HOLD AR] $
04 0317   ;Fetch pointer, prepare to store PC & flags.
04 0318   CLR-HALF D[MEM] MASK[18.] DEST[PC MA] NORM $
04 0319   ;Jump to (right half) +++ could be AC !!
04 0320   DFRQ D[MEM] ROT[18.] MASK[18.] DEST[MA STRT-WRT] EA<20
04 0321   LBJUMP[SEDI] $
04 0322   ;The DFRQ fetches the target instr. Start the write and
04 0322   exit.
04 0323 ];.REPEAT 1 - WAITSFIX
04 0324
04 0325

```

```

05 0326
05 0327
05 0328             .REPEAT 1 - WAITS [
05 0329             ;**** If you want ADJSP, you'll have to move XMOVE somewhere else!
05 0330             TVR/Jun82
05 0331
05 0332             .opcode[105]
05 0333             ;XMOVE
05 0334             JUMP(XMOVE1) $
05 0335             JUMP(XMOVE1) $
05 0336
05 0337             DFRQ ALU(MEMAC) DEST(HOLD) JUMP(XMVEM1) $
05 0338             DFRQ ALU(MEMAC) DEST(HOLD) JUMP(XMVEM1) $
05 0339
05 0340             .reloc
05 0341             XMOVE1: UIOTRP(MUJ0) $
05 0342             ALU[AC] DEST[MA] PUSHJ(MEMADR-23BIT-ABS) $
05 0343             DFRQ D[IR] MASK[18.] DEST[MA] PUSHJ(MEMADR-18BIT) $
05 0344             D[MEM] SHAC $
05 0345
05 0346             XMVEM1: UIOTRP(MUJ0) $
05 0347             ALU[AC] DEST[MA] PUSHJ(MEMADR-23BIT-ABS) $
05 0348             D[MEM] DEST(MEMST0) $
05 0349             JUMP(MAIN) $
05 0350
05 0351             ];.REPEAT 1 - WAITS
05 0352
05 0353             .REPEAT WAITS [
05 0354             ;*** What can i do instead of JUMP(MAIN) below?   TVR/Jun82
05 0355             .opcode[105]:    ADJSP
05 0356             ADJSP:  D[IR] ROT[22] MASK[LEFT] ALU[D+AC] DEST[Q]
05 0357             COND[OBUS<0] LBJUMP[ADJSP1] C550$
05 0358             D[IR] ROT[22] MASK[LEFT] ALU[D+AC] DEST[Q]
05 0359             COND[OBUS<0] LBJUMP[ADJSP1] C550$
05 0360             ;Jump and skip if left result is negative
05 0361
05 0362             .reloc
05 0363             .even
05 0364             ADJSP1: D[IR] MASK[22] ALU[D+AC] DEST[AR] JUMP[ADJSP2] NORM $ ;Add
05 0365             right half
05 0366             ;Left result positive
05 0367             D[IR] MASK[22] ALU[D+AC] DEST[AR] NORM $
05 0368             ;Left result is negative.  Check right side.
05 0369             ;Add right half
05 0370             D[MASK 22] ALU[-D&Q] DEST[Q] SHORT $
05 0371             ;Isolate left half
05 0372             D[AR] MASK[22] ALU[DORQ] DEST[O-AC AR] NORM $
05 0373             ;Merge halves and store
05 0374             D[IR] COND[-OBUS18] JUMP(MAIN) C550 $
05 0375             ;If E was positive, it wasn't an overflow (just a bad
05 0376             idea)
05 0377             ;Start fetching next instruction
05 0378             D[AR] COND[OBUS<0] JUMP(MAIN) C550 $
05 0379             ;If original was negative, we're OK.  Start doing next
05 0380             ;instruction if no sign changed in left half
05 0381             JUMP[ADJSP0] NORM $
05 0382             ;ADJSP got a PDLOV
05 0383             ;ADJSP left result positive
05 0384             ADJSP2: D[MASK 22] ALU[-D&Q] DEST[Q] SHORT $
05 0385             ;Isolate left half
05 0386             D[AR] MASK[22] ALU[DORQ] DEST[O-AC AR] $
05 0387             ;Merge halves and store
05 0388             D[IR] COND[OBUS18] JUMP(MAIN) $
05 0389             ;If E was negative, it wasn't an overflow (just a bad
05 0390             idea)
05 0391             ;Start fetching next instruction
05 0392             D[AR] COND[-OBUS<0] JUMP(MAIN) C550 $
05 0393             ;If original was positive, we're OK.  Start doing next
05 0394             ;instruction if no sign changed in left half
05 0395             ADJSP0: PUSHJ[POLO] NORM $
05 0396             ;ADJSP got a PDLOV
05 0397             JUMP(MAIN) $
05 0398
05 0399             .opcode[106]
05 0400             DFRQ ALU(MEMAC) DEST(HOLD) COND[-USER] LBJUMP(XMVEM1) $
05 0401             DFRQ ALU(MEMAC) DEST(HOLD) COND[-USER] LBJUMP(XMVEM1) $
05 0402
05 0403             .reloc
05 0404             .EVEN
05 0405             XMVEM1:
05 0406             ];(
05 0407             ;*** What can i do instead of JUMP(MAIN) below?   TVR/Jun82
05 0408             .opcode[105]: {xlist
05 0409             list } ADJSP
05 0410             ADJSP:  D[IR] ROT[22] MASK[LEFT] ALU[D+AC] DEST[Q]
05 0411             COND[OBUS<0] LBJUMP[ADJSP1] C550$
05 0412             D[IR] ROT[22] MASK[LEFT] ALU[D+AC] DEST[Q]
05 0413             COND[OBUS<0] LBJUMP[ADJSP1] C550$
05 0414             ;Jump and skip if left result is negative
05 0415
05 0416             .reloc
05 0417             [.USE[NORMAL]
05 0418             [ xlist
05 0419             list ]
05 0420             ]
05 0421             .even
05 0422             [; \ 2 + .
05 0423             ;ADJSP1:    D[IR] MASK[22] ALU[D+AC] DEST[AR] JUMP[ADJSP2] NORM $
05 0424             ;Add right half
05 0425             ;Left result positive
05 0426             D[IR] MASK[22] ALU[D+AC] DEST[AR] NORM $
05 0427             ;Left result is negative.  Check right side.
05 0428             ;Add right half
05 0429             D[MASK 22] ALU[-D&Q] DEST[Q] SHORT $
05 0430             ;Isolate left half
05 0431             D[AR] MASK[22] ALU[DORQ] DEST[O-AC AR] NORM $
05 0432             ;Merge halves and store
05 0433             D[IR] COND[-OBUS18] JUMP(MAIN) C550 $
05 0434             ;If E was positive, it wasn't an overflow (just a bad
05 0435             idea)
05 0436             ;Start fetching next instruction
05 0437             D[AR] COND[OBUS<0] JUMP(MAIN) C550 $
05 0438             ;If original was negative, we're OK.  Start doing next
05 0439             ;instruction if no sign changed in left half
05 0440             ADJSP2: PUSHJ[POLO] NORM $
05 0441             ;ADJSP got a PDLOV
05 0442             JUMP(MAIN) $
05 0443
05 0444             .opcode[106]
05 0445             DFRQ ALU(MEMAC) DEST(HOLD) COND[-USER] LBJUMP(XMVEM1) $
05 0446             DFRQ ALU(MEMAC) DEST(HOLD) COND[-USER] LBJUMP(XMVEM1) $

```

```

05m0404 ;ADJSP left result positive
05m0404 04175 01065017000006055404562364737416000 ADJSP2: D[MASK 22] ALU(-D&Q) DEST(Q) SHORT $
05m0404 ;isolate left half
05m0404 04176 01063237000006055404562365431416000 D[AR] MASK[22] ALU(DORQ) DEST(O-AC AR) $
05m0404 ;Merge halves and store
05m0404 04177 01073102000022711416162025771456000 D[IR] COND(OBUS18) JUMP[MAIN] $
05m0404 ;If E was negative, it wasn't an overflow (just a bad
05m0404 idea)
05m0404 ;Start fetching next instruction
05m0404 04200 01073100600022711416162025421456000 D[AR] COND(-OBUS<0) JUMP[MAIN] CS50 $
05m0404 ;If original was positive, we're OK. Start doing next
05m0404 ;instruction if no sign changed in left half
05m0404 04201 01073117000000001416162225431456000 ADJSP0: PUSHJ(PDLO) NORM $
05m0404 ;ADJSP got a PDLOV
05m0404 04202 01073117000022711416162025431456000 JUMP[MAIN] $
05m0404
05m0404 .opcode[106]
05m0404 [xlist
05m0405 06214 01033112600000001416150105431256000 list ] DFRQ ALU[MEMAC] DEST[HOLD] COND[-USER] LBJUMP[XMVMEM] $
05m0405 DFRQ ALU[MEMAC] DEST[HOLD] COND[-USER] LBJUMP[XMVMEM] $
05m0405
05m0405 .reloc
05m0405 [.USE(NORMAL)
05m0405 [ xlist
05m0406 list ] ] .EVEN
05m0406 [:. \ 2 + .
05m0407 ]XMVMEM:
05 0402 ).REPEAT WAITS
05 0403 .REPEAT WAITSFIX (
05 0404 COND[USER] PUSHJ(CKIOTU) $
05 0405 ;Don't allow arbitrary writes unless in IOT-USER mode!!!
05m0406 );[
05m0406 04204 01073112400000001416162225431456000 COND[USER] PUSHJ(CKIOTU) $
05m0406 ;Don't allow arbitrary writes unless in IOT-USER mode!!!
05 0406 ).REPEAT WAITSFIX
05 0407 ALU[AC] DEST[MA] PUSHJ[MEMADR-23BIT-ABS] $
05 0408 04206 01073117000006055416156365471516000 D[MEM] DEST[MEMSTO] $
05 0409 04207 01073117000022711416162025431456000 JUMP[MAIN] $
05 0410

```



```

06 0411
06 0412
06m0413
06 0413
06 0414 06266 03073031500000001416162125471356000
06 0415 06267 01033031400000001416162105431456000
06 0416
06m0417
06m0417
06m0417
06m0418
06m0418
06 0419 04210 01073117000000001416162025431456000
06 0420 04211 01073137000006054301562365431416000
06 0421
06 0422 04212 0116110320000000756156125430456000
06 0422
06 0423
06 0423
06m0424
06m0424
06 0425 04214 54073117000006055416162325425416000
06 0426 04215 010640170000060554075623654731416000
06 0427
06 0428 04216 01160017000006054751150365571416000
06 0429
06 0430 04217 0107310000000001404562025461556000
06 0431
06 0432 04220 01161017000006054440362365571416000
06 0433
06 0434
06 0435 04221 01161131000022664756156125430456000
06 0435
06 0436
06 0437
06 0438
06m0439
06m0439
06 0440 04222 01073117000000001416162025431456000
06 0441 04223 01073137000006054301562365431416000
06 0442
06 0443 04224 01161303200010432756152005430476000
06 0443
06 0444
06 0444
06 0445 04225 54073117000006055416162325425416000
06 0446
06 0447 04226 01073117000010211416162025431456000
06 0448
06 0448
06 0449
06 0449
06 0450
06 0451

;;; Byte instructions
.opcode[133] [xlist
list ] ;IBP
DF/WT R-M-W D[MEM] DEST[Q AR] COND[AC=0] LBJUMP[IBP1] $
ALU[MEMAC] DEST[Q AR] COND[AC=0] LBJUMP[IBPA1] $

.reloc
[.USE[NORMAL]
[xlist
list ] ] .pair
[.: \ 2 + .
]IBP1: JUMP[ADJBP] $ ; non-zero AC is an ADJBP
D[AR] ROT[12.] MASK[6] DEST[AR] $
;Get S field
IFRQ D[AR] ROT[30.] ALU[Q-D] DEST[MEMSTO] COND[-CRY0]
LBJUMP[IBP2] $
;Subtract from P (in place) and store, checking for
overflow
.pair
[.: \ 2 + .
]IBP2: EOI $ ; No overflow, just store and disp
IBP3: D[MASK 30.] ALU[D&Q] DEST[Q] $
;ptr will overflow, fix it up
D[CONST 44] ROT[30.] ALU[D+Q+1] DEST[Q HOLD] $
;New P of 44, add 1 to adr
D[MEM] MASK[18.] COND[-ZERO] JUMP[IBP31] C550 $
;JUMP IF ADR NOT 0 (DID NOT OVERFLOW)
D[CONST 1] ROT[18.] ALU[Q-D] DEST[Q] NORM $
;BACKUP LEFT HALF CAUSING WRAP AROUND TO 0 FROM 777777
;CARRY CAN'T PROPAGATE PAST BIT 0 CAUSE OF 44 IN B0-5
IBP31: IFRQ D[AR] ROT[30.] ALU[Q-D] STAC [ IFRQ DEST[MEMSTO AR]
COND[MA<20] LBJUMP[SE01] ] $
;Store it

; Same as above with ptr in an AC
.pair
[.: \ 2 + .
]IBPA1: JUMP[ADJBP] $ ; non-zero AC is an ADJBP
D[AR] ROT[12.] MASK[6] DEST[AR] $
;Get S field
IFRQ D[AR] ROT[30.] ALU[Q-D] DEST[MEMAC] COND[-CRY0] JUMP[IBP3] $
;Subtract from P (in place) and store, checking for
overflow
EOI $

ADJBP: JUMP[MU0D] $ ; Not implemented yet
;WHEN IT IS, WATCH OUT FOR CARRY INTO
INDEX AC ;WHILE INCREMENTING OR DECREMENTING ADR.

```

```

07 0452
07m0453
07 0453
07 0454 06270 63073023700000001416142125471356000
07 0455 06271 61033023600000001416142105431456000
07m0456
07m0456
07m0456
07 0457
07m0458
07m0458
07 0459 04230 01073117000010464301450025431457000
07 0459
07 0460 04231 0107313700000000301450225431457000
07 0461
07 0462 04232 71073137000000001416162025471556000
07 0463
07 0464
07m0465
07m0465
07 0466 04233 01161117000000000141444225431257000
07 0466
07 0467
07 0468 04234 01073117000022353416162025431456000
07 0469
07 0470 04235 01073117000000001416162225431456000
07 0471
07 0472 04236 01073117000021237416162225431456000
07 0473
07 0473
07 0474
07 0475 04237 54073317054306055212162325460516000
07 0475
07 0476
07 0477
07 0478 04240 71073117000000001416162025431456000
07 0479
07 0480
07 0481
07m0482
07m0482
07 0483 04242 01073117000010500301450025431457000
07 0483
07 0484 04243 0107313700000000301450225431457000
07 0485
07 0486 04244 0107310000000000441362225421456000
07 0487
07 0488
07 0489
07 0490
07 0491
07 0492
07 0493
07 0494
07 0495
07 0496 04245 01073011200010467411162025561456000
07 0497
07 0498 04246 01161117000006054141444365431417000
07 0499
07 0500 04247 01033117000010477416150005431456000
07 0501
07 0502
07m0503
07 0503
07 0504 06272 73073037000000001416142025471356000
07 0505 06273 71033037000000001416142005431456000
07 0506
07m0507
07m0507
07m0507
07 0508 04250 01073117000010510301450025431457000
07 0508
07 0509
07 0510
07 0511
07m0512
07 0512
07 0513 06274 63073023700000001416142125471356000
07 0514 06275 61033023600000001416142105431456000
07 0515
07m0516
07m0516
07m0516
07 0517
07m0518
07m0518
07 0519 04252 01073117000010530301450025431457000
07 0519
07 0520 04253 0107313700000000301450225431457000
07 0521
07 0522 04254 71073137000000001416162025471556000
07 0523
07 0524
07m0525
07m0525
07 0526 04255 01054137000000001412162224731256000
07 0527
07 0528 04256 01073117000022353416162025431456000
07 0529 04257 01073117000000001416162225431456000
07 0530 04260 01073117000021237416162225431456000
07 0531
07 0532 04261 01073017150006055416162365471516000
07 0532
07 0533 04262 01065017000006055212162364731416000
07 0533
07 0534 04263 01063117004322665216156025430456000
07 0535
07 0536
07 0537 04264 71073117000000001416162025431456000
07 0538

```

```

.opcode[134] [xlist
list ] ;ILDB
DF/WT R-M-W D(MEM) DEST(Q AR IR-23) COND(-HALF) LBJUMP[ILDB1] $
ALU(MEMAC) DEST(Q AR IR-23) COND(-HALF) LBJUMP[ILDB1] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ; Ptr in memory
.pair
[.: \ 2 + .
]ILDB1: D[AR] ROT[14] MASK[6] DEST(MASKR) JUMP[. + 2] $ ; HALF
was set
D[AR] ROT[14] MASK[6] DEST(AR MASKR) PUSHJ[IBPX] $
; Get S field and call common code
D(MEM) DEST(AR MA) NORM JUMP[ILDB4] $

; Data in memory
.odd
[.: + 1 - (. \ 2)
]ILDB2: DFRQ D[AR] ROT[6] MASK[6] ALU(Q-D) DEST(ROTR)
PUSHJ[ILDB3] $
;36.-P to ROTR, fetch data, setup trap processing address.
NORM JUMP[ECC-PROCEED] $
;ECC trap -- nothing special.
NORM PUSHJ[SET-HALF] $
;MAP trap. Set the FirstPartDone flag.
NORM PUSHJ[MAP-RET] $
;We will not return from this PUSHJ, since RE-XCT is set at
ILDB3.
ILDB3: TRP-CTL[TRAP-FIX RE-XCT] D(MEM) ROT[R] MASK[R] DEST(AC) CLR-HALF
NEGI $
; Get and store byte. On MAP trap, re-xct entire instr.

ILDB4: D[AR] DEST(MA) NORM JUMP[ILDB4] $
;Get MA loaded with addr of data.

; Ptr in AC
.pair
[.: \ 2 + .
]ILDB1: D[AR] ROT[14] MASK[6] DEST(MASKR) JUMP[ILDB4] $ ;
HALF was set
D[AR] ROT[14] MASK[6] DEST(AR MASKR) PUSHJ[IBPX] $
; Get S field and call common code
ILDB4: D[AR] ROT[18.] MASK[5] C550 COND(-OBUS=0) PUSHJ[BII] $
; Test for indexing and indirection
;fall thru

;jump here from special xct stuff
;half set and bp indexing and indirection chased, map-user-sr setup
;ma/ adr of data
;ar/ bp
;maskr/ S field

ILDB5: D(CONST 36.) DEST(Q) C550 COND(-MA<20) JUMP[ILDB2] $
;jump if data not in an AC
ILDB2: D[AR] ROT[6] MASK[6] ALU(Q-D) DEST(ROTR) $
; Data in AC, 36.-P to ROTR
ALU(MEMAC) DEST(HOLD) JUMP[ILDB3] $ ; Get data to useful place

.opcode[135] [xlist
list ] ;LDB
DF/WT D(MEM) DEST(Q AR MA IR-23) JUMP[ILDB1] $
ALU(MEMAC) DEST(Q AR MA IR-23) JUMP[ILDB1] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;LDB1: D[AR] ROT[14]
MASK[6] DEST(MASKR) NORM JUMP[ILDB4] $
;Just like ILDB after the increment...

.opcode[136] [xlist
list ] ;IDPB
DF/WT R-M-W D(MEM) DEST(Q AR IR-23) COND(-HALF) LBJUMP[IDPB1] $
ALU(MEMAC) DEST(Q AR IR-23) COND(-HALF) LBJUMP[IDPB1] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ; Ptr in memory
.pair
[.: \ 2 + .
]IDPB1: D[AR] ROT[14] MASK[6] DEST(MASKR) JUMP[. + 2] $ ; HALF
was set
D[AR] ROT[14] MASK[6] DEST(AR MASKR) PUSHJ[IBPX] $
; Get S field and call common code
D(MEM) DEST(MA AR) NORM JUMP[IDPB4] $ ; Get back ptr

; Data in memory
.odd
[.: + 1 - (. \ 2)
]IDPB2: DFRQ D(MASKR) ALU(D&AC) DEST(AR) PUSHJ[IDPB3] $
;Get byte
NORM JUMP[ECC-PROCEED] $
NORM PUSHJ[SET-HALF] $
NORM PUSHJ[MAP-RET] $

IDPB3: RE-XCT R-M-W D[TRAP-FIX MEM] DEST(Q) $ ;Get detination
word
D(MASKR) ROT(R) ALU(-D&Q) DEST(Q) $ ;Clear dest byte

IFRQ D[AR] ROT[R] ALU(DORQ) DEST(MEMSTO) CLR-HALF JUMP[SEDI] $
;Do it and store it

IDPB4: D[AR] DEST(MA) NORM JUMP[IDPB4] $
;Get MA loaded with addr of data.

```

```

07 0543 04267 0107313700000000301450225431457000          D[AR] ROT[14] MASK[6] DEST[AR MASKR] PUSHJ[IBXA] $
07 0544                                     ; Get S field and call common code
07 0545 04270 0107310000000000441362225421456000 IDPB4: D[AR] ROT[18.] MASK[5] CSS0 COND[-DBUS=0] PUSHJ[BII] $
07 0546                                     ; Test for indexing and indirection
07 0547                                     ;fall thru
07 0548
07 0549 ;jump here from special xct stuff
07 0550 ;half set and bp indexing and indirection chased, map-user-sr setup
07 0551 ;ma/ adr of data
07 0552 ;ar/ bp
07 0553 ;maskr/ S field
07 0554
07 0555 04271 01073011200010532141444025421457000 IDPB5: D[AR] ROT[6] MASK[6] DEST[Q ROTR] CSS0 COND[-MA<20] JUMP[IDPB2] $
07 0556                                     ; Jump if data is in memory.
07 0557 ; Data in AC
07 0558 04272 01054137000006055412162364731416000 IDPB2: D[MASKR] ALU[D&AC] DEST[AR] $ ;Get byte
07 0559 04273 01033017000006055416162345431416000          ALU[MEMAC] DEST[Q] $ ;Get destination
07 0559 word ;
07 0560 04274 01065017000006055212162364731416000          D[MASKR] ROT[R] ALU[-D&Q] DEST[Q] $ ;Clear dest byte
07 0560
07 0561 04275 54063317004306055216162305420436000          D[AR] ROT[R] ALU[DORQ] DEST[MEMAC] CLR-HALF NEQI $
07 0562          ;Do it and store it
07 0563
07m0564 .opcode[137] [xlist
07 0564 list ] ;DPB
07 0565 06276 73073037000000001416142025471356000          DF/WT D[MEM] DEST[Q AR MA IR-23] JUMP[DPB1] $
07 0566 06277 71033037000000001416142005431456000          ALU[MEMAC] DEST[Q AR MA IR-23] JUMP[DPB1] $
07m0567
07m0567 .reloc
07m0567 [.USE(NORMAL)
07m0567 [ xlist
07 0568 04276 01073117000010560301450025431457000          list ] IDPB1: D[AR] ROT[14]
07 0568          MASK[6] DEST[MASKR] JUMP[IDPB4] $
07 0569
07 0570

```

```

08 0571
08 0572
08 0573
08 0574
08 0575
08 0576 04277 0116110300006054756156425421416000
08 0577
08 0577
08 0578 04300 01064017000006055407562364731416000
08 0579
08 0580 04301 01160017000006054751150365571416000
08 0581
08 0582 04302 0107310000000001404562025461556000
08 0583
08 0584 04303 01161017000006054440362365571416000
08 0585
08 0586
08 0587 04304 01161137000006054756156425431416000
08 0588
08 0589
08 0590
08 0591
08 0592
08 0593
08 0594
08 0595
08 0596
08 0597
08 0598
08m0599
08m0599
08m0599 04305 01073117000006055416150365677416000
08m0599
08 0599
08 0600 04306 71161323000006054756162405421436000
08 0600
08 0601
08 0601
08 0602 04307 01073137000006054301562365671416000
08 0603
08 0604 04310 71073117000006055416162365471516000
08 0605
08 0606 04311 01064017000006055407562364731416000
08 0607
08 0608 04312 01160017000006054751150365571416000
08 0609
08 0610 04313 0107310000000001404562025461556000
08 0611
08 0612 04314 01161017000006054440362365571416000
08 0613
08 0614
08 0615 04315 71161337000006054756150405431436000
08 0616
08 0617
08 0618
08 0619
08 0620 04316 01073000200000000441162025421456000
08 0621
08 0622 04317 71050117000000001416162011671456000
08 0623
08 0623
08m0624
08m0624
08 0625 04320 01073100600006054336162425421416000
08 0625
08m0626
08m0626
08 0627
08 0628 04321 01033117000000001416150205431256000
08 0629
08 0630 04322 01073117000022353416162025431456000
08 0631 04323 01073117000000001416162225431456000
08 0632 04324 01073117000021237416162225431456000
08 0633
08 0634 04325 71073017050306055405742365471516000
08 0634
08 0635
08 0636 04326 01073100200006054441362425461516000
08 0637
08 0638 04327 01073137000006054303162365431416000
08 0639 04330 01063030600010634616162025421456000
08 0639
08 0640
08 0641 04331 01073117000000001416162225431456000
08 0642
08 0643 04332 610722117000022711416146025631456000
08 0644
08 0644
08 0645

;;; Routines for byte instructions
;ILDB and IDPB call here to increment ptr with S already in AR
IBPX:  D[AR] ROT[30.] ALU[Q-D] DEST[MEMSTO] C550 COND[CRY0] POPJ $
      ;Subtract from P (in place) and store, checking for
      overflow
      D[MASK 30.] ALU[D&Q] DEST[Q] $
      ; ptr will overflow, fix it up
      D[CONST 44] ROT[30.] ALU[D+Q+1] DEST[Q HOLD] $
      ;New P of 44, add 1 to adr
      D[MEM] MASK[18.] COND[-ZERO] JUMP[IBPX1] C550 $
      ;JUMP IF ADR NOT 0 (DID NOT OVERFLOW)
      D[CONST 1] ROT[18.] ALU[Q-D] DEST[Q] NORM $
      ;BACKUP LEFT HALF CAUSING WRAP AROUND TO 0 FROM 777777
      ;CARRY CAN'T PROPAGATE PAST BIT 0 CAUSE OF 44 IN 00-5
IBPX1:  D[AR] ROT[30.] ALU[Q-D] DEST[MEMSTO AR] POPJ $
      ;STORE IT
      ;MEM,AR/ INCED BP

; Same as above when ptr is in an AC
; Clobbers HOLD now!!

IBPXA:
.repeat waitsfix [
;Please tell me why this could be flushed. TVR/Feb83
D[MA] DEST[HOLD] SHORT $
;Save MA for possible use below.
];
;Please tell me why this could be flushed. TVR/Feb83
D[MA] DEST[HOLD] SHORT $
;Save MA for possible use below.
].repeat waitsfix
D[AR] ROT[30.] ALU[Q-D] DEST[MEMAC AR MA] C550 COND[CRY0] POPJ $
      ;Subtract from P (in place) and store, checking for
      overflow
      D[MA] ROT[12.] MASK[6] DEST[AR] $
      ; Attempt to be clever failed...
      D[MEM] DEST[MA] $
      ; so restore what was smashed
      D[MASK 30.] ALU[D&Q] DEST[Q] $
      ; ptr will overflow, fix it up
      D[CONST 44] ROT[30.] ALU[D+Q+1] DEST[Q HOLD] $
      ;New P of 44, add 1 to adr
      D[MEM] MASK[18.] COND[-ZERO] JUMP[IBPXA1] C550 $
      ;JUMP IF ADR NOT 0 (DID NOT OVERFLOW)
      D[CONST 1] ROT[18.] ALU[Q-D] DEST[Q] NORM $
      ;BACKUP LEFT HALF CAUSING WRAP AROUND TO 0 FROM 777777
      ;CARRY CAN'T PROPAGATE PAST BIT 0 CAUSE OF 44 IN 00-5
IBPXA1: D[AR] ROT[30.] ALU[Q-D] DEST[MEMAC AR MA HOLD] POPJ $
      ;STORE IT
      ;MEM,AC,AR,MA/ INCED BP

; Handle byte-ptr indexing and indirection
BII:  D[AR] ROT[18.] MASK[4] DEST[Q] C550 COND[OBUS=0] JUMP[BIIH] $
      ;Test index=0
      D[MA] ALU[D+XR] DEST[MA] NORM JUMP[BIIHA] $
      ;Do indexing (IDX field of ptr was copied to IR earlier)

.even
[.: \ 2 + .
;BIIHA:  D[AR] ROT[13.] C550 COND[SIGNOFF] POPJ $ ; Leave if no 8
bit
.odd
[.: + 1 - (. \ 2)
;BIIH1:  ;EA should still be same as MA
DFRQ ALU[MEMAC] DEST[HOLD] PUSHJ[BIIH2] $
;Fake up AC refs, provide trap fixup address.
JUMP[ECC-PROCEED] $ ;ECC trap comes here.
PUSHJ[SET-HALF] $ ;trap trap comes here.
PUSHJ[MAP-RET] $

BIIH2:  TRP-CTL[RE-XCT TRAP-FIX] D[MEM] MASK[23.] DEST[Q MA IR-23] NU-POP
$
;Get indirect word, repair stack.
D[MEM] ROT[18.] MASK[5] C550 COND[OBUS=0] POPJ $
;If no idx or ind, exit
D[AR] ROT[12.] MASK[12.] DEST[AR] NORM $ ;Get original P and S
D[AR] ROT[24.] ALU[DORQ] DEST[Q AR] C550 COND[-INTRPT] JUMP[BII]
$
; Loop if no interrupt is waiting.
PUSHJ[SET-HALF] NORM $
;Intrpt. waiting. Set HALF (BIS) flag in PC.
D[PC] ALU[D-1] DEST[PC] NORM JUMP[MAIN] $
;Back up PC (so instr. will be re-executed) and take
intrpt.

```

```

09 0646
09m0647
09 0647
09 0648 06400 56073317000006055416162325460315000
09 0649 06401 54043317000006055416162301420416000
09 0650
09 0650
09 0651 06402 54073317000006055404562325760416000
09 0652 06403 54073317000006055404562325760416000
09 0653
09 0654 06404 01033117000022665416156025430456000
09 0654
09 0655 06405 54043317000006055416162305420416000
09 0656
09 0657 06406 03073137100022703416156025470356000
09 0657
09 0658 06407 54043117000006055416016301420416000
09 0659
09 0660
09m0661
09 0661
09 0662 06410 56073317000006054456162325460316000
09 0663 06411 01033137000000001416162005431456000
09 0664
09 0665 06412 54073317000006054454162325760416000
09 0665
09 0666 06413 54073317000006054454162325760416000
09 0667
09 0668 06414 01033137000000001416162025431456000
09 0668
09 0669 06415 01033137000000001416162025431456000
09 0670
09 0671 06416 03073137000022702456156025470356000
09 0671
09 0672 06417 01033137000000001416162005431456000
09 0673
09m0674
09m0674
09m0674
09 0675 04333 54073317000006054456162325420416000
09 0675
09 0676 04334 01073117000022664456156025430456000
09 0677 04335 54073317000006054456162305420436000
09 0678 04336 01073137000022706456016025430456000
09 0679
09 0680
09m0681
09 0681
09 0682 06420 56171317004406055416162325460316000
09 0683 06421 54142317004406055416162301420416000
09 0684
09 0685 06422 54171317004406055404562325760416000
09 0686 06423 54171317004406055404562325760416000
09 0687
09 0688
09 0689 06424 01132117004422665416156025430456000
09 0689
09 0690 06425 54142317004406055416162305420416000
09 0691
09 0692
09 0693 06426 03171137104422703416156025470356000
09 0693
09 0694
09 0695 06427 01142137004422707416016001430456000
09 0696
09 0697
09m0698
09 0698
09 0699 06430 03073120400000001416162125471356000
09 0700 06431 01033120400000001416162105431456000
09 0701
09 0701
09 0702 06432 54073317000006055404562325760416000
09 0703 06433 54073317000006055404562325760416000
09 0704
09 0705 06434 01033100400000001416162125431456000
09 0705
09 0706 06435 01033100400000001416162125431456000
09 0707
09 0708 06436 03073120500000001416162125471356000
09 0708
09 0709 06437 01033120400000001416162105431456000
09 0710
09m0711
09m0711
09m0711
09m0712
09m0712
09 0713 04340 54073317000006055416162325420416000
09 0714 04341 54171317000006055416162325420416000
09 0715 04342 01033117000022665416156025430456000
09 0716 04343 01132117004422665416156025430456000
09 0717 04344 01033137000022707416162025430456000
09 0718 04345 01132137004422707416162025430456000
09 0718
09 0719 04346 01073117000022703416156025430456000
09 0720 04347 01171137004422703416156025430456000
09 0720
09 0721 04350 54073117000006055416016325420416000
09 0722 04351 01171137004422707416016025430456000
09 0722
09 0723

```

```

.opcode[200] [xlist
list ]
DF/IF D(MEM) DEST(AC) NEQI $
ACSEL(MA,AC) ALU(A) DEST(B) NEQI $
;MOVEI
D(IR) MASK(18.) DEST(AC) NEQI $
D(IR) MASK(18.) DEST(AC) NEQI $
IFRQ ALU(AC) DEST(MEMSTO) NORM JUMP(SEQI) $
;MOVEM
ACSEL(AC,MA) ALU(A) DEST(B) NEQI $
DF/IF R-M-W D(MEM) DEST(MEMSTO AR) JUMP(CASEQI) $
;MOVES
ACSEL(MA,AC) ALU(A) COND-AC-STO NEQI $

.opcode[204] [xlist
list ]
DF/IF D(MEM) ROT(18.) DEST(AC) NEQI $
ALU(MEMAC) DEST(AR) NORM JUMP(MOVSI) $
D(IR) MASK(LEFT) ROT(18.) DEST(AC) NEQI $
;MOVSI
D(IR) MASK(LEFT) ROT(18.) DEST(AC) NEQI $
ALU(AC) DEST(AR) NORM JUMP(MOVSM1) $
;MOVSM
ALU(AC) DEST(AR) NORM JUMP(MOVSM2) $
DF/IF D(MEM) ROT(18.) DEST(MEMSTO AR) JUMP(CASEQI) $
;MOVSS
ALU(MEMAC) DEST(AR) NORM JUMP(MOVSSI) $

.reloc
[.USE(NORMAL)
[ xlist
list ]
ROT(18.) DEST(AC) NEQI $
MOVSM1: IFRQ D(AR) ROT(18.) DEST(MEMSTO) NORM JUMP(SEQI) $
MOVSM2: D(AR) ROT(18.) DEST(MEMAC) NEQI $
MOVSSI: IFRQ D(AR) ROT(18.) DEST(AR) COND-AC-STO NORM JUMP(MACSTO) $

.opcode[210] [xlist
list ]
DF/IF D(MEM) ALU(0-D) DEST(AC) SET-PC-FLAGS NEQI $
ACSEL(MA,AC) ALU(0-A) DEST(B) SET-PC-FLAGS NEQI $
D(IR) MASK(18.) ALU(0-D) DEST(AC) SET-PC-FLAGS NEQI $
;MOVNI
D(IR) MASK(18.) ALU(0-D) DEST(AC) SET-PC-FLAGS NEQI $
IFRQ ALU(0-AC) DEST(MEMSTO) SET-PC-FLAGS
NORM JUMP(SEQI) $
;MOVNM
ACSEL(AC,MA) ALU(0-A) DEST(B) SET-PC-FLAGS NEQI $
DF/IF R-M-W D(MEM) ALU(0-D) DEST(MEMSTO AR) SET-PC-FLAGS
JUMP(CASEQI) $
;MOVNS
IFRQ ACSEL(MA,AC) ALU(0-A) DEST(AR) SET-PC-FLAGS
COND-AC-STO NORM JUMP(MACSTO) $

.opcode[214] [xlist
list ]
DF/WT D(MEM) DEST(AR) NORM OBUS<0 LBJUMP(MOVMI) $
ALU(MEMAC) DEST(AR) NORM OBUS<0 LBJUMP(MOVMI) $
;MOVMI
D(IR) MASK(18.) DEST(AC) NEQI $
D(IR) MASK(18.) DEST(AC) NEQI $
ALU(AC) NORM OBUS<0 LBJUMP(MOVMI1) $
;MOVMI1
ALU(AC) NORM OBUS<0 LBJUMP(MOVMI2) $
DF/WT R-M-W D(MEM) DEST(AR) NORM OBUS<0 LBJUMP(MOVMS1) $
;MOVMS
ALU(MEMAC) DEST(AR) NORM OBUS<0 LBJUMP(MOVMS2) $
...

.reloc
[.USE(NORMAL)
[ xlist
list ]
[.: \ Z + .
]MOVMI: D(AR) DEST(AC) NEQI $
D(AR) ALU(0-D) DEST(AC) NEQI $
MOVMI1: IFRQ ALU(AC) DEST(MEMSTO) JUMP(SEQI) $
IFRQ ALU(0-AC) DEST(MEMSTO) SET-PC-FLAGS JUMP(SEQI) $
MOVMI2: ALU(AC) DEST(AR) JUMP(MACSTO) IFRQ $
ALU(0-AC) DEST(AR) SET-PC-FLAGS JUMP(MACSTO) IFRQ $
MOVMS1: IFRQ D(AR) DEST(MEMSTO) JUMP(CASEQI) $
IFRQ D(AR) ALU(0-D) DEST(MEMSTO AR) SET-PC-FLAGS JUMP(CASEQI)
$
MOVMS2: IFRQ D(AR) COND-AC-STO NEQI $
IFRQ D(AR) ALU(0-D) DEST(AR) COND-AC-STO SET-PC-FLAGS
JUMP(MACSTO) $

```

```

10 0724
10 0725
10 0726
10m0727
10 0727
10 0728 06440 03073017000000001416162025471356000
10 0729 06441 01033017000000001416162005431456000
10 0730
10m0731
10 0731
10 0732 06442 01073017000000001404562025771456000
10 0733 06443 01073017000000001404562025771456000
10 0734
10m0735
10 0735
10 0736 06444 03073017000000001416162025471356000
10 0737 06445 01033017000000001416162005431456000
10 0738
10m0739
10 0739
10 0740 06446 03073017100000001416162025471356000
10 0741 06447 01033017000000001416162005431456000
10 0742
10m0743
10 0743
10 0744 06450 03073017000000001416162025471356000
10 0745 06451 01033017000000001416162005431456000
10 0746
10m0747
10 0747
10 0748 06452 01073017000000001404562025771456000
10 0749 06453 01073017000000001404562025771456000
10 0750
10m0751
10 0751
10 0752 06454 03073017100000001416162025471356000
10 0753 06455 01033017000000001416162005431456000
10 0754
10m0755
10 0755
10 0756 06456 03073017100000001416162025471356000
10 0757 06457 01033017000000001416162005431456000
10 0758
10m0759
10m0759
10m0759
10 0760 04352 01024237000000001416162225431456000
10 0760
10 0761 04353 54023317000006055416162325420416000
10 0762
10 0763 04354 01024237000000001416162225431456000
10 0764 04355 01073017000006055416162365431416000
10 0765 04356 01023131000022665416156125430456000
10 0766
10 0767 04357 01024237000000001416162225431456000
10 0768 04360 01023331000022665416156125430456000
10 0768
10 0769
10 0770 04361 01024237000000001416162225431456000
10 0771 04362 54023317000006055416162315420416000
10 0772
10 0773 04363 01024237000000001416162225431456000
10 0774 04364 01073231000022665416156125430456000
10 0774
10 0775
10 0776 04365 01024237000000001416162225431456000
10 0777 04366 01023317000006055416162355431416000
10 0778 04367 01033131000022665416156125430456000
10 0778
10 0779

```

```

::: Integer multiply
.opcode[Z20] [xlist
list ]
DF/WT D[MEM] DEST[Q] JUMP[IMUL1] NORM $
ALU(MEMAC) DEST[Q] JUMP[IMUL1] $
:IMUL

.opcode[Z21] [xlist
list ]
D[IR] MASK[18.] DEST[Q] JUMP[IMUL1] NORM $
D[IR] MASK[18.] DEST[Q] JUMP[IMUL1] NORM $
:IMULI

.opcode[Z22] [xlist
list ]
DF/WT D[MEM] DEST[Q] JUMP[IMUL2] NORM $
ALU(MEMAC) DEST[Q] JUMP[IMUL2] $
:IMULM

.opcode[Z23] [xlist
list ]
DF/WT R-M-W D[MEM] DEST[Q] JUMP[IMUL3] NORM $
ALU(MEMAC) DEST[Q] JUMP[IMUL3] $
:IMULB

.opcode[Z24] [xlist
list ]
DF/WT D[MEM] DEST[Q] JUMP[MUL1] NORM $
ALU(MEMAC) DEST[Q] JUMP[MUL1] $
:MUL

.opcode[Z25] [xlist
list ]
D[IR] MASK[18.] DEST[Q] JUMP[MUL1] NORM $
D[IR] MASK[18.] DEST[Q] JUMP[MUL1] NORM $
:MULI

.opcode[Z26] [xlist
list ]
DF/WT R-M-W D[MEM] DEST[Q] JUMP[MUL2] NORM $
ALU(MEMAC) DEST[Q] JUMP[MUL2] $
:MULM

.opcode[Z27] [xlist
list ]
DF/WT R-M-W D[MEM] DEST[Q] JUMP[MUL3] NORM $
ALU(MEMAC) DEST[Q] JUMP[MUL3] $
:MULB

.reloc
[.USE[NORMAL]
[xlist
list ]
IMUL1: ALU[0] DEST[AR
O-AC] PUSHJ[DOIMUL] NORM $ ;0 TO AC,AC TO AR
ALU[Q] DEST[AC] NEDI $

IMUL2: ALU[0] DEST[AR O-AC] PUSHJ[DOIMUL] NORM $ ;0 TO AC
D[AR] DEST[AC] NORM $
ALU[Q] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SE0I] ]$

IMUL3: ALU[0] DEST[AR O-AC] PUSHJ[DOIMUL] NORM $
ALU[Q] DEST[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20]
LBJUMP[SE0I] ]$

MUL1: ALU[0] DEST[AR O-AC] PUSHJ[DOMMUL] NORM $
ACSEL[AC+1] ALU[Q] DEST[AC] NEDI $

MUL2: ALU[0] DEST[AR O-AC] PUSHJ[DOMMUL] NORM $
D[AR] DEST[O-AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20]
LBJUMP[SE0I] ]$

MUL3: ALU[0] DEST[AR O-AC] PUSHJ[DOMMUL] NORM $
ACSEL[AC+1] ALU[Q] DEST[AC] NORM $
ALU[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SE0I] ]$

```

```

11 0780
11 0781
11 0782
11 0783 04376 01073117000000001416162225431456000
11 0784 04371 01033100200006055416162425421416000
11 0785 04372 01073100200006055416162425421416000
11 0786
11 0787
11 0788
11 0789
11 0790
11 0791
11 0792
11 0793
11 0794
11m0795
11m0795 04373 01073317000006055416162364621416000
11m0795
11m0795 04374 0105311700000001060242025571457000
11m0795
11m0795
11 0796
11 0797 04375 0106610000000001416162025421456000
11 0797
11 0798 04376 0106610000000001060362025561456000
11 0799
11 0800 04377 0107311700010767416162225431456000
11 0801 04400 01024317000006055416162365437416000
11 0802
11 0803
11 0804
11 0804
11 0805
11 0806
11 0806
11 0807
11 0808
11 0809 04401 01030402400000001416762125431456000
11 0809
11 0810
11 0811 04402 01030402400000035416762125431456000
11 0811
11 0812
11m0813
11m0813
11m0814
11m0814
11m0814 04404 01030402400011015416762125437456000
11m0814
11m0814
11m0814 04405 01050402400011015416762125437456000
11m0814
11m0814
11m0814 04406 01030402400011021416762125437456000
11m0814
11m0814
11m0814 04407 01050402400011021416762125437456000
11m0814
11m0814
11m0814 04410 01030402400011025416762125437456000
11m0814
11m0814
11m0814 04411 01050402400011025416762125437456000
11m0814
11m0814
11m0814 04412 01030402400011031416762125437456000
11m0814
11m0814
11m0814 04413 01050402400011031416762125437456000
11m0814
11m0814
11m0814 04414 01030402400011035416762125437456000
11m0814
11m0814
11m0814 04415 01050402400011035416762125437456000
11m0814
11m0814
11m0814 04416 01030402400011041416762125437456000
11m0814
11m0814
11m0814 04417 01050402400011041416762125437456000
11m0814
11m0814
11m0814 04420 01030402400011045416762125437456000
11m0814
11m0814
11m0814 04421 01050402400011045416762125437456000
11m0814
11m0814
11m0814 04422 01030402400011051416762125437456000
11m0814
11m0814
11m0814 04423 01050402400011051416762125437456000
11m0814
11m0814
11m0814 04424 01030402400011055416762125437456000
11m0814
11m0814

```

```

;;; integer multiply work routines
DOMUL: PUSHJ(DOMUL) NORM $
      ALU(AC) CSS0 COND(OBUS=0) POPJ $; NO OV IF 0
      ALU(OTAC) CSS0 COND(OBUS=0) POPJ $; NO OV IF -1
.repeat 1 - waitsfix [
MSTOV: D(PC-FLAGS) DEST(AC) $; GET FLAGS
MSTOV: D(CONST 1) ROT(43) ALU(DORAC) DEST(PC-FLAGS) NORM POPJ $; SET OV
];.repeat 1 - waitsfix
.repeat waitsfix [      ;You'll need the JUMP(SETOVX), but is the CSS0
correct?
MSTOV: D(PC-FLAGS) DEST(AC) CSS0 $
      ;Get flags
MSTOV: D(CONST 1) ROT(43) ALU(DORAC) DEST(PC-FLAGS) NORM JUMP(SETOVX) $
      ;Go cause trap if enabled.
];[      ;You'll need the JUMP(SETOVX), but is the CSS0 correct?
MSTOV: D(PC-FLAGS) DEST(AC) CSS0 $
      ;Get flags
MSTOV: D(CONST 1) ROT(43) ALU(DORAC) DEST(PC-FLAGS) NORM JUMP(SETOVX) $
      ;Go cause trap if enabled.
].repeat waitsfix
DOMMUL: D(AR) ALU(D#Q) CSS0 COND(-OBUS=0) JUMP(DOMUL) $; NO OV IF DIFF
OPERS
      D(CONST 1) ROT(43) ALU(D#Q) CSS0 COND(-OBUS=0) JUMP(DOMUL) $
      ;Jump if not -2**35
      PUSHJ(MSTOV) NORM $;SET OV
      ALU(0) DEST(AC) SHORT $
.define MULM [ [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]
DOMUL: ALU(AC+0) DEST(D4) ENDCONN(M/D) norm COND(Q0-35) LBJUMP(DOMUL0) $
      ;Enter the multiply "loop".
DOMULF: ALU(AC+0) DEST(D4) ENDCONN(M/D) norm COND(Q0-35) LBJUMP(DOMUL0 +
14.) $
      ;Multiply "loop" for floating point... 7 fewer iterations.
.even
[.: \ 2 + .
]DOMUL0: .REPEAT 35. [ MULM ]
[ MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]][ MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.
      D(AR) ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
1) $
      ;Here if multiplier bit is a 1. Test next multiplier bit.
]]] MULM [ ;One bit of a multiply...
      ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
      ;Here if multiplier bit is a 0. Test next multiplier bit.

```





```

11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04470 01030402400011165416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04471 01050402400011165416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04472 01030402400011171416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04473 01050402400011171416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04474 01030402400011175416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04475 01050402400011175416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04476 01030402400011201416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04477 01050402400011201416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04500 01030402400011205416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04501 01050402400011205416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04502 01030402400011211416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04503 01050402400011211416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04504 01030402400011215416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04505 01050402400011215416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04506 01030402400011221416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04507 01050402400011221416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11m0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11m0814 ][( MULM [ ;One bit of a multiply...
11m0814 04510 01030402400011225416762125437456000 ALU(AC+0) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. + 2) $
11m0814 ;Here if multiplier bit is a 0. Test next multiplier bit.
11m0814 04511 01050402400011225416762125437456000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) CMUL COND(Q0-35) LBJUMP(. +
11 $
11 0814 ;Here if multiplier bit is a 1. Test next multiplier bit.
11 0814 ]
11 0815 ALU(AC+0) DEST(D4) ENDCONN(M/D) JUMP(D0MUL1) $ ;Last add and
shift
11 0816 04513 01050417000006055416762365431416000 D[AR] ALU(AC+D) DEST(D4) ENDCONN(M/D) $
11 0817
11 0818 04514 01151717000006055416162365431416000 D[AR] ALU(AC-D) DEST(D7) $ ;Multiplier was negative, subtract
11 0819 04515 01033100400000001416162125431456000 ALU(AC) COND(OBUS<0) LBJUMP(D0MUL4) $
11 0820
11 0821 ;Multiplier was positive
11 0822 04516 01043717000006055416162365431416000 D0MUL1: ALU(SH-AC) DEST(D7) NORM $ ;DEST AC SH LFT
11 0823 04517 01033100400000001416162125431456000 ALU(AC) COND(OBUS<0) LBJUMP(D0MUL4) $
11 0824
11m0825 .pair
11m0825 [.: \ 2 + .
11 0826 04520 01064017000006055410762424731416000 ]D0MUL4: D[MASK 35.] ALU(D&Q) DEST(Q) POPJ NORM $
11 0827 ;Positive. Turn off Q0, which was copied into AC35.
11 0828 04521 01063017000006055060362425571416000 D(CONST 1) ROT(35.) ALU(DORQ) DEST(Q) POPJ NORM $
11 0829 ;Negative. Set Q0 so the number is negative (Q0 was
11 0830 ;copied into AC35).
11 0831

```

```

12 0832
12 0833
12 0834
12 0834
12 0835
12 0836
12 0837
12 0838
12 0839
12 0839
12 0840
12 0840
12 0841 06468 03073117000000001416162025431256000
12 0842 06461 01033117000000001416150005431456000
12 0843
12 0844
12 0845 06462 01073117000000001404550025771456000
12 0846 06463 01073117000000001404550025771456000
12 0847
12 0848
12 0849 06464 03073117100000001416162025431356000
12 0850 06465 01033117000000001416150005431456000
12 0851
12 0852
12 0853 06466 03073117100000001416162025431356000
12 0854 06467 01033117000000001416150005431456000
12 0855
12 0856
12 0857
12 0857 06470 03073117000000001416162025431256000
12 0859 06471 01033117000000001416150005431456000
12 0860
12 0861
12 0862 06472 01073117000000001404550025771456000
12 0863 06473 01073117000000001404550025771456000
12 0864
12 0865
12 0866 06474 03073117100000001416162025431356000
12 0867 06475 01033117000000001416150005431456000
12 0868
12 0869
12 0870 06476 03073117100000001416162025431356000
12 0871 06477 01033117000000001416150005431456000
12 0872
12 0873
12 0873
12 0874
12 0875 0000003760007776000176740001040000
12 0875
12 0876
12 0877
12 0878
12 0879
12 0880
12 0881
12 0882
12 0883
12 0884
12 0885
12 0886
12 0887
12 0888
12 0889
12 0890
12 0891
12 0892
12 0893
12 0894
12 0895
12 0896
12 0897 04522 01033020600000001416162125421456000
12 0898
12 0899
12 0900
12 0900
12 0900 04524 01072317000011255400162025571456000
12 0900 04525 01024317000006055416162365431416000
12 0900 04526 01056137000006055416162365471516000
12 0900 04527 61073117000006054020344365431416000
12 0900 04530 01023137000000001416162225431456000
12 0901
12 0901
12 0901 04531 01023237000006055416162365431416000
12 0901 04532 54073337000006055416162315420416000
12 0901 04533 01033131000022665416156125430456000
12 0901
12 0902
12 0903 04534 01033020600000001416162125421456000
12 0904
12 0905
12 0906
12 0906
12 0906 04536 01072317000011301400162025571456000
12 0906 04537 01024317000006055416162365431416000
12 0906 04540 01056137000006055416162365471516000
12 0906 04541 61073117000006054020344365431416000
12 0906 04542 01023137000000001416162225431456000
12 0907
12 0907 04543 0107237000006055416162365431416000
12 0907 04544 01073131000022665416156125430456000

```

```

-----
;
; Integer Divide
;
-----

list .opcode[230] [xlist ] ;IDIV
DF/WT JUMP[IDIV9] $
ALU(MEMAC) DEST(HOLD) JUMP[IDIV9] NORM $

list .opcode[231] [xlist ] ;IDIVI
D(IR) MASK[18.] DEST(HOLD) JUMP[IDIV9] NORM $ ;IMD
D(IR) MASK[18.] DEST(HOLD) JUMP[IDIV9] NORM $ ;IMD

list .opcode[232] [xlist ] ;IDIVM
DF/WT R-M-W JUMP[IDIVMA] $
ALU(MEMAC) DEST(HOLD) JUMP[IDIVMA] NORM $

list .opcode[233] [xlist ] ;IDIVB
DF/WT R-M-W JUMP[IDIVBA] $
ALU(MEMAC) DEST(HOLD) JUMP[IDIVBA] NORM $

list .opcode[234] [xlist ] ;DIV
DF/WT JUMP[DIV9] $
ALU(MEMAC) DEST(HOLD) JUMP[DIV9] NORM $

list .opcode[235] [xlist ] ;DIVI
D(IR) MASK[18.] DEST(HOLD) JUMP[DIV9] $ ;IMD
D(IR) MASK[18.] DEST(HOLD) JUMP[DIV9] $ ;IMD

list .opcode[236] [xlist ] ;DIVM
DF/WT R-M-W JUMP[DIVMA] $
ALU(MEMAC) DEST(HOLD) JUMP[DIVMA] NORM $

list .opcode[237] [xlist ] ;DIVB
DF/WT R-M-W JUMP[DIVBA] $
ALU(MEMAC) DEST(HOLD) JUMP[DIVBA] NORM $

.reloc
[.USE(NORMAL)
[xlist
list ]
MEMST1 = SMAC [ IFRO DEST(MEMSTO AR) COND(MAK<20) LBJUMP(SEOI) ] $
;Store to memory. (Cause macro expansion now, rather
;than in macro call.)

.DEFINE DMACFN [AA A2 D1 D2 OP1]
[
ALU(AA) D(AR) DEST(D-AC AR) NORM $
ACSEL[AC+1] D(AR) ALU(A2) DEST(D1 D2) OP1 $
ALU(AC) SMAC $
]

.DEFINE DMAC2 [ ]
[
D(MEM) ALU(D*AC) DEST(AR) PUSH(DODIV) NORM $
]

.DEFINE DMAC1 [ ]
[
ALU[-1] DEST(AC) JUMP[. + 2] NORM $
ALU[0] DEST(AC) NORM $
D(MEM) ALU(D*AC) DEST(AR) NORM $
D(AR) ROT[1] MASK[1] DEST(IR-ADR) NORM $
ALU(Q) DEST(AR) PUSH(DODIV) NORM $
]

IDIV9: ALU(AC) DEST(Q AR) COND[-OBUS<0] LBJUMP[IDIV1] CYLEN(C500) $
;LD PART TO Q, CHECK SIGN

.pair
[. \ 2 + .
]IDIV1: DMAC1

[
ALU[-1] DEST(AC) JUMP[. + 2] NORM $
ALU[0] DEST(AC) NORM $
D(MEM) ALU(D*AC) DEST(AR) NORM $
D(AR) ROT[1] MASK[1] DEST(IR-ADR) NORM $
ALU(Q) DEST(AR) PUSH(DODIV) NORM $
]
DMACFN(Q D AC AR NEDI)

[
ALU(Q) D(AR) DEST(D-AC AR) NORM $
ACSEL[AC+1] D(AR) ALU(D) DEST(AC AR) NEDI $
ALU(AC) SMAC [ IFRO DEST(MEMSTO AR) COND(MAK<20) LBJUMP(SEOI) ] $
]

IDIVMA: ALU(AC) DEST(Q AR) COND[-OBUS<0] LBJUMP[IDIV2] CYLEN(C500) $
;LD PART TO Q, SAVE AC, CHECK SIGN

.pair
[. \ 2 + .
]IDIV2: DMAC1

[
ALU[-1] DEST(AC) JUMP[. + 2] NORM $
ALU[0] DEST(AC) NORM $
D(MEM) ALU(D*AC) DEST(AR) NORM $
D(AR) ROT[1] MASK[1] DEST(IR-ADR) NORM $
ALU(Q) DEST(AR) PUSH(DODIV) NORM $
]
DMACFN(D Q MEMSTO AR MEMST1)

[
ALU[D] D(AR) DEST(D-AC AR) NORM $
ACSEL[AC+1] D(AR) ALU(Q) DEST(MEMSTO AR) MEMST1 $

```

```

12m0910
12m0910
12m0911
12m0911
12m0911 04550 01072317000011325400162025571456000
12m0911 04551 01024317000006055416162365431416000
12m0911 04552 01056137000006055416162365471516000
12m0911 04553 610731170000060554020344365431416000
12m0911 04554 01023137000000001416162225431456000
12m0912
12m0912
12m0912 04555 01023237000006055416162365431416000
12m0912 04556 01073337000006055416162355431416000
12m0912 04557 01033131000022665416156125430456000
12m0912
12 0913
12 0914 04560 01033017000006055416162355431416000
12m0915
12m0915
12m0915 04561 01056137000000001416162225471556000
12m0916
12m0916
12m0916 04562 01023237000006055416162365431416000
12m0916 04563 54073337000006055416162315420416000
12m0916 04564 01033131000022665416156125430456000
12m0916
12 0917
12 0918 04565 01033017000006055416162355431416000
12m0919
12m0919
12m0919 04566 01056137000000001416162225471556000
12m0920
12m0920
12m0920 04567 01073237000006055416162365431416000
12m0920 04570 01023131000022665416156115430456000
12m0920 04571 01033131000022665416156125430456000
12m0920
12 0921
12 0922 04572 01033017000006055416162355431416000
12m0923
12m0923
12m0923 04573 01056137000000001416162225471556000
12m0924
12m0924
12m0924 04574 01023237000006055416162365431416000
12m0924 04575 01073337000006055416162355431416000
12m0924 04576 01033131000022665416156125430456000
12m0924
12 0925
12 0926 04577 610731170000060554020344365437416000
12 0927 04600 01043537000006055400362365431416000
12 0928 04601 01073100200011407400362025421456000
12 0929 04602 01063017000000001060362025571456000
12 0930 04603 01064017000000001410762024731456000
12 0931
12 0932
12 0932
12 0933
12 0934
12 0935
12 0936
12 0937
12 0938
12 0939
12 0940
12 0941
12 0942
12 0943
12 0944
12 0945
12 0945
12 0946 04604 01073100600000001416162025461556000
12 0947
12 0948 04605 01171117000006055416150365477516000
12 0949
12 0950 04606 01033100600000001416162025411456000
12 0951
12 0951
12 0952 04607 01122000200000001416162025421456000
12 0953
12 0954 04610 01037317000000001416162025431456000
12 0955
12 0956 04611 01132317000006055416162365431416000
12 0957
12 0958 04612 01073117001006054011000365571417000
12 0959
12 0960
12 0961
12 0962
12 0963
12 0964
12 0965 04613 01151100400000001416162025461556000
12 0966
12 0967 04614 010733170000060554161623654637416000
12 0968
12 0969 04615 01053317000010770560362225571456000
12 0970
12 0971 04616 01073317000006055416162425431416000
12 0972
12 0973
12 0974 04617 01073117000000001416162225431456000
12 0975 04620 01073100600011445416162025421456000
12 0976 04621 01132317000006055416162365437416000
12 0977 04622 01073100200006055400362425761416000
12 0977
12 0978 04623 01122017000006055416162425431416000
12 0979
12 0980
12 0981
12 0982
12 0983

```

```

-pair
[.: \ 2 + .
]DIV3: DMAC1
[ ALUI(-1) DEST[AC] JUMP[. + 2] NORM $
ALUI(0) DEST[AC] NORM $
D[MEM] ALUI(D*AC) DEST[AR] NORM $
D[AR] ROT(1) MASK(1) DEST[IR-ADR] NORM $
ALUI(Q) DEST[AR] PUSHJ[DODIV] NORM $
DMACFN(Q D AC AR NORM)
]
[ ALUI(Q) D[AR] DEST[O-AC AR] NORM $
ACSEL[AC+1] D[AR] ALUI(D) DEST[AC AR] NORM $
ALUI[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SEDI] ] $
]
DIV9: ACSEL[AC+1] ALUI[AC] DEST(Q) NORM $ ;LO PART
DMAC2
[ D[MEM] ALUI(D*AC) DEST[AR] PUSHJ[DODIV] NORM $
DMACFN(Q D AC AR NEGI)
]
[ ALUI(Q) D[AR] DEST[O-AC AR] NORM $
ACSEL[AC+1] D[AR] ALUI(D) DEST[AC AR] NEGI $
ALUI[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SEDI] ] $
]
DIVMA: ALUI[AC] ACSEL[AC+1] DEST(Q) NORM $
DMACZ
[ D[MEM] ALUI(D*AC) DEST[AR] PUSHJ[DODIV] NORM $
DMACFN(Q D MEMSTO AR MEMST1)
]
[ ALUI(D) D[AR] DEST[O-AC AR] NORM $
ACSEL[AC+1] D[AR] ALUI(Q) DEST[MEMSTO AR] MEMST1 $
ALUI[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SEDI] ] $
]
DIVBA: ALUI[AC] ACSEL[AC+1] DEST(Q) NORM $
DMACZ
[ D[MEM] ALUI(D*AC) DEST[AR] PUSHJ[DODIV] NORM $
DMACFN(Q D AC AR NORM)
]
[ ALUI(Q) D[AR] DEST[O-AC AR] NORM $
ACSEL[AC+1] D[AR] ALUI(D) DEST[AC AR] NORM $
ALUI[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SEDI] ] $
]
DODIV: D[AR] ROT(1) MASK(1) DEST[IR-ADR] SHORT $
ALUI[SH-AC] DEST[AR DS] MASK(1) NORM $
D[AR] MASK(1) COND[OBUS=0] JUMP[. + 2] CSS0 $
D[CONST 1] ROT(43) ALUI[DORO] DEST(Q) JUMP[DODIV] NORM $
D[MASK 43] ALUI[D&Q] DEST(Q) NORM JUMP[DODIV] $
]
;-----
;
; Single Precision Divide (and continuation of double precision)
;
; (Reminder: Quotient, Remainder = Dividend / Divisor)
;
;Where we get here:
; MEM 36 bit signed divisor
; AC High order dividend (0 or -1 for single precision)
; Q Low order dividend
; IR<35> Sign of dividend XOR sign of divisor
; AR Sign of dividend and original contents of AC
;
;-----
DODIV: D[MEM] COND[OBUS<0] JUMP[DODIV1] CSS0 $
;Jump if divide by positive number
D[MEM] ALUI[0-D] DEST[HOLD] SHORT $
;Take absolute value
DODIV1: ALUI[AC] COND[OBUS<0] JUMP[DODIV2] CYLEN[450] $
;Check sign of high order word. If positive, we're ready
to go
ALUI[0-Q] DEST(Q) COND[OBUS=0] JUMP[DODIV3] CYLEN[CS00] $
;Double precision negate, low order word
ALUI[NOTAC] DEST[AC] JUMP[DODIV2] NORM $
;High order word, no carry
DODIV3: ALUI[0-AC] DEST[AC] NORM $
;High order word, with carry
DODIV2: D[CONST 44] ROT[LLDAD-ROT] LLOAD NORM $
;LOOP 37 TIMES
;Now have:
; MEM Absolute value of divisor
; AC Absolute value of high order dividend
; Q Absolute value of low order dividend
; R Repeat count for division
D[MEM] ALUI[AC-D] COND[OBUS<0] JUMP[DODIV7] CSS0 $
;Jump if not no divide case
D[PC-FLAGS] DEST[AC] SHORT $
;Get ready to set flags
D[CONST 1] ROT[23.] ALUI[DORAC] DEST[AC] PUSHJ[MSTOV1] NORM $
;Set no divide
D[AR] DEST[AC] POPJ NORM $
;Fix clobbered AC
DODIV7: NORM PUSHJ[DODIV4] $
D[AR] COND[OBUS<0] JUMP[. + 2] CSS0 $ ;J IF DIVIDEND WAS +
ALUI[0-AC] DEST[AC] SHORT $
D[IR] MASK(1) COND[OBUS=0] POPJ CSS0 $ ;LEAVE IF RESULT SHOULD BE
+
ALUI[0-Q] DEST(Q) POPJ NORM $
;On completion:
; MEM Absolute value of divisor
; AC Remainder
; Q Quotient
; R

```

```

12 0988                                ;For ordinary floating divide, do 8 fewer steps than fixed
12 0988                                point.
12 0989 04625 01073117000000045416162025431456000    NORM JUMP(DODIV4 + 18.) $
12 0990                                ;For floating divide long, do 9 fewer steps than fixed point.
12 0991
12 0992
12 0993
12 0994
12 0995
12 0996
12 0997
12 0997 04626 01151600400011461416762125471556000
12 0997
12 0997 04627 01050600400011461416762125471556000
12 0997
12 0997 04630 01151600400011465416762125471556000
12 0997
12 0997 04631 01050600400011465416762125471556000
12 0997
12 0997 04632 01151600400011471416762125471556000
12 0997
12 0997 04633 01050600400011471416762125471556000
12 0997
12 0997 04634 01151600400011475416762125471556000
12 0997
12 0997 04635 01050600400011475416762125471556000
12 0997
12 0997 04636 01151600400011501416762125471556000
12 0997
12 0997 04637 01050600400011501416762125471556000
12 0997
12 0997 04640 01151600400011505416762125471556000
12 0997
12 0997 04641 01050600400011505416762125471556000
12 0997
12 0997 04642 01151600400011511416762125471556000
12 0997
12 0997 04643 01050600400011511416762125471556000
12 0997
12 0997 04644 01151600400011515416762125471556000
12 0997
12 0997 04645 01050600400011515416762125471556000
12 0997
12 0997 04646 01151600400011521416762125471556000
12 0997
12 0997 04647 01050600400011521416762125471556000
12 0997
12 0997 04650 01151600400011525416762125471556000
12 0997
12 0997 04651 01050600400011525416762125471556000
12 0997
12 0997 04652 01151600400011531416762125471556000
12 0997
12 0997 04653 01050600400011531416762125471556000
12 0997
12 0997 04654 01151600400011535416762125471556000
12 0997
12 0997 04655 01050600400011535416762125471556000
12 0997
12 0997 04656 01151600400011541416762125471556000
12 0997
12 0997 04657 01050600400011541416762125471556000
12 0997
12 0997 04660 01151600400011545416762125471556000
12 0997
12 0997 04661 01050600400011545416762125471556000
12 0997
12 0997 04662 01151600400011551416762125471556000
12 0997
12 0997 04663 01050600400011551416762125471556000
12 0997
12 0997 04664 01151600400011555416762125471556000
12 0997
12 0997 04665 01050600400011555416762125471556000
12 0997
12 0997 04666 01151600400011561416762125471556000
12 0997
12 0997 04667 01050600400011561416762125471556000
12 0997
12 0997 04670 01151600400011565416762125471556000
12 0997
12 0997 04671 01050600400011565416762125471556000
12 0997
12 0997 04672 01151600400011571416762125471556000
12 0997
12 0997 04673 01050600400011571416762125471556000
12 0997
12 0997
    
```

```

12m0997 04676 01151600400011601416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04677 01050600400011601416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04700 01151600400011605416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04701 01050600400011605416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04702 01151600400011611416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04703 01050600400011611416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04704 01151600400011615416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04705 01050600400011615416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04706 01151600400011621416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04707 01050600400011621416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04710 01151600400011625416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04711 01050600400011625416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04712 01151600400011631416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04713 01050600400011631416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04714 01151600400011635416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04715 01050600400011635416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04716 01151600400011641416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04717 01050600400011641416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04720 01151600400011645416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04721 01050600400011645416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04722 01151600400011651416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04723 01050600400011651416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04724 01151600400011655416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04725 01050600400011655416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04726 01151600400011661416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04727 01050600400011661416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04730 01151600400011665416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04731 01050600400011665416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04732 01151600400011671416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04733 01050600400011671416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12m0997
11
12m0997 04734 01151600400011675416762125471556000      D(MEM) ALU(AC-D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 2)
12m0997
T300 $
12m0997 04735 01050600400011675416762125471556000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) COND(OBUS<0) LBJUMP(. + 1)
12m0997
T300 $
12 0997 04736 01151617000011701416762025471556000      ] D(MEM) ALU(AC-D) DEST(D6) MASK(73) JUMP(. + 2) NORM $
12 0998 04737 01050617000006055416762365471516000      D(MEM) ALU(AC+D) DEST(D6) MASK(73) NORM $
12 0999
ALU(SH-AC) DEST(D5) MASK(0) NORM $
DODIV6: D(CONST 1) ROT(43) ALU(D+AC) DEST(AC) COND(-OBUS<0) C550 POPJ $
;ADJUST REM SIGN, CHECK IT
12 1000 04740 01043517000006055400162365431416000      D(MEM) ALU(D+AC) DEST(AC) NORM POPJ $ #
12 1001 04741 01056300600006055060362425561416000      ;ADJUST REM.
12 1002
12 1003 04742 01050317000006055416162425471516000
12 1004
12 1005
12 1006
12 1007
12 1008
12 1009
12 1010
12 1010
12 1011
12 1011
12 1012
12 1012
12 1012
12 1013
12 1014
12 1015
12 1015
12 1016
12 1017
12 1018
12 1019
12 1020
12 1021
COMMENT %
.QUAD
DODIV4: D(MEM) ALU(DIVAC-D) DEST(D6) MASK(3) COND(OBUS<0) SLOOP(DODIV4)
C600 $
ALU(SH+AC) DEST(D5) MASK(0) JUMP(DODIV6) NORM $ ; RE-SHIFT
REMAINDER
D(MEM) ALU(DIVAC+D) DEST(D6) MASK(3) COND(OBUS<0) SLOOP(DODIV4)
C600 $
ALU(SH+AC) DEST(D5) MASK(0) NORM $
;end-of-.QUAD
DODIV6: D(CONST 1) ROT(43) ALU(D+AC) DEST(AC) COND(-OBUS<0) C550 POPJ $
;ADJUST REM SIGN, CHECK IT
D(MEM) ALU(D+AC) DEST(AC) NORM POPJ $
;ADJUST REM.
%

```

```

13 1022
13 1023
13m1024
13 1024
13 1025 06500 01073002200000001416162125771456000
13 1026 06501 01073017000000001416044025771457000
13 1027
13m1028
13m1028
13m1028
13 1029
13m1030
13m1030
13 1031 04744 0106301700000000204562024731456000
13 1031
13 1032 04745 01073017000006055402044365771417000
13 1033 04746 01161102000000001411162025561456000
13 1034 04747 01161017000000001411044025571457000
13 1035
13 1036 04750 01060002200000001411044025571457000
13 1037 04751 01073117000000001416162025431456000
13 1038
13 1039 04752 01033100200022711416162025431456000
13 1040 04753 01054317000006055060362365571416000
13 1041 04754 01073017000006055416162364631416000
13 1042
13 1043
13 1044
13m1045
13m1045 04755 01063117000000001060242225561457000
13 1045
13 1046
13 1047 04756 54073117000006055416162325420416000
13 1048
13 1049 04757 01033120600000001416162025431456000
13 1050 04760 01162117000006055411050365571417000
13 1051 04761 01073017000006055212162364731416000
13 1052 04762 54063317000006055216162325420416000
13 1053
13 1054 04763 01023117000006055416050365431417000
13 1055 04764 54073317000006055212162325420416000
13 1056
13 1057 04765 01162117000006055410650365571417000
13 1058 04766 61023117000006055416144365431416000
13 1059 04767 01054017000006055060362365571416000
13 1060 04770 01054137000006055412162364731416000
13 1061 04771 01063237000006055216162365431416000
13 1062 04772 01170117000006055416050365771417000
13 1063 04773 01073017000006055216162365431416000
13 1064 04774 01064000200022711072162024731456000
13 1065 04775 01065100200022711072162024731456000
13 1066 04776 01073017000011733416162024631456000
13 1067
13 1068 04777 01033100600000001416162025431456000
13 1069 05000 54072317000006055400162325560416000
13 1070
13m1071
13 1071
13 1072 06502 01073002200000001416162125771456000
13 1073 06503 01073117000000001416044025771457000
13 1074
13m1075
13m1075
13m1075
13m1076
13m1076
13 1077 05002 0106301700000000202562024731456000
13 1078
13 1079 05003 01073017000006055402044365771417000
13 1080 05004 01161102000000001411162025571456000
13 1081 05005 01161017000012011411044025571457000
13 1082
13 1083 05006 01060002000012015411044025571457000
13 1084 05007 01033137000006055416162365431416000
13 1085 05010 54073317000006055216162325420416000
13 1086
13m1087
13 1087
13 1088 06504 01073002200000001416162125771456000
13 1089 06505 01073017000000001416044025771457000
13 1090
13m1091
13m1091
13m1091
13m1092
13m1092
13 1093 05012 0106301700000000202562024731456000
13 1094
13 1095 05013 01073017000006055402044365771417000
13 1096 05014 01161101200000001411162025571456000
13 1097 05015 01162117000006055411050365571417000
13 1098 05016 01054137000006055412162364731416000
13 1099 05017 54073317000006055216162325420416000
13 1100
13 1101 05020 54024317000006055416162325420416000
13 1102
13 1103 05021 01060002000012041411044025571457000
13 1104 05022 01023117000006055416050365431417000
13 1105 05023 01033137000006055416162365431416000
13 1106 05024 54073317000006055212162325420416000
13 1107

;;; Shift/rotate group
.opcode[240] [xlist
list ] ;ASH
D[IR] COND[-OBUS18] DEST[Q] LBJUMP[ASH1] $
D[IR] DEST[Q ROTR] JUMP[ASHDOP] $ ;count is small positive

.reloc
[.USE[NORMAL]
[ xlist
list ]
.pair
[.: \ 2 + .
]ASH1: D[MASK 22] ROT[10] ALU[DORQ] DEST[Q] JUMP[ASHNEG] $ ; neg
arg
D[IR] MASK[10] DEST[Q ROTR] $ ;Pos. count, mask
D[CONST 44] ALU[Q-D] C550 COND[OBUS18] JUMP[ASHDOP] $
D[CONST 44] ALU[Q-D] DEST[Q ROTR] JUMP[BIGASH] $

ASHNEG: D[CONST 44] ALU[D+Q] DEST[Q ROTR] COND[-OBUS18] JUMP[ASHDO] $
JUMP[BIGASZ] $

BIGASH: ALU[AC] COND[OBUS=0] JUMP[MAIN] $
D[CONST 1] ROT[43] ALU[D&AC] DEST[AC] $
D[PC-FLAGS] DEST[Q] $
SETOV1: D[CONST 1] ROT[43] ALU[DORQ] DEST[PC-FLAGS]
.repeat waitsfix [
C550 PUSHJ[SETOVX] $
];[
C550 PUSHJ[SETOVX] $
].repeat waitsfix
;Set PC flag bit 0, and go cause trap if enabled.
NEOI $

ASHDOP: ALU[AC] DEST[AR] COND[-OBUS<0] JUMP[ASHDOP] $
D[CONST 44] ALU[D-Q] DEST[MASKR] $
D[MASKR] ROT[IR] DEST[Q] $
D[AR] ROT[IR] ALU[DORQ] DEST[AC] NEOI $

ASHDO1: ALU[Q] DEST[MASKR] $
D[AR] MASK[R] ROT[IR] DEST[AC] NEOI $

ASHDOP: D[CONST 43] ALU[D-Q] DEST[MASKR] $
ALU[Q] DEST[IR-ADR] $ ;SAVE SH AMT
D[CONST 1] ROT[43] ALU[D&AC] DEST[Q] $ ;GET SIGN BIT
D[MASKR] ALU[D&AC] DEST[AR] $
D[AR] ROT[IR] ALU[DORQ] DEST[D-AC AR] $
D[IR] ALU[D+1] DEST[MASKR] $
D[AR] ROT[IR] DEST[Q] $
D[MASKR] ROT[43] ALU[D&Q] DEST[Q] COND[OBUS=0] JUMP[MAIN] $
D[MASKR] ROT[43] ALU[D+Q] COND[OBUS=0] JUMP[MAIN] $
D[PC-FLAGS] DEST[Q] JUMP[SETOV1] NORM $

BIGASZ: ALU[AC] COND[-OBUS<0] JUMP[LSH0] $
ALU[-1] DEST[AC] NEOI $

.opcode[241] [xlist
list ] ;ROT
D[IR] COND[-OBUS18] DEST[Q] LBJUMP[ROT1] $
D[IR] DEST[ROTR] JUMP[ROTD0] $ ;count is small positive

.reloc
[.USE[NORMAL]
[ xlist
list ] .pair
[.: \ 2 + .
]ROT1: D[MASK 12] ROT[10] ALU[DORQ] DEST[Q] JUMP[ROTNeg] $
;Negative count, extend sign
D[IR] MASK[10] DEST[Q ROTR] $ ;Pos. count, mask
D[CONST 44] ALU[Q-D] COND[OBUS18] JUMP[ROTD0] $ ;Mod 36.
D[CONST 44] ALU[Q-D] DEST[Q ROTR] JUMP[. - 1] $

ROTNeg: D[CONST 44] ALU[Q+D] DEST[Q ROTR] COND[OBUS18] JUMP[.] $
ROTD0: ALU[AC] DEST[AR] $
D[AR] ROT[IR] DEST[AC] NEOI $

.opcode[242] [xlist
list ] ;LSH
D[IR] COND[-OBUS18] DEST[Q] LBJUMP[LSH1] $
D[IR] DEST[Q ROTR] JUMP[LSHD0] $ ;count is small positive

.reloc
[.USE[NORMAL]
[ xlist
list ] .pair
[.: \ 2 + .
]LSH1: D[MASK 12] ROT[10] ALU[DORQ] DEST[Q] JUMP[LSHNEG] $
;Negative count, extend sign
D[IR] MASK[10] DEST[Q ROTR] $ ;Pos. count, mask
LSHX: D[CONST 44] ALU[Q-D] COND[OBUS>0] JUMP[LSH0] $ ;ASH joins here
LSHD0: D[CONST 44] ALU[D-Q] DEST[MASKR] $
D[MASKR] ALU[D&AC] DEST[AR] $
D[AR] ROT[IR] DEST[AC] NEOI $

LSH0: ALU[0] DEST[AC] NEOI $

LSHNEG: D[CONST 44] ALU[D+Q] DEST[Q ROTR] COND[OBUS18] JUMP[LSH0] $
ALU[Q] DEST[MASKR] $
ALU[AC] DEST[AR] $
D[AR] ROT[IR] MASK[R] DEST[AC] NEOI $

```

```

14 1108
14m1109
14 1109
14 1110 06506 0103312000000001416162125431456000
14 1111 06507 0103312000000001416162125431456000
14 1112
14m1113
14m1113
14m1114
14m1114
14 1115 05026 54024317000006055416162315420416000
14 1116 05027 01024317000006055416162355431416000
14 1117 05030 0107310000000000141562025431456000
14 1118 05031 01073137000006054156162365431416000
14 1119 05032 01050317000012061401562015571456000
14 1120 05033 0107310040000001416162025431456000
14 1121 05034 01130317000006055416162355431416000
14 1122 05035 01073120600012070036162025431456000
14 1123 05036 55073117000027755416162325421216000
14 1124
14 1125
14 1126
14 1127
14 1128
14 1129
14 1130
14m1131
14 1131
14 1132 06510 01054137000000001410762014731456000
14 1133 06511 01054137000000001410762014731456000
14 1134
14m1135
14m1135
14m1135
14 1136 05037 01073017000006054036162365431416000
14 1136
14 1137 05040 01054117000006055060350365571416000
14 1138
14 1139 05041 0107310200000001404562025771456000
14 1140 05042 01073100200022711402162025771456000
14 1141 05043 01024317000006055416162355431416000
14 1142 05044 01072137000006055402162365771416000
14 1143 05045 01073117001006054016000365431417000
14 1144 05046 01043617000006055400362365431416000
14 1145 05047 0105610040000001416162025471556000
14 1146 05050 01073107000012115416162025431456000
14 1147
14 1148 05051 01073117000000001416162025431456000
14 1149 05052 01073317000012121060362015571456000
14 1150
14 1151 05053 01073017000006055416162365477516000
14 1152 05054 01063317000006055070762355431416000
14 1153 05055 01054317000006055410762364737416000
14 1154 05056 54003317000006055416162325420416000
14 1155 05057 61171117000006055416144365771416000
14m1156
14m1156
14m1156 05060 01072137000006055402162365771416000
14m1156 05061 01073117001006054016000365431417000
14m1156 05062 01043407000012145416362025431456000
14 1157 05063 01023137000012127416162025431456000
14 1158
14m1159
14 1159
14 1160 06512 0107310220000001416162125771456000
14 1161 06513 01033017000000001416162015431456000
14 1162
14m1163
14m1163
14m1163
14m1164
14m1164
14 1165 05064 61171117000000001416144025771456000
14 1165
14 1166 05065 01033017000006055416162355431416000
14 1167 05066 01073100200022711402162025771456000
14m1168
14m1168
14m1168 05067 01072137000006055402162365771416000
14m1168 05070 01073117001006054016000365431417000
14m1168 05071 01043607000012163416162025431456000
14 1169 05072 54023317000006055416162315420416000
14 1170
14 1171 05073 01033017000006055416162355431416000
14m1172
14m1172
14m1172 05074 01072137000006055402162365771416000
14m1172 05075 01073117001006054016000365431417000
14m1172 05076 01043407000012175416162025431456000
14 1173 05077 54023317000006055416162315420416000
14 1174
14m1175
14 1175
14 1176 06514 0107310220000001416162125771456000
14 1177 06515 01033017000000001416162015431456000
14 1178
14m1179
14m1179
14m1179
14m1180
14m1180
14 1181 05100 61171117000000001404544025771456000
14 1182 05101 01033017000006055416162355431416000
14 1183 05102 01073100200022711402162025771456000
14m1184
14m1184
14m1184 05103 01072137000006055402162365771416000
14m1184 05104 01073117001006054016000365431417000
14m1184 05105 01043607000012213416562025431456000
14 1185 05106 010731000006055416162315420416000

```

SLOC March 23, 1984 21:05:39 file STRING: -- of -- F41NNF

```
14m1188 05110 01072137000006055402162365771416000 [ D[IR] MASK[B.] ALU[D-1] DEST[AR] $
14m1188 05111 01073117001006054016000365431417000 D[AR] ROT[LLDAD-ROT] DEST[LLDAD] $
14m1188 05112 01043407000012225416562025431456000 ALU[SH-AC] DEST[D+] ENDCONN[LSH] NORM LOOP[.] $
14 1189 05113 54023317000006055416162315420416000 ] ALU[Q] DEST[AC] ACSEL[AC+1] NEDI $
14 1190
```



```
15 1191
15m1192
15 1192 .opcode[250] [xlist
list ] ;EXCH
15 1193 06520 01033117000000001416150025431256000 DFRQ ALU[AC] DEST[HOLD] JUMP[EXCH1] $
15 1194 06521 01043017000000001416162025431456000 ALU[A] DEST[Q] JUMP[EXCHA] $
15 1195
15m1196
15m1196 .reloc
15m1196 [.USE[NORMAL]
15m1196 [ xlist
list ] IEXCH1: IFRQ STRT-WRT
15 1197 05114 01073317100022665416164025470556000 R-M-W D[MEM] DEST[AC] JUMP[SEQ1] $
15 1197
15 1198 05115 01043317000006055416162341431416000 EXCHA: ACSEL[MA,AC] ALU[A] DEST[B] $
15 1199 05116 54023317000006055416162305420436000 ALU[Q] DEST[MEMAC] NEQI $
15 1200
15 1201
```

```

16 1202
16 1203
16 1204
16 1205
16 1206
16 1207
16 1208
16 1209
16 1210
16 1211
16 1212
16 1213
16 1214
16 1215
16 1216
16 1217
16 1218
16 1219
16 1220
16 1221
16 1222
16 1223
16 1224
16 1225
16 1226
16 1227
16 1228
16 1229
16 1230
16 1231
16 1232
16 1233
16 1234
16 1235
16 1236
16 1237
16 1238
16 1239
16 1240
16 1241
16 1242
16 1243
16 1244
16 1245
16 1246
16 1247
16 1248
16 1249
16 1250
16 1251
16 1252
16 1253
16 1254
16 1255
16 1256
16 1257
16 1258
16 1259
16 1260
16 1261
16 1262
16 1263
16 1264
16 1265
16 1266
16 1267
16 1268

.REPEAT OLDBLT [
;;: "Tasteful BLT"
;+++ Mem-to-mem loop can be cut to two cycles, probably

.opcode[251]
:BLT
D[MASK 14.] ROT[4] ALU[D&AC] COND[-OBUS=0] LBJUMP[BLT0] $
D[MASK 14.] ROT[4] ALU[D&AC] COND[-OBUS=0] LBJUMP[BLT0] $
; Test for dest<20

.reloc
.pair
BLT0: JUMP[BLTA1] $ ;dest<20
D[MASK 14.] ROT[18. + 4] ALU[D&AC] COND[OBUS=0] JUMP[BLTA2] $
; Jump if src<20

D[PC] DEST[O-AC AR] $ ;AC to AR, PC to AC
D[AR] MASK[18.] DEST[Q PC] $ ;dest to Q and PC
;+++ D[AR] ROT[18.] MASK[18.] ALU[Q-D-1] COND[OBUS=0] JUMP[BLT2] $

D[IR] MASK[18.] ALU[D-Q] DEST[Q HOLD] COND[OBUS<0] JUMP[BLTB] $
D[MEM] ROT[LLOAD-ROT] DEST[LLOAD] $ ;Loop counter is shifted
over

BLT7: D[AR] MASK[18.] ROT[18.] DEST[Q MA AR] $ ; Fetch first word
BLT5: DFRQ D[PC] ALU[D-1] DEST[PC] JUMP[BLT2] $
;Back up dest. addr and enter loop.

; Main loop
BLT3: DFRQ $
;Fetch next word.
BLT2: PC+1 MA-FROM-PC D[MEM] DEST[MEMST0] COND[INTRPT] JUMP[BLT6] $
;Inc. the dest. addr, start the store, check for intrpts.

ALU[Q+1] DEST[Q AR MA] LOOP[BLT3] $
;Kick source ptr,loop
BLT9: D[PC] MASK[18.] DEST[O-AC PC MA] $
;Loop count exhausted. Prepare to exit.
D[IR] MASK[18.] ALU[AC-D] COND[-OBUS<0] JUMP[BLT9B] $
; Jump if done
ALU[AC+1] DEST[AC] $
;Not done. Prepare to xfer some more words.
D[IR] ALU[D-AC] DEST[AR] $ ; Get count
D[AR] ROT[LLOAD-ROT] DEST[LLOAD] $
D[PC] DEST[O-AC PC] $
ALU[Q] DEST[MA] JUMP[BLT5] $
BLT9B: MA-NEOI $
; Interrupt occured
BLT6: ALU[Q+1] DEST[Q AR] LOOP[BLT8] $
JUMP[BLT9] $
BLTB: ALU[AC-1] DEST[AC] SPEC[PC+] ] NORM $
D[PC] MASK[18.] DEST[O-AC PC MA] SHORT $
MA-NEOI D[AR] ROT[18.] MASK[LEFT] ALU[DORAC] DEST[AC] $

.REPEAT 1 - WAITS [ ;You'd better put in map fault code before
enabling
;this for WAITS, which must have RE-XCT on page
traps.
; Ptr has form X,,X+1
BLTZ: D[IR] MASK[18.] ALU[D-Q] DEST[HOLD] $
D[MEM] ROT[LLOAD-ROT] DEST[LLOAD] $ ;Loop counter is shifted
over
D[AR] ROT[18.] MASK[18.] DEST[MA] $ ;Read 1st word
DFRQ $
D[MEM] DEST[Q] $
MA+MA+1 ALU[Q] DEST[MEMST0] LOOP[.] $
JUMP[BLT9] $
];REPEAT 1 - WAITS

; Bassackwards BLT
BLTB: ALU[0] ROT[LLOAD-ROT] DEST[LLOAD] JUMP[BLT7] $ ;End-precedes
dest

];.REPEAT OLDBLT

```

```

17 1269 ;BLT0 BLT0A BLT1 BLT1A BLT1B BLT1C BLT1LP BLT1CK BLT1CZ BLT1IN BLT1Z
17 1269 BLT1Z BLT2LP BLT2 MA
17 1270
17 1271 .REPEAT 1 - OLDBLT {
17 1272
17 1273 .DEFINE +++[] [] ;For SRCCOM
17 1274
17 1275 +++;Revised BLT, still 3 cycles but doesn't use PC and doesn't require
17 1276 +++;special map trap code (for memory-to-memory cases).
17 1277 +++;
17 1278 +++;Mem-to-mem loop could probably be cut to two cycles, but this code
17 1279 was
17 1280 +++;written to be minimize bugs rather than execute time.
17 1281 +++;
17 1281 +++;Old AC codes is unchanged, and still has special map code.
17 1282 TVR/Sep82
17 1283
17 1283 .opcode[Z51]
17 1283 ;BLT
17 1284 BLT0: D(MASK 14.) ROT[4] ALU[D&AC] COND[-OBUS=0] LBJUMP[BLT0A] $
17 1284
17 1285 D(MASK 14.) ROT[4] ALU[D&AC] COND[-OBUS=0] LBJUMP[BLT0A] $
17 1286 ; Test for dest<20
17 1287
17 1288 .reloc
17 1288 .pair
17 1289 BLT0A: JUMP[BLT1] $ ;dest<20
17 1290 D(MASK 14.) ROT[18. + 4] ALU[D&AC] COND[OBUS=0] JUMP[BLT2] $
17 1291 ; Jump if src<20
17 1292 ;
17 1293 \ /
17 1294 +++;Revised BLT code - TVR/Sep82
17 1295 +++;Many comments as this is a place where many bugs could lurk!
17 1296 BLT1: ALU[AC] DEST[AR] SHORT $
17 1297 ;Copy BLT point to where we can use masker/shifter
17 1298 DI[IR] MASK[18.] DEST[Q] NORM $
17 1299 ;Address of termination of BLT
17 1300 DI[AR] MASK[18.] ALU[D-Q-1] DEST[Q HOLD] COND[OBUS<0] JUMP[BLT1B]
17 1300 $
17 1301 ;Calculate number of words to transfer
17 1302 ;Check for wraparound
17 1303 +++;; DI[AR] DEST[Q] NORM $
17 1304 +++;; ;Destination of BLT will pass into ACs.
17 1305 ALU[-1] DEST[Q HOLD] SHORT $
17 1306 ;*If AC(R) >= E, the BLT moves one word to location
17 1306 AR(L)*[sic]
17 1307 ;
17 1307 \ /
17 1308 +++;AR: source,,dest
17 1309 +++;Q.MEM: -size of BLT
17 1310 BLT1B: D(MASK 16.) ALU[D+Q] COND[-OBUS<0] JUMP[BLT1C] $
17 1311 ;Check size of BLT against loop register
17 1312 D(MASK 16.) ALU[NOTD] DEST[Q HOLD] NORM $
17 1313 ;Maximum loop count
17 1314 ;
17 1314 \ /
17 1315 BLT1C: DI[AR] ROT[18.] MASK[18.] DEST[Q] NORM $
17 1316 ;Setup source pointer
17 1317 D(MEM) MASK[18.] ALU[Q-D-1] COND[OBUS<0] JUMP[BLT1D] NORM $
17 1318 ;Jump if source pointer won't run into ACs
17 1319 DI[AR] ROT[18.] DEST[Q] NORM $
17 1320 ;Source pointer runs into ACs.
17 1321 +++; \ /
17 1322 +++;BLT will pass thru ACs on fetch store. Q contains address
17 1323 +++;of half of transfer which will do this. We use -1,,N
17 1324 +++;as a negative word count so that we will transfer 77777-N+1 words.
17 1325 D(MASK 18.) ROT[18.] ALU[DORQ] DEST[Q HOLD] JUMP[BLT1C] NORM $
17 1326 ;Sign extended
17 1327 ;Go back and setup Q again.
17 1328 +++; ---
17 1329
17 1330 +++;AR: source,,dest
17 1331 +++;MEM: -size of BLT
17 1332 +++;Q: source
17 1333 BLT1D:
17 1334 ;+++ D[AR] MASK[18.] ALU[D-Q-1] COND[OBUS=0] JUMP[BLT1Z] $
17 1335 ;Check for core-zeroing behavior.
17 1336 D(MEM) ROT[LLD+ROT] ALU[NOTD] DEST[LLD] $
17 1337 ;Load loop counter.
17 1338 ALU[Q] DEST[AR MA] NORM $
17 1339 +++ ;Setup for first fetch
17 1340 +++ ;Perhaps this instruction could go away we can avoid
17 1341 ; DF-FROM-AR at +2
17 1342 ;
17 1342 \ /
17 1343 +++;AC: source,,dest
17 1344 +++;AR,Q: source
17 1345 +++;Loop counter: Size of BLT.
17 1346 +++;We duplicate the first iteration of the loop rather than subtracting
17 1347
17 1347 +++;1,,1 from AC before entering it.
17 1348 DFRQ ALU[AC] DEST[AC MA] $
17 1349 ;Do first fetch and setup destination
17 1350 ;Added RE-XCT when DF-FROM-XX conversion was made. TVR/Apr83
17 1351 D[DF-FROM-AR MEM] RE-XCT DEST[MEMSTO] COND[INTRPT] JUMP[BLT1IN]
17 1351 NORM $
17 1352 +++ ;Finish fetch, start store.
17 1353 +++ ;We could leave out the interrupt test and guarantee that
17 1354 ; at least would be moved between interrupts. However,
17 1355 this
17 1356 ; would increase interrupt latency.
17 1357 TRP-CTL[RE-XCT] ALU[Q+1] DEST[Q MA AR] LOOP[BLT1LP] $
17 1358 ;Advance MCMA. Setup AR to be used as MA.
17 1359 ;We normally expect to jump
17 1360 JUMP[BLT1CK] NORM $
17 1361 ;Gee, a one word BLT!
17 1362 +++; ---
17 1363
17 1363 +++;This is the main loop of the main BLT
17 1364 +++;AC: source-1,,destination-1
17 1365 +++;Q,AR: source
17 1366 +++;Loop counter: Number of words to move.
17 1367 BLT1LP: DFRQ D[1,,1] ALU[AC+D] DEST[AC MA] $

```

```

17 1372                                     +++          ;NOTE: The only other instruction that uses DF-FROM-AR
17 1372                                     ;is
17 1373                                     +++          ; the POP instruction (unless there's one in F4JSYS
17 1373
17 1374                                     +++          ; or F4AUG).      TVR/Sep82
17 1375 TRP-CTL[RE-XCT] ALU[Q+1] DEST[Q MA AR] LOOP[BL11P] $
17 1376 ;Advance WDMA. Setup AR to be used as MA.
17 1377 ; //
17 1378 BLTICK: D[MASK 18.] ALU[D&AC] DEST[Q] COND[OBUS=0] JUMP[BLT1C2] $
17 1379 ;Now, check for termination, watching for overflow
17 1380 D[CONST 1] ROT[18.] ALU[AC-D] DEST[AC] NORM $
17 1381 ;Fixup after BLT pointer overflow
17 1382 ; //
17 1383 BLT1C2: D[IR] MASK[18.] ALU[Q-D] COND[OBUS<0] JUMP[BLT0] $
17 1384 ;"If AC(R) >= E", we're done
17 1385 ; //
17 1386 jump[main] $ ;for now...
17 1387 +++;;: MA-NEDI $
17 1388 ;BLT finished
17 1389 ; ---
17 1390
17 1391 +++;This BLT got interrupted.
17 1392 BLT1I1: TRP-CTL[RE-XCT] D[MASK 18.] ALU[D&AC] DEST[Q]
17 1393 COND[MA<20] JUMP[BLT1I2] NORM $
17 1394 ;Now, check for termination, watching for otherflow
17 1395 D[CONST 1] ROT[18.] ALU[AC-D] DEST[AC] NORM $
17 1396 ;Fixup after BLT pointer overflow
17 1397 ; //
17 1398 BLT1I2: D[IR] MASK[18.] ALU[D&Q] COND[OBUS=0] JUMP[MAIN] $
17 1399 ;If we matched, the BLT finished at the same time
17 1400 ;as we got an interrupt!
17 1401 D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] $
17 1402 ;Backup PC and try again.
17 1403
17 1404 ;We get to duplicate some stuff when zeroing
17 1405 BLT1Z: D[IR] MASK[18.] DEST[AR] NORM $
17 1406 ;Save IR in AR for end-check
17 1407 D[MEM] ROT[LLOAD-ROT] DEST[LOAD] $
17 1408 ;Load loop counter.
17 1409 DFRQ ALU[AC] DEST[AC MA] $
17 1410 ;Fetch the first word, that's all we'll ever use!
17 1411 TRP-CTL[RE-XCT] D[MEM] DEST[Q] $
17 1412 ;I wonder if this is really necessary.
17 1413 ; //
17 1414 +++;This loop could be reduced to one instruction, but then we'll need
17 1415 +++;fixup code. Let's make this work first!
17 1416 BLTZLP: ALU[Q] DEST[MEMSTO] COND[INTRPT] JUMP[BLT1I1] NORM $
17 1417 ;Finish fetch, start store.
17 1418 TRP-CTL[RE-XCT] D[1..1] ALU[D&AC] DEST[AC MA] LOOP[BLTZLP] $
17 1419 ;Advance BLT pointer, and check for count exhausted
17 1420 JUMP[BLTICK] NORM $
17 1421 ;Now, check for termination, watching for otherflow
17 1422
17 1423 .REPEAT 0 [ ;You'd better put in map fault code before enabling
17 1424 ;this for WAITS, which must have RE-XCT on page traps.
17 1425 ; Ptr has form X,,X+1
17 1426 BLTZ: D[IR] MASK[18.] ALU[D-Q] DEST[HOLD] $
17 1427 D[MEM] ROT[LLOAD-ROT] DEST[LOAD] $ ;Loop counter is shifted
17 1428 over
17 1429 D[AR] ROT[18.] MASK[18.] DEST[MA] $ ;Read 1st word
17 1430 DFRQ $
17 1431 D[MEM] DEST[Q] $
17 1432 MA+MA+1 ALU[Q] DEST[MEMSTO] LOOP[.] $
17 1433 JUMP[BLTZ] $
17 1434 ];REPEAT 0
17m1434 ];[
17m1434
17m1434 .DEFINE +++[ ] ;for SRCCOM
17m1434
17m1434 +++; [ ] Revised BLT, still 3 cycles but doesn't use PC and doesn't require
17m1434
17m1434 +++; [ ] special map trap code (for memory-to-memory cases).
17m1434 +++; [ ]
17m1434 +++; [ ] Mem-to-mem loop could probably be cut to two cycles, but this code
17m1434 was
17m1434 +++; [ ] written to be minimize bugs rather than execute time.
17m1434 +++; [ ]
17m1434 +++; [ ] Old AC codes is unchanged, and still has special map code.
17m1434 TVR/Sep82
17m1434
17m1434 .opcode[251] [xlist
17m1434 list ] ;BLT
17m1434 06522 0105410000000000103562124731456000 BLT0: D[MASK 14.] ROT[4] ALU[D&AC] COND[OBUS=0] LBJUMP[BLT0A] $
17m1434
17m1434 06523 0105410000000000103562124731456000 D[MASK 14.] ROT[4] ALU[D&AC] COND[OBUS=0] LBJUMP[BLT0A] $
17m1434 ; Test for dest<20
17m1434
17m1434 .reloc
17m1434 [ USE[NORMAL]
17m1434 [ xlist
17m1434 list ] .pair
17m1435 [:. \ 2 + .
17m1436 ]BLT0A: JUMP[BLT1] $ ;dest<20
17m1436 05120 01073117000000001416162025431456000 D[MASK 14.] ROT[18. + 4] ALU[D&AC] COND[OBUS=0] JUMP[BLT2] $
17m1436 05121 01054100200000000543562024731456000 ; Jump if src<20
17m1436
17m1436 ; //
17m1436 +++; [ ] Revised BLT code - TVR/Sep82
17m1436 +++; [ ] Many comments as this is a place where many bugs could lurk!
17m1436 BLT1: ALU[AC] DEST[AR] SHORT $
17m1436 ;Copy BLT point to where we can use masker/shifter
17m1436 05123 0107301700000005404562365771416000 D[IR] MASK[18.] DEST[Q] NORM $
17m1436 ;Address of termination of BLT
17m1436 05124 01062000+00000001404550025431456000 D[AR] MASK[18.] ALU[D-Q-1] DEST[Q HOLD] COND[OBUS<0] JUMP[BLT1B]
17m1436 $
17m1436 ;Calculate number of words to transfer
17m1436 ;Check for wraparound
17m1436 +++; [ ]: D[AR] DEST[Q] NORM $
17m1436 +++; [ ]: ;Destination of BLT will pass into ACs.
17m1436 05125 01072017000000054001503655771416000 ALU[-1] DEST[Q HOLD] SHORT $
17m1436 ;"If AC(R) >= E, the BLT moves one word to location

```

```

17m1436                                     ;Check size of BLT against loop register
17m1436 05127 01077017000006055404150364731416000 D(MASK 16.) ALU(NOTD) DEST(Q HOLD) NORM $
17m1436                                     ;Maximum loop count
17m1436                                     ;
17m1436                                     \ /
17m1436 05130 01073017000006054444562365431416000 BLT1C: D(AR) ROT(18.) MASK(18.) DEST(Q) NORM $
17m1436                                     ;Setup source pointer
17m1436 05131 01061100400000001404562025471556000 D(MEM) MASK(18.) ALU(Q-D-1) COND(OBUS<0) JUMP(BLT1D) NORM $
17m1436                                     ;Jump if source pointer won't run into ACs
17m1436 05132 01073017000006054456162365431416000 D(AR) ROT(18.) DEST(Q) NORM $
17m1436                                     ;Source pointer runs into ACs.
17m1436 +++; [] \ /
17m1436 +++; []BLT will pass thru ACs on fetch store. Q contains address
17m1436 +++; []of half of transfer which will do this. We use -1,,N
17m1436 +++; []as a negative word count so that we will transfer 77777-N+1
17m1436 words.
17m1436 05133 01063017000012260444550024731456000 D(MASK 18.) ROT(18.) ALU(DORQ) DEST(Q HOLD) JUMP(BLT1C) NORM $
17m1436                                     ;Sign extended
17m1436                                     ;Go back and setup Q again.
17m1436 +++; [] ---
17m1436
17m1436 +++; []AR: source,,dest
17m1436 +++; []MEM: -size of BLT
17m1436 +++; []Q: source
17m1436 BLT1D:
17m1436 ;+++ D(AR) MASK(18.) ALU(D-Q-1) COND(OBUS=0) JUMP(BLT1Z) $
17m1436                                     ;Check for core-zeroing behavior.
17m1436 05134 01077117001006054016000365471517000 D(MEM) ROT(LLOAD-ROT) ALU(NOTD) DEST(LLOAD) $
17m1436                                     ;Load loop counter.
17m1436 ALU(Q) DEST(AR MA) NORM $
17m1436 05135 71023137000006055416162365431416000
17m1436 +++ [] ;Setup for first fetch
17m1436 +++ [] ;Perhaps this instruction could go away we can avoid
17m1436 +++ [] ; DF-FROM-AR at .+Z
17m1436                                     \ /
17m1436 +++; []AC: source,,dest
17m1436 +++; []AR,Q: source
17m1436 +++; []Loop counter: Size of BLT.
17m1436 +++; []We duplicate the first iteration of the loop rather than
17m1436 subtracting
17m1436 +++; []1,,1 from AC before entering it.
17m1436 05136 71033317000006055416162365431216000 DFRQ ALU(AC) DEST(AC MA) $
17m1436                                     ;Do first fetch and setup destination
17m1436 ;Added RE-XCT when DF-FROM-XX conversion was made. TVR/Apr83
17m1436 05137 01073110470000001416156025471556000 D(DF-FROM-AR MEM) RE-XCT DEST(MEMSTO) COND(INTRPT) JUMP(BLT1IN)
17m1436 NORM $
17m1436 +++ [] ;Finish fetch, start store.
17m1436 +++ [] ;We could leave out the interrupt test and guarantee that
17m1436
17m1436 +++ [] ; at least would be moved between interrupts. However,
17m1436 this
17m1436 +++ [] ; would increase interrupt latency.
17m1436 05140 71120027040000001416162025431556000 TRP-CTL(RE-XCT) ALU(Q+1) DEST(Q MA AR) LOOP(BLT1LP) $
17m1436                                     ;Advance WCMR. Setup AR to be used as MA.
17m1436 ;We normally expect to jump
17m1436 05141 01073117000000001416162025431456000 JUMP(BLT1CK) NORM $
17m1436                                     ;Gez, a one word BLT!
17m1436 +++; [] ---
17m1436
17m1436 +++; []This is the main loop of the main BLT
17m1436 +++; []AC: source-1,,destination-1
17m1436 +++; []Q,AR: source
17m1436 +++; []Loop counter: Number of words to move.
17m1436 05142 71050317003706055400362365571216000 BLT1LP: DFRQ D(1,,1) ALU(AC+D) DEST(AC MA) $
17m1436 +++ [] ;Advance both source and destination
17m1436 ;Added RE-XCT when DF-FROM-XX conversion was made. TVR/Apr83
17m1436 05143 01073110470000001416156025471556000 D(DF-FROM-AR MEM) RE-XCT DEST(MEMSTO) COND(INTRPT) JUMP(BLT1IN)
17m1436 NORM $
17m1436                                     ;Finish fetch, start store and check for interrupt.
17m1436 +++ [] ;NOTE: The only other instruction that uses DF-FROM-AR
17m1436 is
17m1436 +++ [] ; the POP instruction (unless there's one in F4J5YS
17m1436
17m1436 +++ [] ; or F4AUG). TVR/Sep82
17m1436 05144 71120027040012305416162025431556000 TRP-CTL(RE-XCT) ALU(Q+1) DEST(Q MA AR) LOOP(BLT1LP) $
17m1436                                     ;Advance WCMR. Setup AR to be used as MA.
17m1436 ;
17m1436 \ /
17m1436 05145 01054000000000001404562024731456000 BLT1CK: D(MASK 18.) ALU(D&AC) DEST(Q) COND(OBUS=0) JUMP(BLT1C2) $
17m1436                                     ;Now, check for termination, watching for overflow
17m1436 05146 01151317000006054440362365571416000 D(CONST 1) ROT(18.) ALU(AC-D) DEST(AC) NORM $
17m1436                                     ;Fixup after BLT pointer overflow
17m1436 ;
17m1436 \ /
17m1436 05147 01161100400015245404562025771456000 BLT1C2: D(IR) MASK(18.) ALU(Q-D) COND(OBUS<0) JUMP(BLT0) $
17m1436                                     ;"If AC(R) >= E", we're done
17m1436 ;
17m1436 \ /
17m1436 05150 01073117000022711416162025431456000 jump[main] $ ;for now...
17m1436 +++; [];; MA-NEDI $
17m1436                                     ;BLT finished
17m1436 ;
17m1436 ---
17m1436
17m1436 +++; []This BLT got interrupted.
17m1436 BLT1IN: TRP-CTL(RE-XCT) D(MASK 18.) ALU(D&AC) DEST(Q)
17m1436 COND(-MA<20) JUMP(BLT1I2) NORM $
17m1436                                     ;Now, check for termination, watching for otherflow
17m1436 05152 01151317000006054440362365571416000 D(CONST 1) ROT(18.) ALU(AC-D) DEST(AC) NORM $
17m1436                                     ;Fixup after BLT pointer overflow
17m1436 ;
17m1436 \ /
17m1436 05153 01066100200022711404562025771456000 BLT1I2: D(IR) MASK(18.) ALU(D&Q) COND(OBUS=0) JUMP(MAIN) $
17m1436                                     ;If we matched, the BLT finished at the same time
17m1436                                     ;as we got an interrupt!
17m1436 05154 61072117000022711416146025631456000 D(PC) ALU(D-1) DEST(PC) JUMP(MAIN) $
17m1436                                     ;Backup PC and try again.
17m1436
17m1436 ;We get to duplicate some stuff when zeroing
17m1436 BLT1Z: D(IR) MASK(18.) DEST(AR) NORM $
17m1436                                     ;Save IR in AR for end-check
17m1436 05156 01073117001006054016000365471517000 D(MEM) ROT(LLOAD-ROT) DEST(LLOAD) $
17m1436                                     ;Load loop counter.
17m1436 05157 71033317000006055416162365431216000 DFRQ ALU(AC) DEST(AC MA) $
17m1436                                     ;Fetch the first word, that's all we'll ever use!
17m1436 05160 01073017040006055416162365471516000 TRP CTL(RE XCT) D(MEM) DEST(Q) $
17m1436                                     ;I wonder if this is really necessary.

```

```

17m1436                                     ;Finish fetch, start store.
17m1436 05162 71050307043712343400362025571556000 TRP-CTL(RE-XCT) D[1..1] ALU(D+AC) DEST(AC MA) LOOP(BLTZLP) $
17m1436                                     ;Advance BLT pointer, and check for count exhausted
17m1436 05163 01073117000012313415162025431456000 JUMP(BLTICK) NORM $
17m1436                                     ;Now, check for termination, watching for otherflow
17m1436
17m1436 .REPEAT 0 [ ;You'd better put in map fault code before enabling
17m1436                                     ;this for WAITS, which must have RE-XCT on page traps.
17m1436 ; Ptr has form X,,X+1
17m1436 BLTZ: D(IR) MASK[18.] ALU(D-Q) DEST(HOLD) $
17m1436 D(MEM) ROT(LLOAD-ROT) DEST(LLOAD) $ ;Loop counter is shifted
17m1436 over
17m1436 D(AR) ROT[18.] MASK[18.] DEST(MA) $ ;Read 1st word
17m1436 DFRQ $
17m1436 D(MEM) DEST(Q) $
17m1436 MA-MA+1 ALU(Q) DEST(MEMSTO) LOOP[.] $
17m1436 JUMP(BLT9) $
17m1436 ;:REPEAT 0
17 1434 ].REPEAT 1 - OLDBLT
17 1435

```

```

18 1436 ;BLTA1 BLTA3 BLTFX2 BLTAL2 BLTXIT BLTA2 BLTAZA BLTAZB BLTL1 BLTA4 BLTA10
18 1436 BLTL2 BLTLZA BLT99 BLTCHK
18 1437 ;repeat 0[] ;Help SRCCOM not match too soon.
18 1438 ; AC cases
18 1439 ; Dest is AC
18 1440 05164 01054100200000000543562024731456000
18 1441 BLTA1: D[MASK 16] ROT[26] ALU[D&AC] COND[OBUS=0] JUMP[BLTA10] $
18 1442 05165 0107310000000001003562025771456000
18 1443 ; Jump if src is AC
18 1444 05166 01033137000006055416162365431416000
18 1445 05167 01073117000006054016012365431417000
18 1446 05170 01073017000006055404562365777416000
18 1447 05171 0116100400000001404550225431456000
18 1448 ; Jump if final dest is not AC
18 1449 05172 01073117001006054016000365471517000
18 1450 ALU[AC] DEST[AR] $ ; Get dest
18 1451 D[IR] ROT[AMEM-P-ROT] DEST[AMEM-P] $
18 1452 D[IR] MASK[18.] DEST[Q] SHORT $
18 1453 D[AR] MASK[18.] ALU[Q-D] DEST[Q HOLD] COND[OBUS<0] PUSHJ[BLTA+] $
18 1454 ;Adjust if cnt neg.
18 1455 D[MEM] ROT[LLOAD-ROT] DEST[LLOAD] $ ;Loop counter is shifted
18 1456 over
18 1457 ;repeat oldblt [
18 1458 D[AR] ROT[18.] MASK[18.] DEST[MA] NORM JUMP[BLTAL3] $
18 1459 ;Get src
18 1460 ];.repeat oldblt
18 1461 ;GRUNT avoidance
18 1462 ;repeat 1 - oldblt [
18 1463 D[AR] ROT[18.] MASK[18.] DEST[MA Q] NORM JUMP[BLTAL3] $
18 1464 ;Get src, load MA for fetching and Q for remembering in case of
18 1465 traps.
18 1466 ];[
18 1467 ;GRUNT avoidance
18 1468 D[AR] ROT[18.] MASK[18.] DEST[MA Q] NORM JUMP[BLTAL3] $
18 1469 ;Get src, load MA for fetching and Q for remembering in case of
18 1470 traps.
18 1471 ;.repeat i - oldblt
18 1472 .odd
18 1473 [i. + 1 - (. \ 2)
18 1474 ]BLTAL3: DFRQ MA+MA+1 PUSHJ[BLTAL2] $
18 1475 D[MA] ALU[D-1] DEST[MA] NORM JUMP[ECC-PROCEED] $
18 1476 ;ECC Trap. Restore failing MA.
18 1477 ;repeat oldblt [
18 1478 D[MA] ALU[D-1] DEST[MA] NORM PUSHJ[MAP-RET] $
18 1479 NORM JUMP[BLTAL3] $
18 1480 BLTAL2: DFRQ TRP-CTL[TRAP-FIX] ACSEL[D,AMEM-P] D[MEM] DEST[B]
18 1481 AMEM-P-INCR MA+MA+1 LOOP[BLTAL2] NORM $
18 1482 ];.repeat oldblt
18 1483 ;repeat 1 - oldblt [
18 1484 D[MA] ALU[D-1] DEST[MA] $
18 1485 ;Map Trap. Restore failing MA for map code.
18 1486 D[MA] ALU[D-Q] DEST[AR] JUMP[BLTFX2] $
18 1487 ;Subtract initial MA value (preserved in Q) from failing
18 1488 value...
18 1489 ; this gives number of words moved. Note: LH is garbage.
18 1490 ; \ /
18 1491 ;Update BLT point in AC by offset in AR, then finish map trap. Note: MA
18 1492 ;should already be valid when we get here.
18 1493 BLTFX2: D[AR] ROT[18.] MASK[LEFT] ALU[D+AC] DEST[AC] $
18 1494 ;Advance source.
18 1495 D[AR] MASK[18.] ALU[D+AC] DEST[D-AC AR] $
18 1496 ;Advance destination. Watch out for overflow to left
18 1497 half
18 1498 D[AR] MASK[LEFT] ALU[AC-D] DEST[AR] $
18 1499 ;LH=1 if overflow happened.
18 1500 D[AR] MASK[LEFT] ALU[AC-D] DEST[AR] PUSHJ[MAP-RET] $
18 1501 ;Finally, fixup overflow. Sigh... the price of honesty.
18 1502 jump[.] $
18 1503 ;Shouldn't get here if RE-XCT is set!
18 1504 BLTAL2: DFRQ TRP-CTL[TRAP-FIX RE-XCT] ACSEL[D,AMEM-P] D[MEM] DEST[B]
18 1505 AMEM-P-INCR MA+MA+1 LOOP[BLTAL2] NORM $
18 1506 ];[
18 1507 D[MA] ALU[D-1] DEST[MA] $
18 1508 ;Map Trap. Restore failing MA for map code.
18 1509 D[MA] ALU[D-Q] DEST[AR] JUMP[BLTFX2] $
18 1510 ;Subtract initial MA value (preserved in Q) from failing
18 1511 value...
18 1512 ; this gives number of words moved. Note: LH is garbage.
18 1513 ; \ /
18 1514 ;Update BLT point in AC by offset in AR, then finish map trap. Note: MA
18 1515 ;should already be valid when we get here.
18 1516 BLTFX2: D[AR] ROT[18.] MASK[LEFT] ALU[D+AC] DEST[AC] $
18 1517 ;Advance source.
18 1518 D[AR] MASK[18.] ALU[D+AC] DEST[D-AC AR] $
18 1519 ;Advance destination. Watch out for overflow to left
18 1520 half
18 1521 D[AR] MASK[LEFT] ALU[AC-D] DEST[AR] $
18 1522 ;LH=1 if overflow happened.
18 1523 D[AR] MASK[LEFT] ALU[AC-D] DEST[AR] PUSHJ[MAP-RET] $
18 1524 ;Finally, fixup overflow. Sigh... the price of honesty.
18 1525 jump[.] $
18 1526 ;Shouldn't get here if RE-XCT is set!
18 1527 BLTAL2: DFRQ TRP-CTL[TRAP-FIX RE-XCT] ACSEL[D,AMEM-P] D[MEM] DEST[B]
18 1528 AMEM-P-INCR MA+MA+1 LOOP[BLTAL2] NORM $
18 1529 ];.repeat 1 - oldblt
18 1530 BLTXIT: NEOI $
18 1531 ; Src is AC, dest is mem
18 1532 BLTA2: ALU[AC-1] DEST[AR MA] $
18 1533 ;Get DEST-1 in MA, SRC in AR00:17
18 1534 D[AR] ROT[18.] DEST[AR] $
18 1535 D[AR] ROT[AMEM-P-ROT] DEST[AMEM-P] $
18 1536 ;Get SRC adr into AMEM PDL for use in fetching ACs.
18 1537 D[IR] MASK[18.] DEST[Q] $
18 1538 D[MA] MASK[18.] ALU[Q-D-1] DEST[Q AR] COND[OBUS<0] PUSHJ[BLTA+] $
18 1539 ;Compute length of transfer, jump if neg
18 1540 ;.repeat oldblt [
18 1541 D[AR] ROT[LLOAD-ROT] DEST[LLOAD] $
18 1542 ;Loop counter is shifted over
18 1543 D[AR] ROT[18.] MASK[18.] ALU[D+Q] DEST[Q] $
18 1544 ;Get final src and dest
18 1545 ;.repeat oldblt [

```

```

18 1511 ];repeat oldblt
18 1512 ;repeat 1 - oldblt [
18 1513 D[AR] ROT[LOAD-ROT] DEST[LOAD] JUMP[BLTA2A] $
18 1514 ;Loop counter is shifted over
18 1515 .ODD
18 1516 BLTA2A: D[AR] ROT[18.] MASK[18.] ALU[D+Q] DEST[Q] PUSHJ[BLTA2B] $
18 1517 ;Calc. final source addr.
18 1518 ;Setup stack for map trap
18 1519 JUMP[.] $
18 1520 ;Shouldn't get ECC traps on writes!
18 1521 D[MA] ALU[D-AC] DEST[AR] JUMP[BLTFX2] $
18 1522 ;Calculate number of words moved. Note: LH is garbage
18 1523 ;Now, proceed with regular AC flavor of BLT.
18 1524
18 1525 BLTA2B: D[MASK 30] ROT[4] ALU[D&Q] COND[-OBUS=0] JUMP[BLTA10] $
18 1526 ;Jump if src leaves ACs and flush map trap address
18 1527 BLTL1: ACSEL[D,ANEM-P] TRP-CTL[TRAP-FIX RE-XCT] ALU[B] DEST[MEMSTO]
18 1528 ANEM-P-INCR MA+MA+1 LOOP[BLTL1] $
18m1529 ];[
18m1529 D[AR] ROT[LOAD-ROT] DEST[LOAD] JUMP[BLTA2A] $
18m1529 ;Loop counter is shifted over
18m1529 .ODD
18m1529 [:. + 1 - (. \ 2)
18m1530 05217 010600170000000044562225431456000
18m1530 ]BLTA2A: D[AR] ROT[18.] MASK[18.] ALU[D+Q] DEST[Q] PUSHJ[BLTA2B] $
18m1530 ;Calc. final source addr.
18m1530 ;Setup stack for map trap
18m1530 JUMP[.] $
18m1530 ;Shouldn't get ECC traps on writes!
18m1530 D[MA] ALU[D-AC] DEST[AR] JUMP[BLTFX2] $
18m1530 ;Calculate number of words moved. Note: LH is garbage
18m1530 ;Now, proceed with regular AC flavor of BLT.
18m1530
18m1530 05220 01073117000012441416162025431456000
18m1530 JUMP[.] $
18m1530 ;Shouldn't get ECC traps on writes!
18m1530 D[MA] ALU[D-AC] DEST[AR] JUMP[BLTFX2] $
18m1530 ;Calculate number of words moved. Note: LH is garbage
18m1530 ;Now, proceed with regular AC flavor of BLT.
18m1530
18m1530 05222 0106410000000000106162024731456000
18m1530 BLTA2B: D[MASK 30] ROT[4] ALU[D&Q] COND[-OBUS=0] JUMP[BLTA10] $
18m1530 ;Jump if src leaves ACs and flush map trap address
18m1530 BLTL1: ACSEL[D,ANEM-P] TRP-CTL[TRAP-FIX RE-XCT] ALU[B] DEST[MEMSTO]
18m1530 ANEM-P-INCR MA+MA+1 LOOP[BLTL1] $
18 1529 ];repeat 1 - oldblt
18 1530 NORM JUMP[BLTXIT] $
18 1531 ;
18 1532 ; called on attempted back-BLT to or from ACs
18 1533 05225 01024017001006054016000425431417000
18 1534 BLTA4: ALU[0] ROT[LOAD-ROT] DEST[Q] LOAD] POPJ $
18 1535 ;
18 1536 ; Weird cases: both src and dest in ACs, or either crosses boundary
18 1537 ;++ No attempt has been made to make this efficient
18 1538 05226 01033137000006055416162365431416000
18 1539 BLTA10: ALU[AC] DEST[AR] $
18 1540 BLTL2: D[AR] ROT[18.] MASK[18.] DEST[MA] $ ;Read from AC or mem
18 1541 DFRQ ALU[MEMAC] DEST[HOLD] $
18 1542 ;Load MEM from either AC or real mem.
18 1543 ];repeat oldblt [
18 1544 D[MEM] DEST[HOLD Q] $
18 1545 D[AR] MASK[18.] DEST[MA] STRT-WRT $
18 1546 COND[-MA<20] JUMP[. + 2] $
18 1547 ALU[Q] DEST[MEMAC] $
18 1548 D[AR] MASK[18.] DEST[Q] $
18 1549 D[IR] MASK[18.] ALU[Q-D] COND[-OBUS<0] JUMP[BLT99] $
18 1550 D[1,,1] DEST[Q] $
18 1551 D[AR] ALU[D+Q] DEST[AR] JUMP[BLTL2] NORM $;*** TEST FOR INTERRUPT
18 1552 HERE?
18 1553 BLT99: NEOI $
18 1554 ];repeat oldblt
18 1555 ;repeat 1 - oldblt [
18 1556 TRP-CTL[RE-XCT] D[MEM] DEST[HOLD Q] $
18 1557 ;Re-start inst. if we page fault here.
18 1558 D[AR] MASK[18.] DEST[MA] STRT-WRT C500 COND[-EA<20]
18 1559 LBJUMP[BLTL2A] $
18 1560 .even
18 1561 BLTL2A: ALU[Q] DEST[MEMAC] $
18 1562 ;Here if storing an AC (no trap is possible).
18 1563 TRP-CTL[RE-XCT] D[AR] MASK[18.] DEST[Q] $
18 1564 ;Re-start inst. if we page fault here.
18 1565 D[IR] MASK[18.] ALU[Q-D] COND[-OBUS<0] JUMP[BLT99] $
18 1566 D[1,,1] ALU[D+AC] DEST[AC AR] COND[-INTRPT] JUMP[BLTL2] NORM $
18 1567 +++ ;If no interrupt, move more words. We should be glad if
18 1568 ;we get an interrupt, as when we re-execute the BLT, we
18 1569 ;will probably continue execution in a faster loop.
18 1570 D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] $
18 1571
18 1572 BLT99: NEOI $
18 1573 ];[
18 1574 TRP-CTL[RE-XCT] D[MEM] DEST[HOLD Q] $
18 1575 ;Re-start inst. if we page fault here.
18 1576 D[AR] MASK[18.] DEST[MA] STRT-WRT C500 COND[-EA<20]
18 1577 LBJUMP[BLTL2A] $
18 1578 .even
18 1579 [:. \ 2 + .
18 1580 ]BLTL2A: ALU[Q] DEST[MEMAC] $
18 1581 ;Here if storing an AC (no trap is possible).
18 1582 TRP-CTL[RE-XCT] D[AR] MASK[18.] DEST[Q] $
18 1583 ;Re-start inst. if we page fault here.
18 1584 D[IR] MASK[18.] ALU[Q-D] COND[-OBUS<0] JUMP[BLT99] $
18 1585 D[1,,1] ALU[D+AC] DEST[AC AR] COND[-INTRPT] JUMP[BLTL2] NORM $
18 1586 +++ [ ;If no interrupt, move more words. We should be glad if
18 1587 ;we get an interrupt, as when we re-execute the BLT, we
18 1588 ;will probably continue execution in a faster loop.
18 1589 D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] $
18 1590
18 1591 BLT99: NEOI $
18 1592 ];repeat 1 - oldblt
18 1593 ];repeat 0 [
18 1594 ;Look for BLTST bug detected
18 1595 BLTCHK: D[MASK 18.] ALU[D&AC] DEST[Q] NORM $
18 1596 ;Extract destination
18 1597 D[IR] ALU[D-Q] DEST[Q] NORM $
18 1598 ;Calculate number of words to move
18 1599 ALU[AC] DEST[AR] NORM $
18 1600 ;Move BLT pointer so we can get left half

```



```

19 1584
19 1585                                     ;; Note: AOBJP and AOBJN behave KA-style (RH overflow adds to LH)
19 1586
19 1587                                     .opcode[Z52] [xlist
19 1587                                     list ]                                     ;AOBJP
19 1588 06524 55050300603727755400362325551216000 D[1,,1] ALU[D+AC] DEST[AC] COND[-OBUS<0] JDSP C600 $
19 1589 06525 01073117000022433416162025431456000 JUMP [JMPAC] $
19 1590
19 1591                                     .opcode[Z53] [xlist
19 1591                                     list ]                                     ;AOBJN
19 1592 06526 55050300403727755400362325551216000 D[1,,1] ALU[D+AC] DEST[AC] COND[OBUS<0] JDSP C600 $
19 1593 06527 01073117000022433416162025431456000 JUMP [JMPAC] $
19 1594
19 1595                                     .repeat 0 [
19 1595                                     .opcode[Z54]
19 1595                                     ;JRST
19 1596                                     D[IR] DEST[Q] COND-ABORT COND[AC=0] ABORT-ADR-12
19 1596 JDSP-SPECIAL-ABORT $
19 1597                                     ;If AC not =0, abort (and come to JRST0).
19 1598                                     JUMP[JMPAC] $
19 1599
19 1600                                     .reloc
19 1601 JRST0: D[AR] DEST[MA] SHORT $
19 1602                                     ;Here from trap location 12 if JRST had non-zero AC field.
19 1603 D[IR] ROT[11.] MASK[2] COND[ZERO] LBJUMP[JRST1] C550 $
19 1604                                     ;Separate according to the BITS 9 AND 10 of the AC field.
19 1605 ]
19 1606                                     .opcode[Z54] [xlist
19 1606                                     list ]                                     ;JRST
19 1607 06530 01073111600000001416162125431456000 COND[-AC=0] LBJUMP[JRST0] $
19 1608 06531 01073117000022433416162025431456000 JUMP[JMPAC] $
19 1609
19 1610                                     .reloc
19 1610 [ .USE[NORMAL]
19 1610 [ xlist
19 1610 list ]                                     ] .pair
19 1611 [:. \ 2 + .
19 1612 JRST0: TRUE JDSP $ ;JRST 0,
19 1613 05242 55073117000027755416162325421216000 D[IR] ROT[11.] MASK[2] COND[ZERO] LBJUMP[JRST1] C550 $
19 1614 05243 01073100200000000260562125761456000 ;Separate according to the BITS 9 AND 10 of the AC field.
19 1614
19 1615                                     .pair
19 1615 [:. \ 2 + .
19 1616 05244 61073112400010211416146025671456000 JRST1: D[MA] DEST[PC] COND[USER] JUMP[MUUD] NORM $
19 1617 ;HERE FOR PI PI DISMISS OR HALT
19 1618 ;LOAD PC WITH EFFADR
19 1619 05245 01073100400000000276162025761456000 D[IR] ROT[11.] COND[SIGNON] JUMP[JRST2] C550 $ ;Bit 11.
19 1620 05246 01073100400000000316162025761456000 JRST4: D[IR] ROT[12.] COND[SIGNON] JUMP[JRST3] C550 $ ;Bit 12.
19 1621 05247 01073100400000000256162025761456000 JRST5: D[IR] ROT[10.] COND[SIGNON] JUMP[JRST9] C550 $ ;Bit 10.
19 1622 05250 01073100400020406236162025761456000 D[IR] ROT[9.] COND[SIGNON] JUMP[PI-DISMISS] C550 $ ;Bit 9.
19 1623 05251 55073117000027755416162325421216000 JDSP $
19 1624
19 1625 ; Bit 11.--Flag restore
19 1626 05252 01073017004306055416162364637416000 JRST2: CLR-HALF D[PC-FLAGS] DEST[Q] SHORT $
19 1627 05253 01064017000006054740362365577416000 D[CONST 1] ROT[36] ALU[D&Q] DEST[Q] SHORT $
19 1628 ;Don't let USER be cleared.
19 1629 05254 01073100000000000441162025771456000 D[IR] ROT[18.] MASK[4] COND[-OBUS=0] JUMP[JRST21] $
19 1630 ;Indexed?
19 1631 05255 01063017000006055416162365671416000 D[MA] ALU[DORQ] DEST[Q] NORM $
19 1632 ;No. Put in the new bits (but OR in the old USER)
19 1633 05256 01065117000012514640242025571457000 JRST22: D[CONST 1] ROT[35. - 9.] ALU[-D&Q] DEST[PC-FLAGS] JUMP[JRST4]
19 1634 NORM $
19 1635 ;Don't let bit 9 be set (it is a sort of trap flag for PDL OV)
19 1636
19 1637 05257 01003017000012535416162011431456000 ; Indexing used on restore flags. Get them in wierd manner.
19 1638 JRST21: ACSEL[IDX] ALU[ADRQ] DEST[Q] JUMP[JRST22] $
19 1639
19 1640 ; Bit 12.--Enter user mode
19 1641 05260 01073017000006055416162364631416000 JRST3: D[PC-FLAGS] DEST[Q] $
19 1642 05261 01063117000012516740242025571457000 D[CONST 1] ROT[36] ALU[DORQ] DEST[PC-FLAGS] JUMP[JRST5] NORM $
19 1643 ; Bit 10.--Halt processor
19 1644 05262 01073137000022423402362025571456000 JRST9: D[CONST 11] DEST[AR] JUMP[HLTLOC] $ ;MH0FF
19 1644
19 1645                                     .opcode[Z55] [xlist
19 1645                                     list ]                                     ;JFCL
19 1646 06532 01073131600000000321162125771456000 D[IR] ROT[15] MASK[4] DEST[AR] COND[-AC=0] LBJUMP[JFCL1] $
19 1647 06533 01073131600000000321162125771456000 D[IR] ROT[15] MASK[4] DEST[AR] COND[-AC=0] LBJUMP[JFCL2] $
19 1648
19 1649                                     .reloc
19 1649 [ .USE[NORMAL]
19 1649 [ xlist
19 1649 list ]                                     ] .pair
19 1650 [:. \ 2 + .
19 1651 05264 54073117000006055416162325420416000 JFCL1: NEOI $ ;AC=0, a NOP
19 1652 05265 01073017000006055416162364631416000 D[PC-FLAGS] DEST[Q] $ ;AC is nonzero
19 1653 05266 01064100200012551016162025431456000 D[AR] ROT[40] ALU[D&Q] COND[OBUS=0] JUMP[JFCL1] $
19 1654 ;TEST SELECTED FLAGS
19 1655 05267 01065117000006055016042365431417000 D[AR] ROT[40] ALU[-D&Q] DEST[PC-FLAGS] $ ;CLEAR FLAGS
19 1656 05270 55073117000027755416162325421216000 JDSP $
19 1657 05271 54073117000006055416162325420416000 JFCL2: NEOI $
19 1658 05272 01073117000022433416162025431456000 JUMP[JMPAC] $
19 1659
19 1660

```

```

20 1661
20m1662
20 1662
20 1663 06534 01073111400000001416162125431256000
20 1664 06535 01033111400000001416150105431456000
20 1665
20 1666
20m1667
20m1667
20m1667
20 1668
20 1669
20m1670
20m1670
20m1671
20m1671
20 1672 11362 01073117000000001416162025475556000
20 1673 11363 540731170000000047416162325465516000
20 1674
20 1675
20 1675
20 1676
20 1677
20 1678
20 1679
20 1680
20 1680
20 1681
20 1682
20 1683
20 1684 11364 01073112400022747416162025435456000
20 1685
20 1686 11365 01073017000000000321162025775456000
20 1687
20 1688
20 1689
20 1690
20 1691
20 1692
20 1693
20 1694
20 1695
20 1696
20 1697
20 1698
20 1699
20 1700
20 1701
20 1702
20 1703 11366 71073137000006055416140365475516000
20 1704
20 1705 11367 01073100200000000441362025461556000
20 1706
20 1707 11370 01073100200000000441162025761456000
20 1708
20 1709 11371 71050137000006055404544351771416000
20 1710
20 1711 11372 0107310060000000036162025761456000
20 1712
20 1713 11373 01064100000000001402162225561456000
20 1714
20 1714
20 1715 11374 01033117000006055416150345435216000
20 1716
20 1717
20 1718
20 1719
20 1720
20 1721 11375 71073137000006055416142365475516000
20 1722
20 1723 11376 01073117000006055400040365575417000
20 1724
20 1725 11377 01073100000022760441362025461556000
20 1726
20 1727 11400 61023117000006055416144365435416000
20 1728
20 1729 11401 01073017000006054161762365775416000
20 1730
20 1731 11402 01066100200000001413162025561456000
20 1732
20 1733 11403 01066100200000001405762025561456000
20 1734
20 1735 11404 01066100200000001412562025561456000
20 1736
20 1737 11405 01073017000006055401162365775416000
20 1738
20 1739 11406 01064100200000001401362025561456000
20 1740
20 1741 11407 01073111000000001416162025435456000
20 1742
20 1743 11410 01073100400000000176162024621456000
20 1744
20 1745 11411 01064100200000001400362025561456000
20 1746
20 1747 11412 01064100200000001401162025561456000
20 1748
20 1749 11413 01073117000000001403640025575457000
20 1750
20 1751
20 1752 11414 01073117000000001403440025575457000
20 1753
20 1754
20 1755 11415 01073117000000001400240025575457000
20 1756
20 1757
20 1758
20 1759
20 1760 11416 71073117000000001416144025675456000
20 1761
20 1762
20 1763 11417 01073117000000001416162325465516000

```

```

.opcode[256] [xlist
list ] ;XCT
DFRQ COND[AC=0] LBJUMP[XCT1] $
ALU[MEMAC] DEST[HOLD] COND[AC=0] LBJUMP[XCT1] $

.reloc
[.USE[NORMAL]
[xlist
list ] ]

.use[HILOC]
[xlist
list ] .pair
[+. \ 2 +.
]XCT1: D[MEM] TNRM JUMP[XCTP] $
XCT11: D[MEM] XCT-IDISP $
;The D[MEM] causes us to trap here for map or ECC. This is
; necessary because the PC doesn't point to the instr we are
xct'ing.
;Dispatch without incrementing the PC.

;HERE WHEN AC NOT= 0
;MEM/ CONTENTS PTED TO BY XCT INSTRUCTION (INSTR TO XCT)
;INSTR NOT YET TRAPPED FOR INDEXING OR INDIRECTION SO CAN DO EFF ADR CALC

;IN APPROPRIATE SPACE
;PC/ XCT INSTR + 1

XCTP: COND[USER] JUMP[XCT11] TNRM $
;LIKE A NORMAL XCT (AC=0) IF USER MODE
D[IR] ROT[13.] MASK[4] DEST[Q] JUMP[XCTMRG] TNRM $
; SAVE XCT AC FLD AND MERGE

;MERGE POINT FOR UMOVEX AND SPECIAL XCT

.REPEAT 1 - WAITS [
VSTADDR = 775000 ;VIRTUAL ADR OF STATE/AC PAGE
;THIS PAGE IS KNOWN TO BE LOCKED IN CORE!
];.REPEAT 1 - WAITS

;MERGE POINT FOR UMOVEX.
;MEM/ INSTR TO XCT (MIGHT BE UMOVX CONVERTED TO MOVX)
; EFF ADR CALC NOT YET TRAPPED UP FOR INSTR TO XCT
;/ AC BITS OF XCT INSTR (MIGHT BE BITS FAKED BY UMOVEX GROUP)
;PC/ UMOVEX INSTR + 1 OR XCT INSTR + 1

XCTMRG: D[MEM] DEST[AR IR-ALL MA] TNRM $
;Load AR,IR,MA from MEM.
D[MEM] ROT[18.] MASK[5] COND[ZERO] JUMP[XCTEFF] C550 $
;Jump if no indexing or indirection necessary.
XCTNDX: D[IR] ROT[18.] MASK[4] COND[ZERO] JUMP[XCTIND] C550 $
;Jump if no index fld.
D[IR] MASK[18.] ALU[D+XR] DEST[MA IR-ADR AR] $
;Do index (load AR,IR,MA)
XCTIND: D[IR] ROT[13.] COND[SIGNOFF] JUMP[XCTEFF] C550 $
;Jump if no indir
D[CONST 10] ALU[D&Q] COND[-ZERO] PUSHJ[XFIXMA] C550 $
;Pushj if addr calc user, fixup MA and adr space select.

DFRQ ALU[MEMAC] DEST[HOLD] TNRM $
;Load MEM BUS with either contents of AC (if MA[Z0] or
; MEM via fetch (hduar hack makes right thing happen).
;All we want here is xct access but map ucode
;allows xct or read if either on in map ptr
;so can take normal read trap and win.
D[MEM] DEST[AR IR-23 MA] TNRM $
;LOAD AR,MA, IR BUT DON'T CLOBBER OPCODE OR AC
SET-TEMP-EXEC [ D[CONST 00] DEST[MAP-USER-SR] ] TNRM $
;BACK TO EXEC MODE INCASE XFIXMA SELECTED USER SPACE
D[MEM] ROT[18.] MASK[5] COND[-ZERO] JUMP[XCTNDX] C550 $
;JUMP IF INDEXING OR INDIRECTION NECESSARY
XCTEFF: ALU[Q] DEST[IR-ADR] TNRM $
;SAVE XCT AC FLD IN IR RH NOW
D[IR] ROT[7] MASK[7] DEST[Q] TNRM $
;GET HO 7 BITS OF OPCODE
D[CONST 54] ALU[D+Q] COND[ZERO] JUMP[XCTSTK] C550 $
;JUMP IF STACK GROUP
D[CONST 27] ALU[D+Q] COND[ZERO] JUMP[XCTBYT] C550 $
;JUMP IF BYTE GROUP
D[CONST 52] ALU[D+Q] COND[ZERO] JUMP[XCTBLG] C550 $
;JUMP IF GROUP WITH BLT IN IT
XCTEZE: D[IR] MASK[4] DEST[Q] TNRM $
;GET XCT AC FLD
D[CONST 5] ALU[D&Q] COND[ZERO] JUMP[XCTEE] C550 $
;JUMP IF NEITHER RELEVANT BIT
COND[MA[Z0] JUMP[XCTAC] TNRM $
;JUMP IF EF ADR IS AC
D[PC-FLAGS] ROT[7.] COND[SIGNON] JUMP[XCTEE] C550 $
;JUMP IF CALL FM MON
D[CONST 1] ALU[D&Q] COND[ZERO] JUMP[XCTEU] C550 $
;JUMP IF BIT OFF
D[CONST 4] ALU[D&Q] COND[ZERO] JUMP[XCTUE] C550 $
;JUMP IF OTHER BIT OFF
XCTUJ: D[CONST 17] DEST[MAP-USER-SR] JUMP[XDISP] TNRM $
;SET SRC & DEST TO USER
XCTUE: D[CONST 16] DEST[MAP-USER-SR] JUMP[XDISP] TNRM $
;SET DEST TO USER, SRC TO EXEC
XCTEU: D[CONST 01] DEST[MAP-USER-SR] JUMP[XDISP] TNRM $
;SET SRC TO USER, DEST TO EXEC

XCTEE:
XDISP: D[MA] DEST[MA IR-ADR] JUMP[XCTEUI] TNRM $
;FINISH UP INSTR MODIFICATION
XCTAC: PUSHJ[XFIXAC] TNRM $

```

20 1768  
20 1769  
20 1770  
20 1771  
20 1772 11421 01073017000006055416162365775416000  
20 1773 11422 61065117000006054441340364735416000  
20 1774  
20 1775 11423 01073117000006055416150365775416000  
20 1776  
20 1777 11424 44073117000006047416162325425416000  
20 1778  
20 1779  
20 1780  
20 1781  
20 1782  
20 1783  
20 1784

;DISPATCH TO EXECUTE INSTRUCTION

XCTEDI: D[IR] DEST[Q] TNRM \$  
D[MASK 5] ROT[18.] ALU[-D&Q] DEST[IR-ALL] TNRM \$  
;Remove the XR and IND fields... eff. addr. already

calculated.

DIIR] DEST[HOLD] TNRM \$  
;FAKE INSTR FETCH  
PXCT-IDISP \$  
;DISPATCH WITHOUT INSTR FETCH  
;PC DOES NOT GET INCREMENTED  
;MA DOES NOT GET CHANGED  
;MAP-USER-SR DOES NOT GET CHANGED

```

21 1785
21 1786
21 1787
21 1788 ;Make address in MA refer to previous context (including stored AC's).
21 1789 ;MUST NOT CLOBBER Q or HOLD !!!
21 1790
21 1790 11425 01073111000000001400040025575457000 XFIXMA: SET-TEMP-EXEC [ D(CONST 00) DEST[MAP-USER-SR] ]COND[MA<20]
21 1790 JUMP[XFIXAC1] TNRM $
21 1791 ;Select EXEC to start, jump if addr is AC.
21 1792 11426 01073100400006054176162424611416000 D[PC-FLAGS] ROT[7.] LONG COND[!SIGNON] POPJ $
21 1793 ;Leave if CALL FM MON
21 1794 11427 01073117000006055403640365575417000 SET-TEMP-USER [ D(CONST 17) DEST[MAP-USER-SR] ]TNRM $
21 1795 11430 01073117000006055416162425435416000 POPJ TNRM $
21 1796 ;2 INSTR SO MAP SETTLES INCASE DFRQ ON NEXT INSTR
21 1797
21 1798
21 1799 ;Load MA with adr of user saved AC. MUST NOT CLOBBER Q!!!
21 1800
21 1801 11431 01073117000006055400040365575417000 XFIXAC: SET-TEMP-EXEC [ D(CONST 00) DEST[MAP-USER-SR] ]TNRM $
21 1802 ;Insure EXEC space selected.
21 1803
21 1804 XFIXAC1:
21 1805 .repeat 1 - WAITS [
21 1806 D[MA] DEST[ALU1 Q] TNRM $
21 1807 ;Get AC addr.
21 1808 D[MEM-ABS MAP-AGE/ACB] MASK[9.] ALU[ALU1 D+Q] DEST[Q] TNRM $
21 1809 ;Add in AC BASE REG.
21 1810 D[LIT VSTADR] ALU[ALU1 DORQ] DEST[MA] TNRM POPJ $
21 1811 ;Include virtual page # of STATE/AC BLOCK in adr.
21 1812 ];.repeat 1 - WAITS
21 1813
21 1814 .repeat WAITS [
21 1815 D[PC-FLAGS] ROT[0.] MASK[1] COND[!ZERO] POPJ CS50 MAPF[2] $
21 1816 ;LEAVE IF CALL FM MON
21 1817 D[MA] DEST[ALU1 Q] $
21 1818 ;Get address of AC, we need to mung it
21 1819 ;*** 77000 ought to be defined symbolically
21 1820 D[LIT 77000] ALU[ALU1 DORQ] DEST[MA] TNRM $
21 1821 ;Add page number of window
21 1822 ;Use 770xxx for window into user ACs
21 1823 D[MEM-ABS MAP-AGE/ACB] ROT[9.] MASK[36. - 13.] DEST[Q] $
21 1824 ;Get phys. page no. of user page 0.
21 1825 ;If for some perverse reason, there is no user page 0,
21 1826 ;we will reference exec AC's shadow, which is presumably
21 1827 ;harmless
21 1828 D[CONST 3] ROT[24.] ALU[DORQ] DEST[MAP-MA] LONG $
21 1829 ;Include access permission bits and load into Map Ram.
21 1830 ALU[-1] DEST[MAP-TAG] LONG POPJ $
21 1831 ;Set MAP-TAG to be always valid (no compare !)
21 1832 ];[
21 1832 11432 01073100020006054200362424621416000 D[PC-FLAGS] ROT[8.] MASK[1] COND[!ZERO] POPJ CS50 MAPF[2] $
21 1832 ;LEAVE IF CALL FM MON
21 1832 11433 01073057000006055416162365671416000 D[MA] DEST[ALU1 Q] $
21 1832 ;Get address of AC, we need to mung it
21 1832 ;*** 77000 ought to be defined symbolically
21 1832 11434 71063157000000176000162365535416000 D[LIT 77000] ALU[ALU1 DORQ] DEST[MA] TNRM $
21 1832 ;Add page number of window
21 1832 ;Use 770xxx for window into user ACs
21 1832 11435 01073017000000042225762367031415000 D[MEM-ABS MAP-AGE/ACB] ROT[9.] MASK[36. - 13.] DEST[Q] $
21 1832 ;Get phys. page no. of user page 0.
21 1832 ;If for some perverse reason, there is no user page 0,
21 1832 ;we will reference exec AC's shadow, which is presumably
21 1832 ;harmless
21 1832 11436 01063117000006054600654365551417000 D[CONST 3] ROT[24.] ALU[DORQ] DEST[MAP-MA] LONG $
21 1832 ;Include access permission bits and load into Map Ram.
21 1832 11437 01072117000006055400056425551417000 ALU[-1] DEST[MAP-TAG] LONG POPJ $
21 1832 ;Set MAP-TAG to be always valid (no compare !)
21 1833 ];.repeat WAITS
21 1834

```

```

22 1835
22 1836
22 1837
22 1838
22 1839 11440 01073000200023012220562025761456000
22 1840
22 1841 11441 01066100200023013400762025561456000
22 1842
22 1843 11442 01066100200000001400562025561456000
22 1844
22 1845
22 1846
22 1847
22 1848 11443 01073100600023013076162025761456000
22 1849
22 1850 11444 01073100400023053036162225761456000
22 1851
22 1852 11445 01033117000006055416150345435216000
22 1853
22 1854
22 1855
22 1856 11446 01073137040006055416162365475516000
22 1857
22 1858 11447 71050303003700001400362225561456000
22 1859
22 1860 11450 01073117000023053416162225435456000
22 1861
22 1862 11451 01073131000022665416156125430456000
22 1863
22 1864
22 1865
22 1866
22 1867
22 1868 11452 01073017000006055416162365775416000
22 1869
22 1870 11453 61073117000006055416144365675416000
22 1871
22 1872 11454 71151217003706055400362365575416000
22 1873
22 1874 11455 01064100000023053401162225561456000
22 1875
22 1876 11456 01033117000006055416150345435216000
22 1877
22 1878
22 1879 11457 01073117000006055416162365475516000
22 1880
22 1881 11460 71070117004606055404562365775416000
22 1882
22 1882
22 1883 11461 01064100000023053400362225561456000
22 1884
22 1885 11462 01050103003700001400362225561456000
22 1886
22 1887 11463 01073131000022665416156125470556000
22 1888
22 1889
22 1890
22 1891

;STACK GROUP
XCTSTK: D[IR] ROT(9.) MASK(2) DEST(Q) COND(ZERO) JUMP(XCTEZE) C550 $
;GET 2 LOW ORDER BITS OF OP CODE, JUMP IF PUSHJ
D(CONST 3) ALU(D#Q) COND(ZERO) JUMP(XCTEZE) C550 $
;JUMP IF POPJ
D(CONST 2) ALU(D#Q) COND(ZERO) JUMP(XPOP1) C550 $
;JUMP IF POP

;Special case for PUSH. Check for AC reference from stack pointer
XPUSH1: D[IR] ROT(35.) COND(SIGNOFF) JUMP(XCTEZE) C550 $
;If not mapping stack references, it's simple
D[IR] ROT(33.) COND(SIGNON) PUSHJ(XFIXMA) C550$
;Make sure we're referring to the right place here.
DFRQ ALU(MEMAC) DEST(HOLD) TNRM $
;LOAD MEM BUS WITH EITHER CONTENTS OF AC IF MAK20
;OR MEM VIA FETCH (HDMR HACK MAKES RIGHT THING HAPPEN)
;Check page faults for effective address part.
RE-XCT D(MEM) DEST(AR) TNRM $
;Copy away the thing that we want to push
D[1,,1] ALU(D+AC) DEST(AC MA) COND(CRY0) PUSHJ(PDLO) C550 $
;advance frame pointer and set pc flag if necessary
PUSHJ(XFIXMA) TNRM $
;Map destination.
D[AR] SMAC [ IFRQ DEST(MEMSTO AR) COND(MAK20) LBJUMP(SEDI) ]$
;Finish instruction. We're done

;Special case for POP. Check for AC reference from stack pointer
XPOP1: D[IR] DEST(Q) TNRM $
;Save bit meaning 'source from user' IN Q
D(MA) DEST(IR-ADR) TNRM $
;Restore normal effective address
ACSEL(AC) D[1,,1] ALU(AC-D) DEST(MA 0-AC) TNRM $
;Update AC and MA for stack reference
D(CONST 4) ALU(D#Q) COND(-ZERO) PUSHJ(XFIXMA) C550 $
;Fixup stack addressing if user AC
DFRQ ALU(MEMAC) DEST(HOLD) TNRM $
;LOAD MEM BUS WITH EITHER CONTENTS OF AC IF MAK20
;OR MEM VIA FETCH (HDMR HACK MAKES RIGHT THING HAPPEN)
D(MEM) TNRM $
;Cause Map Trap to happen here, before we change MA...
CLR-MAP-SR D[IR] MASK(18.) DEST(MA) TNRM $
;Reset previous special user mode, recover effective
address.
D(CONST 1) ALU(D#Q) C550 COND(-ZERO) PUSHJ(XFIXMA) $
;Fix store address if the XCTP specified it...
D[1,,1] ALU(D+AC) COND(CRY0) PUSHJ(PDLO) C550 $
;Set pc flag if pointer underflowed.
D(MEM) SMAC [ IFRQ DEST(MEMSTO AR) COND(MAK20) LBJUMP(SEDI) ]$
;Write out thing we POP'ped

```

23 1892  
 23 1893  
 23 1894  
 23 1895  
 23 1896 11464 01073100400023053036162225761456000  
 23 1897  
 23 1898 11465 01033117000006055416150345431216000  
 23 1899  
 23 1900 11466 01073100400000000216162025761456000  
 23 1901  
 23 1902 11467 01073023500000001416162025475556000  
 23 1903  
 23 1904  
 23 1905 11470 01073131000000000301562025421456000  
 23 1906  
 23 1907 11471 01073117000010577416162225435456000  
 23 1908  
 23 1909 11472 01073117000000001416162225435456000  
 23 1910  
 23 1911 11473 71073037000000001416162025475556000  
 23 1912  
 23 1913  
 23 1914  
 23 1915 11474 01073117000010613416150225675456000  
 23 1916  
 23 1917 11475 01073117000000001416162225435456000  
 23 1918  
 23 1919 11476 01073117000000001416162025435456000  
 23 1920  
 23 1921  
 23 1922  
 23 1923  
 23 1924  
 23 1925 11477 01073037000006055416162365475516000  
 23 1926  
 23 1927  
 23 1928 11500 01073117000006055400040365575417000  
 23 1929  
 23 1930 11501 01073117000006054301450365431417000  
 23 1931 11502 71073117000006055404562365435416000  
 23 1932  
 23 1933 11503 01073100200000000441362025461556000  
 23 1934  
 23 1935 11504 01073100200000000441162025421456000  
 23 1936  
 23 1937  
 23 1938 11505 71073117000006054441162365435416000  
 23 1939  
 23 1940  
 23 1941 11506 01050137000006055404562341435416000  
 23 1942  
 23 1943  
 23 1944 11507 01064017000006054444562364735416000  
 23 1945  
 23 1946 11510 71063037000006055404562365435416000  
 23 1947  
 23 1948 11511 01073100600000000336162025421456000  
 23 1949  
 23 1950 11512 01073100400023053056162225761456000  
 23 1951  
 23 1952 11513 03073117000006055400040365575217000  
 23 1953  
 23 1954 11514 01073137000006054303162365435416000  
 23 1955  
 23 1956 11515 01073017000006054616162365435416000  
 23 1957  
 23 1958 11516 71063037000006055405762365475516000  
 23 1959  
 23 1960 11517 01073100000023210441362025461556000  
 23 1961  
 23 1962 11520 01073100400023053076162225771456000  
 23 1963  
 23 1964 11521 01073100600010512176162025761456000  
 23 1965  
 23 1966 11522 01073117000010563416162025435456000  
 23 1967  
 23 1968  
 23 1969

```

;BYTE GROUP
XCTBYT: D[IR] ROT[33.] COND[SIGNON] PUSHJ[XFIXMA] C550 $
;Pushj if B.P. fetch is from previous context.
DFRQ ALU[MEMAC] DEST[HOLD] $
;Fetch BP, allowing for possibility it is in an AC.
D[IR] ROT[18.] COND[SIGNON] JUMP[XBYNOI] C550 $
;Jump if instr. does not incr. BP.
R-M-W D[MEM] DEST[AR Q] COND[HALF] JUMP[XBYZND] TNRM $
;RMW trap possible.
;GET BP, JUMP IF INCED IT ALREADY
D[AR] ROT[12.] MASK[6] DEST[AR] COND[MA<Z0] JUMP[XBYUDA] C550 $
;Jump if dealing with AC, put S in AR right justified.
PUSHJ[IBPX] TNRM $
;INC BP NOT IN AC
PUSHJ[SET-HALF] TNRM $
;SET HALF SO DON'T BUMP BP AGAIN IF TRAP LATER
D[MEM] DEST[AR Q MA] JUMP[XBYZND] TNRM $
;MEM,AR,MA / BP
;Here to inc BP in AC.
XBYUDA:
D[MA] DEST[HOLD] PUSHJ[IBPXA] TNRM $
;INC BP IN AC (IBPXA needs eff. addr. in MEM)
PUSHJ[SET-HALF] TNRM $
;SET HALF SO DON'T BUMP BP AGAIN IF TRAP LATER
JUMP[XBYZND] TNRM $
;AC,MEM,AR,MA / BP

;HERE IF NO NEED TO INC BP
;MEM/ BP
XBYNOI: D[MEM] DEST[AR Q] TNRM $
;READ TRAP POSSIBLE
;GET BP
XBYZND: SET-TEMP-EXEC [ D[CONST 00] DEST[MAP-USER-SR] ]TNRM $
;FORCE EXEC SPACE
D[AR] ROT[12.] MASK[6] DEST[MASKR] $
D[AR] MASK[18.] DEST[MA] TNRM $
;GET Y OF BP IN MA
D[MEM] ROT[18.] MASK[6] COND[ZERO] JUMP[XBYEFF] C550 $
;JUMP IF BP HAS NO IDX OR INDR
XBYNDX: D[AR] ROT[18.] MASK[4] COND[ZERO] JUMP[XBYIND] C550 $
;JUMP IF NO IX FLD
;LOAD AC-CNT WITH INDEX REG #
D[AR] ROT[18.] MASK[4] DEST[MA] TNRM $
;LOAD MA WITH AC ADR FOR AC SELECT FOR D+AC
;OK CAUSE MA GETS UPDATED LATER
D[AR] MASK[18.] ACSEL[MA,AC] ALU[D+AC] DEST[AR] TNRM $
;SELECT AC A INPUT VIA MA
;ADD INDEX REG CONTENTS TO Y IN AR
D[MASK 18.] ROT[18.] ALU[D&Q] DEST[Q] TNRM $
;KEEP LEFT HALF OF BP IN Q
D[AR] MASK[18.] ALU[DORQ] DEST[Q AR MA] TNRM $
;FORM NEW BP WITH INDEXING DONE IN Y (IGNORE INDEX FIELD)
NOW)
XBYIND: D[AR] ROT[13.] COND[SIGNOFF] JUMP[XBYEFF] C550 $
;JUMP IF NO INDR
D[IR] ROT[34.] COND[SIGNON] PUSHJ[XFIXMA] C550 $
;PUSHJ IF BP ADR CALC IS USER
DF/WT SET-TEMP-EXEC [ D[CONST 00] DEST[MAP-USER-SR] ]TNRM $
;FETCH INDIRECT WORD AND UNDO SET-TEMP-USER IN FIXMA
D[AR] ROT[12.] MASK[12.] DEST[AR] TNRM $
;GET P AND S FIELDS IN RH AR
D[AR] ROT[24.] DEST[Q] TNRM $
;POSITION THEM IN Q
D[MEM] MASK[23.] ALU[DORQ] DEST[Q AR MA] TNRM $
;FORM NEW BP USING OLD S AND P AND NEW IND,NDX AND Y
D[MEM] ROT[18.] MASK[6] COND[-ZERO] JUMP[XBYNDX] C550 $
;JUMP IF MORE INDEX OR INDIRECTION NECESSARY
XBYEFF: D[IR] ROT[35.] COND[SIGNON] PUSHJ[XFIXMA] $
;MAKE MA OK
D[IR] ROT[7.] COND[SIGNOFF] JUMP[ILDBS] C550 $
;DISTINGUISH LOADS FROM DEPOSITS, JUMP IF LOAD
JUMP[IDPBS] TNRM $
;JUMP IF DEPOSIT
    
```

```

24 1970
24 1971
24 1972
24 1973
24 1974
24 1975
24m1976
24m1976
24m1976
24 1976
24 1977 11523 01073000200023012220562025761456000
24 1978
24 1979 11524 01066100000023013400362025561456000
24 1980
24 1981
24 1982
24 1983
24 1984
24 1985
24 1986
24 1987
24 1988
24 1989
24 1990
24 1991
24 1992
24 1993
24m1994
24m1994 11525 01073237000000001404562225675456000
24m1994
24m1994 11526 01073117000022353416162025435456000
24m1994
24m1994 11527 01073237000021237416162225435456000
24m1994
24m1994 11530 01073117000023261416162025431456000
24 1994
24 1995
24 1996 11531 01073117000006055400040365575417000
24 1997
24 1998 11532 71073117000006054444562365435416000
24 1999
24 2000 11533 01073100400023053036162225761456000
24 2001
24 2002 11534 01033117000006055416150345435216000
24 2003
24 2004
24 2005
24 2006
24 2007
24 2008
24 2009
24m2010
24m2010 11535 01073117050006055416150365475516000
24 2010
24 2011
24 2012 11536 71073117000006055404562365435416000
24 2013
24 2014 11537 01073117000006055400040365575417000
24 2015
24 2016 11540 01073100400023053076162225761456000
24 2017
24 2018
24 2019
24 2020
24 2021
24 2022
24 2023
24 2024
24m2025
24m2025 11541 01033011000000001416162025421456000
24m2025
24 2025
24 2026 11542 01073117000000001416156025475556000
24 2027
24 2028
24 2029 11543 01073317000006055416162345475516000
24 2030
24 2031
24 2032
24 2033
24 2034
24 2035
24 2036
24 2037
24 2038
24 2039
24 2040
24 2041
24 2042
24 2043
24 2044
24 2045
24 2046
24 2047
24 2048
24 2049
24 2050
24 2051
24m2052
24m2052
24m2052 11544 01162100650000001404562025411556000
24m2052
24m2052 11545 01073017003706055400362365575416000
24m2052 11546 01060130600023263416162025421456000
24m2052
24m2052 11547 01073317000006055416162365435416000
24m2052
24m2052 11550 61072117000022711416146025631456000
24m2052

```

```

;GROUP WITH BLT IN IT
.repeat waitsfix [ ;Part of GRUNT avoidance
.ODD
];[ ;Part of GRUNT avoidance
.ODD
[. + 1 - (. \ 2)
];.repeat waitsfix
XCTBLG: D[IR] ROT[9.] MASK[2] DEST[Q] COND[ZERO] JUMP[XCTEZE] C550 $
;GET 2 LO BITS OF OPCODE, JUMP IF EXCH
D[CONST 1] ALU[D*Q] COND[-ZERO] JUMP[XCTEZE] C550 $
;JUMP IF NOT BLT
XCTBLT:
.repeat 1 - waitsfix [
D[MA] MASK[18.] DEST[O-AC AR] TNRM $
;END-ADR IN AC, AC IN AR
];.repeat 1 - waitsfix
.repeat waitsfix [ ;GRUNT avoidance
D[MA] MASK[18.] DEST[O-AC AR] TNRM PUSHJ[XBLTLP] $
;END-ADR IN AC, AC IN AR
TNRM JUMP[ECC-PROCEED] $
;Nothing special for ECC errors
TNRM D[AR] DEST[O-AC AR] PUSHJ[MAP-RET] $
;Unscramble registers
JUMP[.] $
];[ ;GRUNT avoidance
D[MA] MASK[18.] DEST[O-AC AR] TNRM PUSHJ[XBLTLP] $
;END-ADR IN AC, AC IN AR
TNRM JUMP[ECC-PROCEED] $
;Nothing special for ECC errors
TNRM D[AR] DEST[O-AC AR] PUSHJ[MAP-RET] $
;Unscramble registers
JUMP[.] $
].repeat waitsfix
XBLTLP: SET-TEMP-EXEC [ D[CONST 00] DEST[MAP-USER-SR] ]TNRM $
;USE EXEC FOR FETCH TIL TOLD BETTER
D[AR] ROT[18.] MASK[18.] DEST[MA] TNRM $
;GET READY FOR DATA WORD
D[IR] ROT[33.] COND[SIGNON] PUSHJ[XFIXMA] C550 $
;FIX IF USER ADDR
DFRQ ALU[MEMAC] DEST[HOLD] TNRM $
;LOAD MEM BUS WITH EITHER CONTENTS OF AC IF MA<20
;OR MEM VIA FETCH (HOWR HACK MAKES RIGHT THING HAPPEN)
.repeat 1 - waitsfix [
D[MEM] DEST[HOLD] TNRM $
];.repeat 1 - waitsfix
.repeat waitsfix [
TRP-CTL[TRAP-FIX RE-XCT] D[MEM] DEST[HOLD] TNRM $
];[
TRP-CTL[TRAP-FIX RE-XCT] D[MEM] DEST[HOLD] TNRM $
].repeat waitsfix
;GET DATA WORD, POSSIBLE FETCH TRAP HERE.
D[AR] MASK[18.] DEST[MA] TNRM $
;GET DEST ADR IN MA
SET-TEMP-EXEC [ D[CONST 00] DEST[MAP-USER-SR] ]TNRM $
;USE EXEC FOR STORE TIL TOLD BETTER
D[IR] ROT[35.] COND[SIGNON] PUSHJ[XFIXMA] C550 $
;FIX MA IF NECESSARY
.repeat 1 - waitsfix [
D[1,,1] DEST[Q] COND[MA<20] JUMP[XBLTSA] C550 $
;PUT 1,,1 IN Q, JUMP IF STORE INTO AC
];.repeat 1 - waitsfix
.repeat waitsfix [
ALU[AC] DEST[Q] COND[MA<20] JUMP[XBLTSA] C550 $
;Setup address for end-comparison
];[
ALU[AC] DEST[Q] COND[MA<20] JUMP[XBLTSA] C550 $
;Setup address for end-comparison
].repeat waitsfix
D[MEM] DEST[MEMSTO] JUMP[XBLTL1] TNRM $
;WRITE DATA WORD VIA (FIXED) MA TO MEM DESTINATION
XBLTSA: D[MEM] ACSEL[MA] DEST[AC] TNRM $
;Store into real AC
.repeat 1 - waitsfix [
XBLTL1: D[AR] MASK[18.] ALU[D-AC] COND[SIGNOFF] JUMP[XBLTDN] C600 $
;JUMP IF DONE
;POSSIBLE WRITE TRAP HERE
D[AR] ALU[D+Q] DEST[AR] JUMP[XBLTLP] TNRM $
;UPDATE FROM,,TO IN AR AND LOOP TIL DONE
;NOTE: NON-INTERRUPTABLE IF NO TEST FOR INT HERE!!
];.repeat 1 - waitsfix
.repeat waitsfix [
XBLTL1: TRP-CTL[TRAP-FIX RE-XCT] D[AR] MASK[18.] ALU[D-Q]
COND[SIGNOFF] JUMP[XBLTDN] C600 $
;Jump if done
;possible Write Trap here
D[1,,1] DEST[Q] TNRM $
D[AR] ALU[D+Q] DEST[AR] C500 COND[-INTRPT] JUMP[XBLTLP] $
;UPDATE FROM,,TO IN AR AND LOOP TIL DONE
;NOTE: NON-INTERRUPTABLE IF NO TEST FOR INT HERE!!
D[AR] DEST[AC] TNRM $
;Restore AC, which is ready for next fetch
D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] $
;Go process interrupt
];[
XBLTL1: TRP-CTL[TRAP-FIX RE-XCT] D[AR] MASK[18.] ALU[D-Q]
COND[SIGNOFF] JUMP[XBLTDN] C600 $
;Jump if done
;possible Write Trap here
D[1,,1] DEST[Q] TNRM $
D[AR] ALU[D+Q] DEST[AR] C500 COND[-INTRPT] JUMP[XBLTLP] $
;UPDATE FROM,,TO IN AR AND LOOP TIL DONE
;NOTE: NON-INTERRUPTABLE IF NO TEST FOR INT HERE!!
D[AR] DEST[AC] TNRM $
;Restore AC, which is ready for next fetch
D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] $
;Go process interrupt
];[

```

SLOE March 23, 1984 21:07:15 file DSK:F4INST.SLO -- of -- F41NNF

24 2056  
24 2057  
24 2058  
24 2059  
24 2060  
24 2061

.use(NORMAL)  
[ xlist  
list ]



```

25 2062
25 2063
25 2064
25m2065
25 2065
25 2066
25 2067 06542 71050303203700001400362125571256000
25 2068
25 2069 06543 01033137000000001416150005431456000
25 2070
25m2071
25m2071
25m2071
25m2072
25m2072
25 2073 05274 01073117000000001416162225431456000
25 2074
25 2075 05275 01073131020022665416156125470556000
25 2076
25 2077
25 2078 05276 71050312003700001400364125570456000
25 2078
25 2079
25m2080
25m2080
25 2081 05300 54050103000007155414162324725416000
25 2081
25 2082
25 2082
25 2083 05301 01073317000012601416162005431476000
25 2084
25 2085
25m2086
25 2086
25 2087 06544 71151223003700001400362125571456000
25 2088 06545 71151223003700001400362125571456000
25 2089
25m2090
25m2090
25m2090
25m2091
25 2092 05302 01073117000000001416162225431456000
25 2093 05303 71073111000000001404562225771256000
25 2094
25 2095
25 2096
25 2097 05304 01073117030022665416156025470556000
25 2098 05305 71073117000006055416162365437416000
25 2099
25 2100 05306 01033117000006055416150345431416000
25 2101 05307 71073117000006055404562425771416000
25m2102
25m2102
25 2103 05310 01073117000000001416162225431456000
25 2104 05311 71073111000012613404562225771256000
25 2105
25 2106 05312 54073317030006055416162305460536000
25 2107
25 2108
25m2109
25 2109
25 2110 06540 01073017000000001404546025631456000
25 2111
25 2112 06541 01073117000022433416162025431456000
25m2113
25m2113
25m2113
25 2114 05313 01063137000006055414150364631216000
25 2114
25 2115
25 2116 05314 71050312003712601400364125571456000
25 2116
25 2117
25 2118
25 2118
25 2119
25 2120
25m2121
25 2121
25 2122 06546 71033012200000001416162125431456000
25 2123 06547 71033012200000001416162125431456000
25 2124
25m2125
25m2125
25m2125
25m2126
25m2126
25 2127 05316 71033117000000001416162005431456000
25 2128
25m2129
25m2129
25 2130
25 2131 05317 11060103000600001414162224721256000
25 2131
25 2132
25 2132
25 2133
25 2133
25 2134 05320 01073017002000001416162164631456000
25 2135
25 2135
25 2136
25 2136
25 2137
25 2137
25 2138 05321 71033117000021237416162225431456000
25 2139

```

```

;; Stack instructions

.opcode[261] [xlist
list ] ;PUSH

DFRQ D[1,,1] ALU[AC+D] DEST[AC MA] -CRY0 LBJUMP[PUSH1] $
; Read data, kick ptr, test for overflow
ALU[MEMAC] DEST[AR HOLD] NORM JUMP[PUSH2] $
; Move data to AR and HOLD so it can be stored.

.reloc
[.USE[NORMAL]
[ xlist
list ]
] .pair
[.: \ 2 + .
]PUSH1: NORM PUSHJ[PDLO] $
; PDL overflow - set bit in PC-FLAGS
D[DF-FROM-IR MEM] SHAC [ IFRQ DEST[MEMSTO AR] COND[MA<20]
LBJUMP[SEDI] ] $
; Store data on stack and exit

PUSH2: IFRQ D[1,,1] ALU[AC+D] DEST[AC MA] STRT-WRT EA<20 LBJUMP[PUSH3] $

; Push of an AC. Kick ptr, test for pdl in ACs

.pair
[.: \ 2 + .
]PUSH3: D[MASK 60] ALU[D+AC] COND-ABORT COND[CRY0] ABORT-ADR-10
EOI $
; Abort to trap location 10 if A00:17 = 0; this gets us to
PDL-TRP.
D[AR] DEST[MEMAC] NORM JUMP[PUSH3] $
; Here if the PDL is in the AC's: store data on PDL.

.opcode[262] [xlist
list ] ;POP
D[1,,1] ALU[AC-D] DEST[O-AC MA AR] COND[CRY0] LBJUMP[POP1] $
D[1,,1] ALU[AC-D] DEST[O-AC MA AR] COND[CRY0] LBJUMP[POP2] $
; Decrement ptr, put OLD value into MA

.reloc
[.USE[NORMAL]
[ xlist
list ]
] .pair
[.: \ 2 + .
]POP1: PUSHJ[PDLO] $ ; Set PDL ovflow
DFRQ D[IR] MASK[18.] DEST[MA] MA<20 PUSHJ[POP3] $
; Get back original MA from IR, check for pdl in ACs.
; NOTE: The only other instruction that currently
; uses DF-FROM-AR is the revised BLT (see
IFRQ D[DF-FROM-AR MEM] DEST[MEMSTO] JUMP[SEDI] $
POP3: D[AR] DEST[MA] SHORT $
; Stack ptr points into ACs.
ALU[MEMAC] DEST[HOLD] NORM $
D[IR] MASK[18.] DEST[MA] NORM POPJ $

.pair
[.: \ 2 + .
]POP2: PUSHJ[PDLO] $
DFRQ D[IR] MASK[18.] DEST[MA] MA<20 PUSHJ[POP3] $
; Get back original MA from IR, check for pdl in ACs.
D[DF-FROM-AR MEM] DEST[MEMAC] NEOI $

.opcode[260] [xlist
list ] ;PUSHJ
D[PC] MASK[18.] DEST[Q] LD-PC JUMP[PUSHJ] $
; Put old PC in Q, load PC from MA.
JUMP[JMPAC] $

.reloc
[.USE[NORMAL]
[ xlist
list ]
]PUSHJ: DFRQ D[PC-FLAGS]
MASK[LEFT] ALU[DORQ] DEST[HOLD AR] $
; Fetch target instr., put PC and flags into HOLD and AR, for
storing.
D[1,,1] ALU[AC+D] DEST[AC MA] STRT-WRT COND[EA<20] LBJUMP[PUSH3]
$
; Increment pointer, start store, test for PDL in the AC's.
; The EOI at PUSH3 dispatches to the target instr; we loaded PC
above.

.opcode[263] [xlist
list ] ;POPJ
ALU[AC] DEST[Q MA] T300 -EA<20 LBJUMP[POPJ1] $
ALU[AC] DEST[Q MA] T300 -EA<20 LBJUMP[POPJ1] $
; Get loc. of top of stack, check for stack in AC's.

.reloc
[.USE[NORMAL]
[ xlist
list ]
] .pair
[.: \ 2 + .
]POPJ1: ALU[MEMAC] DEST[MA] JUMP[POPJ3] $
; Stack is in ACs... get return addr. off stack into MA.

.odd
[.: + 1 - (. \ 2)
]
POPJ0: DFRQ MA-FROM-MEM D[MASK 60] ALU[D+Q] C550 COND[CRY0]
PUSHJ[POPJ2] $
; Get return adr into MA, test whether pdl ptr will underflow.

If
; not, do PUSHJ to provide trap fix-up adr for MAPTRP & ECCTRP.

POPJTR: SUPPRESS-FETCH-TRAPS D[PC-FLAGS] DEST[Q] LBJUMPLC[POPJ0V] $
; We get here either from previous uinst (if PDLOV), in which
case
; Last Cond is FALSE, or from an ECC Trap, in which case L.C. is
TRUE.
; In case of both PDLOV and ECC error, suppress the ECC trap for
now.
ALU[AC] DEST[MA] NORM PUSHJ[MAP-RET] $
; MAPTRP will POPJLB to here. Give it a good MA & an adr to

```

```

25 2144                                     ;Here to check for underflow when stack is in AC's.
25 2145                                     ;
25 2146 05324 55151311213727655400346325561316000 POPJ2: TRP-CTL[TRAP-FIX] D[1,,1] ALU[AC-D] DEST[AC LD-PC]
25 2147                                     ;COND[-MAX20] ABORT-ADR-06 JDSP-SPECIAL-ABORT $
25 2147                                     ;Trap to 06 if jumping into AC's, else dispatch to
25 2147 target.
25m2148 .pair
25m2148 [:. \ 2 + .
25 2149 05326 01063017000012636640242025571457000 ]POPJ0V: D[CONST 1] ROT[35. - 9.] ALU[DORQ] DEST[PC-FLAGS Q]
25 2149 JUMP[POPJ0] $
25 2150                                     ;The ptr is going to underflow, so set the PDLOV flag.
25 2151 05327 71033117000022355416162225431456000 POPJEC: ALU[AC] DEST[MA] NORM PUSHJ[ECC-RET] $
25 2152                                     ;ECC traps wind up here. Give them a good MA.
25 2153 05330 71073117000012651416162025471556000 D[MEM] DEST[MA] JUMP[POPJ2] $
25 2154                                     ;We return here after the ECC Trap is finished getting good
25 2154 data.
25 2155
25 2156
25 2157
25 2158 05331 01073017000006055416162364611416000 ; Subr to set overflow bit
25 2159 PDLO: D[PC-FLAGS] DEST[Q] C600 $
25 2159                                     ;Set bit 9 in flags. This will cause a PC+TRAP after next
25 2159 dispatch,
25 2160                                     ; which will get us to P0VTRP (below).
25 2161 05332 01063117000006054640242425551417000 D[CONST 1] ROT[35. - 9.] ALU[DORQ] DEST[PC-FLAGS] C600 POPJ $
25 2162
25 2163
25 2164 05333 61072117004106055416146365631416000 PDL-TRAP: CLR-PC-TRAP-FLAGS D[PC] ALU[D-1] DEST[PC] NORM $
25 2165                                     ;Here from PCTRAP when bit 9 of PC flags is on at EOI, or
25 2166                                     ; from an IDISP aborted due to PDLOV (ABORT-ADR-10).
25 2167                                     ;Make PC point to instr. following the one that set bit 9.
25 2168 05334 01073017000000005416162367031416000 D[MEM-ABS APR-STATUS] DEST[Q] NORM $
25 2169 05335 01063117000000004400354365571416000 D[CONST 1] ROT[35. - 19.] ALU[DORQ] DEST[MEM-ABS APR-STATUS]
25 2169 NORM $
25 2170                                     ;Set the PDL OV flag in the CONI APR, status.
25 2171 05336 01064137000020343400762024731456000 D[MASK 3] ALU[D&Q] DEST[AR] NORM JUMP[PIGEN] $
25 2172                                     ;Go request a PI on the APR channel.
25 2173

```

```

26 2174
26m2175
26 2175
26 2176 06550 0107301700000001414162024631456000
26 2177
26 2178 06551 01073117000022433416162025431456000
26 2179
26m2180
26m2180
26m2180
26 2181 05337 01063117000006055404556365631416000
26 2181
26 2182
26 2183 05340 71170117004306055416146365671416000
26 2184 05341 55073117000027755416162325421216000
26 2185
26m2186
26 2186
26 2187 06552 0107301700000001404562025631456000
26 2188 06553 01073117000022433416162025431456000
26m2189
26m2189
26m2189
26 2190 05342 55063317004327755414162324621216000
26 2190
26 2191
26 2192
26 2193
26m2194
26 2194
26 2195 06554 0107321700000001404556025631456000
26 2196
26 2197 06555 01073117000022433416162025431456000
26 2198
26m2199
26m2199
26m2199
26 2200 05343 01053317000006054454162365671416000
26 2200
26 2201
26 2202 05344 71170117000006055416162365677416000
26 2203
26 2204 05345 55073117000027755416162325421216000
26 2205
26m2206
26 2206
26 2207 06556 0103313700000001416162025431456000
26 2208 06557 01073117000022433416162025431456000
26 2209
26m2210
26m2210
26m2210
26 2211 05346 71073112000000000444562125431456000
26 2211
26m2212
26m2212
26 2213 05350 03073317000012725416162025471356000
26 2214 05351 01043317000006055416162341431416000
26 2215 05352 71073117000006055404562365771416000
26 2216 05353 55073117000027755416162325421216000
26 2217

```

```

.opcode[264] [xlist
list ]
D(PC-FLAGS) MASK(LEFT) DEST(Q) NORM JUMP(JSR) $
;Save the PC and reload it with (MA)+1.
JUMP(JMPAC) $
;JSR

.reloc
[.USE(NORMAL)
[ xlist
list ]
ALU(DORQ) DEST(MEMSTO) NORM $
;Store PC with flags
CLR-HALF D(MA) ALU(D+1) DEST(MA PC) NORM $
JDSP $

.opcode[265] [xlist
list ]
D(PC) MASK(18.) DEST(Q) NORM JUMP(JSP) $
JUMP(JMPAC) $
;JSP

.reloc
[.USE(NORMAL)
[ xlist
list ]
MASK(LEFT) ALU(DORQ) DEST(AC) CLR-HALF TRUE JDSP $
JJSR1: D(PC) MASK(18.)

.opcode[266] [xlist
list ]
D(PC) MASK(18.) DEST(O-AC MEMSTO) NORM JUMP(JSA) $
;Begin store of AC, place PC in AC
JUMP(JMPAC) $
;JSA

.reloc
[.USE(NORMAL)
[ xlist
list ]
MASK(LEFT) ALU(DORAC) DEST(AC) $
;Place pointer in left half of AC, complete store of old AC.
D(MA) ALU(D+1) DEST(MA) SHORT $
;Now branch to E+1.
JDSP $

.opcode[267] [xlist
list ]
ALU(AC) DEST(AR) NORM JUMP(JRA) $
JUMP(JMPAC) $
;JRA

.reloc
[.USE(NORMAL)
[ xlist
list ]
MASK(18.) DEST(MA) NORM EAK20 LBJUMP(JRA2) $
;even
[.: \ 2 + .
]JRA2: DF/WT D(MEM) DEST(AC) JUMP[. + 2] $
ACSEL(MA,AC) ALU(A) DEST(B) NORM $
D(IR) MASK(18.) DEST(MA) NORM $
JDSP $

```

```

27 2218
27m2219
27m2219
27 2220 06560 55050317004406055416162325460316000
27 2220
27 2221 06561 54010317004406055416162301420416000
27 2222
27 2223 06562 54050317004406055404562325760416000
27 2224 06563 54050317004406055404562325760416000
27 2225
27 2226
27 2227 06564 03050117104422665416156025470356000
27 2227
27 2228 06565 54010317004406055416162305420416000
27 2229
27 2230
27 2231 06566 03050137104422701416156025470356000
27 2231
27 2232 06567 01010337004422701416162005430456000
27 2232
27 2233
27m2234
27m2234
27 2235 06570 56151317004406055416162325460316000
27 2235
27 2236 06571 54111317004406055416162301420416000
27 2237
27 2238 06572 54151317004406055404562325760416000
27 2239 06573 54151317004406055404562325760416000
27 2240
27 2241
27 2242 06574 03151117104422665416156025470356000
27 2242
27 2243 06575 54112317004406055416162305420416000
27 2244
27 2245
27 2246 06576 03151137104422701416156025470356000
27 2246
27 2247 06577 01112337004422701416162005430456000
27 2247
27 2248

```

```

.opcode[270]
[clist
list ] DF/IF D[MEM] ALU[D+AC] DEST[AC] SET-PC-FLAGS NEGI $
;ADD ACSEL[MA,AC] ALU[A+B] DEST[B] SET-PC-FLAGS NEGI $
D[IR] MASK[1B.] ALU[D+AC] DEST[AC] SET-PC-FLAGS NEGI $ ;ADDI
D[IR] MASK[1B.] ALU[D+AC] DEST[AC] SET-PC-FLAGS NEGI $
DF/IF R-M-W IFRQ D[MEM] ALU[D+AC] DEST[MEMSTO] SET-PC-FLAGS
JUMP[SEDI] $
;ADDM ACSEL[AC,MA] ALU[A+B] DEST[B] SET-PC-FLAGS NEGI $
DF/IF R-M-W IFRQ D[MEM] ALU[D+AC] DEST[MEMSTO AR] SET-PC-FLAGS
JUMP[ASEDI] $
;ADDB IFRQ ACSEL[AC,MA] ALU[A+B] DEST[B AR] SET-PC-FLAGS JUMP[ASEDI] $

.opcode[274]
[clist
list ] DF/IF D[MEM] ALU[AC-D] DEST[AC] SET-PC-FLAGS NEGI $
;SUB ACSEL[MA,AC] ALU[B-A] DEST[B] SET-PC-FLAGS NEGI $
D[IR] MASK[1B.] ALU[AC-D] DEST[AC] SET-PC-FLAGS NEGI $ ;SUBI
D[IR] MASK[1B.] ALU[AC-D] DEST[AC] SET-PC-FLAGS NEGI $
DF/IF R-M-W IFRQ D[MEM] ALU[AC-D] DEST[MEMSTO] SET-PC-FLAGS
JUMP[SEDI] $
;SUBM ACSEL[AC,MA] ALU[A-B] DEST[B] SET-PC-FLAGS NEGI $
DF/IF R-M-W IFRQ D[MEM] ALU[AC-D] DEST[MEMSTO AR] SET-PC-FLAGS
JUMP[ASEDI] $
;SUBB IFRQ ACSEL[AC,MA] ALU[A-B] DEST[B AR] SET-PC-FLAGS JUMP[ASEDI] $

```

```

28 2249
28 2250
28 2251
28m2252
28 2252
28 2253 06540 54073117000006055416162325420416000
28 2254 06541 54073117000006055416162325420416000
28 2255
28 2256 06542 55033100400027755416162325421216000
28 2257 06543 01073117000022433416162025431456000
28 2258
28 2259 06544 55033100200027755416162325421216000
28 2260 06545 01073117000022433416162025431456000
28 2261
28 2262 06546 55030101000027755416162325421216000
28 2263 06547 01073117000022433416162025431456000
28 2264
28 2265 06550 55073117000027755416162325421216000
28 2266 06551 01073117000022433416162025431456000
28 2267
28 2268 06552 55033100600027755416162325421216000
28 2269 06553 01073117000022433416162025431456000
28 2270
28 2271 06554 55033100000027755416162325421216000
28 2272 06555 01073117000022433416162025431456000
28 2273
28 2274 06556 55030101200027755416162325421216000
28 2275 06557 01073117000022433416162025431456000
28 2276
28 2277
28m2278
28 2278
28 2279 06560 56073117000006055416016325460316000
28 2280 06561 54043117000006055416016301420416000
28 2281
28 2282 06562 56073100600007355416016325460316000
28 2283 06563 54043100600007355416016301420416000
28 2284
28 2285 06564 56073100000007355416016325460316000
28 2286 06565 54043100000007355416016301420416000
28 2287
28 2288 06566 56070101200007355416016325460316000
28 2289 06567 54040101200007355416016301420416000
28 2290
28m2291
28 2291
28 2292 06570 56073117200007355416016325460316000
28 2293 06571 54043117200007355416016301420416000
28 2294
28 2294
28 2295 06572 56073100400007355416016325460316000
28 2296 06573 54043100400007355416016301420416000
28 2297
28 2297
28 2298 06574 56073100200007355416016325460316000
28 2299 06575 54043100200007355416016301420416000
28 2300
28 2301 06576 56070101000007355416016325460316000
28 2301
28 2302 06577 54040101000007355416016301420416000
28 2303
28m2304
28m2304
28m2304
28 2305
28m2306
28m2306
28 2307 05354 54073117000006055416016325425416000
28 2308
28 2309 05355 54073117200007355416016325425416000
28 2310
28 2311
28 2312

```

```

;; JUMPx group
.opcode[320] [xlist
list ]
NEOI $
NEOI $
ALU[AC] COND[OBUS<0] JDSP $
JUMP [JMPAC] $
ALU[AC] COND[OBUS=0] JDSP $
JUMP [JMPAC] $
ALU[AC+0] COND[-OBUS>0] JDSP $
JUMP [JMPAC] $
JDSP $
JUMP [JMPAC] $
ALU[AC] COND[-OBUS<0] JDSP $
JUMP [JMPAC] $
ALU[AC] COND[-OBUS=0] JDSP $
JUMP [JMPAC] $
ALU[AC+0] COND[OBUS>0] JDSP $
JUMP [JMPAC] $

.opcode[330] [xlist
list ]
DF/IF D[MEM] COND-AC-STO NEOI $
ACSEL[MA,AC] ALU[A] COND-AC-STO NEOI $
DF/IF D[MEM] COND-AC-STO CONDSKP[ALU<0] $
;SKIPL ACSEL[MA,AC] ALU[A] COND-AC-STO CONDSKP[ALU<0] $
DF/IF D[MEM] COND-AC-STO CONDSKP[ALU=0] $
;SKIPE ACSEL[MA,AC] ALU[A] COND-AC-STO CONDSKP[ALU=0] $
DF/IF D[MEM] ALU[D+0] COND-AC-STO CONDSKP[-ALU>0] $
;SKIPL ACSEL[MA,AC] ALU[A+0] COND-AC-STO CONDSKP[-ALU>0] $

.opcode[334] [xlist
list ]
DF/IF D[MEM] COND-AC-STO CONDSKP[ALWAYS] $
ACSEL[MA,AC] ALU[A] COND-AC-STO CONDSKP[ALWAYS] $
;SKIPGE
DF/IF D[MEM] COND-AC-STO CONDSKP[-ALU<0] $
ACSEL[MA,AC] ALU[A] COND-AC-STO CONDSKP[-ALU<0] $
;SKIPN
DF/IF D[MEM] COND-AC-STO CONDSKP[-ALU=0] $
ACSEL[MA,AC] ALU[A] COND-AC-STO CONDSKP[-ALU=0] $
DF/IF D[MEM] ALU[D+0] COND-AC-STO CONDSKP[ALU>0] $
;SKIPG ACSEL[MA,AC] ALU[A+0] COND-AC-STO CONDSKP[ALU>0] $

.reloc
[.USE[NORMAL]
[xlist
list ]
.pair
[.: \ 2 + .
]CSSKIP1: D[AR] COND-AC-STO EOI $
;Here to finish AOS/SOS type if NOT SKIPPING.
D[AR] COND-AC-STO EOI ID-COND[1] ABORT-ADR-00 FALSE $
;AOS/SOS type comes here if SKIPPING. Do an
; aborted skip-type dispatch.

```

```

29 2313
29 2314
29 2315
29m2316
29 2316
29 2317 06700 54130317004406055416162325420416000
29 2318 06701 54130317004406055416162325420416000
29 2319
29 2320 06702 55130300404427755416162325421216000
29 2321 06703 01073117000022433416162025431456000
29 2322
29 2323 06704 55130300204427755416162325421216000
29 2324 06705 01073117000022433416162025431456000
29 2325
29 2326 06706 55130301004427755416162325421216000
29 2327 06707 01073117000022433416162025431456000
29 2328
29 2329 06710 55130317004427755416162325421216000
29 2330 06711 01073117000022433416162025431456000
29 2331
29 2332 06712 55130300604427755416162325421216000
29 2333 06713 01073117000022433416162025431456000
29 2334
29 2335 06714 55130300004427755416162325421216000
29 2336 06715 01073117000022433416162025431456000
29 2337
29 2338 06716 55130301204427755416162325421216000
29 2339 06717 01073117000022433416162025431456000
29 2340
29m2341
29 2341
29 2342
29 2343
29 2343
29 2344 06720 03170137104412731416156025470356000
29 2344
29 2345
29 2346 06721 01130337204412731416162105430456000
29 2346
29 2347
29 2348
29 2348
29 2349 06722 03170120504412731416156125470356000
29 2349
29 2350
29 2351 06723 01130320404412731416162105430456000
29 2351
29 2352
29 2353
29 2353
29 2354 06724 03170120304412731416156125470356000
29 2354
29 2355
29 2356 06725 01130320204412731416162105430456000
29 2356
29 2357
29 2358
29 2358
29 2359 06726 03170121104412731416156125470356000
29 2359
29 2360
29 2361 06727 01130321004412731416162105430456000
29 2361
29 2362
29m2363
29 2363
29 2364
29 2364
29 2365 06730 03170137104412731416156125470356000
29 2365
29 2366
29 2367 06731 01130337004412731416162105430456000
29 2367
29 2368
29 2368
29 2369
29 2369
29 2370 06732 03170120704412731416156125470356000
29 2370
29 2371
29 2372 06733 01130320604412731416162105430456000
29 2372
29 2373
29 2374
29 2374
29 2375 06734 03170120104412731416156125470356000
29 2375
29 2376
29 2377 06735 01130320004412731416162105430456000
29 2377
29 2378
29 2379
29 2379
29 2380 06736 03170121304412731416156125470356000
29 2380
29 2381
29 2382 06737 01130321204412731416162105430456000
29 2382
29 2383
29 2384
29 2385
29m2386
29 2386
29 2387 06740 54031317004406055416162325420416000
29 2388 06741 54031317004406055416162325420416000
29 2389
29 2390 06742 55031300404427755416162325421216000
29 2391 06743 01073117000022433416162025431456000
29 2392
29 2393 06744 55031300204427755416162325421216000
29 2393

```

```

;;; AOJ group
.opcode[340] [xlist
list ] ;AOJ
ALU[AC+1] DEST[AC] SET-PC-FLAGS NEDI $
ALU[AC+1] DEST[AC] SET-PC-FLAGS NEDI $
ALU[AC+1] DEST[AC] SET-PC-FLAGS COND[OBUS<0] JDSP $
JUMP [JMPAC] $
ALU[AC+1] DEST[AC] SET-PC-FLAGS COND[OBUS=0] JDSP $
JUMP [JMPAC] $
ALU[AC+1] DEST[AC] SET-PC-FLAGS COND[OBUS>0] JDSP $
JUMP [JMPAC] $
ALU[AC+1] DEST[AC] SET-PC-FLAGS JDSP $
JUMP [JMPAC] $
ALU[AC+1] DEST[AC] SET-PC-FLAGS COND[OBUS<0] JDSP $
JUMP [JMPAC] $
ALU[AC+1] DEST[AC] SET-PC-FLAGS COND[OBUS=0] JDSP $
JUMP [JMPAC] $
ALU[AC+1] DEST[AC] SET-PC-FLAGS COND[OBUS>0] JDSP $
JUMP [JMPAC] $

.opcode[350] [xlist
list ] ;AOS
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] TRUE SET-PC-FLAGS
JUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] FALSE SET-PC-FLAGS
LBJUMP[CSSKP1] $
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] OBUS<0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] OBUS<0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] OBUS=0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] OBUS=0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] -OBUS>0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] -OBUS>0 SET-PC-FLAGS
LBJUMP[CSSKP1] $

.opcode[354] [xlist
list ]
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] TRUE SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] TRUE SET-PC-FLAGS
LBJUMP[CSSKP1] $
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] -OBUS<0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] -OBUS<0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] -OBUS=0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] -OBUS=0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
DF/IF R-M-W D[MEM] ALU[D+1] DEST[MEMSTO AR] OBUS>0 SET-PC-FLAGS
LBJUMP[CSSKP1] $
IFRQ ACSEL[MA] ALU[B+1] DEST[B AR] OBUS>0 SET-PC-FLAGS
LBJUMP[CSSKP1] $

;SOJx series
.opcode[360] [xlist
list ] ;SOJ
ALU[AC-1] DEST[AC] SET-PC-FLAGS NEDI $
ALU[AC-1] DEST[AC] SET-PC-FLAGS NEDI $
ALU[AC-1] DEST[AC] SET-PC-FLAGS COND[OBUS<0] JDSP $
JUMP [JMPAC] $
ALU[AC-1] DEST[AC] SET-PC-FLAGS COND[OBUS=0] JDSP $

```

```

29 2399 06750 55031317004427755416162325421216000 ALU[AC-1] DEST[AC] SET-PC-FLAGS JDSP $
29 2400 06751 01073117000022433416162025431456000 JUMP [JMPAC] $
29 2401
29 2402 06752 55031300604427755416162325421216000 ALU[AC-1] DEST[AC] SET-PC-FLAGS COND[-OBUS<0] JDSP $
29 2403 06753 01073117000022433416162025431456000 JUMP [JMPAC] $
29 2404
29 2405 06754 55031300004427755416162325421216000 ALU[AC-1] DEST[AC] SET-PC-FLAGS COND[-OBUS=0] JDSP $
29 2406 06755 01073117000022433416162025431456000 JUMP [JMPAC] $
29 2407
29 2408 06756 55031301204427755416162325421216000 ALU[AC-1] DEST[AC] SET-PC-FLAGS COND[OBUS>0] JDSP $
29 2409 06757 01073117000022433416162025431456000 JUMP [JMPAC] $
29 2410
29 2411
29 2411 .opcode[370] [xlist
list ] ;SOS
29 2412 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] TRUE SET-PC-FLAGS
29 2412 JUMP[CSSKP1] $
29 2413 06760 03072137104412731416156025470356000
29 2413
29 2414 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] FALSE SET-PC-FLAGS
29 2414 LBJUMP[CSSKP1] $
29 2415 06761 01031337204412731416162105430456000
29 2415
29 2416 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] OBUS<0 SET-PC-FLAGS
29 2417 LBJUMP[CSSKP1] $
29 2418 06762 03072120504412731416156125470356000
29 2418 ;SOSL
29 2419 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] OBUS<0 SET-PC-FLAGS
29 2420 LBJUMP[CSSKP1] $
29 2420 06763 01031320404412731416162105430456000
29 2421
29 2422 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] OBUS=0 SET-PC-FLAGS
29 2422 LBJUMP[CSSKP1] $
29 2423 06764 03072120304412731416156125470356000
29 2423 ;SOSE
29 2424 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] OBUS=0 SET-PC-FLAGS
29 2425 LBJUMP[CSSKP1] $
29 2425 06765 01031320204412731416162105430456000
29 2426
29 2427 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] -OBUS>0 SET-PC-FLAGS
29 2427 LBJUMP[CSSKP1] $
29 2428 06766 03072121104412731416156125470356000
29 2428 ;SOSLE
29 2429 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] -OBUS>0 SET-PC-FLAGS
29 2430 LBJUMP[CSSKP1] $
29 2430 06767 01031321004412731416162105430456000
29 2431
29 2432 .opcode[374] [xlist
list ]
29 2433 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] TRUE SET-PC-FLAGS
29 2433 LBJUMP[CSSKP1] $
29 2434 06770 03072137104412731416156125470356000
29 2434 ;SOSA
29 2435 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] TRUE SET-PC-FLAGS
29 2436 LBJUMP[CSSKP1] $
29 2436 06771 01031337004412731416162105430456000
29 2437
29 2438 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] -OBUS<0 SET-PC-FLAGS
29 2439 LBJUMP[CSSKP1] $
29 2439 06772 03072120704412731416156125470356000
29 2439 ;SOSGE
29 2440 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] -OBUS<0 SET-PC-FLAGS
29 2441 LBJUMP[CSSKP1] $
29 2441 06773 01031320604412731416162105430456000
29 2442
29 2443 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] -OBUS=0 SET-PC-FLAGS
29 2443 LBJUMP[CSSKP1] $
29 2444 06774 03072120104412731416156125470356000
29 2444 ;SOSN
29 2445 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] -OBUS=0 SET-PC-FLAGS
29 2446 LBJUMP[CSSKP1] $
29 2446 06775 01031320004412731416162105430456000
29 2447
29 2448 DF/IF R-M-W D[MEM] ALU[D-1] DEST[MEMSTO AR] OBUS>0 SET-PC-FLAGS
29 2449 LBJUMP[CSSKP1] $
29 2449 06776 03072121304412731416156125470356000
29 2449 ;SOSG
29 2450 IFRQ ACSEL[MA] ALU[B-1] DEST[B AR] OBUS>0 SET-PC-FLAGS
29 2451 LBJUMP[CSSKP1] $
29 2451 06777 01031321204412731416162105430456000
29 2452

```

```

30 2453
30m2454
30 2454
30 2455 06600 54073117000006055416162325420416000
30 2456 06601 54073117000006055416162325420416000
30 2457
30 2458 06602 54151113600007355404562325760416000
30 2458
30 2459 06603 54151113600007355404562325760416000
30 2460
30 2461 06604 54151100000007355404562325760416000
30 2461
30 2462 06605 54151100000007355404562325760416000
30 2463
30 2464 06606 54151101200007355404562325760416000
30 2464
30 2465 06607 54151101200007355404562325760416000
30 2466
30m2467
30 2467
30 2468 06610 54073117200007355416162325420416000
30 2469 06611 54073117200007355416162325420416000
30 2470
30 2470
30 2471 06612 54151113400007355404562325760416000
30 2472 06613 54151113400007355404562325760416000
30 2473
30 2473
30 2474 06614 54151100200007355404562325760416000
30 2475 06615 54151100200007355404562325760416000
30 2476
30 2477 06616 54151101000007355404562325760416000
30 2477
30 2478 06617 54151101000007355404562325760416000
30 2479
30 2480
30 2481
30 2482
30m2483
30 2483
30 2484 06620 54073117000006055416162325420416000
30 2485 06621 54073117000006055416162325420416000
30 2486
30 2487 06622 56151113600007355416162325460316000
30 2487
30 2488 06623 54112113600007355416162305420416000
30 2489
30 2490 06624 56151100000007355416162325460316000
30 2490
30 2491 06625 54112100000007355416162305420416000
30 2492
30 2493 06626 56151101200007355416162325460316000
30 2493
30 2494 06627 54112101200007355416162305420416000
30 2495
30m2496
30 2496
30 2497 06630 54073117200007355416162325420416000
30 2498 06631 54073117200007355416162325420416000
30 2499
30 2499
30 2500 06632 56151113400007355416162325460316000
30 2501 06633 54112113400007355416162305420416000
30 2502
30 2502
30 2503 06634 56151100200007355416162325460316000
30 2504 06635 54112100200007355416162305420416000
30 2505
30 2506 06636 56151101000007355416162325460316000
30 2506
30 2507 06637 54112101000007355416162305420416000
30 2508
30 2509

```

```

.opcode[300] [xlist
list ]
;CAI
NEOI $
NEOI $
D[IR] MASK[18.] ALU[AC-D] CONDSKP[ALU-SIGN] $
;CAIL
D[IR] MASK[18.] ALU[AC-D] CONDSKP[ALU-SIGN] $
D[IR] MASK[18.] ALU[AC-D] CONDSKP[ALU=0] $
;CAIE
D[IR] MASK[18.] ALU[AC-D] CONDSKP[ALU=0] $
D[IR] MASK[18.] ALU[AC-D] CONDSKP[-ALU>0] $
;CAILE
D[IR] MASK[18.] ALU[AC-D] CONDSKP[-ALU>0] $
.opcode[304] [xlist
list ]
;CAIA
CONDSKP[ALWAYS] $
CONDSKP[ALWAYS] $
;CAIGE
D[IR] MASK[18.] ALU[AC-D] CONDSKP[-ALU-SIGN] $
D[IR] MASK[18.] ALU[AC-D] CONDSKP[-ALU-SIGN] $
;CAIN
D[IR] MASK[18.] ALU[AC-D] CONDSKP[-ALU=0] $
D[IR] MASK[18.] ALU[AC-D] CONDSKP[-ALU=0] $
D[IR] MASK[18.] ALU[AC-D] CONDSKP[ALU>0] $
;CAIG
D[IR] MASK[18.] ALU[AC-D] CONDSKP[ALU>0] $
.opcode[310] [xlist
list ]
;CAM
NEOI $
NEOI $
DF/IF D[MEM] ALU[AC-D] CONDSKP[ALU-SIGN] $
;CAML
ACSEL[AC,MA] ALU[A-B] CONDSKP[ALU-SIGN] $
DF/IF D[MEM] ALU[AC-D] CONDSKP[ALU=0] $
;CAME
ACSEL[AC,MA] ALU[A-B] CONDSKP[ALU=0] $
DF/IF D[MEM] ALU[AC-D] CONDSKP[-ALU>0] $
;CAMLE
ACSEL[AC,MA] ALU[A-B] CONDSKP[-ALU>0] $
.opcode[314] [xlist
list ]
;CAMA
CONDSKP[ALWAYS] $
CONDSKP[ALWAYS] $
;CAMGE
DF/IF D[MEM] ALU[AC-D] CONDSKP[-ALU-SIGN] $
ACSEL[AC,MA] ALU[A-B] CONDSKP[-ALU-SIGN] $
;CAMIN
DF/IF D[MEM] ALU[AC-D] CONDSKP[-ALU=0] $
ACSEL[AC,MA] ALU[A-B] CONDSKP[-ALU=0] $
DF/IF D[MEM] ALU[AC-D] CONDSKP[ALU>0] $
;CAMG
ACSEL[AC,MA] ALU[A-B] CONDSKP[ALU>0] $

```



```

31 2510
31m2511
31m2511
31 2512 07000 54024317000006055416162325420416000
31 2512
31 2513 07001 54024317000006055416162301420416000
31 2514
31 2515 07002 54024317000006055416162325420416000
31 2515
31 2516 07003 54024317000006055416162301420416000
31 2517
31 2518 07004 01024117000022665416162025430456000
31 2518
31 2519 07005 54024317000006055416162305420416000
31 2520
31 2521 07006 01024137000022701416162025430456000
31 2521
31 2522 07007 01024337000022701416162005430456000
31 2523
31 2524
31m2525
31m2525
31 2526 07010 56054317000006055416162325460316000
31 2526
31 2527 07011 54014317000006055416162301420416000
31 2528
31 2529 07012 54054317000006055404562325760416000
31 2529
31 2530 07013 54054317000006055404562325760416000
31 2531
31 2532 07014 03054117100022665416162025470356000
31 2532
31 2533 07015 54014317000006055416162305420416000
31 2534
31 2535 07016 03054137100022701416162025470356000
31 2535
31 2536 07017 01014337000022701416162005430456000
31 2537
31 2538
31m2539
31m2539
31 2540 07020 01037017000000001416162025431256000
31 2540
31 2541 07021 01037017000000001416162025431456000
31 2542
31 2543 07022 01037017000000001416162025431456000
31 2543
31 2544 07023 01037017000000001416162025431456000
31 2545
31 2546 07024 01037017000000001416162025431256000
31 2546
31 2547 07025 54015317000006055416162305420416000
31 2548
31 2549 07026 01037017000000001416162025431256000
31 2549
31 2550 07027 01015337000022701416162005430456000
31 2551
31m2552
31m2552
31m2552
31 2553 05356 54064317000006055416162325460516000
31 2553
31 2554 05357 54004317000006055416162301420416000
31 2555 05360 54064317000006055404562325760416000
31 2556 05361 01064117100022665416162025470556000
31 2557 05362 01064137100022701416162025470556000
31 2557
31 2558
31 2559
31m2560
31 2560
31 2561 07030 56073317000006055416162325460316000
31 2562 07031 54043317000006055416162301420416000
31 2563
31 2564 07032 54073317000006055404562325760416000
31 2564
31 2565 07033 54073317000006055404562325760416000
31 2566
31 2567 07034 03073137100022703416162025470356000
31 2567
31 2568 07035 54043117000006055416016301420416000
31 2568
31 2569
31 2570 07036 56073317000006055416162325460316000
31 2570
31 2571 07037 54043317000006055416162301420416000
31 2572
31 2573
31m2574
31m2574
31 2575 07040 56055317000006055416162325460316000
31 2575
31 2576 07041 54015317000006055416162301420416000
31 2577
31 2578 07042 54055317000006055404562325760416000
31 2578
31 2579 07043 54055317000006055404562325760416000
31 2580
31 2581 07044 03055117100022665416162025470356000
31 2581
31 2582 07045 01015137000000001416162001430456000
31 2583
31 2584 07046 03055137100022701416162025470356000
31 2584
31 2585 07047 01015337000000001416162001430456000
31 2586
31m2587
31m2587
31m2587
31 2588 05363 54073317000006055416162305425416000

```

```

.opcode[400]
[

```

```

31 2592 07050 54073117000006055416162325420416000      list ]      NEOI $
31 2592      :SETA
31 2593 07051 54073117000006055416162325420416000      NEOI $
31 2594
31 2595 07052 54073117000006055416162325420416000      NEOI $
31 2595      :SETAI
31 2596 07053 54073117000006055416162325420416000      NEOI $
31 2597
31 2598 07054 01033117000022665416156025430456000      IFRQ ALU[AC] DEST[MEMSTO] NORM JUMP[SEOI] $
31 2598      :SETAM
31 2599 07055 54043317000006055416162305420416000      ACSEL[AC,MA] ALU[A] DEST[B] NEOI $
31 2600
31 2601 07056 01033117000022665416156025430456000      IFRQ ALU[AC] DEST[MEMSTO] NORM JUMP[SEOI] $
31 2601      :SETAB
31 2602 07057 54043317000006055416162305420416000      ACSEL[AC,MA] ALU[A] DEST[B] NEOI $
31 2603
31 2604
31m2605
31m2605      .opcode[430]
31 2606 07060 56056317000006055416162325460316000      [xlist
31 2606      list ]      DF/IF D[MEM] ALU[D#AC] DEST[AC] NEOI $
31 2607 07061 54016317000006055416162301420416000      :XOR
31 2608      ACSEL[MA,AC] ALU[A#B] DEST[B] NEOI $
31 2609 07062 54056317000006055404562325760416000      D[IR] MASK[1B.] ALU[D#AC] DEST[AC] NEOI $
31 2609      :XORI
31 2610 07063 54056317000006055404562325760416000      D[IR] MASK[1B.] ALU[D#AC] DEST[AC] NEOI $
31 2611
31 2612 07064 03056117100022665416156025470356000      DF/IF R-M-W IFRQ D[MEM] ALU[D#AC] DEST[MEMSTO] JUMP[SEOI] $
31 2612      :XORM
31 2613 07065 54016317000006055416162305420416000      ACSEL[AC,MA] ALU[A#B] DEST[B] NEOI $
31 2614
31 2615 07066 03056137100022701416156025470356000      DF/IF R-M-W IFRQ D[MEM] ALU[D#AC] DEST[MEMSTO] AR] JUMP[ASEOI] $
31 2615      :XORB
31 2616 07067 01016337000022701416162005430456000      IFRQ ACSEL[AC,MA] ALU[A#B] DEST[B] AR] JUMP[ASEOI] $
31 2617
31 2618
31m2619
31m2619      .opcode[434]
31 2620 07070 56053317000006055416162325460316000      [xlist
31 2620      list ]      DF/IF D[MEM] ALU[DORAC] DEST[AC] NEOI $
31 2621 07071 54013317000006055416162301420416000      :IOR
31 2622      ACSEL[MA,AC] ALU[AORB] DEST[B] NEOI $
31 2623 07072 54053317000006055404562325760416000      D[IR] MASK[1B.] ALU[DORAC] DEST[AC] NEOI $
31 2623      :IORI
31 2624 07073 54053317000006055404562325760416000      D[IR] MASK[1B.] ALU[DORAC] DEST[AC] NEOI $
31 2625
31 2626 07074 03053117100022665416156025470356000      DF/IF R-M-W IFRQ D[MEM] ALU[DORAC] DEST[MEMSTO] JUMP[SEOI] $
31 2626      :IORM
31 2627 07075 54013317000006055416162305420416000      ACSEL[AC,MA] ALU[AORB] DEST[B] NEOI $
31 2628
31 2629 07076 03053137100022701416156025470356000      DF/IF R-M-W IFRQ D[MEM] ALU[DORAC] DEST[MEMSTO] AR] JUMP[ASEOI] $
31 2629      :IORB
31 2630 07077 01013337000022701416162005430456000      IFRQ ACSEL[AC,MA] ALU[AORB] DEST[B] AR] JUMP[ASEOI] $
31 2631
31 2632
31m2633
31m2633      .opcode[440]
31 2634 07100 03053137000000001416162025471356000      [xlist
31 2634      list ]      DF/WT D[MEM] ALU[DORAC] DEST[AR] JUMP[STCM] $
31 2635 07101 01013137000000001416162001431456000      :ANDCB
31 2636      ACSEL[MA,AC] ALU[AORB] DEST[AR] JUMP[STCM] $
31 2637 07102 01053137000000001404562025771456000      D[IR] MASK[1B.] ALU[DORAC] DEST[AR] JUMP[STCM] $
31 2637      :ANDCBI
31 2638 07103 01053137000000001404562025771456000      D[IR] MASK[1B.] ALU[DORAC] DEST[AR] JUMP[STCM] $
31 2639
31 2640 07104 03053137100000001416162025470356000      DF/WT R-M-W IFRQ D[MEM] ALU[DORAC] DEST[AR] JUMP[STCMM] $
31 2640      :ANDCBM
31 2641 07105 01013137000000001416162005431456000      ACSEL[AC,MA] ALU[AORB] DEST[AR] JUMP[STCMM] $
31 2642
31 2643 07106 03053137100000001416162025470356000      DF/WT R-M-W IFRQ D[MEM] ALU[DORAC] DEST[AR] JUMP[STCMB] $
31 2643      :ANDCBB
31 2644 07107 01013137000000001416162005430456000      IFRQ ACSEL[AC,MA] ALU[AORB] DEST[AR] JUMP[STCMB] $
31 2645
31m2646
31m2646
31m2646
31 2647 05364 54077317000006055416162325420416000      .reloc
31 2647      [USE[NORMAL]
31 2648 05365 01077117000022665416156025430456000      [ xlist
31 2649 05366 54077317000006055416162305420416000      list ]
31 2650 05367 01077137000022701416156025430456000      DEST[AC] NEOI $
31 2651 05370 01077337000022701416162005430456000      STCMA: IFRQ D[AR] ALU[NOTD] DEST[MEMSTO] JUMP[SEOI] $
31 2652      STCMA: D[AR] ALU[NOTD] ACSEL[MA] DEST[B] NEOI $
31 2653      STCMB: IFRQ D[AR] ALU[NOTD] DEST[MEMSTO] AR] JUMP[ASEOI] $
31 2653      STCMB: IFRQ D[AR] ALU[NOTD] ACSEL[MA] DEST[B] AR] JUMP[ASEOI] $
31m2653
31m2653      .opcode[444]
31 2654 07110 56057317000006055416162325460316000      [xlist
31 2654      list ]      DF/IF D[MEM] ALU[D#AC] DEST[AC] NEOI $
31 2655 07111 54017317000006055416162301420416000      :EQV
31 2656      ACSEL[MA,AC] ALU[A#B] DEST[B] NEOI $
31 2657 07112 54057317000006055404562325760416000      D[IR] MASK[1B.] ALU[D#AC] DEST[AC] NEOI $
31 2657      :EQUI
31 2658 07113 54057317000006055404562325760416000      D[IR] MASK[1B.] ALU[D#AC] DEST[AC] NEOI $
31 2659
31 2660 07114 03057117100022665416156025470356000      DF/IF R-M-W IFRQ D[MEM] ALU[D#AC] DEST[MEMSTO] JUMP[SEOI] $
31 2660      :EQVM
31 2661 07115 54017317000006055416162305420416000      ACSEL[AC,MA] ALU[A#B] DEST[B] NEOI $
31 2662
31 2663 07116 03057137100022701416156025470356000      DF/IF R-M-W IFRQ D[MEM] ALU[D#AC] DEST[MEMSTO] AR] JUMP[ASEOI] $
31 2663      :EQVB
31 2664 07117 01017337000022701416162005430456000      IFRQ ACSEL[AC,MA] ALU[A#B] DEST[B] AR] JUMP[ASEOI] $
31 2665
31 2666
31m2667
31m2667      .opcode[450]
31 2668 07120 54037317000006055416162325420416000      [xlist
31 2668      list ]      ALU[NOTAC] DEST[AC] NEOI $
31 2669 07121 54037317000006055416162325420416000      :SETCA
31 2670      ALU[NOTAC] DEST[AC] NEOI $
31 2671 07122 54037317000006055416162325420416000      ALU[NOTAC] DEST[AC] NEOI $
31 2671      :SETCAI

```

```

31 2676
31 2677 07126 01047137000022701416156005430456000
31 2678 07127 01047337000022701416162005430456000
31 2679
31 2680
31m2681
31m2681
31 2682 07130 03055137000012751416162025471356000
31 2683 07131 01015137000012751416162001431456000
31 2684
31 2685 07132 01055137000012751404562025771456000
31 2686 07133 01055137000012751404562025771456000
31 2687
31 2688 07134 03055137100012753416162025471356000
31 2689 07135 01015137000012755416162001431456000
31 2690
31 2691 07136 03055137100012757416162025471356000
31 2692 07137 01015137000012761416162001431456000
31 2693
31 2694
31 2695
31m2696
31m2696
31 2697 07140 55077317000006055416162325460316000
31 2698 07141 54047317000006055416162301420416000
31 2699
31 2700 07142 54077317000006055404562325760416000
31 2701 07143 54077317000006055404562325760416000
31 2702
31 2703 07144 03077117100022665416156025470356000
31 2704 07145 54037317000006055416162305420416000
31 2705
31 2706 07146 03077317100022665416156025470356000
31 2707 07147 01037337000022701416162005430456000
31 2708
31 2709
31m2710
31m2710
31 2711 07150 03077137000000001416162025471356000
31 2712 07151 01037137000000001416162005431456000
31 2713
31 2714 07152 01077137000000001404562025771456000
31 2715
31 2716 07153 01077137000000001404562025771456000
31 2717
31 2718 07155 01037137000000001416162005431456000
31 2719
31 2720 07156 03077137100000001416162025471356000
31 2721 07157 01037137000000001416162005431456000
31 2722
31m2723
31m2723
31 2724 05371 54053317000006055416162325420416000
31 2725 05372 01053117000022665416156025430456000
31 2726 05373 54053317000006055416162305420416000
31 2727 05374 01053137000022701416156025430456000
31 2728 05375 01053337000022701416162005430456000
31 2729
31 2730
31m2731
31m2731
31 2732 07160 03054137000012751416162025471356000
31 2733 07161 01014137000012751416162001431456000
31 2734
31 2735 07162 01054137000012751404562025771456000
31 2736 07163 01054137000012751404562025771456000
31 2737
31 2738 07164 03054137100012753416162025470356000
31 2739 07165 01014137000012755416162005431456000
31 2740
31 2741 07166 03054137100012757416162025470356000
31 2742 07167 01014137000012761416162005430456000
31 2743
31 2744
31m2745
31m2745
31 2746 07170 54072317000006055400162325560416000
31 2747 07171 54072317000006055400162325560416000
31 2748
31 2749 07172 54072317000006055400162325560416000
31 2750 07173 54072317000006055400162325560416000
31 2751
31 2752 07174 01072117000022665400156025570456000
31 2753 07175 54072317000006055400162305560436000
31 2754
31 2755 07176 01072137000022701400156025570456000
31 2756 07177 01072337000022701400162005520425000
IFRQ ACSEL[AC,MA] ALU[NOTA] DEST[MEMSTO AR] NORM JUMP[ASEOI] $
;SETCAB
IFRQ ACSEL[AC,MA] ALU[NOTA] DEST[IB AR] NORM JUMP[ASEOI] $

.opcode[454]
{xlist
list j DF/WT D[MEM] ALU[-D&AC] DEST[AR] JUMP[STCM] $
;ORCA
ACSEL[MA,AC] ALU[-A&B] DEST[AR] JUMP[STCM] $
D[IR] MASK[1B.] ALU[-D&AC] DEST[AR] JUMP[STCM] $
;ORCAI
D[IR] MASK[1B.] ALU[-D&AC] DEST[AR] JUMP[STCM] $
DF/WT R-M-W D[MEM] ALU[-D&AC] DEST[AR] JUMP[STCMM] $
;ORCAM
ACSEL[MA,AC] ALU[-A&B] DEST[AR] JUMP[STCMM] $
DF/WT R-M-W D[MEM] ALU[-D&AC] DEST[AR] JUMP[STCMB] $
;ORCAB
ACSEL[MA,AC] ALU[-A&B] DEST[AR] JUMP[STCMB] $

.opcode[460]
{xlist
list j DF/IF D[MEM] ALU[NOTD] DEST[AC] NEOI $
;SETCM
ACSEL[MA,AC] ALU[NOTA] DEST[IB] NEOI $
D[IR] MASK[1B.] ALU[NOTD] DEST[AC] NEOI $
;SETCMI
D[IR] MASK[1B.] ALU[NOTD] DEST[AC] NEOI $
DF/IF R-M-W IFRQ D[MEM] ALU[NOTD] DEST[MEMSTO] JUMP[SEOI] $
;SETCMM
IFRQ ACSEL[AC,MA] ALU[NOTB] DEST[IB] NEOI $
DF/IF R-M-W IFRQ D[MEM] ALU[NOTD] DEST[MEMSTO AC] JUMP[SEOI] $
;SETCMB
IFRQ ACSEL[AC,MA] ALU[NOTB] DEST[IB AR] JUMP[ASEOI] $

.opcode[464]
{xlist
list j DF/WT D[MEM] ALU[NOTD] DEST[AR] JUMP[ORCM1] $
;ORCM
ACSEL[MA] ALU[NOTAC] DEST[AR] JUMP[ORCM1] $
D[IR] MASK[1B.] ALU[NOTD] DEST[AR] JUMP[ORCM1] $
;ORCMI
D[IR] MASK[1B.] ALU[NOTD] DEST[AR] JUMP[ORCM1] $
DF/WT R-M-W D[MEM] ALU[NOTD] DEST[AR] JUMP[ORCMM1] $
;ORCMM
ACSEL[MA] ALU[NOTAC] DEST[AR] JUMP[ORCMM2] $
DF/WT R-M-W D[MEM] ALU[NOTD] DEST[AR] JUMP[ORCMB1] $
;ORCMB
ACSEL[MA] ALU[NOTAC] DEST[AR] JUMP[ORCMB2] $

.reloc
[.USE[NORMAL]
{xlist
list j
DEST[AC] NEOI $
ORCM1: D[AR] ALU[DORAC]
ORCM1: IFRQ D[AR] ALU[DORAC] DEST[MEMSTO] JUMP[SEOI] $
ORCM2: D[AR] ACSEL[AC,MA] ALU[DORAC] DEST[IB] NEOI $
ORCM1: IFRQ D[AR] ALU[DORAC] DEST[MEMSTO AR] JUMP[ASEOI] $
ORCM2: IFRQ D[AR] ACSEL[AC,MA] ALU[DORAC] DEST[IB AR] JUMP[ASEOI] $

.opcode[470]
{xlist
list j DF/WT D[MEM] ALU[D&AC] DEST[AR] JUMP[STCM] $
;ORCB
ACSEL[MA,AC] ALU[A&B] DEST[AR] JUMP[STCM] $
D[IR] MASK[1B.] ALU[D&AC] DEST[AR] JUMP[STCM] $
;ORCBI
D[IR] MASK[1B.] ALU[D&AC] DEST[AR] JUMP[STCM] $
DF/WT R-M-W IFRQ D[MEM] ALU[D&AC] DEST[AR] JUMP[STCMM] $
;ORCBM
ACSEL[AC,MA] ALU[A&B] DEST[AR] JUMP[STCMM] $
DF/IF R-M-W IFRQ D[MEM] ALU[D&AC] DEST[AR] JUMP[STCMB] $
;ORCBB
IFRQ ACSEL[AC,MA] ALU[A&B] DEST[AR] JUMP[STCMB] $

.opcode[474]
{xlist
list j ALU[-1] DEST[AC] NEOI $
;SETO
ALU[-1] DEST[IB] NEOI $
ALU[-1] DEST[AC] NEOI $
;SETOI
ALU[-1] DEST[IB] NEOI $
IFRQ ALU[-1] DEST[MEMSTO] JUMP[SEOI] $
;SETOM
ALU[-1] DEST[MEMAC] NEOI $
IFRQ ALU[-1] DEST[MEMSTO AR] JUMP[ASEOI] $
;SETOB
IFRQ ALU[-1] DEST[MEMSTO AR] JUMP[ASEOI] $

```

```

32 2759
32m2760
32m2760
32 2761 07200 01054017000000001404562024731256000
32 2761
32 2762 07201 01054017000000001404562024731456000
32 2763
32 2764 07202 54054317000006055404562324720416000
32 2764
32 2765 07203 54054317000006055404562324720416000
32 2766
32 2767 07204 01054017000000001414162024731256000
32 2767
32 2768 07205 01054017000000001414162024731456000
32 2769
32 2770 07206 56073117000006055416016325460316000
32 2770
32 2771 07207 54043117000006055416016301420416000
32 2772
32m2773
32m2773
32m2773
32 2774 05376 54063317000006055414162325460516000
32 2774
32 2775 05377 01033117000012775416150005431456000
32 2776 05400 01063117100022665404556025470556000
32 2777 05401 01054137000000001404562000731456000
32 2778 05402 54063317000006055416162305420436000
32 2779
32m2780
32m2780
32 2781 07210 01054017000000001404562024731256000
32 2781
32 2782 07211 01054017000000001404562024731456000
32 2783
32 2784 07212 01054017000000001404562024731456000
32 2784
32 2785 07213 01054017000000001404562024731456000
32 2786
32 2787 07214 01033137000000001416162025431256000
32 2787
32 2788 07215 01033137000000001416162025431456000
32 2789
32 2790 07216 01073117000000001416162025431256000
32 2790
32 2791 07217 01033137000000001416162005431456000
32 2792
32m2793
32m2793
32m2793
32 2794 05403 54063317000006054454162325460516000
32 2794
32 2795 05404 01033117000013007416150005431456000
32 2796 05405 54063317000006054454162325760416000
32 2797 05406 01073017000013000454162025431456000
32 2798 05407 01054017000006055404562340731416000
32 2799 05410 54063317000006054454162305420436000
32 2800 05411 01073017100006054454162365471516000
32 2801 05412 01063137000022703404556025470556000
32 2801
32 2802 05413 01073011400000000454162125431456000
32m2803
32m2803
32m2803
32 2804 05414 01063317000006055404562365431416000
32 2805 05415 54063317000006055404562305420436000
32 2806
32 2807
32m2808
32m2808
32m2808
32 2809 07220 56073317000006055414162325460316000
32 2809
32 2810 07221 54055317000006055404562300720416000
32 2811
32 2812 07222 54024317000006055416162325420416000
32 2812
32 2813 07223 54024317000006055416162325420416000
32 2814
32 2815 07224 01055117000022665404556024730456000
32 2815
32 2816 07225 54055317000006055404562304720416000
32 2817
32 2818 07226 03073137100022703414156025470356000
32 2818
32 2819
32 2820 07227 01055137000000001404416000731456000
32m2821
32m2821
32m2821
32 2822 05416 54073317000006055416162305420436000
32 2822
32 2823
32 2824
32m2825
32m2825
32m2825
32 2826 07230 56073317000006054454162325460316000
32 2826
32 2827 07231 01033137000000001416162005431456000
32 2828
32 2829 07232 54073317000006054454162325760416000
32 2829
32 2830 07233 54073317000006054454162325760416000
32 2831
32 2832 07234 01033137000000001416162025431456000
32 2832
32 2833 07235 01033137000000001416162025431456000
32 2834
32 2835
32 2836 07236 03073137100022702454156025470356000
32 2836
32 2837 07237 01033137000000001416162005431456000

```

```

.opcode[500]
[xlist
list ] DFRQ D[MASK 18.] ALU[D&A] DEST[Q] JUMP[HLL1] $
;HLL
D[MASK 18.] ALU[D&A] DEST[Q] JUMP[HLL2] $
D[MASK 18.] ALU[D&A] DEST[AC] NEGI $
;HLLI
D[MASK 18.] ALU[D&A] DEST[AC] NEGI $
DFRQ D[MASK 60] ALU[D&A] DEST[Q] JUMP[HLLM1] $
;HLLM
D[MASK 60] ALU[D&A] DEST[Q] NORM JUMP[HLLM2] $
DF/IF D[MEM] COND-AC-STO NEGI $
;HLLS
ACSEL[MA,AC] ALU[A] COND-AC-STO NEGI $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;HLL1: D[MEM] MASK[LEFT]
ALU[DORQ] DEST[AC] NEGI $
HLL2: ALU[MEMAC] DEST[HOLD] NORM JUMP[HLL1] $
HLLM1: IFRQ R-M-W D[MEM] MASK[18.] ALU[DORQ] DEST[MEMSTO] JUMP[SEGI] $
HLLM2: D[MASK 18.] ACSEL[MA,AC] ALU[D&A] DEST[AR] NORM JUMP[HXA] $
HXA: D[AR] ALU[DORQ] DEST[MEMAC] NEGI $

.opcode[504]
[xlist
list ] DFRQ D[MASK 18.] ALU[D&A] DEST[Q] JUMP[HRL1] $
;HRL
D[MASK 18.] ALU[D&A] DEST[Q] JUMP[HRL2] $
D[MASK 18.] ALU[D&A] DEST[Q] JUMP[HRL11] $
;HRLI
D[MASK 18.] ALU[D&A] DEST[Q] JUMP[HRLI1] $
DFRQ ALU[AC] DEST[AR] JUMP[HRLM1] $
;HRLM
ALU[AC] DEST[AR] NORM JUMP[HRLM2] $
DFRQ JUMP[HRLS1] $
;HRLS
ALU[MEMAC] DEST[AR] NORM JUMP[HRLS2] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;HRL1: D[MEM] ROT[18.]
MASK[LEFT] ALU[DORQ] DEST[AC] NEGI $
HRL2: ALU[MEMAC] DEST[HOLD] NORM JUMP[HRL1] $
HRLI1: D[IR] ROT[18.] MASK[LEFT] ALU[DORQ] DEST[AC] NEGI $
HRLM1: D[AR] ROT[18.] MASK[LEFT] DEST[Q] NORM JUMP[HLLM1] $
HRLM2: D[MASK 18.] ACSEL[MA,AC] ALU[D&A] DEST[Q] NORM $
D[AR] ROT[18.] MASK[LEFT] ALU[DORQ] DEST[MEMAC] NEGI $
HRLS1: R-M-W D[MEM] ROT[18.] MASK[LEFT] DEST[Q] NORM $
IFRQ D[MEM] MASK[18.] ALU[DORQ] DEST[MEMSTO] JUMP[CASEOI]
$
HRLS2: D[AR] ROT[18.] MASK[LEFT] DEST[Q] NORM AC=0 LBJUMP[HRLS3] $
;pair
[. \ 2 + .
;HRLS3: D[AR] MASK[18.] ALU[DORQ] DEST[AC] NORM $
D[AR] MASK[18.] ALU[DORQ] DEST[MEMAC] NEGI $

.opcode[510]
[xlist
list ] DF/IF D[MEM] MASK[LEFT] DEST[AC] NEGI $
;HLLZ
D[MASK 18.] ACSEL[MA,AC] ALU[-D&A] DEST[B] NEGI $
ALU[0] DEST[AC] NEGI $
;HLLZI
ALU[0] DEST[AC] NEGI $
IFRQ D[MASK 18.] ALU[-D&A] DEST[MEMSTO] JUMP[SEGI] $
;HLLZM
D[MASK 18.] ACSEL[AC,MA] ALU[-D&A] DEST[B] NEGI $
DF/IF R-M-W D[MEM] MASK[LEFT] DEST[MEMSTO] AR] JUMP[CASEOI] $
;HLLZS
D[MASK 18.] ACSEL[MA,AC] ALU[-D&A] DEST[AR] COND-AC-STO
NORM JUMP[HLLZS1] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;HLLZS1: D[AR] DEST[MEMAC]
NEGI $

.opcode[514]
[xlist
list ] DF/IF D[MEM] ROT[18.] MASK[LEFT] DEST[AC] NEGI $
;HRLZ
ALU[MEMAC] DEST[AR] NORM JUMP[HRLZ1] $
D[IR] ROT[18.] MASK[LEFT] DEST[AC] NEGI $
;HRLZI
D[IR] ROT[18.] MASK[LEFT] DEST[AC] NEGI $
ALU[AC] DEST[AR] NORM JUMP[HRLZM1] $
;HRLZM
ALU[AC] DEST[AR] NORM JUMP[HRLZM2] $
DF/IF R-M-W IFRQ D[MEM] ROT[18.] MASK[LEFT] DEST[MEMSTO] AR]
JUMP[CASEOI] $
;HRLZS
ALU[MEMAC] DEST[AR] NORM JUMP[HRLZS1] $

```

```

32 2841 05420 01073117000022664454156025430456000
32 2842 05421 54073317000006054454162305420436000
32 2843 05422 01073137000013034454016025431456000
32 2844
32 2845
32 2846 07240 01073017000000001404562024731256000
32 2847 07241 54053317000006055404562300720416000
32 2848
32 2849 07242 54073317000006055404562324720416000
32 2850 07243 54073317000006055404562324720416000
32 2851
32 2852 07244 01053117000022665404556024730456000
32 2853 07245 54053317000006055404562304720416000
32 2854
32 2855 07246 01073017000000001404562024731256000
32 2856 07247 01053137000013035404416000731456000
32 2857
32 2858
32 2859 05423 54063317000006055416162325460516000
32 2860 05424 01063137100022703416156025470556000
32 2861
32 2862
32 2863 07250 01073017000000001404562024731256000
32 2864 07251 01053117000000001414150000731456000
32 2865
32 2866 07252 01073017000000000456162025771456000
32 2867 07253 01073017000000000456162025771456000
32 2868
32 2869 07254 01053137000000001414162024731456000
32 2870 07255 01053137000000001414162024731456000
32 2871
32 2872 07256 01073017000000001404562024731256000
32 2873 07257 01053137000000001414162000731456000
32 2874
32 2875
32 2876 05425 540633170000060554456162325460516000
32 2877 05426 540733170000060554456162325460516000
32 2878 05427 54063317000006055404562324720416000
32 2879 05430 01073117000022664456156025430456000
32 2880 05431 54073317000006054456162305420436000
32 2881 05432 01063137100022702456156025470556000
32 2882 05433 01073137000013034456016025431456000
32 2883
32 2884
32 2885
32 2886 07260 01073017000000001404562024731256000
32 2887 07261 01033100400000001416162105431456000
32 2888
32 2889 07262 54024317000006055416162325420416000
32 2890 07263 54024317000006055416162325420416000
32 2891
32 2892 07264 01033100400000001416162125431456000
32 2893 07265 01033100400000001416162125431456000
32 2894
32 2895 07266 01073017000000001404562024731256000
32 2896 07267 01033100400000001416162105431456000
32 2897
32 2898
32 2899 05434 01073100400000001416162125471556000
32 2900 05435 01073100500000001416162125471556000
32 2901
32 2902 05436 54073317000006055414162325460516000
32 2903 05437 54063317000006055416162325460516000
32 2904 05440 54053317000006055404562300720416000
32 2905 05441 54053317000006055404562300720416000
32 2906 05442 01053117000022665404556004730456000
32 2907 05443 01053117000022665404556004730456000
32 2908 05444 54053317000006055404562304720416000
32 2909 05445 54053317000006055404562304720416000
32 2910 05446 01073137000022703414156025470556000
32 2911 05447 01063137000022703416156025470556000
32 2912 05450 01053137000013035404416000731456000
32 2913 05451 01053137000013035404416000731456000
32 2914
32 2915
32 2916
32 2916

```

```

HRLZM1: IFRQ D[AR] ROT[18.] MASK[LEFT] DEST[MEMSTO] JUMP[SEDI] $
HRLZM2: D[AR] ROT[18.] MASK[LEFT] DEST[MEMAC] NEI $
HRLZS1: D[AR] ROT[18.] MASK[LEFT] DEST[AR] COND-AC-STO NORM JUMP[HLLZS1] $

.opcode[520]
[ xlist
list ] DFRQ D[MASK 18.] DEST[Q] JUMP[HLL01] $
;HLL0
D[MASK 18.] ACSEL[MA,AC] ALU[DORA] DEST[AC] NEI $
D[MASK 18.] DEST[AC] NEI $
;HLL01
D[MASK 18.] DEST[AC] NEI $
IFRQ D[MASK 18.] ALU[DORAC] DEST[MEMSTO] JUMP[SEDI] $
;HLL0M
D[MASK 18.] ACSEL[AC,MA] ALU[DORA] DEST[B] NEI $
DFRQ D[MASK 18.] DEST[Q] JUMP[HLL0S1] $
;HLL0S
D[MASK 18.] ACSEL[MA,AC] ALU[DORA] DEST[AR] COND-AC-STO
JUMP[HLLZS1] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;HLL01: D[MEM] ALU[DORA]
DEST[AC] NEI $
HLL0S: IFRQ R-M-W D[MEM] ALU[DORA] DEST[MEMSTO AR] JUMP[CASEDI]
$

.opcode[524]
[ xlist
list ] DFRQ D[MASK 18.] DEST[Q] JUMP[HRL01] $
;HRL0
D[MASK 60] ACSEL[MA,AC] ALU[DORAC] DEST[HOLD] NORM JUMP[HRL02] $
D[IR] ROT[18.] DEST[Q] NORM JUMP[HRL011] $
;HRL01
D[IR] ROT[18.] DEST[Q] NORM JUMP[HRL011] $
D[MASK 60] ALU[DORAC] DEST[AR] NORM JUMP[HRL0M1] $
;HRL0M
D[MASK 60] ALU[DORAC] DEST[AR] NORM JUMP[HRL0M2] $
DFRQ D[MASK 18.] DEST[Q] JUMP[HRL0S1] $
;HRL0S
D[MASK 60] ACSEL[MA,AC] ALU[DORA] DEST[AR] NORM JUMP[HRL0S2] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;HRL01: D[MEM] ROT[18.]
ALU[DORA] DEST[AC] NEI $
HRL02: D[MEM] ROT[18.] DEST[AC] NEI $
HRL01: D[MASK 18.] ALU[DORA] DEST[AC] NEI $
HRL0M1: IFRQ D[AR] ROT[18.] DEST[MEMSTO] JUMP[SEDI] $
HRL0M2: D[AR] ROT[18.] DEST[MEMAC] NEI $
HRL0S: IFRQ R-M-W D[MEM] ROT[18.] ALU[DORA] DEST[MEMSTO AR] JUMP[CASEDI]
$
HRL0S2: D[AR] ROT[18.] DEST[AR] COND-AC-STO JUMP[HLLZS1] $

.opcode[530]
[ xlist
list ] DFRQ D[MASK 18.] DEST[Q] JUMP[HLL11] $
;HLL1
ALU[MEMAC] NORM OBUS<0 LBJUMP[HLL13] $
ALU[0] DEST[AC] NEI $
;HLL11
ALU[0] DEST[AC] NEI $
ALU[AC] NORM OBUS<0 LBJUMP[HLL1M1] $ ;HLL1M
ALU[AC] NORM OBUS<0 LBJUMP[HLL1M2] $
DFRQ D[MASK 18.] DEST[Q] JUMP[HLL1S1] $ ;HLL1S
ALU[MEMAC] NORM OBUS<0 LBJUMP[HLL1S3] $

.reloc
[.USE[NORMAL]
[ xlist
list ] ;HLL11: D[MEM] OBUS<0
LBJUMP[HLL12] $
HLL1S1: R-M-W D[MEM] OBUS<0 LBJUMP[HLL1S2] $
.pair
[.: \ 2 + .
]HLL12: D[MEM] MASK[LEFT] DEST[AC] NEI $
D[MEM] ALU[DORA] DEST[AC] NEI $
HLL13: D[MASK 18.] ACSEL[MA,AC] ALU[-D&A] DEST[B] NEI $
D[MASK 18.] ACSEL[MA,AC] ALU[DORA] DEST[B] NEI $
HLL1M1: IFRQ D[MASK 18.] ACSEL[AC,MA] ALU[-D&A] DEST[MEMSTO] JUMP[SEDI] $
IFRQ D[MASK 18.] ACSEL[AC,MA] ALU[-D&A] DEST[MEMSTO AR] JUMP[CASEDI] $
IFRQ D[MASK 18.] ACSEL[AC,MA] ALU[-D&A] DEST[AR] COND-AC-STO
JUMP[HLLZS1] $
D[MASK 18.] ACSEL[MA,AC] ALU[DORA] DEST[AR] COND-AC-STO
JUMP[HLLZS1] $

.opcode[534]
[ xlist

```

```

32 2922
32 2923 07274 01073017000000001404562024731456000 D[MASK 18.] DEST[Q] JUMP[HRLEM1] $ ;HRLEM
32 2924 07275 01073017000000001404562024731456000 D[MASK 18.] DEST[Q] JUMP[HRLEM4] $
32 2925
32 2926 07276 01073017000000001404562024731256000 DFRQ D[MASK 18.] DEST[Q] JUMP[HRLES1] $ ;HRLES
32 2927 07277 01073017000000001404562024731456000 D[MASK 18.] DEST[Q] JUMP[HRLES4] $
32 2928

```

```

32m2929
32m2929
32m2929
32 2930 05452 01073102000000001416162125471556000
32 2930
32 2931 05453 01033102000000001416150105431456000
32 2932 05454 01073102000000001416150125771456000
32 2933 05455 01033122000000001416162125431456000
32 2934 05456 01033122000000001416162125431456000
32 2935 05457 01073102100000001416162125471556000
32 2936 05460 01033122000000001416162105431456000
32m2937
32m2937

```

```

.reloc
[.USE(NORMAL)]
[ xlist
list ] ;HRLE1: D[MEM] OBUS18
LBJUMP[HRLE2] $
HRLE4: ALU[MEMAC] DEST[HOLD] NORM OBUS18 LBJUMP[HRLE2] $
HRLE1: D[IR] DEST[HOLD] NORM OBUS18 LBJUMP[HRLE2] $
HRLEM1: ALU[AC] DEST[AR] NORM OBUS18 LBJUMP[HRLEM2] $
HRLEM4: ALU[AC] DEST[AR] NORM OBUS18 LBJUMP[HRLEM3] $
HRLES1: R-M-W D[MEM] OBUS18 LBJUMP[HRLES2] $
HRLES4: ALU[MEMAC] DEST[AR] NORM OBUS18 LBJUMP[HRLES3] $
.pair
[.: \ 2 + .
]HRLE2: D[MEM] ROT[18.] MASK[LEFT] DEST[AC] NEDI $
D[MEM] ROT[18.] ALU[DORQ] DEST[AC] NEDI $
HRLEM2: IFRQ D[AR] ROT[18.] MASK[LEFT] DEST[MEMSTO] JUMP[SEDI] $
IFRQ D[AR] ROT[18.] ALU[DORQ] DEST[MEMSTO] JUMP[SEDI] $
HRLEM3: D[AR] ROT[18.] MASK[LEFT] DEST[MEMAC] NEDI $
D[AR] ROT[18.] ALU[DORQ] DEST[MEMAC] NEDI $
HRLES2: IFRQ D[MEM] ROT[18.] MASK[LEFT] DEST[MEMSTO AR] JUMP[CASEDI]
$
IFRQ D[MEM] ROT[18.] ALU[DORQ] DEST[MEMSTO AR] JUMP[CASEDI]
$
HRLES3: D[AR] ROT[18.] MASK[LEFT] DEST[AR] COND-AC-STO JUMP[HLLZS1] $
D[AR] ROT[18.] ALU[DORQ] DEST[AR] COND-AC-STO JUMP[HLLZS1] $

```

```

.opcode[540]
[xlist
list ] DFRQ D[MASK 60] ALU[D&AC] DEST[Q] JUMP[HRR1] $
;HRR
D[MASK 60] ALU[D&AC] DEST[Q] JUMP[HRR2] $
;HRR1
D[MASK 60] ALU[D&AC] DEST[Q] JUMP[HRR11] $
D[MASK 60] ALU[D&AC] DEST[Q] JUMP[HRR11] $
;HRRM
DFRQ D[MASK 18.] ALU[D&AC] DEST[Q] JUMP[HRRM1] $
D[MASK 18.] ALU[D&AC] DEST[Q] NORM JUMP[HRRM2] $
;HRRS
DF/IF D[MEM] COND-AC-STO NEDI $
ACSEL[MA,AC] ALU[A] COND-AC-STO NEDI $

```

```

.reloc
[.USE(NORMAL)]
[ xlist
list ] ;HRR1: D[MEM] MASK[18.]
ALU[DORQ] DEST[AC] NEDI $
HRR2: ALU[MEMAC] DEST[HOLD] NORM JUMP[HRR1] $
HRR11: D[IR] MASK[18.] ALU[DORQ] DEST[AC] NEDI $
HRRM1: IFRQ R-M-W D[MEM] MASK[60] ALU[DORQ] DEST[MEMSTO] JUMP[SEDI] $
HRRM2: D[MASK 60] ACSEL[MA,AC] ALU[D&AC] DEST[AR] NORM $
D[AR] ALU[DORQ] DEST[MEMAC] NEDI $

```

```

.opcode[544]
[xlist
list ] DFRQ D[MASK 60] ALU[D&AC] DEST[Q] JUMP[HLR1] $
;HLR
D[MASK 60] ALU[D&AC] DEST[Q] JUMP[HLR2] $
;HLR1
D[MASK 60] ALU[D&AC] DEST[AC] NEDI $
D[MASK 60] ALU[D&AC] DEST[AC] NEDI $
;HLRM
DFRQ ALU[AC] DEST[AR] JUMP[HLRM1] $
ALU[AC] DEST[AR] NORM JUMP[HLRM2] $
;HLRS
DFRQ JUMP[HLRS1] $
ALU[MEMAC] DEST[AR] NORM JUMP[HLRS2] $

```

```

.reloc
[.USE(NORMAL)]
[ xlist
list ] ;HLR1: D[MEM] ROT[18.]
MASK[18.] ALU[DORQ] DEST[AC] NEDI $
HLR2: ALU[MEMAC] DEST[HOLD] NORM JUMP[HLR1] $
HLRM1: D[AR] ROT[18.] MASK[18.] DEST[Q] NORM JUMP[HRRM1] $
HLRM2: D[MASK 60] ACSEL[MA,AC] ALU[D&AC] DEST[Q] NORM $
D[AR] ROT[18.] MASK[18.] ALU[DORQ] DEST[MEMAC] NEDI $
HLRS1: R-M-W D[MEM] ROT[18.] MASK[18.] DEST[Q] NORM $
IFRQ D[MEM] MASK[LEFT] ALU[DORQ] DEST[MEMSTO AR] JUMP[CASEDI]
$
HLRS2: D[AR] ROT[18.] MASK[18.] DEST[Q] NORM AC=0 LBJUMP[HLRS3] $
.pair
[.: \ 2 + .
]HLRS3: D[AR] MASK[LEFT] ALU[DORQ] DEST[AC] NORM $
D[AR] MASK[LEFT] ALU[DORQ] DEST[MEMAC] NEDI $

```

```

.opcode[550]
[xlist
list ] DF/IF D[MEM] MASK[18.] DEST[AC] NEDI $
;HRRZ
D[MASK 60] ACSEL[MA,AC] ALU[D&A] DEST[B] NEDI $
;HRRZI
D[IR] MASK[18.] DEST[AC] NEDI $

```

```

32 3008 07325 54055317000006055414162304720416000 D[MASK 60] ACSEL(AC,MA) ALU(-D&A) DEST(B) NEDI $
32 3009 DF/IF R-M-W D(MEM) MASK(18.) DEST(MEMSTO AR) JUMP(CASEDI) $
32 3010 07326 03073137100022703404556025470356000 ;HRRZS
32 3011 D[MASK 60] ACSEL(MA,AC) ALU(-D&A) DEST(AR) COND-AC-STO
32 3012 07327 01055137000022707414016000730456000 NORM JUMP(MACSTO) IFRO $
32 3012
32 3013
32 3014
32 3015

```

```

.opcode(554)
xlist
list ] DF/IF D(MEM) ROT(18.) MASK(18.) DEST(AC) NEDI $
;HLRZ
ALU(MEMAC) DEST(AR) NORM JUMP(HLRZ1) $
ALU(0) DEST(AC) NEDI $
;HLRZ1
ALU(0) DEST(AC) NEDI $
ALU(AC) DEST(AR) NORM JUMP(HLRZM1) $
;HLRZM
ALU(AC) DEST(AR) NORM JUMP(HLRZM2) $
DF/IF R-M-W D(MEM) ROT(18.) MASK(18.) DEST(MEMSTO AR)
JUMP(CASEDI) $
;HLRZS
ALU(MEMAC) DEST(AR) NORM JUMP(HLRZS1) $

```

```

32 3016 07330 56073317000006054444562325460316000
32 3016 07331 01033137000000001416162005431456000
32 3018 07332 54024317000006055416162325420416000
32 3019 07333 54024317000006055416162325420416000
32 3020 07333 54024317000006055416162325420416000
32 3021 07334 01033137000000001416162025431456000
32 3022 07335 01033137000000001416162025431456000
32 3023 07335 01033137000000001416162025431456000
32 3024
32 3025
32 3026 07336 03073137100022702444556025470356000
32 3026
32 3027 07337 01033137000000001416162005431456000
32 3028
32 3029
32 3029
32 3030 05514 54073317000006054444562325420416000
32 3030
32 3031 05515 0107311700002266444456025430456000
32 3032 05516 54073317000006054444562305420436000
32 3033 05517 01073137000022706444416025430456000
32 3033
32 3034
32 3035
32 3035

```

```

.reloc
[.USE(NORMAL)
[ xlist
list ] ;HLRZ1: D(AR) ROT(18.)
MASK(18.) DEST(AC) NEDI $
HLRZM1: IFRO D(AR) ROT(18.) MASK(18.) DEST(MEMSTO) JUMP(SEDI) $
HLRZM2: D(AR) ROT(18.) MASK(18.) DEST(MEMAC) NEDI $
HLRZS1: D(AR) ROT(18.) MASK(18.) DEST(AR) COND-AC-STO NORM JUMP(MACSTO)
IFRO $

```

```

32 3036 07340 01073017000000001414162024731256000
32 3036
32 3037 07341 54053317000006055414162300720416000
32 3038
32 3039 07342 01073017000000001414162024731456000
32 3039
32 3040 07343 01073017000000001414162024731456000
32 3041
32 3042 07344 01053117000022665414156024730456000
32 3042
32 3043 07345 54053317000006055414162304720416000
32 3044
32 3045 07346 01073017000000001414162024731256000
32 3045
32 3046 07347 01053137000022707414016000730456000
32 3046
32 3047
32 3048
32 3048
32 3048

```

```

.opcode(550)
xlist
list ] DFRQ D[MASK 60] DEST(Q) JUMP(HRROI) $
;HRRO
D[MASK 60] ACSEL(MA,AC) ALU(DORAC) DEST(AC) NEDI $
D[MASK 60] DEST(Q) JUMP(HRROI1) $
;HRROI
D[MASK 60] DEST(Q) JUMP(HRROI1) $
IFRO D[MASK 60] ALU(DORAC) DEST(MEMSTO) JUMP(SEDI) $
;HRROM
D[MASK 60] ACSEL(AC,MA) ALU(DORAC) DEST(B) NEDI $
DFRQ D[MASK 60] DEST(Q) JUMP(HRROS1) $
;HRROS
D[MASK 60] ACSEL(MA,AC) ALU(DORAC) DEST(AR) COND-AC-STO
JUMP(MACSTO) IFRO $

```

```

32 3049 05520 54063317000006055416162325460516000
32 3049
32 3050 05521 54063317000006055416162325760416000
32 3051 05522 01063137100022703416156025470556000
32 3051
32 3052
32 3053
32 3053
32 3054 07350 01073017000000001414162024731256000
32 3054
32 3055 07351 01053117000000001404550000731456000
32 3055
32 3056
32 3057 07352 54073317000006055414162324720416000
32 3057
32 3058 07353 54073317000006055414162324720416000
32 3059
32 3060 07354 01053137000000001404562024731456000
32 3060
32 3061 07355 01053137000000001404562024731456000
32 3062
32 3063 07356 01073017000000001414162024731256000
32 3063
32 3064 07357 01053137000000001404562000731456000
32 3065
32 3066
32 3066

```

```

.reloc
[.USE(NORMAL)
[ xlist
list ] ;HRROI: D(MEM) ALU(DORQ)
DEST(AC) NEDI $
HRROI1: D(IR) ALU(DORQ) DEST(AC) NEDI $
HRROS1: IFRO R-M-W D(MEM) ALU(DORQ) DEST(MEMSTO AR) JUMP(CASEDI)
$

```

```

32 3067 05523 54063317000006054456162325460516000
32 3067
32 3068 05524 54073317000006054456162325460516000
32 3069 05525 01073117000022664456156025430456000
32 3070 05526 54073317000006054456162305420436000
32 3071 05527 01063137100022702456156025470556000
32 3071
32 3072 05530 01073137000022706456016025430456000
32 3073
32 3074
32 3075
32 3075
32 3076 07360 01073017000000001414162024731256000
32 3076
32 3077 07361 01033102000000001416162105431456000
32 3078
32 3079 07362 01073017000000001414162024731456000
32 3080 07363 01073017000000001414162024731456000
32 3081
32 3082 07364 01033102000000001416162125431456000
32 3083 07365 01033102000000001416162125431456000
32 3084

```

```

.opcode(564)
xlist
list ] DFRQ D[MASK 60] DEST(Q) JUMP(HLROI) $
;HLRO
D[MASK 18.] ACSEL(MA,AC) ALU(DORAC) DEST(HOLD) NORM JUMP(HLRO2) $
D[MASK 60] DEST(AC) NEDI $
;HLROI
D[MASK 60] DEST(AC) NEDI $
D[MASK 18.] ALU(DORAC) DEST(AR) NORM JUMP(HLROM1) $
;HLROM
D[MASK 18.] ALU(DORAC) DEST(AR) NORM JUMP(HLROM2) $
DFRQ D[MASK 60] DEST(Q) JUMP(HLROS1) $
;HLROS
D[MASK 18.] ACSEL(MA,AC) ALU(DORAC) DEST(AR) NORM JUMP(HLROS2) $

```

```

32 3067 05523 54063317000006054456162325460516000
32 3067
32 3068 05524 54073317000006054456162325460516000
32 3069 05525 01073117000022664456156025430456000
32 3070 05526 54073317000006054456162305420436000
32 3071 05527 01063137100022702456156025470556000
32 3071
32 3072 05530 01073137000022706456016025430456000
32 3073
32 3074
32 3075
32 3075
32 3076 07360 01073017000000001414162024731256000
32 3076
32 3077 07361 01033102000000001416162105431456000
32 3078
32 3079 07362 01073017000000001414162024731456000
32 3080 07363 01073017000000001414162024731456000
32 3081
32 3082 07364 01033102000000001416162125431456000
32 3083 07365 01033102000000001416162125431456000
32 3084

```

```

.reloc
[.USE(NORMAL)
[ xlist
list ] ;HLROI: D(MEM) ROT(18.)
ALU(DORQ) DEST(AC) NEDI $
HLRO2: D(MEM) ROT(18.) DEST(AC) NEDI $
HLROM1: IFRO D(AR) ROT(18.) DEST(MEMSTO) JUMP(SEDI) $
HLROM2: D(AR) ROT(18.) DEST(MEMAC) NEDI $
HLROS1: IFRO R-M-W D(MEM) ROT(18.) ALU(DORQ) DEST(MEMSTO AR) JUMP(CASEDI)
$
HLROS2: D(AR) ROT(18.) DEST(AR) COND-AC-STO JUMP(MACSTO) IFRO $

```

```

32 3076 07360 01073017000000001414162024731256000
32 3076
32 3077 07361 01033102000000001416162105431456000
32 3078
32 3079 07362 01073017000000001414162024731456000
32 3080 07363 01073017000000001414162024731456000
32 3081
32 3082 07364 01033102000000001416162125431456000
32 3083 07365 01033102000000001416162125431456000
32 3084

```

```

.opcode(570)
xlist
list ] DFRQ D[MASK 60] DEST(Q) JUMP(HRRE1) $
;HRRE
ALU(MEMAC) NORM OBUS18 LBJUMP(HRRE3) $
D[MASK 60] DEST(Q) JUMP(HRRE11) $ ;HRRE1
D[MASK 60] DEST(Q) JUMP(HRRE11) $
ALU(AC) NORM OBUS18 LBJUMP(HRREM1) $ ;HRREM
ALU(AC) NORM OBUS18 LBJUMP(HRREM2) $

```

```

32m3088
32 3089 05531 01073102000000001416162125471556000
32 3089
32 3090 05532 01073102000000001416150125771456000
32 3091 05533 010731021000000001416162125471556000
32m3092
32m3092
32 3093 05534 54073317000006055404562325460516000
32 3094 05535 54063317000006055416162325460516000
32 3095 05536 54053317000006055414162300720416000
32 3096 05537 54053317000006055414162300720416000
32 3097 05540 01055117000022665414156004730456000
32 3097
32 3098 05541 01053117000022665414156004730456000
32 3098
32 3099 05542 54053317000006055414162304720416000
32 3100 05543 54053317000006055414162304720416000
32 3101 05544 01073137000022703404556025470556000
32 3102 05545 01063137000022703416156025470556000
32 3103 05546 01055137000022707414016000730456000
32 3103
32 3104 05547 01053137000022707414016000730456000
32 3104
32 3105
32 3106
32m3107
32m3107
32 3108 07370 01073017000000001414162024731256000
32 3108
32 3109 07371 01073017000000001414162024731456000
32 3110
32 3111 07372 54024317000006055416162325420416000
32 3112 07373 54024317000006055416162325420416000
32 3113
32 3114 07374 01073017000000001414162024731456000
32 3115 07375 01073017000000001414162024731456000
32 3116
32 3117 07376 01073017000000001414162024731256000
32 3118 07377 01073017000000001414162024731456000
32 3119
32m3120
32m3120
32m3120
32 3121 05550 01073100400000001416162125471556000
32 3121
32 3122 05551 01033100400000001416150105431456000
32 3123 05552 01033120400000001416162125431456000
32 3124 05553 01033120400000001416162125431456000
32 3125 05554 01073102100013310456150125471556000
32 3126 05555 01033120400000001416162105431456000
32m3127
32m3127
32 3128 05556 54073317000006054444562325460516000
32 3129 05557 54063317000006054456162325460516000
32 3130 05560 01073117000022664444556025430456000
32 3131 05561 01063117000022664456156025430456000
32 3132 05562 54073317000006054444562305420436000
32 3133 05563 54063317000006054456162305420436000
32 3134 05564 01073137000022706444416025430456000
32 3134
32 3135 05565 01063137000022706456016025430456000
32 3135
32 3136

[ xlist
list ]
LBJUMP(HRREZ) $
HRRE1: D(IR) DEST(HOLD) NORM OBUS18 LBJUMP(HRREZ) $
HRRES1: R-M-W D(MEM) OBUS18 LBJUMP(HRRES2) $
.pair
[.: \ 2 + .
]HRREZ: D(MEM) MASK(18.) DEST(AC) NEOI $
D(MEM) ALU(DORQ) DEST(AC) NEOI $
HRRE3: D(MASK 60) ACSEL(MA,AC) ALU(-D&A) DEST(B) NEOI $
D(MASK 60) ACSEL(MA,AC) ALU(DORA) DEST(B) NEOI $
HRREM1: IFRQ D(MASK 60) ACSEL(AC,MA) ALU(-D&A) DEST(MEMSTO) JUMP(SEOI) $
IFRQ D(MASK 60) ACSEL(AC,MA) ALU(DORA) DEST(MEMSTO) JUMP(SEOI) $
HRREM2: D(MASK 60) ACSEL(AC,MA) ALU(-D&A) DEST(B) NEOI $
D(MASK 60) ACSEL(AC,MA) ALU(DORA) DEST(B) NEOI $
HRRES2: IFRQ D(MEM) MASK(18.) DEST(MEMSTO) AR) JUMP(CASEOI) $
IFRQ D(MEM) ALU(DORQ) DEST(MEMSTO) AR) JUMP(CASEOI) $
HRRES3: D(MASK 60) ACSEL(MA,AC) ALU(-D&A) DEST(AR) COND-AC-STO
JUMP(MACSTO) IFRQ $
D(MASK 60) ACSEL(MA,AC) ALU(DORA) DEST(AR) COND-AC-STO
JUMP(MACSTO) IFRQ $

.opcode(574)
[ xlist
list ]
;HLRE
D(MASK 60) DEST(Q) JUMP(HLRE4) $
ALU(0) DEST(AC) NEOI $ ;HLRE1
ALU(0) DEST(AC) NEOI $
D(MASK 60) DEST(Q) JUMP(HLREM1) $ ;HLREM
D(MASK 60) DEST(Q) JUMP(HLREM4) $
DFRQ D(MASK 60) DEST(Q) JUMP(HLRES1) $ ;HLRES
D(MASK 60) DEST(Q) JUMP(HLRES4) $

.reloc
[.USE(NORMAL)
[ xlist
list ]
NORM OBUS<0 LBJUMP(HLREZ) $
HLRE4: ALU(MEMAC) DEST(HOLD) NORM OBUS<0 LBJUMP(HLREZ) $
HLREM1: ALU(AC) DEST(AR) NORM OBUS<0 LBJUMP(HLREM2) $
HLREM4: ALU(AC) DEST(AR) NORM OBUS<0 LBJUMP(HLREM3) $
HLRES1: R-M-W D(MEM) ROT(18.) DEST(HOLD) NORM OBUS18 LBJUMP(HRRES2) $
HLRES4: ALU(MEMAC) DEST(AR) NORM OBUS<0 LBJUMP(HLRES3) $
.pair
[.: \ 2 + .
]HLREZ: D(MEM) ROT(18.) MASK(18.) DEST(AC) NEOI $
D(MEM) ROT(18.) ALU(DORQ) DEST(AC) NEOI $
HLREM2: IFRQ D(AR) ROT(18.) MASK(18.) DEST(MEMSTO) JUMP(SEOI) $
IFRQ D(AR) ROT(18.) ALU(DORQ) DEST(MEMSTO) JUMP(SEOI) $
HLREM3: D(AR) ROT(18.) MASK(18.) DEST(MEMAC) NEOI $
D(AR) ROT(18.) ALU(DORQ) DEST(MEMAC) NEOI $
HLRES3: D(AR) ROT(18.) MASK(18.) DEST(AR) COND-AC-STO JUMP(MACSTO) IFRQ $
D(AR) ROT(18.) ALU(DORQ) DEST(AR) COND-AC-STO JUMP(MACSTO) IFRQ $

```



```

33 3137
33m3138
33m3138
33 3139 07400 54073117000006055416162325420416000
33 3139
33 3140 07401 54073117000006055416162325420416000
33 3141
33 3142 07402 54073117000006055416162325420416000
33 3142
33 3143 07403 54073117000006055416162325420416000
33 3144
33 3145 07404 54054100000007355404562325760416000
33 3145
33 3146 07405 54054100000007355404562325760416000
33 3146
33 3147
33 3148 07406 54054100000007354454162325760416000
33 3148
33 3149 07407 54054100000007354454162325760416000
33 3149
33 3150
33 3151 07410 54073117200007355416162325420416000
33 3151
33 3152 07411 54073117200007355416162325420416000
33 3152
33 3153
33 3154 07412 54073117200007355416162325420416000
33 3154
33 3155 07413 54073117200007355416162325420416000
33 3155
33 3156
33 3157 07414 54054100200007355404562325760416000
33 3157
33 3158 07415 54054100200007355404562325760416000
33 3158
33 3159
33 3160 07416 54054100200007354454162325760416000
33 3160
33 3161 07417 54054100200007354454162325760416000
33 3161
33 3162
33 3163
33m3164
33m3164
33 3165 07420 54073117000006055416162325420416000
33 3165
33 3166 07421 54073117000006055416162325420416000
33 3166
33 3167
33 3168 07422 54073117000006055416162325420416000
33 3168
33 3169 07423 54073117000006055416162325420416000
33 3169
33 3170
33 3171 07424 56054100000007355416162325460316000
33 3171
33 3172 07425 54014100000007355416162301420416000
33 3172
33 3173 07426 56054100000007354456162325460316000
33 3173
33 3174 07427 01033137000000001416162005431456000
33 3174
33 3175 07427 01033137000000001416162005431456000
33 3175
33 3176
33 3177 07430 54073117200007355416162325420416000
33 3177
33 3178 07431 54073117200007355416162325420416000
33 3178
33 3179
33 3180 07432 54073117200007355416162325420416000
33 3180
33 3181 07433 54073117200007355416162325420416000
33 3181
33 3182
33 3183 07434 56054100200007355416162325460316000
33 3183
33 3184 07435 54014100200007355416162301420416000
33 3184
33 3185 07436 56054100200007354456162325460316000
33 3185
33 3186 07437 01033137000000001416162005431456000
33 3186
33 3187 07437 01033137000000001416162005431456000
33 3187
33m3188
33m3188
33m3188
33 3190 05566 54054100000007354456162325420416000
33 3190
33 3191 05567 54054100200007354456162325420416000
33 3191
33 3192
33m3193
33m3193
33 3194 07440 54055317000006055404562325760416000
33 3194
33 3195 07441 54055317000006055404562325760416000
33 3195
33 3196 07442 54055317000006054454162325760416000
33 3196
33 3197 07443 54055317000006054454162325760416000
33 3197
33 3198 07444 01054100200000001404562065771456000
33 3198
33 3200 07445 01054100200000001404562065771456000
33 3200
33 3201 07446 01054100200000001404562065771456000
33 3201
33 3202
33 3203 07447 01054100200000001404562065771456000
33 3203
33 3204 07447 01054100200000001404562065771456000
33 3204
33 3205
33 3206 07450 54055317200007355404562325760416000
33 3206
33 3207 07451 54055317200007355404562325760416000
33 3207
33 3208 07452 54055317200007354454162325760416000
33 3208

```

```

33 3213 07455 01054100000000001404562065771456000      D[IR] MASK[18.] ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TRZ1] $
33 3213
33 3214
33 3215 07456 0105410000000000454162065771456000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] -OBUS=0 NORM JUMPLC[TLZ1] $
33 3215      ;TLZN
33 3216 07457 0105410000000000454162065771456000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] COND[-OBUS=0] NORM
33 3216      JUMPLC[TLZ1] $
33 3217
33 3218
33 3219
33 3219      .reloc
33 3219      [.USE(NORMAL)]
33 3219      [ xlist
33 3220      list ]
33 3221
33 3222
33 3223 05570 54055315600007355404562325760416000      TRZ1: D[IR] MASK[18.] ALU[-D&AC] DEST[AC] CONDSKP[LAST] $
33 3224
33 3225 05571 54055315600007354454162325760416000      TLZ1: D[IR] ROT[18.] MASK[LEFT] ALU[-D&AC] DEST[AC] CONDSKP[LAST] $
33 3226
33 3227
33 3227      .opcode[630]
33 3227      [xlist
33 3228      list ]      DF/IF D[MEM] ALU[-D&AC] DEST[AC] NEDI $
33 3228      ;TDZ
33 3229 07460 56055317000006055416162325460316000      ACSEL[MA,AC] ALU[-A&B] DEST[AC] NEDI $
33 3230
33 3231 07462 56055317000006054456162325460316000      DF/IF D[MEM] ROT[18.] ALU[-D&AC] DEST[AC] NEDI $
33 3231      ;TSZ
33 3232 07463 010331172000000014161500045431456000      ALU[MEMAC] DEST[HOLD] NORM FALSE JUMPLC[TSZ1] $
33 3233
33 3234 07464 03054100200000001416162065471356000      DF/WT D[MEM] ALU[D&AC] COND[OBUS=0] NORM JUMPLC[TDZX1] $
33 3234      ;TDZE
33 3235 07465 01014100200000001416162041431456000      ACSEL[MA,AC] ALU[A&B] COND[OBUS=0] NORM JUMPLC[TDZX2] $
33 3236
33 3237 07466 0305410020000000456162065471356000      DF/WT D[MEM] ROT[18.] ALU[D&AC] OBUS=0 NORM JUMPLC[TSZ1] $
33 3237      ;TSZE
33 3238 07467 01033117000000001416150005431456000      ALU[MEMAC] DEST[HOLD] NORM JUMP[TSZE1] $
33 3239
33 3240 07470 56055317200007355416162325460316000      DF/IF D[MEM] ALU[-D&AC] DEST[AC] CONDSKP[ALWAYS] $
33 3240      ;TDZA
33 3241 07471 54015317200007355416162301420416000      ACSEL[MA,AC] ALU[-A&B] DEST[B] CONDSKP[ALWAYS] $
33 3242
33 3243 07472 56055317200007354456162325460316000      DF/IF D[MEM] ROT[18.] ALU[-D&AC] DEST[AC] CONDSKP[ALWAYS] $
33 3243      ;TSZA
33 3244 07473 01033117000000001416150045431456000      ALU[MEMAC] DEST[HOLD] NORM TRUE JUMPLC[TSZ1] $
33 3245
33 3246 07474 03054100000000001416162065471356000      DF/WT D[MEM] ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TDZX1] $
33 3246      ;TDZN
33 3247 07475 01014100000000001416162041431456000      ACSEL[MA,AC] ALU[A&B] COND[-OBUS=0] NORM JUMPLC[TDZX2] $
33 3247
33 3248
33 3249 07476 0305410000000000456162065471356000      DF/WT D[MEM] ROT[18.] ALU[D&AC] -OBUS=0 NORM JUMPLC[TSZ1] $
33 3249      ;TSZN
33 3250 07477 01033117000000001416150005431456000      ALU[MEMAC] DEST[HOLD] NORM JUMP[TSZN1] $
33 3251
33 3252
33 3252      .reloc
33 3252      [.USE(NORMAL)]
33 3252      [ xlist
33 3253      list ]
33 3254 05572 54055315600007354456162325460516000      TSZ1: D[MEM] ROT[18.] ALU[-D&AC] DEST[AC] CONDSKP[LAST] $
33 3255
33 3256 05573 54055315600007355416162325460516000      TDZX1: D[MEM] ALU[-D&AC] DEST[AC] CONDSKP[LAST] $
33 3257
33 3258 05574 54015315600007355416162301420416000      TDZX2: ACSEL[MA,AC] ALU[-A&B] DEST[B] CONDSKP[LAST] $
33 3259
33 3260 05575 01054100200013364456162065471556000      TSZE1: D[MEM] ROT[18.] ALU[D&AC] COND[OBUS=0] NORM JUMPLC[TSZ1] $
33 3261
33 3262 05576 01054100000013364456162065471556000      TSZN1: D[MEM] ROT[18.] ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TSZ1] $
33 3263
33 3264
33 3265
33 3265      .opcode[640]
33 3265      [xlist
33 3266      list ]      D[IR] MASK[18.] ALU[D&AC] DEST[AC] NEDI $
33 3266      ;TRC
33 3267 07501 54056317000006055404562325760416000      D[IR] MASK[18.] ALU[D&AC] DEST[AC] NEDI $
33 3268
33 3269 07502 54056317000006054454162325760416000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] DEST[AC] NEDI $
33 3269      ;TLC
33 3270 07503 54056317000006054454162325760416000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] DEST[AC] NEDI $
33 3271
33 3272 07504 01054100200000001404562065771456000      D[IR] MASK[18.] ALU[D&AC] COND[OBUS=0] NORM JUMPLC[TRC1] $
33 3272      ;TRCE
33 3273 07505 01054100200000001404562065771456000      D[IR] MASK[18.] ALU[D&AC] COND[OBUS=0] NORM JUMPLC[TRC1] $
33 3274
33 3275 07506 0105410020000000454162065771456000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] OBUS=0 NORM JUMPLC[TLC1] $
33 3275      ;TLCE
33 3276 07507 0105410020000000454162065771456000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] COND[OBUS=0] NORM
33 3276      JUMPLC[TLC1] $
33 3277
33 3278 07510 54056317200007355404562325760416000      D[IR] MASK[18.] ALU[D&AC] DEST[AC] CONDSKP[ALWAYS] $
33 3278      ;TRCA
33 3279 07511 54056317200007355404562325760416000      D[IR] MASK[18.] ALU[D&AC] DEST[AC] CONDSKP[ALWAYS] $
33 3280
33 3281 07512 54056317200007354454162325760416000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] DEST[AC] CONDSKP[ALWAYS] $
33 3281      ;TLCA
33 3282 07513 54056317200007354454162325760416000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] DEST[AC] CONDSKP[ALWAYS] $
33 3283
33 3284 07514 01054100000000001404562065771456000      D[IR] MASK[18.] ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TRC1] $
33 3284      ;TRCN
33 3285 07515 01054100000000001404562065771456000      D[IR] MASK[18.] ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TRC1] $
33 3286
33 3287
33 3288 07516 0105410000000000454162065771456000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] -OBUS=0 NORM JUMPLC[TLC1] $
33 3288      ;TLCN
33 3289 07517 0105410000000000454162065771456000      D[IR] ROT[18.] MASK[LEFT] ALU[D&AC] COND[-OBUS=0] NORM
33 3289      JUMPLC[TLC1] $
33 3290
33 3290      .reloc
33 3290      [.USE(NORMAL)]

```

```

33 3295
33 3296
33 3297
33 3297
33 3298 07520 56056317000006055416162325460316000
33 3298
33 3299 07521 54016317000006055416162301420416000
33 3300
33 3301 07522 56056317000006054456162325460316000
33 3301
33 3302 07523 01033117200000001416150045431456000
33 3303
33 3304 07524 03054100200000001416162065471356000
33 3304
33 3305 07525 01014100200000001416162041431456000
33 3305
33 3306
33 3307 07526 0305410020000000456162065471356000
33 3307
33 3308 07527 01033117000000001416150005431456000
33 3308
33 3310 07530 56056317200007355416162325460316000
33 3310
33 3311 07531 54016317200007355416162301420416000
33 3312
33 3313 07532 56056317200007354456162325460316000
33 3313
33 3314 07533 01033117000000001416150045431456000
33 3315
33 3316 07534 03054100000000001416162065471356000
33 3316
33 3317 07535 01014100000000001416162041431456000
33 3317
33 3318
33 3319 07536 0305410000000000456162065471356000
33 3319
33 3320 07537 01033117000000001416150005431456000
33 3321
33 3322
33 3322
33 3322
33 3323
33 3324 05601 54056315600007354456162325460516000
33 3325
33 3326 05602 54056315600007355416162325460516000
33 3327
33 3328 05603 54016315600007355416162301420416000
33 3329
33 3330 05604 01054100200013402456162065471556000
33 3331
33 3332 05605 01054100000013402456162065471556000
33 3333
33 3334
33 3335
33 3336
33 3336
33 3337 07540 54053317000006055404562325760416000
33 3337
33 3338 07541 54053317000006055404562325760416000
33 3339
33 3340 07542 54053317000006054454162325760416000
33 3340
33 3341 07543 54053317000006054454162325760416000
33 3342
33 3343 07544 01054100200000001404562065771456000
33 3343
33 3344 07545 01054100200000001404562065771456000
33 3344
33 3345
33 3346 07546 0105410020000000454162065771456000
33 3346
33 3347 07547 0105410020000000454162065771456000
33 3347
33 3348
33 3349 07550 54053317200007355404562325760416000
33 3349
33 3350 07551 54053317200007355404562325760416000
33 3351
33 3352 07552 54053317200007354454162325760416000
33 3352
33 3353 07553 54053317200007354454162325760416000
33 3354
33 3355 07554 01054100000000001404562065771456000
33 3355
33 3356 07555 01054100000000001404562065771456000
33 3356
33 3357
33 3358 07556 0105410000000000454162065771456000
33 3358
33 3359 07557 0105410000000000454162065771456000
33 3359
33 3360
33 3361
33 3362
33 3362
33 3362
33 3363
33 3364 05606 54053315600007355404562325760416000
33 3365
33 3366 05607 54053315600007354454162325760416000
33 3367
33 3368
33 3368
33 3369 07560 56053317000006055416162325460316000
33 3369
33 3370 07561 54013317000006055416162301420416000
33 3371
33 3372 07562 56053317000006054456162325460316000
33 3372
33 3373 07563 01033117200000001416150045431456000

```

```

.opcode[650]
[xlist
list ] DF/IF D(MEM) ALU(D*AC) DEST(AC) NEOI $
;TDC
ACSEL(MA,AC) ALU(A*B) DEST(AC) NEOI $
DF/IF D(MEM) ROT(18.) ALU(D*AC) DEST(AC) NEOI $
;TSC
ALU(MEMAC) DEST(HOLD) NORM FALSE JUMPLC(TSC1) $
DF/WT D(MEM) ALU(D&AC) COND(OBUS=0) NORM JUMPLC(TDCX1) $
;TDCE
ACSEL(MA,AC) ALU(A&B) COND(OBUS=0) NORM JUMPLC(TDCX2) $
DF/WT D(MEM) ROT(18.) ALU(D&AC) OBUS=0 NORM JUMPLC(TSC1) $
;TSCE
ALU(MEMAC) DEST(HOLD) NORM JUMP(TSCE1) $
DF/IF D(MEM) ALU(D*AC) DEST(AC) CONDSKP(ALWAYS) $
;TDCA
ACSEL(MA,AC) ALU(A*B) DEST(B) CONDSKP(ALWAYS) $
DF/IF D(MEM) ROT(18.) ALU(D*AC) DEST(AC) CONDSKP(ALWAYS) $
;TSCA
ALU(MEMAC) DEST(HOLD) NORM TRUE JUMPLC(TSC1) $
DF/WT D(MEM) ALU(D&AC) COND(-OBUS=0) NORM JUMPLC(TDCX1) $
;TDCA
ACSEL(MA,AC) ALU(A&B) COND(-OBUS=0) NORM JUMPLC(TDCX2) $
DF/WT D(MEM) ROT(18.) ALU(D&AC) -OBUS=0 NORM JUMPLC(TSC1) $
;TSCN
ALU(MEMAC) DEST(HOLD) NORM JUMP(TSCN1) $
.reloc
[.USE(NORMAL)
[ xlist
list ]
TSC1: D(MEM) ROT(18.) ALU(D*AC) DEST(AC) CONDSKP(LAST) $
TDCX1: D(MEM) ALU(D*AC) DEST(AC) CONDSKP(LAST) $
TDCX2: ACSEL(MA,AC) ALU(A*B) DEST(B) CONDSKP(LAST) $
TSCE1: D(MEM) ROT(18.) ALU(D&AC) COND(OBUS=0) NORM JUMPLC(TSC1) $
TSCN1: D(MEM) ROT(18.) ALU(D&AC) COND(-OBUS=0) NORM JUMPLC(TSC1) $
.opcode[660]
[xlist
list ] D(IR) MASK(18.) ALU(DORAC) DEST(AC) NEOI $
;TRO
D(IR) MASK(18.) ALU(DORAC) DEST(AC) NEOI $
;TLO
D(IR) ROT(18.) MASK(LEFT) ALU(DORAC) DEST(AC) NEOI $
D(IR) ROT(18.) MASK(LEFT) ALU(DORAC) DEST(AC) NEOI $
;TROE
D(IR) MASK(18.) ALU(D&AC) COND(OBUS=0) NORM JUMPLC(TRO1) $
D(IR) MASK(18.) ALU(D&AC) COND(OBUS=0) NORM JUMPLC(TRO1) $
;TLDE
D(IR) ROT(18.) MASK(LEFT) ALU(D&AC) OBUS=0 NORM JUMPLC(TLO1) $
D(IR) ROT(18.) MASK(LEFT) ALU(D&AC) COND(OBUS=0) NORM
JUMPLC(TLO1) $
;TROA
D(IR) MASK(18.) ALU(DORAC) DEST(AC) CONDSKP(ALWAYS) $
D(IR) MASK(18.) ALU(DORAC) DEST(AC) CONDSKP(ALWAYS) $
;TLDA
D(IR) ROT(18.) MASK(LEFT) ALU(DORAC) DEST(AC) CONDSKP(ALWAYS) $
D(IR) ROT(18.) MASK(LEFT) ALU(DORAC) DEST(AC) CONDSKP(ALWAYS) $
;TRON
D(IR) MASK(18.) ALU(D&AC) COND(-OBUS=0) NORM JUMPLC(TRO1) $
D(IR) MASK(18.) ALU(D&AC) COND(-OBUS=0) NORM JUMPLC(TRO1) $
D(IR) ROT(18.) MASK(LEFT) ALU(D&AC) -OBUS=0 NORM JUMPLC(TLO1) $
;TLDN
D(IR) ROT(18.) MASK(LEFT) ALU(D&AC) COND(-OBUS=0) NORM
JUMPLC(TLO1) $
.reloc
[.USE(NORMAL)
[ xlist
list ]
TRO1: D(IR) MASK(18.) ALU(DORAC) DEST(AC) CONDSKP(LAST) $
TLO1: D(IR) ROT(18.) MASK(LEFT) ALU(DORAC) DEST(AC) CONDSKP(LAST) $
.opcode[670]
[xlist
list ] DF/IF D(MEM) ALU(DORAC) DEST(AC) NEOI $
;TDO
ACSEL(MA,AC) ALU(AORB) DEST(AC) NEOI $
DF/IF D(MEM) ROT(18.) ALU(DORAC) DEST(AC) NEOI $
;TSD
ALU(MEMAC) DEST(HOLD) NORM FALSE JUMPLC(TSD1) $

```

```

33 3377
33 3378 07566 03054100200000000456162065471356000
33 3378 ;TSOE DF/WT D(MEM) ROT[18.] ALU[D&AC] OBUS=0 NORM JUMPLC[TSO1] $
33 3378 ALU(MEMAC) DEST[HOLD] NORM JUMP[TSOE1] $
33 3379 07567 01033117000000001416150005431456000
33 3380 ;TDOA DF/IF D(MEM) ALU[DORAC] DEST[AC] CONDSKP[ALWAYS] $
33 3380 ACSEL(MA,AC) ALU[AORB] DEST[B] CONDSKP[ALWAYS] $
33 3381 07570 56053317200007355416162325460316000
33 3381 ;TSDA DF/IF D(MEM) ROT[18.] ALU[DORAC] DEST[AC] CONDSKP[ALWAYS] $
33 3381 ALU(MEMAC) DEST[HOLD] NORM TRUE JUMPLC[TSO1] $
33 3382 07571 54013317200007355416162301420416000
33 3383 ;TSDA ACSEL(MA,AC) ALU[AORB] DEST[B] CONDSKP[ALWAYS] $
33 3383 DF/IF D(MEM) ROT[18.] ALU[DORAC] DEST[AC] CONDSKP[ALWAYS] $
33 3384 07572 56053317200007354456162325460316000
33 3384 ;TSDA ALU(MEMAC) DEST[HOLD] NORM TRUE JUMPLC[TSO1] $
33 3385 07573 01033117000000001416150045431456000
33 3386 ;TSDA DF/WT D(MEM) ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TDOX1] $
33 3386 ACSEL(MA,AC) ALU[A&B] COND[-OBUS=0] NORM JUMPLC[TDOX2] $
33 3387 07574 03054100000000001416162065471356000
33 3387 ;TSDA DF/WT D(MEM) ROT[18.] ALU[D&AC] -OBUS=0 NORM JUMPLC[TSO1] $
33 3388 07575 0101410000000001416162041431456000
33 3388 ;TSDA ALU(MEMAC) DEST[HOLD] NORM JUMP[TSO1] $
33 3389
33 3390 07576 03054100000000000456162065471356000
33 3390 ;TSDA DF/WT D(MEM) ROT[18.] ALU[D&AC] -OBUS=0 NORM JUMPLC[TSO1] $
33 3391 07577 01033117000000001416150005431456000
33 3391 ;TSDA ALU(MEMAC) DEST[HOLD] NORM JUMP[TSO1] $
33 3392
33 3393
33 3393
33 3393
33 3394
33 3395 05610 54053315600007354456162325460516000
33 3395 ;TSDA DF/WT D(MEM) ROT[18.] ALU[DORAC] DEST[AC] CONDSKP[LAST] $
33 3396 05611 54053315600007355416162325460516000
33 3396 TDOX1: D(MEM) ALU[DORAC] DEST[AC] CONDSKP[LAST] $
33 3398 05612 54013315600007355416162301420416000
33 3398 TDOX2: ACSEL(MA,AC) ALU[AORB] DEST[B] CONDSKP[LAST] $
33 3400 05613 01054100200013420456162065471556000
33 3400 TSOE1: D(MEM) ROT[18.] ALU[D&AC] COND[OBUS=0] NORM JUMPLC[TSO1] $
33 3402 05614 0105410000013420456162065471556000
33 3402 TSON1: D(MEM) ROT[18.] ALU[D&AC] COND[-OBUS=0] NORM JUMPLC[TSO1] $
33 3403
33 3404
33 3405
33 3406
33 3407 05615 01073057000036055416162364631416000
33 3407 SET-HALF: ;Set the First Part Done flag (PC FLAGS bit 4).
33 3408 05616 01063157000006054760242425571417000 D(PC-FLAGS) DEST[ALU1 Q] NORM $
33 3408 D(CONST 1) ROT[35. - 4] ALU[ALU1 DORQ] DEST[PC-FLAGS] NORM POPJ $

```

01 0064  
01 0065  
01 0066  
01 0067

;The CPU instrs.

.repeat AUGGYF [ .INSERT F4AUG.SLO ]

;the augment instructions

SLOE March 23, 1984 21:09:52 file DSK:F41NNF.SLO -- of -- F41NNF

02 0009

.INSERT F41BS

```
01 0001
01 0002
01 0003 .use[HILDC]
01 0004 { xlist
01 0004 list }
01 0005 .insert F4FLOT
```

```

01 0001
01 0001
01 0002
01 0003
01 0004
01 0005
01 0005
01 0006
01 0007
01 0007
01 0008 06250 01073117000000001416162025431256000
01 0009 06261 01033117000000001416150005431456000
01 0010
01 0011
01 0011
01 0012 06262 01073117000000001416162025431256000
01 0013 06263 01033117000000001416150005431456000
01 0014
01 0015
01 0015
01 0016 06264 01054100000000001406762124721456000
01 0017 06265 01054100000000001406762124721456000
01 0018
01 0019
01 0020
01 0021
01 0022
01 0023
01 0023
01 0024 06300 01073117000000001416162025431256000
01 0025 06301 01033117000000001416150005431456000
01 0026
01 0027 06302 01073117000000001416162025431256000
01 0028 06303 01033117000000001416150005431456000
01 0029
01 0030 06304 03073117100000001416162025471356000
01 0031 06305 01033117000000001416150005431456000
01 0032
01 0033 06306 03073117100000001416162025471356000
01 0034 06307 01033117000000001416150005431456000
01 0035
01 0036 06310 01073117000000001416162025431256000
01 0037 06311 01033117000000001416150005431456000
01 0038
01 0039 06312 0107311700000000454150025671456000
01 0040 06313 0107311700000000454150025671456000
01 0041
01 0042 06314 03073117100000001416162025471356000
01 0043 06315 01033117000000001416150005431456000
01 0044
01 0045 06316 03073117100000001416162025471356000
01 0046 06317 01033117000000001416150005431456000
01 0047
01 0048
01 0049
01 0050
01 0051
01 0051
01 0052 06320 03171117000000001416150025471356000
01 0053 06321 01132117000000001416150005431456000
01 0054
01 0055 06322 03171117000000001416150025471356000
01 0056 06323 01132117000000001416150005431456000
01 0057
01 0058 06324 03171117100000001416150025471356000
01 0059 06325 01132117000000001416150005431456000
01 0060
01 0061 06326 03171117100000001416150025471356000
01 0062 06327 01132117000000001416150005431456000
01 0063
01 0064 06330 03171117000000001416150025471356000
01 0065 06331 01132117000000001416150005431456000
01 0066
01 0067 06332 0117111700000000454150025671456000
01 0068
01 0069 06333 0117111700000000454150025671456000
01 0070
01 0071 06334 03171117100000001416150025471356000
01 0072 06335 01132117000000001416150005431456000
01 0073
01 0074 06336 03171117100000001416150025471356000
01 0075 06337 01132117000000001416150005431456000
01 0076
01 0077
01 0078
01 0079
01 0080
01 0080
01 0081 06340 01073117000000001416162025431256000
01 0082 06341 01033117000000001416150005431456000
01 0083
01 0084 06342 01073117000000001416162025431256000
01 0085 06343 01033117000000001416150005431456000
01 0086
01 0087 06344 03073117100000001416162025471356000
01 0088 06345 01033117000000001416150005431456000
01 0089
01 0090 06346 03073117100000001416162025471356000
01 0091 06347 01033117000000001416150005431456000
01 0092
01 0093 06350 01073117000000001416162025431256000
01 0094 06351 01033117000000001416150005431456000
01 0095
01 0096 06352 0107311700000000454150025671456000
01 0097 06353 0107311700000000454150025671456000
01 0098
01 0099 06354 03073117100000001416162025471356000
01 0100 06355 01033117000000001416150005431456000

```

```

;-----
;
;   Single Precision Floating Point
;
;-----
;
;opcode[130] [xlist
list ]:UFA
UFA: DFRQ JUMP[UFA1] $
ALU(MEMAC) DEST(HOLD) JUMP[UFA1] $
;
;opcode[131] [xlist
list ]:DFN
DFN: DFRQ JUMP[DFN0] $
ALU(MEMAC) DEST(HOLD) JUMP[DFN0] $
;
;opcode[132] [xlist
list ]:FSC
FSC: D(MASK 27.) ALU(D&AC) COND(-OBUS=0) LBJUMP(FSCZAP) C550 $
D(MASK 27.) ALU(D&AC) COND(-OBUS=0) LBJUMP(FSCZAP) C550 $
;
;FAD FADL FADM FADB FADR FADRI FADRM FADRB
;
;opcode[140] [xlist
list ] :OpCodes 140-147
DFRQ JUMP[FAOS1] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS1] $
DFRQ JUMP[FAOS2] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS2] $
DF/WT R-M-W D(MEM) JUMP[FAOS3] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS3] $
DF/WT R-M-W D(MEM) JUMP[FAOS4] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS4] $
DFRQ JUMP[FAOS1] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS1] $
D(MA) ROT(18.) DEST(HOLD) MASK(LEFT) JUMP[FAOSS] NORM $
D(MA) ROT(18.) DEST(HOLD) MASK(LEFT) JUMP[FAOSS] NORM $
DF/WT R-M-W D(MEM) JUMP[FAOS3] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS3] $
DF/WT R-M-W D(MEM) JUMP[FAOS4] $
ALU(MEMAC) DEST(HOLD) JUMP[FAOS4] $
;
;FSB FSBL FSBM FSBB FSBR FSBR1 FSBRM FSBRB
;
;opcode[150]
[xlist
list ] DF/WT D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS1] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS1] $
DF/WT D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS2] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS2] $
DF/WT R-M-W D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS3] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS3] $
DF/WT R-M-W D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS4] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS4] $
DF/WT D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS1] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS1] $
D(MA) ROT(18.) MASK(LEFT) ALU(0-D) DEST(HOLD) JUMP[FAOSS] NORM $
D(MA) ROT(18.) MASK(LEFT) ALU(0-D) DEST(HOLD) JUMP[FAOSS] NORM $
DF/WT R-M-W D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS3] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS3] $
DF/WT R-M-W D(MEM) ALU(0-D) DEST(HOLD) JUMP[FAOS4] $
ALU(0-MEMAC) DEST(HOLD) JUMP[FAOS4] $
;
;FMP FMPL FMPM FMPB FMPR FMPRI FMPRM FMPRB
;
;opcode[160] [xlist
list ] :OpCodes 160-167
DFRQ JUMP[FMP1] $
ALU(MEMAC) DEST(HOLD) JUMP[FMP1] $
DFRQ JUMP[FMP2] $
ALU(MEMAC) DEST(HOLD) JUMP[FMP2] $
DF/WT R-M-W D(MEM) JUMP[FMP3] $
ALU(MEMAC) DEST(HOLD) JUMP[FMP3] $
DF/WT R-M-W D(MEM) JUMP[FMP4] $
ALU(MEMAC) DEST(HOLD) JUMP[FMP4] $
DFRQ JUMP[FMP1] $
ALU(MEMAC) DEST(HOLD) JUMP[FMP1] $
D(MA) ROT(18.) DEST(HOLD) MASK(LEFT) JUMP[FMP5] NORM $
D(MA) ROT(18.) DEST(HOLD) MASK(LEFT) JUMP[FMP5] NORM $
DF/WT R-M-W D(MEM) JUMP[FMP3] $
ALU(MEMAC) DEST(HOLD) JUMP[FMP3] $

```



01 0106  
 01 0107  
 01m0108  
 01 0108  
 01 0109  
 01 0110 06360 01073117000000001416162025431256000  
 01 0111 06361 01033117000000001416150005431456000  
 01 0112  
 01 0113 06362 01073117000000001416162025431256000  
 01 0114 06363 01033117000000001416150005431456000  
 01 0115  
 01 0116 06364 03073117100000001416162025471356000  
 01 0117 06365 01033117000000001416150005431456000  
 01 0118  
 01 0119 06366 03073117100000001416162025471356000  
 01 0120 06367 01033117000000001416150005431456000  
 01 0121  
 01 0122 06370 01073117000000001416162025431256000  
 01 0123 06371 01033117000000001416150005431456000  
 01 0124  
 01 0125 06372 0107311700000000454150025671456000  
 01 0126 06373 0107311700000000454150025671456000  
 01 0127  
 01 0128 06374 03073117100000001416162025471356000  
 01 0129 06375 01033117000000001416150005431456000  
 01 0130  
 01 0131 06376 03073117100000001416162025471356000  
 01 0132 06377 01033117000000001416150005431456000  
 01 0133  
 01 0134  
 01m0135  
 01m0135  
 01m0135  
 01 0136  
 01 0137

:FDV FDVL FDMV FDMB FDVR FDMRI FDMRM FDMRB

.opcode[170] [xlist  
 list ] ;OpCodes 170-177

DFRQ JUMP(FDV1) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV1) \$  
 DFRQ JUMP(FDV2) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV2) \$  
 DF/WT R-M-W D(MEM) JUMP(FDV3) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV3) \$  
 DF/WT R-M-W D(MEM) JUMP(FDV4) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV4) \$  
 DFRQ JUMP(FDV1) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV1) \$  
 D(MA) ROT[18.] DEST(HOLD) MASK(LEFT) JUMP(FDV1) NORM \$  
 D(MA) ROT[18.] DEST(HOLD) MASK(LEFT) JUMP(FDV1) NORM \$  
 DF/WT R-M-W D(MEM) JUMP(FDV3) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV3) \$  
 DF/WT R-M-W D(MEM) JUMP(FDV4) \$  
 ALU(MEMAC) DEST(HOLD) JUMP(FDV4) \$

.reloc  
 [.USE(HILOC)  
 [ xlist  
 list ] ]

```

02 0138
02 0139 ;FLOATING POINT, KA10 STYLE.
02 0140 ;NONDISPATCH CODE.
02 0141 .DEFINE CFLOW[] [D[AR] ACSEL[AC+1] DEST[AC] JUMP[FPFLOW] NORM ]
02 0142 .DEFINE JINSEXP[] [D[AR] ROT[27.] DEST[Q] JUMP[JINSEXP] NORM ]
02 0143 .DEFINE CINSEXP[] [D[AR] ROT[27.] DEST[Q] PUSH[JINSEXP] NORM ]
02 0144 .DEFINE CFDS[] [D[MEM] ALU[D*AC] DEST[AR] PUSH[FDS] NORM]
02 0145
02 0146 ;***** DON'T USE A-MEM 0 FOR ANYTHING BESIDES DISPATCHES!!! TVR-Sep80
02 0146 ;*****
02 0147 ;***** This must be fixed!!!! TVR-Sep80
02 0147 ;*****
02 0148 UFA1: D[CONST 11] DEST[DEV-ADR] $
02 0149 ALU[AC] DEST[D*AMEM0 AR] PUSHJ[FADSUB] NORM $
02 0150 D[D*AMEM0] DEST[AR 0-AC] SHORT $
02 0151 D[AR] ACSEL[AC+1] DEST[AC MA] NEGI $
02 0152
02 0153 DFN0: R-M-W D[MEM] MASK[27.] ALU[0-D] DEST[AR] COND[OBUS=0]
02 0153 LBJUMP[DFN1] C500 $
02 0154 ;-pair
02 0154 [.: \ 2 + .
02 0155 DFN1: ALU[NOTAC] DEST[AC] JUMP[. + 2] NORM $
02 0156 ALU[0-AC] DEST[AC] SHORT $
02 0157 D[MEM] DEST[Q] SHORT $
02 0158 D[MASK 9] ROT[27.] ALU[D&Q] DEST[Q] SHORT $
02 0159 D[AR] MASK[27.] ALU[DORQ] SHAC [ IFRQ DEST[MEMSTO AR]
02 0159 COND[MA<20] LBJUMP[SE01] ]$
02 0160
02 0161 ;-pair
02 0161 [.: \ 2 + .
02 0162 IFSC2AP: ALU[0] DEST[MA AC] NEGI $
02 0163 ALU[AC] DEST[AR] NORM $
02 0164 D[AR] MASK[9] ROT[9] DEST[Q AR] SHORT $
02 0165 D[MASK 8] ROT[27.] ALU[D&AC] DEST[AC] CQ[0] [-OBUS<0] JUMP[FSC2]
02 0165 C550 $
02 0166 D[MASK 9] ALU[D&Q] DEST[Q AR] SHORT $
02 0167 D[MASK 8] ROT[27.] ALU[DORAC] DEST[AC] SHORT $
02 0168 FSC2: D[MA] MASK[18.] ALU[D+Q] DEST[IR-ADR] SHORT $
02 0169 ALU[0] DEST[Q] PUSHJ[NRMLI2] NORM $
02 0170 CINSEXP [D[AR] ROT[27.] DEST[Q] PUSHJ[JINSEXP] NORM ]$
02 0171 NEGI $
02 0172
02 0173
02 0174
02 0175 FA05:
02 0175 ALU[AC] DEST[AR] PUSHJ[FADSUB] NORM $
02 0176 NEGI $
02 0177 FA05: ALU[AC] DEST[AR] PUSHJ[FADSUB] NORM $
02 0178 CFLOW [D[AR] ACSEL[AC+1] DEST[AC] JUMP[FPFLOW] NORM ]$
02 0179 FA05: ALU[AC] DEST[AR] NORM $
02 0180 D[CONST 11] DEST[DEV-ADR] SHORT $
02 0181 ALU[AC] DEST[D*AMEM0] PUSHJ[FADSUB] NORM $
02 0182 D[D*AMEM0] DEST[0-AC] SHAC [ IFRQ DEST[MEMSTO AR] COND[MA<20]
02 0182 LBJUMP[SE01] ]$
02 0183 FA05: ALU[AC] DEST[AR] PUSHJ[FADSUB] NORM $
02 0184 ALU[AC] SHAC [ IFRQ DEST[MEMSTO AR] COND[MA<20] LBJUMP[SE01] ]$
02 0184
02 0185
02 0186
02 0187
02 0188 FMP1:
02 0188 ALU[AC] DEST[AR] PUSHJ[FM] NORM $
02 0189 NEGI $
02 0190 FMP2: ALU[AC] DEST[AR] PUSHJ[FM] NORM $
02 0191 CFLOW [D[AR] ACSEL[AC+1] DEST[AC] JUMP[FPFLOW] NORM ]$
02 0192 FMP3: ALU[AC] DEST[AR] NORM $
02 0193 D[CONST 11] DEST[DEV-ADR] SHORT $
02 0194 ALU[AC] PUSHJ[FM] DEST[D*AMEM0] NORM $
02 0195 D[D*AMEM0] DEST[0-AC] SHAC [ IFRQ DEST[MEMSTO AR] COND[MA<20]
02 0195 LBJUMP[SE01] ]$
02 0196 FMP4: ALU[AC] DEST[AR] PUSHJ[FM] NORM $
02 0197 ALU[AC] SHAC [ IFRQ DEST[MEMSTO AR] COND[MA<20] LBJUMP[SE01] ]$
02 0197
02 0198
02 0199 ;Macro to test for divide by zero
02 0200 .DEFINE DIVTST[] [D[MEM] MASK[27.] COND[OBUS=0] JUMP[FPNDIV] C550]
02 0201
02 0202 ;:FDS: D[MA] ROT[18.] DEST[HOLD] SPEC[LEFT] NORM $ ;Not needed.
02 0202 TVR-Apr80
02 0203
02 0204 ;FDV,FDVR
02 0205 FDV1: D[CONST 11] DEST[DEV-ADR] $
02 0206 FD1: DIVTST [D[MEM] MASK[27.] COND[OBUS=0] JUMP[FPNDIV] C550]$
02 0206 ;Check for divide by zero
02 0207 CFDS [D[MEM] ALU[D*AC] DEST[AR] PUSHJ[FDS] NORM]$
02 0208 NEGI $
02 0209
02 0210 ;-----
02 0211 ;LONG MODE FLOATING DIVIDE.
02 0212 ;-----
02 0212
02 0213 FDV2: D[CONST 11] DEST[DEV-ADR] $
02 0214 DIVTST [D[MEM] MASK[27.] COND[OBUS=0] JUMP[FPNDIV] C550]$
02 0215 ;AR.0,IR.35=XOR(DIVIDEND SIGN,DIVISOR SIGN).
02 0216 D[MEM] ALU[D*AC] DEST[AR] SHORT $
02 0217 D[AR] MASK[11] ROT[11] DEST[IR-ADR] SHORT $
02 0218 ;Flush sign & exponent from Dividend Low
02 0219 D[MASK 27.] ALU[D&AC] ACSEL[AC+1] DEST[AR] SHORT $
02 0220 D[AR] ROT[9] DEST[AC] ACSEL[AC+1] SHORT $
02 0221 ;Positive form of Dividend to AC, AR; original form to AMEM[11]
02 0222 ALU[AC] DEST[AR D*AMEM1] COND[-OBUS<0] JUMP[FD2A] CYLEN[C450] $
02 0223 ALU[0-AC] ACSEL[AC+1] DEST[AC] COND[OBUS=0] JUMP[. + 2] C550 $
02 0224 ALU[NOTAC] DEST[AC AR] JUMP[. + 2] SHORT $
02 0225 ALU[0-AC] DEST[AC AR] NORM $
02 0226 FD2A: D[CONST 1] ROT[27.] ALU[AC+0] DEST[AR] NORM $
02 0227 ;Add 1 to exp. of dividend, since we will do only a 27-bit
02 0227 divide.
02 0228 ALU[AC] ACSEL[AC+1] DEST[D*AMEM6] NORM $
02 0229 ;Put low-order mantissa in AMEM[6] for FD.
02 0230 ALU[-1] DEST[D*AMEM17] $
02 0231 ;Flag t to do only a 27-bit divide, so remainder will come out

```

```

02 0236 ;Calculate exponent of remainder.
02 0237 11547 01073000600023525416162026061456000 D[D%MEM1] DEST[Q] C550 -OBUS<0 JUMP[. + 3] $
02 0238 ;Check sign of dividend, jump if positive.
02 0239 11650 01122117000006055416162365431416000 ALU[0-Q] DEST[D%MEM1] NORM $
02 0240 ;Negate the dividend (so the exponent will be in pos. form)
02 0241 11651 01132317000006055416162355431416000 ACSEL[AC+1] ALU[0-AC] DEST[AC] NORM $
02 0242 ;Negate the remainder.
02 0243 11652 01073017000006054222162366071416000 D[D%MEM1] ROT[9.] MASK[8] DEST[Q] NORM $
02 0244 ;Recover exp. of dividend.
02 0245 ;A-MEM[?] has (dividend HOW)-(divisor).
02 0246 11653 01073100600023533416162026361456000 D[D%MEM?] COND[-OBUS<0] JUMP[. + 2] C550 $
02 0247 11654 01161017000006055400362365577416000 D[CONST 1] ALU[Q-D] DEST[Q] SHORT $
02 0248 11655 01161002000000001406562025551456000 D[CONST 26.] ALU[Q-D] DEST[Q] COND[OBUS18] JUMP[FDZC] C600 $
02 0249 ;Jump if exponent underflow.
02 0250 .DEFINE SWAPAC[ ] [ ;Interchange (AC) and (AC+1)
02 0251 ALU[AC] ACSEL[AC+1] DEST[AR] SHORT $
02 0252 D[AR] DEST[AR 0-AC] SHORT $
02 0253 D[AR] ACSEL[AC+1] DEST[AC] SHORT $
02 0254 ]
02 0255 ;SWAP QUOTIENT (AC) AND REMAINDER (AC+1)
02 0256 SWAPAC
02m0257 [ ;Interchange (AC) and (AC+1)
02m0257 11656 01033137000006055416162355437416000 ALU[AC] ACSEL[AC+1] DEST[AR] SHORT $
02m0257 11657 01073237000006055416162365437416000 D[AR] DEST[AR 0-AC] SHORT $
02m0257 11660 01073317000006055416162355437416000 D[AR] ACSEL[AC+1] DEST[AC] SHORT $
02 0258 ] ;INSERT EXPONENT INTO REMAINDER.
02 0259 11661 01023137000000001416162225431456000 ALU[Q] DEST[AR] PUSHJ[INSEXP] NORM $
02m0260 SWAPAC
02m0260 [ ;Interchange (AC) and (AC+1)
02m0260 11662 01033137000006055416162355437416000 ALU[AC] ACSEL[AC+1] DEST[AR] SHORT $
02m0260 11663 01073237000006055416162365437416000 D[AR] DEST[AR 0-AC] SHORT $
02m0260 11664 01073317000006055416162355437416000 D[AR] ACSEL[AC+1] DEST[AC] SHORT $
02 0261 ]FDZD: NEQI $
02 0262
02 0263 11666 54024317000006055416162315420416000 FDZC: ALU[0] ACSEL[AC+1] DEST[AC] NEQI $
02 0264
02 0265 11667 01073117004006055402246365571417000 FDV3: D[CONST 11] DEST[DEV-ADR] $
02 0266 11670 01073100200000001406762025461556000 DIVST [D[MEM] MASK[27.] COND[OBUS=0] JUMP[FPNDIV] C550]$
02 0267 11671 01033117000000001416100225431456000 ALU[AC] DEST[D%MEM0] PUSHJ[FDS] NORM $
02 0268 11672 01073231000022665416156126030456000 D[D%MEM0] DEST[D-AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20]
02 0269 LBJUMP[SE0I] ]$
02 0270 11673 01073117004006055402246365571417000 FDV4: D[CONST 11] DEST[DEV-ADR] $
02 0271 11674 01073100200000001406762025461556000 DIVST [D[MEM] MASK[27.] COND[OBUS=0] JUMP[FPNDIV] C550]$
02 0272 11675 01056137000000001416162225471555000 CFDS [D[MEM] ALU[D*AC] DEST[AR] PUSHJ[FDS1] NORM]$
02 0273 11676 01033131000022665416156125430456000 ALU[AC] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SE0I] ]$
02 0274
02 0275 ;HERE ON DIVISOR=0. SET NO DIVIDE, OVF, FLOW, RETURN.
02 0276 11677 01073017000006055416162364637416000 FPNDIV: D[PC-FLAGS] DEST[Q] SHORT $
02 0277 11700 01063017000000000560362225571456000 D[CONST 1] ROT[23.] ALU[DORQ] DEST[Q] PUSHJ[SETFOV] NORM $
02 0278 11701 54073117000006055416162325420416000 NEQI $
02 0279
02 0280
02 0281 ;-----
02 0282 ;NORMALIZE DOUBLE PRECISION NUMBER IN AC,Q WHOSE EXPONENT
02 0283 ; IS IN IR-ADR. LEAVE EXPONENT IN AR, NORMALIZED NUMBER IN AC,Q.
02 0284 ; IF NUMBER IS 0, LEAVE 0 IN AR,AC, AND Q.
02 0285 ;-----
02 0286 .DEFINE CNORM[ ] [D[AR] DEST[AC] PUSHJ[NRMLIZ] NORM]
02 0287
02 0288 ;A. Return immediately if 0.
02 0289 11702 01003120200006055416162425421416000 NRMLIZ: ALU[DORAC] DEST[AR] COND[OBUS=0] POPJ C550 $
02 0290 ;B. Check for mantissa overflow, move exponent to AR.
02 0291 11703 01033137000000001416162225431456000 ALU[AC] DEST[AR] PUSHJ[NORMOV] NORM $
02 0292 ;Check mantissa and shift right if necessary
02 0293 11704 01073100000006055404562425761416000 D[IR] MASK[18.] COND[-OBUS=0] POPJ C550 $
02 0294 ;If we adjusted right, then we definitely don't have to
02 0295 ;shift left. We're done here.
02 0296 ;C. Left shift until normalized.
02 0297 11705 01033100400000001416162025411456000 ALU[AC] COND[OBUS<0] JUMP[NEGNDR] CYLEN[C450] $
02 0298 ;Separate into two cases, positive and negative
02 0299 11706 01054100000006054640362425561416000 POSNDR: D[CONST 1] ROT[26.] ALU[D&AC] COND[-OBUS=0] POPJ C550 $
02 0300 ;If high order bit of mantissa is one, we're done
02 0301 11707 01072137000006055416162365437416000 D[AR] ALU[D-1] DEST[AR] SHORT $
02 0302 ;Decrement the exponent
02 0303 11710 01043617000023615416562025431456000 ALU[SH-AC] ENDCONN[LSH] DEST[D6] JUMP[POSNDR] NORM $
02 0304 ;Shift left and try again.
02 0305 11711 01054100200000000640362025561456000 NEGNDR: D[CONST 1] ROT[26.] ALU[D&AC] COND[OBUS=0] JUMP[MNI] C550 $
02 0306 ;If high order bit of mantissa is zero, we're done
02 0307 11712 01072137000006055416162365437416000 D[AR] ALU[D-1] DEST[AR] SHORT $
02 0308 ;Decrement the exponent
02 0309 11713 01043617000023623416562025431456000 ALU[SH-AC] ENDCONN[LSH] DEST[D6] JUMP[NEGNDR] NORM $
02 0310 ;Shift left and try again.
02 0311 11714 01054100000006055406762424721416000 MNI: D[MASK 27.] ALU[D&AC] COND[-OBUS=0] POPJ C550 $
02 0312 ;Check for case of exactly -(2^n). If it isn't, we're
02 0313 done
02 0314 11715 01053317000006054640362365577416000 D[CONST 1] ROT[26.] ALU[DORAC] DEST[AC] SHORT $
02 0315 ;We went one too far, backup by simply OR'ing in the
02 0316 relevant
02 0317 ;bit in the same manner as shifting would.
02 0318 11716 01170137000006055416162425431416000 D[AR] ALU[D+1] DEST[AR] POPJ NORM $
02 0319 ;Increment exponent to account for simulated left shift.
02 0320
02 0321 ;-----
02 0322 ;CHECK FOR MANTISSA OVERFLOW INTO EXPONENT FIELD. CALL WITH
02 0323 ; AR&AC,Q: # TO NORMALIZE, IR-ADR: ITS EXPONENT.
02 0324 ; LEAVE EXPONENT IN AR. SET IR-ADR=0 IF NO OVERFLOW. SET IR-ADR<0
02 0325 ; IF OVERFLOW, AND NORMALIZE.
02 0326 ;
02 0327 ;M.O. (<=) [AR<>AR&] OR [(AR&=1) AND (AR&-35=0)]
02 0328 ;-----
02 0329 .NORMALOV: D[AR] ROT[8] ALU[D&AC] COND[OBUS<0] JUMP[NOVYES] C550 $
02 0330 ;Check to make sure AR<0>=AR<0>. If they don't, the

```

```

02 0333                                     ;Check AR<8>. If zero, we're OK
02 0334                                     ;
02 0335                                     ;
02 0336 11722 0104317000006055416362365437416000
MOVYES: ALU[SH-AC] ENDCONN[ASH] DEST[D4] SHORT $
02 0337                                     ;Shift mantissa right (i think?)
02 0338 11723 61170137000006055404544425771416000
DI[IR] MASK[18.] ALU[D+1] DEST[AR IR-ADR] POPJ NORM $
02 0339                                     ;Increment mantissa and flag that we changed it by
02 0339                                     setting
02 0340                                     ;IR<18:35> to be non-zero.
02 0341
02 0342
02 0343 11724 01073137000006055404562365777416000
MOVNO: DI[IR] MASK[18.] DEST[AR] SHORT $
02 0344                                     ;Save exponent in AR
02 0345 11725 61024117000006055416144425431416000
ALU[0] DEST[IR-ADR] POPJ NORM $
02 0346                                     ;Zero IR<18:35> to signify success
02 0347
02 0348
02 0349
02 0350
02 0351
02 0352
02 0352
02 0353 11726 01073017000006054676162365431416000
INSEXP: DI[AR] ROT[27.] DEST[Q] NORM $
02 0354                                     ;Move exponent into position
02 0355 11727 01064017000006054662162364737416000
INSEXI: D[MASK 8.] ROT[27.] ALU[D&Q] DEST[Q] SHORT $
02 0356                                     ;Flush stuff in mantissa area
02 0357 11730 01006317000006055416162365437416000
ALU[Q*AC] DEST[AC] SHORT $
02 0358                                     ;Fill in exponent (complementing it if (AC) is negative
02 0358                                     !)
02 0359 11731 01073102000000001416162025421456000
DI[AR] COND[OBUS18] JUMP[EXPLUF] C550 $
02 0360                                     ;Check for underflow (i.e. below range of exponent
02 0360                                     offset)
02 0361 11732 01073100200006054702562425421416000
DI[AR] MASK[10.] ROT[28.] COND[OBUS=0] POPJ C550 $
02 0362                                     ;Check for overflow (i.e. above range of exponent offset)
02 0362
02 0363 11733 01073017000006055416162364637416000
D[PC-FLAGS] DEST[Q] SHORT $
02 0364                                     ;Setup to set floating overflow
02 0365 11734 01063117000006055002242365561417000
SETFOV: DI[CONST 1] ROT[32.] ALU[DORQ] DEST[PC-FLAGS] C550 $
02 0366                                     ;Turn on overflow and floating overflow
02 0367 11735 01073057000000004716162367031416000
SETOVX: DI[MEM-ABS APR-STATUS] ROT[28.] DEST[ALU1 Q] $
02 0368                                     ;Get the Floating Overflow Interrupt Enable bit in 000.
02 0369 11736 01060157004106055060362425571416000
DI[CONST 1] ROT[35.] ALU[ALU1 D+Q] SET-PC-FLAGS POPJ $
02 0370                                     ;This causes an AROV trap if the enable bit is on.
02 0371 11737 01073017000006055416162364637416000
EXPLUF: D[PC-FLAGS] DEST[Q] SHORT $
02 0372                                     ;Setup to set no divide and floating overflow
02 0373 11740 01063017000023670600362025571456000
DI[CONST 1] ROT[24.] ALU[DORQ] DEST[Q] JUMP[SETFOV] NORMS
02 0374                                     ;Turn on no divide, then do overflows
02 0375
02 0376
02 0376
02 0377
02 0378
02 0379
02 0379
02 0380
02 0381
02 0381
02 0382
02 0383
02 0384
02 0385
02 0386
02 0387
02 0388
02 0389 11741 01073037000006054222362365437416000
FADSUB: DI[AR] MASK[9] ROT[9] DEST[Q AR] SHORT $
02 0390 11742 01064100200000000200362025561456000
FADSUB1: DI[CONST 1] ROT[8] ALU[D&Q] COND[OBUS=0] JUMP[F51] C550 $
02 0391 11743 01066137000006055402362364737416000
DI[MASK 9] ALU[D*Q] DEST[AR] SHORT $
02 0392 11744 01073017000006054222362365477516000
FS1: DI[MEM] MASK[9] ROT[9] DEST[Q] SHORT $
02 0393 11745 01064100200000000200362025561456000
DI[CONST 1] ROT[8] ALU[D&Q] COND[OBUS=0] JUMP[F52] C550 $
02 0394 11746 01066017000006055402362364737416000
DI[MASK 9] ALU[D*Q] DEST[Q] SHORT $
02 0395
02 0396
02 0397
02 0398 11747 61023117000006055416144365437416000
;A. + form of exponent of AC, MEM to AR, Q resp.
02 0399 11750 01161006000000001416162025411456000
FADSUB1: DI[CONST 1] ROT[8] ALU[D&Q] COND[OBUS=0] JUMP[F51] C550 $
02 0400 11751 61073117000006055416144365437416000
DI[AR] ALU[Q-D] DEST[Q] COND[OBUS<0] JUMP[F53] C600 $
02 0401 11752 01073217000006055416150365471516000
DI[AR] DEST[IR-ADR] SHORT $
02 0402 11753 01122017000006055416162365431416000
DI[MEM] DEST[HOLD 0-AC] NORM $
02 0403 11754 01021137000006055416162365431416000
ALU[0-Q] DEST[Q] NORM $
02 0404 11755 0107311700100605416000365431417000
FS3: ALU[Q-1] DEST[Q] NORM $
02 0405                                     ;D. Blank exponents.
02 0406                                     BLEXPS[HOLD NORM AC]
02 0406
02 0406 11756 01053300400023740662162024721456000
DI[MASK 8] ROT[27.] ALU[DORAC] DEST[AC] OBUS<0 JUMP[. + 2] C550 $
02 0406
02 0406 11757 01055317000006054662162364737416000
DI[MASK 8] ROT[27.] ALU[-D&AC] DEST[AC] SHORT $
02 0406 11760 01073000400023745416162025461556000
DI[MEM] DEST[Q] COND[OBUS<0] JUMP[. + 2] C550 $
02 0406 11761 01065117000023746662150024731456000
DI[MASK 8] ROT[27.] ALU[-D&Q] DEST[HOLD] JUMP[. + 2] NORM $
02 0406 11762 01063117000006054662150364731416000
DI[MASK 8] ROT[27.] ALU[DORQ] DEST[HOLD] CYLEN[NORM] $
02 0407                                     ;D. If difference between exponents >62., AC goes to oblivion.
02 0407
02 0408
02 0408 11763 01170000200000001416162025411456000
DI[AR] ALU[D+1] DEST[Q] COND[OBUS=0] JUMP[F55] C600 $
02 0409 11764 01161100400000001417762025551456000
DI[CONST 63.] ALU[Q-D] COND[OBUS<0] JUMP[F51] C600 $
02 0410 11765 01024317000006055416162365437416000
ALU[0] DEST[AC] SHORT $
02 0411 11766 01024017000000001416162025431456000
ALU[0] DEST[Q] JUMP[F55] NORM $
02 0412 11767 01024017000006055416162365437416000
FS4: ALU[0] DEST[Q] SHORT $
02 0413 11770 01043407000023761416362025431456000
ALU[SH-AC] DEST[D4] ENDCONN[ASH] LOOP [.] NORM $
02 0414
02 0415 11771 01050137000006055416162365477516000
;E. Add.
02 0416
02 0416
02 0417 11772 01073317000006055416162365777416000
F54: DI[IR] DEST[AC] SHORT $ ;CHECK FOR UFA
02 0418 11773 01054100200000001000362025561456000
DI[CONST 1] ROT[140] ALU[D&AC] COND[OBUS=0] JUMP[UFA] C550 $
02 0419
02 0420
02 0421
02 0422
02 0422
02 0423 11774 01073317000023605416162225431456000
F54R: CNORM DI[AR] DEST[AC] PUSHU[NRHLI2] NORM1$
02 0423                                     ;F. Normalize result.
02 0423                                     ;D. If difference between exponents >62., AC goes to oblivion.

```

```

02 0428                                     ;Save Q in HOLD (i.e. MEM)
02 0429                                     ;If Q<0> is zero, don't round
02 0430 11776 01073017000006055416162365771416000 D[IR] DEST[Q] NORM $
02 0431                                     ;Get Q so we check bit meaning rounding (??? Can't this
02 0432 be
02 0433 11777 01064100200000000720362025561456000 D[CONST 1] ROT[35] ALU[D&Q] COND[OBUS=0] JUMP[NORND] C550 $
02 0434                                     ;Check opcode to see if rounding is requested.
02 0435                                     ;If not, we're done
02 0436 12000 01073017000006055416162365477516000 D[MEM] DEST[Q] SHORT $
02 0437                                     ;Restore Q
02 0438 12001 0106410000000001410762024721456000 D[MASK 43] ALU[D&Q] COND[OBUS=0] JUMP[YESRND] C550 $
02 0439                                     ;Round if Q(1:35) is non-zero (? what does this
02 0440 12002 01033100400023655416162025411456000 signify???)
02 0441                                     ALU[AC] COND[OBUS<0] JUMP[INSEXP] CYLEN[C450] $
02 0442                                     ;If mantissa is negative, we don't round (???)
02 0443 12003 61073117000006055416144365437416000 ;
02 0444                                     YESRND: D[AR] DEST[IR-ADR] SHORT $
02 0445 12004 01130317000023605416162225431456000 ;Setup IR for NRMLIZ
02 0446                                     ALU[AC+1] DEST[AC] PUSHJ[NRMLIZ] NORM $
02 0447 12005 01073017000023656676162025431456000 ;Increase high order word and normalize once more (???)
02 0448                                     JINSEXP [D[AR] ROT[27.] DEST[Q] JUMP[INSEXP] NORM ]$
02 0449                                     ;Now stick in exponent
02 0450 12006 01073017000023655416162025471556000 ;
02 0451                                     NORND: D[MEM] DEST[Q] JUMP[INSEXP] NORM $
02 0452                                     ;Restore Q and insert exponent(?)
02 0453
02 0454 12007 01063300200006055416162425411416000 ;UFA NORMALIZATION -- ONLY ON MANTISSA OVERFLOW.
02 0455 12010 01073317000023637416162225431456000 UFANDR: D[AR] ALU[DORQ] DEST[AC] COND[OBUS=0] POPJ C600 $
02 0456 12011 01073017000023656676162025431456000 D[AR] DEST[AC] PUSHJ[NORMOV] NORM $
02 0457                                     JINSEXP [D[AR] ROT[27.] DEST[Q] JUMP[INSEXP] NORM ]$
02 0458                                     ;
02 0459                                     ;
02 0460                                     ;-----
02 0461                                     ;SETUP LOW ORDER FP RESULT, STORE BOTH IN AC,AC+1
02 0462                                     ;ENTER WITH LOW WORD IN MEM, HIGH WORD IN AC, HIGH
02 0463                                     ;WORD'S EXPONENT IN AR&AC+1.
02 0464 12012 01151337000006055406762355577416000 FPLow: D[CONST 27.] ACSEL[AC+1] ALU[AC-0] DEST[AC AR] SHORT $
02 0465 12013 0105410000000000200362015561456000 D[CONST 1] ROT[18] ACSEL[AC+1] ALU[D&AC] COND[OBUS=0] JUMP[ZLOW]
02 0466 12014 01073000200000000666762025461556000 C550 $
02 0467 12015 01073317000006054676162355437416000 D[MEM] ROT[27.] MASK[27.] DEST[Q] COND[OBUS=0] JUMP[ZLOW] C550 $
02 0468 12016 01054317000006054662162354737416000 D[AR] ROT[27.] ACSEL[AC+1] DEST[AC] SHORT $
02 0469 12017 54003317000006055416162315420416000 D[MASK 8] ROT[27.] ALU[D&AC] ACSEL[AC+1] DEST[AC] SHORT $
02 0470 12020 54024317000006055416162315420416000 ACSEL[AC+1] ALU[DORAC] DEST[AC] NEOI $
02 0471 ZLOW: ACSEL[AC+1] ALU[0] DEST[AC] NEOI $
02 0472                                     ;
02 0473                                     ;-----
02 0474                                     ;
02 0475                                     ; FLOATING MULTIPLY. AC&AR BY MEM.
02 0476                                     ;
02 0477                                     ;*** This code produces non-zero results if MEM=-1.0 and AC=0 !!!
02 0478                                     ;TUR-Jun80
02 0479                                     ;-----
02 0480 12021 01073037000006054222362365431416000 ;A. SUM OF + FORM EXPONENTS -128,+1 TO IR-ADR. +1 BECAUSE 28
02 0481 ; STEPS ARE USED TO PROVIDE ONE GUARD DIGIT.
02 0482 FM: D[AR] MASK[9] ROT[9] DEST[Q AR] NORM$
02 0483                                     ;Extract the exponent from AC (which was copied into AR)
02 0484 12022 01064100200000000200362025561456000 D[CONST 1] ROT[18] ALU[D&Q] COND[OBUS=0] JUMP[FM1] C550 $
02 0485                                     ;Check sign bit of number. Nothing special if positive
02 0486 12023 01066137000006055402362364737416000 D[MASK 9] ALU[D&Q] DEST[AR] SHORT $
02 0487                                     ;Sign is negative, we want the one-complement of the
02 0488 exponent
02 0489 12024 01073017000006054222362365477516000 FM1: D[MEM] MASK[9] ROT[9] DEST[Q] SHORT $
02 0490                                     ;Extract the exponent from MEM
02 0491 12025 01064100200000000200362025561456000 D[CONST 1] ROT[18] ALU[D&Q] COND[OBUS=0] JUMP[FM2] C550 $
02 0492                                     ;Check sign bit of number. Nothing special if positive
02 0493 12026 01066017000006055402362364737416000 D[MASK 9] ALU[D&Q] DEST[Q] SHORT $
02 0494                                     ;Sign is negative, we want the one-complement of the
02 0495 exponent
02 0496 12027 01160017000006055416162365437416000 FM2: D[AR] ALU[D+Q] CARRY DEST[Q] SHORT $
02 0497                                     ;Add the two exponents
02 0498                                     ;+1. FOR GUARD DIGIT.
02 0499 12030 61161117000006054160344365577416000 D[CONST 1] ROT[?] ALU[Q-0] DEST[IR-ADR] SHORT $
02 0500                                     ;Account for exponent bias. Put exponent in a safe
02 0501 place.
02 0502 ;B. BLANK EXPONENTS.
02 0503 BLEXPS[Q SHORT AR]
02 0504 [
02 0505 D[MASK 8] ROT[27.] ALU[DORAC] DEST[AR] OBUS<0 JUMP[. + 2] C550 $
02 0506 D[MASK 8] ROT[27.] ALU[-D&AC] DEST[AR] SHORT $
02 0507 D[MEM] DEST[Q] COND[OBUS<0] JUMP[. + 2] C550 $
02 0508 D[MASK 8] ROT[27.] ALU[-D&Q] DEST[Q] JUMP[. + 2] NORM $
02 0509 D[MASK 8] ROT[27.] ALU[DORQ] DEST[Q] CYLEN[SHORT] $
02 0510 ]
02 0511 ;Extend the sign to blank out the exponent field. We
02 0512 will
02 0513 ;now have perfectly good integers here, of 27 bit
02 0514 magnitude
02 0515 ;(assuming that the numbers were normalized to begin
02 0516 with).
02 0517 12036 01024317000000001416162225431456000 ALU[0] DEST[AC] PUSHJ[TESHUL] NORM $ ;28. STEPS.
02 0518 ;;; ALU[Q] DEST[AR] SHORT $ ;FLUSH SIGN IN LO WD.
02 0519 12037 01065037000006055401762364737416000 D[MASK 7] ALU[-D&Q] DEST[Q AR] SHORT $ ;FLUSH SIGN IN LO WD.
02 0520 ;Flush remnants of multiplier in low order part of
02 0521 ;word. MASK field determined empirically (35-28???)
02 0522 D[AR] ALU[D+Q] DEST[Q] SHORT $
02 0523 ;Make low order word unsigned.
02 0524 ALU[AC] DEST[AR] JUMP[FPNAR] NORM $
02 0525
02 0526 ;28. STEP INTEGER MULTIPLY FOR USE BY FM.
02 0527 TESHUL. ; 009 28 TIMES

```

```

02 0518
02 0519
02 0520
02 0520
02 0521 12043 0105613700006055416162365477516000
02 0522 12044 6107311700006054020344365437416000
02 0523 12045 01033120600024117416162025421456000
02 0524 12046 0113233700006055416162365437416000
02 0525 12047 0102411700006055416114365431416000
02 0526 12050 0102411700006055416136365431416000
02 0527
02 0528
02 0529
02 0529
02 0530
02 0531
02 0532
02 0533
02 0534
02 0534
02 0535
02 0536
02 0537
02 0538 12051 0107311700006055404510365771416000
02 0539
02 0540 12052 0107300600024131416162025461556000
02 0541
02 0542 12053 0117101700006055416150365471516000
02 0543
02 0544 12054 6107311700006054222144365471516000
02 0545
02 0546 12055 0106511700006054662150364731416000
02 0547
02 0548
02 0549 12056 0107301700006054222162365431416000
02 0550
02 0551 12057 0107331700006055406762365437416000
02 0552
02 0553
02 0554 12060 011610170000605540456236577416000
02 0555
02 0556 12061 6106011700006054160344365571416000
02 0557
02 0558
02 0559 12062 010730170000605541616236637416000
02 0560
02 0561
02 0562 12063 0115110060000001416116025451556000
02 0563
02 0564 12064 0107311700006055416112365771416000
02 0565 12065 01073117000011451416162225431456000
02 0566
02 0567
02 0568 12066 0103311700006055416114365431416000
02 0569 12067 0102333700006055416162365437416000
02 0570 12070 0102401700006055416162365437416000
02 0571
02 0572 12071 0104341700006055416362365437416000
02 0573
02 0574 12072 61072117000023771416144226271456000
02 0575
02 0575
02 0576 12073 01073100200006055400362426221416000
02 0577
02 0578 12074 0113231700006055416162425431416000
02 0579
02 0580
02 0580
02 0581
02 0582
02 0583
02 0584
02 0585
02 0585
02 0586 12075 0104341700006055416562365437416000
02 0587 12076 01151100600023677416162025451556000
02 0588
02 0588
02 0589 12077 61170117000024151404544025771456000
02 0590

```

```

;SHORT STYLE FLOATING DIVIDE AC BY MEM.
; XOR OF DIVISOR&DIVIDEND SIGNS IN AR BIT 0.
;-----
FDS:  D[MEM] ALU[D#AC] DEST[AR] SHORT $
FDS1: D[AR] MASK[1] ROT[1] DEST[IR-ADR] SHORT $
      ALU[AC] DEST[AR] COND[-OBUS<0] JUMP[. + 2] C550 $
      ALU[0-AC] DEST[AC AR] SHORT $
      ALU[0] DEST[D#MEM6] NORM $
      ALU[0] DEST[D#MEM7] $
      ;Flag to do a 28-bit divide.
;-----
; Floating Divide
;
; DIVIDEND HIGH ORDER WORD IN AR, LOW IN A-MEM[6], DIVISOR IN MEM.
; BOTH IN POSITIVE FORM. IR.35=XOR(DIVIDEND SIGN,DIVISOR SIGN).
;-----
FD:
;A. PUT DIVISOR IN + FORM, GET DIVISOR EXPONENT.
;.1 Shuffle IR.35 into A-MEM[4].
   D[IR] MASK[18.] DEST[D#MEM4] NORM $
   ;Save IR-ADR in A-MEM
   D[MEM] DEST[Q] COND[-OBUS<0] JUMP[. + 2] C550 $
   ;Check for negative divisor
   D[MEM] ALU[0-D] DEST[Q HOLD] NORM $
   ;Negate divisor
   D[MEM] ROT[9] MASK[8] DEST[IR-ADR] NORM $
   ;Extract exponent from divisor, store in IR<18:35>
   D[MASK 8] ROT[27.] ALU[-D&Q] DEST[HOLD] NORM $
   ;Extract mantissa from divisor
;B. Fetch and blank H04 Dividend exponent.
   D[AR] ROT[9] MASK[8] DEST[Q] NORM $
   ;Extract dividend exponent.
   D[AR] MASK[27.] DEST[AC] SHORT $
   ;Extract mantissa from dividend
;C. Compute resultant exponent.
   D[IR] MASK[18.] ALU[Q-D] DEST[Q] SHORT $
   ;Subtract divisor exponent from dividend exponent
   D[CONST 1] ROT[17] ALU[D+Q] DEST[IR-ADR] NORM $
   ;Include exponent offset
;D. Move LOW Dividend to Q.
   D[D#MEM6] DEST[Q] SHORT $
;E. If divisor<dividend, shift dividend right, increment the
   ; resultant exponent. save diff. in A-MEM[7] for long mode.
   D[MEM] ALU[AC-D] DEST[D#MEM7] COND[-OBUS<0] JUMP[FDAD] C600 $
;F. Save exp in A-MEM[5]
FDSHFT: D[IR] DEST[D#MEM5] NORM $
        PUSHJ[FDODIV] NORM $
   ;Do the divide. Result DOES NOT have signs adjusted.
;G. Save remainder in A-MEM[6], put quotient in AC, AR; put 0 in Q.
   ALU[AC] DEST[D#MEM6] NORM $
   ALU[Q] DEST[AC AR] SHORT $
   ALU[0] DEST[Q] SHORT $
;H. Prepare to round 28. bit result.
   ALU[SH-AC] ENDCONN[LSH] DEST[D#4] SHORT $
   ;Shift AC,Q rt 1 bit
   D[D#MEM5] ALU[D-1] DEST[IR-ADR] NORM PUSHJ[FPNAR] $
   ;Move exp for FPNAR, normalize and insert exponent into
   quotient.
   D[D#MEM4] MASK[1] C550 OBUS=0 POPJ $
   ;Done if positive result.
   ALU[0-AC] DEST[AC] NORM POPJ $
   ;Negate quotient.
;-----
;HERE WHEN DIVIDEND IS >= DIVISOR. SHIFT DIVIDEND RIGHT
; AND INCREMENT RESULTANT AC. THIS WILL ALLOW DIVIDE TO
; SUCCEED IF BOTH DIVISOR & DIVIDEND WERE NORMALIZED
; AND DIVISOR <> 0.
;-----
FDAD:  ALU[SH-AC] ENDCONN[LSH] DEST[D#4] SHORT $
      D[MEM] ALU[AC-D] ACSEL[AC] COND[-OBUS<0] JUMP[EXPUF] C600 $
      ;If divisor is still too big, give up and set no divide.
etc.  D[IR] MASK[18.] ALU[D+1] DEST[IR-ADR] JUMP[FDSHFT] NORM $

```

```

03 0531 ;
03 0532 ;Strays from KI instructions
03 0533 ;
03 0534
03 0535
03 0536
03 0537
03 0538
03 0539
03 0540
03 0541
03 0542
03 0543
03 0544
03 0545
03 0546
03 0547
03 0548
03 0549
03 0550
03 0551
03 0552
03 0553
03 0554
03 0555
03 0556
03 0557
03 0558
03 0559
03 0560
03 0561
03 0562
03 0563
03 0564
03 0565
03 0566
03 0567
03 0568
03 0569
03 0570
03 0571
03 0572
03 0573
03 0574
03 0575
03 0576
03 0577
03 0578
03 0579
03 0580
03 0581
03 0582
03 0583
03 0584
03 0585
03 0586
03 0587
03 0588
03 0589
03 0590
03 0591
03 0592
03 0593
03 0594
03 0595
03 0596
03 0597
03 0598
03 0599
03 0600
03 0601
03 0602
03 0603
03 0604
03 0605
03 0606
03 0607
03 0608
03 0609
03 0610
03 0611
03 0612
03 0613
03 0614
03 0615
03 0616
03 0617
03 0618
03 0619
03 0620
03 0621
03 0622
03 0623
03 0624
03 0625
03 0626
03 0627
03 0628
03 0629
03 0630
03 0631
03 0632
03 0633
03 0634
03 0635
03 0636
03 0637
03 0638
03 0639
03 0640
03 0641
03 0642
03 0643
03 0644
03 0645
03 0646
03 0647
03 0648
03 0649
03 0650
03 0651
03 0652
03 0653
03 0654
03 0655
03 0656
03 0657
03 0658
03 0659
03 0660
03 0661
03 0662
03 0663
03 0664
03 0665
03 0666
03 0667
03 0668
03 0669
03 0670
03 0671
03 0672
03 0673
03 0674
03 0675
03 0676
03 0677
03 0678
03 0679
03 0680
03 0681
03 0682
03 0683
03 0684
03 0685
03 0686
03 0687
03 0688
03 0689
03 0690
03 0691
03 0692
03 0693
03 0694
03 0695
03 0696
03 0697
03 0698
03 0699
03 0700
03 0701
03 0702
03 0703
03 0704
03 0705
03 0706
03 0707
03 0708
03 0709
03 0710
03 0711
03 0712
03 0713
03 0714
03 0715
03 0716
03 0717
03 0718
03 0719
03 0720
03 0721
03 0722
03 0723
03 0724
03 0725
03 0726
03 0727
03 0728
03 0729
03 0730
03 0731
03 0732
03 0733
03 0734
03 0735
03 0736
03 0737
03 0738
03 0739
03 0740
03 0741
03 0742
03 0743
03 0744
03 0745
03 0746
03 0747
03 0748
03 0749
03 0750
03 0751
03 0752
03 0753
03 0754
03 0755
03 0756
03 0757
03 0758
03 0759
03 0760
03 0761
03 0762
03 0763
03 0764
03 0765
03 0766
03 0767
03 0768
03 0769
03 0770
03 0771
03 0772
03 0773
03 0774
03 0775
03 0776
03 0777
03 0778
03 0779
03 0780
03 0781
03 0782
03 0783
03 0784
03 0785
03 0786
03 0787
03 0788
03 0789
03 0790
03 0791
03 0792
03 0793
03 0794
03 0795
03 0796
03 0797
03 0798
03 0799
03 0800
03 0801
03 0802
03 0803
03 0804
03 0805
03 0806
03 0807
03 0808
03 0809
03 0810
03 0811
03 0812
03 0813
03 0814
03 0815
03 0816
03 0817
03 0818
03 0819
03 0820
03 0821
03 0822
03 0823
03 0824
03 0825
03 0826
03 0827
03 0828
03 0829
03 0830
03 0831
03 0832
03 0833
03 0834
03 0835
03 0836
03 0837
03 0838
03 0839
03 0840
03 0841
03 0842
03 0843
03 0844
03 0845
03 0846
03 0847
03 0848
03 0849
03 0850
03 0851
03 0852
03 0853
03 0854
03 0855
03 0856
03 0857
03 0858
03 0859
03 0860
03 0861
03 0862
03 0863
03 0864
03 0865
03 0866
03 0867
03 0868
03 0869
03 0870
03 0871
03 0872
03 0873
03 0874
03 0875
03 0876
03 0877
03 0878
03 0879
03 0880
03 0881
03 0882
03 0883
03 0884
03 0885
03 0886
03 0887
03 0888
03 0889
03 0890
03 0891
03 0892
03 0893
03 0894
03 0895
03 0896
03 0897
03 0898
03 0899
03 0900
03 0901
03 0902
03 0903
03 0904
03 0905
03 0906
03 0907
03 0908
03 0909
03 0910
03 0911
03 0912
03 0913
03 0914
03 0915
03 0916
03 0917
03 0918
03 0919
03 0920
03 0921
03 0922
03 0923
03 0924
03 0925
03 0926
03 0927
03 0928
03 0929
03 0930
03 0931
03 0932
03 0933
03 0934
03 0935
03 0936
03 0937
03 0938
03 0939
03 0940
03 0941
03 0942
03 0943
03 0944
03 0945
03 0946
03 0947
03 0948
03 0949
03 0950
03 0951
03 0952
03 0953
03 0954
03 0955
03 0956
03 0957
03 0958
03 0959
03 0960
03 0961
03 0962
03 0963
03 0964
03 0965
03 0966
03 0967
03 0968
03 0969
03 0970
03 0971
03 0972
03 0973
03 0974
03 0975
03 0976
03 0977
03 0978
03 0979
03 0980
03 0981
03 0982
03 0983
03 0984
03 0985
03 0986
03 0987
03 0988
03 0989
03 0990
03 0991
03 0992
03 0993
03 0994
03 0995
03 0996
03 0997
03 0998
03 0999
03 1000

```

```

03 0662 12121 0106301700000000140562225571456000
03 0663
03 0664 12122 01023317000022711416162025431455000
03 0665
03 0666
03 0667
03 0668 12123 01063017000006054140562365577416000
03 0669
03 0670 12124 01171137000000001416150225471556000
03 0671
03 0672 12125 01122317000022711416162025431456000
03 0673
03 0674
03 0675
03 0676
03 0677
03 0678
03 0679 12126 0116200040000000022244025421457000
03 0680
03 0681
03 0682 12127 01060117000006055406650365571417000
03 0683
03 0684 12130 01073117000006055406750365471516000
03 0685
03 0686 12131 01151100400000001402362025561456000
03 0687
03 0688
03 0689
03 0690
03 0691
03 0692
03 0693 12132 01170117004406055410762364731416000
03 0694
03 0695 12133 01073117000006055411050365571417000
03 0696
03 0697
03 0698 12134 01073017000006055212162425471516000
03 0699
03 0700
03 0701 12135 01060100400000001406650025571457000
03 0702
03 0703 12136 010601170000024271411044025571457000
03 0704
03 0705
03 0706 12137 01024017000006055416050425437417000
03 0707
03 0708
03m0709
03 0709
03 0710 06256 01073017000000001406762025571256000
03 0711
03 0712 06257 01033137000000001416162005431456000
03 0713
03m0714
03m0714
03m0714
03 0715
03 0716 12140 01073017000000001406762025571456000
03 0717 12141 01073137000000001416162025471556000
03 0718 12142 610631170000060554140544365571416000
03 0719
03 0720
03 0721 12143 01024017000023771416162225431456000
03 0722
03 0723
03 0724
03 0725 12144 01073117000022711416162025431456000
03 0726
03 0727
03 0728
03 0729
03 0730
03 0731
03 0732
03 0732
03 0733
03 0734
03 0735
03 0736
03 0737
03 0738
03 0739
03 0740
03 0741
03 0742
03 0743
03 0744
03 0745
03 0746
03 0747
03 0748
03 0749
03 0750
03 0751
03 0752
03 0753
03 0754
03 0755
03 0756
03 0757
03 0758
03 0759
03 0760
03 0761

FIXR2: D(CONST 2) ROT(6) ALU(DORQ) DEST(Q) PUSH(FIXER) NORM $
;Finish making magic constant and do fix.
ACSEL(AC) ALU(Q) DEST(AC) JUMP(MAIN) NORM $
;Put result into AC and we're done
;**** Here's another JUMP(MAIN) that could be faster
;
KIFIX: D(CONST 2) ROT(6) ALU(DORQ) DEST(Q) SHORT $
;Finish making magic constant
D(MEM) ALU(0-D) DEST(HOLD AR) PUSH(FIXER) NORM $
;ABS to both MEM and AR. Fix the number
ACSEL(AC) ALU(0-Q) DEST(AC) JUMP(MAIN) NORM $
;Negate it back again and start next instruction
;**** Here's another JUMP(MAIN) that could be faster

;Fix a number (without sign extension) in MEM, AR=ABS(MEM), Q=magic
number
;(233 for normal fix)
FIXER: D(AR) ROT(9) MASK(9) ALU(D-Q) DEST(ROTR Q)
COND(OBUS<0) JUMP(FIXER2) CS50 $
;Calculate number of positions to move
;Jump if we'll be shifting right (n<2126)
D(CONST 27.) ALU(D+Q) DEST(MASKR) NORM $
;Construct appropriate mask
D(MEM) MASK(27.) DEST(HOLD) NORM $
;Flush exponent, our mask won't reach.
D(CONST 9.) ALU(Q-D) COND(OBUS<0) JUMP(FIXER1) CS50 $
;Check for overflow
;; Set overflow here. What kind? (We can live without it for KAFIX,
since it
;; never did check, but when KIFIX is done, this will have to be
corrected.)
;; D(PC-FLAGS) DEST(Q) NORM $
;; D(CONST 1) ROT(35.) ALU(DORQ) DEST(PC-FLAGS) NORM $
;; ;Set overflow flag.
D(MASK 35.) ALU(D+1) SET-PC-FLAGS $
;This causes an AROV trap if the enable bit is on.
D(CONST 44) DEST(MASKR) NORM $
;For those losers who want to see some of the number...
;Now that we know how much to shift things, do it and return.
FIXER1: D(MEM) ROT(R) MASK(R) DEST(Q) NORM POPJ $
;Gee, that was fast.
;Negative, shift count, the easy case.
FIXER2: D(CONST 27.) ALU(D+Q) DEST(MASKR) COND(OBUS<0) JUMP(FIXER3) $
;Construct appropriate mask. If !x!<1, return zero
D(CONST 36.) ALU(D+Q) DEST(ROTR) JUMP(FIXER1) NORM $
;Hardware doesn't believe in negative shift counts
;Number is fractional, i.e. shift would go off the end. Return zero
FIXER3: ALU(0) DEST(Q) MASKR) SHORT POPJ $
;Just return zero. Set mask just in case

.opcode[127] [xlist
list ];FLTR
FLTR: DFRQ D(CONST 33) DEST(Q) JUMP(FLTR1) $
;Setup magic constant
ALU(MEMAC) DEST(AR) JUMP(FLTR0) $
;Setup for normalize

.reloc
[.USE(HILOC)
[xlist
list ]
FLTR0: D(CONST 33) DEST(Q) JUMP(FLTR2) $
FLTR1: D(MEM) DEST(AR) JUMP(FLTR2) $
FLTR2: D(CONST 2) ROT(6) ALU(DORQ) DEST(IR-ADR) NORM $
;Make magic constant for exponent
;; ALU(0) DEST(Q) PUSH(FPNARL) $
ALU(0) DEST(Q) PUSH(FPNAR) $
;Clear low order word
;Normalize and round (happens to have same bit on as
FxxR)
;Result goes to AC
JUMP(MAIN) NORM $
;Start next instruction fetch
;**** Another JUMP(MAIN)

.REPEAT WAITS [
;;; Checksum user memory. It is used as follows (note: PROG=DOB+1):
;;;
;;; MOVN DOB,DOB ;:-SIZE OF CORE IMAGE,,0 = AOBUN POINTER TO CORE
;;;
;;; MOVEI PROG,0
;;; XCTR XBLTR,(CHKINS DOB,) ;CHECKSUM!
;;;
;even
;CAUTION: Do not add/delete instructions from here to CKINS1!!!
CHKINS: ALU(AC) DEST(MA) COND(-OBUS<0) JUMP(MAIN) $
;If WCA exhausted, instruction done
DFRQ COND(-MA<20) JUMP(CKINS2) $
;Fetch first word. We make sure we get in at least one
word
;before taking interrupts
;Jump if not referencing real ACs
.repeat 1 - waits [
.error $ ;WARNING: CHKINS doesn't know about ACBAS!!!
];.repeat 1 - waits
COND(USER) JUMP(CKINS2) NORM $
;If we're referencing Exec memory, take the AC after
all!!!
; \ /
CKINS1: ACSEL(MA) ALU(AC) DEST(HOLD) JUMP(CKINS2) NORM $
;Copy specified AC
D(MEM) ACSEL(AC+1) ALU(D+AC) DEST(AC) NORM $
;Add into checksum
D(1.,1) ALU(D+AC) DEST(AC MA) COND(-OBUS<0) JUMP(MAIN) CS50 $
;Update WCA. Done if exhausted.
COND(INTRPT) JUMP(CKINS1) CS00 $
;See if there's an interrupt pending
COND(MA<20) JUMP(CKINS1) CS00 $
;Check to see if we stay in AC checking loop
;
;
CKINS2: D(MEM) ACSEL(AC+1) ALU(D+AC) DEST(AC) NORM $

```



```

03 0767                               ;Wait for next word. Jump if not interrupting
03 0768 D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] NORM $
03 0769                               ;Somebody wants to take a micro-interrupt.
03 0770                               ;Backup PC so we can finish later, and do instruction
03 0771 fetch
03m0772                               ;ritual just in case we don't interrupt
03m0772 ];[
03m0772 ;;; Checksum user memory. It is used as follows (note: PROG=00B+1):
03m0772 ;;;
03m0772 ;;; MOVN DDB,DDB ;-SIZE OF CORE IMAGE,,0 = AOBJN POINTER TO CORE
03m0772 ;;;
03m0772 ;;; MOVEI PROG,0
03m0772 ;;; XCTR XBLTR,[CHKINS DDB,] ;CHECKSUM!
03m0772 ;;;
03m0772 .even
03m0772 [:. \ 2 + .
03m0772 ];CAUTION: Do not add/delete instructions from here to CKINS1!!!
03m0773 12146 71033100600022711416162025431456000 CKINS: ALU[AC] DEST[MA] COND[-OBUS<0] JUMP[MAIN] $
03m0773 ;If WDMA exhausted, instruction done
03m0773 12147 01073111200000001416162025431256000 DFRQ COND[-MA<20] JUMP[CKINS2] $
03m0773 ;Fetch first word. We make sure we get in at least one
03m0773 word
03m0773 ;before taking interrupts
03m0773 ;Jump if not referencing real ACs
03m0773 .repeat 1 - waits [
03m0773 .error $ ;WARNING: CKINS doesn't know about ACBAS!!!
03m0773 ];.repeat 1 - waits
03m0773 12150 01073112400000001416162025431456000 COND[USER] JUMP[CKINS2] NORM $
03m0773 ;If we're referencing Exec memory, take the AC after
03m0773 all!!!
03m0773 ;
03m0773 \ /
03m0773 12151 01033117000000001416150005431456000 CKINS1: ACSEL[MA] ALU[AC] DEST[HOLD] JUMP[CKINS2] NORM $
03m0773 ;Copy specified AC
03m0773 12152 01050317000006055416162355471516000 D[MEM] ACSEL[AC+1] ALU[D+AC] DEST[AC] NORM $
03m0773 ;Add into checksum
03m0773 12153 71050300603722711400362025561456000 D[1,,1] ALU[D+AC] DEST[AC MA] COND[-OBUS<0] JUMP[MAIN] CS50 $
03m0773 ;Update WDMA. Done if exhausted.
03m0773 12154 01073110400024323416162025421456000 COND[INTRPT] JUMP[CKINS1] CS00 $
03m0773 ;See if there's an interrupt pending
03m0773 12155 01073111000024323416162025421456000 COND[MA<20] JUMP[CKINS1] CS00 $
03m0773 ;Check to see if we stay in AC checking loop
03m0773 ;
03m0773 ---
03m0773 CKINS2: D[MEM] ACSEL[AC+1] ALU[D+AC] DEST[AC] NORM $
03m0773 ;Add into checksum
03m0773 12157 71050300603722711400362025561456000 D[1,,1] ALU[D+AC] DEST[AC MA] COND[-OBUS<0] JUMP[MAIN] CS50 $
03m0773 ;Update WDMA. Done if exhausted.
03m0773 ;
03m0773 \ /
03m0773 12160 01073110600024335416162025421256000 CKINS3: DFRQ COND[-INTRPT] JUMP[CKINS2] CS00 $
03m0773 ;Wait for next word. Jump if not interrupting
03m0773 12161 61072117000022711416146025631456000 D[PC] ALU[D-1] DEST[PC] JUMP[MAIN] NORM $
03m0773 ;Somebody wants to take a micro-interrupt.
03m0773 ;Backup PC so we can finish later, and do instruction
03m0773 fetch
03m0773 ;ritual just in case we don't interrupt
03 0772 ].REPEAT WAITS

```

```

01 0005                ;Floating Point stuff
01 0006
01 0007                ;These definitions allow selected microcode to assemble for either an F2
01 0008                or
01 0009                ;an F4, depending on F4SW.  See VC.SLO for an example.
01 0010                .DEFINE DEFINE-A-MEM[SYM VAL] [
01 0011                SYM = VAL + D%MEM0
01 0012                ];.DEFINE-A-MEM
01 0013
01 0014                .DEFINE MEMST [] [ SMAC ]
01 0015                .DEFINE FIXM1 [] [ DFRQ ALU[MEMAC] DEST[HOLD] ]
01 0016                .DEFINE FETCH-NEXT-INST [] [ JUMP[MAIN] ]
01 0017                .DEFINE FETCH-NEXT-INST1 [] [ JUMP[MAIN] ]
01 0018
01 0019                .REPEAT 1 + (MUA-ROT > 0) [
01 0020                .DEFINE XDISP [] [ ODISP LONG ]
01 0021                .DEFINE XDISP1 [] [ ODISP LONG ]
01 0022                ];[
01 0022                .DEFINE XDISP [] [ ODISP LONG ]
01 0022                .DEFINE XDISP1 [] [ ODISP LONG ]
01 0022                ].REPEAT 1 + (MUA-ROT > 0)
01 0023
01 0024                .REPEAT 0 - (MUA-ROT > 0) [
01 0025                .DEFINE XDISP [] [ DEST[AR] $ D[AR] ROT[MUA-ROT] ODISP LONG ]
01 0026                .DEFINE XDISP1 [] [ ROT[MUA-ROT] ODISP LONG ]
01 0027                ];.REPEAT 0 - (MUA-ROT > 0)
01 0028
01 0029                4047      ILLINS = ITRAP
01 0030
01 0031                .insert F4IO

```

<XF4-MICROCODE>F4IO.SLO.S, 22-Jan-83 13:14:33, Edit by FRENCH  
:BE SURE MAP OFF FOR RESETTING OF TYNMET PTRS

```

01 0001
01 0002
01 0003
01 0004
01 0005
01 0006
01 0007
01 0008
01 0009
01 0010
01 0011
01 0012
01 0013
01 0014
01 0015
01 0016
01 0017
01 0018
01 0019
01 0020
01 0021
01 0022
01 0023
01m0024
01m0024
01m0024
01m0024
01m0024
01m0024
01 0024
01 0025
01 0026
01m0027
01m0027
01m0027
01m0028
01m0028
01m0028
01m0028
01m0028
01m0028 07602 01073112600000001416162125431456000
01m0028 07603 01073112600000001416162125431456000
01 0028
01m0029
01m0029
01m0029
01m0030
01m0030
01m0030
01m0030
01m0030
01m0030 07606 01073112600000001416162125431456000
01m0030 07607 01073112600000001416162125431456000
01 0029
01 0030
01m0031
01m0031
01m0031
01m0032
01m0032
01m0032
01m0032
01m0032
01m0032 07610 01073112600000001416162125431456000
01m0032 07611 01073112600000001416162125431456000
01m0032
01m0032 07612 01073112600000001416162125431456000
01m0032 07613 01073112600000001416162125431456000
01m0032
01m0032 07614 01073112600000001416162125431456000
01m0032 07615 01073112600000001416162125431456000
01m0032
01m0032 07616 01073112600000001416162125431456000
01m0032 07617 01073112600000001416162125431456000
01m0032
01m0032 07620 01073112600000001416162125431456000
01m0032 07621 01073112600000001416162125431456000
01m0032
01m0032 07622 01073112600000001416162125431456000
01m0032 07623 01073112600000001416162125431456000
01 0032
01m0033
01m0033
01 0034
01 0035
01 0036
01 0037
01m0037
01m0037 07626 01073112600000001416162125431456000
01m0037 07627 01073112600000001416162125431456000
01m0037
01m0037 07630 01073112600000001416162125431456000
01m0037 07631 01073112600000001416162125431456000
01 0032
01 0033
01 0034
01 0035
01 0036
01 0037
01m0038
01m0038
01 0039 07676 01073117000022711416162025431456000
01 0040 07677 01073117000022711416162025431456000
01 0037
01 0038
01 0039
01 0040

```

```

.REPEAT 1 - STANSW [
.define ILLIOT(FIRST LAST) [
.opcode[FIRST]
.repeat (1 + LAST - FIRST) [
JUMP[ITRAP] $
JUMP[ITRAP] $
]
]
];.REPEAT 1 - STANSW

.REPEAT STANSW [
.define ILLIOT(FIRST LAST) [
.opcode[FIRST]
.repeat (1 + LAST - FIRST) [
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
]
]
];[
.define ILLIOT(FIRST LAST) [
.opcode[FIRST]
.repeat (1 + LAST - FIRST) [
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
]
]
].REPEAT STANSW

ILLIOT(701 701)
[
.opcode[701]
[xlist
list ] .repeat (1 + 701 - 701) [
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
]
]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
.repeat 1 - JSYSDF [ ILLIOT(703 703) ] [ ILLIOT(703 703) [
.opcode[703]
[xlist
list ] .repeat (1 + 703 - 703) [
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
]
]
]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]];JSYS DEVICE IOT

ILLIOT(704 711)
[
.opcode[704]
[xlist
list ] .repeat (1 + 711 - 704) [
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
]
]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
ILLIOT(713 714) [
.opcode[713]
[xlist
list ] .repeat (1 + 714 - 713) [
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
]
]
]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
[
COND[-USER] LBJUMP[PANIOT] $
COND[-USER] LBJUMP[PANIOT] $
] ]
].repeat 1 - DLS [
.opcode[737]
JUMP[MAIN] $
JUMP[MAIN] $
];[
.opcode[737]
[xlist
list ] JUMP[MAIN] $
JUMP[MAIN] $
].repeat 1 - DLS

.REPEAT 1 - WAITS [
ILLIOT(750 752)

```



```

01 0108                                     ;IOT-User mode
01 0103 .REPEAT VC
01 0104 .REPEAT 1 - VC [
01 0105     ILLIOT(754 754)           ;VC
01 0106 ];.REPEAT 1 - VC
01m0107     ILLIOT(755 755) [
01m0107     .opcode(755)
01m0107     [xlist
01m0108     list ] .repeat (1 + 755 - 755) [
01m0108     COND(-USER) LBJUMP(PANIOT) $
01m0108     COND(-USER) LBJUMP(PANIOT) $
01m0108     ]
01m0108 ]
01m0108 07732 01073112600000001416162125431456000
01m0108 07733 01073112600000001416162125431456000
01 0107     COND(-USER) LBJUMP(PANIOT) $
01 0107     COND(-USER) LBJUMP(PANIOT) $
01 0107     ] ] ;IMP (device 550)
01m0109     ILLIOT(756 757) [
01m0109     .opcode(756)
01m0109     [xlist
01 0110     list ] .repeat (1 + 757 - 756) [
01 0111     COND(-USER) LBJUMP(PANIOT) $
01 0112     COND(-USER) LBJUMP(PANIOT) $
01m0113     ]
01m0113 ]
01m0113 07734 01073112600000001416162125431456000
01m0113 07735 01073112600000001416162125431456000
01m0113     COND(-USER) LBJUMP(PANIOT) $
01m0113     COND(-USER) LBJUMP(PANIOT) $
01m0113     ] [
01m0113     COND(-USER) LBJUMP(PANIOT) $
01m0113     COND(-USER) LBJUMP(PANIOT) $
01 0108     ] ] ;unused
01 0109     [ 760 760]           ;TIMER
01 0110     ILLIOT(761 767) [
01m0111     .opcode(761)
01m0111     [xlist
01 0112     list ] .repeat (1 + 767 - 761) [
01 0113     COND(-USER) LBJUMP(PANIOT) $
01 0114     COND(-USER) LBJUMP(PANIOT) $
01m0115     ]
01m0115 ]
01m0115 07742 01073112600000001416162125431456000
01m0115 07743 01073112600000001416162125431456000
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     ] [
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     ] [
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     ] [
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     ] [
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     ] [
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     ] [
01m0115     COND(-USER) LBJUMP(PANIOT) $
01m0115     COND(-USER) LBJUMP(PANIOT) $
01 0110     ] ] ;unused (formerly extravagant timer iots)
01 0111 ;Note: CORMA uses DCA = 770
01 0112 .REPEAT 1 - STANSW [
01 0113     ILLIOT(771 771)           ;FOOVision (opcodes 766 thru 773)
01 0114 ];.REPEAT 1 - STANSW
01 0115 .REPEAT STANSW [
01 0116     .opcode(771)
01 0117     D(CONST AS-UDEV) DEST(DEV-ADR) NORM COND(-USER) LBJUMP(ASIoT) $
01 0118     D(CONST AS-UDEV) DEST(DEV-ADR) NORM COND(-USER) LBJUMP(ASIoT) $
01 0119     ;Set micro device address for audio switch and check for
01 0119     ;IOT-User mode
01 0120 ];[
01 0121     .opcode(771)
01m0122     [xlist
01 0123     list ] D(CONST AS-UDEV) DEST(DEV-ADR) NORM COND(-USER)
01 0123     LBJUMP(ASIoT) $
01 0124     D(CONST AS-UDEV) DEST(DEV-ADR) NORM COND(-USER) LBJUMP(ASIoT) $
01 0125     ;Set micro device address for audio switch and check for
01 0125     ;IOT-User mode
01 0126 ];.REPEAT STANSW
01 0127 .REPEAT 1 + (DIAGDEV > 0) [
01 0128     ILLIOT(772 773)           ;Diagnostic instruction (for arbitrary
01 0129     device)
01 0129 ];.REPEAT 1 + (DIAGDEV > 0)
01 0129 .REPEAT 1 - STANSW [
01 0130     ILLIOT(774 774)           ;TMPGRN
01 0131 ];.REPEAT 1 - STANSW
01 0132     [ 775 776]           ;FOONET
01m0133     ILLIOT(777 777) [
01m0133     .opcode(777)
01m0133     [xlist
01m0134     list ] .repeat (1 + 777 - 777) [
01m0134     COND(-USER) LBJUMP(PANIOT) $
01m0134     COND(-USER) LBJUMP(PANIOT) $
01m0134     ]
01m0134 ]
01m0134 07776 01073112600000001416162125431456000
01m0134 07777 01073112600000001416162125431456000
01 0129     COND(-USER) LBJUMP(PANIOT) $
01 0129     COND(-USER) LBJUMP(PANIOT) $
01 0089     ] ] ;unused
01 0090 .REPEAT WAITS
01m0091     .reloc
01m0091     [ .USE(HILOC)
01m0091     [ xlist
01 0092     list ]
01 0093     .repeat VID [
01 0094     .insert F4VID
01 0095     ;Set the FOOVISION code.
01 0096     ]

```

```
01 0102  
01 0103 .repeat DCA [  
01 0104 .insert DCA  
01 0105 ;Alternate scanner code (F2 or F4)  
01e0106 ]  
01e0106 [  
01e0106 .insert DCA
```

```

01m0001                                         ;-----
01m0001                                         ;
01m0001                                         ;
01m0001                                         ;   DCA - DCA simulator for TTY scanner
01m0001                                         ;
01m0001                                         ;-----
01m0001                                         ;
01m0001                                         ;Caveats:
01m0001                                         ;   Not fully implemented for more than one TTY card. You will have
01m0001                                         ;   to fix
01m0001                                         ;   code near DCACDZ to do IACK to more than one card, and define
01m0001                                         ;   NDLS to
01m0001                                         ;   be number of TTY cards used. These are the known problems;
01m0001                                         ;   others may
01m0001                                         ;   exist, especially for newer version of TTY card.
01m0001                                         ;
01m0001                                         ;   A select CONO with bit 28 off will generate an illegal
01m0001                                         ;   instruction
01m0001                                         ;   error. Also, a DATAI following a non-select CONO that had IACK
01m0001                                         ;   off
01m0001                                         ;   will generate an illegal instruction error as will a DATAO when
01m0001                                         ;   IACK
01m0001                                         ;   has not been cleared by a non-select CONO or either a DATAI or
01m0001                                         ;   DATAO
01m0001                                         ;   when CS is not set.
01m0001                                         ;
01m0001                                         ;Format for write
01m0001                                         ;   Bit(s) Meaning
01m0001                                         ;   9:14  TTY number  (9:10 compared with GRP NO switches)
01m0001                                         ;   15    CS
01m0001                                         ;   16    WE
01m0001                                         ;   28:35 Data
01m0001                                         ;
01m0001                                         ;Format for CSR
01m0001                                         ;   Bit(s) Meaning
01m0001                                         ;   8     Interrupt Enable
01m0001                                         ;   11    MR
01m0001                                         ;
01m0001                                         ;A-Mem usage
01m0001                                         ;
01m0001 00      DCADSP = 0 + D%AMEMO ]
01m0001                                         ;IOT dispatch,, interrupt dispatch
01m0001 01      DCASTATE = 1 + D%AMEMO ]
01m0001                                         ;
01m0001                                         ;Microcode status (most of what CONI returns)
01m0001 02      DCACPR = 2 + D%AMEMO ]
01m0001                                         ;
01m0001 03      DCASEL = 3 + D%AMEMO ]
01m0001                                         ;Card, Port, Register
01m0001 04      DCAJMP = 4 + D%AMEMO ]
01m0001                                         ;Hardware select word
01m0001                                         ;
01m0001                                         ;Saved dispatch address for register select
01m0001                                         ;
01m0001                                         ;MAPF fields
01m0001 0 DLSSEL = 0      ;Select TTY and register number
01m0001 4 DLSIACK = 4    ;Interrupt acknowledge (also, interrupting line)
01m0001 10 DLSCSR = 10   ;Interface Command/Status Register
01m0001 14 DLSNOSEL = 14 ;Don't select anything
01m0001                                         ;Load write data in above format if MAPF not eq DLSCSR
01m0001                                         ;A write effects every card. A CSR write effects every card.
01m0001                                         ;A MAPF select of IACK effects only the selected card.
01m0001                                         ;A read effects only the selected card.
01m0001                                         ;
01m0001 10 IACKWT = 10    ;.2*16 = 3.2 + margin
01m0001                                         ;Number of microseconds to wait for IACK
01m0001 3 NDLS = 3       ;Number of DLS cards in LLL FZ
01m0001                                         ;
01m0001                                         ;.REPEAT F45W [
01m0001                                         ;.opcode[770]
01m0001                                         ;D(CONST DCA-UDEV) DEST(DEV-ADR) COND(-USER) LBJUMP(DCAIOT) $
01m0001                                         ;D(CONST DCA-UDEV) DEST(DEV-ADR) COND(-USER) LBJUMP(DCAIOT) $
01m0001                                         ;.reloc
01m0001 ]:[
01m0001                                         ;.opcode[770]
01m0001 [xlist
01m0002 07760 01073112604000001404046125571457000
01m0002 list ] D(CONST DCA-UDEV) DEST(DEV-ADR) COND(-USER)
01m0002 LBJUMP(DCAIOT) $
01m0002 07761 01073112604000001404046125571457000
01m0002 D(CONST DCA-UDEV) DEST(DEV-ADR) COND(-USER) LBJUMP(DCAIOT) $
01m0002 .reloc
01m0002 [.USE(HILOC)
01m0002 [ xlist
01 0001 list ] ]].REPEAT F45W
01m0002
01m0003 .PAIR
01m0003 [:. \ 2 + .
01 0004 12162 01073100200010210160362024611456000
01 0004 ]DCAIOT: D(PC-FLAGS) ROT(16 + 1) MASK(1) COND(OBUS=0) JUMP(MUUD)
01 0005 LONG $
01 0005 ;Trap if User and not IOT-USER
01 0006 12163 01073017000005054341152355771416000
01 0006 DIIR) ROT(12. + 1 + 1) MASK(4) DEST(Q) NORM $
01 0007 ;Extract IOT decode * 2. Note we can do this because the
01 0007 ;
01 0008 ;machine has already done indexing/indirection and bits
01 0008 ;13:17 are guaranteed zero
01 0010 12164 0106011700000000044000726011456000
01 0010 DIDCAOSP) ROT(18.) MASK(16.) ALU(D+Q) XDISP [ ODISP LONG ]$
01 0011 ;Dispatch of type of IOT
01 0012
01 0013
01 0014 ;Allocate space for dispatch table
01 0014 DCA-DISPATCH:
01 0015 ;. + 20
01 0016
01 0017
01 0018
01 0019 ;
01 0019 CONI K10.
01 0020 ;
01 0021 ;-----
01 0022 ;

```

```

01 0028
01 0028
01m0029
01m0029
01 0030 12177 01073131000022665416156126070456000
01 0030
01 0031
01 0032 12200 01073117000006055416162365431416000
01 0033 12201 01073017000006055416162366071416000
01 0034 12202 01073117000000001416162025431456000
01 0035
01 0036 12203 01073017000006055416162366071416000
01 0037 12204 01073117000000001416162025431456000
01 0038
01 0039
01m0040
01m0040
01m0040
01 0041
01 0042
01 0042
01 0043
01 0044
01 0045
01 0046
01 0047
01 0048
01 0049
01 0050
01 0051
01 0052
01 0053
01 0054
01 0055
01 0056
01 0057
01m0058
01m0058
01 0059 12175 01073100400000000616162025761456000
01 0060
01 0061 12176 01073017000000001402562026071456000
01 0062
01m0063
01m0063
01m0063
01 0064 12205 01065017000006055402162364731416000
01 0065
01 0066 12206 01063017000006055402102365771416000
01 0067
01 0068
01 0069 12207 01073100600000000776162225761456000
01 0070
01 0071 12210 01073100600000001016162025761456000
01 0072
01 0073 12211 01073117003106054620152365571416000
01 0074
01 0075 12212 01073117143006055416162365421416000
01 0076
01 0077 12213 01073100600000000436162025711456000
01 0078
01 0079 12214 01073117003106054620352365571416000
01 0080
01 0081 12215 01073117143006055416162365421416000
01 0082
01 0083 12216 01073100600000000436162025711456000
01 0084
01 0085 12217 01073117003106054620552365571416000
01 0086
01 0087 12220 01073117143006055416162365421416000
01 0088
01 0089 12221 01073100600000000436162025711456000
01 0090
01 0091
01 0092
01 0093 12222 010630170000060554240302365571416000
01 0094
01 0095 12223 01073117000000000260304025571456000
01 0096
01 0097
01 0098 12224 01170117003106054500352365571416000
01 0099
01 0100
01 0100
01 0101 12225 0107311714106055403200365551417000
01 0102
01 0103
01 0104
01 0105 12226 01024107040024455416152025421456000
01 0106
01 0106
01 0107 12227 01073017043006055402162366061416000
01 0107
01 0108
01 0109
01 0110 12230 01073137043106055416162365711416000
01 0111
01 0112
01 0113 12231 01073117140006055416162365411416000
01 0113
01 0114 12232 01063117000006054220302365571416000
01 0115
01 0116 12233 01073017000006055402162365437416000
01 0117
01 0118 12234 01073137000000001400162025571456000
01 0119
01 0120
-----
;
;
; .ORG(DCA-DISPATCH + 12)
; [ xlist
; list IDCACNI: D[DCASTATE] DEST[MEMSTO] MEMST [ SMAC [ IFRO
; DEST[MEMSTO AR] COND[MAK20] LBJUMP[SEDI] ] ]$
; ;Simply read back saved state
; NOP $
DCACSZ: D[DCASTATE] DEST[Q] NORM $
; JUMP[XXCONS2] NORM $
; ;Go do generalized CONS2.
DCACSO: D[DCASTATE] DEST[Q] NORM $
; JUMP[XXCONSO] NORM $
; ;Go do generalized CONSO.
;
; .RELOC
[.USE[HILOC]
[ xlist
; list ]
; ]
;
; COND K10,
;
;
; -----
; | | | | | | | | | | | | | | | |
; | 0 | Unused | DATA|DATA|TEST| EN | IACK| PI CHANNEL |
; | | | | | | | | | | | | | | | |
; | | | | | | | | | | | | | | | |
; | | | | | | | | | | | | | | | |
; | 1 | CARD FILE # | 1 | PORT # | REG # |
; | | | | | | | | | | | | | | | |
; | | | | | | | | | | | | | | | |
; | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 35
; | | | | | | | | | | | | | | | |
; ]
; ]
; ]
-----
;
; .ORG(DCA-DISPATCH + 10)
; [ xlist
; list IDCACNO: D[IR] ROT[24.] COND[OBUS<0] JUMP[DCASRG] CS50 $
; ;Jump if setup COND
; D[DCASTATE] MASK[36. - 26.] DEST[Q] JUMP[DCACO1] NORM $
; ;Get old state of device, excluding CS and IACK RTN
; .RELOC
[.USE[HILOC]
[ xlist
; list ]
; IDCAC1: D[MASK (36. - 28.)]
ALU[D<Q] DEST[Q] NORM $
; ;Remove old state (keep only RPLY and PIR)
D[IR] MASK[36. - 28.] ALU[DORQ] DEST[Q DCASTATE] NORM $
; ;Put in relevant bits in Q to construct the status
; word to be stored back into A-Mem.
D[IR] ROT[31.] COND[-OBUS<0] PUSHJ[DCARST] CS50 $
; ;If enable bit is off, gronk state of scanner
D[IR] ROT[32.] COND[-OBUS<0] JUMP[DCACO3] CS50 $
; ;If not doing IACK, then skip this business
D[CONST 0] ROT[35. - 10.] DEST[IO] SPEC[IOB-OUT] NORM $
; ;Select card 0 but don't run the ASTRA chips
MAPF[DLNSOSEL] SPEC[IOB-IN] CS00 $
; ;Read - INTR bit from card 0
CYLEN[IOB-IN] D[IO] ROT[17.] COND[-OBUS<0] JUMP[DCAC05] $
; ;Jump if card 0 has INTR on
D[CONST 1] ROT[35. - 10.] DEST[IO] SPEC[IOB-OUT] NORM $
; ;Select card 1 but don't run the ASTRA chips
MAPF[DLNSOSEL] SPEC[IOB-IN] CS00 $
; ;Read - INTR bit from card 1
CYLEN[IOB-IN] D[IO] ROT[17.] COND[-OBUS<0] JUMP[DCAC06] $
; ;Jump if card 1 has INTR on
D[CONST 2] ROT[35. - 10.] DEST[IO] SPEC[IOB-OUT] NORM $
; ;Select card 2 but don't run the ASTRA chips
MAPF[DLNSOSEL] SPEC[IOB-IN] CS00 $
; ;Read - INTR bit from card 2
CYLEN[IOB-IN] D[IO] ROT[17.] COND[-OBUS<0] JUMP[DCAC07] $
; ;Jump if card 2 has INTR on
;
; ;No one responded. Set IACK RTN, clear RPLY, set NO ADDR
DCAC02: D[CONST 1] ROT[35. - 25.] ALU[DORQ] DEST[Q DCASTATE] NORM $
; ;Turn on IACK RTN
D[CONST 1] ROT[35. - 24.] DEST[DCACPR] JUMP[DCACO3] NORM $
; ;Set NO ADDR
DCAC05: D[CONST 1] ROT[35. - 15.] ALU[D+1] DEST[IO] SPEC[IOB-OUT] NORM $
;
; ;Assert CS and set card file for card 0
; ;with invalid address (low bit) to make sure no one
; responds
MAPF[DLNSOSEL] CYLEN[IOB-OUT] D[CONST ((2 * IACKWT) - 3)] LLOAD $
;
; ;Set max. time for ASTRA to respond
; ;*** I think DLNSOSEL allows setup time for IACK on
; ;*** ASTRA's low order data bus bit.
MAPF[DLSTACK] ALU[0] DEST[IO] LOOP[.] CYLEN[CS00] $
; ;Wait for slowest. Load up IO with CS off for use
; later.
MAPF[DLSTACK] D[DCASTATE] MASK[36. - 28.] DEST[Q] SPEC[IOB-IN]
CS00 $
; ;Start read and restore state word,
; ;clearing CS, IACK RTN, RPLY and PIR
MAPF[DLSTACK] CYLEN[IOB-IN] D[IO] DEST[AR] SPEC[IOB-OUT] $
; ;Finish read. Start clearing CS
MAPF[DLNSOSEL] CYLEN[IOB-OUT]
; .REPEAT FFSW [ $ ] [ $ ];Bug: Can't do A-MEM store and IOT at same
; time!
D[CONST 1] ROT[35. - 26.] ALU[DORQ] DEST[DCASTATE] $
; ;Finish clearing CS, set RPLY
D[AR] MASK[8] DEST[Q] SHORT $
; ;Extract PORT #
D[CONST 0] ALU[D] DEST[AR] JUMP[DCAC0J] NORM $
; ;card file 0

```



```

01 0124 12236 01073117141006055403200365551417000      MAPF(DLSNOSEL) CYLEN(IOB-OUT) D(CONST ((2 * IACKWT) - 3)) LLOAD $
01 0124
01 0125
01 0126 12237 01024107040024477416152025421456000      MAPF(DLSIACK) ALUI(0) DEST(IOD) LOOP(.) CYLEN(C500) $
01 0127
01 0127
01 0128 12240 01073017043006055402162365061416000      later. MAPF(DLSIACK) D(DCASTATE) MASK(36. - 28.) DEST(Q) SPEC(IOB-IN)
01 0128
01 0129
01 0130
01 0131 12241 01073137043106055416162365711416000      C500 $ MAPF(DLSIACK) CYLEN(IOB-IN) D(IOD) DEST(AR) SPEC(IOB-OUT) $
01 0132
01 0133
01 0134 12242 0107311714006055416162365411416000      MAPF(DLSNOSEL) CYLEN(IOB-OUT)
01 0134
01 0135 12243 01063117000006054220302365571416000      .REPEAT F45W [ $ ] [ $ ];Bug: Can't do A-MEM store and IOT at same
01 0136
01 0137 12244 01073017000006055402162365437416000      time! D(CONST 1) ROT(35. - 26.) ALU(DORQ) DEST(DCASTATE) $
01 0138
01 0139 12245 0107313700000001400352025571456000      D(AR) MASK(8) DEST(Q) SHORT $
01 0140
01 0141
01 0142 12246 01073017000006054620562365571416000      D(CONST 1) ALUI(D) DEST(AR) JUMP(DCACQJ) NORM $
01 0143
01 0144 12247 01160117003106054500352365571416000      ;card file 1
01 0144
01 0145
01 0146
01 0146
01 0147 12250 01073117141006055403200365551417000      DCACQ7: D(CONST 2) ROT(35. - 10.) ALUI(D) DEST(Q) NORM $
01 0148
01 0149 12251 01024107040024523416152025421456000      ;Set card number to 2
01 0150
01 0150
01 0151 12252 01073017043006055402162365061416000      D(CONST 1) ROT(35. - 15.) ALUI(D+Q+1) DEST(IOD) SPEC(IOB-OUT) NORM
01 0151
01 0152
01 0153
01 0154 12253 01073137043106055416162365711416000      $
01 0155
01 0156
01 0157 12254 0107311714006055416162365411416000      ;Assert CS and set card file for card 2
01 0158
01 0159 12255 01063117000006054220302365571416000      ;with invalid address (low bit) to make sure no one
01 0160
01 0161
01 0162 12256 01073017000006055402162365437416000      responds MAPF(DLSNOSEL) CYLEN(IOB-OUT) D(CONST ((2 * IACKWT) - 3)) LLOAD $
01 0163
01 0164
01 0165 12258 0107311714006055416162365411416000      ;Set max. time for ASTRA to respond
01 0166
01 0167 12261 01063117000006054216104365431416000      MAPF(DLSIACK) ALUI(0) DEST(IOD) LOOP(.) CYLEN(C500) $
01 0168
01 0169 12262 01073017000006055416162365061416000      ;Wait for slowest. Load up IOD with CS off for use
01 0170
01 0171 12263 01073106600022710776162025761456000      later. MAPF(DLSIACK) D(DCASTATE) MASK(36. - 28.) DEST(Q) SPEC(IOB-IN)
01 0172
01 0173
01 0174
01 0175
01 0176 12265 01073117003106054660352365571416000      C500 $
01 0177
01 0178 12266 01073117100022711416162025411456000      ;Start read and restore state word,
01 0179
01 0180
01 0181
01 0182 12267 01073106600010116716162025761456000      ;clearing CS, IACK RTN, RPLY and PIR
01 0183
01 0184 12270 01073017000006055402762365771416000      MAPF(DLSIACK) CYLEN(IOB-IN) D(IOD) DEST(AR) SPEC(IOB-OUT) $
01 0185
01 0186 12271 01065117000006055400304365571416000      ;Finish read. Start clearing CS
01 0187
01 0188 12272 01073137000006055021162365771416000      MAPF(DLSNOSEL) CYLEN(IOB-OUT)
01 0189
01 0190 12273 01073017000006054536162365431416000      .REPEAT F45W [ $ ] [ $ ];Bug: Can't do A-MEM store and IOT at same
01 0191
01 0192 12274 01073137000006054700762365771416000      time! D(CONST 1) ROT(35. - 26.) ALU(DORQ) DEST(DCASTATE) $
01 0193
01 0194 12275 01063017000006054636106365431416000      ;Finish clearing CS, set RPLY
01 0195
01 0196
01 0197
01 0198
01 0199
01 0200
01 0201
01 0202
01 0203
01 0204
01 0205
01 0206
01 0207
01 0208
01 0209
01 0210
01 0211
01 0212
01 0213
01 0214
01 0215

```

```

01 0218
01 0219
01 0220
01 0220
01 0221
01 0222
01 0223
01 0224
01 0225
01 0225
01m0226
01m0226
01m0226 12276 0116110060000000620762025561456000
01m0226
01m0226
01m0226
01m0226
01m0226
01m0226
01m0226
01m0226 12277 01073017000006055404162366031416000
01m0226
01m0226
01m0226 12300 01170137000006055060562366131416000
01m0226
01m0226 12301 01161117000006054036110365431416000
01m0226
01 0226
01 0227 12302 01073017000006055402362366071416000
01 0228
01 0229 12303 01063117000022710221302025571456000
01 0229
01 0230
01 0231
01 0232
01 0233
01 0234
01 0235 12304 01073017000006055402362366071416000
01 0236
01 0237 12305 01063117000006054221102365571416000
01 0238
01 0239 12306 01073017000006055416162366131416000
01 0240
01 0241 12307 01063117000022710260304025571456000
01 0241
01 0242
01 0243
01 0244
01 0245
01 0246
01 0247
01 0248
01 0249
01 0250
01 0251
01 0252
01 0253
01 0254
01 0255
01 0256
01 0257
01 0258
01 0259
01 0260
01 0261
01 0262
01 0263
01 0264
01 0265
01 0266
01 0267
01 0267
01m0268
01m0268
01 0269 12167 0107310040000001016162026061456000
01 0270
01 0271 12170 01073017000000001402762026071456000
01 0272
01m0273
01m0273
01m0273
01 0274 12310 01073100600010116616162026061456000
01 0274
01 0275
01 0276 12311 01023117000006055416102365431416000
01 0277
01 0278 12312 01073017000000001416162226171456000
01 0279
01 0280 12313 01073017000006055416162366131416000
01 0281
01 0282 12314 01065017003006055402162364731416000
01 0283
01 0284
01 0285 12315 01063017003106055402162365711416000
01 0285
01 0286
01 0287
01 0288 12316 01023131000022665416156125410456000
01 0288
01 0289
01 0290
01 0290
01 0291 12317 01073131000022665416156126130456000
01 0291
01 0292
01 0293
01 0294

```

```

; ;(i think)
D[DCADSP] MASK[16.] DEST[Q] NORM $
;Offsets from interrupt dispatch are negative at start at

;the first location preceding the interrupt.
D[DCACPR] ROT[1 + 34.] MASK[2] ALU[D+1] DEST[AR] NORM $
;Calculate dispatch address while we have Q available
D[AR] ROT[1] ALU[Q-D] DEST[DCAJMP] NORM $
;Multiply by two to get offset for address to select
registers
);[
D[CONST NOLS] ROT[35. - 14. + 4.] ALU[Q-D]
COND[-OBUS<0] JUMP[DCASG2] CS50 $
;Check to make sure the port really exists
; ;(i think)
D[CONST 1] ROT[35. - 9.] ALU[DORQ] DEST[Q DCASEL] NORM $
; ;(i think)
;Turn on bit that sets TTY number and save select word
until
; ;(i think)
;DATAI/DATAO is done. We'll have enough setup time at
DCASLR
; ;(i think)
D[DCADSP] MASK[16.] DEST[Q] NORM $
;Offsets from interrupt dispatch are negative at start at

;the first location preceding the interrupt.
D[DCACPR] ROT[1 + 34.] MASK[2] ALU[D+1] DEST[AR] NORM $
;Calculate dispatch address while we have Q available
D[AR] ROT[1] ALU[Q-D] DEST[DCAJMP] NORM $
;Multiply by two to get offset for address to select
registers
].REPEAT 1 - OLDOLS
D[DCASTATE] MASK[36. - 27.] DEST[Q] NORM $
;Get current CONI word, turning off CS, IACK RTN, RPLY
D[CONST 5] ROT[35. - 26.] ALU[DORQ] DEST[DCASTATE] JUMP[MAIN]
NORM $
;Turn on CS and RPLY in CONI word
;Done with CONO
; ---
;Requested port doesn't exist.
DCASG2: D[DCASTATE] MASK[36. - 27.] DEST[Q] NORM $
;Get current CONI word, turning off CS, IACK RTN, RPLY
D[CONST 4] ROT[35. - 26.] ALU[DORQ] DEST[DCASTATE] NORM $
;Turn on CS, but not RPLY
D[DCACPR] DEST[Q] NORM $
;Setup to indicate lack of card to respond
D[CONST 1] ROT[35. - 24.] ALU[DORQ] DEST[DCACPR] JUMP[MAIN] NORM
$
;Turn on NO ADDR
;Done with CONO
;-----
;
; DATAI K10.
;
; After select CONO
;
;-----
;
; ! NO ! ! ! ! ! ! ! ! ! !
; !ADDR! CARD FILE # ! ! ! ! ! ! ! ! ! !
; ! ! ! ! ! ! ! ! ! !
;-----
; 24 25 26 27 28 29 30 32 33 35
;
; After IACK
;
;-----
;
; ! NO ! ! ! ! ! ! ! ! ! !
; !ADDR! CARD FILE # ! 1 ! ! ! ! ! ! ! ! ! !
; ! ! ! ! ! ! ! ! ! !
;-----
; 24 25 26 27 28 29 30 32 33 35
;
;-----
;
; .ORG[DCA-DISPATCH + 2]
[ xlist
list D[CACTI: D[DCASTATE] ROT[32.] COND[OBUS<0] JUMP[DCADIA] CS50 $
;Jump if last CONO did an IACK
D[DCASTATE] MASK[36. - 25.] DEST[Q] JUMP[DCADII] NORM $
;Clear CS
.RELOC
[.USE[HILOC]
[ xlist
list ]
COND[-OBUS<0] JUMP[ILLINS] CS50 $
;Make sure CS was set. If not, complain
ALU[Q] DEST[DCASTATE] NORM $
;Set status with CS clear now that we know it was set.
D[DCASEL] DEST[Q] PUSHJ[DCASLR] NORM $
;Get ready to set CS
MAPF[DLSEL] D[DCACPR] DEST[Q] NORM $
;Get CARD FILE#
MAPF[DLSEL] D[MASK 8.] ALU[-D&Q] DEST[Q] SPEC[IOB-IN] NORM $
;Make space for data and start reading it.
MAPF[DLSEL] CYLEN[IOB-IN]
D[IOD] MASK[8] ALU[DORQ] DEST[Q] SPEC[IOB-OUT] $
;Return port and data.
;Start turning off CS in hardware.
MAPF[DLSEL] CYLEN[IOB-OUT] ALU[Q] SMAG [ IFRQ DEST[MEMSTO AR]
COND[MA<20] LBJUMP[SE0I] ]$
;
;Last operation was an IACK. Return result of IACK, which was saved in
A-MEM
DCADIA: D[DCACPR] DEST[MEMSTO] MEMST [ SMAC [ IFRQ DEST[MEMSTO AR]
COND[MA<20] LBJUMP[SE0I] ]$
;Just return saved thing.
;-----

```

```

01m0299          .ORG(DCA-DISPATCH + 6)
01m0299          [ xlist
01 0300 12173 01073100400010117016162025061456000    list ]DCADTO: D[DCASTATE] ROT[32.] COND[OBUS<0] JUMP[ILLINS] CS50 $
01 0301          ;Complain if last COND did an IACK
01 0302          .REPEAT 1 - F4SW[
01 0303            FIXM1 JUMP[DCAD01] $
01 0304            ;Take map fault if necessary
01 0305          ];.REPEAT 1 - F4SW
01 0306          .REPEAT F4SW [
01 0307            DFRQ ALU[MEMAC] DEST[HOLD] JUMP[DCAD01] $
01 0308            ;Get C(E) from either memory or ACs.
01m0309          ];[
01m0309 12174 01033117000000001416150005431256000    DFRQ ALU[MEMAC] DEST[HOLD] JUMP[DCAD01] $
01m0309          ;Get C(E) from either memory or ACs.
01 0309          ].REPEAT F4SW
01m0310          .RELOC
01m0310          [.USE[HILOC]
01m0310          [ xlist
01 0311 12320 01073100600010116616162025061456000    list ]
01 0311          COND[-DBUS<0] JUMP[ILLINS] CS50 $
01 0312          ;Make sure CS was set. If not, complain
01 0313          .REPEAT OLDOLS [
01 0314            D[DCASEL] DEST[Q] PUSHJ[DCASLR] NORM $
01 0315            ;Get selection bits, go do select
01 0316            MAPF[DLSEL] D[CONST 41] ROT[35. - 15.] ALU[DORQ]
01 0317            DEST[IOD] SPEC[IOB-OUT] $
01 0318            ;Set CS & WE and start write.
01 0319            MAPF[DLSEL] CYLEN[IOB-OUT] ALU[Q] DEST[IOD] SPEC[IOB-OUT] $
01 0320            ;Finish write, clear WE
01 0321          ];.REPEAT OLDOLS
01 0322          .REPEAT 1 - OLDOLS [
01 0323            D[DCASEL] DEST[Q] NORM PUSHJ[DCASLR] $
01 0324            ;Get selection bits
01 0325            MAPF[DLSEL] D[CONST 1] ROT[35. - 16.] ALU[DORQ] DEST[Q IOD]
01 0326            SPEC[IOB-OUT] NORM $
01 0327            ;Sets WE and clears CS
01 0328            MAPF[DLSEL] CYLEN[IOB-OUT] D[CONST 1] ROT[35. - 16.] ALU[Q-D]
01 0329            DEST[IOD]
01 0330            SPEC[IOB-OUT] $
01m0331          ];[
01m0331 12321 01073017000000001416162226171456000    D[DCASEL] DEST[Q] NORM PUSHJ[DCASLR] $
01m0331          ;Get selection bits
01m0331 12322 01063017003106054460352365571416000    MAPF[DLSEL] D[CONST 1] ROT[35. - 16.] ALU[DORQ] DEST[Q IOD]
01m0331          SPEC[IOB-OUT] NORM $
01m0331          ;Sets WE and clears CS
01m0331 12323 01161117003106054460352365551416000    MAPF[DLSEL] CYLEN[IOB-OUT] D[CONST 1] ROT[35. - 16.] ALU[Q-D]
01m0331          DEST[IOD]
01m0331          SPEC[IOB-OUT] $
01 0332          ];.REPEAT 1 - OLDOLS
01 0332 12324 01073017140006055402762366051416000    MAPF[DLSEL] CYLEN[IOB-OUT] D[DCASTATE] MASK[36. - 25.]
01 0333          DEST[Q] $
01 0334          ;Finish clear. Clear CS in microcode.
01 0334 12325 01023117140022711416182025431456000    MAPF[DLSEL] ALU[Q] DEST[DCASTATE] JUMP[MAIN] NORM $
01 0335          ;We have to keep the MAPF field at NOSEL to keep data up!
01 0336          ;
01 0337          ---
01m0339          ;IOTs not supported (BLKI and BLKO)
01m0339          .ORG(DCA-DISPATCH)
01 0340 12165 01073117000010117416162025431456000    [ xlist
01 0341          list ] JUMP[ILLINS] NORM $
01m0342          .ORG(DCA-DISPATCH + 4)
01 0343 12171 01073117000010117416162025431456000    [ xlist
01m0344          list ] JUMP[ILLINS] NORM $
01m0344          .RELOC
01m0344          [.USE[HILOC]
01m0344          [ xlist
01 0345          list ]
01 0346          ];Set CS, then dispatch according to register number
01 0347 12326 010631170000060554500352365571416000    DCASLR: D[CONST 1] ROT[35. - 15.] ALU[DORQ] DEST[IOD] NORM $
01 0348          ;Set CS then dispatch
01 0349 12327 01073117003100001416000726211456000    D[DCAJMP] SPEC[IOB-OUT] XDISP1 [ DDISP LONG ] $
01 0350          ;
01 0351          ---
01 0352          ;Following locations must be in order, up to and including DCAINT, as
01 0353          they are
01 0354          ;dispatched to based on the register number.
01 0354 12330 01063017030006055402162365451516000    MAPF[DLSEL + 3] CYLEN[IOB-OUT] D[MEM] MASK[8] ALU[DORQ] DEST[Q]
01 0355          $
01 0356          ;Finish setting CS in hardware
01 0356          ;Combine data and selection stuff in case we're writing.
01 0357 12331 01073117030006055416152426171416000    MAPF[DLSEL + 3] D[DCASEL] DEST[IOD] POPJ NORM $
01 0358          ;One more cycle for register select (sigh...)
01 0359          ;Set IOD to turn off CS in case we're reading.
01 0360 12332 01063017010006055402162365451516000    MAPF[DLSEL + 2] CYLEN[IOB-OUT] D[MEM] MASK[8] ALU[DORQ] DEST[Q]
01 0361          $
01 0361 12333 01073117020006055416152426171416000    MAPF[DLSEL + 2] D[DCASEL] DEST[IOD] POPJ NORM $
01 0362 12334 01063017010006055402162365451516000    MAPF[DLSEL + 1] CYLEN[IOB-OUT] D[MEM] MASK[8] ALU[DORQ] DEST[Q]
01 0363          $
01 0363 12335 01073117010006055416152426171416000    MAPF[DLSEL + 1] D[DCASEL] DEST[IOD] POPJ NORM $
01 0364 12336 01063017000006055402162365451516000    MAPF[DLSEL + 0] CYLEN[IOB-OUT] D[MEM] MASK[8] ALU[DORQ] DEST[Q]
01 0365          $
01 0365 12337 01073117000006055416152426171416000    MAPF[DLSEL + 0] D[DCASEL] DEST[IOD] POPJ NORM $
01 0366          ;Preceding locations must be in order, and must immediately precede
01 0366          DCAINT
01 0367          ;-----
01 0367          ;
01 0368          ;
01 0369          ; DCA micro-interrupt code
01 0370          ;
01 0371          ;-----
01 0371          ;
01 0372 12340 01024117003106055416152365431416000    DCAINT: ALU[0] DEST[IOD] SPEC[IOB-OUT] NORM $
01 0373          ;Disable further micro-interrupts until this interrupt is
01 0373          acted
01 0374          ;upon by the macrocode

```

```

01 0380 12343 01073120000020343400752026061456000      D[DCASTATE] MASK[3] DEST[AR] COND[OBUS=0] JUMP[PIGEN] C550 $
01 0381                                          ;Take macro-interrupt if enabled for such
01 0382 12344 01073117004022711416162025431456000      CLR-DEV-FROM-INTR FETCH-NEXT-INST [ JUMP[MAIN] ]NORM $
01 0383                                          ;Start fetch and execute next instruction
01 0384
01 0385
01 0386
01 0387
01 0388
01 0389
01 0390
01 0391 12345 01073117004024715404046025571457000      D[CARST: D[CONST DCA-UDEV] DEST[DEV-ADR] NORM JUMP[. + 1] $
01 0392                                          ;Start IOB RESET happening.
01 0393 12346 01073117003106054600352365571416000      D[CONST 1] ROT[24.] DEST[IOB] SPEC[IOB-OUT] NORM $
01 0394                                          ;"Hit MASTER RESET on all ASTRAs"
01 0395 12347 01024117100006055416152365411416000      MAPF[DLSCSR] CYLEN[LONG] ALU[0] DEST[IOB] $
01 0396                                          ;Setup to clear it later
01 0397
01 0398
01 0399
01 0399
01 0400
01 0401
01 0402
01 0403
01 0404
01 0405
01 0406
01 0407
01 0408
01m0409
01m0409 12350 01073117002435202470100365531416000
01 0409
01 0410 12351 01073117003106055400102365571416000
01 0411
01 0412 12352 01073117100006055400104425551416000
01 0413

```

```

-----
;
;      Reset DCA scanner, Set interrupt and dispatch addresses
;
-----
DCARST: D[CONST DCA-UDEV] DEST[DEV-ADR] NORM JUMP[. + 1] $
;Start IOB RESET happening.
D[CONST 1] ROT[24.] DEST[IOB] SPEC[IOB-OUT] NORM $
;"Hit MASTER RESET on all ASTRAs"
MAPF[DLSCSR] CYLEN[LONG] ALU[0] DEST[IOB] $
;Setup to clear it later
.REPEAT 1 - F4SW [
D[CONST (DCA-DISPATCH / 100)] ROT[30] DEST[Q] $
;Construct dispatch address: high 6 bits. Finish IOB
RESET
D[CONST (DCA-DISPATCH \ 100)] ROT[22] ALU[DORQ] DEST[Q] NORM $
;Low 6 bits
D[CONST (DCAINT / 100)] ROT[6] ALU[DORQ] DEST[Q] NORM $
;Construct interrupt address: high 6 bits
D[CONST (DCAINT \ 100)] ALU[DORQ] DEST[DCADSP] NORM $
;Finish constructing interrupt address and store away.
];.REPEAT 1 - F4SW [
.REPEAT F4SW [
D[LIT ((DCA-DISPATCH * 100000) + DCAINT)] DEST[DCADSP] NORM $
];[
D[LIT ((DCA-DISPATCH * 100000) + DCAINT)] DEST[DCADSP] NORM $
].REPEAT F4SW
D[CONST 0] DEST[DCASTATE] SPEC[IOB-OUT] NORM $
;Initial state
MAPF[DLSCSR] CYLEN[LONG] D[CONST 0] DEST[DCACPR] POPJ $
;Nothing referenced yet.

```

```
01 0106                                     ;Alternate scanner code (F2 or F4)
01 0106                                     ]
01 0107                                     .repeat IMP [
01 0108                                     .insert F4IMP1
01 0109                                     ;Get the IMP code.
01 0110                                     ]
01 0111
01 0112                                     .repeat VC [
01 0113                                     .insert VC
01 0114                                     ;Get the Versatec code
01 0115                                     ]
01 0115                                     [
01 0115                                     .insert VC
```

```

01m0001      0 VCDEB = 0      ; Nonzero for debugging microcode      ;! VCDSP
01m0001      VCDORG VCINT VCINTZ VCINT3 VCINT VCIOI VCDOSP VCCMD VCRST VCONG VCOND8 VCOND1
01m0001      VCOND2 VCSETZ VCSTAT VCOND5 VCOND6 VCGST VCOUNT VCOUNT VCGO VCBRST VCLP
01m0001      VCDONE VCLST VCHRD VCHRD1 MA VCOLP VCCOUT1 VCCOPLY
01m0001
01m0001      1 VCNEWIRING = WAITS      ;Isn't WAITS specific, but only CCRMA
01m0001      ;doesn't
01m0001      ;have long-line (differential) Versatec
01m0001      and
01m0001      ;must use new backplane wiring
01m0001      11344 VCBAD = MAIN
01m0001
01m0001      ; Versatec now has its own device code 540, with 544 reserved for a
01m0001      ; second VC.
01m0001      VCDSP:
01m0001      ;. + 20      ;Reserve space for dispatch table
01m0001      ;Let's save this for a second VC
01m0001      .REPEAT 10 [ ILGIOT $
01m0001      NOP $
01m0001      12373 54073117000006055416162325420416000 ];[ ILGIOT $
01m0001      12374 01073117000006055416162365431416000 ] NOP $
01m0001      12375 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12376 01073117000006055416162365431416000 ] NOP $
01m0001      12377 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12400 01073117000006055416162365431416000 ] NOP $
01m0001      12401 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12402 01073117000006055416162365431416000 ] NOP $
01m0001      12403 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12404 01073117000006055416162365431416000 ] NOP $
01m0001      12405 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12406 01073117000006055416162365431416000 ] NOP $
01m0001      12407 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12410 01073117000006055416162365431416000 ] NOP $
01m0001      12411 54073117000006055416162325420416000 ] [ ILGIOT $
01m0001      12412 01073117000006055416162365431416000 ] NOP $
01 0001      ].REPEAT 10
01 0002
01 0003      VCDORG:      ; Origin of Versatec code
01 0004
01 0005      ; Versatec driver definitions and register usage
01 0006      ;
01 0007      ; CONO - command out. Takes (E) as
01 0008      ; Bits 0-15: Command to Versatec
01 0009      ; Bits 16-28: Unused
01 0010      ; Bit 29: Load PI and enable only
01 0011      ; Bit 30: Enable interrupt on READY
01 0012      ; Bits 31-32: Mode 00 - unused (same as mode 01)
01 0013      ; 01 - 7-bit bytes, 5 per word, left
01 0014      ; justified
01 0015      ; 10 - 8-bit bytes, 4 per word, left
01 0016      ; justified
01 0017      ; 11 - 8-bit bytes, 9 per two words
01 0018      ; Bits 33-35: PI channel
01 0019      ;
01 0020      ; CONI - status in. Puts in E
01 0021      ; Bits 0-17: Zero, except
01 0022      ; 3-4, 10-11: State of corresponding
01 0023      ; command out bits.
01 0024      ; Bits 18-23: Status bits from Versatec
01 0025      ; Bit 24: Reserved
01 0026      ; Bit 25: Versatec READY bit
01 0027      ; Bit 26: Data ready bit
01 0028      ; Bits 27-29: zero
01 0029      ; Bit 30: ENB-RDY-INT
01 0030      ; Bits 31-35: Mode and PI from last command out
01 0031      ;
01 0032      ; CONSZ, CONSO - Test right half of above CONI bits.
01 0033      ;
01 0034      ; DATAI - Start output. Takes (E) as
01 0035      ; Bits 0-17: 2's complement byte count (0 means 256K bytes)
01 0036      ;
01 0037      ; Bits 18-35: Starting memory address
01 0038      ; This operation sets Busy, clears Done, and starts the output.
01 0039      ; When output finishes, Busy clears and Done sets.
01 0040      ;
01 0041      ; The following are debugging aids
01 0042      ;
01 0043      ; BLKI - Enters the interrupt routine.
01 0044      ; DATAI - Returns the remaining byte count/MA.
01 0045      ; BLKO - Unused.
01 0046      ;
01m0045      ; A-MEM Usage:
01m0045      40 VC-DISP = 0 + D%AMEM0 DEFINE-A-MEM{VC-DISP 0} [
01 0046      ] ;0 - Interrupt Dispatch
01m0046      41 VC-MA = 1 + D%AMEM0 DEFINE-A-MEM{VC-MA 1} [
01 0047      ] ;1 - MA saved between bursts
01m0047      42 VC-BC = 2 + D%AMEM0 DEFINE-A-MEM{VC-BC 2} [
01 0048      ] ;2 - byte count saved between bursts
01m0048      43 VC-MODE = 3 + D%AMEM0 DEFINE-A-MEM{VC-MODE 3} [
01 0049      ] ;3 - Constants depending on Mode
01 0050      ; Bit 35: 0 for modes 1&2, 1 for
01 0051      mode 3 ;
01 0052      ; Bits 32-34: Bytes/Word - 1
01 0053      ; Bits 25-31: Bytes/burst
01m0052      44 VC-STAT = 4 + D%AMEM0 DEFINE-A-MEM{VC-STAT 4} [
01 0053      ] ;4 - Command/Status Register
01m0053      45 VC-CMD-MASK = 5 + D%AMEM0 DEFINE-A-MEM{VC-CMD-MASK 5} [
01 0054      ] ;5 - Mask for command bits that are levels.
01m0054      46 VC-AC-SAVE = 6 + D%AMEM0 DEFINE-A-MEM{VC-AC-SAVE 6} [
01 0055      ] ;6 - Saved AC during output burst
01m0055      47 VC-PC-SAVE = 7 + D%AMEM0 DEFINE-A-MEM{VC-PC-SAVE 7} [
01 0056      ] ;7 - Saved PC during output burst (F2 only)

```

```

01 0061      1 VC-LD-CTRL = 1
01 0062      ;          Bit 0      -CLEAR
01 0063      ;          Bit 1      -RESET
01 0064      ;          Bit 2      -REMCUT
01 0065      ;          Bit 3      -RCUTDIS
01 0066      ;          Bit 4      -AFFDIS
01 0067      ;          Bit 5      -ALTER
01 0068      ;          Bit 6      -RFFED
01 0069      ;          Bit 7      -REQTR
01 0070      ;          Bit 9      -RTTON
01 0071      ;          Bit 10     PRINT
01 0072      ;          Bit 11     -SPP
01 0073      2 VC-RD-STATUS = 2
01 0074      ;          Bit 0      -ONLIN
01 0075      ;          Bit 1      LOSUP
01 0076      ;          Bit 2      -BUFUL
01 0077      ;          Bit 3      NOUP
01 0078      ;          Bit 4      -TNERON
01 0079      ;          Bit 5      -DXTER
01 0080      ;          Bit 6      -READY
01 0081      3 VC-LD-DATA = 3
01 0082      ;          Bit 1      FIFO IN LAST
01 0083      ;          Bits 28:35  Data
01 0084      4 VC-LD-CTL = 4
01 0085      ;          Bit 32     EMPTY ENB
01 0086      ;          Bit 33     ATTENTION ENB
01 0087      5 VC-CLR-INT = 5
01 0088      ;
01 0089      ;          Clears MAKE INT RQ
01 0090      ;
01 0091      ; Other registers:
01 0092      ;          PC - Addresses memory during output
01 0093      ;          AC - Counts bytes during output
01 0094      ;          Loop Count - counts bytes in a word
01 0095      ;          Q, AR, HOLD - temporary
01 0096      ;
01 0097      ; UCDSR + 0
01 0098      .REPEAT 1 - VCDEB [          ; Make debugging ops illegal (NOP)
01 0099      .repeat 3 [          ILGIOT $ NOP $
01 0100      ] ; .REPEAT 3
01m0100      ] [          ; Make debugging ops illegal (NOP)
01m0100      .repeat 3 [          ILGIOT $ NOP $
01m0100      ] [          ILGIOT $ NOP $
01m0100      12353 54073117000006055416162325420416000
01m0100      12354 01073117000006055416162365431416000
01m0100      12355 54073117000006055416162325420416000
01m0100      12356 01073117000006055416162365431416000
01m0100      12357 54073117000006055416162325420416000
01m0100      12360 01073117000006055416162365431416000
01 0100      ]; .REPEAT 3
01 0100      ]; .REPEAT 1 - VCDEB
01 0101
01 0102      .REPEAT VCDEB [          ; BLKI - act like the Versatec interrupted
01 0103
01 0104      JUMP(.) NORM $
01 0105      D[CONST VCDEV] DEST[DEV-ADR] JUMP[VCINT] NORM $
01 0106      ]
01 0107
01 0108      ; VCDRG + 2          ; Dispatch base and interrupt entry
01 0109
01 0110      ; Dispatch for modes 1-3 relative to the vector (2 words/entry)
01 0111      ;          Set burst count for the mode
01 0112      12415 01073017000006054143762365571416000
01 0112      D[CONST 17] ROT[6] DEST[Q] NORM $ ;Mode 1 - 60 bytes/burst, 5
01 0113      12416 01063117000000001402106025571456000
01 0114      D[CONST 10] ALU[DORQ] DEST[VC-MODE] JUMP[VCSET2] NORM $
01 0115      ;
01 0115      12417 01073017000006054144162365571416000
01 0116      D[CONST 20] ROT[6] DEST[Q] NORM $ ;Mode 2 - 64 bytes/burst, 4
01 0116      12420 01063117000000001401506025571456000
01 0117      D[CONST 06] ALU[DORQ] DEST[VC-MODE] JUMP[VCSET2] NORM $
01 0118      ;
01 0118      12421 01073017000006054143762365571416000
01 0119      D[CONST 17] ROT[6] DEST[Q] NORM $ ;Mode 3 - 63 bytes/burst, 4
01 0120      12422 01063117000000001415706025571456000
01 0121      D[CONST 67] ALU[DORQ] DEST[VC-MODE] JUMP[VCSET2] NORM $
01 0122      ;
01 0122      VCINT:          ;Interrupt routine
01 0123
01 0124      ; VCDRG
01 0125      .REPEAT VCDEB [
01 0126      JUMP(.) NORM $
01 0127      JUMP[VCINT] NORM $
01 0128      ; VCINT
01 0129      12413 01024117003106055416152365431416000
01 0130      ALU[0] DEST[IOD] SPEC[IOB-OUT] NORM $ ;Disable interrupts
01 0131      MAPF[VC-LD-CTL] CYLEN[IOB-OUT] SPEC[IOB-OUT]
01 0132      .REPEAT VCDEB [ $ ]
01 0133      .REPEAT 1 - VCDEB [ JUMP[VCINT] $
01m0134      ]
01m0134      [ JUMP[VCINT] $
01m0134      ] VCINT
01 0134      12423 01073117003106055416162365411416000
01 0134      ] MAPF[VC-CLR] SPEC[IOB-OUT] CYLEN[IOB-OUT] $ ; Clear last-byte bit
01 0135
01 0135      MAPF[VC-CLR-INT] CYLEN[IOB-OUT] ; Clear request
01 0136      12424 01073100050000001416162026111456000
01 0136      D[VC-BC] COND[-OBUS=0] JUMP[VCGD] $ ;Output if count/= 0
01 0137
01 0138      12425 01073017000006055416162366231416000
01 0139      12426 01073100400000000756162026221456000
01 0140      D[VC-STAT] DEST[Q] NORM $ ; Fetch status register
01 0141      D[VC-STAT] ROT[30.] COND[OBUS<0] JUMP[VCINT2] C550 $
01 0142      ; End of data transfer. Set data ready bit.
01 0143      12427 0106311700000000220910025571456000
01 0144      D[CONST 1] ROT[9.] ALU[DORQ] DEST[VC-STAT] JUMP[VCINT3] NORM $
01 0145      ; READY interrupt. Clear ready int enable bit.
01 0146      12430 01065117000006054120310365571416000
01 0147      VCINT2: D[CONST 1] ROT[5] ALU[-ORQ] DEST[VC-STAT] NORM $
01 0148      12431 01073020004020343400762026221456000
01 0149      12432 01073117000022711416162025431456000
01 0150      VCINT3: D[VC-STAT] MASK[3] DEST[AR Q] CLR-DEV-FROM-INTR
01 0151      COND[-OBUS=0] JUMP[PIGEN] C550 $ ; Macro int if enabled
01 0152      JUMP[MAIN] NORM $
01m0152      ;IOT dispatch
01m0152      .PAIR
01m0152      [.: \ 2 + .
01 0153      12434 01073100700010210160362025621456000

```

```

01 0157 ;machine has already done indexing/indirection and bits
01 0158 ;13:17 are guaranteed zero
01 0159 .REPEAT 1 - F4SW [
01 0160 D[VC-DISP] ROT[18.] MASK[16.] ALU[D+Q] SDISP CYLEN[DISP] $
01 0161 ;Dispatch of type of IOT
01 0162 ];.REPEAT 1 - F4SW
01 0163 .REPEAT F4SW [
01 0164 D[VC-DISP] ROT[18.] MASK[16.] ALU[D+Q] DEST[AR] $
01 0165 VCCDSP: D[AR] ROT[MUA-ROT] DDISP LONG $
01m0166 ];[
01m0166 12436 01060137000006054444162366031416000 D[VC-DISP] ROT[18.] MASK[16.] ALU[D+Q] DEST[AR] $
01m0166 12437 0107311700000000016000725411456000 VCCDSP: D[AR] ROT[MUA-ROT] DDISP LONG $
01 0166 ];.REPEAT F4SW
01 0167
01 0168 ;
01 0169 ; Command out to Versatec
01 0170
01 0171 VCCMD:
01 0172 : VCCDSP + 10 ; CONO dispatch
01 0173 .REPEAT VCDEB [
01 0174 JUMP[.] NORM $
01 0175 JUMP[VCCMD] NORM $
01 0176 : VCCMD
01 0177 ]
01 0178 12363 0107311700400001403046225571457000 D[CONST VCDEV] DEST[DEV-ADR] PUSHJ[VCCMD] NORM $
01 0179 12364 01073117000022711416162025431456000 JUMP[MAIN] $
01 0180 .REPEAT 1 - VCDEB [
01 0181 : VCCMD
01m0182 ]
01m0182 [
01m0182 : VCCMD
01 0182 ]; Reset.
01 0183
01 0184 12440 01073017000006054741562365571456000 VCRST: D[CONST 6] ROT[30.] DEST[Q] NORM $ ; mask for VC mode bits
01 0185 12441 01063117000006054600712365571456000 D[CONST 3] ROT[24.] ALU[DORQ] DEST[VC-CMD-MASK] NORM $
01 0186
01 0187 .REPEAT 1 - F4SW [
01 0188 D[CONST VCDSP / 100] ROT[6 + 18.] DEST[Q] $ ;Setup dispatch
01 0189 D[CONST VCDSP \ 100] ROT[18.] ALU[DORQ] DEST[Q] $
01 0190 D[CONST VCDSP / 100] ROT[6] ALU[DORQ] DEST[Q] $ ;Interrupt base
01 0191 address
01 0192 D[CONST VCDSP \ 100] ALU[DORQ] DEST[VC-DISP] NORM $
01 0193 ];.REPEAT 1 - F4SW
01 0194 .REPEAT F4SW [
01 0195 D[LIT ((VCDSP * 100000) + VCDSP)] DEST[VC-DISP] NORM $
01m0195 12442 01073117002472602502700365531416000 D[LIT ((VCDSP * 100000) + VCDSP)] DEST[VC-DISP] NORM $
01 0196 ];.REPEAT F4SW
01 0197 12443 01073117000000001402150025571456000 D[CONST 10] DEST[HOLD] JUMP[VCCMD] NORM $ ; Invent COND 124,[10]
01 0198
01 0199 ; CONO routine
01 0200
01 0201 12444 01033117000006055416150345431216000 VCCMD: FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ] $
01 0202
01 0203 12445 01073137000006054760362365471516000 VCCMD0: D[MEM] ROT[31.] MASK[1] DEST[AR] NORM $ ; Save int-on-rdy bit
01 0204 SPEC[IOB-OUT]
01 0205 12446 01073100403100000736162025461556000 D[MEM] ROT[29.] COND[OBUS<0] JUMP[VCCMD4] C550 $
01 0206 ;If just setting enables, don't touch FIFO!!
01 0207
01 0208 .REPEAT 1 - VCNEWIRING [
01 0209 MAPF[VC-CLR] SPEC[IOB-OUT] CYLEN[IOB-OUT] ; Clear the FIFO
01 0210 D[MEM] DEST[IOB Q] $ ;Set up the control bits
01 0211
01 0212 MAPF[VC-LD-CTRL] SPEC[IOB-OUT] LONG ;Output control bits
01 0213 D[VC-CMD-MASK] ALU[D&Q] DEST[IOB Q] $ ;Clear the ones
01 0214 that pulse.
01 0215
01 0216 .REPEAT F4SW [
01 0217 MAPF[VC-CLR-INT] LONG $ ;Wait some, the F4 is faster.
01 0218 ];.REPEAT F4SW
01 0219
01 0220 MAPF[VC-CLR-INT] SPEC[IOB-OUT] LONG ; Clear int req
01 0221 D[MEM] MASK[6] ALU[DORQ] DEST[Q] $ ; Save the mode
01 0222 ];.REPEAT 1 - VCNEWIRING
01 0223 .REPEAT VCNEWIRING [
01 0224 MAPF[VC-CLR] CYLEN[IOB-OUT]
01 0225 D[MASK 12.] ROT[35. - 12.] DEST[Q] $
01 0226 ;Clear the FIFO
01 0227 ;Invert the screwed up levels
01 0228
01 0229 D[MEM] ALU[D#Q] DEST[Q IOB] SPEC[IOB-OUT] NORM $ ;Set up the
01 0230 control bits
01 0231 MAPF[VC-LD-CTRL] SPEC[IOB-OUT] LONG ;Output control bits
01 0232 .REPEAT WAITS * (1 - F4SW) [ $ NORM ] ;Bug: Insufficient hold time
01 0233 D[MASK 10.] ROT[35. - 8.] ALU[DORQ] DEST[IOB] $
01 0234 pulse.
01 0235 ;"Clear" the ones that
01 0236 SPEC[IOB-OUT] D[MEM] DEST[Q] NORM $ ;Setup to save stuff.
01 0237
01 0238 MAPF[VC-CLR-INT] LONG ; Clear int req
01 0239 D[VC-CMD-MASK] ALU[D&Q] DEST[Q] $ ;Bits to save for CONO
01 0240
01 0241 MAPF[VC-CLR-INT] SPEC[IOB-OUT] LONG
01 0242 D[MEM] MASK[6] ALU[DORQ] DEST[Q] $ ;Save the mode
01m0242 ];[
01m0242 MAPF[VC-CLR] CYLEN[IOB-OUT]
01m0242 12447 01073017000006054563162364711416000 D[MASK 12.] ROT[35. - 12.] DEST[Q] $
01m0242 ;Clear the FIFO
01m0242 ;Invert the screwed up levels
01m0242
01m0242 12450 01066017003106055416152365471516000 D[MEM] ALU[D#Q] DEST[Q IOB] SPEC[IOB-OUT] NORM $ ;Set up the
01m0242 control bits
01m0242
01m0242 MAPF[VC-LD-CTRL] SPEC[IOB-OUT] LONG ;Output control bits
01m0242 .REPEAT WAITS * (1 - F4SW) [ $ NORM ] ;Bug: Insufficient hold time
01m0242 12451 0106311701310605456252364711416000 D[MASK 10.] ROT[35. - 8.] ALU[DORQ] DEST[IOB] $

```



```

01m0242
01m0242
01m0242 12453 01064017050006055416162366251416000
01m0242
01m0242
01m0242 12454 01063017053106055401562365451516000
01 0242
01 0243
01 0244
01 0245 12455 01073117013106054056152365411416000
01 0246
01 0247
01 0248 12456 01073117040006055416162365411416000
01 0248
01 0249 12457 01063117000006054220310365571416000
01 0249
01 0250
01 0251
01 0252 12460 01073120200000001020562025461556000
01 0253 12461 01073017000000000036162025431456000
01 0254
01 0255 12462 01073017000006054020362365571416000
01 0256
01 0257
01 0258
01 0259
01 0260
01 0261
01 0262
01 0263
01m0264
01m0264 12463 01060137000025077404162026031456000
01m0264
01 0264
01 0265
01 0266
01 0267 12464 01073117053106054056152365411416000
01 0268
01 0269
01 0270
01 0271 12465 01077017040006055400762364711416000
01 0272
01 0273 12466 01064017000006055416162366231416000
01 0274
01 0275 12467 01063017000006055400762365471516000
01 0276
01 0277 12470 01063117000006054136110425431416000
01 0278
01 0279
01 0280
01 0281
01 0282
01 0283 12471 01024117000006055416104425431416000
01 0284
01 0285
01 0286
01 0287
01 0288
01 0289
01 0290
01 0291
01 0292
01 0293
01 0294
01 0295 12365 01073117003000001403046225571457000
01 0295
01 0296
01 0297 12366 01073131000022665416156125430456000
01 0297
01 0298
01 0299
01m0300
01m0300
01 0300
01 0301
01 0302
01 0303
01 0304
01 0305
01 0306
01 0307 12367 01073117003000001403046225571457000
01 0307
01 0308 12370 01073017000000001404562025771456000
01 0309
01 0310
01m0311
01m0311
01 0311
01 0312
01 0313
01 0314
01 0315
01 0316
01 0317
01 0318 12371 01073117003000001403046225571457000
01 0318
01 0319 12372 01073017000000001404562025771456000
01 0320
01 0321
01m0322
01m0322
01m0322
01 0322
01 0323 12472 01073137020006054202162365711416000
01 0323
01 0324 12473 01073017000006054256162365431416000
01 0325 12474 01063137000006055416162426231416000
MAPF[VC-CLR-INT] LONG ; Clear int req
D[VC-CMD-MASK] ALU[D&Q] DEST[Q] $ ;Bits to save for CONI

MAPF[VC-CLR-INT] SPEC[IOB-OUT] LONG
D[MEM] MASK[16] ALU[DORQ] DEST[Q] $ ;Save the mode
J.REPEAT VCNEWIRING

MAPF[VC-LD-CTRL] SPEC[IOB-OUT] LONG ; Clear the pulsed bits
D[AR] ROT[2] DEST[IOO] $ ;Set up the int-on-rdy bit

MAPF[VC-LD-CTL] CYLEN[IOB-OUT] ; Set interrupt enablings
.REPEAT F45W [ $ ] [ $ ];Bug: F4 can't do A-MEM write during
IOB-OUT cycle
D[CONST 1] ROT[9.] ALU[DORQ] DEST[VC-STAT] $ ;Set data ready bit

D[MEM] ROT[33.] MASK[2] DEST[AR] ;Extract the mode
COND[OBUS=0] JUMP[VCOND1] C550 $
D[AR] ROT[1] DEST[Q] JUMP[VCOND2] NORM $ ; Double mode to Q
VCOND1: D[CONST 1] ROT[1] DEST[Q] NORM $ ;Change mode 0 to 1 and double
VCOND2:
.REPEAT 1 - F45W [
D[VC-DISP] ALU[D+Q] SDISP C550 $ ;Set up constants by mode.
];.REPEAT 1 - F45W
.REPEAT F45W [
D[VC-DISP] MASK[16.] ALU[D+Q] DEST[AR] JUMP[VCONDSP] $
;Set up constants by mode.
];[
D[VC-DISP] MASK[16.] ALU[D+Q] DEST[AR] JUMP[VCONDSP] $
;Set up constants by mode.
].REPEAT F45W
;Set only PI channel and ready interrupt enabling.
VCOND4: MAPF[VC-CLR-INT] CYLEN[IOB-OUT]
D[AR] ROT[2] DEST[IOO] SPEC[IOB-OUT] $
;Clear previous interrupt perhaps
;Set up the int-on-rdy bit
MAPF[VC-LD-CTL] CYLEN[IOB-OUT]
D[MASK 3] ALU[NOTD] DEST[Q] $
;Get status, minus PI
D[VC-STAT] ALU[D&Q] DEST[Q] NORM $
;Remove from saved status
D[MEM] MASK[3] ALU[DORQ] DEST[Q] NORM $
;Save new PI status
D[AR] ROT[35. - 30.] ALU[DORQ] DEST[VC-STAT] POPJ NORM $
;Save new status
;
;
; Back from setup of constants. Clear byte count.
;
VCSET2: ALU[0] DEST[VC-BC] NORM POPJ $
;
; Read status/control bits

VCSTAT:
; VCDSP + 12 ; CONI dispatch

.REPEAT VCDEB [
JUMP[.] NORM $
JUMP[VCSTAT] NORM $
; VCSTAT
]
D[CONST VCDEV] DEST[DEV-ADDRESS] SPEC[IOB-IN] PUSHJ[VCGST] NORM $
;
; Fetch device status into AR.
D[AR] DEST[MEMSTO] MEMST [ SNAC [ IFRQ DEST[MEMSTO] AR]
COND[MAK20] LBJUMP[SEDI] ]$
.REPEAT 1 - VCDEB [
; VCSTAT
]
[
; VCSTAT
]VCONSZ:
; VCDSP + 14 ; CONSZ dispatch
.REPEAT VCDEB [
JUMP[.] NORM $
JUMP[VCONSZ] NORM $
; VCONS2
]; VCDEB
D[CONST VCDEV] DEST[DEV-ADDRESS] SPEC[IOB-IN] PUSHJ[VCGST] NORM $
;
D[IR] MASK[18.] DEST[Q] JUMP[CTYC2] NORM $
.REPEAT 1 - VCDEB [
; VCONS2
]
[
; VCONS2
]VCONS0:
; VCDSP + 16 ; CONSO dispatch
.REPEAT VCDEB [
JUMP[.] NORM $
JUMP[VCONS0] NORM $
; VCONS0
]; VCDEB
D[CONST VCDEV] DEST[DEV-ADDRESS] SPEC[IOB-IN] PUSHJ[VCGST] NORM $
;
D[IR] MASK[18.] DEST[Q] JUMP[CTYCS] NORM $
.REPEAT 1 - VCDEB [
; VCONS0
]
[
; VCONS0
]
VCGST: MAPF[VC-RD-STATUS] D[IOO] ROT[18.] MASK[18.] DEST[AR] CYLEN[IOB-IN]
$
D[AR] ROT[18.] DEST[Q] NORM $ ;Merge status with command.
D[VC-STAT] ALU[DORQ] DEST[AR] POPJ NORM $

```

```

01 0331                                D(CONST VCDEV) DEST[DEV-ADR] JUMP[VCCOUNT] NORM $
01 0332                                ; VCCOUNT
01 0333                                D[VC-BC] ROT[18.] MASK[0] SPEC[LEFT] DEST[Q] NORM $
01 0334                                D[VC-MA] MASK[18.] ALU[DORQ] DEST[MEMST0] MEMST $
01 0335                                ];.REPEAT VCDEB
01 0336                                VCCOUT:
01 0337                                ; VCDSP + 6 ; DATA0 dispatch
01 0338
01 0339                                .REPEAT VCDEB [
01 0340                                JUMP[.] NORM $
01 0341                                JUMP[VCCOUT] NORM $
01 0342                                ; VCCOUT
01 0343                                FIXM1 $
01 0344                                D(CONST VCDEV) DEST[DEV-ADR] NORM $
01 0345                                ]
01 0346                                .REPEAT 1 - VCDEB [
01 0347                                FIXM1 $
01 0348                                D(CONST VCDEV) DEST[DEV-ADR] JUMP[VCCOUT] NORM $
01 0349                                ; VCCOUT
01m0350                                ]
01m0350                                [
01m0350 12361 01033117000006055416150345431216000    FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ]$
01m0350 12362 01073117004025173403046025571457000    D(CONST VCDEV) DEST[DEV-ADR] JUMP[VCCOUT] NORM $
01m0350
01 0351                                ];
01 0352 12475 01073100200022710660362026221456000    ; Illegal op if BUSY is on.
01 0351                                D[VC-STAT] ROT[27.] MASK[11] COND[OBUS=0] JUMP[VCBAD] CYLEN[CSS0]
01 0352                                $
01 0352 12476 01073017000006055416162366231416000    D[VC-STAT] DEST[Q] NORM $
01 0353 12477 010651170000060544220310365571416000    D(CONST 1) ROT[9.] ALU[D&Q] DEST[VC-STAT] NORM $ ; Clear DONE
01 0354                                ;D[LEFT] can be made to work by moving MODIFY-FIELD D to after MAPF
01 0354                                definitions
01 0355                                ;and adding LEFT*EXT = LEFT 2
01 0356 12500 01073017000006055414162364731416000    D[LEFT] DEST[Q] NORM $ ;Pad byte count with ones in left.
01 0357 12501 01063117000006054444504365471516000    D[MEM] ROT[18.] MASK[18.] ALU[DORQ] DEST[VC-BC] NORM $
01 0358 12502 01073117000006055404502365471516000    D[MEM] MASK[18.] DEST[VC-MA] NORM $
01 0359
01 0360                                ;
01 0361                                VCCO:                                ;Q gets 0 for 7-bit bytes, 1 for 8-bit.
01 0362                                .REPEAT 1 - F4SW [
01 0363                                ALU[-1] DEST[MAP-DISABLE] NORM $
01 0364                                ];.REPEAT 1 - F4SW
01 0365                                .REPEAT F4SW [
01 0366                                PUSHJ[MEMADR-23BIT-ABS] NORM $
01m0367                                ;*** Shouldn't we be saving the old state?
01m0367 12503 01073117000022741416162225431456000    ];[
01m0367                                PUSHJ[MEMADR-23BIT-ABS] NORM $
01 0367                                ;*** Shouldn't we be saving the old state?
01 0368 12504 01073017000006055000362366231416000    ].REPEAT F4SW
01 0369 12505 01060117000006055401644365571417000    D[VC-STAT] ROT[32.] MASK[11] DEST[Q] NORM $
01 0369                                D(CONST 7) ALU[D+Q] DEST[ROTR] NORM $ ;byte length to rotate and
01 0370 12506 01060117000006055401650365571417000    D(CONST 7) ALU[D+Q] DEST[MASKR] NORM $ ;mask registers.
01 0371 12507 01073017000006055400162365571416000    D(CONST 0) DEST[Q] NORM $ ;Q contains last-byte flag, initially
01 0371                                0.
01 0372 12510 01033117000006055416114365431416000    ALU[AC] DEST[VC-AC-SAVE] NORM $ ;Save AC and PC for scratching.
01 0373                                .REPEAT 1 - F4SW [
01 0374                                D[PC] DEST[VC-PC-SAVE] NORM $
01 0375                                D[VC-MA] DEST[PC] NORM $ ;PC gets current MA.
01 0376                                ];.REPEAT 1 - F4SW
01 0377                                .REPEAT F4SW [
01 0378                                D[VC-MA] DEST[MA] NORM $ ;Set MA for transfer
01m0379                                ];[
01m0379                                D[VC-MA] DEST[MA] NORM $ ;Set MA for transfer
01 0380 12511 71073117000006055416162366071416000    ].REPEAT F4SW
01 0380 12512 01073317000006055416162366131416000    D[VC-BC] DEST[AC] NORM $ ;AC gets (negative) byte count.
01 0381 12513 01050317000006055001762366171416000    D[VC-MODE] ROT[32.] MASK[7] ALU[D+AC] DEST[AC] NORM $ ;Add burst
01 0381                                count,
01 0382                                ALU[AC] DEST[VC-BC]
01 0383                                COND[OBUS<0] JUMP[VCBRST] CYLEN[CSS0] $ ;check for
01 0384 12514 01033100400000001416104025421456000    overflow.
01 0384 12515 01151317000006055001762366171416000    D[VC-MODE] ROT[32.] MASK[7] ALU[AC-D] DEST[AC] NORM $
01 0385                                ; Ov. AC gets bytes remaining.
01 0386 12516 01073117000000001400104025571456000    ;
01 0387                                D(CONST 0) DEST[VC-BC] JUMP[VCLP] NORM $ ;Clear byte count.
01 0388 12517 01171317000006055001762366171416000    VCBRST: D[VC-MODE] ROT[32.] MASK[7] ALU[0-D] DEST[AC] NORM $ ;No. ov.
01 0388                                AC+ burst ct.
01 0389
01 0390 12520 01073117000000001416162225431456000    VCLP:  PUSHJ[VCRD] NORM $ ;Output a word. If mode 1 or 2 and not last
01 0390                                byte.
01 0391                                ;
01 0392                                loop on these two instructions.
01 0393 12521 01063100230025241400362026151456000    MAPF[VC-LD-DATA] D[VC-MODE] MASK[11] ALU[DORQ] COND[OBUS=0]
01 0394                                JUMP[VCLP]
01 0394                                LONG $
01 0395 12522 01023100000000001416162025421456000    ;
01 0396                                go to VCDONE if last byte.
01 0397                                ALU[Q] COND[-OBUS=0] JUMP[VCDONE] CYLEN[CSS0] $
01 0398 12523 01073117000006054101150365471516000    ;
01 0399                                Mode 3. Pull high 4 bits of the odd byte.
01 0400                                D[MEM] ROT[4] MASK[4] DEST[HOLD] NORM $
01 0401                                ; Shift them to proper place in Q and fetch next word.
01 0402                                .REPEAT 1 - F4SW [
01 0403                                SPEC[MA+PC] D[MEM] ROT[4] DEST[MA Q] NORM $
01 0404                                FIXM1 $
01 0405                                ];.REPEAT 1 - F4SW
01 0406                                .REPEAT F4SW [
01m0406                                DFRQ D[MEM] ROT[4] DEST[Q] NORM $
01m0406 12524 01073017000006054116162365471316000    ];[
01 0406                                DFRQ D[MEM] ROT[4] DEST[Q] NORM $
01 0407 12525 01073117000006054116150365471516000    ].REPEAT F4SW
01 0407                                D[MEM] ROT[4] DEST[HOLD] NORM $ ;Low bits of odd byte to low end.
01 0408                                ;
01 0409 12526 01130300600000001416162025421456000    ; Check whether this is the last byte of the burst.
01 0410                                ALU[AC+1] DEST[AC] COND[-OBUS<0] JUMP[VCLST] CYLEN[CSS0] $
01 0411 12527 01063117003106055401152365471516000    ; No. Put it out.
01 0412                                SPEC[IOB-OUT] D[MEM] MASK[4] ALU[DORQ] DEST[IOB] NORM $
01 0413                                ; Set up byte count for second word.
01 0414                                .REPEAT 1 - F4SW [
01 0415                                MAPF[VC-LD-DATA] D[VC-MODE] ROT[35.] MASK[3] LLOAD CYLEN[IOB-OUT]
01 0416                                ]
01 0417                                $.
01 0417                                .REPEAT 1 - F4SW
01 0418                                .REPEAT F4SW [
01 0419                                MAPF[VC-LD-DATA] CYLEN[IOB-OUT] D[VC-MODE] ROT[35.] MASK[3]

```

```

01m0419 12531 01073117001006054016000365431417000
01 0419
01 0420
01 0421 12532 01073017000000001400162225571456000
01 0422
01 0423 12533 01023100230025241416162025411456000
01 0424
01 0425
01 0426
01 0427
01 0427
01 0428
01 0429
01 0430
01 0431
01 0432
01m0433
01m0433 12534 01073117000006055416162365431416000
01m0433
01m0433 12535 01073117000006055416102365571416000
01m0433 12536 01073117003106055402152365571416000
01m0433 12537 01073117040022737416162225411456000
01m0433
01 0433
01 0434
01 0435
01 0436
01 0437
01 0438
01 0439
01 0440 12540 01073317004022711416162026331456000
01 0441
01 0442 12541 0106301700000605540362365571416000
01 0443 12542 01063117003125271401152025471556000
01 0443
01 0444
01 0445
01 0446
01 0447
01 0448
01 0449
01 0450
01 0451
01 0452
01 0453
01 0454
01 0455
01 0456
01 0457
01m0458
01m0458 12543 01073137000006055060762366171416000
01m0458 12544 01073117001006054016000365431217000
01 0458
01 0459
01 0459
01 0460
01 0461
01 0462
01 0463
01 0464
01 0465
01 0466
01 0467
01 0468
01 0469
01 0470
01 0471
01 0472
01 0473
01m0474
01m0474
01m0474 12545 11150300400000001060762026161456000
01m0474
01m0474 12546 01152337000006055060762366171416000
01m0474 12547 01073117001006054016000365431417000
01 0474
01 0475
01 0476 12550 01073017000000001040362025571456000
01 0477
01 0477
01 0478 12551 01073117000000001412152225451556000
01 0479 12552 01073107030025323216150025451556000
01 0480
01 0481 12553 01063117000006055412152365451516000
01 0482
01 0483
01 0484
01 0485
01 0486
01 0487
01 0488
01 0489
01 0490
01 0491
01m0492
01m0492 12554 01073117000006055416162365411416000
01m0492 12555 01073117000006055416162365411416000
01m0492 12556 01073117000006055416162365411416000
01 0492
01 0493 12557 01073117003106055416162425411416000
01 0494

```

```

D[AR] ROT(MUA-ROT) LLOAD $
;.REPEAT F4SW
; Clear last-byte flag, put out second word.
D(CONST 0) DEST(Q) PUSHJ(VCARD1) NORM $
; Loop for next double word if not end of burst.
MAPF(VC-LD-DATA) ALU(Q) COND(OBUS=0) JUMP(VCLP) LONG $
; End of burst. Save updated MA and restore AC and PC.
VCDONE:
.REPEAT F4SW [
MAPF(VC-LD-DATA) $ ;Bug: F4 can't do A-MEM write during
IOB-OUT cycle
D(MA) DEST(VC-MA) NORM $
SPEC(IOB-OUT) D(CONST 10) DEST(IOO) $
MAPF(VC-LD-CTL) CYLEN(IOB-OUT) PUSHJ(MEMADR-18BIT) $
;Enable interrupt and reset map to normal
;*** Shouldn't we be restoring the old map state?
];[
MAPF(VC-LD-DATA) $ ;Bug: F4 can't do A-MEM write during
IOB-OUT cycle
D(MA) DEST(VC-MA) NORM $
SPEC(IOB-OUT) D(CONST 10) DEST(IOO) $
MAPF(VC-LD-CTL) CYLEN(IOB-OUT) PUSHJ(MEMADR-18BIT) $
;Enable interrupt and reset map to normal
;*** Shouldn't we be restoring the old map state?
].REPEAT F4SW
.REPEAT 1 - F4SW [
MAPF(VC-LD-DATA) D(PC) DEST(VC-MA) NORM $
SPEC(IOB-OUT) D(CONST 10) DEST(IOO) NORM $ ;Enable interrupt
MAPF(VC-LD-CTL) D(VC-PC-SAVE) DEST(PC) CYLEN(IOB-OUT) $
ALU(0) DEST(MAP-DISABLE) NORM $
];.REPEAT 1 - F4SW
D(VC-AC-SAVE) DEST(AC) CLR-DEV-FROM-INTR JUMP(MAIN) NORM $
; Odd byte is the last. Put it out with the last-byte bit
on.
VCLST: D(CONST 1) ROT(34.) ALU(DORQ) DEST Q NORM $
SPEC(IOB-OUT) D(MEM) MASK(4) ALU(DORQ) DEST(IOO) JUMP(VCDONE)
NORM $
; Subroutine to output one word. Instruction following call must have
; MAPF(VC-LD-DATA) CYLEN(IOB-OUT).
;
; Entry for modes 1 and 2, and first word of a pair for
; mode 3. Set loop count to bytes/word.
VCARD:
.REPEAT 1 - F4SW [
SPEC(MA+PC) DEST(MA) D(VC-MODE) ROT(35.) MASK(3) LLOAD NORM $
FIXM1 $
];.REPEAT 1 - F4SW
.REPEAT F4SW [
D(VC-MODE) ROT(35.) MASK(3) DEST(AR) NORM $
DFRQ D[AR] ROT(MUA-ROT) LLOAD $
];[
D(VC-MODE) ROT(35.) MASK(3) DEST(AR) NORM $
DFRQ D[AR] ROT(MUA-ROT) LLOAD $
].REPEAT F4SW
; Second entry for other word in mode 3 (it's been
; fetched).
; Add bytes/word to bytes remaining.
VCARD1:
.REPEAT 1 - F4SW [
SPEC(PC+1) D(VC-MODE) ROT(35.) MASK(3) ALU(D+AC) CARRY DEST(AC)
COND(OBUS<0) JUMP(VCOUT1) CYLEN(C550) $
; Overflow. Change loop count to bytes remaining.
D(VC-MODE) ROT(35.) MASK(3) ALU(D-AC) DEST(AC) LLOAD NORM $
];.REPEAT 1 - F4SW
.REPEAT F4SW [
MA+MA+1 D(VC-MODE) ROT(35.) MASK(3) ALU(D+AC) CARRY DEST(AC)
COND(OBUS<0) JUMP(VCOUT1) CYLEN(C550) $
; Overflow. Change loop count to bytes remaining.
D(VC-MODE) ROT(35.) MASK(3) ALU(D-AC) DEST(AC AR) NORM $
D[AR] ROT(MUA-ROT) LLOAD $
];[
MA+MA+1 D(VC-MODE) ROT(35.) MASK(3) ALU(D+AC) CARRY DEST(AC)
COND(OBUS<0) JUMP(VCOUT1) CYLEN(C550) $
; Overflow. Change loop count to bytes remaining.
D(VC-MODE) ROT(35.) MASK(3) ALU(D-AC) DEST(AC AR) NORM $
D[AR] ROT(MUA-ROT) LLOAD $
].REPEAT F4SW
; Set last-byte flag in Q.
D(CONST 1) ROT(34.) DEST(Q) JUMP(VCOUT1) NORM $
; This two-instruction loop puts out all but the last byte.
VCLP: D(MEM) MASK(R) DEST(IOO) PUSHJ(VCDLY) LONG $
VCOUT1: MAPF(VC-LD-DATA) D(MEM) ROT(R) DEST(HOLD) LOOP(VCOLP) LONG $
; Last byte here, with the flag bit set if end of burst.
D(MEM) MASK(R) ALU(DORQ) DEST(IOO) LONG $
VCDLY:
.REPEAT 1 - F4SW [
NOP NORM $ ;Let the disk get thru (was C1000)
NOP NORM $
NOP NORM $
];.REPEAT 1 - F4SW
.REPEAT F4SW [ ;LONG isn't nearly as long!
NOP LONG $
NOP LONG $
NOP LONG $
];[
;LONG isn't nearly as long!
NOP LONG $
NOP LONG $
NOP LONG $
].REPEAT F4SW
SPEC(IOB-OUT) POPJ LONG $

```

```
01 0115          ;Get the Versatec code
01 0115          ]
01 0116          .repeat WAITS ! ;For now, WAITS only.
01 0117          .repeat 0 - (diagdev > 0) [
01 0118              .insert DACDEB
01 0119              ;Read/write pre-assembled device according at MAPP in AC field
01 0120
01 0121          ];.repeat 0 - (diagdev > 0)
01m0122          ];! ;For now, WAITS only.
01m0122          .repeat 0 - (diagdev > 0) [
01m0122              .insert DACDEB
01m0122              ;Read/write pre-assembled device according at MAPP in AC field
01m0122
01m0122          ];[
01m0122          .insert DACDEB
```

01m0001	COMMENT !	VALID 00002 PAGES
01m0001	C REC PAGE	DESCRIPTION
01m0001	C00001	00001
01m0001	C00002	00002 .opcode[7?Z]
01m0001	C00004	ENDPK
01m0001	C!;	
01m0001		

```

02m0001                                .opcode[772]
02m0001                                [xlist
02m0002 07764 01073117000000001416162025431456000    list  JDIAG1:          JUMP(DIAGI2) NORM $
02m0002 07765 01073117000000001416162025431456000    JUMP(DIAGI2) NORM $
02m0002                                ;Too bad we can't do anything useful here...
02m0002                                .reloc
02m0002                                [.USE(HILOC)
02m0002                                [ xlist
02m0003                                list ]
02m0003 12560 01073017000000000321162225771456000    DIAGI2: D[IR] ROT[12. + 1] MASK[4] DEST[Q] PUSHJ(DIAGSB) NORM $
02m0003                                ;Set device address and setup for MAPF dispatch
02m0003 12561 01073117000000001416162225431456000    PUSHJ(DIAGI3) NORM $
02m0003                                ;Go read from device
02m0003 12562 01023131000022665416156125430456000    ALU[Q] SMAC [ IFRQ DEST(MEMSTO AR) COND(MAKZ0) LBJUMP(SE01) ] $
02m0003                                ;Return data
02m0003 12563 01073117003000000016000725431456000    DIAGI3: SPEC[IOB-IN] D[AR] ROT[MUA-ROT] ODISP $
02m0003                                ;Start reading device and dispatch
02m0003                                .opcode[773]
02m0003                                [xlist
02m0004 07766 01073117000000001416162025431256000    list  JDIAG0:          DFRQ JUMP(DIAG02) $
02m0004 07767 01033117000000001416150005431456000    ALU(MEMAC) DEST[HOLD] JUMP(DIAG02) $
02m0004                                ;Setup thing to store
02m0004                                .reloc
02m0004                                [.USE(HILOC)
02m0004                                [ xlist
02m0005                                list ]
02m0005 12564 01073017000000000321162225771456000    DIAG02: D[IR] ROT[12. + 1] MASK[4] DEST[Q] PUSHJ(DIAGSB) NORM $
02m0005                                ;Set device address and setup for MAPF dispatch
02m0005 12565 01073117000000001416152225471556000    D[MEM] DEST[IO0] PUSHJ(DIAG03) NORM $
02m0005                                ;Set thing to store and dispatch
02m0005 12566 01073117000022711416162025431456000    JUMP(MAIN) $
02m0005                                ;
02m0005 12567 01073117003100000016000725431456000    DIAG03: SPEC[IOB-OUT] D[AR] ROT[MUA-ROT] ODISP $
02m0005                                ;
02m0005                                ;Table of MAPF's for diagnostic instruction
02m0005                                MAPFTB:
02m0005                                .REPEAT 20 [
02m0005                                MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005                                MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12570 01073017000006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 1          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12571 01073017010006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 2          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12572 01073017020006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 3          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12573 01073017030006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 4          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12574 01073017040006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 5          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12575 01073017050006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 6          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12576 01073017060006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 7          MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12577 01073017070006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 10         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12600 01073017100006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 11         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12601 01073017110006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 12         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12602 01073017120006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 13         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12603 01073017130006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 14         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12604 01073017140006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 15         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12605 01073017150006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 16         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12606 01073017160006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 17         MAPFNO = MAPFNO + 1
02m0005                                ]
02m0005                                [
02m0005 12607 01073017170006055416162425731416000    MAPF(MAPFNO) D[IO0] DEST[Q] POPJ $
02m0005 20         MAPFNO = MAPFNO + 1
02 0005                                ]
02 0006 12610 01060137000000002536162365531416000    ]
02 0007                                DIAGSB: D[LABEL MAPFTB] ALU[D+Q] DEST[AR] NORM $
02 0008                                ;Construct pointer into MAPF table
02 0009 12611 01073117004006055406246425571417000    D[CONST DIAGDEV] DEST[DEV-ADR] NORM POPJ $
02 0010                                ;Set device number
02 0011                                ;
02 0011                                ---

```

```
01 0122                                     ;Read/write pre-assembled device according at MAPF in AC field
01 0123
01 0122                                     1.repeat 0 - (diagdev > 0)
01 0122                                     1.repeat WAITS
01 0123
01 0124                                     .repeat STANSW [
01 0125                                         .insert PAN
01 0126                                         .insert TMPGRN
01 0127                                         .insert AUDSWX
01#0128                                     ]
01#0128                                     [
01#0128                                         .insert PAN
```

```

01m0001 ;-----;
01m0001 ;
01m0001 ;
01m0001 ; PAN - Panofsky Interface for Systems Concept Digital Synthesizer ;
01m0001 ;
01m0001 ;
01m0001 ;-----;
01m0001 30 PAN-UDEV = 30 ;Device address
01m0001
01m0001 ;MAPF fields
01m0001 1 PAN-STATUS = 1 ;Read status register
01m0001 ; Bit 0 -INT REQ 0
01m0001 ; Bit 1 -INT REQ 1
01m0001 ; Bit 2 MY PAR ERR
01m0001 ; Bit 3 HIS PAR ERR
01m0001 ; Bit 4 INT ENB 0
01m0001 ; Bit 5 INT ENB 1
01m0001 2 PAN-EN-IOB = 2 ;IOB->IOD
01m0001 0 PAN-IOB-RESET = 0 ;Start PAN Bus Reset
01m0001 1 PAN-CONTROL = 1 ;Set PAN device and control
01m0001 2 PAN-EN-IOB = 2 ;IOD->IOB (same mnemonic is other direction)
01m0001 3 PAN-INT-ENB = 3 ;Interrupt enable
01m0001
01m0001 ;Opcodes for CONTROL field
01m0001 27 PAN-CONTROL-ROT = 35. - 12.
01m0001 40 PAN-R/-W = 40
01m0001 20 PAN-CON/-DAT = 20
01m0001 10 PAN-MUNG = 10 ;This SHOULD be two. SET-MUNG and CLEAR-MUNG
01m0001 70 PAN-CONI-OP = PAN-MUNG + PAN-R/-W + PAN-CON/-DAT
01m0001 30 PAN-CONO-OP = PAN-MUNG + PAN-CON/-DAT
01m0001 50 PAN-DATAI-OP = PAN-MUNG + PAN-R/-W
01m0001 10 PAN-DATAO-OP = PAN-MUNG + 0
01m0001 ;Use MUNGed (Pete's) format for now... Need CONO to set change
01m0001 it
01m0001 ;and besides, there should be SET and CLEAR of MUNG
01m0001
01m0001 ;A-MEM usage
01m0001 DEFINE-A-MEM(PAN-DISP 0) [
01m0001 40 PAN-DISP = 0 + DRAMEM0
01m0001 ];PAN dispatches
01m0001 ;
01m0001 ;Also see TMPGRN.SLO
01m0001
01m0001 .PAIR
01m0001 [:. \ 2 + .
01m0002 12612 01073100200010210160362024631456000 ]PAN-IOT: DIPC-FLAGS) ROT(6 + 1) MASK(11) COND(OBUS=0) JUMP(MUUD) $
01m0002 ;Trap if User and not IOT-USER
01m0002 12613 01073117004006055406046365571417000 D(CONST PAN-UDEV) DEST(DEV-ADR) NORM $
01m0002 ;Set common micro device address
01m0002 ;;; D(IR) ROT(11.) MASK(7) DEST(AR) NORM $
01m0002 ;;; ;Get macro device address
01m0002 d(ir) rot(9. + 1) alu(notd) dest(ar) norm $
01m0002 d(ar) mask(7) dest(ar) norm $
01m0002 ;Special fudge for hardware bug. Get device address
01m0002 D(IR) ROT(12. + 1 + 1) MASK(4) DEST(Q) NORM $
01m0002 ;Extract IOT decode * 2.' Note we can do this because the
01m0002 ;machine has already done indexing/indirection and bits
01m0002 ;13:17 are guaranteed zero
01m0002 12617 0106011700000000044000726011456000 D(PAN-DISP) ROT(10.) MASK(16.) ALU(D+Q) XDISP [ DDISP LONG ] $
01m0002 ;Dispatch of type of IOT
01m0002 ;Normal IOT dispatch for PAN
01m0002 PAN-DISPATCH:
01m0002 ;BLKI XXX, - Not implemented
01m0002 12620 01073117000010211416162025431456000 JUMP(MUUD) $
01m0002 12621 01073117000006055416162365431416000 NOP $
01m0002 ;DATAI XXX,
01m0002 D(CONST PAN-DATAI-OP) ROT(PAN-CONTROL-ROT) DEST(Q)
01m0002 PUSHJ(PAN-IOB-READ)
01m0002 NORM $
01m0002 ;Use DATAx, In
01m0002 12623 01077131020022665416156125710456000 MAPF(PAN-EN-IOB) CYLEN(LONG) D(IOD) ALU(NOTD) SMAC [ IFRQ
01m0002 DEST(MEMSTO AR) COND(MA<20) LBJUMP(SEOI) ] $
01m0002 ;Finish reading data from PAN bus. Start store and let
01m0002 ;MSMAIN finish it. (LONG is TVR being paranoid)
01m0002 ;BLKO XXX, - Not implemented
01m0002 12624 01073117000010211416162025431456000 JUMP(MUUD) $
01m0002 12625 01073117000006055416162365431416000 NOP $
01m0002 ;DATAO XXX,
01m0002 12626 01033117000006055416150345431216000 FIXM1 [ DFRQ ALU(MEMAC) DEST(HOLD) ] $
01m0002 D(CONST PAN-DATAO-OP) ROT(PAN-CONTROL-ROT) DEST(Q)
01m0002 JUMP(PAN-IOB-WRITE)
01m0002 12627 01073017000000000562162025571456000 NORM $
01m0002 ;Use DATAx, Out
01m0002 ;Send data to drive and go to MAIN
01m0002 ;COND XXX,
01m0002 12630 01073117000006055404550365771416000 D(IR) MASK(22) DEST(HOLD) NORM $
01m0002 ;Use immediate form, i.e. Instruction as data.
01m0002 D(CONST PAN-CONO-OP) ROT(PAN-CONTROL-ROT) DEST(Q)
01m0002 JUMP(PAN-IOB-WRITE)
01m0002 12631 01073017000000000566162025571456000 NORM $
01m0002 ;Use CONx, Out
01m0002 ;Send data to drive and go to MAIN
01m0002 ;CONI XXX,
01m0002 D(CONST PAN-CONI-OP) ROT(PAN-CONTROL-ROT) DEST(Q)
01m0002 PUSHJ(PAN-IOB-READ)
01m0002 12632 01073017000000000576162225571456000 NORM $
01m0002 ;Use CONx, In
01m0002 12633 01077131020022665416156125710456000 MAPF(PAN-EN-IOB) CYLEN(LONG) D(IOD) ALU(NOTD) SMAC [ IFRQ
01m0002 DEST(MEMSTO AR) COND(MA<20) LBJUMP(SEOI) ] $
01m0002 ;Finish reading data from PAN bus. Start store and let
01m0002 ;MSMAIN finish it. (LONG is TVR being paranoid)
01m0002 ;CONSZ XXX,
01m0002 D(CONST PAN-CONI-OP) ROT(PAN-CONTROL-ROT) DEST(Q)
01m0002 PUSHJ(PAN-IOB-READ)
01m0002

```



```

01m0002                                     ;CONSZ. (LONG is TVR being paranoid)
01m0002 ;CONSO XXX.
01m0002 D[CONST PAN-CONI-OP] ROT[PAN-CONTROL-ROT] DEST[Q]
01m0002 PUSHJ[PAN-IOB-READ]
01m0002 12636 01073017000000000576162225571456000 NORM $
01m0002 ;Use CONx, In
01m0002 12637 01077017020000001416162025711456000 MAPF[PAN-EN-IOB] CYLEN[LONG] D[ICD] ALU[NOTD] DEST[Q]
01m0002 JUMP[XXCONSO] $
01m0002 ;Finish reading data from PAN and go do generalized
01m0002 ;CONSO. (LONG is TVR being paranoid)
01m0002
01m0002 ;Read from PAN's IOB. Return to caller to finish read.
01m0002 PAN-IOB-READ:
01m0002 12640 01063117003106054736152365431416000 D[AR] ROT[36. - 7] ALU[DORQ] DEST[IOD] SPEC[IOB-OUT] NORM $
01m0002 ;Set device selection and mode
01m0002 12641 01073117010006055416162365411416000 MAPF[PAN-CONTROL] CYLEN[IOB-OUT] $
01m0002 ;Finish setting mode and device
01m0002 .REPEAT F4SW [
01m0002 ::::: What is settling time supposed to be for PAN interface?
01m0002 MAPF[PAN-CONTROL] C1000 $
01m0002 ;C1000 lies on the F4. Give more settling time.
01m0002 ];[
01m0002 ::::: What is settling time supposed to be for PAN interface?
01m0002 MAPF[PAN-CONTROL] C1000 $
01m0002 ;C1000 lies on the F4. Give more settling time.
01m0002 1.REPEAT F4SW
01m0002 12643 01073117003006055416162425411416000 SPEC[IOB-IN] POPJ C1000 $
01m0002 ;Allow 1 usec settling time for device address on PAN bus
01m0002 ;Start reading from device
01m0002
01m0002 ;Write to PAN's IOB. Jump to MAIN on completion
01m0002 PAN-IOB-WRITE:
01m0002 .REPEAT F4SW [
01m0002 D[MEM] NORM $
01m0002 ;Take map trap cycles here (*SIGH*)
01m0002 ];[
01m0002 D[MEM] NORM $
01m0002 ;Take map trap cycles here (*SIGH*)
01m0002 ].REPEAT F4SW
01m0002 12645 01063117003106054736152365431416000 D[AR] ROT[36. - 7] ALU[DORQ] DEST[IOD] SPEC[IOB-OUT] NORM $
01m0002 ;Set device selection and mode
01m0002 12646 01073117013106055416152365451516000 MAPF[PAN-CONTROL] CYLEN[IOB-OUT] D[MEM] DEST[IOD] SPEC[IOB-OUT] $
01m0002 ;Finish setting mode. Start write to device
01m0002 12647 01073117020022711416162025411456000 MAPF[PAN-EN-IOB] CYLEN[IOB-OUT] FETCH-NEXT-INST [ JUMP[MAIN] ] $
01m0002 ;Finish writing data. Start next instruction
01m0002
01m0002 ;General CONSZ/CONSO termination
01m0002 XXCONSO:
01m0002 .REPEAT 1 - F4SW [
01m0002 D[IR] MASK[22] ALU[D&Q] COND[OBUS=0] JUMP[MAIN] CS50 $
01m0002 DOSKIP $
01m0002 ];.REPEAT 1 - F4SW
01m0002 .REPEAT F4SW [
01m0002 D[IR] MASK[22] ALU[D&Q] CONDSKP[-ALU=0] $
01m0002 ];[
01m0002 D[IR] MASK[22] ALU[D&Q] CONDSKP[ALU=0] $
01m0002 ].REPEAT F4SW
01m0002 12650 54064100200007355404562325760416000
01m0002
01m0002 XXCONSZ:
01m0002 .REPEAT 1 - F4SW [
01m0002 D[IR] MASK[22] ALU[D&Q] COND[-OBUS=0] JUMP[MAIN] CS50 $
01m0002 DOSKIP $
01m0002 ];.REPEAT 1 - F4SW
01m0002 .REPEAT F4SW [
01m0002 D[IR] MASK[22] ALU[D&Q] CONDSKP[ALU=0] $
01m0002 ];[
01m0002 D[IR] MASK[22] ALU[D&Q] CONDSKP[ALU=0] $
01m0002 ].REPEAT F4SW
01m0002
01m0002 ;-----
01m0002 ; PAN Interrupts
01m0002 ;
01m0002 ;The PAN microinterrupt enable is turned off when the interrupt for that
01m0002 ;channel is received and turned on by PI-CHECK-RQS by setting all of the
01m0002 ;microinterrupt enables for the PAN to the complement of PI IN PROGRESS
01m0002 ;and
01m0002 ;PI REQUEST. This means that the PAN can only request interrupts
01m0002 ;whenever
01m0002 ;something else isn't using those channels. This implies that any PAN
01m0002 ;devices must be on the end of CONSZ chains, or else they will steal
01m0002 ;interrupts from other, interrupt counting devices.
01m0002 ;-----
01m0002
01m0002 PAN-INTR:
01m0002 12652 01073117003006055416162365431416000 SPEC[IOB-IN] NORM $
01m0002 ;Read status from device
01m0002 ;Display PI-WAITING..IN-PROGRESS on OBUS
01m0002 MAPF[PAN-STATUS] CYLEN[IOB-IN]
01m0002 12653 01077037010006054056150365711416000 D[IOD] ROT[1 + 1] ALU[NOTD] DEST[AR Q HOLD] $
01m0002 ;Get enabled and interrupting channels
01m0002 ;*** Stuff into HOLD for debugging.
01m0002 12654 01065037000006054116162365431416000 D[AR] ROT[5 - 1.] ALU[D&Q] DEST[AR Q] NORM $
01m0002 ;And interrupting and enabled channels. Still have
01m0002 garbage
01m0002 ;in other bits
01m0002 12655 0107312020000001060362025421456000 D[AR] ROT[36. - 1] MASK[1] DEST[AR] COND[OBUS=0] JUMP[PANINC1]
01m0002 CS50 $
01m0002 ;Jump if not channel 1.
01m0002 ;If it is channel 1, set PI channel in AR
01m0002 12656 01077017000000000760362025571456000 D[CONST 1] ROT[35. - 4.] ALU[NOTD] DEST[Q] JUMP[PANIDS] NORM $
01m0002 ;Turn off channel 1 and interrupt
01m0002 PANINC1: D[CONST 1] ALU[D&Q] COND[OBUS=0] JUMP[GRNINT] CS50 $
01m0002 ;Jump if not channel 2.
01m0002 D[CONST 2] ROT[34.] ALU[D&Q] COND[OBUS=0] JUMP[GRNINT] CS50 $

```

```

01 0073 ;Micro-interrupt disable. Used to disable further micro-interrupts until
01 0073 ;macro-interrupt is taken for that channel.
01 0074 PANRST: DI(AMEM-ABS PI-STATUS) ROT(35. - 10.) ALU(D&Q) DEST(Q)
01 0075 .REPEAT F4SW [ $ ] [ $ ] ;Watch field conflict on F4
01 0076 12662 01064017000000010636152367031416000 PUSHJ(PANIST) NORM $
700 01 0077 12663 0107311700000001416162225431456000 ;Remove interrupting channel from channels ready for
01 0078 interrupts
01 0078 ;and set the hardware register to that value.
01 0079 MAPF(PAN-INT-ENB) CYLEN(IOB-OUT) JUMP(PIGEN) $
01 0080 12664 01073117030020343416162025411456000 ;Finish setting hardware interrupt enables and take
01 0081 ;macro-interrupt
01 0082
01 0083
01 0084 ;Compute micro-interrupt enabling from state of firmware PI system, and
01 0084 set
01 0085 ;hardware register in PAN. Called with Q containing PI channels that are
01 0085 on.
01 0086 ;Clobbers dev-address and must be followed by MAPF(PAN-INT-ENB)
3 01 0087 12665 01065017000000012636162367037416000 PANRST: DI(AMEM-ABS PI-IN-PROGRESS) ROT(35. - 10.) ALU(-D&Q) DEST(Q) SHORT
01 0088 $
01 0089 12666 01065017000000012176152367037416000 ;Remove channels in progress
01 0089 D(AMEM-ABS PI-IN-PROGRESS) ROT(17. - 10.) ALU(-D&Q) DEST(Q IOB)
01 0090 SHORT $
01 0091 12667 01073117003106055406046425571417000 ;Remove channels which are already waiting.
01 0092 D(CONST PAN-UDEV) DEST(DEV-ADDRESS) SPEC(IOB-OUT) POPJ NORM $
01 0093 ;Select PAN interface and turn its micro interrupts on.
01 0093 ;There is no way in He! you can count interrupts a PAN
01 0094 ID bus,
01 0094 ;or even know when an interrupt condition has been
01 0095 satisfied.
01 0096 ;Reset PAN. Set interrupt and dispatch addresses
01 0097 12670 01073117003125563406046025571457000 PANRST: DI(CONST PAN-UDEV) DEST(DEV-ADDRESS) SPEC(IOB-OUT) NORM JUMP(. +
01 0097 1) $
01 0098 ;Start IOB RESET happening.
01 0099 MAPF(PAN-IOB-RESET) CYLEN(IOB-OUT)
01 0100 .REPEAT 1 - F4SW [
01 0101 D(CONST (PAN-DISPATCH / 100)) ROT(30) DEST(Q) $
01 0102 ;Construct dispatch address: high 6 bits. Finish IOB
01 0102 RESET
01 0103 D(CONST (PAN-DISPATCH \ 100)) ROT(22) ALU(DORQ) DEST(Q) NORM $
01 0104 ;Low 6 bits
01 0105 D(CONST (PAN-INTR / 100)) ROT(6) ALU(DORQ) DEST(Q) NORM $
01 0106 ;Construct interrupt address: high 6 bits
01 0107 D(CONST (PAN-INTR \ 100)) ALU(DORQ) DEST(PAN-DISP) POPJ NORM $
01 0108 ;Finish constructing interrupt address and store away.
01 0109 ;We're done.
01 0110 ];.REPEAT 1 - F4SW
01 0111 .REPEAT F4SW [
01 0112 D(LIT ((PAN-DISPATCH * 1000000) + PAN-INTR)) DEST(PAN-DISP) POPJ
01 0113 $
01m0114 ];i
01m0114 D(LIT ((PAN-DISPATCH * 1000000) + PAN-INTR)) DEST(PAN-DISP) POPJ
01m0114 $
01 0114 ].REPEAT F4SW

```

SLOE March 23, 1984 21:13:58 file STRING: -- of -- F41NNF

01 0128

.insert THPCRN

```

01 0001 ;-----;
01 0001 ;
01 0002 ;
01 0002 ;
01 0003 ; GRN - Temporary Grinnel Interface ;
01 0003 ;
01 0004 ;
01 0004 ;
01 0005 ;-----;
01 0005
01 0006 30 GRN-UDEV = PAN-UDEV ;Device address
01 0007
01 0008 ;MAPF fields
01 0009 5 GRN-STATUS = 5 ;Read status register
01 0010 ;200 G INT RG (= G INT ENB G INT REQ)
01 0011 ;100 FIFO BSY FIFO input register ready
01 0012 ;40 GBSY Grinnel is busy
01 0013 ;20 G INT REQ FIFO seems empty
01 0014 ;10 G INT ENB Micro interrupt enable
01 0015 5 GRN-CONTROL = 5 ;Set control
01 0016 ;10 G INT ENB Micro interrupt enable
01 0017 6 GRN-DATA = 6 ;Send Data
01 0018
01 0019 ;A-MEM usage
01m0020 DEFINE-A-MEM[GRN-DISP 4] [
01 0020 ];IOT dispatch in LH, RH unused
01m0021 DEFINE-A-MEM[GRN-PICHN 5] [
01m0021 45 GRN-PICHN = 5 + D%MEM0
01 0021 ];PI channel for Grinnel
01 0022
01 0023 .REPEAT F4SW [
01 0024 .OPCODE[774]
01 0025 D[CONST GRN-UDEV] DEST[DEV-ADR] NORM COND[-USER] LBJUMP[GRNIOT] $
01 0025 D[CONST GRN-UDEV] DEST[DEV-ADR] NORM COND[-USER] LBJUMP[GRNIOT] $
01 0026 ;Set micro device address for Grinnel and check for
01 0026 ;IOT-User mode
01m0029 ];[
01m0029 .OPCODE[774]
01m0029 [xlist
01m0030 07770 01073112604000001406046125571457000 list ] D[CONST GRN-UDEV] DEST[DEV-ADR] NORM COND[-USER]
01m0030 LBJUMP[GRNIOT] $
01m0030 07771 01073112604000001406046125571457000 D[CONST GRN-UDEV] DEST[DEV-ADR] NORM COND[-USER] LBJUMP[GRNIOT] $
01m0030 ;Set micro device address for Grinnel and check for
01m0030 ;IOT-User mode
01 0029 ].REPEAT F4SW
01 0030
01m0031 .RELOC
01m0031 [.USE[HILOC]
01m0031 [ xlist
01 0032 list ]
01m0033 .PAIR
01m0033 [:. \ 2 + .
01 0034 12672 010731100200010210160362024611456000 ]GRNIOT: D[PC-FLAGS] ROT[6 + 1] MASK[1] COND[OBUS=0] JUMP[MUUD]
01 0034 LONG $
01 0035 ;Trap if User and not IOT-USER
01 0036 12673 01073017000006054341162365771416000 D[IR] ROT[12. + 1 + 1] MASK[4] DEST[0] NORM $
01 0037 ;Extract IOT decode * 2. Note we can do this because the
01 0037 ;machine has already done indexing/indirection and bits
01 0038 ;13:17 are guaranteed zero
01 0040 12674 01060117000000000444000726211456000 D[GRN-DISP] ROT[18.] MASK[16.] ALU[D+Q] XDISP [ ODISP LONG ]$
01 0041 ;Dispatch of type of IOT
01 0042
01 0043 ;Normal IOT dispatch for Grinnel
01 0044 GRN-DISPATCH:
01 0045 ;BLKI XXX, - Not implemented
01 0046 12675 01073117000010211416162025431456000 JUMP[MUUD] $
01 0047 12676 01073117000006055416162365431416000 NOP $
01 0048 ;DATAI XXX,
01 0049 12677 01073117000010211416162025431456000 JUMP[MUUD] $
01 0050 12700 01073117000006055416162365431416000 NOP $
01 0051 ;BLKO XXX, - Not implemented
01 0052 12701 01073117000010211416162025431456000 JUMP[MUUD] $
01 0053 12702 01073117000006055416162365431416000 NOP $
01 0054 ;DATAO XXX,
01 0055 12703 01033117000006055416150345431216000 FIXM1 [ DFRQ ALU[MEMMAC] DEST[HOLD] ]$
01 0056 12704 01073117003100001416152025471556000 D[MEM] DEST[IOB] SPEC[IOB-OUT] JUMP[GRNDTO] $
01 0057 ;Send data blindly to Grinnel
01 0058 ;[Continued below, two micro[ns]tructions' worth]
01 0059 ;COND XXX,
01 0060 12705 01073117003106055416152365771416000 D[IR] DEST[IOB] SPEC[IOB-OUT] NORM $
01 0061 ;Remember PI channel and start setting micro interrupt
01 0062 enable
01 0063 ;bit.
01 0064 12706 01073117050022711401112025751456000 MAPF[GRN-CONTROL] CYLEN[IOB-OUT]
01 0065 D[IR] MASK[4] DEST[GRN-PICHN] JUMP[MAIN] $
01 0065 ;Finish setting micro-interrupt enable bit and also save
01 0066 it
01 0067 ;away
01 0068 12707 01073117003000001416162225431456000 ;CONI XXX,
01 0069 SPEC[IOB-IN] PUSHJ[GRNSTS] NORM $
01 0070 12710 01023131000022665416156125430456000 ;Start reading status
01 0070 ALU[0] DEST[MEMSTO] MEMST [ SMAC [ IFRQ DEST[MEMSTO AR]
01 0071 COND[MAK20] LBJUMP[SEOI] ]$ ;Finish reading status from Grinnel interface.
01 0072 ;Start store and let MSMAIN finish it.
01 0073 ;CON2 XXX,
01 0074 12711 01073117003000001416162225431456000 SPEC[IOB-IN] PUSHJ[GRNSTS] NORM $
01 0075 ;Start reading status
01 0076 12712 01073117000025523416162025431456000 JUMP[XXCON2] NORM $
01 0077 ;Go do generalized CON2.
01 0078 ;CON3 XXX,
01 0079 12713 01073117003000001416162225431456000 SPEC[IOB-IN] PUSHJ[GRNSTS] NORM $
01 0080 ;Start reading status
01 0081 12714 01073117000025521416162025431456000 JUMP[XXCON3] NORM $
01 0082 ;Go do generalized CON3.

```

```

01 0088 ;Remove PI channel and interrupt enable
01 0089 12717 01063017000006055416162426271416000 D[GRN-PICHN] ALU[DORQ] DEST[Q] POPJ NORM $
01 0090 ;Put in PI channel and firmware interrupt enable
01 0091
01 0092 ;Finish writing to Grinnell and start next instruction.
01 0093 12720 01073117060022711416162025411456000 GRNDTO: MAPF[GRN-DATA] CYLEN[IOB-OUT] FETCH-NEXT-INST [ JUMP[MAIN] ]$
01 0094
01 0095 ;Grinnell interrupt. Pass to system, if enabled. Otherwise, ignore
01 0096 12721 01073117003006055416162365437416000 GRNINT: SPEC[IOB-IN] SHORT $
01 0097 ;Fetch status
01 0098 12722 01073017050006054716162365711416000 MAPF[GRN-STATUS] CYLEN[IOB-IN] D[IO] ROT[35. - 7] DEST[Q] $
01 0099 ;Get interrupt request bit
01 0100 12723 01023100200025647416162025431456000 ALU[Q] COND[OBUS=0] JUMP[.] NORM $
01 0101 ;Interrupt without a cause.
01 0102 12724 01024117003106055416152365437416000 ALU[0] DEST[IO] SPEC[IOB-OUT] SHORT $
01 0103 ;Clear micro-interrupt enable
01 0104 MAPF[GRN-CONTROL] CYLEN[IOB-OUT]
01 0105 12725 01073120050020343400762026251456000 D[GRN-PICHN] MASK[3] DEST[AR] COND[OBUS=0] JUMP[PIGEN] $
01 0106 ;Take interrupt, if enabled.
01 0107 12726 01073117004022711416162025431456000 CLR-DEV-FROM-INTR FETCH-NEXT-INST [ JUMP[MAIN] ]$
01 0108 ;Dismiss interrupt
01 0109
01 0110 ;Reset Grinnell. Set dispatch addresses
01 0111 12727 01024117000006055416112365437416000 GRNRST: ALU[0] DEST[GRN-PICHN] SHORT $
01 0112 ;No PI channel yet.
01 0113 ;REPEAT 1 - F4SW [
01 0114 D[CONST (GRN-DISPATCH / 100)] ROT[30] DEST[Q] NORM $
01 0115 ;Construct dispatch address: high 6 bits. Finish IOB
01 0116 RESET
01 0117 D[CONST (GRN-DISPATCH \ 100)] ROT[22] ALU[DORQ]
01 0118 DEST[GRN-DISP] NORM POPJ $
01 0119 ;Finish constructing dispatch address and store away.
01 0120 ;We're done.
01 0121 ];.REPEAT 1 - F4SW
01 0122 ;REPEAT F4SW [
01 0123 D[LIT ((GRN-DISPATCH * 1000000) + GRNINT)] DEST[GRN-DISP] NORM
01 0124 POPJ $
01 0125 ;Contract dispatch address and store away.
01 0126 ;Note: Right half not used.
01m0126 ;We're done.
01m0126 ];[
01m0126 12730 01073117002557202564310425531416000 D[LIT ((GRN-DISPATCH * 1000000) + GRNINT)] DEST[GRN-DISP] NORM
01m0126 POPJ $
01m0126 ;Contract dispatch address and store away.
01m0126 ;Note: Right half not used.
01m0126 ;We're done.
01 0126 ];.REPEAT F4SW

```

SLOC March 23, 1984 21:14:11 file STRING: -- of -- F41NF

01 0120

.insert AIDSIX

```

01 0001 ;-----;
01 0002 ; ;
01 0003 ; AUDSW - Audio Switch Microcode ;
01 0004 ; ;
01 0005 ;-----;
01 0006 30 AS-UDEV = PAN-UDEV ;uDevice address
01 0007 ;MAPF fields
01 0008 ; Bit 0 Strobe
01 0009 4 AS-DATA = 4 ;MAPF field ; Bit 1 Set/Clear (set=1)
01 0010 ; Bit 2 Reset
01 0011 ; Bits 12:17 Output channel
01 0012 ; Bits 30:35 Input channel
01 0013 ;
01 0014 ;
01 0015 ;
01 0016 ;A-MEM usage (defined in PAN.SLD)
01 0017 46 ASDSP = 6 + D%AMEM0 DEFINE-A-MEM(ASDSP 6) [
01 0018 ;IOT dispatch in LH
01 0019 46 ASBASE = 6 + D%AMEM0 DEFINE-A-MEM(ASBASE 6) [
01 0020 ;Address of table (RH)
01 0021 47 ASTEMP = 7 + D%AMEM0 DEFINE-A-MEM(ASTEMP 7) [
01 0022 ;Address of table
01 0023 ;.PAIR
01 0024 12732 01073100200010210160362025631456000 ;[AS]IOT: D[PC] ROT[6 + 1] MASK[1] COND[OBUS=0] JUMP[MUO] $
01 0025 ;Trap if User and not IOT-USER
01 0026 12733 01073017000006054341162365771416000 D[IR] ROT[12 + 1 + 1] MASK[4] DEST[Q] NORM $
01 0027 ;Extract IOT decode # 2. Note we can do this because the
01 0028 ;machine has already done indexing/indirection and bits
01 0029 12734 01060117000000000444000726311456000 D[ASDSP] ROT[18.] MASK[16.] ALUID+Q] XDISP [ ODISP LONG ] $
01 0030 ;Dispatch of type of IOT
01 0031 ;Normal IOT dispatch for Grinnell
01 0032 AS-DISPATCH:
01 0033 ;BLKI XXX, - Not implemented
01 0034 12735 01073117000010211416162025431456000 JUMP[MUO] $
01 0035 12736 01073117000006055416162365431416000 NOP $
01 0036 ;DATAI XXX,
01 0037 12737 01073117000010211416162025431456000 JUMP[MUO] $
01 0038 12740 01073117000006055416162365431416000 NOP $
01 0039 ;BLKO XXX, - Not implemented
01 0040 ;; JUMP[MUO] $
01 0041 ;; NOP $
01 0042 12741 01033117000006055416150345431216000 fixm1 [ DFRQ ALU[MEMAC] DEST[HOLD] ] $
01 0043 12742 01073117003100001416152025471556000 d[mem] dest[iod] spec[iob-out] jump[asblko] norm $
01 0044 ;DATAO XXX,
01 0045 12743 01033117000006055416150345431216000 FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ] $
01 0046 12744 01073137000000001416162025471556000 D[MEM] DEST[AR] JUMP[ASDIO] $
01 0047 ;Fetch device
01 0048 ;COND XXX,
01 0049 12745 01073017000006055414162366331416000 D[ASBASE] LEFT DEST[Q] NORM $
01 0050 12746 01063117000022711404514025771456000 D[IR] MASK[18.] ALUID[ORQ] DEST[ASBASE] JUMP[MAIN] $
01 0051 ;CONI XXX,
01 0052 ALU[0] SMAC [ IFRQ DEST[MEMSTO AR] COND[MAK20] LBJUMP[SEDI] ] $
01 0053 12747 01024131000022665416156125430456000 NOP $
01 0054 12750 01073117000006055416162365431416000 ;Fake 0 data, store and let M$MAIN finish it.
01 0055 ;CONSZ XXX,
01 0056 ALU[0] DEST[Q] NORM $
01 0057 12751 01024017000006055416162365431416000 ;Fake CONI data
01 0058 ;Fake CONI data
01 0059 12752 01073117000025523416162025431456000 JUMP[XXCONSZ] NORM $
01 0060 ;Go do generalized CONSZ.
01 0061 ;CONSO XXX,
01 0062 12753 01024017000006055416162365431416000 ALU[0] DEST[Q] NORM $
01 0063 ;Fake CONI data
01 0064 12754 01073117000025521416162025431456000 JUMP[XXCONSO] NORM $
01 0065 ;Go do generalized CONSO.
01 0066 ;Finish BLKO
01 0067 ASBLKO: MAPF[AS-DATA] CYLEN[IJOB-OUT] FETCH-NEXT-INST [ JUMP[MAIN] ] $
01 0068 ;Finish DATAO
01 0069 ;CAUTION: This code can get map fill cycles, since the map is left on.
01 0070 ;However,
01 0071 ;
01 0072 ; repeating an operation isn't harmful.
01 0073 12756 01073000200022711404562026321456000 ASDIO: D[ASBASE] MASK[18.] DEST[Q] COND[OBUS=0] JUMP[MAIN] C550 $
01 0074 ;Make sure we're setup properly
01 0075 12757 61073117000006055416140365471516000 D[MEM] DEST[IR-ALL] NORM $
01 0076 ;Use entire IR to save new mapping
01 0077 12760 71060117000006054441562365771416000 D[IR] ROT[18.] MASK[6] ALUID+Q] DEST[MA] NORM $
01 0078 ;Calculate table entry
01 0079 12761 01033117000006055416150345431216000 FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ] $
01 0080 ;Contemplate bizarre case of AC, take map traps
01 0081 ;IR - new mapping
01 0082 ;MEM - old mapping
01 0083 12762 01060017000000000752162225571456000 D[CONST 50] ROT[30.] ALUID+Q] DEST[Q] PUSH[ASMAP] NORM $
01 0084 ;Clear mode
01 0085 12763 01073017000006055404562366331416000 D[ASBASE] MASK[18.] DEST[Q] NORM $
01 0086 ;Setup again.
01 0087 12764 71060117000006054441562365771416000 D[IR] ROT[18.] MASK[6] ALUID+Q] DEST[MA] NORM $
01 0088 ;Calculate table entry
01 0089 ;.repeat f$w [
01 0090 ;::: Here's a JUMP[.] to fix.
01 0091 ;[
01 0092 ;::: Here's a JUMP[.] to fix.
01 0093 ;]
01 0094 ;.repeat f$w [
01 0095 12765 01073111000025753416156025771456000 D[IR] DEST[MEMSTO] COND[MAK20] JUMP[.] $
01 0096 ;Now, store in memory, and check for AC reference.

```

```

01 0098 12767 01073117000022711416162025431456000    FETCH-NEXT-INST [ JUMP[MAIN] ]$
01 0099
01 0100
01 0101 ;Do software mapping of audio
01 0102 12770 01060017000006054140362365571416000    ;MEM - destination,,source
01 0103 ASMAP: D[CONST 1] ROT[6] ALU[D+Q] DEST[Q] NORM $
01 0104 12771 01060117000006055404516365471516000    ;Point to mapping table
01 0105 D[MEM] MASK[18.] ALU[D+Q] DEST[ASTEMP] NORM $
01 0106 12772 0106013700000000444562225471556000    ;Setup to fetch source mapping
01 0107 D[MEM] ROT[18.] MASK[18.] ALU[D+Q] DEST[AR] PUSHJ[ASMAPS] NORM $
01 0108 ;Setup to fetch destination mapping
01 0109 12773 01073137000006054456162365431416000    ;Go off and fetch both.
01 0110 D[AR] ROT[18.] DEST[AR] NORM $
01 0111 ;Destination mapping is in the left half of the table.
01 0112 12774 0106401700000000756162225571456000    ;
01 0113 ASMAP1: D[CONST 70] ROT[30.] ALU[D&Q] DEST[Q] PUSHJ[ASMAPS] NORM $
01 0114 ;Just some mode bits, please
01 0115 12775 01063017000006055414162365431416000    ;Get next pair
01 0116 D[AR] LEFT ALU[DORQ] DEST[Q] NORM $
01 0117 12776 01063017003106054444552366371416000    ;Mapped destination
01 0118 D[ASTEMP] ROT[18.] MASK[18.] ALU[DORQ] DEST[Q IOD] SPEC[IOB-OUT]
01 0119 NORM $
01 0120 12777 01065117043106054750152365551416000    ;Mapped source, leading edge
01 0121 MAPF[AS-DATA] CYLEN[IOB-OUT]
01 0122 D[CONST 40] ROT[30.] ALU[D&Q] DEST[IOD]
01 0123 SPEC[IOB-OUT] $
01 0124 ;Leading edge
01 0125 13000 01063117043106054750152365551416000    MAPF[AS-DATA] CYLEN[IOB-OUT]
01 0126 D[CONST 40] ROT[30.] ALU[DORQ] DEST[IOD]
01 0127 SPEC[IOB-OUT] $
01 0128 ;Trailing edge
01 0129 13001 01073117040025771416162025411456000    MAPF[AS-DATA] CYLEN[IOB-OUT] JUMP[ASMAP1] $
01 0130 ;
01 0131 ;Advance to next entry in list.
01 0132 ASMAPS:
01 0133 .REPEAT 1 - F4SW [
01 0134 D[AR] DEST[MA] COND[OBUS=0] JPOP[ASMAP3] CS50 $
01 0135 ;Fetch a destination
01 0136 ];.REPEAT 1 - F4SW
01 0137 .REPEAT F4SW [
01 0138 D[AR] DEST[MA] COND[OBUS=0] JUMP[ASMAP4] CS50 $
01 0139 ;Fetch a destination
01 0140 ];[
01 0141 D[AR] DEST[MA] COND[OBUS=0] JUMP[ASMAP4] CS50 $
01 0142 ;Fetch a destination
01 0143 ];.REPEAT F4SW
01 0144 FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ]$
01 0145 D[MEM] DEST[AR] NORM $
01 0146 ;Save destination mapping
01 0147 .REPEAT 1 - F4SW [
01 0148 D[ASTEMP] MASK[18.] DEST[MA] COND[OBUS=0] JPOP[ASMAP3] NORM $
01 0149 ;Fetch a source
01 0150 ];.REPEAT 1 - F4SW
01 0151 .REPEAT F4SW [
01 0152 D[ASTEMP] MASK[18.] DEST[MA] COND[OBUS=0] JUMP[ASMAP4] NORM $
01 0153 ;Fetch a source
01 0154 ];[
01 0155 D[ASTEMP] MASK[18.] DEST[MA] COND[OBUS=0] JUMP[ASMAP4] NORM $
01 0156 ;Fetch a source
01 0157 ];.REPEAT F4SW
01 0158 FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ]$
01 0159 ASMAP3: D[MEM] DEST[ASTEMP] POPJ CS50 $
01 0160 ;Save source mapping
01 0161 .REPEAT F4SW [
01 0162 ASMAP4: SPEC[MU-POP] JUMP[ASMAP3] $
01 0163 ];[
01 0164 ASMAP4: SPEC[MU-POP] JUMP[ASMAP3] $
01 0165 ];.REPEAT F4SW
01 0166 ;Reset Grinnell, Set dispatch addresses
01 0167 ASRST: D[CONST 10] ROT[30] DEST[IOD] SPEC[IOB-OUT] NORM $
01 0168 ;Assert RESET
01 0169 MAPF[AS-DATA] CYLEN[IOB-OUT] ALU[0] DEST[IOD] SPEC[IOB-OUT] $
01 0170 ;Clear RESET
01 0171 MAPF[AS-DATA] CYLEN[IOB-OUT] ALU[0] DEST[ASBASE] $
01 0172 ;No table yet.
01 0173 .REPEAT 1 - F4SW [
01 0174 D[CONST (AS-DISPATCH / 100)] ROT[30] DEST[Q] NORM $
01 0175 ;Construct dispatch address: high 6 bits. Finish IOB
01 0176 RESET
01 0177 D[CONST (AS-DISPATCH \ 100)] ROT[22] ALU[DORQ]
01 0178 DEST[ASDSP] NORM POPJ $
01 0179 ];.REPEAT 1 - F4SW
01 0180 .REPEAT F4SW [
01 0181 D[LIT (AS-DISPATCH * 100000)] DEST[ASDSP] POPJ $
01 0182 ];[
01 0183 D[LIT (AS-DISPATCH * 100000)] DEST[ASDSP] POPJ $
01 0184 ];.REPEAT F4SW
01 0185 ;Finish constructing dispatch address and store away.
01 0186 ;We're done.

```



SLOE March 23, 1994 21:14:27 file STRING: -- of -- F41NF

01 0129  
01 0129

1



```
02 0203                                ;Init the interrupt addr.
02 0204 13063 01073117003106055404446365571417000  START-OUT D(CONST FNTDEV2) DEST(DEV-ADDRESS) $
02 0205                                ;Select secondary interface and set its CMD reg. to 0
02 0206 13064 0107311700000000000100425531416000  MAPF(0) D(LABEL FNTINT) DEST(D%MEM0) POPJ $
02 0207                                ;Init the interrupt addr.
02 0208
02 0209                                ;Interrupts come here.
02 0210 13065 01073017000006055414162366131416000  FNTINT: D(D%MEM2) MASK(LEFT) DEST(Q) $
02 0211                                ;Get copy of contents of CMD reg.
02 0212 13066 01065117003106055020352365571416000  START-OUT D(CONST 1) ROT(35. - 2) ALU(-D&Q) DEST(DD) $
02 0213                                ;Clear the interrupt enable bit.
02 0214 13067 01073137000020343400762026071456000  MAPF(0) D(D%MEM1) MASK(3) DEST(AR) JUMP(PIGEN) $
02 0215                                ;Request a PI (if the assigned channel is not 0).
02 0216
```

```

03 0217
03 0218
03 0219
03 0220          ;INTERRUPTABLE F3 TAPE UCODE CONVERTED TO F4
03 0221
03 0222          ;-----
03 0223          ;
03 0224          ;       Ucode for KENNEDY or PERTEC formatter and DMA tape controller.
03 0225          ;
03 0226          ;-----
03 0227
03 0228
03 0229          ;TAPE READING AND WRITING CODE
03 0230          ; A-MEM USAGE:
03 0231          ;           0       DISPATCH ADDR.
03 0232          ;           0       ;DATA PACKING MODE
03 0233          ;           BIT 0: 0=PDP-10 CORE-DUMP, 1=INDUSTRY (32-bit
03 0234          ; mode)
03 0235          ;           BIT 1: NRZI Kluge Mode (to read old CCRMA & SCI
03 0236          ; tapes)
03 0237          ;           1       Timeout values for NCNTWT and FMINWT.
03 0238          ;           2       Copy of last writ to TP.WC,
03 0239          ;           Status at ENDX of tape operation.
03 0240          ;           3       DON'T USE... Storing into it clobbers IR left !
03 0241          ;           4       Next mem adr of xfer (STRTOC) -- 0 during
03 0242          ; non-data ops
03 0243          ;           5       Remaining word count in current WDMA (STRTOC)
03 0244          ;           6       Not currently used-- will be Data Channel PC
03 0245          ;           7       Interrupt state and transfer flags:
03 0246          ;           1b0 = read, 1b1 = waiting for formatter to become
03 0247          ;           idle
03 0248          ;           1b2 = atop interrupt (set with read)
03 0249          ;           1b3-5 CONI bits:
03 0250          ;           7b35 = pi assignment. 10 = interrupt flag.
03 0251          ;
03 0252          ;MAFF values
03 0253          ;
03 0254          ;
03 0255          ;
03 0256          ;
03 0257          ;
03 0258          ;
03 0259          ;
03 0260          ;
03 0261          ;
03 0262          ;
03 0263          ;
03 0264          ;
03 0265          ;
03 0266          ;
03 0267          ;
03 0268          ;
03 0269          ;
03 0270          ;
03 0271          ;
03 0272          ;
03 0273          ;
03 0274          ;
03 0275          ;
03 0276          ;
03 0277          ;
03 0278          ;
03 0279          ;
03 0280          ;
03 0281          ;
03 0282          ;
03 0283          ;
03 0284          ;
03 0285          ;
03 0286          ;
03 0287          ;
03 0288          ;
03 0289          ;

```



```

04 0359 KNYRGO: NORM PUSHJ(DCINIT) $
04 0360 ;Init the data channel.
04 0361 D(D%MEM0) ROT(1) MASK(1) DEST(AR) NORM $
04 0362 ;Get the 32-bit mode flag.
04 0363 START-OUT D(AR) ROT(35. - 29.) DEST(100) NORM $
04 0364 ;Position it for the hardware.
04 0365 MAPF(TP.WM) D(CONST 0) DEST(Q) C-OUT JUMP(KNYGOA) $
04 0366 ;Send command to formatter.
04 0367
04 0368 ;Send a tape-motion command to the formatter. Call with command bits
04 0369 ; (except for FMTR ENABLE and GO) in Q. Clobbers Q, HOLD, AR
KNYGOA: START-OUT D(CONST 1) ROT(35. - 26.) DEST(100) $
04 0370 ;Send the FORMATTER ENABLE bit.
04 0371 MAPF(TP.WF) D(CONST 1) ROT(35. - 26.) ALU(DORQ) DEST(Q)
04 0372 PUSHJ(FMNBWT) $
04 0373 ;Add the FMTR ENBL bit to the command word.
04 0374 ;Wait for FORMATTER NOT BUSY.
04 0375 START-OUT D(CONST 1) ROT(35. - 33.) ALU(D%Q) DEST(100) C-OUT $
04 0376 ;Set the GO bit to fmtr (except: on RMD, CLEAR the bit !)
04 0377 MAPF(TP.WF) START-OUT D(CONST 1) ROT(35. - 33.) ALU(-D&Q)
04 0378 DEST(100) C550 $
04 0379 ;Send command word again, without GO bit.
04 0380 MAPF(TP.WF) LONG POPJ $
04 0381
04 0382 FMNBWT: ;Wait for formatter to be not busy.
04 0383 ;Return tape status in MEM; timeout in 164 msec.
04 0384 ;Duration of loop should be 10 usec. (for TRCHECK).
04 0385 * START-IN D(CONST 1) ROT(14.) DEST(AR) NORM $
04 0386 FMNBW1: MAPF(TP.RS) D(100) DEST(HOLD) C800 $ ;GET STATUS BITS.
04 0387 D(AR) ALU(D-1) DEST(AR) C550 OBUS<0 JUMP(FMTHNG) $
04 0388 D(CONST 14.) ROT(LLOAD-ROT) DEST(LLOAD) C600 $
04 0389 C500 LOOP(.) $
04 0390 ;We execute this instr. 15. times, for a 7.5 usec delay.
04 0391 START-IN D(MEM) ROT(7) C550 -OBUS<0 JUMP(FMNBW1) $
04 0392 ;check for 'BUSY'
04 0393 D(AR) DEST(D%MEM1) NORM POPJ $
04 0394 ;Save ending timeout count (for TRCHECK)
04 0395 FMTHNG: SPEC(MU-POP) $
04 0396 NORM PUSHJ(KNYRS1) $
04 0397 ;Blast the formatter.
04 0398 D(CONST 42) ROT(30.) DEST(AC) SPEC(MU-POP) NEQ1 $
04 0399 ;Return error code for 'hung fmtr' and abort.
04 0400
04 0401 NCNTWT: ;Wait for TP CNT GO to be off.
04 0402 ;Return tape status in MEM; timeout in 164 msec.
04 0403 ;Duration of loop should be 10 usec. (for TRCHECK).
04 0404 NCNTW1: MAPF(TP.RC) D(100) DEST(HOLD) C800 $ ;GET STATUS BITS.
04 0405 D(AR) ALU(D-1) DEST(AR) C550 OBUS<0 POPJ $
04 0406 ;Exit if we time out-- probably just a short record.
04 0407 D(CONST 14.) ROT(LLOAD-ROT) DEST(LLOAD) C600 $
04 0408 C500 LOOP(.) $
04 0409 ;We execute this instr. 15. times, for a 7.5 usec delay.
04 0410 START-IN D(MEM) ROT(19.) C550 OBUS<0 JUMP(NCNTW1) $
04 0411 ;check for not TP CNT GO
04 0412 D(AR) DEST(D%MEM1) NORM POPJ $
04 0413 ;Save ending timeout count (for TRCHECK)
04 0414
04 0415 ;INITIALIZE DATA CHANNEL
04 0416
04 0417 DCINIT: START-OUT $
04 0418 MAPF(TP.MR) D(CONST 8.) ROT(LLOAD-ROT) DEST(LLOAD) NORM $
04 0419 ;Give TP MR
04 0420 START-OUT ALU(0) DEST(100) C600 $
04 0421 ;Load 0 into cntma (the COUNT and MA registers)
04 0422 MAPF(TP.MMA) START-OUT D(MASK 12.) ROT(35. - 13.) DEST(100) C600
04 0423 $
04 0424 ;Load cntma again-- since COUNT is currently 0, this
04 0425 will ; force BUF CNT to be 0. But, we put -1 into COUNT this
04 0426 ; time, which, with BUF CNT = 0, will make BUF CNT load
04 0427 ; properly when STARTDC loads cntma.
04 0428 MAPF(TP.MMA) START-OUT D(CONST 2) DEST(100) C600 $
04 0429 ;Set MBUSY
04 0430 MAPF(TP.MC) C550 LOOP(.) $
04 0431 ;Wait for a few usec. This clears mem rq.
04 0432 START-OUT ALU(0) DEST(100) NORM $
04 0433 ;Clr MBUSY
04 0434 MAPF(TP.MC) C600 ALU(0) DEST(D%MEM2) POPJ $
04 0435 ;Zero out copy of TP.MC contents.
04m0436 ] [
04m0436 13070 54073117000006055416162325420416000
04m0436
04m0436 ;RESET the formatter and drive.
04m0436
04m0436 13071 0107311700000000000100365531416000
04m0436 13072 0102411700000605541616365431416000
04m0436
04m0436 13073 01024117003106055416152365431416000
04m0436
04m0436 13074 01073117020006055416162425411416000
04m0436
04m0436 ; KNYRGO -- Called to start tape motion on reads.
04m0436 13075 01073117000000001416162225431456000
04m0436
04m0436 13076 01073137000006054020362366031416000
04m0436
04m0436 13077 01073117003106054156152365431416000
04m0436
04m0436 13100 0107301704000001400162025551456000
04m0436
04m0436 ;Send a tape-motion command to the formatter. Call with command bits
04m0436 ; (except for FMTR ENABLE and GO) in Q. Clobbers Q, HOLD, AR
04m0436 13101 01073117003106054220352365571416000
04m0436 ;Send the FORMATTER ENABLE bit.

```

```

04m0436          ;Set the GO bit to fmtr (except: on RMD, CLEAR the bit !)
04m0436 13104 01065117023106054040352365561416000 MAPF(TP.WF) START-OUT D(CONST 1) ROT(35. - 33.) ALU(-D&Q)
04m0436          DEST(IOD) C550 $
04m0436          ;Send command word again, without GO bit.
04m0436 13105 01073117020006055416162425411416000 MAPF(TP.WF) LONG POPJ $
04m0436
04m0436 FMBWNT: ;Wait for formatter to be not busy.
04m0436          ;Return tape status in MEM; timeout in 164 msec.
04m0436          ;Duration of loop should be 10 usec. (for TRCHECK).
04m0436 13106 01073137003006054340362365571416000 START-IN D(CONST 1) ROT(14.) DEST(AR) NORM $
04m0436 13107 01073117040006055416150365711416000 FMBWNT: MAPF(TP.RS) D(IOD) DEST(HOLD) C800 $ ;GET STATUS BITS.
04m0436 13110 01072120400000001416162025421456000 D(AR) ALU(-1) DEST(AR) C550 -OBUS<0 JUMP(FMTHNG) $
04m0436 13111 01073117001006054003400365551417000 D(CONST 14.) ROT(LLOAD-ROT) DEST(LLOAD) C600 $
04m0436 13112 01073107000026225416162025421456000 C500 LOOP(.) $
04m0436          ;We execute this instr. 15. times, for a 7.5 usec delay.
04m0436 13113 01073100603026216176162025461556000 START-IN D(MEM) ROT(?) C550 -OBUS<0 JUMP(FMBWNT) $
04m0436          ;check for 'BUSY'
04m0436 13114 01073117000006055416102425431416000 D(AR) DEST(D%AMEM1) NORM POPJ $
04m0436          ;Save ending timeout count (for TRCHECK)
04m0436 13115 01073117000306055416162365431416000 FMTHNG: SPEC(MU-POP) $
04m0436 13116 01073117000026167416162225431456000 NORM PUSHJ(KNYSR1) $
04m0436          ;Blast the formatter.
04m0436 13117 54073317000306054750562325560416000 D(CONST 42) ROT(30.) DEST(AC) SPEC(MU-POP) NEI $
04m0436          ;Return error code for 'hung fmtr' and abort.
04m0436
04m0436 NCNTWT: ;Wait for TP CNT GO to be off.
04m0436          ;Return tape status in MEM; timeout in 164 msec.
04m0436          ;Duration of loop should be 10 usec. (for TRCHECK).
04m0436 13120 01073117020006055416150365711416000 NCNTWT: MAPF(TP.RC) D(IOD) DEST(HOLD) C800 $ ;GET STATUS BITS.
04m0436 13121 01072120400006055416162425421416000 D(AR) ALU(-1) DEST(AR) C550 -OBUS<0 POPJ $
04m0436          ;Exit if we time out-- probably just a short record.
04m0436 13122 01073117001006054003400365551417000 D(CONST 14.) ROT(LLOAD-ROT) DEST(LLOAD) C600 $
04m0436 13123 01073107000026247416162025421456000 C500 LOOP(.) $
04m0436          ;We execute this instr. 15. times, for a 7.5 usec delay.
04m0436 13124 01073100403026240476162025461556000 START-IN D(MEM) ROT(19.) C550 -OBUS<0 JUMP(NCNTWT) $
04m0436          ;check for not TP CNT GO
04m0436 13125 01073117000006055416102425431416000 D(AR) DEST(D%AMEM1) NORM POPJ $
04m0436          ;Save ending timeout count (for TRCHECK)
04m0436
04m0436 ;INITIALIZE DATA CHANNEL
04m0436
04m0436 DCINIT: START-OUT $
04m0436 13126 01073117003106055416162365431416000 MAPF(TP.MR) D(CONST 8.) ROT(LLOAD-ROT) DEST(LLOAD) NORM $
04m0436 13127 01073117051006054002000365571417000 ;Give TP MR
04m0436          START-OUT ALU[0] DEST(IOD) C600 $
04m0436 13130 01024117003106055416152365411416000 ;Load 0 into cntma (the COUNT and MA registers)
04m0436          MAPF(TP.WMA) START-OUT D(MASK 12.) ROT(35. - 13.) DEST(IOD) C600
04m0436          $
04m0436          ;Load cntma again-- since COUNT is currently 0, this
04m0436          ;force BUF CNT to be 0. But, we put -1 into COUNT this
04m0436          ;time, which, with BUF CNT = 0, will make BUF CNT load
04m0436          ;properly when STARTDC loads cntma.
04m0436 13132 01073117033106055400552365551416000 MAPF(TP.WMA) START-OUT D(CONST 2) DEST(IOD) C600 $
04m0436          ;Set MBUSY
04m0436 13133 01073107010026267416162025421456000 MAPF(TP.WC) C550 LOOP(.) $
04m0436          ;Wait for a few usec. This clears mem rq.
04m0436 13134 01024117003106055416152365431416000 START-OUT ALU[0] DEST(IOD) NORM $
04m0436          ;Clr MBUSY
04m0436 13135 01024117010006055416104425411416000 MAPF(TP.WC) C600 ALU[0] DEST(D%AMEM2) POPJ $
04m0436          ;Zero out copy of TP.WC contents.
04 0436
04 0437
04 0438
04 0439
04 0440
04 0441
04 0441
04 0442
04 0443
04 0444
04 0444
04 0445
04 0446
04 0447
04 0448
04 0449
04 0450
04 0451
04 0452
04 0453
04 0454
04 0455
04 0456
04 0457
04 0457
04 0458
04 0459
04 0460
04 0461
04 0462
04 0463
04 0464
04 0464
04 0465
04 0466
04 0467
04 0468
04 0469
04 0470
04 0471
04 0472
04 0473
04 0474
04 0475
;TBOOT

.REPEAT TAPE [

;START DATA CHANNEL to write or read a record. Transfer up to C(IR-ADR)
words:
; starting address is in A-MEM[4].
; This routine is for interrupt type transfers - does not wait for
; transfer to complete, but enables for not FMTR BSY and not TP CNT GO.

INT-STARTDC:
D(IR) MASK(18.) NORM DEST(D%AMEM5) PUSHJ(DCGO) $
;Set word count. (Better not be zero.)
MAPF(0) D(CONST 12) ROT(12.) DEST(Q) NORM $
;MAPF(0) FOR DCGO. SETUP BITS FOR -FMTR BSY AND -TP CNT GO.
START-OUT D(D%AMEM2) ALU(DORQ) DEST(IOD) C600 JUMP(WCPOPJ) $
;Enable for -FMTR BSY and -TP CNT GO.

;START DATA CHANNEL to write or read a record. Transfer up to C(IR-ADR)
words:
; starting address is in A-MEM[4].
; This is used for non-interrupt transfers. Waits for transfer
completion.

STRDC: D(IR) MASK(18.) NORM DEST(D%AMEM5) $
;Initialize word count
D(LIT 40000) DEST(D%AMEM1) NORM $
;Initialize timeout count (for NCNTWT and FMBWNT)
STDC1: MAPF(0) C600 PUSHJ(DCGO) $
;start xfer -- MAPF is relevant if we looped back here on READ
MAPF(0) START-IN D(D%AMEM1) DEST(AR) C600 PUSHJ(NCNTWT) $
;Wait for TP CNT GO to be off (continue with current timeout
count)
;MAPF is relevant if we came from DCGAR below.
D(D%AMEM7) C550 -OBUS<0 JUMP(STDC1) $
;Jump if this is a WRITE operation.
START-OUT D(AR) C550 -OBUS<0 JUMP(STDC1) $
;READ op, so set MEM RQ to store last word.
;Jump unless we timed out waiting for ENDX of last COUNT.
WCDONE: MAPF(0) START-IN D(D%AMEM1) DEST(AR) C600 JUMP(FMBWNT) $
;Enter FMBWNT with the timeout count left from NCNTWT.
;The MAPF sets MEM RQ if we have fallen in from previous instr.

```

```

04 0480 ;Jump if it is less than 1400
04 0481 D[LIT 1400] DEST[Q AR] NORM $
04 0482 ;It is not. Use 1400 instead.
04 0483 DCG1: D[MEM] ALU[D-Q] DEST[D%MEM5] NORM $
04 0484 ;Decrement remaining WC by amount of current MC.
04 0485 D[D%MEM4] DEST[HOLD] SHORT $
04 0486 ;Get current starting adr.
04 0487 D[MEM] ALU[D+Q] DEST[D%MEM4] NORM $
04 0488 ;Increment it by current MC.
04 0489 D[D%MEM0] C550 OBUS<0 JUMP[. + 2] $
04 0490 ;Are we in 32-bit mode? Jump if so.
04 0491 D[AR] ROT[2] ALU[D+Q] DEST[AR] NORM JUMP[. + 2] $
04 0492 ;Form byte count (=5*word count).
04 0493 D[AR] ROT[2] ALU[D] DEST[AR] NORM $
04 0494 ;Form byte count (=4*word count).
04 0495 D[AR] ALU[D-1] DEST[AR] NORM $
04 0496 ;Adjust count to be right for hchr.
04 0497 D[AR] ROT[35. - 13.] DEST[Q] NORM $
04 0498 ;Align count at bit 13.
04 0499 START-OUT D[MEM] MASK[21.1] ALU[DORQ] DEST[IOD] NORM $
04 0500 ;Include mem addr and load into COUNT, MA
04 0501 ;Also sets BUF CNT to 0 (if IN) or 5 (if OUT)-- this
04 0502 ; depends on COUNT not =0 and BUF CNT not = 4 or 5
04 0503 MAPF[TP.WMA] D[CONST 2] DEST[D%MEM2] C600 $
04 0504 ;Remember what we are about to set bits in TP.WC to so we
04 0505 ; can set the enable bits in TP.WC later.
04 0506 START-OUT D[CONST 2] DEST[IOD] C600 $
04 0507 ;Set M BUSY
04 0508 MAPF[TP.WC] START-OUT C600 $
04 0509 ;Set CNT GO
04 0510 MAPF[13] D[D%MEM7] C500 OBUS<0 POPJ $
04 0511 ;Return if this is a READ op.
04 0512 DCGWR: START-OUT D[D%MEM5] C550 -OBUS=0 POPJ $
04 0513 ;Set MEM RQ to fetch first word.
04 0514 ;Return unless this is the last WMA in the record.
04 0515 MAPF[0] D[CONST 12] DEST[D%MEM2] C600 $
04 0516 ;Remember what we set TP.WC to so we can set enable bits
04 0517 ; later.
04 0518 START-OUT D[CONST 12] DEST[IOD] NORM $
04 0519 ;Last one. Set TP.ENG LAST BYTE as well as M BUSY
04 0520 WCP0PJ: MAPF[TP.WC] C600 POPJ $
04 0521 WCDONE1: SPEC[MU-POP] JUMP[WCDONE] $
04 0522
04 0523
04 0524
04 0525 ;Routine to gather ending status for a tape operation.
04 0526 ;Returns status + ending MA in Q
04 0527
04 0528 ITRCHK: START-IN NORM $
04 0529 MAPF[TP.RS] D[IOD] DEST[HOLD] C600 JUMP[ITRCHKB] $
04 0530 ;Get tape status in MEM and go assemble status in Q.
04 0531
04 0532 ;Here to do the data xfer for a non-interrupt read operation.
04 0533 TRP2: D[D%MEM7] DEST[Q] SHORT $
04 0534 ;SET READ FLAG IN A-MEM[7]
04 0535 D[CONST 1] ROT[35.] ALU[DORQ] DEST[D%MEM7] NORM PUSHJ[STRTDC] $
04 0536 ;Flag op. as a READ, start the data channel
04 0537 JUMP[ITRCHKB] $
04 0538
04 0539 TRCHECK:
04 0540 PUSHJ[FMNBT] $
04 0541 ;wait for formatter not busy.
04 0542 TRCHKB: ALU[0] DEST[Q] NORM $
04 0543 ;Assume no errors.
04 0544 D[MEM] ROT[32.] C550 -OBUS<0 PUSHJ[ITRERR] $
04 0545 ;check for hard error status.
04 0546 D[MEM] ROT[33.] C550 -OBUS<0 PUSHJ[ITREDF] $
04 0547 ;check for EOF seen by format$er
04 0548 TRDONE: START-IN NORM $
04 0549 MAPF[TP.RC] START-IN D[IOD] DEST[AR] C600 $
04 0550 ;Get data channel status bits.
04 0551 MAPF[3] D[IOD] MASK[21.1] ALU[DORQ] DEST[Q D%MEM5] C600 $
04 0552 ;Include ending MA value in status info.
04 0553 D[AR] ROT[19.] C550 -OBUS<0 JUMP[TPMAOK] $
04 0554 ;If TP CNT GO is off,
04 0555 D[AR] ROT[24.] MASK[3] ALU[D-1] C550 -OBUS=0 JUMP[TPMAOK] $
04 0556 ; or if BUF CNT is not =1, then right no. of words were
04 0557 stored.
04 0558 ALU[Q-1] DEST[Q D%MEM5] NORM $
04 0559 ;Otherwise, 1 extra word was stored, so decrement ending MA.
04 0560
04 0561 ;Note: we no longer support NRZI kludge mode, and no longer
04 0562 ; clear part of read buffer that no data was read into.
04 0563
04 0564 TPMAOK: D[D%MEM5] DEST[Q] NORM POPJ $
04 0565 ;Recover ending status and return.
04 0566
04 0567 TREF: D[CONST 60] ROT[30.] ALU[DORQ] DEST[Q] NORM POPJ $
04 0568 TRERR: D[CONST 50] ROT[30.] ALU[DORQ] DEST[Q] NORM POPJ $
04 0569 ;Flag hard read error to prog.
04 0570
04 0571 ;OPCODE 726 -- MTAPE FUNCTIONS.
04 0572 ;Set/Clear NRZI kludge mode used to be fns 60/61.
04 0573
04 0574
04 0575 TAPENT: D[IR] MASK [18.] DEST[Q] NORM
04 0576 ;repeat waitsfix [
04 0577 COND[USER] PUSHJ[CKIOTU]
04 0578 ];repeat waitsfix
04 0579 $
04 0580 D[CONST 60] ALU[D*Q] COND[OBUS=0] JUMP[MUJO] C550 $
04 0581 D[CONST 61] ALU[D*Q] COND[OBUS=0] JUMP[MUJO] C550 $
04 0582 ;NO LONGER SUPPORT NRZI MODE
04 0583 NORM PUSHJ[. + 2] $
04 0584 NEDI $ ;HWR HACK TRYING TO PROGRAM!
04 0585
04 0586 D[CONST 0] ALU[D*Q] COND[OBUS=0] JUMP[TAPERW] C550 $

```



```

04 0591          D[CONST 51] ALU[D*Q] COND[OBUS=0] JUMP[TPSETDMP] C550 $
04 0592
04 0593          D[MEM7] MASK[3] -OBUS=0 C550 JUMP[INT-RT] $
04 0594          ;JUMP IF THIS IS INTERRUPT VERSION OF INSTRUCTION.
04 0595          ALU[0] DEST[D*MEM4] NORM PUSHJ[TRCHECK] $
04 0596          ;Wait for op. to finish and get ending status in Q.
04 0597          ; The 0 in A-MEM[4] prevents TRCHECK from clearing read buf !
04 0598
04 0599          ALU[0] DEST[AC] SPEC[MU-POP] NEDI $
04 0600          ;Return status to caller in his AC (same as READ)
04 0601
04 0602          TAREOF: ;WRITE AN ENDX OF FILE (TAPE MARK)
04 0603          D[CONST 1] ROT[35. - 28.] DEST[Q] NORM $
04 0604          ;Get WFM (WRITE EOF) cmd bit for formatter
04 0605          TERA51: D[CONST 1] ROT[35. - 22.] ALU[DORQ] DEST[HOLD] NORM JUMP[KNYHTP]
04 0606          $
04 0607          ;Add WRT CMD bit and start command.
04 0608
04 0609          TERA5E: D[CONST 3] ROT[35. - 29.] DEST[Q] NORM JUMP[TERA51] $
04 0610          ;ERASE A 3.75" GAP ON THE TAPE (get WFM and ERASE bits for
04 0611          formatter)
04 0612
04 0613          ] [
04 0614          ;START DATA CHANNEL to write or read a record. Transfer up to C(IR-ADR)
04 0615          words;
04 0616          ; starting address is in A-MEM[4].
04 0617          ; This routine is for interrupt type transfers - does not wait for
04 0618          ; transfer to complete, but enables for not FMRT BSY and not TP CNT GO.
04 0619
04 0620          INT-STARTDC:
04 0621          D[IR] MASK[18.] NORM DEST[D*MEM5] PUSHJ[DCGO] $
04 0622          ;Set word count. (Better not be zero.)
04 0623          D[CONST 1] ROT[12.] DEST[Q] NORM $
04 0624          ;MAPF[0] FOR DCGO. SETUP BITS FOR -FMTR BSY AND -TP CNT GO.
04 0625          START-OUT D[D*MEM2] ALU[DORQ] DEST[IO] C600 JUMP[WCPOPJ] $
04 0626          ;Enable for -FMTR BSY and -TP CNT GO.
04 0627
04 0628          ;START DATA CHANNEL to write or read a record. Transfer up to C(IR-ADR)
04 0629          words;
04 0630          ; starting address is in A-MEM[4].
04 0631          ; This is used for non-interrupt transfers. Waits for transfer
04 0632          completion.
04 0633
04 0634          STRTDC: D[IR] MASK[18.] NORM DEST[D*MEM5] $
04 0635          ;Initialize word count
04 0636          D[LIT 4000] DEST[D*MEM1] NORM $
04 0637          ;Initialize timeout count (for NCNTWT and FMNBWT)
04 0638          STDC1: MAPF[0] C600 PUSHJ[DCGO] $
04 0639          ;start xfer -- MAPF is relevant if we looped back here on READ
04 0640
04 0641          MAPF[0] START-IN D[D*MEM1] DEST[AR] C600 PUSHJ[NCNTWT] $
04 0642          ;Wait for TP CNT GO to be off (continue with current timeout
04 0643          count)
04 0644          ;MAPF is relevant if we came from DCGMR below.
04 0645          D[D*MEM7] C550 -OBUS<0 JUMP[STDC1] $
04 0646          ;Jump if this is a WRITE operation.
04 0647          START-OUT D[AR] C550 -OBUS<0 JUMP[STDC1] $
04 0648          ;READ op, so set MEM RQ to store last word.
04 0649          ;Jump unless we timed out waiting for ENDX of last COUNT.
04 0650          WCDONE: MAPF[0] START-IN D[D*MEM1] DEST[AR] C600 JUMP[FMNBWT] $
04 0651          ;Enter FMNBWT with the timeout count left from NCNTWT.
04 0652          ;The MAPF sets MEM RQ if we have fallen in from previous instr.
04 0653
04 0654          DCGO: D[D*MEM5] DEST[Q AR HOLD] C550 OBUS=0 JUMP[WCDONE] $
04 0655          ;Get remaining word count. If =0, we are done.
04 0656          D[CONST 14] ROT[6] ALU[Q-D] C550 OBUS<0 JUMP[DCG1] $
04 0657          ;Jump if it is less than 1400
04 0658          D[LIT 1400] DEST[Q AR] NORM $
04 0659          ;It is not. Use 1400 instead.
04 0660          DCG1: D[MEM] ALU[D-Q] DEST[D*MEM5] NORM $
04 0661          ;Decrement remaining WC by amount of current WC.
04 0662          D[D*MEM4] DEST[HOLD] SHORT $
04 0663          ;Get current starting adr
04 0664          D[MEM] ALU[D+Q] DEST[D*MEM4] NORM $
04 0665          ;Increment it by current WC.
04 0666          D[D*MEM0] C550 OBUS<0 JUMP[. + 2] $
04 0667          ;Are we in 32-bit mode? Jump if so.
04 0668          D[AR] ROT[2] ALU[D+Q] DEST[AR] NORM JUMP[. + 2] $
04 0669          ;Form byte count (=5*word count).
04 0670          D[AR] ROT[2] ALU[D] DEST[AR] NORM $
04 0671          ;Form byte count (=4*word count).
04 0672          D[AR] ALU[D-1] DEST[AR] NORM $
04 0673          ;Adjust count to be right for hdr.
04 0674          D[AR] ROT[35. - 13.] DEST[Q] NORM $
04 0675          ;Align count at bit 13.
04 0676          START-OUT D[MEM] MASK[21.] ALU[DORQ] DEST[IO] NORM $
04 0677          ;Include mem addr and load into COUNT, MA
04 0678          ;Also sets BUF CNT to 0 (if IN) or 5 (if OUT)-- this
04 0679          ; depends on COUNT not =0 and BUF CNT not = 4 or 5
04 0680          MAPF[TP.WMA] D[CONST 2] DEST[D*MEM2] C600 $
04 0681          ;Remember what we are about to set bits in TP.WC to so we
04 0682          ; can set the enable bits in TP.WC later.
04 0683          START-OUT D[CONST 2] DEST[IO] C600 $
04 0684          ;Set M BUSY
04 0685          MAPF[TP.WC] START-OUT C600 $
04 0686          ;Set CNT GO
04 0687          MAPF[13] D[D*MEM7] C600 OBUS<0 POPJ $
04 0688          ;Return if this is a READ op.
04 0689          DCGMR: START-OUT D[D*MEM5] C550 -OBUS=0 POPJ $
04 0690          ;Set MEM RQ to fetch first word.
04 0691          ;Return unless this is the last WDMA in the record.
04 0692          MAPF[0] D[CONST 12] DEST[D*MEM2] C600 $
04 0693          ;Remember what we set TP.WC to so we can set enable bits
04 0694

```

```

04m0611 13174 01073117000326317416162025431456000 WCDONE1:SPEC(MU-POP) JUMP(WCDONE) $
04m0611
04m0611
04m0611 ;Routine to gather ending status for a tape operation.
04m0611 ;Returns status + ending MA in Q
04m0611
04m0611 13175 01073117003006055416162365431416000 ITRCHK: START-IN NORM $
04m0611 13176 01073117040000001416150025711456000 MAPF(TP,RS) D[IO] DEST(HOLD) C800 JUMP(ITRCHK) $
04m0611 ;Get tape status in MEM and go assemble status in Q.
04m0611
04m0611 ;Here to do the data xfer for a non-interrupt read operation.
04m0611 13177 0107301700006055416162365377416000 TRPZ: D(D%MEM?) DEST(Q) SHORT $
04m0611 ;SET READ FLAG IN A-MEM(?)
04m0611 13200 01063117000026303060316225571456000 D(CONST 1) ROT(35.) ALU(DORQ) DEST(D%MEM?) NORM PUSHJ(STRDCC) $
04m0611
04m0611 ;Flag op. as a READ, start the data channel
04m0611 13201 01073117000000001416162025431456000 JUMP(ITRCHK) $
04m0611
04m0611 TRCHECK:
04m0611 13202 01073117000026215416162225431456000 PUSHJ(FMNEW) $
04m0611 ;wait for formatter not busy.
04m0611 13203 0102401700006055416162365431416000 TRCHKB: ALU(0) DEST(Q) NORM $
04m0611 ;Assume no errors.
04m0611 13204 01073100600000001016162225461556000 D(MEM) ROT(32.) C550 -OBUS<0 PUSHJ(TRERR) $
04m0611 ;check for hard error status.
04m0611 13205 01073100600000001036162225461556000 D(MEM) ROT(33.) C550 -OBUS<0 PUSHJ(TREOF) $
04m0611 ;check for EOF seen by formatter
04m0611 13206 01073117003006055416162365431416000 TRDONE: START-IN NORM $
04m0611 13207 01073137023006055416162365711416000 MAPF(TP,RC) START-IN D[IO] DEST(AR) C600 $
04m0611 ;Get data channel status bits.
04m0611 13210 0106301703006055405312365711416000 MAPF(3) D[IO] MASK(21.) ALU(DORQ) DEST(Q D%MEM) C800 $
04m0611 ;Include ending MA value in status info.
04m0611 13211 0107310060000000476162025421456000 D(AR) ROT(19.) C550 -OBUS<0 JUMP(TPMACK) $
04m0611 ;if TP CNT GO is off,
04m0611 13212 01072100000000000600762025421456000 D(AR) ROT(24.) MASK(3) ALU(D-1) C550 -OBUS=0 JUMP(TPMACK) $
04m0611 ; or if BUF CNT is not =1, then right no. of words were
04m0611 stored.
04m0611 13213 0102101700006055416112365431416000 ALU(Q-1) DEST(Q D%MEM) NORM $
04m0611 ;Otherwise, 1 extra word was stored, so decrement ending MA.
04m0611
04m0611 ;Note: we no longer support NRZI kludge mode, and no longer
04m0611 ; clear part of read buffer that no data was read into.
04m0611
04m0611 13214 0107301700006055416162426271416000 TPMACK: D(D%MEM) DEST(Q) NORM POPJ $
04m0611 ;Recover ending status and return.
04m0611
04m0611 13215 0106301700006054754162425571416000 TREOF: D(CONST 60) ROT(30.) ALU(DORQ) DEST(Q) NORM POPJ $
04m0611 13216 0106301700006054752162425571416000 TRERR: D(CONST 50) ROT(30.) ALU(DORQ) DEST(Q) NORM POPJ $
04m0611 ;Flag hard read error to prog.
04m0611
04m0611 ;OPCODE 726 -- MTAPE FUNCTIONS.
04m0611 ;Set/Clear NRZI kludge mode used to be fns 60/61.
04m0611
04m0611
04m0611 TAPENT: D(IR) MASK (18.) DEST(Q) NORM
04m0611 .repeat waitifix [
04m0611 COND(USER) PUSHJ(CKIOTU)
04m0611 ];[
04m0611 COND(USER) PUSHJ(CKIOTU)
04m0611 ].repeat waitifix
04 0611 $
04 0612 13217 01073012400000001404562225771456000 D(CONST 60) ALU(D#Q) COND(OBUS=0) JUMP(MUDD) C550 $
04 0613 13220 01066100200000010211414162025561456000 D(CONST 61) ALU(D#Q) COND(OBUS=0) JUMP(MUDD) C550 $
04 0614 13221 010661002000010211414362025561456000 ;NO LONGER SUPPORT NRZI MODE
04 0615 NORM PUSHJ(. + 2) $
04 0616 13222 0107311700002645416162225431456000 NEOI $ ;HWR HACK TRYING TO PROGRAM!
04 0617 13223 5407311700006055416162325420416000
04 0618
04 0619 13224 01066100200000001400162025561456000 D(CONST 0) ALU(D#Q) COND(OBUS=0) JUMP(TAPER) C550 $
04 0620 13225 01066100200000001400362225561456000 D(CONST 1) ALU(D#Q) COND(OBUS=0) PUSHJ(TAREOF) C550 $
04 0621 13226 01066100200000001401362225561456000 D(CONST 5) ALU(D#Q) COND(OBUS=0) PUSHJ(TAPEFR) C550 $
04 0622 13227 01066100200000001401562225561456000 D(CONST 6) ALU(D#Q) COND(OBUS=0) PUSHJ(TAPEBR) C550 $
04 0623 13230 01066100200000001402762225561456000 D(CONST 13) ALU(D#Q) COND(OBUS=0) PUSHJ(TERASE) C550 $
04 0624 13231 01066100200000001412162025561456000 D(CONST 50) ALU(D#Q) COND(OBUS=0) JUMP(TPSETIND) C550 $
04 0625 13232 01066100200000001412362025561456000 D(CONST 51) ALU(D#Q) COND(OBUS=0) JUMP(TPSETDNP) C550 $
04 0626
04 0627 13233 01073100000000001400762026361456000 D(D%MEM?) MASK(3) -OBUS=0 C550 JUMP(INT-MT) $
04 0628 ;JUMP IF THIS IS INTERRUPT VERSION OF INSTRUCTION.
04 0629 13234 01024117000026405416110225431456000 ALU(0) DEST(D%MEM?) NORM PUSHJ(TRCHECK) $
04 0630 ;Wait for op. to finish and get ending status in Q.
04 0631 ; The 0 in A-MEM[4] prevents TRCHECK from clearing read buf !
04 0632 13235 54023317000306055416162325420416000 ALU(Q) DEST(AC) SPEC(MU-POP) NEOI $
04 0633 ;Return status to caller in his AC (same as READ)
04 0634
04 0635
04 0636
04 0637 13236 0107301700006054160362365571416000 TAREOF: ;WRITE AN ENDX OF FILE (TAPE MARK)
04 0638 D(CONST 1) ROT(35. - 28.) DEST(Q) NORM $
04 0639 ;Get WFM (WRITE EOF) cmd bit for formatter
04 0639 13237 0106311700000000320350025571456000 TERAS1: D(CONST 1) ROT(35. - 22.) ALU(DORQ) DEST(HOLD) NORM JUMP(KNYMTP) $
04 0640 ;Add WRT CMD bit and start command.
04 0641
04 0642 13240 01073017000026476140762025571456000 TERASE: D(CONST 3) ROT(35. - 29.) DEST(Q) NORM JUMP(TERAS1) $
04 0643 ;ERASE A 3.75" GAP ON THE TAPE (get WFM and ERASE bits for
04 0644 formatter)
04 0645
04 0646 ];TAPE
04 0647
04 0648 .REPEAT TBOOT [
04 0649
04 0650
04 0651
04 0652
04 0653
04 0654
04 0655
04 0656
04 0657
04 0658
04 0659
04 0660
04 0661
04 0662
04 0663
04 0664
04 0665
04 0666
04 0667
04 0668
04 0669
04 0670
04 0671
04 0672
04 0673
04 0674
04 0675
04 0676
04 0677
04 0678
04 0679
04 0680
04 0681
04 0682
04 0683
04 0684
04 0685
04 0686
04 0687
04 0688
04 0689
04 0690
04 0691
04 0692
04 0693
04 0694
04 0695
04 0696
04 0697
04 0698
04 0699
04 0700
04 0701
04 0702
04 0703
04 0704
04 0705
04 0706
04 0707
04 0708
04 0709
04 0710
04 0711
04 0712
04 0713
04 0714
04 0715
04 0716
04 0717
04 0718
04 0719
04 0720
04 0721
04 0722
04 0723
04 0724
04 0725
04 0726
04 0727
04 0728
04 0729
04 0730
04 0731
04 0732
04 0733
04 0734
04 0735
04 0736
04 0737
04 0738
04 0739
04 0740
04 0741
04 0742
04 0743
04 0744
04 0745
04 0746
04 0747
04 0748
04 0749
04 0750
04 0751
04 0752
04 0753
04 0754
04 0755
04 0756
04 0757
04 0758
04 0759
04 0760
04 0761
04 0762
04 0763
04 0764
04 0765
04 0766
04 0767
04 0768
04 0769
04 0770
04 0771
04 0772
04 0773
04 0774
04 0775
04 0776
04 0777
04 0778
04 0779
04 0780
04 0781
04 0782
04 0783
04 0784
04 0785
04 0786
04 0787
04 0788
04 0789
04 0790
04 0791
04 0792
04 0793
04 0794
04 0795
04 0796
04 0797
04 0798
04 0799
04 0800
04 0801
04 0802
04 0803
04 0804
04 0805
04 0806
04 0807
04 0808
04 0809
04 0810
04 0811
04 0812
04 0813
04 0814
04 0815
04 0816
04 0817
04 0818
04 0819
04 0820
04 0821
04 0822
04 0823
04 0824
04 0825
04 0826
04 0827
04 0828
04 0829
04 0830
04 0831
04 0832
04 0833
04 0834
04 0835
04 0836
04 0837
04 0838
04 0839
04 0840
04 0841
04 0842
04 0843
04 0844
04 0845
04 0846
04 0847
04 0848
04 0849
04 0850
04 0851
04 0852
04 0853
04 0854
04 0855
04 0856
04 0857
04 0858
04 0859
04 0860
04 0861
04 0862
04 0863
04 0864
04 0865
04 0866
04 0867
04 0868
04 0869
04 0870
04 0871
04 0872
04 0873
04 0874
04 0875
04 0876
04 0877
04 0878
04 0879
04 0880
04 0881
04 0882
04 0883
04 0884
04 0885
04 0886
04 0887
04 0888
04 0889
04 0890
04 0891
04 0892
04 0893
04 0894
04 0895
04 0896
04 0897
04 0898
04 0899
04 0900
04 0901
04 0902
04 0903
04 0904
04 0905
04 0906
04 0907
04 0908
04 0909
04 0910
04 0911
04 0912
04 0913
04 0914
04 0915
04 0916
04 0917
04 0918
04 0919
04 0920
04 0921
04 0922
04 0923
04 0924
04 0925
04 0926
04 0927
04 0928
04 0929
04 0930
04 0931
04 0932
04 0933
04 0934
04 0935
04 0936
04 0937
04 0938
04 0939
04 0940
04 0941
04 0942
04 0943
04 0944
04 0945
04 0946
04 0947
04 0948
04 0949
04 0950
04 0951
04 0952
04 0953
04 0954
04 0955
04 0956
04 0957
04 0958
04 0959
04 0960
04 0961
04 0962
04 0963
04 0964
04 0965
04 0966
04 0967
04 0968
04 0969
04 0970
04 0971
04 0972
04 0973
04 0974
04 0975
04 0976
04 0977
04 0978
04 0979
04 0980
04 0981
04 0982
04 0983
04 0984
04 0985
04 0986
04 0987
04 0988
04 0989
04 0990
04 0991
04 0992
04 0993
04 0994
04 0995
04 0996
04 0997
04 0998
04 0999
04 1000

```

```

04m0629
04m0629 13241 01073117003106055416162365431416000
04m0629
04m0629 13242 01073017050026203416162225451556000
04m0629
04m0629 13243 01073117003106054220352365571416000
04m0629
04m0629 13244 01072017020006055400162425551416000
04m0629
04m0629
04m0629 13245 01073117000026503405150025571456000
04m0629
04 0629
04 0630
04 0631
04 0632
04 0633
04 0634
04 0635
04 0636
04 0637
04 0638
04 0639
04 0640
04 0641
04 0642
04 0643
04 0644
04 0645
04 0646
04 0647
04 0648
04 0649
04 0650
04 0651
04 0652
04 0653
04 0653
04 0654
04 0655
04 0655
04 0656
04 0656
04 0657
04 0658
04 0659
04 0659
04 0660
04 0661
04 0662
04 0663
04 0664
04 0665
04 0666
04 0667
04 0668
04 0669
04 0670
04 0671
04 0672
04 0673
04 0674
04 0675
04 0676
04 0677
04 0678
04 0679
04 0680
04 0681
04 0682
04 0683
04 0684
04 0684
04 0685
04 0686
04 0687
04 0688
04 0689
04 0690
04 0691
04 0692
04 0693
04 0694
04 0695
04 0696
04 0697
04 0698
04 0699
04 0700
04 0701
04 0702
04 0703
04 0704
04 0705
04 0706
04 0707
04 0708
04 0709
04 0710
04 0711
04 0712
04 0713
04 0714
04 0715
04 0716
04 0717
04 0718
04 0719

KNYMT: START-OUT NORM $
;Give TP MR to clear mode, error status
MAPF[TP.MR] D[MEM] DEST[Q] C-OUT PUSHJ[KNYGOA] $
;Put command bits in Q and start formatter.
START-OUT D[CONST 1] ROT[35. - 26.] DEST[IOD] NORM $
;Clear all command bits except FORMATTER ENABLE.
MAPF[TP.MF] ALU[-1] DEST[Q] LONG POPJ $
;Put -1 in Q in case we are returning to TAPENT.

TAPERW: ;REWIND
D[CONST 24] DEST[HOLD] NORM JUMP[KNYMT] $
;RAD AND GO BITS -- KNYGOA WILL DELETE THE GO BIT !

);TBOOT

.REPEAT TAPE [

TAPEFR: ;SKIP FORWARD ONE RECORD.
D[CONST 0] DEST[HOLD] NORM JUMP[KNYMT] $
;START A READ, BUT IGNORE THE DATA.

TAPEBR: ;SKIP BACKWARD ONE RECORD.
D[CONST 1] ROT[35. - 27.] DEST[HOLD] NORM JUMP[KNYMT] $
;JUST A READ BACKWARD, WITH THE DATA IGNORED.

TPSETIND: ;Set industry compatible mode
D[D%MEM0] DEST[Q] NORM $ ;Stupid A-MEM
D[CONST 1] ROT[35.] ALU[DORQ] DEST[D%MEM0] JUMP[TAPEI] $
;Set appropriate bit and done
TPSETDMP: ;Set PDP-10 Dump Mode
D[D%MEM0] DEST[Q] NORM $ ;Stupid A-MEM
D[CONST 1] ROT[35.] ALU[-D&Q] DEST[D%MEM0] JUMP[TAPEI] $
;Clear industry compatible mode and done.

INT-MT: ALU[0] DEST[D%MEM4] NORM $
;ZERO COUNT REGISTER TO BE SAFE
D[D%MEM7] MASK[33.] DEST[Q] SHORT $
;GET READY TO SET READ BIT, MTAPE BIT, AND WAITING FOR
FORMATTER BIT.
D[CONST 7] ROT[33.] ALU[DORQ] DEST[D%MEM7] NORM $
;READ BIT SO INTERRUPT CALLS ITRCHK, MTAPE BIT SO NO LENGTH
ERROR CHK
; FORMATTER INTERRUPT BIT SO DOESN'T MESS AROUND WITH TRANSFER
COUNTS
ALU[0] DEST[D%MEM2] NORM $
;NOT WRITING ANY BITS TO TP.WC, SO ZERO THIS OUT.
;DON'T REMEMBER REAL LAST BITS WRITTEN, SINCE A-MEM[2] IS USED
; FOR BOTH REMEMBERING TP.WC VALUES AND ENDING STATUS.)
D[CONST 2] ROT[12.] DEST[IOD] START-OUT NORM $
;ENABLE FOR FORMATTER NOT BUSY
MAPF[TP.WC] SPEC[MU-POP] JUMP[MAIN] C600 $
;AND RETURN FROM INSTRUCTION.

;OPCODE 727 -- READ STATUS BITS FROM TAPE DRIVE.

.DEFINE TSS[A B]
[ ;MOVE BIT A OF AR TO BIT B OF Q.
D[AR] ROT[1 + A] MASK[1] DEST[HOLD] NORM $
D[MEM] ROT[35. - B] ALU[DORQ] DEST[Q] NORM $ ]

.REPEAT WAITS [
.PAIR
];.REPEAT WAITS

TAPERS:
.REPEAT WAITS [
CLR-DEV-FROM-INTR D[IR] ROT[12. + 1 + 1] MASK[4] DEST[Q]
COND[USER] PUSHJ[CKIOTU] $
;Treat device 370 and 374 as identical for now...
;Extract IOT decode * 2. Note we can do this because the
;machine has already done indexing/indirection and bits
;13:17 are guaranteed zero
D[LABEL TAPE-DISPATCH] ALU[D+Q] DEST[AR] NORM $
D[AR] ROT[MUA-ROT] ODISP LONG $
;Dispatch of type of IOT

;Allocate space for dispatch table
.PAIR ;Limit address to 12 bits in width
TAPE-DISPATCH:
.. + 20
.ORG [TAPE-DISPATCH]
];.REPEAT WAITS
.REPEAT 1 - WAITS [
UIOTRP[MUUD] $
];.REPEAT 1 - WAITS

START-IN NORM $
;NEED TO CHECK FOR FORMATTER BUSY
MAPF[TP.RS] D[IOD] ALU[NOTD] DEST[AR] C800
;GET STATUS BITS
;Only the .RELOC really needs to be under WAITS conditional.
.REPEAT 1 - WAITS [ $ ]
.REPEAT WAITS [
JUMP[TAPERS0] $
;GET STATUS BITS

.RELOC
TAPERS0:
];.REPEAT WAITS
D[AR] ROT[7] OBUS<0 C550 JUMP[TAPERS1] $
;JUMP IF FORMATTER STILL BUSY, DON'T TOUCH AND RUIN XFER.
;JUST USE THESE BITS.

START-OUT ALU[0] DEST[IOD] NORM $
;CLEAR THE MODE CTRL REGISTER.
MAPF[TP.WM] START-OUT

```

```

04 0725                                ;NOW RE-ARRANGE THE BITS
04 0726                                ;
04 0727                                ;
04 0728                                ;
04 0729                                ;
04 0730                                ;
04 0731                                ;
04 0732                                ;
04 0733                                ;
04 0734                                ;
04 0735                                ;
04 0736                                ;
04 0737                                ;
04 0738                                ;
04 0739                                ;
04 0740                                ;
04 0741                                ;
04 0742                                ;
04 0743                                ;
04 0744                                ;
04 0745                                ;
04 0746                                ;
04 0747                                ;
04 0748                                ;
04 0749                                ;
04 0750                                ;
04 0751                                ;
04 0752                                ;
04 0753                                ;
04 0754                                ;
04 0755                                ;
04 0756                                ;
04 0757                                ;
04 0758                                ;
04 0759                                ;
04 0760                                ;
04 0761                                ;
04 0762                                ;
04 0763                                ;
04 0764                                ;
04 0765                                ;
04 0766                                ;
04 0767                                ;
04 0768                                ;
04 0769                                ;
04 0770                                ;
04 0771                                ;
04 0772                                ;
04 0773                                ;
04 0774                                ;
04 0775                                ;
04 0776                                ;
04 0777                                ;
04 0778                                ;
04 0779                                ;
04 0780                                ;
04 0781                                ;
04 0782                                ;
04 0783                                ;
04 0784                                ;
04 0785                                ;
04 0786                                ;
04 0787                                ;
04 0788                                ;
04 0789                                ;
04 0790                                ;
04 0791                                ;
04 0792                                ;
04 0793                                ;
04 0794                                ;
04 0795                                ;
04 0796                                ;
04 0797                                ;
04 0798                                ;
04 0799                                ;
04 0800                                ;
04 0801                                ;
04 0802                                ;
04 0803                                ;
04 0804                                ;
04 0805                                ;
04 0806                                ;
04 0807                                ;
04 0808                                ;
04 0809                                ;
04 0810                                ;
04 0811                                ;
04 0812                                ;
04 0813                                ;
04 0814                                ;
04 0815                                ;
04 0816                                ;
04 0817                                ;
04 0818                                ;
04 0819                                ;
04 0820                                ;
04 0821                                ;
04 0822                                ;
04 0823                                ;
04 0824                                ;
04 0825                                ;
04 0826                                ;
04 0827                                ;
04 0828                                ;
                                ;NOW RE-ARRANGE THE BITS
TAPERS1:
    TSS[ 3 30. ] ;ON LINE
    TSS[ 11. 31. ] ;REWINDING
    TSS[ 4 32. ] ;FILE PROTECT
    TSS[ 12. 33. ] ;LOAD POINT
    TSS[ 10. 34. ] ;READY
    TSS[ 34. 35. ] ;ENDX OF TAPE
    ALU(Q) SHAC $

                                ;725 - OBSOLETE VERSION OF READ

TAPERD:
.repeat 1 - waitsfix [
    UIOTRP(MUUD) $
    D(D%MEM7) MASK(33.) DEST(Q) SHORT $
];.repeat 1 - waitsfix
.repeat waitsfix [
    D(D%MEM7) MASK(33.) DEST(Q) NORM COND(USER) PUSHJ(CKIOTU) $
    ;Make sure we're in Exec or IOT-user mode
];.repeat waitsfix
    ;CLEAR OUT READ, MTAPE AND INTERRUPT FLAGS.
    ALU(Q) DEST(D%MEM7) NORM $
    D(CONST 14) ROT(6) DEST(IR-ADR) NORM PUSHJ(KNYRGO) $
    ;Fake a word count of 1400
    D(MA) DEST(D%MEM4) NORM PUSHJ(TRP2) $
    ALU(Q) DEST(AC) ACSEL(AC) NEQI $
    ;Move status into AC.

;730, AC/COUNT. READ WHOLE RECORD, STORING UP TO COUNT WORDS STARTING AT
EFF ADR.
    ;SWAP AC AND IR, THEN DO TAPERX.

TAPERX:
.REPEAT 1 - WAITS [
    UIOTRP(MUUD) $
];.REPEAT 1 - WAITS
    D(IR) DEST(O-AC IR-ADR) ACSEL(AC) NORM JUMP(TAPERX) $

;732 - (AC) IS START ADDR., E IS # OF WORDS TO READ.

TAPERX:
.repeat 1 - waitsfix [
    UIOTRP(MUUD) $
    D(D%MEM7) MASK(33.) DEST(Q) SHORT $
];.repeat 1 - waitsfix
.repeat waitsfix [
    D(D%MEM7) MASK(33.) DEST(Q) NORM COND(USER) PUSHJ(CKIOTU) $
    ;Make sure we're in Exec or IOT-user mode
];.repeat waitsfix
    ;CLEAR ALL FLAG BITS IN A-MEM(7)
    ALU(Q) DEST(D%MEM7) NORM PUSHJ(KNYRGO) $ ;GET TAPE STARTED.
    D(D%MEM7) MASK(3) -OBUS=0 CS50 JUMP(INT-READ) $
    ;JUMP IF WE ARE TO DO THE INTERRUPT FLAVOR OF
INSTRUCTION.
    ALU(AC) ACSEL(AC) DEST(D%MEM4) PUSHJ(TRP2) NORM $ ;READ REC.
    D(AR) ROT(16.) -OBUS<0 JUMP(TARP3) $
    ;Was record longer than word count ?
    ;Jump unless FIFO RDY FOR BUF is on, indicating
    ; that tape supplied more bytes after count ran out.
    D(LIT 44000000000) ALU(DORQ) DEST(Q) NORM $ ;YES, SET BIT 3.
TARP3: ALU(Q) DEST(AC) ACSEL(AC) SPEC(MU-POP) NEQI $ ;NO, NOT TOO LONG.
                                ;MOVE STATUS INTO AC.

;HERE FOR INTERRUPT FLAVOR OF TAPE READ INSTRUCTIONS, WHERE PI ASSIGNMENT
; IS NON-ZERO.

INT-READ:
    D(D%MEM7) MASK(34.) DEST(Q) NORM $
                                ;GET PLACE WHERE TO SET READ FLAG, CLEAR INTERRUPT STATE
FLAG
                                ; IN BIT 1.
    D(CONST 1) ROT(35.) ALU(DORQ) DEST(D%MEM7) JUMP(INT-WRITE) NORM
$
                                ;SET READ FLAG IN A-MEM(7).
                                ;REST OF STUFF SAME AS FOR WRITE.

;731, AC/ADR, E/+COUNT. WRITE RECORD OF +COUNT
; WORDS, DATA FROM ADR.
;SET AC:=0 IF OPERATION COMPLETED SUCCESSFULLY.
; SET AC:=(SETZ) + HIGHEST ADR READ IF REACHED
; EOT DURING OPERATION (CURRENTLY THIS IS THE ONLY
; ERROR CONDITION.) OPERATION IS COMPLETED EVEN
; IF EOT IS PASSED.

TAPEWR:
.repeat 1 - waitsfix [
    UIOTRP(MUUD) $
];.repeat 1 - waitsfix
    D(D%MEM7) MASK(33.) DEST(Q) NORM
.repeat waitsfix [
    COND(USER) PUSHJ(CKIOTU)
];.repeat waitsfix
$
    ;Setup to clear the read, mtape, and interrupt state
flags.
    ;Make sure we're in Exec or IOT-user mode
    ALU(Q) DEST(D%MEM7) NORM PUSHJ(DCINIT) $
    ;Init. the data channel.
    D(D%MEM0) ROT(1) MASK(1) DEST(AR) NORM $
    ;Get the 32-bit mode flag.
    D(AR) ROT(35. - 29.) DEST(Q) NORM $
    ;Position it for the hardware.
    START-OUT D(CONST 1) ROT(35. - 28.) ALU(DORQ) DEST(DD) NORM $
    ;Set the OUT bit.
    MAKE(1P, 1M) D(CONST 1) ROT(35. - 22) DEST(Q) PUSHJ(KNYRGO) $

```

```

04 0832 ; instruction.
04 0833 ALU[AC] DEST[D%MEM4] NORM PUSHJ[STRTDC] $
04 0834 ;Get word count and start the channel.
04 0835 D[MEM] ROT[32.] -OBUS<0 JUMP[TWERR] $ ;Test HARD ERR.
04 0836 ALU[0] DEST[AC] NORM $ ;We return 0 in AC if no EOT.
04 0837 D[MEM] ROT[34.] C550 OBUS<0 JUMP[TAPEOI] $
04 0838 ;If no EOT seen, all done.
04 0839 D[CONST 60] ROT[35. - 5] ALU[DORAC] DEST[AC] NEDI $
04 0840 ;Turn on bit 0 to indicate EOT seen during operation.
04 0841
04 0842 ;Here for the case where PI assignment is non-zero - just start the
04 0843 ; transfer and return. Also come here at ENDX of INT-READ.
04 0844
04 0845 INT-WRITE:
04 0846 ALU[AC] DEST[D%MEM4] PUSHJ[INT-STARTDC] NORM $
04 0847 ;PUT COUNT IN AMEM[4], START THE TRANSFER
04 0848 NEDI $
04 0849 ;AND RETURN FROM THIS INSTRUCTION WITHOUT CHANGING AC.
04 0850
04 0851
04 0852 TWERR: ;:Error occurred during write.
04 0853
04 0854 NORM PUSHJ[KNYRS1] $
04 0855 ;Blast the tape formatter and drive
04 0856 D[CONST 50] ROT[30.] DEST[AC] NEDI $
04 0857 ;And give error return to program. We no longer
04 0858 ;do backspace erase gap rewrite at micro-level, MACRO level
04 0859 ; must do this.
04 0860
04 0861
04 0862

```

```

05 0863
05 0864
05 0865
05 0866
05 0867
05 0868
05 0869
05 0870
05 0871
05 0872
05 0873
05 0874
05 0875
05 0876
05 0877
05 0878
05 0879
05 0880
05 0881
05 0882
05 0883
05 0884
05 0885
05 0886
05 0887
05 0888
05 0889
05 0890
05 0891
05 0892
05 0893
05 0894
05 0895
05 0896
05 0897
05 0898
05 0899
05 0900
05 0901
05 0902
05 0903
05 0904
05 0905
05 0906
05 0907
05 0908
05 0909
05 0910
05 0911
05 0912
05 0913
05 0914
05 0915
05 0916
05 0917
05 0918
05 0919
05 0920
05 0921
05 0922
05 0923
05 0924
05 0925
05 0926
05 0927
05 0928
05 0929
05 0930
05 0931
05 0932
05 0933
05 0934
05 0935
05 0936
05 0937
05 0938
05 0939
05 0940
05 0941
05 0942
05 0943
05 0944
05 0945
05 0946
05 0947
05 0948
05 0949
05 0950

TAPINT: START-OUT D(D%AMEM2) DEST(IOD) NORM $
MAPF(TP.WC) START-IN C600 $
;CLEAR ENABLES
MAPF(TP.RS) D(IOD) DEST(AR) C800 $
;GET STATUS IN AR FOR CHECKING.
D(D%AMEM7) ROT(1) OBUS<0 C550 JUMP(FMTDON) $
;JUMP IF EXPECTING A -FMT BUSY INTERRUPT
D(D%AMEM7) -OBUS<0 C550 JUMP(TAPINTWRT) $
;JUMP IF THIS XFER IS A WRITE.
START-OUT $
;THE MAPF(0) WRITES LAST WORD TO MEMORY.
MAPF(0) D(AR) ROT(7) OBUS<0 C550 JUMP(INT-RDODNE) $
;IF FORMATTER NO LONGER BUSY, THEN WE READ RECORD SHORTER
; THAN THE COUNT, SO FORGET REST OF TRANSFER.

;HERE ALWAYS IF WRITE OR IF READ AND FORMATTER IS STILL GOING.
; MAY EITHER BE ENDX OF TRANSFER OR TIME TO CONTINUE CURRENT LONG RECORD.

; TAPE COUNT GO HAS TO BE OFF SINCE ITS EITHER WRITE, OR READ WITH
; FORMATTER
; IDLE.

TAPINTWRT:
D(D%AMEM5) OBUS=0 C550 JUMP(TAPEXFRDON) $
;IF WE HAVE EXHAUSTED COUNT, TRANSFER IS DONE.
; COME BACK TO FMTDON WHEN -FMT BUSY COMES TRUE.
PUSH(DCGO) NORM $
;START UP NEXT PART OF THE TRANSFER
MAPF(0) D(CONST 12) ROT(12.) DEST(Q) JUMP(TAPINTENB) NORM $
;MAPF 0 for DCGO. Enable for -FMTR BSY and -TP CNT GO.

TAPEXFRDON:
D(D%AMEM7) DEST(Q) SHORT $
;GET DATA TO OR IN WAITING FOR FORMAT DONE BIT
D(CONST 1) ROT(35. - 1) ALU(DORQ) DEST(D%AMEM7) NORM $
;WE CONTINUE AT FMTDON ON NEXT INTERRUPT.
D(CONST 02) ROT(12.) DEST(Q) NORM JUMP(TAPINTENB) $
;BITS FOR JUST -FMT BUSY INTERRUPT ENABLE

TAPINTENB: ;HERE WITH BITS FOR INTERRUPT ENABLES IN Q.
D(D%AMEM2) ALU(DORQ) DEST(IOD) START-OUT NORM $
;ENABLE FOR BITS IN Q.
MAPF(TP.WC) C800
JUMP(MAIN) $
;AND RETURN FROM THIS MICROINTERRUPT.

FMTDON: D(AR) ROT(7) -OBUS<0 C550 JUMP(. ) $
;HANG IF FORMATTER IS STILL BUSY.
D(D%AMEM7) -OBUS<0 C550 JUMP(INT-WRTDONE) $
;JUMP IF ITS NOT A READ.

;HERE ALSO IF FORMATTER SHUT DOWN BECAUSE NOT ENOUGH DATA ON TAPE TO
; SATISFY
; THE CHANNEL'S COUNT.

INT-RDODNE:
PUSH(IITRCHK) NORM $
;GET STATUS OF XFER INTO Q
D(D%AMEM7) ROT(2) OBUS<0 JUMP(INT-RDWCOK) C550 $
;IF NON-DATA OPERATION, DON'T CHECK FOR WORD COUNT.
D(AR) ROT(16.) -OBUS<0 JUMP(INT-RDWCOK) C550 $
;JUMP IF NO PROBLEM WITH WORD COUNT
D(CONST 44) ROT(30.) ALU(DORQ) DEST(Q) NORM $
;RECORD WAS LONGER THAN WORD COUNT, SET LENGTH ERROR.

INT-RDWCOK:
ALU(Q) DEST(D%AMEM2) NORM $
;STORE STATUS IN AMEM(2) FOR THE TRANSFER STATUS READING INST.

TAPEPI: D(D%AMEM7) DEST(Q) SHORT $
;GET CONT WORD.
D(CONST 10) ALU(DORQ) DEST(D%AMEM7) NORM $
;SET INTERRUPT BIT FOR CONSO
D(D%AMEM7) DEST(Q AR) MASK(3) -OBUS=0 JUMP(PIGEN) C550 $
;IF PI CHANNEL ASSIGNED, GO INTERRUPT.
NEI $
;CLEARED PI ASSIGNMENT OUT DURING XFER?

INT-WRTDONE:
ALU(0) DEST(D%AMEM2 Q) NORM $
;CLEAR OUT ACCUMULATED STATUS
D(AR) ROT(32.) OBUS<0 JUMP(. + 2) C550 $
;JUMP IF NO HARD ERROR
D(CONST 51) ROT(33.) ALU(DORQ) DEST(D%AMEM2 Q) PUSH(KNYSR1) $
;HARD ERROR, SET 1B0 FOR ANY ERROR, 1B2 FOR HARD WRITE ERROR
D(AR) ROT(34.) OBUS<0 C550 JUMP(TAPEPI) $
;IF EOT NOT SET, JUST CAUSE PI ON PROPER CHANNEL.
D(CONST 61) ROT(33.) ALU(DORQ) DEST(D%AMEM2) JUMP(TAPEPI) NORM $
;EOT, SET IT IN AMEM AND GO CAUSE PI

```

```

06 0951
06 0952
06 0953
06 0954 ;TPCONI INSTRUCTION, OPCODE 733.
06 0955 ; 10 MEANS INTERRUPT HAS BEEN REQUESTED.
06 0956 ; 33-35 PI ASSIGNMENT.
06 0957
06 0958 .REPEAT WAITS [
06 0959 .ORG(TAPE-DISPATCH + 12)
06 0960 ];.REPEAT WAITS
06 0961 TPCONI:
06 0962 .REPEAT 1 - WAITS [
06 0963 UIOTRP(MUUD) $
06 0964 ];.REPEAT 1 - WAITS
06 0965
06 0966 START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
06 0967 ;GET THE HI ORDER CONI BITS
06 0968 D(D%AMEM?) MASK(15.) ALU(DORQ) SMAC $
06 0969 ;STORE CONI BITS INTO EA.
06 0970 ;ALSO STORE INTERRUPT STATE BITS FOR DEBUGGING.
06 0971
06 0972 ;CAUTION: Still in dispatch table under WAITS switch
06 0973
06 0974 .REPEAT WAITS [
06 0975 TPCONSZ: START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
06 0976 ;GET THE HI ORDER CONI BITS
06 0977 D(D%AMEM?) MASK(15.) ALU(DORQ) DEST(Q) NORM JUMP(XXCONS2) $
06 0978 ;STORE CONI BITS INTO Q AND DO USUAL CONS2 THING
06 0979 TPCONSO: START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
06 0980 ;GET THE HI ORDER CONI BITS
06 0981 D(D%AMEM?) MASK(15.) ALU(DORQ) DEST(Q) NORM JUMP(XXCONSO) $
06 0982 ;STORE CONI BITS INTO Q AND DO USUAL CONSO THING
06 0983
06 0984 .RELOC
06 0985 ];.REPEAT WAITS
06 0986
06 0987 ;TPCONO INSTRUCTION, OPCODE 734.
06 0988 ; 100 MEANS CLEAR FORMATTER.
06 0989 ; 20 MEANS CLEAR INTERRUPT FLAG.
06 0990 ; 33-35 ARE TO SET PI ASSIGNMENT.
06 0991
06 0992 .REPEAT WAITS [
06 0993 .ORG(TAPE-DISPATCH + 10)
06 0994 ];.REPEAT WAITS
06 0995 .REPEAT 1 - WAITS [
06 0996 TPCONO: UIOTRP(MUUD) $
06 0997 ];.REPEAT 1 - WAITS
06 0998
06 0999 D(IR) ROT(29.) OBUS<0 C550 PUSHJ(TAPCLR) $
06 1000 ;IF 100 BIT IS SET, CLEAR THE FORMATTER.
06 1001 .REPEAT 1 - WAITS [
06 1002 ;Only the .reloc really needs to be under WAITS switch. The JUMP and
06 1003 NORM
06 1004 ;are done separately to make BINCOM succeed.
06 1005 D(CONST 7) ALU(NOTD) DEST(Q) SHORT $
06 1006 ;MASK TO CLEAR PI ASSIGNMENT
06 1007 ];.REPEAT 1 - WAITS
06 1008 .REPEAT WAITS [
06 1009 D(CONST 7) ALU(NOTD) DEST(Q) JUMP(TPCONO2) NORM $
06 1010 ;MASK TO CLEAR PI ASSIGNMENT
06 1011 .reloc
06 1012 TPCONO2:
06 1013 ];.REPEAT WAITS
06 1014 D(IR) ROT(31.) -OBUS<0 C550 JUMP[. + 2] $
06 1015 ;JUMP IF NOT CLEARING IT
06 1016 D(CONST 1?) ALU(NOTD) DEST(Q) SHORT $
06 1017 ;CLEARING INTERRUPT FLAG, GET DIFFERENT MASK
06 1018 D(D%AMEM?) ALU(D&Q) DEST(Q) SHORT $
06 1019 ;CLEAR OUT PI ASSIGNMENT AND MAYBE INTERRUPT FLAG
06 1020 D(IR) MASK(3) ALU(DORQ) DEST(D%AMEM?) NORM JUMP(TAPEO1) $
06 1021 ;STORE PI ASSIGNMENT IN A-MEM(?) AND RETURN FROM INSTRUCTION.
06 1022
06 1023 TAPCLR: PUSHJ(DCINIT) NORM $
06 1024 ;GET RID OF INTERRUPT ENABLES, RESET CHANNEL
06 1025 JUMP(KNYCLR) NORM $
06 1026 ;AND CLEAR FORMATTER AND DRIVE.
06 1027
06 1028 ;TPCONSO - OPCODE 735.
06 1029 ; SKIP IF BITS IN EA ARE SET.
06 1030 ; SEE TPCONI FOR BIT ASSIGNMENTS.
06 1031
06 1032 .REPEAT 1 - WAITS [
06 1033
06 1034 TPCNSO: UIOTRP(MUUD) $
06 1035 START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
06 1036 ;GET THE HI ORDER BITS INTO Q.
06 1037 D(D%AMEM?) MASK(18.) ALU(DORQ) DEST(Q) SHORT $
06 1038 ;GET WHAT BITS ARE.
06 1039 D(MA) ALU(D&Q) CONDSKP[-ALU=0] $
06 1040 ;IF ANY MASKED BITS ON => SKIP
06 1041
06 1042 ;LEAVE OUT TPCNSZ, DON'T WASTE THE SPACE.
06 1043
06 1044 ];.REPEAT 1 - WAITS (includes comment because WAITS includes CONS2)
06 1045
06 1046 ;TPDATI - OPCODE 736
06 1047 ;RETURNS TRANSFER STATUS (BITS, ENDING ADDRESS) TO C(EA).
06 1048
06 1049 .REPEAT WAITS [
06 1050 .ORG(TAPE-DISPATCH + 2)
06 1051 ];.REPEAT WAITS
06 1052 .REPEAT 1 - WAITS [
06 1053 TPDATI: UIOTRP(MUUD) $
06 1054 ];.REPEAT 1 - WAITS
06 1055
06 1056 D(D%AMEM2) SMAC $
06 1057 ;STORE STATUS SAVED ON LAST XFER TO C(EA)
06 1058 .REPEAT WAITS [
06 1059 NOP $

```

```
.RELOC
);REPEAT WAITS

TPCONIBTS:
MAPF[TP.RC] D[IO] ALU[D&Q] DEST[Q] C800 START-IN $
;1B18 = OVERRUN, CLEARED ON MASTER RESET.
;1B19 = CONTROLLER BUSY.
MAPF[TP.RS] D[IO] DEST[AR] C800 $
;GET FORMATTER STATUS IN AR
D[AR] ROT[7] DBUS<0 C550 POPJ $
;RETURN IF FORMATTER IS IDLE.
D[CONST 1] ROT[35. - 20.] ALU[DORQ] DEST[Q] NORM POPJ $
;FORMATTER IS BUSY, SET THE BIT.
;1B20 = FORMATTER BUSY

] [

TAPEFR: ;SKIP FORWARD ONE RECORD.
D[CONST 0] DEST[HOLD] NORM JUMP[KNYMTP] $
;START A READ, BUT IGNORE THE DATA.

TAPEBR: ;SKIP BACKWARD ONE RECORD.
D[CONST 1] ROT[35. - 27.] DEST[HOLD] NORM JUMP[KNYMTP] $
;JUST A READ BACKWARD, WITH THE DATA IGNORED.

TPSETIND: ;Set industry compatible mode
D[D%MEM0] DEST[Q] NORM $ ;Stupid A-MEM
D[CONST 1] ROT[35.] ALU[DORQ] DEST[D%MEM0] JUMP[TAPEOI] $
;Set appropriate bit and done

TPSETDMP: ;Set POP-10 Dump Mode
D[D%MEM0] DEST[Q] NORM $ ;Stupid A-MEM
D[CONST 1] ROT[35.] ALU[D&Q] DEST[D%MEM0] JUMP[TAPEOI] $
;Clear industry compatible mode and done.

INT-MT: ALU[0] DEST[D%MEM4] NORM $
;ZERO COUNT REGISTER TO BE SAFE
D[D%MEM7] MASK[33.] DEST[Q] SHORT $
;GET READY TO SET READ BIT, MTAPE BIT, AND WAITING FOR
FORMATTER BIT.
D[CONST 7] ROT[33.] ALU[DORQ] DEST[D%MEM7] NORM $
;READ BIT SO INTERRUPT CALLS ITRCHK, MTAPE BIT SO NO LENGTH
ERROR CHK
; FORMATTER INTERRUPT BIT SO DOESN'T MESS AROUND WITH TRANSFER
COUNTS
ALU[0] DEST[D%MEM2] NORM $
;NOT WRITING ANY BITS TO TP.WC, SO ZERO THIS OUT.
;DON'T REMEMBER REAL LAST BITS WRITTEN, SINCE A-MEM[2] IS USED
; FOR BOTH REMEMBERING TP.WC VALUES AND ENDING STATUS.)
D[CONST 2] ROT[12.] DEST[IO] START-OUT NORM $
;ENABLE FOR FORMATTER NOT BUSY
MAPF[TP.WC] SPEC[MU-POP] JUMP[MAIN] C600 $
;AND RETURN FROM INSTRUCTION.

;OPCODE 727 -- READ STATUS BITS FROM TAPE DRIVE.

.DEFINE TSS[A B]
! ;MOVE BIT A OF AR TO BIT B OF Q.
D[AR] ROT[1 + A] MASK[1] DEST[HOLD] NORM $
D[MEM] ROT[35. - B] ALU[DORQ] DEST[Q] NORM $

.REPEAT WAITS [
.PAIR
];[
.PAIR
[. \ 2 + .
]].REPEAT WAITS

TAPERS:
.REPEAT WAITS [
CLR-DEV-FROM-INTR D[IR] ROT[12. + 1 + 1] MASK[4] DEST[Q]
COND[USER] PUSHJ[CKIOTU] $
;Treat device 370 and 374 as identical for now...
;Extract IOT decode * 2. Note we can do this because the
;machine has already done indexing/indirection and bits
;13:17 are guaranteed zero
D[LABEL TAPE-DISPATCH] ALU[D+Q] DEST[AR] NORM $
D[AR] ROT[MUA-ROT] ODISP LONG $
;Dispatch of type of IOT

;Allocate space for dispatch table
.PAIR ;Limit address to 12 bits in width
TAPE-DISPATCH:
:. + 20
.ORG [TAPE-DISPATCH]
];[
CLR-DEV-FROM-INTR D[IR] ROT[12. + 1 + 1] MASK[4] DEST[Q]
COND[USER] PUSHJ[CKIOTU] $
;Treat device 370 and 374 as identical for now...
;Extract IOT decode * 2. Note we can do this because the
;machine has already done indexing/indirection and bits
;13:17 are guaranteed zero
D[LABEL TAPE-DISPATCH] ALU[D+Q] DEST[AR] NORM $
D[AR] ROT[MUA-ROT] ODISP LONG $
;Dispatch of type of IOT

;Allocate space for dispatch table
.PAIR [:. \ 2 + .
];Limit address to 12 bits in width
TAPE-DISPATCH:
:. + 20
.ORG [TAPE-DISPATCH]
] xlist
list );REPEAT WAITS
.REPEAT 1 - WAITS [
```



```

06 1107 MAPF(TP.R5) D[IO] ALU[NOTD] DEST[AR] C800
06 1108 ;GET STATUS BITS
06 1109 ;Only the .RELOC really needs to be under WAITS conditional.
06 1110 .REPEAT 1 - WAITS [ $ ]
06 1111 .REPEAT WAITS [
06 1112 JUMP(TAPERS0) $
06 1113 ;GET STATUS BITS
06 1114 .RELOC
06 1115 TAPERS0:
06m1116 ];[
06m1116 13267 01077137040000001416162025711456000 JUMP(TAPERS0) $
06m1116 ;GET STATUS BITS
06m1116 .RELOC
06m1116 [.USE(HILOC)
06m1116 [ xlist
06m1117 list ] ]TAPERS0:
06 1116 ].REPEAT WAITS
06 1117 13306 01073100400000000176162025421456000 D[AR] ROT[7] OBUS<0 C550 JUMP(TAPERS1) $
06 1118 ;JUMP IF FORMATTER STILL BUSY, DON'T TOUCH AND RUIN XFER.
06 1119 ;JUST USE THESE BITS.
06 1120
06 1121 13307 01024117003106055416152365431416000 START-OUT ALU[0] DEST[IO] NORM $
06 1122 ;CLEAR THE MODE CTRL REGISTER.
06 1123 MAPF(TP.WM) START-OUT
06 1124 13310 01073117043106054220352365551416000 D[CONST 1] ROT[35. - 26.] DEST[IO] C-OUT $
06 1125 ;ENABLE THE FORMATTER.
06 1126 13311 01024017023006055416162365411416000 MAPF(TP.WF) START-IN ALU[0] DEST[Q] C800 $
06 1127 ;READ STATUS BITS.
06 1128 13312 01077137040006055416162365711416000 MAPF(TP.R5) D[IO] ALU[NOTD] DEST[AR] C800 $
06 1129 ;NOW RE-ARRANGE THE BITS
06 1130 TAPERS1:
06m1131 TSS[ 3 30. ]
06m1131 [ ;MOVE BIT 3 OF AR TO BIT 30. OF Q.
06 1131 13313 01073117000006054100350365431416000 D[AR] ROT[1 + 3] MASK[1] DEST[HOLD] NORM $
06 1131 13314 01063017000006054136162365471516000 D[MEM] ROT[35. - 30.] ALU[DORQ] DEST[Q] NORM $ ;ON LINE
06m1132 TSS[ 11. 31. ]
06m1132 [ ;MOVE BIT 11. OF AR TO BIT 31. OF Q.
06 1132 13315 01073117000006054300350365431416000 D[AR] ROT[1 + 11.] MASK[1] DEST[HOLD] NORM $
06 1132 13316 01063017000006054116162365471516000 D[MEM] ROT[35. - 31.] ALU[DORQ] DEST[Q] NORM $ ;REWINDING
06m1133 TSS[ 4 32. ]
06m1133 [ ;MOVE BIT 4 OF AR TO BIT 32. OF Q.
06 1133 13317 01073117000006054120350365431416000 D[AR] ROT[1 + 4] MASK[1] DEST[HOLD] NORM $
06 1133 13320 01063017000006054076162365471516000 D[MEM] ROT[35. - 32.] ALU[DORQ] DEST[Q] NORM $ ;FILE PROTECT
06m1134 TSS[ 12. 33. ]
06m1134 [ ;MOVE BIT 12. OF AR TO BIT 33. OF Q.
06 1134 13321 01073117000006054320350365431416000 D[AR] ROT[1 + 12.] MASK[1] DEST[HOLD] NORM $
06 1134 13322 01063017000006054056162365471516000 D[MEM] ROT[35. - 33.] ALU[DORQ] DEST[Q] NORM $ ;LOAD POINT
06m1135 TSS[ 10. 34. ]
06m1135 [ ;MOVE BIT 10. OF AR TO BIT 34. OF Q.
06 1135 13323 01073117000006054260350365431416000 D[AR] ROT[1 + 10.] MASK[1] DEST[HOLD] NORM $
06 1135 13324 01063017000006054036162365471516000 D[MEM] ROT[35. - 34.] ALU[DORQ] DEST[Q] NORM $ ;READY
06m1136 TSS[ 34. 35. ]
06m1136 [ ;MOVE BIT 34. OF AR TO BIT 35. OF Q.
06 1136 13325 01073117000006055060350365431416000 D[AR] ROT[1 + 34.] MASK[1] DEST[HOLD] NORM $
06 1136 13326 01063017000006054016162365471516000 D[MEM] ROT[35. - 35.] ALU[DORQ] DEST[Q] NORM $ ;ENDX OF TAPE
06 1137 13327 01023131000022665416156125430456000 ALU[Q] SMAC [ IFRQ DEST[MEMSTO AR] COND[MA<20] LBJUMP[SEDI] ] $
06 1138
06 1139 ;725 - OBSOLETE VERSION OF READ
06 1140
06 1141 TAPERD:
06 1142 .repeat 1 - waitsfix [
06 1143 UIOTRP[MUUD] $
06 1144 D[0%AMEM7] MASK[33.] DEST[Q] SHORT $
06 1145 ];.repeat 1 - waitsfix
06 1146 .repeat waitsfix [
06 1147 D[0%AMEM7] MASK[33.] DEST[Q] NORM COND[USER] PUSHJ[CKIOTU] $
06 1148 ;Make sure we're in Exec or IOT-user mode
06 1149 ];[
06m1150 13330 01073012400000001410362226371456000 D[0%AMEM7] MASK[33.] DEST[Q] NORM COND[USER] PUSHJ[CKIOTU] $
06m1150 ;Make sure we're in Exec or IOT-user mode
06 1150 ].repeat waitsfix
06 1151 ;CLEAR OUT READ, MTAPE AND INTERRUPT FLAGS.
06 1152 13331 01023117000006055416116365431416000 ALU[Q] DEST[0%AMEM7] NORM $
06 1153 13332 61073117000026172143144225571456000 D[CONST 14] ROT[6] DEST[IR-ADR] NORM PUSHJ[KNYRGO] $
06 1154 ;Fake a word count of 1400
06 1155 13333 01073117000026377416110225671456000 D[MA] DEST[0%AMEM4] NORM PUSHJ[TRP2] $
06 1156 13334 54023317000006055416162325420416000 ALU[Q] DEST[AC] ACSEL[AC] NEOI $
06 1157 ;Move status into AC.
06 1158
06 1159 ;730, AC/COUNT. READ WHOLE RECORD, STORING UP TO COUNT WORDS STARTING AT
06 1159 EFF ADR.
06 1160 ;SWAP AC AND IR, THEN DO TAPERX.
06 1161
06 1162 TAPERN:
06 1163 .REPEAT 1 - WAITS [
06 1164 UIOTRP[MUUD] $
06 1165 ];.REPEAT 1 - WAITS
06 1166 13335 6107321700000001416144025771456000 D[IR] DEST[0-AC IR-ADR] ACSEL[AC] NORM JUMP[TAPERX] $
06 1167
06 1168 ;732 - (AC) IS START ADDR., E IS # OF WORDS TO READ.
06 1169
06 1170 TAPERX:
06 1171 .repeat 1 - waitsfix [
06 1172 UIOTRP[MUUD] $
06 1173 D[0%AMEM7] MASK[33.] DEST[Q] SHORT $
06 1174 ];.repeat 1 - waitsfix
06 1175 .repeat waitsfix [
06 1176 D[0%AMEM7] MASK[33.] DEST[Q] NORM COND[USER] PUSHJ[CKIOTU] $
06 1177 ;Make sure we're in Exec or IOT-user mode
06 1178 ];[
06m1179 13336 0107301240000001410362226371456000 D[0%AMEM7] MASK[33.] DEST[Q] NORM COND[USER] PUSHJ[CKIOTU] $
06m1179 ;Make sure we're in Exec or IOT-user mode
06 1179 ].repeat waitsfix
06 1180 ;CLEAR ALL FLAG BITS IN A-MEM[7]
06 1181 13337 01023117000026173416116225431456000 ALU[Q] DEST[0%AMEM7] NORM PUSHJ[KNYRGO] $ ;GET TAPE STARTED.
06 1182 13340 0107310000000001400762026361456000 D[0%AMEM7] MASK[3] -OBUS=0 C550 JUMP[INT-READ] $
06 1183 ;JUMP IF WE ARE TO DO THE INTERRUPT FLAVOR OF
06 1183 INSTRUCTION.

```

```

06 1189 13343 0106301701000000000162365531416000    D[ILIT 44000000000] ALU[DORQ] DEST[Q] NORM $ ;YES, SET BIT 3.
06 1190 13344 54023317000306055416162325420416000    TMRPS: ALU[Q] DEST[AC] ACSEL[AC] SPEC[MU-POP] NEDI $ ;NO, NOT TOO LONG.
06 1190
06 1191
06 1192
06 1193
06 1193
06 1194
06 1195
06 1196
06 1197 13345 010730170000006055410552366371416000
06 1198
06 1198
06 1199
06 1200 13346 0106311700000001060316025571456000
06 1200
06 1201
06 1202
06 1203
06 1204
06 1205
06 1206
06 1207
06 1208
06 1209
06 1210
06 1211
06 1212
06 1213
06 1214
06 1215
06 1216
06 1217
06 1218
06 1219
06 1220
06 1221
06 1221
06 1221
06 1222 13347 01073012400000001410362226371456000
06 1222
06 1223
06 1224 13350 0102311700002625541616225431456000
06 1225
06 1226 13351 01073137000006054020362366031416000
06 1227
06 1228 13352 01073017000006054156162365431416000
06 1229
06 1230 13353 01063117003106054160352365571416000
06 1231
06 1232 13354 01073017040026202320362225571456000
06 1233
06 1234 13355 0107310000000001400762026361456000
06 1235
06 1235
06 1236
06 1237 13356 01033117000026303416110225431456000
06 1238
06 1239 13357 01073100600000001016162025471556000
06 1240 13360 01024317000006055416162365431416000
06 1241 13361 01073100400026161056162025461556000
06 1242
06 1243 13362 54053317000006054754162325560416000
06 1244
06 1245
06 1246
06 1247
06 1248
06 1249
06 1250 13363 01033117000026275416110225431456000
06 1251
06 1252 13364 54073117000006055416162325420416000
06 1253
06 1254
06 1255
06 1256
06 1257
06 1258
06 1259 13365 01073117000026167416162225431456000
06 1260
06 1261 13366 54073317000006054752162325560416000
06 1262
06 1263
06 1264
06 1265
06 1266
06 1267
06 1268
06 1269
06 1270 13367 01073117003106055416152366131416000
06 1271 13370 01073117013006055416162365411416000
06 1272
06 1273 13371 01073137040006055416162365711416000
06 1274
06 1275 13372 01073100400000000036162026361456000
06 1276
06 1277 13373 01073100600000001416162026361456000
06 1278
06 1279 13374 01073117003106055416162365431416000
06 1280
06 1281 13375 01073100400000000176162025421456000
06 1282
06 1283
06 1284
06 1285
06 1286
06 1287
06 1287
06 1288

D[ILIT 44000000000] ALU[DORQ] DEST[Q] NORM $ ;YES, SET BIT 3.
TMRPS: ALU[Q] DEST[AC] ACSEL[AC] SPEC[MU-POP] NEDI $ ;NO, NOT TOO LONG.

;MOVE STATUS INTO AC.

;HERE FOR INTERRUPT FLAVOR OF TAPE READ INSTRUCTIONS, WHERE PI ASSIGNMENT
; IS NON-ZERO.

INT-READ:
D[D%AMEM?] MASK[34.] DEST[Q] NORM $
;GET PLACE WHERE TO SET READ FLAG, CLEAR INTERRUPT STATE
FLAG
; IN BIT 1.
D[CONST 1] ROT[35.] ALU[DORQ] DEST[D%AMEM?] JUMP[INT-WRITE] NORM
$
;SET READ FLAG IN A-MEM[?].
;REST OF STUFF SAME AS FOR WRITE.

;731. AC/ADR, E/+COUNT. WRITE RECORD OF +COUNT
; WORDS, DATA FROM ADR.
;SET AC:=0 IF OPERATION COMPLETED SUCCESSFULLY.
; SET AC:=(SETZ) + HIGHEST ADR READ IF REACHED
; EDT DURING OPERATION (CURRENTLY THIS IS THE ONLY
; ERROR CONDITION.) OPERATION IS COMPLETED EVEN
; IF EDT IS PASSED.

TAPEWR:
.repeat 1 - waitsfix [
UIOTRP[MUUD] $
];.repeat 1 - waitsfix
D[D%AMEM?] MASK[33.] DEST[Q] NORM
.repeat waitsfix [
COND[USER] PUSHJ[CKIOTU]
];[
COND[USER] PUSHJ[CKIOTU]
].repeat waitsfix
$ ;Setup to clear the read, mtape, and interrupt state
flags.
;Make sure we're in Exec or IOT-user mode
ALU[Q] DEST[D%AMEM?] NORM PUSHJ[DCINIT] $
;Init. the data channel.
D[D%AMEM0] ROT[1] MASK[1] DEST[AR] NORM $
;Get the 32-bit mode flag.
D[AR] ROT[35. - 29.] DEST[Q] NORM $
;Position it for the hardware.
START-OUT D[CONST 1] ROT[35. - 28.] ALU[DORQ] DEST[IOD] NORM $
;Set the OUT bit.
MAPF[TP.WM] D[CONST 1] ROT[35. - 22.] DEST[Q] PUSHJ[KNYGOA] $
;Issue WRITE command to formatter.
D[D%AMEM?] MASK[3] -OBUS=0 CSS0 JUMP[INT-WRITE] $
;If non-zero PI assignment, do the interrupt form of the
; instruction.
ALU[AC] DEST[D%AMEM4] NORM PUSHJ[STRTDC] $
;Get word count and start the channel.
D[MEM] ROT[32.] -OBUS<0 JUMP[TWERR] $ ;Test HARD ERR.
ALU[Q] DEST[AC] NORM $ ;We return 0 in AC if no EDT.
D[MEM] ROT[34.] CSS0 OBUS<0 JUMP[TAPEOI] $
;If no EDT seen, all done.
D[CONST 60] ROT[35. - 5] ALU[DORAC] DEST[AC] NEDI $
;Turn on bit 0 to indicate EDT seen during operation.

;Here for the case where PI assignment is non-zero - just start the
; transfer and return. Also come here at ENDX of INT-READ.

INT-WRITE:
ALU[AC] DEST[D%AMEM4] PUSHJ[INT-STARTDC] NORM $
;PUT COUNT IN AMEM[4], START THE TRANSFER
NEDI $
;AND RETURN FROM THIS INSTRUCTION WITHOUT CHANGING AC.

TWERR: ;:Error occurred during write.

NORM PUSHJ[KNYRS1] $
;Blast the tape formatter and drive
D[CONST 50] ROT[30.] DEST[AC] NEDI $
;And give error return to program. We no longer
;do backspace erase gap rewrite at micro-level, MACRO level
; must do this.

TAPINT: START-OUT D[D%AMEM2] DEST[IOD] NORM $
MAPF[TP.WC] START-IN CS00 $
;CLEAR ENABLES
MAPF[TP.RS] D[IOD] DEST[AR] CS00 $
;GET STATUS IN AR FOR CHECKING.
D[D%AMEM?] ROT[1] OBUS<0 CSS0 JUMP[FMTDOW] $
;JUMP IF EXPECTING A -FMT BUSY INTERRUPT
D[D%AMEM?] -OBUS<0 CSS0 JUMP[TAPINTWRT] $
;JUMP IF THIS XFER IS A WRITE.
START-OUT $
;THE MAPF[0] WRITES LAST WORD TO MEMORY.
MAPF[0] D[AR] ROT[7] OBUS<0 CSS0 JUMP[INT-RODONE] $
;IF FORMATTER NO LONGER BUSY, THEN WE READ RECORD SHORTER
; THAN THE COUNT, SO FORGET REST OF TRANSFER.

;HERE ALWAYS IF WRITE OR IF READ AND FORMATTER IS STILL GOING.
; MAY EITHER BE ENDX OF TRANSFER OR TIME TO CONTINUE CURRENT LONG RECORD.

; TAPE COUNT GO HAS TO BE OFF SINCE ITS EITHER WRITE, OR READ WITH
; FORMATTER
; IDLE.

```

06 1294 13377 01073117000026321416162225431456000  
 06 1295  
 06 1296 13400 01073017000000000302562025571456000  
 06 1297  
 06 1298  
 06 1299 13401 01073017000006055416162366377416000  
 06 1300  
 06 1301 13402 01063117000006055040316365571416000  
 06 1302  
 06 1303 13403 01073017000000000300562025571456000  
 06 1304  
 06 1305  
 06 1306  
 06 1307 13404 01063117003106055416152366131416000  
 06 1308  
 06 1309  
 06 1310 13405 01073117010022711416162025411456000  
 06 1311  
 06 1312  
 06 1313 13406 01073100600627014176162025421456000  
 06 1314  
 06 1315 13407 0107310060000001416162026361456000  
 06 1316  
 06 1317  
 06 1318  
 06 1319  
 06 1320  
 06 1321  
 06 1322 13410 01073117000026373416162225431456000  
 06 1323  
 06 1324 13411 01073100400000000056162026361456000  
 06 1325  
 06 1326 13412 01073100600000000416162025421456000  
 06 1327  
 06 1328 13413 01063017000006054751162365571416000  
 06 1329  
 06 1330  
 06 1331 13414 01023117000006055416104365431416000  
 06 1332  
 06 1333 13415 01073017000006055416162366377416000  
 06 1334  
 06 1335 13416 01063117000006055402116365571416000  
 06 1336  
 06 1337 13417 0107302000020343400762026361456000  
 06 1338  
 06 1339 13420 54073117000006055416162325420416000  
 06 1340  
 06 1341  
 06 1342  
 06 1343 13421 01024017000006055416104365431416000  
 06 1344  
 06 1345 13422 01073100400027051016162025421456000  
 06 1346  
 06 1347 13423 01063017000026167021304225571456000  
 06 1348  
 06 1349 13424 01073100400027033056162025421456000  
 06 1350  
 06 1351 13425 01063117000027033021504025571456000  
 06 1352  
 06 1353  
 06 1354  
 06 1355  
 06 1356  
 06 1357  
 06 1358  
 06 1359  
 06 1360  
 06 1361  
 06 1362  
 06 1363  
 06m1364  
 06m1364  
 06m1364  
 06 1364  
 06 1365  
 06 1366  
 06 1367  
 06 1368  
 06 1369  
 06 1370 13300 01073017003000000361562225571456000  
 06 1371  
 06 1372 13301 01063131000022685403756126370456000  
 06 1372  
 06 1373  
 06 1374  
 06 1375  
 06 1376  
 06 1377  
 06 1378  
 06 1379  
 06 1380  
 06 1381  
 06 1382  
 06 1383  
 06 1384  
 06 1385  
 06 1386  
 06 1387  
 06 1388  
 06m1389  
 06m1389 13302 01073017003000000361562225571456000  
 06m1389  
 06m1389 13303 01063017000025523403762026371456000  
 06m1389  
 06m1389 13304 01073017003000000361562225571456000  
 06m1389  
 06m1389 13305 01063017000025521403762026371456000  
 06m1389

```

PUSHJ(DCGO) NORM $
;START UP NEXT PART OF THE TRANSFER
MAPF(0) D(CONST 12) ROT(12.) DEST(Q) JUMP(TAPINTENB) NORM $
;MAPF 0 for DCGO. Enable for -FMTR BSY and -TP CNT GO.
TAPEXFRDON:
D(D%AMEM7) DEST(Q) SHORT $
;GET DATA TO OR IN WAITING FOR FORMAT DONE BIT
D(CONST 1) ROT(35. - 1) ALU(DORQ) DEST(D%AMEM7) NORM $
;WE CONTINUE AT FMTDON ON NEXT INTERRUPT.
D(CONST 02) ROT(12.) DEST(Q) NORM JUMP(TAPINTENB) $
;BITS FOR JUST -FMT BUSY INTERRUPT ENABLE

TAPINTENB:;HERE WITH BITS FOR INTERRUPT ENABLES IN Q.
D(D%AMEM2) ALU(DORQ) DEST(IOD) START-OUT NORM $
;ENABLE FOR BITS IN Q.
MAPF(TP.WC) C800
JUMP(MAIN) $
;AND RETURN FROM THIS MICROINTERRUPT.

FMTDON: D(AR) ROT(7) -OBUS<0 C550 JUMP(. ) $
;HANG IF FORMATTER IS STILL BUSY.
D(D%AMEM7) -OBUS<0 C550 JUMP(INT-WRTDONE) $
;JUMP IF ITS NOT A READ.

;HERE ALSO IF FORMATTER SHUT DOWN BECAUSE NOT ENOUGH DATA ON TAPE TO
SATISFY
; THE CHANNEL'S COUNT.

INT-RDDONE:
PUSHJ(ITRCHK) NORM $
;GET STATUS OF XFER INTO Q
D(D%AMEM7) ROT(2) OBUS<0 JUMP(INT-RDWCOK) C550 $
;IF NON-DATA OPERATION, DON'T CHECK FOR WORD COUNT.
D(AR) ROT(16.) -OBUS<0 JUMP(INT-RDWCOK) C550 $
;JUMP IF NO PROBLEM WITH WORD COUNT
D(CONST 44) ROT(30.) ALU(DORQ) DEST(Q) NORM $
;RECORD WAS LONGER THAN WORD COUNT, SET LENGTH ERROR.

INT-RDWCOK:
ALU(Q) DEST(D%AMEM2) NORM $
;STORE STATUS IN AMEM(2) FOR THE TRANSFER STATUS READING INST.

TAPEPI: D(D%AMEM7) DEST(Q) SHORT $
;GET CONI WORD.
D(CONST 10) ALU(DORQ) DEST(D%AMEM7) NORM $
;SET INTERRUPT BIT FOR CONSO
D(D%AMEM7) DEST(Q AR) MASK(3) -OBUS=0 JUMP(PIGEN) C550 $
;IF PI CHANNEL ASSIGNED, GO INTERRUPT.
NEDI $
;CLEARED PI ASSIGNMENT OUT DURING XFER?

INT-WRTDONE:
ALU(0) DEST(D%AMEM2 Q) NORM $
;CLEAR OUT ACCUMULATED STATUS
D(AR) ROT(32.) OBUS<0 JUMP(. + 2) C550 $
;JUMP IF NO HARD ERROR
D(CONST 5) ROT(33.) ALU(DORQ) DEST(D%AMEM2 Q) PUSHJ(KNYSR1) $
;HARD ERROR, SET 180 FOR ANY ERROR, 182 FOR HARD WRITE ERROR
D(AR) ROT(34.) OBUS<0 C550 JUMP(TAPEPI) $
;IF EOT NOT SET, JUST CAUSE PI ON PROPER CHANNEL.
D(CONST 6) ROT(33.) ALU(DORQ) DEST(D%AMEM2) JUMP(TAPEPI) NORM $
;EOT, SET IT IN AMEM AND GO CAUSE PI

;TPCONI INSTRUCTION, OPCODE 733.
; 10 MEANS INTERRUPT HAS BEEN REQUESTED.
; 33-35 PI ASSIGNMENT.

.REPEAT WAITS [
.ORG(TAPE-DISPATCH + 12)
];[
.ORG(TAPE-DISPATCH + 12)
[ xlist
list ]].REPEAT WAITS
TPCONI:
.REPEAT 1 - WAITS [
UIOTRP(MUJO) $
];.REPEAT 1 - WAITS

START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
;GET THE HI ORDER CONI BITS
D(D%AMEM7) MASK(15.) ALU(DORQ) SHAC ( IFRO DEST(MEMSTO AR)
COND(MAX(20) LBJUMP(SEDI) ) $
;STORE CONI BITS INTO EA.
;ALSO STORE INTERRUPT STATE BITS FOR DEBUGGING.

;CAUTION: Still in dispatch table under WAITS switch

.REPEAT WAITS [
TPCONS2: START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
;GET THE HI ORDER CONI BITS
D(D%AMEM7) MASK(15.) ALU(DORQ) DEST(Q) NORM JUMP(XXCONS2) $
;STORE CONI BITS INTO Q AND DO USUAL CONS2 THING
TPCONS0: START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
;GET THE HI ORDER CONI BITS
D(D%AMEM7) MASK(15.) ALU(DORQ) DEST(Q) NORM JUMP(XXCONS0) $
;STORE CONI BITS INTO Q AND DO USUAL CONS0 THING

.RELOC
];[
TPCONS2: START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
;GET THE HI ORDER CONI BITS
D(D%AMEM7) MASK(15.) ALU(DORQ) DEST(Q) NORM JUMP(XXCONS2) $
;STORE CONI BITS INTO Q AND DO USUAL CONS2 THING
TPCONS0: START-IN D(CONST 6) ROT(15.) DEST(Q) PUSHJ(TPCONIBTS) NORM $
;GET THE HI ORDER CONI BITS
D(D%AMEM7) MASK(15.) ALU(DORQ) DEST(Q) NORM JUMP(XXCONS0) $
;STORE CONI BITS INTO Q AND DO USUAL CONS0 THING
    
```

```

06 1390
06 1391
06 1392
06 1393
06 1394
06 1395
06 1396
06 1397
06m1398
06m1398
06m1398
06 1398
06 1399
06 1400
06 1401
06 1402
06 1403 13276 01073100400000000736162225761456000
06 1404
06 1405
06 1406
06 1406
06 1407
06 1408
06 1408
06 1410
06 1411
06 1412
06 1413
06 1414
06 1415
06m1416
06m1416 13277 01077017000000001401762025571456000
06m1416
06m1416
06m1416
06m1416
06m1417
06 1416
06 1417 13426 01073100600027060776162025761456000
06 1418
06 1419 13427 01077017000006055403762365577416000
06 1420
06 1421 13430 01064017000006055416162365377416000
06 1422
06 1423 13431 01063117000026161400716025771456000
06 1424
06 1425
06 1426 13432 01073117000026255416162225431456000
06 1427
06 1428 13433 01073117000026167416162025431456000
06 1429
06 1430
06 1431
06 1432
06 1433
06 1434
06 1435
06 1436
06 1437
06 1438
06 1439
06 1440
06 1441
06 1442
06 1443
06 1444
06 1445
06 1446
06 1447
06 1448
06 1449
06 1450
06 1451
06 1452
06 1453
06 1454
06m1455
06m1455
06m1455
06 1455
06 1456
06 1457
06 1458
06 1459
06 1460 13270 01073131000022665416156126130456000
06 1460
06 1461
06 1462
06 1463
06 1464
06 1465
06 1466
06 1467
06 1468
06 1469
06m1470
06m1470 13271 01073117000006055416162365431416000
06m1470 13272 01073117000010211416162025431456000
06m1470 13273 01073117000006055416162365431416000
06m1470 13274 01073117000010211416162025431456000
06m1470 13275 01073117000006055416162365431416000
06m1470
06m1470
06m1470
06m1470
06 1470
06 1471
06 1472
06 1473
06 1474 13434 010640170230006055416162365711416000
;TPCON0 INSTRUCTION, OPCODE 734.
; 100 MEANS CLEAR FORMATTER.
; 20 MEANS CLEAR INTERRUPT FLAG.
; 33-35 ARE TO SET PI ASSIGNMENT.

.REPEAT WAITS [
    .ORG(TAPE-DISPATCH + 10)
];[
    .ORG(TAPE-DISPATCH + 10)
    [ xlist
        list ]].REPEAT WAITS
.TPCON0: UIOTRP[MUO] $
];.REPEAT 1 - WAITS

D[IR] ROT[29.] OBUS<0 C550 PUSHJ(TAPCLR) $
;IF 100 BIT IS SET, CLEAR THE FORMATTER.
.REPEAT 1 - WAITS [
;Only the .reloc really needs to be under WAITS switch. The JUMP and
NORM
;are done separately to make BINCOM succeed.
D(CONST 7) ALU(NDT) DEST[Q] SHORT $
;MASK TO CLEAR PI ASSIGNMENT
];.REPEAT 1 - WAITS
.REPEAT WAITS [
D(CONST 7) ALU(NDT) DEST[Q] JUMP(TPCON02) NORM $
;MASK TO CLEAR PI ASSIGNMENT
.reloc
TPCON02:
];[
D(CONST 7) ALU(NDT) DEST[Q] JUMP(TPCON02) NORM $
;MASK TO CLEAR PI ASSIGNMENT
.reloc
[.USE(HILOC)
[ xlist
    list ] ]TPCON02:
].REPEAT WAITS
D[IR] ROT[31.] -OBUS<0 C550 JUMP[. + 2] $
;JUMP IF NOT CLEARING IT
D(CONST 17) ALU(NDT) DEST[Q] SHORT $
;CLEARING INTERRUPT FLAG, GET DIFFERENT MASK
D[O%MEM?] ALU(D&Q) DEST[Q] SHORT $
;CLEAR OUT PI ASSIGNMENT AND MAYBE INTERRUPT FLAG
D[IR] MASK[3] ALU(DOR) DEST[D%MEM?] NORM JUMP(TAPE0) $
;STORE PI ASSIGNMENT IN A-MEM[?] AND RETURN FROM INSTRUCTION.

TAPCLR: PUSHJ(DCINIT) NORM $
;GET RID OF INTERRUPT ENABLES, RESET CHANNEL
JUMP(KNYCLR) NORM $
;AND CLEAR FORMATTER AND DRIVE.

;TPCON0 - OPCODE 735.
; SKIP IF BITS IN EA ARE SET.
; SEE TPCON1 FOR BIT ASSIGNMENTS.

.REPEAT 1 - WAITS [

TPCON0: UIOTRP[MUO] $
START-IN D(CONST 6) ROT[15.] DEST[Q] PUSHJ(TPCON1BTS) NORM $
;GET THE HI ORDER BITS INTO Q.
D[D%MEM?] MASK[18.] ALU(DOR) DEST[Q] SHORT $
;GET WHAT BITS ARE.
D[MA] ALU(D&Q) CONDSKP[-ALU=0] $
;IF ANY MASKED BITS ON => SKIP

;LEAVE OUT TPCNSZ, DON'T WASTE THE SPACE.

];.REPEAT 1 - WAITS (includes comment because WAITS includes CONSZ)

;TPDATI - OPCODE 736
;RETURNS TRANSFER STATUS (BITS, ENDING ADDRESS) TO C(EA).

.REPEAT WAITS [
    .ORG(TAPE-DISPATCH + 2)
];[
    .ORG(TAPE-DISPATCH + 2)
    [ xlist
        list ]].REPEAT WAITS
.TPDATI: UIOTRP[MUO] $
];.REPEAT 1 - WAITS

D[D%MEM2] SHAC [ IFRQ DEST[MEMSTO AR] COND[MA<20] LBJUMP(SE01)
] $
;STORE STATUS SAVED ON LAST XFER TO C(EA)
.REPEAT WAITS [
    NOP $
    JUMP[MUO] $ ;BLKO
    NOP $
    JUMP[MUO] $ ;DATAG
    NOP $

    .RELOC
];[
    NOP $
    JUMP[MUO] $ ;BLKO
    NOP $
    JUMP[MUO] $ ;DATAG
    NOP $

    .RELOC
[.USE(HILOC)
[ xlist
    list ] ]REPEAT WAITS

TPCON1BTS:
MAPF(TP.RC) D[IO] ALU(D&Q) DEST[Q] CB00 START-IN $

```

```
06 1480 ;RETURN IF FORMATTER IS IDLE.
06 1481 13437 01063017000006054360362425571416000 D(CONST 1) ROT(35. - 20.) ALU(DORQ) DEST(Q) NORM POPJ $
06 1482 ;FORMATTER IS BUSY, SET THE BIT.
06 1483 ;1B20 = FORMATTER BUSY
06 1484
06 1081 ];TAPE
06 1082
06 1083
06 1084 ;This probably should be somewhere else...
06 1085 .REPEAT WAITS ( ;If WAITS
06 1086 .REPEAT 1 - LPT ( ;and no LPT
06 1087 .REPEAT 1 - STANSW ( ;and no PAN
06 1088 ;General CONSZ/CONSO termination
06 1089 XXCONSO:
06 1090 D(IR) MASK(22) ALU(D&Q) CONDSKP(-ALU=0) $
06 1091 XXCONSZ:
06 1092 D(IR) MASK(22) ALU(D&Q) CONDSKP(ALU=0) $
06 1093 ];.REPEAT 1 - STANSW
06 1094 ];.REPEAT 1 - LPT
06m1095 ];( ;If WAITS
06m1095 .REPEAT 1 - LPT ( ;and no LPT
06m1095 .REPEAT 1 - STANSW ( ;and no PAN
06m1095 ;General CONSZ/CONSO termination
06m1095 XXCONSO:
06m1095 D(IR) MASK(22) ALU(D&Q) CONDSKP(-ALU=0) $
06m1095 XXCONSZ:
06m1095 D(IR) MASK(22) ALU(D&Q) CONDSKP(ALU=0) $
06m1095 ];.REPEAT 1 - STANSW
06m1095 ];.REPEAT 1 - LPT
06 1095 ];.REPEAT WAITS
06 1096
```

```

07 1097
07 1098
07 1099
07 1100
07 1101
07 1102
07 1103
07 1104
07 1105
07 1106
07 1107
07 1108
07 1109
07 1110
07 1111
07 1112
07 1113
07 1114
07 1115
07 1116
07 1117
07 1118
07 1119
07 1120
07 1121
07 1122
07 1123
07 1124
07 1125
07 1126
07 1127
07 1128
07 1129
07 1130
07 1131
07 1132
07 1133
07 1134
07 1135
07 1136
07 1137
07 1138
07 1139
07 1140
07 1141
07 1142
07 1143
07 1144
07 1145
07 1146
07 1147
07 1148
07 1149
07 1150
07 1151
07 1152
07 1153
07 1154
07 1155
07 1156
07 1157
07 1158
07 1159
07 1160
07 1161
07 1162
07 1163
07 1164
07 1165
07 1166
07 1167
07 1168
07 1169
07 1170
07 1171
07 1172
07 1173
07 1174
07 1175
07 1176
07 1177
07 1178
07 1179
07 1180
07 1181
07 1182
07 1183
07 1184
07 1185
07 1186
07 1187
07 1188
07 1189
07 1190
07 1191
07 1192
07 1193
07 1194
07 1195
07 1196
07 1197
07 1198
07 1199
07 1200
07 1201
07 1202
07 1203
07 1204

.REPEAT TBOOT [
;BOOTSTRAP LOADER FOR MACROCODE.
MBOOT: D(CONST 0) ROT(JMEM-P-ROT) DEST(JMEM-P) $
        ;Reset JMEM pd1 ptr
D[AR] DEST(ALU1 Q) $
        ;Save count of files to load.
D(CONST 7) DEST(DEV-ADR) PUSHJ(KNYCLR) $
        ;Reset tape ctrlr
PUSHJ(TAPERW) $
        ;Rewind the tape.
ALU(ALU1 Q-1) DEST(Q) -OBUS<0 JUMP(MBOOT1) $
        ;Get count of files to load.
        ;Clear memory only if bit 0 is on.
D(MASK 10.) DEST(MA) PUSHJ(CLRMEM) NORM $
        ;Clear some memory.

MBOOT1: MAPF(TP.WM) START-OUT
        D(CONST 1) ROT(35. - 26.) DEST(IOD) C-OUT $
        ;ENABLE THE FORMATTER.
MAPF(TP.WF) START-IN ALU(0) DEST(Q) C800 $
        ;READ STATUS BITS.
MAPF(TP.RS) D(IOD) ALU(NOTD) DEST[AR] C800 $
D[AR] ROT(12.) -OBUS<0 JUMP(MBOOT1) $
        ;Wait until tape is at load point.

MBOOTR: D(CONST 7) DEST(DEV-ADR) CYLEN(LONG) PUSHJ(KNYRGO) $
        ;Select device 7, start read.
PUSHJ(KNYWAIT) $
        ;Wait for first byte.
MAPF(TP.RC) START-IN D(IOD) ALU(NOTD) DEST(HOLD) C800
PUSHJ(MBTBYX) $
        ;Read 1st byte of new record.
ALU(0) DEST(MA) NORM JUMP(PZA) $
        ;Clear MA and enter reading loop.

;All D[MEM]'s here reading from HOLD.
PZ: D[MA] ALU(D+1) DEST(MA) PUSHJ(MBTBYTE) NORM $
PZA: D[MEM] ROT(34) DEST(Q) PUSHJ(MBTBYTE) NORM $
        D[MEM] ROT(24) ALU(DORQ) DEST(Q) PUSHJ(MBTBYTE) NORM $
        D[MEM] ROT(14) ALU(DORQ) DEST(Q) PUSHJ(MBTBYTE) NORM $
        D[MEM] ROT(4) ALU(DORQ) DEST(Q) PUSHJ(MBTBYTE) NORM $
        D[MEM] MASK(4) ALU(DORQ) DEST(MEMST0) NORM JUMP(PZ) $

MBTBYTE:
D(CONST 35) ROT((LLOAD-ROT + 1) DEST(LLOAD) NORM $
        ;Set loop counter to do timeout
        ;(TIMEOUT ABOUT 78 USEC)
START-IN NORM $
        ;Ask tape for a byte and status thereof
MBTBY1: MAPF(TP.RC) D(IOD) DEST(HOLD) C800 LOOP(MBTBY2) $
        ;Read byte and status. Byte comes complemented.
        ;Result is put in HOLD to avoid synchronizer problems
        ;Do timeout check and branch if still waiting
START-IN NORM PUSHJ(MBTCHECK) $
        ;Byte wasn't ready in time. Go find out why
PUSHJ(KNYRGO) $ ;START NEXT RECORD.
NORM PUSHJ(KNYWAIT) $
MAPF(TP.RC) START-IN D(IOD) ALU(NOTD) DEST(HOLD) C800
PUSHJ(MBTBYX) $
        ;Read 1st byte of new record.
NORM SPEC(MU-POP) JUMP(PZA) $
        ;Go for another record
;
MBTBY2:
START-IN D[MEM] ROT(26.) -OBUS<0 C550 JUMP(MBTBY1) $
        ;Check for byte ready (this is a two instruction loop)
        ;Start getting byte and status again in case we have
        ; to loop
START-IN MAPF(TP.RC) D(IOD) ALU(NOTD) DEST(HOLD) C800 $
        ;READ THE DATA AGAIN (NOW THAT IT'S STABLE !)
MBTBYX: MAPF(1) D[MEM] MASK(10) DEST(HOLD) C550 POPJ $
        ;MAPF(1) clears byte ready
        ;Extract data byte from other status information
;
---
KNYWAIT: ;Wait for first byte of read data (BOOTSTRAP mode only)
START-IN SHORT $
MAPF(1) START-IN D(CONST 77) ROT(12.) DEST[AR] NORM $
        ;Clear read data ready flag
KNYW1: MAPF(TP.RC) D(IOD) DEST(HOLD) C600 $
START-IN D[MEM] ROT(26.) OBUS<0 POPJ C550 $
        ;Return if READ DATA RDY is now on.
START-IN D[AR] ALU(D-1) DEST[AR] C550 -OBUS=0 JUMP(KNYW1) $
NORM POPJ $

MBTCHECK:
START-IN NORM PUSHJ(FMNBAT) $
        ;Wait for FORMATTER IDLE.
D[MEM] ROT(32.) C550 -OBUS<0 JUMP(MBTERR) $
        ;Check for error status.
D[MEM] ROT(33.) C550 OBUS<0 POPJ $
        ;If end-of-file not seen, return for more, else done.
ALU(0) DEST(Q) NORM $
        ;Clear lights to indicate no errors.
MBTDNX: ALU(0) DEST(DEV-ADR) NORM $
        ;Setup to display code in lights
        ;Select APR
ALU(Q) DEST(DRAMEM17) NORM $
        ;Load lights from Q.

;: D(DRAMEM15) MASK(2) DEST[AR] COND(OBUS=0) JUMP(.) NORM $
;; ;WAIT FOR A SWITCH.

```

```

07 1210 ;See if we should load more files.
07 1211 D[CONST 12] DEST[AR] JUMP[HLTLOC] $
07 1212 ;No, it's time to quit. Get proper halt code and halt.
07 1213
07 1214 MBTERR: ALU[-1] DEST[Q] JUMP[MBTDNX] $
07 1215
07 1216 ;CLEAR MEM STARTING AT MA ON DOWN
07 1217
07 1218 CLRMEM: ALU[0] DEST[MEMST0] NORM $
07 1219 ;CLEAR THIS ONE
07 1220 D[MA] ALU[D-1] DEST[MA] COND[-OBUS<0] JUMP[. - 1] C600 $
07 1221 ;CONTINUE TIL MA GOES NEGATIVE (JUT DID 0)
07 1222 POPJ NORM $
07 1223
07 1224 ] [
07m1225 ;BOOTSTRAP LOADER FOR MACROCODE.
07m1225
07m1225 MB00T: D[CONST 0] ROT[JMEM-P-ROT] DEST[JMEM-P] $
07m1225 ;Reset JMEM pdl ptr
07m1225 D[AR] DEST[ALU1 Q] $
07m1225 ;Save count of files to load.
07m1225 D[CONST 7] DEST[DEV-ADR] PUSHJ[KNYCLR] $
07m1225 ;Reset tape ctrlr
07m1225 PUSHJ[TAPERW] $
07m1225 ;Rewind the tape.
07m1225 ALU[ALU1 Q-1] DEST[Q] -OBUS<0 JUMP[MB00T1] $
07m1225 ;Get count of files to load.
07m1225 ;Clear memory only if bit 0 is on.
07m1225 D[MASK 10.] DEST[MA] PUSHJ[CLRMEM] NORM $
07m1225 ;Clear some memory.
07m1225
07m1225 MB00T1: MAPF[TP.WM] START-OUT
07m1225 D[CONST 1] ROT[35. - 26.] DEST[I0D] C-OUT $
07m1225 ;ENABLE THE FORMATTER.
07m1225 MAPF[TP.WF] START-IN ALU[0] DEST[Q] C800 $
07m1225 ;READ STATUS BITS.
07m1225 MAPF[TP.RS] D[I0D] ALU[NOTD] DEST[AR] C800 $
07m1225 D[AR] ROT[12.] -OBUS<0 JUMP[MB00T1] $
07m1225 ;Wait until tape is at load point.
07m1225
07m1225 MB00TR: D[CONST 7] DEST[DEV-ADR] CYLEN[LONG] PUSHJ[KNYRGO] $
07m1225 ;Select device 7, start read.
07m1225 PUSHJ[KNYWAIT] $
07m1225 ;Wait for first byte.
07m1225 MAPF[TP.RC] START-IN D[I0D] ALU[NOTD] DEST[HOLD] C800
07m1225 PUSHJ[MBTBYX] $
07m1225 ;Read 1st byte of new record.
07m1225 ALU[0] DEST[MA] NORM JUMP[P2A] $
07m1225 ;Clear MA and enter reading loop.
07m1225
07m1225 ;All D[MEM]'s here reading from HOLD.
07m1225
07m1225 P2: D[MA] ALU[D+1] DEST[MA] PUSHJ[MBTBYTE] NORM $
07m1225 P2A: D[MEM] ROT[34] DEST[Q] PUSHJ[MBTBYTE] NORM $
07m1225 D[MEM] ROT[24] ALU[DORQ] DEST[Q] PUSHJ[MBTBYTE] NORM $
07m1225 D[MEM] ROT[14] ALU[DORQ] DEST[Q] PUSHJ[MBTBYTE] NORM $
07m1225 D[MEM] ROT[4] ALU[DORQ] DEST[Q] PUSHJ[MBTBYTE] NORM $
07m1225 D[MEM] MASK[4] ALU[DORQ] DEST[MEMST0] NORM JUMP[P2] $
07m1225
07m1225 MBTBYTE:
07m1225 D[CONST 35] ROT[LL0AD-ROT + 1] DEST[LL0AD] NORM $
07m1225 ;Set loop counter to do timeout
07m1225 ;(TIMEOUT ABOUT 70 USEC)
07m1225 START-IN NORM $
07m1225 ;Ask tape for a byte and status thereof
07m1225 MBTBY1: MAPF[TP.RC] D[I0D] DEST[HOLD] C800 LOOP[MBTBY2] $
07m1225 ;Read byte and status. Byte comes complemented.
07m1225 ;Result is put in HOLD to avoid synchronizer problems
07m1225 ;Do timeout check and branch if still waiting
07m1225 START-IN NORM PUSHJ[MBTCHK] $
07m1225 ;Byte wasn't ready in time. Go find out why
07m1225 PUSHJ[KNYRGO] $ ;START NEXT RECORD.
07m1225 NORM PUSHJ[KNYWAIT] $
07m1225 MAPF[TP.RC] START-IN D[I0D] ALU[NOTD] DEST[HOLD] C800
07m1225 PUSHJ[MBTBYX] $
07m1225 ;Read 1st byte of new record.
07m1225 NORM SPEC[NU-POP] JUMP[P2A] $
07m1225 ;Go for another record
07m1225 ;
07m1225 MBTBY2:
07m1225 START-IN D[MEM] ROT[26.] -OBUS<0 C550 JUMP[MBTBY1] $
07m1225 ;Check for byte ready (this is a two instruction loop)
07m1225 ;Start getting byte and status again in case we have
07m1225 ; to loop
07m1225 START-IN MAPF[TP.RC] D[I0D] ALU[NOTD] DEST[HOLD] C800 $
07m1225 ;READ THE DATA AGAIN (NOW THAT IT'S STABLE !)
07m1225 MBTBYX: MAPF[1] D[MEM] MASK[10] DEST[HOLD] C550 POPJ $
07m1225 ;MAPF[1] clears byte ready
07m1225 ;Extract data byte from other status information
07m1225 ;
07m1225 ;
07m1225 KNYWAIT: ;Wait for first byte of read data (BOOTSTRAP mode only)
07m1225 START-IN SHORT $
07m1225 MAPF[1] START-IN D[CONST 77] ROT[12.] DEST[AR] NORM $
07m1225 ;Clear read data ready flag
07m1225 KNYW1: MAPF[TP.RC] D[I0D] DEST[HOLD] C600 $
07m1225 START-IN D[MEM] ROT[26.] OBUS<0 POPJ C550 $
07m1225 ;Return if READ DATA RDY is now on.
07m1225 START-IN D[AR] ALU[D-1] DEST[AR] C550 -OBUS<0 JUMP[KNYW1] $
07m1225 NORM POPJ $
07m1225
07m1225 MBTCHK:
07m1225 START-IN NORM PUSHJ[FMEMBT] $
07m1225 ;Wait for FORMATTER IDLE.

```

```

07m1225 13511 01024117004006055416046365431417000 MBTDNX: ALU[0] DEST[DEV-ADR] NORM $
07m1225 ;Setup to display code in lights
07m1225 ;Select APR
07m1225 13512 01023117000006055416136365431416000 ALU[Q] DEST[D%MEM17] NORM $
07m1225 ;Load lights from Q.
07m1225
07m1225 ;; D[D%MEM15] MASK[2] DEST[AR] COND[OBUS=0] JUMP[.] NORM $
07m1225 ;; ;WAIT FOR A SWITCH.
07m1225 ;; ;CHECK START AND CONT SWITCHES. RD NEXT FILE ON CONT
07m1225 ;; D[AR] MASK[1] COND[-OBUS=0] JUMP[COMST0] C550 $
07m1225 ;; ; ... START MAIN MICROCODE ON START SWITCH.
07m1225
07m1225 13513 01021042200027125416162025431456000 ALU[ALU1 0-1] DEST[Q] -OBUS18 JUMP[MBOOTR] NORM $
07m1225 ;See if we should load more files.
07m1225 13514 01073137000022423402562025571456000 D[CONST 12] DEST[AR] JUMP[HLTLOC] $
07m1225 ;No, it's time to quit. Get proper halt code and halt.
07m1225
07m1225 13515 01072017000027223400162025571456000 MBTERR: ALU[-1] DEST[Q] JUMP[MBTDNX] $
07m1225
07m1225 ;CLEAR MEM STARTING AT MA ON DOWN
07m1225
07m1225 13516 01024117000006055416156365431416000 CLRMEM: ALU[0] DEST[MEMST0] NORM $
07m1225 ;CLEAR THIS ONE
07m1225 13517 71072100600027235416162025651456000 D[MA] ALU[D-1] DEST[MA] COND[-OBUS<0] JUMP[. - 1] C600 $
07m1225 ;CONTINUE TIL MA GOES NEGATIVE (JUT DID 0)
07m1225 13520 01073117000006055416162425431416000 POPJ NORM $
07m1225
07 1225
07 1226
07 1227

```



```

00 1228 ;CTY
00 1229
00 1230 .REPEAT CTY [
00 1231
00 1232 ;-----
00 1233 ;
00 1234 ; CTY - Console Teletype Device 120
00 1235 ;
00 1236 ;-----
00 1237
00 1238 ;
00 1239 ;A-MEM Usage
00 1240 ;
00 1241 CTY-DISP = 40 ;Instruction and interrupt dispatch
00 1242 CTY-CONT = 41 ;Control bits for UART, etc.
00 1243 CTY-STATUS = 42 ;Firmware status
00 1244
00 1245 ;
00 1246 ;*** Meanings of hardware bits should be documented here.
00 1247 ;
00 1248 ;MAPF values
00 1249
00 1250
00 1251 TTY.DI = 0 ;read data
00 1252 TTY.WD = 12 ;write data
00 1253 TTY.WC = 14 ;write control
00 1254
00 1255
00 1256 .opcode[712] ;CTY & LPT
00 1257 D(CONST 4) DEST(DEV-ADR) NORM COND[-USER] LBJUMP[CTYIOT] $
00 1258 D(CONST 4) DEST(DEV-ADR) NORM COND[-USER] LBJUMP[CTYIOT] $
00 1259
00 1260
00 1261 .RELOC
00 1262
00 1263
00 1264
00 1265 CTYDSP: ILGIOT $
00 1266 ;BLKI
00 1267 ILGIOT $
00 1268
00 1269 D(CTY-STATUS) DEST(Q) SPEC(IOB-IN) NORM $
00 1270 ;DATAI
00 1271 MAPF(TTY.DI) D(IOB) DEST(AR) JUMP[CTYDI] CYLEN(IOB-IN) $
00 1272
00 1273 ILGIOT $
00 1274 ;BLKO
00 1275 ILGIOT $
00 1276
00 1277 DFRQ ALU(MEMAC) DEST(HOLD) $
00 1278 ;DATAO
00 1279 ;Get C(E) from either memory or ACs.
00 1280 D(CTY-STATUS) DEST(Q) JUMP[CTYDO] NORM $
00 1281 ; GET CONI BITS
00 1282
00 1283 D(CTY-STATUS) MASK(?) DEST(Q) NORM $
00 1284 ;CONO
00 1285 ; GET CONI BITS
00 1286 D(IR) MASK(?) ROT[40] ALU[-D&Q] DEST(Q) JUMP[CTYCO] NORM $
00 1287 ;CLR THE CLR BITS
00 1288
00 1289 D(CTY-STATUS) DEST(Q) PUSHJ[CTYCI] NORM SPEC(IOB-IN) $
00 1290 ;CONI
00 1291 D(AR) SMAC $
00 1292
00 1293 D(CTY-STATUS) DEST(Q) PUSHJ[CTYCI] NORM SPEC(IOB-IN) $
00 1294 ;CONSZ
00 1295 D(IR) MASK[18.] DEST(Q) JUMP[CTYCZ] NORM $
00 1296
00 1297 D(CTY-STATUS) DEST(Q) PUSHJ[CTYCI] NORM SPEC(IOB-IN) $
00 1298 ;CONSO
00 1299 D(IR) MASK[18.] DEST(Q) JUMP[CTYCS] NORM $
00 1300
00 1301
00 1302 LPTDSP:
00 1303 .REPEAT 1 - LPT [
00 1304 .REPEAT 10 [ILGIOT $
00 1305 ILGIOT $
00 1306 ]].REPEAT 10
00 1307 ;].REPEAT 1 - LPT
00 1308
00 1309 .REPEAT LPT [ ;Allocate space for LPT dispatch
00 1310 ;. + 20
00 1311 .repeat 1 - waitsfix [ ;This is a silly place to put it
00 1312 .insert F4LPTX ;LPT code
00 1313 ]].repeat 1 - waitsfix
00 1314 ;].REPEAT LPT
00 1315
00 1316 ;;;CTY and 60 HZ CLOCK INTS COME HERE
00 1317
00 1318 CTYINT: ;;; 60HZ clk shares DEV 4 w/ CTY.
00 1319 START-IN SHORT $
00 1320 MAPF[5] D(IOB) ALU(NOTD) DEST(AR) C600 $
00 1321 ;Read the NET interface status...
00 1322 D(AR) MASK[1] C550 -DBUS=0 JUMP[CLKINT] $
00 1323 ;Is 60HZ clk requesting an int. ? Jump if so.
00 1324 NORM JUMP[CTYIN1] $
00 1325 ;Else it is the CTY's turn.
00 1326
00 1327 ;We branch here from CTYINT if intrpt. is really 60HZ CLK.
00 1328
00 1329 CLKINT: START-OUT ALU[0] DEST(IOB) NORM $
00 1330 ;Clear hardware int. enb. for 60HZ CLK.
00 1331 MAPF[6] C600 $
00 1332
00 1333 .repeat TY#NET [
00 1334 CLR-DEV-FROM-INTR PUSHJ[TY#CLK] C600 $

```

```

00 1333          CLKRDFLG: ;Put hardware 60HZ CLK FLAG into AR35.
00 1334          START-IN D(CONST 6) DEST[DEV-ADDRESS] NORM $
00 1335          ;Select device 6.
00 1336          MAPF[5] D[IO] ROT[34. + 1] MASK[1] DEST[AR] CYLEN[IOB-IN] POPJ $
00 1337          ;Get bit and return.
00 1338
00 1339          CLKRST: ;Fall in to CLKCLR
00 1340          CLKCLR: START-OUT D(CONST 4) DEST[DEV-ADDRESS] NORM $
00 1341          ;Clear clk flag.
00 1342          CLKENB: MAPF[7] D[ANEM-ABS APR-STATUS] ROT[26.] DEST[IO] C500 $
00 1343          ;Get the APR conditions wd, put CLK INT ENB bit in bit
00 1344          35.
00 1345          START-OUT NORM $
00 1346          MAPF[6] C500 POPJ $
00 1347          ;SET OR CLEAR THE HARDWARE INTRPT. ENB. ACCORDING TO
00 1348          ; STATE OF CLK INT ENB BIT IN APR
00 1349
00 1350          CTYIN1: D[CTY-STATUS] DEST[Q] PUSHJ[CTYCI] NORM SPEC[IOB-IN] $
00 1351          ; DO A CONI, GET BITS
00 1352          D[CTY-CONT] MASK[11] DEST[IO] SPEC[IOB-OUT] NORM $; DISABLE INTS
00 1353
00 1354          MAPF[TTY.WC] CYLEN[IOB-OUT] D[CTY-STATUS] MASK[3] DEST[Q AR] $
00 1355          ; GET PI CHAN
00 1356          NORM SPEC[CLR-DEV-FROM-INTR] JUMP[PIGEN] $;CAUSE INTR.
00 1357
00 1358          .pair
00 1359          CTYIOT:
00 1360          .repeat 1 - waitsfix [
00 1361          JUMP[MUO] $ ;Illegal in Luser Mode.
00 1362          ];.repeat 1 - waitsfix
00 1363          .repeat waitsfix [
00 1364          UIOTCK[MUO] $ ;Some diagnostics check for too much CTY output
00 1365          ];.repeat waitsfix
00 1366          IOTDIS
00 1367
00 1368          CTYDI: D[CONST 40] ALU[-D&Q] DEST[CTY-STATUS] NORM $; CLR TTI FLAG
00 1369          D[CONST 10] ROT[3] DEST[Q] SHORT $
00 1370          D[CTY-CONT] ALU[DORQ] DEST[IO] SPEC[IOB-OUT] SHORT $;CLR RCV.
00 1371          CHR
00 1372          MAPF[TTY.WC] CYLEN[IOB-OUT] $
00 1373          D[CTY-CONT] DEST[IO] SPEC[IOB-OUT] SHORT $
00 1374          MAPF[TTY.WC] CYLEN[IOB-OUT] $
00 1375          D[AR] MASK[10] SMAC $
00 1376          CTYDO: D[MEM] DEST[IO] SPEC[IOB-OUT] NORM $;SEND CHR.
00 1377          MAPF[TTY.WD] CYLEN[IOB-OUT] D[CONST 10] ALU[-D&Q] DEST[Q] $
00 1378          ;CLR TTO FLAG
00 1379          D[CTY-CONT] ALU[D+1] DEST[IO] SPEC[IOB-OUT] NORM $
00 1380          ;ENABLE UART STB
00 1381          MAPF[TTY.WC] CYLEN[IOB-OUT]
00 1382          D[CONST 20] ALU[DORQ] DEST[CTY-STATUS] $
00 1383          ;SET TTO BUSY
00 1384          D[CTY-CONT] DEST[IO] SPEC[IOB-OUT] NORM $;CLR UART STB
00 1385          MAPF[TTY.WC] CYLEN[IOB-OUT] D[CONST 7] ALU[D&Q] COND[OBUS=0]
00 1386          JUMP[MAIN] $ ; DONE IF NO PI CHAN
00 1387          D[CTY-CONT] DEST[Q] SHORT $; GET IOB-OUT BITS
00 1388          D[CONST 4] ROT[11] ALU[DORQ] DEST[Q IO] SPEC[IOB-OUT] NORM $
00 1389          ;ENABLE XMT INT
00 1390          MAPF[TTY.WC] CYLEN[IOB-OUT] ALU[Q] DEST[CTY-CONT] JUMP[MAIN] $
00 1391          CTYCO: D[CONST 17] ROT[3] ALU[D&Q] DEST[Q] NORM $;CLR PI BITS
00 1392          D[IR] MASK[7] ALU[DORQ] DEST[CTY-STATUS] JUMP[CTYCO1] NORM $
00 1393          ;OR IN NEW PI BITS
00 1394          CTYCI: MAPF[TTY.DI] D[IO] DEST[HOLD] CYLEN[IOB-IN] $;GET UART BITS
00 1395          D[CTY-CONT] DEST[IO] SPEC[IOB-OUT] NORM $
00 1396          MAPF[TTY.WC] D[MEM] ROT[26] MASK[1] COND[-OBUS=0] JUMP[CTYCI1]
00 1397          CYLEN[IOB-OUT.C550] $; J IF RCV RDY
00 1398          CTYCI2: D[CONST 10] ROT[3] ALU[-D&Q] DEST[Q AR] JUMP[CTYCI9] NORM $;CLR
00 1399          TTI BUSY
00 1400          CTYCI1: D[CONST 40] ALU[D&Q] COND[-OBUS=0] JUMP[CTYCI2] C550 $;J IF TTI
00 1401          FLAG ON
00 1402          D[CONST 10] ROT[3] ALU[D&Q] DEST[Q AR] NORM $;COMPL BUSY.
00 1403          D[CONST 10] ROT[3] ALU[D&Q] COND[-OBUS=0] JUMP[CTYCI9] C550 $;J
00 1404          IF BUSY NOW ON
00 1405          D[CONST 40] ALU[DORQ] DEST[Q AR] NORM $; SET TTI FLAG
00 1406          CTYCI9: D[MEM] ROT[25] MASK[1] COND[-OBUS=0] JUMP[CTYCI8] C550 $;J IF XMT
00 1407          RDY
00 1408          D[CONST 20] ALU[DORQ] DEST[CTY-STATUS] POPJ NORM $
00 1409          ;SET BUSY -- NOTE, NO "AR DEST" IS CORRECT
00 1410          CTYCI8: D[CONST 20] ALU[D&Q] COND[OBUS=0] JUMP[CTYCI3] C550 $; J IF BUSY
00 1411          OFF
00 1412          D[CONST 10] ALU[DORQ] DEST[Q] NORM $; SET FLAG
00 1413          CTYCI3: D[CONST 20] ALU[-D&Q] DEST[CTY-STATUS] POPJ NORM $; CLR BUSY
00 1414          CTYCO1: D[IR] ROT[41] MASK[10] DEST[Q] NORM $; GET SETCLR BITS
00 1415          D[CONST 10] ROT[3] ALU[D&Q] COND[OBUS=0] JUMP[CTYCO4] $
00 1416          ; J IF CLR TTI FLAG OFF
00 1417          D[CTY-CONT] MASK[11] DEST[Q] NORM $;GET IOB-OUT BITS
00 1418          D[CONST 10] ROT[3] ALU[DORQ] DEST[IO] SPEC[IOB-OUT] NORM $
00 1419          ;GET CLR RCV RDY BIT
00 1420          CTYCO3: MAPF[TTY.WC] CYLEN[IOB-OUT] $
00 1421          ALU[Q] DEST[IO] SPEC[IOB-OUT] NORM $;CLR IT
00 1422          MAPF[TTY.WC] CYLEN[IOB-OUT] $
00 1423          CTYCO4: D[CTY-CONT] MASK[11] DEST[Q] NORM $; GET IOB-OUT BITS
00 1424          D[CTY-STATUS] MASK[3] COND[OBUS=0] JUMP[CTYCO5] C550 $
00 1425          ; J IF NO PI CHAN
00 1426          D[CONST 2] ROT[11] ALU[DORQ] DEST[Q] SHORT $; ENBL RCV INT
00 1427          D[CTY-STATUS] ROT[41] MASK[2] COND[OBUS=0] JUMP[CTYCO5] C550 $
00 1428          ; J IF NO OUT FLAG OR BUSY
00 1429          D[CONST 4] ROT[11] ALU[DORQ] DEST[Q] SHORT $;ENBL XMT INT
00 1430          CTYCO5: ALU[Q] DEST[IO] SPEC[IOB-OUT] SHORT $; FIX INT ENBLS
00 1431          MAPF[TTY.WC] CYLEN[IOB-OUT] ALU[Q] DEST[CTY-CONT] JUMP[MAIN] $
00 1432          ; ***** HERE IS DEFN. OF CTY UART CONSTANTS *****
00 1433
00 1434          CTYRST: D[CONST 4] DEST[DEV-ADR] NORM $ D[CONST 4] ROT[6] DEST[Q]
00 1435          CLR-DEV-FROM-INTR NORM $
00 1436          D[CONST 74] ALU[DORQ] DEST[Q CTY-CONT] NORM $
00 1437          D[CONST 3] ROT[6] ALU[DORQ] DEST[IO] SPEC[IOB-OUT] NORM $; RESET
00 1438          UART
00 1439          MAPF[TTY.WC] CYLEN[IOB-OUT] ALU[Q] DEST[CTY-STATUS] $
00 1440          ALU[Q] DEST[IO] SPEC[IOB-OUT] NORM JUMP[CTYRST1] $

```

```

08 1433                                D(LIT 1000000 = CTYDSP) DEST(Q) $
08 1434                                D(LIT CTYINT) ALU(DORG) DEST(D%MEM0) NORM POPJ $
08 1435
08 1436
08 1437
08 1438                                -pair
CTYC2: D(AR) ALU(D&Q) SKPDS(=0) $
08 1439                                SKPDS(ALWAYS) $
08 1440                                CTYCS: D(AR) ALU(D&Q) SKPDS(-=0) $
08 1441                                SKPDS(ALWAYS) $
08 1442
08m1443                                I [
08m1443
08m1443                                ;-----
08m1443                                ;
08m1443                                ;           CTY - Console Teletype                               Device 120
08m1443                                ;
08m1443                                ;-----
08m1443
08m1443                                ;
08m1443                                ;A-MEM Usage
08m1443                                ;
08m1443                                ;Instruction and interrupt dispatch
08m1443                                ;Control bits for UART, etc.
08m1443                                ;Firmware status
08m1443
08m1443                                ;
08m1443                                ;*** Meanings of hardware bits should be documented here.
08m1443                                ;
08m1443                                ;MAPF values
08m1443
08m1443                                0 TTY.DI = 0           ;read data
08m1443                                12 TTY.WD = 12        ;write data
08m1443                                14 TTY.WC = 14        ;write control
08m1443
08m1443                                .opcode[712] [xlist
08m1443                                list ];CTY & LPT
08m1443                                07624 0107311260400001401046125571457000 D(CONST 4) DEST(DEV-ADR) NORM COND(-USER) LBJUMP(CTYIOT) $
08m1443                                07625 0107311260400001401046125571457000 D(CONST 4) DEST(DEV-ADR) NORM COND(-USER) LBJUMP(CTYIOT) $
08m1443
08m1443                                .RELOC
08m1443                                [.USE(HILOC)
08m1443                                [ xlist
08m1444                                list ]
08m1444
08m1444                                CTYDSP: ILGIOT $
08m1444                                ;BLKI
08m1444                                ILGIOT $
08m1444                                13521 54073117000006055416162325420416000
08m1444                                13522 54073117000006055416162325420416000
08m1444                                13523 01073017003006055416162366131416000
08m1444                                ;DATAI
08m1444                                13524 01073137000000001416162025711456000
08m1444                                MAPF(TTY.DI) D(IO) DEST(AR) JUMP(CTYDI) CYLEN(IOB-IN) $
08m1444                                ;BLKO
08m1444                                ILGIOT $
08m1444                                13525 54073117000006055416162325420416000
08m1444                                13526 54073117000006055416162325420416000
08m1444                                ILGIOT $
08m1444                                13527 01033117000006055416150345431216000
08m1444                                ;DATAO
08m1444                                DFRQ ALU(MEMAC) DEST(HOLD) $
08m1444                                ;Get C(E) from either memory or ACs.
08m1444                                13530 01073017000000001416162026131456000
08m1444                                D(CTY-STATUS) DEST(Q) JUMP(CTYDO) NORM $
08m1444                                ; GET CONI BITS
08m1444                                ;CONI
08m1444                                D(CTY-STATUS) MASK(7) DEST(Q) NORM $
08m1444                                ; GET CONI BITS
08m1444                                13531 01073017000006055401762366131416000
08m1444                                D(IR) MASK(7) ROT(40) ALU(-D&Q) DEST(Q) JUMP(CTYCO) NORM $
08m1444                                ;CLR THE CLR BITS
08m1444                                ;CONI
08m1444                                D(CTY-STATUS) DEST(Q) PUSHJ(CTYCI) NORM SPEC(IOB-IN) $
08m1444                                13533 01073017003000001416162226131456000
08m1444                                D(AR) SHAC [ IFRQ DEST(MEMSTO AR) COND(MA<20) LBJUMP(SEOI) ] $
08m1444                                ;CONSZ
08m1444                                D(CTY-STATUS) DEST(Q) PUSHJ(CTYCI) NORM SPEC(IOB-IN) $
08m1444                                13534 01073131000022665416156125430456000
08m1444                                D(IR) MASK(18.) DEST(Q) JUMP(CTYC2) NORM $
08m1444                                ;CONSO
08m1444                                D(CTY-STATUS) DEST(Q) PUSHJ(CTYCI) NORM SPEC(IOB-IN) $
08m1444                                13536 01073017000000001404562025771456000
08m1444                                D(IR) MASK(18.) DEST(Q) JUMP(CTYCS) NORM $
08m1444                                13537 01073017003000001416162226131456000
08m1444                                13540 01073017000000001404562025771456000
08m1444
08m1444                                LPTDSP:
08m1444                                .REPEAT 1 - LPT [
08m1444                                .REPEAT 10 [ILGIOT $
08m1444                                ILGIOT $
08m1444                                ];.REPEAT 10
08m1444                                ];.REPEAT 1 - LPT
08m1444
08m1444                                .REPEAT LPT [           ;Allocate space for LPT dispatch
08m1444                                ;. + 20
08m1444                                .repeat 1 - waitsfix [ ;This is a silly place to put it
08m1444                                .insert F4LPTX           ;LPT code
08m1444                                ];.repeat 1 - waitsfix
08m1444                                ];[           ;Allocate space for LPT dispatch
08m1444                                ;. + 20
08m1444                                .repeat 1 - waitsfix [ ;This is a silly place to put it
08m1444                                .insert F4LPTX           ;LPT code
08m1444                                ];.repeat 1 - waitsfix
08 1444                                ];.REPEAT LPT
08 1445
08 1446
08 1447                                ;;;CTY and 60 HZ CLOCK INTS COME HERE
08 1448
08 1449                                CTYINT:           ;; 60HZ clk shares DEV 4 w/ CTY.
08 1450                                START-IN SHORT $

```

```

00 1456
00 1457
00 1458
00 1459
00 1460
00 1461 13565 01024117003106055416152365431416000
00 1462
00 1463 13566 01073117060006055416162365411416000
00 1464
00 1465
00 1466
00 1467
00 1468
00 1469 13567 01073117004020155416162025411456000
00 1470
00 1471
00 1472
00 1473 13570 01073117003006055401446365571417000
00 1474
00 1475 13571 01073137050006055060362425711416000
00 1476
00 1477
00 1478
00 1479 13572 0107311700310605540146365571417000
00 1480
00 1481 13573 0107311707000004656152367011416000
00 1482
00 1483 13574 010731170031060554016162365431416000
00 1484 13575 01073117060006055416162425411416000
00 1485
00 1486
00 1487
00 1488
00 1489 13576 01073017003000001416162226131456000
00 1490
00 1491 13577 01073117003106055402352366071416000
00 1492
00 1493 13600 01073037140006055400762366111416000
00 1494 13601 01073117004020343416162025431456000
00 1495
00m1496
00m1496
00 1497
00 1498
00 1499
00 1500
00 1501
00 1502
00m1503
00m1503
00m1503 13602 01073100600010210156162024611456000
00m1503
00 1504
00m1504
00m1504
00m1504 13603 01073017004006054321162365771416000
00m1504 13604 0106001700000605432116236577416000
00m1504 13605 01060137000006054444562366031416000
00m1504 13606 01073117000000000016000725411456000
00 1505
00 1506 13607 0106511700000605540104365571416000
00 1507 13610 01073017000006054062162365577416000
00 1508 13611 01063117003106055416152366077416000
00 1509 13612 01073117140006055416162365411416000
00 1510 13613 01073117003106055416152366077416000
00 1511 13614 01073117140006055416162365411416000
00 1512 13615 01073131000022655402156125430456000
00 1512
00 1513 13616 01073117003106055416152365471516000
00 1514 13617 0106501712000605540216236551416000
00 1515
00 1516 13620 01170117003106055416152366071416000
00 1517
00 1518
00 1519 13621 01063117140006055404104365551416000
00 1520
00 1521 13622 01073117003106055416152366071416000
00 1522 13623 01064100340027711401762025551456000
00 1522
00 1523 13624 01073017000006055416162366077416000
00 1524 13625 01063017003106054221152365571416000
00 1524
00 1525 13626 01023117140022711416102025411456000
00 1526 13627 01064017000006054063762365571416000
00 1527 13630 01063117000000001401704025771456000
00 1528
00 1529 13631 01073117000006055416150365711416000
00 1530 13632 01073117003106055416152366071416000
00 1531 13633 0107310014000000000520362025451556000
00 1531
00 1532 13634 0106503700000000062162025571456000
00 1532
00 1533 13635 01064100000027471410162025561456000
00 1533
00 1534 13636 01065037000006054062162365571416000
00 1535 13637 010641000000000062162025561456000
00 1535
00 1536 13640 01063037000006055410162365571416000
00 1537 13641 01073100000000000520362025451556000
00 1537
00 1538 13642 01063117000006055404104425571416000
00 1539
00 1540 13643 01064100200000001404162025561456000
00 1540
00 1541 13644 01063017000006055402162365571416000
00 1542 13645 01065117000006055404104425571416000

```

```

;Else it is the CTY's turn.

;We branch here from CTYINT if intrpt. is really 60HZ CLK.

CLKINT: START-OUT ALU[0] DEST[10D] NORM $
;Clear hardware int. enb. for 60HZ CLK.
MAPF[6] C600 $

.repeat TYMNET [
CLR-DEV-FROM-INTR PUSHJ[TYMCLK] C600 $
;Start up TYMNET interface if needed.
];TYMNET
CLR-DEV-FROM-INTR JUMP[APRCHK] C600 $
;Cause PI on APR channel if enabled, and exit.

CLKRDFLG: ;Put hardware 60HZ CLK FLAG into AR35.
START-IN D[CONST 6] DEST[DEV-ADDRESS] NORM $
;Select device 6.
MAPF[5] D[10D] ROT[34. + 1] MASK[1] DEST[AR] CYLEN[IOB-IN] POPJ $

;Get bit and return.

CLKRST: ;Fall in to CLKCLR
CLKCLR: START-OUT D[CONST 4] DEST[DEV-ADDRESS] NORM $
;Clear clk flag.
CLKENB: MAPF[7] D[ANEM-ABS APR-STATUS] ROT[26.] DEST[10D] C600 $
;Get the APR conditions wd, put CLK INT ENB bit in bit
35.
START-OUT NORM $
MAPF[6] C600 POPJ $
;SET OR CLEAR THE HARDWARE INTRPT. ENB. ACCORDING TO
; STATE OF CLK INT ENB BIT IN APR

CTYINI: D[CTY-STATUS] DEST[0] PUSHJ[CTYCI] NORM SPEC[IOB-IN] $
; DO A CONI, GET BITS
D[CTY-CONT] MASK[11] DEST[10D] SPEC[IOB-OUT] NORM $: DISABLE INTS

MAPF[TTY.WC] CYLEN[IOB-OUT] D[CTY-STATUS] MASK[3] DEST[0 AR] $
; GET PI CHAN
NORM SPEC[CLR-DEV-FROM-INTR] JUMP[PIGEN] $:CAUSE INTR.

.pair
[.: \ 2 + .
]CTYIOT:
.repeat 1 - waitsfix [
JUMP[MUUD] $ ;Illegal in Luser Mode.
];.repeat 1 - waitsfix
.repeat waitsfix [
UIOTCK[MUUD] $ ;Some diagnostics check for too much CTY output
];[
UIOTCK[MUUD]
[
D[PC-FLAGS] ROT[6] COND[-OBUS<0] JUMP[MUUD] LONG $
];Some diagnostics check for too much CTY output
].repeat waitsfix
IOTDIS

[
CLR-DEV-FROM-INTR D[IR] ROT[13.] MASK[4] DEST[0] NORM $
D[IR] ROT[13.] MASK[4] ALU[D+Q] DEST[0] SHORT $
D[D%ANEM0] ROT[18.] MASK[10.] ALU[D+Q] DEST[AR] NORM $
D[AR] ROT[MUA-ROT] ODISP LONG $
]
CTYDI: D[CONST 40] ALU[-D&Q] DEST[CTY-STATUS] NORM $; CLR TTI FLAG
D[CONST 10] ROT[3] DEST[0] SHORT $
D[CTY-CONT] ALU[DORQ] DEST[10D] SPEC[IOB-OUT] SHORT $:CLR RCV.

CHR
MAPF[TTY.WC] CYLEN[IOB-OUT] $
D[CTY-CONT] DEST[10D] SPEC[IOB-OUT] SHORT $
MAPF[TTY.WC] CYLEN[IOB-OUT] $
D[AR] MASK[10] SMAC [ IFRQ DEST[MEMSTO AR] COND[MA<20]
LBJUMP[SEOI] $
CTYDO: D[MEM] DEST[10D] SPEC[IOB-OUT] NORM $;SEND CHR.
MAPF[TTY.WC] CYLEN[IOB-OUT] D[CONST 10] ALU[-D&Q] DEST[0] $
;CLR TTD FLAG
D[CTY-CONT] ALU[D+1] DEST[10D] SPEC[IOB-OUT] NORM $
;ENABLE UART STB
MAPF[TTY.WC] CYLEN[IOB-OUT]
D[CONST 20] ALU[DORQ] DEST[CTY-STATUS] $
;SET TTD BUSY
D[CTY-CONT] DEST[10D] SPEC[IOB-OUT] NORM $;CLR UART STB
MAPF[TTY.WC] CYLEN[IOB-OUT] D[CONST 7] ALU[D&Q] COND[OBUS=0]
JUMP[MAIN] $ ; DONE IF NO PI CHAN
D[CTY-CONT] DEST[0] SHORT $; GET IOB-OUT BITS
D[CONST 4] ROT[11] ALU[DORQ] DEST[0] SPEC[IOB-OUT] NORM $
;ENABLE XMT INT
MAPF[TTY.WC] CYLEN[IOB-OUT] ALU[Q] DEST[CTY-CONT] JUMP[MAIN] $
CTYCO: D[CONST 17] ROT[3] ALU[D&Q] DEST[0] NORM $;CLR PI BITS
D[IR] MASK[7] ALU[DORQ] DEST[CTY-STATUS] JUMP[CTYCO1] NORM $
;OR IN NEW PI BITS
CTYCI: MAPF[TTY.DI] D[10D] DEST[HOLD] CYLEN[IOB-IN] $;GET UART BITS
D[CTY-CONT] DEST[10D] SPEC[IOB-OUT] NORM $
MAPF[TTY.WC] D[MEM] ROT[26] MASK[11] COND[-OBUS=0] JUMP[CTYCI1]
CYLEN[MAX,IOB-OUT,C550] $; J IF RCV RDY
CTYCI2: D[CONST 10] ROT[3] ALU[-D&Q] DEST[0 AR] JUMP[CTYCI9] NORM $;CLR
TTI BUSY
CTYCI1: D[CONST 40] ALU[D&Q] COND[-OBUS=0] JUMP[CTYCI2] C550 $;J IF TTI
FLAG ON
D[CONST 10] ROT[3] ALU[D+Q] DEST[0 AR] NORM $;CONPL BUSY.
D[CONST 10] ROT[3] ALU[D&Q] COND[-OBUS=0] JUMP[CTYCI9] C550 $;J
IF BUSY NOW ON
D[CONST 40] ALU[DORQ] DEST[0 AR] NORM $; SET TTI FLAG
CTYCI9: D[MEM] ROT[25] MASK[11] COND[-OBUS=0] JUMP[CTYCI8] C550 $;J IF XMT
RDY
D[CONST 20] ALU[DORQ] DEST[CTY-STATUS] POPJ NORM $
;SET BUSY -- NOTE, NO "AR DEST" IS CORRECT
CTYCI8: D[CONST 20] ALU[D&Q] COND[OBUS=0] JUMP[CTYCI3] C550 $; J IF BUSY
OFF
D[CONST 10] ALU[DORQ] DEST[0] NORM $; SET FLAG
CTYCI3: D[CONST 20] ALU[-D&Q] DEST[CTY-STATUS] POPJ NORM $; CLR BUSY

```

```

00 1548
00 1549 13652 01073117140006055416152365411416000 ;GET CLR RCV RDY BIT
CTYCO3: MAPF(TTY.WC) CYLEN(IOB-OUT) $
ALU(Q) DEST(IOB) SPEC(IOB-OUT) NORM $;CLR IT
MAPF(TTY.WC) CYLEN(IOB-OUT) $
00 1550 13653 01023117003106055416152365431416000
00 1551 13654 01073117140006055416162365411416000
CTYCO4: DICTY-CONT) MASK(11) DEST(Q) NORM $; GET IOB-OUT BITS
DICTY-STATUS) MASK(3) COND(OBUS=0) JUMP(CTYCO5) C550 $
; J IF NO PI CHAN
00 1552 13655 01073017000006055402362366071416000
D(CONST 2) ROT(11) ALU(DORQ) DEST(Q) SHORT $; ENBL RCV INT
00 1553 13656 01073100200000001400762026121456000
DICTY-STATUS) ROT(4) MASK(2) COND(OBUS=0) JUMP(CTYCO5) C550 $
; J IF NO OUT FLAG OR BUSY
00 1554
D(CONST 4) ROT(11) ALU(DORQ) DEST(Q) SHORT $;ENBL XMT INT
00 1555 13657 01063017000006054221162365577416000
CTYCO5: ALU(Q) DEST(IOB) SPEC(IOB-OUT) SHORT $; FIX INT ENBL
00 1556 13658 01023117003106055416152365437416000
MAPF(TTY.WC) CYLEN(IOB-OUT) ALU(Q) DEST(CTY-CONT) JUMP(MAIN) $
00 1557
; **** HERE IS DEFN. OF CTY UART CONSTANTS ****
00 1558 13661 01063017000006054221162365577416000
CTYRST: D(CONST 4) DEST(DEV-ADR) NORM $ D(CONST 4) ROT(6) DEST(Q)
00 1559 13662 01023117003106055416152365437416000
CLR-DEV-FROM-INTR NORM $
00 1560 13663 01023117140022711416102025411456000
D(CONST 74) ALU(DORQ) DEST(Q CTY-CONT) NORM $
00 1561
D(CONST 3) ROT(6) ALU(DORQ) DEST(IOB) SPEC(IOB-OUT) NORM $; RESET
00 1562
UART
00 1563 13664 01073117004006055401046365571417000
MAPF(TTY.WC) CYLEN(IOB-OUT) ALU(Q) DEST(CTY-STATUS) $
00 1564 13665 01073017004006054141162365571416000
ALU(Q) DEST(IOB) SPEC(IOB-OUT) NORM JUMP(CTYRS1) $
00 1565 13666 01063017000006055417102365571416000
00 1566 13670 01024117140006055416104365411416000
CTYRS1:
00 1567 13671 01023117003100001416152025431456000
;Setup entry vectors: IOT vector in left half, interrupt vector in right
00 1568
half
00 1569
MAPF(TTY.WC) CB00 $
00 1570
D(LIT 100000 * CTYDSP) DEST(Q) $
00 1571 13672 01073117140006055416162365411416000
D(LIT CTYINT) ALU(DORQ) DEST(D%MEM0) NORM POPJ $
00 1572 13673 01073017002724200000162365531416000
00 1573 13674 01063117000000002734300425531416000
.pair
00 1574
[.: \ 2 + .
00 1575
]CTYCZ: D[AR] ALU[D&Q] SKPDSP[ALU=0] $
00m1576
SKPDSP[ALWAYS] $
00m1576
CTYCS: D[AR] ALU[D&Q] SKPDSP[-ALU=0] $
SKPDSP[ALWAYS] $
00 1577 13676 5406410000007355416162325420416000
]CTY
00 1578 13677 54073117200007355416162325420416000
.repeat waitsfix [ ;A better place
00 1579 13700 54064100200007355416162325420416000
.repeat LPT [ ;LPT should follow CTY as they share the same dispatch
00 1580 13701 54073117200007355416162325420416000
table
.insert LPTX
;LPT code (same source for F2 or F4)
]
];[ ;A better place
.repeat LPT [ ;LPT should follow CTY as they share the same dispatch
table
.insert LPTX
;LPT code (same source for F2 or F4)
]
[ ;LPT should follow CTY as they share the same dispatch table
.insert LPTX

```

```

01m0001 ;-----
01m0001 ;-----
01m0001 ;
01m0001 ; LPT - Lineprinter Interface
01m0001 ;
01m0001 ;-----
01m0001 ;MAPF fields
01m0001 1 LPT-STATUS = 1 ;Read status register
01m0001 ; Bit 20 ;(firmware only) ;Slew more paper
01m0001 ; Bit 21 ;-LPT READY ;These three bits only present on
01m0001 F2 ;
01m0001 ; Bit 22 ;-LPT LOW PAPER
01m0001 ; Bit 23 ;-LPT PRESENT
01m0001 ;
01m0001 ; Bit 24 ;LPT 128 ;Rubout seen on WAITS (or slew
01m0001 paper if ;bit 20 is set).
01m0001 ;
01m0001 ; Bit 25 ;LPT 96
01m0001 ; Bit 26 ;Not used
01m0001 ;
01m0001 ; Bit 27 ;-LPT ON LINE
01m0001 ; Bit 28 ;-SYNC LPT OK
01m0001 ; Bit 29 ;-SYNC LPT DONE
01m0001 ;
01m0001 ; Bit 30 ;SYNC ANY INT
01m0001 ; Bit 31 ;SYNC DMA WAITING
01m0001 1 LPT-CONTROL = 1 ;Set control register
01m0001 ; Bit 16 ;LPT STATUS SPARE
01m0001 ; Bit 17 ;LPT INT ENB
01m0001 2 LPT-DATA = 2 ;Write data
01m0001 ; Bit 26 ;LPT SPARE OUT
01m0001 ; Bit 27 ;LPT PRINT CMD
01m0001 ; Bit 28 ;LPT DATA BIT B
01m0001 ; ...
01m0001 ; Bit 35 ;LPT DATA BIT 1
01m0001 ;
01m0001 ;A-MEM usage
01m0001 DEFINE-A-MEM(LPT-DISP 0) [
01m0001 40 LPT-DISP = 0 + D%MEM0 ]
01m0001 ;Instruction and interrupt dispatch
01m0001 DEFINE-A-MEM(LPT-CONSAV 1) [
01m0001 41 LPT-CONSAV = 1 + D%MEM0 ]
01m0001 ;Save control information including PI channel
01m0001 DEFINE-A-MEM(LPT-WORD 3) [
01m0001 43 LPT-WORD = 3 + D%MEM0 ]
01m0001 ;Last data word read
01m0001 DEFINE-A-MEM(LPT-ROT 4) [
01m0001 44 LPT-ROT = 4 + D%MEM0 ]
01m0001 ;Rotation value for next byte, -n if none left
01m0001 DEFINE-A-MEM(LPT-POS 5) [
01m0001 45 LPT-POS = 5 + D%MEM0 ]
01m0001 ;Column position of the character
01m0001 ;-----
01m0001 ;
01m0001 ; Normal IOT dispatch for LPT
01m0001 ;-----
01m0001 ;
01m0001 .org[LPTDSP]
01m0001 [ xlist
01m0002 list ]
01m0002 ;Since macro-device code is 124, dispatch is combined with CTY (see
01m0002 F410)
01m0002 ;
01m0002 .org[lptdsp] [ xlist
01m0002 list ] ;$$$* TEMPORARY *$$$*
01m0002 LPT-DISPATCH:
01m0002 ;BLKI LPT, - Not implemented
01m0002 JUMP[MIJ0] $
01m0002 NOP $
01m0002 ;DATAI LPT,
01m0002 COND[-INTRPT] JUMP[.] SHORT $
01m0002 ;Wait for something to happen.
01m0002 ALU[0] DEST[MEMST0] MEMST [ SMAC [ IFRQ DEST[MEMST0 AR]
01m0002 COND[MAK20] LBJUMP[SEDI] ] ]$
01m0002 ;Do same thing as DATAI LPT would, i.e. read nothing.
01m0002 ;BLKO LPT, - Not implemented yet
01m0002 JUMP[MIJ0] $
01m0002 NOP $
01m0002 ;DATAO LPT,
01m0002 FIXM1 [ DFRQ ALU[MEMAC] DEST[HOLD] ] $
01m0002 D(CONST LPT-UDEV) DEST[DEV-ADR] JUMP[LPTD02] NORM $
01m0002 ;Set device address to LPT
01m0002 ;CONO LPT,
01m0002 D(CONST LPT-UDEV) DEST[DEV-ADR] JUMP[LPTC02] $
01m0002 ;Set device address to LPT
01m0002 NOP $
01m0002 ;CONI LPT,
01m0002 D(CONST LPT-UDEV) DEST[DEV-ADDRESS] SPEC[IOB-IN] PUSHJ[LPTSTS]
01m0002 NORM $
01m0002 ;Set device code and get status of LPT
01m0002 ALU[Q] DEST[MEMST0] MEMST [ SMAC [ IFRQ DEST[MEMST0 AR]
01m0002 COND[MAK20] LBJUMP[SEDI] ] ]$
01m0002 ;Store status in memory in the usual way.
01m0002 ;CON2 LPT,
01m0002 D(CONST LPT-UDEV) DEST[DEV-ADDRESS] SPEC[IOB-IN] PUSHJ[LPTSTS]
01m0002 NORM $
01m0002 ;Set device code and get status of LPT
01m0002 JUMP[XXCON2] NORM $
01m0002 ;Finish reading status from LPT and go do generalized
01m0002 CON2.
01m0002 ;CONO LPT,
01m0002 D(CONST LPT-UDEV) DEST[DEV-ADDRESS] SPEC[IOB-IN] PUSHJ[LPTSTS]
01m0002 NORM $
01m0002 ;Set device code and get status of LPT
01m0002 JUMP[XXCONO] NORM $

```

```

01m0002          [ xlist
01m0003          list ]
01m0003          ;Continuation of CONO LPT,
01m0003          ;Set control status
01m0003 13702 01073100400000000636162225761456000 LPTCO2: D(IR) ROT(25.) COND(OBUS<0) PUSHJ(LPTRST) C550 $
01m0003          ;Reset LPT if bit 25 (clear printer) is on
01m0003 13703 0107301700000605540456236577416000 D(IR) MASK(22) DEST(Q) SHORT $
01m0003          ;Use immediate form, i.e. Instruction as data.
01m0003          ;Setup control information
01m0003 13704 01064100200000000144762025561456000 D(CONST 23) ROT(6) ALU(D&Q) COND(OBUS=0) JUMP(LPTCO3) C550 $
01m0003          ;If setting DONE, BUSY or doing CLEAR, then enable micro
01m0003          ;interrupts so that BUSY gets cleared and DONE set at the
01m0003          ;appropriate times
01m0003 13705 01063017000006054440362365571416000 D(CONST 1) ROT(18.) ALU(DORQ) DEST(Q) NORM $
01m0003          ;Turn on micro interrupts
01m0003 13706 01023117003106055416162365431416000 LPTCO3: ALU(Q) DEST(IOO) SPEC(IOB-OUT) NORM $
01m0003          ;Start sending control information to LPT interface
01m0003          MAPF(LPT-CONTROL) CYLEN(IOB-OUT)
01 0003 13707 01073117010006055416162365411416000 .REPEAT F4SW [ $ ] [ $ ];Bug: F4 can't do A-MEM write during
01 0003          IOB-OUT cycle
01 0004 13710 01065117000006054240302365571416000 D(CONST 1) ROT(35. - 25.) ALU(-D&Q)
01 0004          DEST(LPT-CONSAV) $
01 0005          ;Save control information with reset bit
01 0006 13711 01073100400022710736162026071456000 D(LPT-CONSAV) ROT(29.) COND(OBUS<0) FETCH-NEXT-INST [ JUMP(MAIN)
01 0006          INORM $
01 0007          ;Check done bit
01 0008          ;and start next instruction
01 0009 13712 0107311700000001416162025431456000 JUMP(LPTINT2) NORM $
01 0010          ;Done bit set. Try interrupt
01 0011
01 0012
01 0013
01 0014
01 0015
01 0016
01 0016
01 0017 13713 0107301701000605540376236571416000 LPTSTS: MAPF(LPT-STATUS) CYLEN(IOB-IN) D(IOO) MASK(15.) DEST(Q) $
01 0018          ;Finish reading status.
01 0019          ;Ignore stuff not being driven
01 0020 13714 01065017000006055402162364731416000 D(MASK B.) ALU(-D&Q) DEST(Q) NORM $
01 0021          ;Turn off bits where PI channels and done/busy bits go.
01 0022 13715 01065017000006054220362365571416000 D(CONST 1) ROT(35. - 26.) ALU(-D&Q) DEST(Q) NORM $
01 0023          ;Turn off unimplemented bit (it's line overflow at SAIL)
01 0024
01 0025
01 0026
01 0027
01 0028
01 0029
01 0030
01 0031
01 0032
01 0033
01 0034
01 0034
01m0035
01m0035 13716 01063017000006055402162366071416000 D(LPT-CONSAV) MASK(8) ALU(DORQ) DEST(Q) NORM $
01m0035          ;Fill in PI channels
01m0035 13717 01073137000006054620362366071416000 D(LPT-CONSAV) ROT(1 + 24.) MASK(1) DEST(AR) NORM $
01m0035          ;Rubout flag on?
01m0035 13720 01063017000006054276162425431416000 D(AR) ROT(35. - 24.) ALU(DORQ) DEST(Q) POPJ $
01m0035          ;Yes, return in CONI word instead of 120-character drum
01 0035
01 0036
01 0037
01 0038 13721 01073017000006055416162366071416000 ;Continuation of DATAO LPT,
01 0038          LPTDO2: D(LPT-CONSAV) DEST(Q) NORM $
01 0039          ;Get status word
01 0040 13722 01065017000006054140362365571416000 D(CONST 1) ROT(6) ALU(-D&Q) DEST(Q) NORM $
01 0041          ;Turn off DONE
01 0042 13723 01063117000006054140502365571416000 D(CONST 2) ROT(6) ALU(DORQ) DEST(LPT-CONSAV) NORM $
01 0043          ;Turn on BUSY
01 0044 13724 01073100000000001414162025461556000 D(MEM) LEFT COND(-OBUS=0) JUMP(LPTPK7) C550 $
01 0045          ;Decide which format to use
01 0046 13725 01073117003106055416162365471516000 D(MEM) DEST(IOO) SPEC(IOB-OUT) NORM $
01 0047          ;Send single character to LPT
01 0048          MAPF(LPT-DATA) CYLEN(IOB-OUT)
01 0049 13726 01073117021006054001600365551417000 d(const 7) rot[mua-rot] lload $
01 0050          ;Finish outputting data
01 0051          ;Begin delaying tactic (4 usec)
01 0052
01 0053
01 0054
01 0055
01 0056
01m0057
01m0057 13727 01073107000027657416162025411456000 .repeat 1 - f4sw [
01 0057          loop[.] c500 $
01 0058 13730 01063117003106054440352365577416000 ];.repeat 1 - f4sw [
01 0059          loop[.] long $ ;Claimed by F4DEF to be 500 ns
01 0060 13731 01073117010022711416162025411456000 ];.repeat f4sw [
01 0061          loop[.] long $ ;Claimed by F4DEF to be 500 ns
01 0062          ];.repeat f4sw [
01 0063          D(CONST 1) ROT(18.) ALU(DORQ) DEST(IOO) SPEC(IOB-OUT) short $
01 0064          ;Set control information and enable micro-interrupts.
01 0065          MAPF(LPT-CONTROL) CYLEN(IOB-OUT) FETCH-NEXT-INST [ JUMP(MAIN) ] $
01 0066          ;Finish output and start fetch of next instruction
01 0067
01 0068
01 0069
01 0070
01 0071
01 0068 13732 01073117000006055407310365571416000 LPTPK7: D(CONST (1 + 4 * 7)) DEST(LPT-ROT) NORM $
01 0069          ;Setup initial rotation for fetching first byte from word
01 0069
01 0070 13733 01073117000006055416166365471516000 D(MEM) DEST(LPT-WORD) NORM $
01 0071          ;Save word from memory in A-MEM where we can use it

```

```

01 0076 ;Doing this here is easier than comparing against 35.
01 0077 ;That is, this way we count down 29,22,15,8,1,-6 or
01 0078 ;perhaps 30,24,18,12,6,0,-6
01 0079 13736 01073037000006055201762366171416000 D[LPT-WORD] ROT[R] MASK[7] DEST[Q AR] NORM $
01 0080 ;Fetch byte from word
01 0081 13737 01073100400000000616162026061456000 D[LPT-CONSAV] ROT[24.] COND[OBUS<0] JUMP[LPTP7B] C550 $
01 0082 ;Jump if alternate character set bit set (rubout seen)
01 0083 ;or slewing paper (if bit 20 is set)
01 0084 13740 01073100200000000760562025421456000 D[AR] ROT[1 + 30.] MASK[2] COND[OBUS=0] JUMP[LPTP7F] C550 $
01 0085 ;Jump if control character
01 0086 13741 01066100000000001401762024721456000 D[MASK 7] ALU[D#Q] COND[OBUS=0] JUMP[LPTP7C] C550 $
01 0087 ;Jump if NOT a rubout
01 0088 13742 01073017000006055416162366071416000 D[LPT-CONSAV] DEST[Q] NORM $
01 0089 ;D[CONST 1] ROT[35. - 24.] ALU[DORQ] DEST[LPT-CONSAV]
01 0090 ; JUMP[LPTP7D] NORM $
01 0091 D[CONST 1] ROT[35. - 24.] ALU[DORQ] DEST[LPT-CONSAV]
01 0092 13743 01063117000000000260302025571456000 JUMP[LPTP7E] NORM $
01 0093 ;OR in alternate character set bit (rubout seen)
01 0094 ;
01 0095 ;Rubout has been seen, meaning alternate character (hidden character) is
01 0096 ;to be printed, or slewing paper if bit 20 set.
01 0097 13744 01073100400000000516162026071456000 LPTP7B: D[LPT-CONSAV] ROT[20.] COND[OBUS<0] JUMP[LPTSL2] NORM $
01 0098 13745 01073017000006055416162366071416000 D[LPT-CONSAV] DEST[Q] NORM $
01 0099 13746 01065117000006054260302365571416000 LPTSL2: D[CONST 1] ROT[35. - 24.] ALU[D&Q] DEST[LPT-CONSAV] NORM $
01 0100 ;Turn off alternate character set bit (rubout seen) and
01 0101 ;slew
01 0102 13747 01073017000006054140562365577416000 ;paper bit
01 0103 13750 01063017000006055201762366171416000 D[CONST 2] ROT[6] DEST[Q] SHORT $
01 0104 D[LPT-WORD] ROT[R] MASK[7] ALU[DORQ] DEST[Q] NORM $
01 0105 ;Turn on 200 bit
01 0106 ;
01 0107 ;Character is a normal character (or is ready to print)
01 0108 13751 01023117003106055416152365437416000 LPTP7C: ALU[Q] DEST[IOO] SPEC[IOB-OUT] SHORT $
01 0109 ;Send out character
01 0110 LPTP7D: MAPF[LPT-DATA] CYLEN[IOB-OUT] D[LPT-POS] ALU[D+1] DEST[Q] $
01 0111 13752 01170017020006055416162366251416000 ;Finish sending character. Advance simulated printhead
01 0112 LPTP7E: ALU[Q] DEST[LPT-POS] NORM $
01 0113 13754 01073017000006055416162366231416000 ;Character has been processed. Advance to next byte or word.
01 0114 13755 01161100400000001401710025561456000 LPTP7E: D[LPT-ROT] DEST[Q] NORM $
01 0115 D[CONST 7] ALU[Q-D] DEST[LPT-ROT] COND[OBUS<0] JUMP[LPTIEN] C550
01 0116 $
01 0117 ;Advance byte pointer and check for end of word
01 0118 .REPEAT F4SW [
01 0119 NORM $ ;Wait some more. Cycle lengths don't fit mnemonics
01m0119 ]:[
01m0119 13756 01073117000006055416162365431416000 NORM $ ;Wait some more. Cycle lengths don't fit mnemonics
01m0119 13757 01073117000006055416162365431416000 NORM $
01 0120 13760 01073117003006055416162365437416000 ].REPEAT F4SW
01 0121 SPEC[IOB-IN] SHORT $
01 0122 ;Start reading status from hardware
01 0123 13761 01066100210027670740762025711456000 MAPF[LPT-STATUS] CYLEN[IOB-IN] D[IOO] ROT[1 + 29.] ALU[D#Q]
01 0124 MASK[3]
01 0125 COND[OBUS=0] JUMP[LPTP7A] $
01 0126 ;If LPT is still ready to accept data, send some more.
01 0127 13762 01073017020006055416162366051416000 ;
01 0128 ;Enable micro-interrupts so that we can finish processing this word
01 0129 13763 0106311700310605440352365551416000 later.
01 0130 LPTIEN: MAPF[LPT-DATA] CYLEN[IOB-OUT] D[LPT-CONSAV] DEST[Q] $
01 0131 13764 01073117014022711416162025411456000 ;Finish sending data in case of unpacked data
01 0132 D[CONST 1] ROT[18.] ALU[DORQ] DEST[IOO] SPEC[IOB-OUT] long $
01 0133 ;Set micro-interrupt enable and status
01 0134 MAPF[LPT-CONTROL] CYLEN[IOB-OUT] CLR-DEV-FROM-INTR
01 0135 FETCH-NEXT-INST [ JUMP[MAIN] ] $
01 0136 ;Finish enabling interrupts and start new instruction
01 0137 ;
01 0138 ;Interpret control characters
01 0139 13765 01161000400000001401362025561456000 LPTP7F: D[CONST 5] ALU[Q-D] DEST[Q] COND[OBUS<0] JUMP[LPTP7I] C550 $
01 0140 ;Jump if less than 1F
01 0141 ;;; D[CONST 20] ALU[Q-D] COND[OBUS<0] JUMP[LPTP7I] C550 $
01 0142 ;;; ;Jump if greater than 1W
01 0143 13766 0116100600000001403362025561456000 D[CONST 15] ALU[Q-D] COND[OBUS<0] JUMP[LPTP7I] C550 $
01 0144 ;Jump if greater than 1S
01 0145 .repeat 1 - f4sw [
01 0146 D[LPT-DISP] MASK[18.] ALU[D-Q-1] SDISP CYLEN[DISP] $
01 0147 ;Branch according to control code. Table immediately
01 0148 ;precedes interrupt location
01 0149 ];.repeat 1 - f4sw
01 0150 .repeat f4sw [ ;This distinction might go away someday if MUA-ROT is
01 0151 ever
01 0152 ;ALWAYS zero. Sigh...
01 0153 D[LPT-DISP] MASK[18.] ALU[D-Q-1] DEST[HOLD] NORM $
01 0154 D[MEM] ROT[MUA-ROT] ODISP LONG $
01 0155 ;Branch according to control code. Table immediately
01 0156 ;precedes interrupt location
01m0152 ];[ ;This distinction might go away someday if MUA-ROT is ever
01m0152 ;ALWAYS zero. Sigh...
01m0152 13767 01062117000006055404550366031416000 D[LPT-DISP] MASK[18.] ALU[D-Q-1] DEST[HOLD] NORM $
01m0152 13770 0107311700000000016000725451556000 D[MEM] ROT[MUA-ROT] ODISP LONG $
01m0152 ;Branch according to control code. Table immediately
01m0152 ;precedes interrupt location
01 0153 ].repeat f4sw
01 0154 ;Control character is ignored (sort of) but also clear column position(?)
01 0155 LPTP7I: MAPF[LPT-DATA] CYLEN[IOB-OUT]
01 0156 .REPEAT F4SW [ $ ] [ $ ];Bug: F4 can't do A-MEM write during
01 0157 IOB-OUT cycle ALU[0] DEST[LPT-POS] JUMP[LPTP7E] $
01 0158 ;
01 0159 ;TAB expansion
01 0160 LPTHT: D[LPT-POS] DEST[Q] NORM $
01 0161 ;Get ready to expand tables
01 0162 LPTHT1: ALU[Q+1] DEST[Q] SPEC[IOB-OUT] NORM $
01 0163 ;Advance to next column and send a space
01 0164 MAPF[LPT-DATA] C1000 D[MASK 3] ALU[D&Q] COND[OBUS=0] JUMP[LPTP7S]
01 0165 $
01 0166 ;Jump if done with tab, else read status from LPT
01 ALU[Q] DEST[LPT-POS] COND[INTRPT] JUMP[LPTIEN] C1000 $
01 ;Give interface time for synchronizer to see busy

```



```

01m0172
01m0172 13777 01073117000006055416162365431416000
01m0172 14000 01073117000006055416162365431416000
01 0172
01 0173 14001 01073117003006055416162365411416000
01 0174
01 0175
01 0176 14002 01073100210027770761162025711456000
01 0176
01 0177
01 0178 14003 01073117000027745416162025431456000
01 0179
01 0180
01 0181
01 0182 14004 01060117003127762141152025571456000
01 0182
01 0183
01 0184
01 0185
01 0186
01 0187 14005 01063117000027730264302025571456000
01 0188
01 0189
01 0190
01 0191 14006 01024117000006055416112365437416000
01 0192
01 0193 14007 01162100400000001403562025561456000
01 0194
01 0195 14010 01060117003106054070552365571416000
01 0196
01 0197 14011 01073017002027715416162026051456000
01 0197
01 0198
01 0199
01 0200 14012 01073117000006055416044366237417000
01 0201
01 0202 14013 01073017000006055416162366177416000
01 0203
01 0204 14014 01073137000006055402362365577416000
01 0205
01 0206 14015 01161117000006055216106365431416000
01 0207
01 0208 14016 01073117003127744070352025571456000
01 0208
01 0209
01 0210
01 0211
01 0212
01 0213
01 0214
01 0215
01 0216
01 0217
01 0218
01 0219
01 0220
01 0221
01 0222
01 0223 14017 01073017000030011401362025571456000
01 0224
01 0225
01 0226 14020 01073017000030011401162025571456000
01 0227
01 0228
01 0229 14021 01073017000030011400762025571456000
01 0230
01 0231
01 0232 14022 01073017000030011400562025571456000
01 0233
01 0234
01 0235 14023 01073017000030011400362025571456000
01 0236
01 0237
01 0238 14024 01073117000027731416152025431456000
01 0239
01 0240
01 0241 14025 01073117000027731416152025431456000
01 0242
01 0243
01 0244 14026 01073117003127763416152025431456000
01 0245
01 0246
01 0247
01 0248
01 0249 14027 01073117003127763416152025431456000
01 0250
01 0251
01 0252 14030 01073017000030011401562025571456000
01 0253
01 0254
01 0255 14031 01073117003127763416152025431456000
01 0256
01 0257
01 0258 14032 01073117000027767410152025571456000
01 0259
01 0260
01 0261
01 0262 14033 01073117000027731416162025431456000
01 0263
01 0264
01 0265 14034 01073017000030013416162026071456000
01 0266
01 0267 14035 01073117000027731416162025431456000
01 0268
01 0269
01 0270 14036 01073117003127763416152025431456000
];[
NORM $ ;Wait some more. Cycle lengths don't fit mnemonics
NORM $
].REPEAT F454
SPEC[IOB-IN] C1000 $
;Take a little more time, then check status
MAPF[LPT-STATUS] CYLEN[IOB-IN]
D[IO] ROT[1 + 30.] MASK[4] COND[OBUS=0]
JUMP[LPTHT1] $
;Repeat if LPT is still ready for data
JUMP[LPTIEN] NORM $
;Not ready. Enable micro-interrupts and dismiss

;Paper moving operation
LPTPAP: D[CONST 4] ROT[6] ALU[D+Q] DEST[IO] SPEC[IOB-OUT] JUMP[LPTP7I] $
;Send out paper command and go clear column control

;Slew specific amount of paper
LPTS1: D[CONST 21] ROT[35. - 24.] ALU[DORQ] DEST[LPT-CONSAV]
JUMP[LPTP7E] NORM $
;Turn on alternate bit and slew paper bit
;Get next byte or interrupt.
;Return here after getting byte.
LPTS2: ALU[0] DEST[LPT-POS] SHORT $
;Make sure column position is cleared, first!
D[CONST 16] ALU[D-Q] COND[OBUS<0] JUMP[LPTS3] C550 $
;Jump if this takes more than one Printronix command
D[CONST 42] ROT[3] ALU[D+Q] DEST[IO] SPEC[IOB-OUT] NORM $
;Take into paper slewing command for Printronix
MAPF[LPT-DATA] CYLEN[IOB-OUT] D[LPT-CONSAV] DEST[Q] JUMP[LPTSLE]
$
;Finish commands
;More than one Printronix command is required.
LPTS3: D[LPT-ROT] DEST[ROTR] SHORT $
;Setup rotation to decrement lines slewed
D[LPT-WORD] DEST[Q] SHORT $
;Get word
D[CONST 11] DEST[AR] SHORT $
;Thank you very much, P. Petit
D[AR] ROT[R] ALU[D-Q] DEST[LPT-WORD] $
;Decrement number of lines slewed
D[CONST (410 / 8.)] ROT[3] DEST[IO] SPEC[IOB-OUT] NORM
JUMP[LPTIEN] $
;Set command to slew 11 (octal) lines of paper and enable
;interrupts. We will come back to LPTS2 with the same
byte
;we were working on before, but decremented from
original.

;27 ?
;;; D[CONST (10. - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;26 ?
;;; D[CONST (9. - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;25 ?
;;; D[CONST (8. - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;24 DC4
D[CONST (6 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;23 DC3
D[CONST (5 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;22 DC2
D[CONST (4 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;21 DC1
D[CONST (3 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;20 DLE
D[CONST (2 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;17 SO
D[AR] DEST[IO] JUMP[LPTP7E] NORM $
;Ignore for now

;16 SI
D[AR] DEST[IO] JUMP[LPTP7E] NORM $
;Ignore for now

;15 CR
D[AR] DEST[IO] SPEC[IOB-OUT] JUMP[LPTP7I] NORM $
;Send CR directly to printer. Clear column counter

;14 FF
;;; D[CONST (1 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command
;;; D[AR] DEST[IO] SPEC[IOB-OUT] JUMP[LPTP7I] NORM $
;Send FF directly to printer. Clear column counter

;13 VT
D[CONST (7 - 1)] DEST[Q] JUMP[LPTPAP] NORM $
;Set forms channel and send paper command

;12 LF
D[AR] DEST[IO] SPEC[IOB-OUT] JUMP[LPTP7I] NORM $
;Send LF directly to printer. Clear column counter

;11 TAB
D[CONST 40] DEST[IO] JUMP[LPTHT] NORM $
;Put a <space> onto IO bus and start counting them as
they
;are sent

;10 BS
JUMP[LPTP7E] NORM $
;Ignore <backspace> for now

;7 (BELL) Slew N lines
D[LPT-CONSAV] DEST[Q] JUMP[LPTS1] NORM $

;6
JUMP[LPTP7E] NORM $
;Ignore for now

;5 (?) Plot Mode on Printronix
D[AR] DEST[IO] SPEC[IOB-OUT] JUMP[LPTP7I] NORM $

```

```

01 0275 ;
01 0276 ; LPT Interrupt Code
01 0277 ;
01 0278 ;-----
01 0278 ;-----
01 0279 ;This code is immediately preceded by the control character decode table
01 0280 14037 01073117003106055404552366071416000 LPTINT: D[LPT-CONSAV] MASK[10.] DEST[IOO] SPEC[IOB-OUT] NORM $
01 0281 ;Turn off micro-interrupts
01 0282 MAPF[LPT-CONTROL] CYLEN[IOB-OUT]
01 0283 14040 01073100610027671416162026211456000 D[LPT-ROT] COND[-OBUS<0] JUMP[LPTP7A] $
01 0284 ;Finish output
01 0285 ;Check for more characters to process
01 0286 14041 01073017000006055416162366071416000 D[LPT-CONSAV] DEST[Q] NORM $
01 0287 ;Get status word
01 0288 14042 01065017000006054140562365571416000 D[CONST 2] ROT[6] ALU[D&Q] DEST[Q] NORM $
01 0289 ;Turn off BUSY
01 0290 14043 01063117000006054140302365571416000 D[CONST 1] ROT[6] ALU[DORQ] DEST[LPT-CONSAV] NORM $
01 0291 ;Turn on DONE
01 0292 14044 01073120000020343400762026061456000 LPTINT2: D[LPT-CONSAV] MASK[3] DEST[IR] COND[-OBUS=0] JUMP[PIGEN] C550 $
01 0293 ;Set PI channel and take macro-interrupt if enabled.
01 0294 14045 01073117004022711416162025431456000 CLR-DEV-FROM-INTR FETCH-NEXT-INST [ JUMP[MAIN] ]NORM $
01 0295 ;Start fetching instruction and dismiss interrupt
01 0296 ;-----
01 0297 ;-----
01 0298 ;Reset LPT: Set interrupt and dispatch addresses
01 0299 ;-----
01 0300 ;-----
01 0300 LPTRST: ALU[0] DEST[LPT-CONSAV] NORM $
01 0301 14046 01024117000006055416102365431416000 D[LPT-CONSAV] DEST[IOO] SPEC[IOB-OUT] NORM $
01 0302 14047 01073117003106055416152366071416000 ;Clear out interface
01 0303 ;-----
01 0304 ;REPEAT 1 - F4SW [
01 0305 D[CONST (LPT-DISPATCH / 100)] ROT[30] DEST[Q] SPEC[IOB-OUT]
01 0306 MAPF[LPT-CONTROL] CYLEN[IOB-OUT] $
01 0307 ;Finish setting control register in hardware
01 0308 ;Construct dispatch address: high 6 bits.
01 0309 ;Start clear data register in hardware
01 0310 D[CONST (LPT-DISPATCH \ 100)] ROT[22] ALU[DORQ] DEST[Q]
01 0311 MAPF[LPT-DATA] CYLEN[IOB-OUT] $
01 0312 ;Finish clear data register in hardware
01 0313 ;Low 6 bits of dispatch address
01 0314 D[CONST (LPTINT / 100)] ROT[6] ALU[DORQ] DEST[Q] NORM $
01 0315 ;Construct interrupt address: high 6 bits
01 0316 D[CONST (LPTINT \ 100)] ALU[DORQ] DEST[LPT-DISP] NORM $
01 0317 ;Finish constructing interrupt address and store away.
01 0318 ];.REPEAT 1 - F4SW
01 0319 ;REPEAT F4SW [
01 0320 D[LIT ((LPT-DISPATCH * 1000000) + LPTINT)] DEST[LPT-DISP] NORM $
01 0321 ];[
01 0321 D[LIT ((LPT-DISPATCH * 1000000) + LPTINT)] DEST[LPT-DISP] NORM $
01 0321 ];.REPEAT F4SW
01 0322 14050 01073117002730203007700365531416000 ALU[0] DEST[LPT-POS] NORM $
01 0323 ;Clear column position
01 0324 14052 01072117000006055400110425571416000 ALU[-1] DEST[LPT-ROT] NORM POPJ $
01 0325 ;No bytes left in this word
01 0326 ;We're done.
01 0327 ;-----
01 0328 ;REPEAT 1 - STANSW [
01 0329 ;General CONSZ/CONSO termination
01 0330 XXCONSO:
01 0331 ;REPEAT 1 - F4SW [
01 0332 D[IR] MASK[22] ALU[D&Q] COND[-OBUS=0] JUMP[MAIN] C550 $
01 0333 DOKIP $
01 0334 ];.REPEAT 1 - F4SW
01 0335 ;REPEAT F4SW [
01 0336 D[IR] MASK[22] ALU[D&Q] CONDSKP[-ALU=0] $
01 0337 ];.REPEAT F4SW
01 0338 ;-----
01 0339 XXCONSZ:
01 0340 ;REPEAT 1 - F4SW [
01 0341 D[IR] MASK[22] ALU[D&Q] COND[-OBUS=0] JUMP[MAIN] C550 $
01 0342 DOKIP $
01 0343 ];.REPEAT 1 - F4SW
01 0344 ;REPEAT F4SW [
01 0345 D[IR] MASK[22] ALU[D&Q] CONDSKP[ALU=0] $
01 0346 ];.REPEAT F4SW
01 0347 ];.REPEAT 1 - STANSW

```

SLOE March 23, 1984 21:18:22 file STRING: -- of -- F41NWF

08 1451  
08 1451  
08 1452

;LPT code (same source for F2 or F4)  
!!repeat waitsfix

```

09 1453 ;Disk
09 1454
09 1455 .REPEAT DSK I
09 1456
09 1457 ;DISK CTRL IOTS-- 140 - 174
09 1458
09 1459 .opcode[715] ;DISK CTRL IOTS-- OPCODES 715 TO 724
09 1460
09 1461 .REPEAT 1 - WAITSFIX I
09 1462
09 1463 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN0] $
09 1464 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN0] $
09 1465
09 1466 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN1] $
09 1467 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN1] $
09 1468
09 1469 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN2] $
09 1470 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN2] $
09 1471
09 1472 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN3] $
09 1473 D(CONST 10) DEST[DEV-ADR] NORM JUMP[DSKIN3] $
09 1474
09 1475 DF/WT D[MEM] DEST[IO0 AR] NORM JUMP[DSK04] $
09 1476 ALU[MEMAC] DEST[IO0 AR] NORM JUMP[DSK04] $
09 1477
09 1478 DF/WT D[MEM] DEST[IO0] NORM JUMP[DSK05] $
09 1479 ALU[MEMAC] DEST[IO0] NORM JUMP[DSK05] $
09 1480
09 1481 DF/WT D[MEM] DEST[IO0] NORM JUMP[DSK06] $
09 1482 ALU[MEMAC] DEST[IO0] NORM JUMP[DSK06] $
09 1483
09 1484 DF/WT D[MEM] DEST[IO0] NORM JUMP[DSK07] $
09 1485 ALU[MEMAC] DEST[IO0] NORM JUMP[DSK07] $
09 1486
09 1487 .reloc
09 1488 .even
09 1489 ;Read from corresponding register in disk controller. If not in Exec
09 1490 mode
09 1491 ;and not in IOT User mode, then trap as UUOs.
09 1492 DSKIN0: START-IN $
09 1493 MAPF[0] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1494 DSKIN1: START-IN $
09 1495 MAPF[1] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1496 DSKIN2: START-IN $
09 1497 MAPF[2] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1498 DSKIN3: START-IN $
09 1499 MAPF[3] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1500
09 1501 DSK04: D(CONST 10) DEST[DEV-ADR] NORM COND[USER] JUMP[ILLUO] $
09 1502 START-OUT $
09 1503 MAPF[4] D[AR] DEST[D%MEM2] C500 JUMP[MAIN] $
09 1504 DSK05: D(CONST 10) DEST[DEV-ADR] NORM COND[USER] JUMP[ILLUO] $
09 1505 START-OUT $
09 1506 MAPF[5] C500 JUMP[MAIN] $
09 1507 DSK06: D(CONST 10) DEST[DEV-ADR] NORM COND[USER] JUMP[ILLUO] $
09 1508 START-OUT $
09 1509 MAPF[6] C500 JUMP[MAIN] $
09 1510 DSK07: D(CONST 10) DEST[DEV-ADR] NORM COND[USER] JUMP[ILLUO] $
09 1511 START-OUT $
09 1512 MAPF[7] C500 JUMP[MAIN] $
09 1513
09 1514 I;.REPEAT 1 - WAITSFIX
09 1515 .REPEAT WAITSFIX I
09 1516 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1517 LBJUMP[DSKIN0] $
09 1518 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1519 LBJUMP[DSKIN0] $
09 1520
09 1521 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1522 LBJUMP[DSKIN1] $
09 1523 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1524 LBJUMP[DSKIN1] $
09 1525
09 1526 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1527 LBJUMP[DSKIN2] $
09 1528 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1529 LBJUMP[DSKIN2] $
09 1530
09 1531 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1532 LBJUMP[DSKIN3] $
09 1533 START-IN D(CONST 10) DEST[DEV-ADDRESS] NORM COND[-USER]
09 1534 LBJUMP[DSKIN3] $
09 1535
09 1536 DF/WT D[MEM] DEST[IO0 AR] NORM COND[-USER] LBJUMP[DSK04] $
09 1537 ALU[MEMAC] DEST[IO0 AR] NORM COND[-USER] LBJUMP[DSK04] $
09 1538
09 1539 DF/WT D[MEM] DEST[IO0] NORM COND[-USER] LBJUMP[DSK05] $
09 1540 ALU[MEMAC] DEST[IO0] NORM COND[-USER] LBJUMP[DSK05] $
09 1541
09 1542 DF/WT D[MEM] DEST[IO0] NORM COND[-USER] LBJUMP[DSK06] $
09 1543 ALU[MEMAC] DEST[IO0] NORM COND[-USER] LBJUMP[DSK06] $
09 1544
09 1545 DF/WT D[MEM] DEST[IO0] NORM COND[-USER] LBJUMP[DSK07] $
09 1546 ALU[MEMAC] DEST[IO0] NORM COND[-USER] LBJUMP[DSK07] $
09 1547
09 1548 .reloc
09 1549 .even
09 1550 ;Read from corresponding register in disk controller. If not in Exec
09 1551 mode
09 1552 ;and not in IOT User mode, then trap as UUOs.
09 1553 DSKIN0: MAPF[0] START-IN UIOTCK[ILLUO] $
09 1554 MAPF[0] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1555 DSKIN1: MAPF[1] START-IN UIOTCK[ILLUO] $
09 1556 MAPF[1] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1557 DSKIN2: MAPF[2] START-IN UIOTCK[ILLUO] $
09 1558 MAPF[2] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1559 DSKIN3: MAPF[3] START-IN UIOTCK[ILLUO] $
09 1560 MAPF[3] D[IO0] C500 DEST[AR] MAK20 LBJUMP[SXEDI] $
09 1561
09 1562 .PAIR
09 1563 UIOTCK[ILLUO] $

```

```

09 1558
09 1559      DSK05: UIOTCK[ILLUO] $
09 1560          START-OUT D[CONST 10] DEST[DEV-ADDRESS] NORM $
09 1561          MAPF[5] C500 JUMP[MAIN] $
09 1562
09 1563      .PAIR
09 1564      DSK06: UIOTCK[ILLUO] $
09 1565          START-OUT D[CONST 10] DEST[DEV-ADDRESS] NORM $
09 1566          MAPF[6] C500 JUMP[MAIN] $
09 1567
09 1568      .PAIR
09 1569      DSK07: UIOTCK[ILLUO] $
09 1570          START-OUT D[CONST 10] DEST[DEV-ADDRESS] NORM $
09 1571          MAPF[7] C500 JUMP[MAIN] $
09 1572      ];.REPEAT WAITSFIX
09 1573
09 1574      DSKRST: SPEC[IOB-OUT] ALU[0] DEST[IOO] NORM $
09 1575          ;SET DSK CTRL COMMAND REGISTER TO 0 (DISABLES INTS).
09 1576          MAPF[4] SPEC[IOB-OUT] D[CONST 2] DEST[IOO] CYLEN[IOB-OUT] $
09 1577          ;NOW RESET THE CONTROLLER.
09 1578          MAPF[7] ALU[0] DEST[D%MEM1] CYLEN[IOB-OUT] $
09 1579          ;ALSO CLEAR THE PI CHANNEL ASSIGNMENT.
09 1580          D[LABEL DSKINT] DEST[D%MEM0] POPJ $
09 1581
09 1582      ILLUO: JUMP[MUO] $

```

```

10 1583 ; DISK Stuff
10 1584
10 1585 ;a-mem useage:
10 1586 ; 0 dispatch addr for interrupts
10 1587 ; 1 pi chn (33: 35) and intrpt waiting flag (32)
10 1588 ; 2 copy of last cmd sent to controller (by opcode 721)
10 1589
10 1590 .opcode[740] ;Disk pseudo-iot dispatch table entries...
10 1591 JUMP[DCNOA] $
10 1592 JUMP[DCNOA] $
10 1593
10 1594 JUMP[DCNIA] $
10 1595 JUMP[DCNIA] $
10 1596
10 1597 JUMP[DCNSOA] $
10 1598 JUMP[DCNSOA] $
10 1599
10 1600 JUMP[DCNSZA] $
10 1601 JUMP[DCNSZA] $
10 1602
10 1603 .reloc
10 1604 ; dcono -- 740
10 1605 DCNOA:
10 1606 .REPEAT 1 - WAITSFIX [
10 1607 d[const 10] dest[dev-adr] short $
10 1608 ];.REPEAT 1 - WAITSFIX
10 1609 .REPEAT WAITSFIX [
10 1610 d[const 10] dest[dev-adr] norm cond[user] pushj[ckiotu] $
10 1611 ];.REPEAT WAITSFIX
10 1612 d[ir] mask[3] dest[D%MEM1] norm jump[dcno1]$
10 1613 ; dconi -- 741
10 1614 DCNIA: d[const 10] dest[dev-adr] norm pushj[dcni1] $ ;get bits.
10 1615 d[ar] SMAC $ ;store them and return.
10 1616 ; dconso -- 742
10 1617 DCNSOA: d[const 10] dest[dev-adr] norm pushj[dcni1] $ ;get bits.
10 1618 d[mask 22] alu[d&q] c550 cond[-obus=0] lbjump[dksp1] $
10 1619 ; dconsz -- 743
10 1620 DCNSZA: d[const 10] dest[dev-adr] norm pushj[dcni1] $ ;get bits.
10 1621 d[mask 22] alu[d&q] c550 cond[obus=0] lbjump[dksp1] $
10 1622
10 1623 dcno1: d[ir] mask[3] c500 cond[obus=0] jump[main] $
10 1624 ; if assigned pi channel is not 0, then
10 1625 ; enable interrupt on "not active", by
10 1626 ; re-loading last cmd with 10 bit on.
10 1627 D[CONST 20] DEST[Q] NORM $
10 1628 D[IR] ALU[D&Q] C550 OBUS=0 JUMP[DCNO2] $
10 1629 D[CONST 40] DEST[Q] NORM JUMP[DCNO3] $
10 1630 DCNO2: d[const 10] dest[q] short $
10 1631 DCNO3: d[D%MEM2] alu[dorq] dest[iod] spec[iob-out] norm $
10 1632 mapf[4] c[ylen[iob-out]] jump[main] $
10 1633
10 1634 dconi: d[D%MEM1] dest[q ar] norm $ ;get intrpt flag and pi chn
10 1635 .REPEAT 1 - WAITSFIX [
10 1636 d[ir] alu[d&q] dest[q] norm popj $ ;this is for conso, z
10 1637 ];.REPEAT 1 - WAITSFIX
10 1638 .REPEAT WAITSFIX [
10 1639 d[ir] alu[d&q] dest[q] norm cond[-user] popj $ ;this is for
10 1640 conso, z
10 1641 ; \ /
10 1642 ;Subroutine to trap if not in EXEC or IOT-User mode
10 1643 CKIOTU: UIOTCK[IMUO] $
10 1644 POPJ $
10 1645
10 1646 ];.REPEAT WAITSFIX
10 1647
10 1648 ;interrupts from disk (dev 10) come here.
10 1649 DSKINT: D[CONST 50] ALU[NOTD] DEST[Q] NORM $
10 1650 d[D%MEM2] ALU[D&Q] dest[iod] spec[iob-out] norm $
10 1651 ;clear interrupt enable bit (amee[2] has last cmd)
10 1652 mapf[4] d[D%MEM1] dest[q ar] c550 cond[obus=0] jump[ddis] $
10 1653 d[const 10] alu[dorq] dest[D%MEM1] norm jump[pigen] $
10 1654 ;set flag and request intrpt.
10 1655 ddis: clr-dev-from-intr norm jump[main] $
10 1656
10 1657 DSKWT1: D[CONST 10] DEST[DEV-ADR AR] NORM JUMP[DSKWT4] $
10 1658 DSKWT3: D[MEM] ROT[31.] C550 COND[OBUS<0] JUMP[DSKWDN] $
10 1659 D[CONST 11] ROT[LLoad-ROT + 6] LLOAD NORM $
10 1660 C550 LOOP[.] $
10 1661 DSKWT4: START-IN NORM $
10 1662 MAPF[0] D[IOD] DEST[HOLD] C800 JUMP[DSKWT3] $
10 1663 DSKWDN: D[AR] ALU[D-1] DEST[AR] C550 COND[-OBUS=0] JUMP[DSKWT4] $
10 1664 JUMP[MAIN] $

```

```

11 1665
11m1666 ] [
11m1666
11m1666 ;DISK CTRL IOTS-- 140 - 174
11m1666
11m1666 .opcode(715) [xlist
11m1666 list ];DISK CTRL IOTS-- OPCODES 715 TO 724
11m1666
11m1666 .REPEAT 1 - WAITSFIX [
11m1666
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN0) $
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN0) $
11m1666
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN1) $
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN1) $
11m1666
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN2) $
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN2) $
11m1666
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN3) $
11m1666 D(CONST 10) DEST(DEV-ADR) NORM JUMP(DSKIN3) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD AR) NORM JUMP(DSKO4) $
11m1666 ALU(MEMAC) DEST(IOD AR) NORM JUMP(DSKO4) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD) NORM JUMP(DSKO5) $
11m1666 ALU(MEMAC) DEST(IOD) NORM JUMP(DSKO5) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD) NORM JUMP(DSKO6) $
11m1666 ALU(MEMAC) DEST(IOD) NORM JUMP(DSKO6) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD) NORM JUMP(DSKO7) $
11m1666 ALU(MEMAC) DEST(IOD) NORM JUMP(DSKO7) $
11m1666
11m1666 .reloc
11m1666 .even
11m1666 ;Read from corresponding register in disk controller. If not in Exec
11m1666 mode
11m1666 ;and not in IOT User mode, then trap as UUDs.
11m1666 DSKIN0: START-IN $
11m1666 MAPP(0) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666 DSKIN1: START-IN $
11m1666 MAPP(1) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666 DSKIN2: START-IN $
11m1666 MAPP(2) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666 DSKIN3: START-IN $
11m1666 MAPP(3) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666
11m1666 DSKO4: D(CONST 10) DEST(DEV-ADR) NORM COND(USER) JUMP(ILLUUD) $
11m1666 START-OUT $
11m1666 MAPP(4) D(AR) DEST(DRAMEM2) C500 JUMP(MAIN) $
11m1666 DSKO5: D(CONST 10) DEST(DEV-ADR) NORM COND(USER) JUMP(ILLUUD) $
11m1666 START-OUT $
11m1666 MAPP(5) C500 JUMP(MAIN) $
11m1666 DSKO6: D(CONST 10) DEST(DEV-ADR) NORM COND(USER) JUMP(ILLUUD) $
11m1666 START-OUT $
11m1666 MAPP(6) C500 JUMP(MAIN) $
11m1666 DSKO7: D(CONST 10) DEST(DEV-ADR) NORM COND(USER) JUMP(ILLUUD) $
11m1666 START-OUT $
11m1666 MAPP(7) C500 JUMP(MAIN) $
11m1666
11m1666 ];.REPEAT 1 - WAITSFIX
11m1666 .REPEAT WAITSFIX [
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN0) $
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN0) $
11m1666
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN1) $
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN1) $
11m1666
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN2) $
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN2) $
11m1666
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN3) $
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN3) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD AR) NORM COND(-USER) LBJUMP(DSKO4) $
11m1666 ALU(MEMAC) DEST(IOD AR) NORM COND(-USER) LBJUMP(DSKO4) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD) NORM COND(-USER) LBJUMP(DSKO5) $
11m1666 ALU(MEMAC) DEST(IOD) NORM COND(-USER) LBJUMP(DSKO5) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD) NORM COND(-USER) LBJUMP(DSKO6) $
11m1666 ALU(MEMAC) DEST(IOD) NORM COND(-USER) LBJUMP(DSKO6) $
11m1666
11m1666 DF/WT D(MEM) DEST(IOD) NORM COND(-USER) LBJUMP(DSKO7) $
11m1666 ALU(MEMAC) DEST(IOD) NORM COND(-USER) LBJUMP(DSKO7) $
11m1666
11m1666 .reloc
11m1666 .even
11m1666 ;Read from corresponding register in disk controller. If not in Exec
11m1666 mode
11m1666 ;and not in IOT User mode, then trap as UUDs.
11m1666 DSKIN0: MAPP(0) START-IN UDOTCK(ILLUUD) $
11m1666 MAPP(0) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666 DSKIN1: MAPP(1) START-IN UDOTCK(ILLUUD) $
11m1666 MAPP(1) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666 DSKIN2: MAPP(2) START-IN UDOTCK(ILLUUD) $
11m1666 MAPP(2) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666 DSKIN3: MAPP(3) START-IN UDOTCK(ILLUUD) $
11m1666 MAPP(3) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXE0I) $
11m1666
11m1666 .PAIR
11m1666

```

```

11m1666 DSK05: UIOTCK(ILLUO) $
11m1666 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1666 MAPF(5) C500 JUMP(MAIN) $
11m1666 .PAIR
11m1666 DSK06: UIOTCK(ILLUO) $
11m1666 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1666 MAPF(6) C500 JUMP(MAIN) $
11m1666 .PAIR
11m1666 DSK07: UIOTCK(ILLUO) $
11m1666 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1666 MAPF(7) C500 JUMP(MAIN) $
11m1666 1:
11m1666 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN0) $
11m1666 07633 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN0) $
11m1666 07634 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN1) $
11m1666 07635 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN1) $
11m1666 07636 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN2) $
11m1666 07637 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN2) $
11m1666 07640 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN3) $
11m1666 07641 01073112603000001402046125571457000 START-IN D(CONST 10) DEST(DEV-ADDRESS) NORM COND(-USER)
11m1666 LBJUMP(DSKIN3) $
11m1666 07642 03073132600000001416152125471356000 DF/WT D(MEM) DEST(IOD AR) NORM COND(-USER) LBJUMP(DSK04) $
11m1666 07643 01033132600000001416152105431456000 ALU(MEMAC) DEST(IOD AR) NORM COND(-USER) LBJUMP(DSK04) $
11m1666 07644 03073112600000001416152125471356000 DF/WT D(MEM) DEST(IOD) NORM COND(-USER) LBJUMP(DSK05) $
11m1666 07645 01033112600000001416152105431456000 ALU(MEMAC) DEST(IOD) NORM COND(-USER) LBJUMP(DSK05) $
11m1666 07646 03073112600000001416152125471356000 DF/WT D(MEM) DEST(IOD) NORM COND(-USER) LBJUMP(DSK06) $
11m1666 07647 01033112600000001416152105431456000 ALU(MEMAC) DEST(IOD) NORM COND(-USER) LBJUMP(DSK06) $
11m1666 07650 03073112600000001416152125471356000 DF/WT D(MEM) DEST(IOD) NORM COND(-USER) LBJUMP(DSK07) $
11m1666 07651 01033112600000001416152105431456000 ALU(MEMAC) DEST(IOD) NORM COND(-USER) LBJUMP(DSK07) $
11m1666 .reloc
11m1666 [.USE(HILOCL)
11m1666 [ xlist
11m1666 list ] .even
11m1667 [:. \ Z + .
11m1668 ];Read from corresponding register in disk controller. If not in Exec
11m1668 mode
11m1668 ;and not in IOT User mode, then trap as UUDs.
11m1668 DSKIN0: MAPF(0) START-IN UIOTCK(ILLUO)
11m1668 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1668 ]$
11m1668 MAPF(0) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXEOI) $
11m1668 DSKIN1: MAPF(1) START-IN UIOTCK(ILLUO)
11m1668 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1668 ]$
11m1668 MAPF(1) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXEOI) $
11m1668 DSKIN2: MAPF(2) START-IN UIOTCK(ILLUO)
11m1668 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1668 ]$
11m1668 MAPF(2) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXEOI) $
11m1668 DSKIN3: MAPF(3) START-IN UIOTCK(ILLUO)
11m1668 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1668 ]$
11m1668 MAPF(3) D(IOD) C500 DEST(AR) MA<20 LBJUMP(SXEOI) $
11m1668 .PAIR
11m1668 [:. \ Z + .
11m1669 ] DSK04: UIOTCK(ILLUO)
11m1669 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1669 ]$
11m1669 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1669 14064 01073117040022711416104025421456000 MAPF(4) D(AR) DEST(D&XMEM2) C500 JUMP(MAIN) $
11m1669 .PAIR
11m1669 [:. \ Z + .
11m1670 ] DSK05: UIOTCK(ILLUO)
11m1670 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1670 ]$
11m1670 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1670 14071 01073117003106055402046365571417000 MAPF(5) C500 JUMP(MAIN) $
11m1670 14072 01073117050022711416162025421456000 .PAIR
11m1670 [:. \ Z + .
11m1671 ] DSK06: UIOTCK(ILLUO)
11m1671 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1671 ]$
11m1671 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1671 14075 01073117003106055402046365571417000 MAPF(6) C500 JUMP(MAIN) $
11m1671 14076 01073117050022711416162025421456000 .PAIR
11m1671 [:. \ Z + .
11m1672 ] DSK07: UIOTCK(ILLUO)
11m1672 [ D(IPC-FLAGS) ROT(6) COND(-OBUS<0) JUMP(ILLUO) LONG $
11m1672 ]$
11m1672 START-OUT D(CONST 10) DEST(DEV-ADDRESS) NORM $
11m1672 14101 01073117003106055402046365571417000 MAPF(7) C500 JUMP(MAIN) $
11 1666 1. REPEAT WAITSFIX
11 1667 DSKRST: SPEC(IOB-OUT) ALU(0) DEST(IOD) NORM $
11 1668 ;SET DSK CTRL COMMAND REGISTER TO 0 (DISABLES INTS).
11 1669 MAPF(4) SPEC(IOB-OUT) D(CONST 2) DEST(IOD) CYLEN(IOB-OUT) $
11 1670 ;NOW RESET THE CONTROLLER.
11 1671 MAPF(7) ALU(0) DEST(D&XMEM1) CYLEN(IOB-OUT) $
11 1672 ;ALSO CLEAR THE PI CHANNEL ASSIGNMENT.
11 1673

```



```

11 1579
11 1580 ;a-mem useage:
11 1581 ; 0 dispatch addr for interrupts
11 1582 ; 1 pi chn (33: 35) and intrpt waiting flag (32)
11 1583 ; 2 copy of last cmd sent to controller (by opcode 721)
11 1584
11m1585 .opcode[740] [xlist
11 1585 list ]:Disk pseudo-iot dispatch table entries...
11 1586 07700 01073117000000001416162025431456000 JUMP(DCND0A) $
11 1587 07701 01073117000000001416162025431456000 JUMP(DCND0A) $
11 1588
11 1589 07702 01073117000000001416162025431456000 JUMP(DCNIA) $
11 1590 07703 01073117000000001416162025431456000 JUMP(DCNIA) $
11 1591
11 1592 07704 01073117000000001416162025431456000 JUMP(DCN0A) $
11 1593 07705 01073117000000001416162025431456000 JUMP(DCN0A) $
11 1594
11 1595 07706 01073117000000001416162025431456000 JUMP(DCNSZA) $
11 1596 07707 01073117000000001416162025431456000 JUMP(DCNSZA) $
11 1597
11m1598 .reloc
11m1598 [.USE(HILOC)
11m1598 [ xlist
11 1599 list ] ; dcono -- 740
11 1700 DCND0A:
11 1701 .REPEAT 1 - WAITSFIX [
11 1702 d[const 10] dest[dev-adr] short $
11 1703 ];.REPEAT 1 - WAITSFIX
11 1704 .REPEAT WAITSFIX [
11 1705 d[const 10] dest[dev-adr] norm cond[user] pushj[ckiotu] $
11m1706 ];[
11m1706 d[const 10] dest[dev-adr] norm cond[user] pushj[ckiotu] $
11 1707 1.REPEAT WAITSFIX
11 1708 d[ir] mask[3] dest[D%AMEM1] norm jump[dcnol]$
11 1709 ; dcon1 -- 741
11 1709 DCNIA: d[const 10] dest[dev-adr] norm pushj[dcni1] $ ;get bits.
11 1710 14113 01073131000022665416156125430456000 d[ar] SHAC [ IFRQ DEST(MEMSTO AR) COND(MA<20) LBJUMP(SEOI) ]$
11 1710 ;store them and return.
11 1711 ; dconso -- 742
11 1712 14114 01073117000000001402046225571457000 DCNSOA: d[const 10] dest[dev-adr] norm pushj[dcni1] $ ;get bits.
11 1713 14115 01064100000000001404562124721456000 d[mask 22] alu[d&q] c550 cond[-obus=0] lbjump[dskip1] $
11 1714 ; dconsz -- 743
11 1715 14116 01073117000000001402046225571457000 DCNSZA: d[const 10] dest[dev-adr] norm pushj[dcni1] $ ;get bits.
11 1716 14117 01064100200000001404562124721456000 d[mask 22] alu[d&q] c550 cond[obus=0] lbjump[dskip1] $
11 1717
11 1718 dcnol: d[ir] mask[3] c500 cond[obus=0] jump[main] $
11 1719 ; if assigned pi channel is not 0, then
11 1720 ; enable interrupt on "not active", by
11 1721 ; re-loading last cmd with 10 bit on.
11 1722 14121 01073017000006055404162365571416000 D[CONST 20] DEST{Q} NORM $
11 1723 14122 01064100200000001416162025761456000 D[IR] ALU{D&Q} C550 OBUS=0 JUMP(DCN0Z) $
11 1724 14123 01073017000000001410162025571456000 D[CONST 40] DEST{Q} NORM JUMP(DCN03) $
11 1725 14124 01073017000006055402162365577416000 DCND0Z: d[const 10] dest{q} short $
11 1726 14125 01063117003106055416152366131416000 DCND03: d[D%AMEM2] alu{dorq} dest{iod} spec{ioab-out} norm $
11 1727 14126 01073117040022711416162025411456000 mapf{4} cyle{noab-out} jump[main] $
11 1728
11 1729 dcnil: d[D%AMEM1] dest{q ar} norm $ ;get intrpt flag and pi chn
11 1730 .REPEAT 1 - WAITSFIX [
11 1731 d[ir] alu{d&q} dest{q} norm popj $ ;this is for conso, z
11 1732 ];.REPEAT 1 - WAITSFIX
11 1733 .REPEAT WAITSFIX [
11 1734 d[ir] alu{d&q} dest{q} norm cond[-user] popj $ ;this is for
11 1735 conso, z
11 1736 ; \ /
11 1737 ;Subroutine to trap if not in EXEC or IOT-User mode
11 1738 CKIOTU: UIOTCK(MUO) $
11 1739 POPJ $
11m1740 ];[
11m1740 14130 01064012600006055416162425771416000 d[ir] alu{d&q} dest{q} norm cond[-user] popj $ ;this is for
11m1740 conso, z
11m1740 ; \ /
11m1740 ;Subroutine to trap if not in EXEC or IOT-User mode
11m1740 CKIOTU: UIOTCK(MUO) $
11m1740 [
11m1740 14131 01073100600010210156162024611456000 [ D[IPC-FLAGS] ROT{6} COND[-OBUS<0] JUMP(MUO) LONG $
11m1740 ]$
11m1740 14132 01073117000006055416162425431416000 POPJ $
11 1740 ].REPEAT WAITSFIX
11 1741
11 1742 ;interrupts from disk (dev 10) come here.
11 1743 14133 01077017000006055412162365571416000 DSKINT: D[CONST 50] ALU{NOTD} DEST{Q} NORM $
11 1744 14134 01064117003106055416152366131416000 d[D%AMEM2] ALU{D&Q} dest{iod} spec{ioab-out} norm $
11 1745 ;clear interrupt enable bit (amem[21] has last cmd)
11 1746 14135 01073020240000001416162026061456000 mapf{4} d[D%AMEM1] dest{q ar} c550 cond[obus=0] jump[ddis] $
11 1747 14136 01063117000020343402102025571456000 d[const 10] alu{dorq} dest[D%AMEM1] norm jump[ipigen] $
11 1748 ;set flag and request intrpt.
11 1749 14137 01073117004022711416162025431456000 ddis: clr-dev-from-intr norm jump[main] $
11 1750
11 1751 14140 01073137004000001402046025571457000 DSKWT1: D[CONST 10] DEST{DEV-ADR AR} NORM JUMP(DSKWT4) $
11 1752 14141 01073100400000000776162025461556000 DSKWT3: D[MEM] ROT{31..1} C550 COND[OBUS<0] JUMP(DSKWON) $
11 1753 14142 01073117001006054140200365571417000 D[CONST 1] ROT{LLOAD+ROT + 6} LLOAD NORM $
11 1754 14143 01073107000030307416162025421456000 C550 LOOP[.] $
11 1755 14144 01073117003006055416162365431416000 DSKWT4: START-IN NORM $
11 1756 14145 01073117000030303416150025711456000 MAPF{0} D{IOD} DEST{HOLD} CB00 JUMP(DSKWT3) $
11 1757 14146 01072120000030311416162025421456000 DSKWON: D[AR] ALU{-1} DEST{AR} C550 COND[-OBUS=0] JUMP(DSKWT4) $
11 1758 14147 01073117000022711416162025431456000 JUMP{MAIN} $
11 1759
11 1760 ]:DSK
11 1666
11 1667
11 1668

```

```

12 1669                                     ;TYMNET INTERFACE.
12 1670
12 1671      16700      TYMORG = 16700 ;Where to assemble fixed part of TYMNet code.
12 1672
12 1673                                     ;A-MEM Usage.
12 1674                                     ; 0: Standard.
12 1675                                     ; 1: State of output register... see below
12 1676                                     ; 2: Output coroutine adr (10 6 bits)
12 1677                                     ; 3: Input coroutine adr (10 6 bits)
12 1678                                     ; 4: Current 36-bit word being output (for State 1 only)
12 1679                                     ; 5: Current 36-bit word being assembled on input (State 1)
12 1680                                     ; 6: IOWD for packet currently being read
12 1681                                     ; 7: Input reg at intrpt
12 1682
12 1683                                     ;MAIN MEMORY LOCATIONS:
12 1684                                     ; 2000/ KEY:      0          ;FLAGS
12 1685                                     ; 2200/ IRING: BLOCK 200      ;INPUT (TO HOST) RING
12 1686                                     ; 2400/ ORING: BLOCK 400      ;OUTPUT (FROM HOST) RING
12 1687      2005      HIRP = 2005      ;HOST IRING PTR (TAKER)
12 1688      2006      BIRP = 2006      ;BASE IRING PTR (PUTTER)
12 1689      2011      HORP = 2011      ;HOST ORING PTR (PUTTER)
12 1690      2012      BORP = 2012      ;BASE ORING PTR (TAKER)
12 1691
12 1692                                     ;DR11C FLAG NAMES. (FIELD VALUES).
12 1693                                     ;THE ACTUAL DEFINITIONS ARE IN F4DEF.SLO
12 1694      ;TNODIBN=2      ;OUTPUT DONE ROTATE AMOUNT (INPUT) = REQ B.
12 1695      ;TNIRIBN=3      ;INPUT READY ROTATE AMOUNT (INPUT) = REQ A.
12 1696      ;TNODOBN=6      ;OUTPUT DONE ROTATE AMOUNT (OUTPUT) = CSR1.
12 1697      ;TNODOBNPO=7
12 1698      ;TNIROBN=7      ;INPUT READY ROTATE AMOUNT (OUTPUT) = CSR0.
12 1699      ;TNIROBNPO=10
12 1700
12 1701      .repeat 1 - tymnet [
12 1702      TYMRST: D(CONST 1) DEST(Q) JUMP(DEV6CL) $
12 1703
12 1704      ILLIOT(744 747)
12 1705      ;These opcodes don't exist if TYMNET code not assembled.
12 1706      .reloc
12 1707      ]:
12 1707      14150 01073017000000001400362025571456000
12 1707      TYMRST: D(CONST 1) DEST(Q) JUMP(DEV6CL) $
12 1707
12 1707      ILLIOT(744 747)
12 1707      [
12 1707      .opcode(744)
12 1707      [xlist
12 1708      list ] .repeat (1 + 747 - 744) [
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      ]
12 1708      [
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      ]:
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      ]:
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      ]:
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      COND(-USER) LBJUMP(PANIOT) $
12 1708      ] ]
12 1708      ;These opcodes don't exist if TYMNET code not
12 1708      assembled.
12 1708      .reloc
12 1709      (.USE(HILOC)
12 1710      [ xlist
12 1707      list ] ] ] 1 - tymnet
12 1710
12 1711      .repeat TYMNET [
12 1712
12 1713      TYMRST: ;Reset Tymnet interface
12 1714      D(CONST 1) DEST(Q) PUSHJ(DEV6CL) $
12 1715      D(LABEL TYMINT) DEST(0%MEM0) $
12 1716      JUMP(TYMRST) NORM $
12 1717      ;Set initial coroutine adrs, intrpt enbls.
12 1718
12 1719
12 1720
12 1721      ;IO subselects (for Dev. 6) for talking to the DR-11 in the Tymnet Base:
12 1722
12 1723      ;Output:
12 1724      ];.REPEAT TYMNET
12 1725      15      TYM.LD = 15      ;Load output register, both data and flags.
12 1726      .REPEAT TYMNET [
12 1727      TNIRIFS = 16      ;Clear the REQ B EDGE flag (which means Base has sent us
12 1727      data)
12 1728      TNODIFS = 17      ;Clear the REQ B EDGE flag (which means Base has taken
12 1728      data)
12 1729      ;Input:
12 1730      TYM.RD = 5      ;Read input data and flags.
12 1731
12 1732
12 1733
12 1734      .define TNOCEC [ ;Send 0 byte if Escape Word (-1) just sent.
12 1735      D(0%MEM4) ROT(34) MASK(20) DEST(Q) NORM $
12 1736      D(MASK 20) ALU(DWQ) COND(-OBUS=0) JUMP(. + 3) CSS0 $
12 1737      ALU(0) DEST(Q) PUSHJ(TNSEND) NORM $
12 1738      D(CONST(. & 77 + 1)) DEST(0%MEM2) JUMP(TNI0) NORM $
12 1739      ]
12 1740      .define GBORP [ [
12 1741      D(LIT BORP) DEST(Q) $
12 1742      ]
12 1743      .define GHORP [ [
12 1744      D(CONST 11) DEST(Q) PUSHJ(TNRCW) NORM $
12 1745      ]
12 1746      .define GBIRP [ [
12 1747      D(CONST 6) DEST(Q) PUSHJ(TNRCW) NORM $

```

```

12 1753
12 1754 ;HERE TO SERVICE INPUT READY OR OUTPUT DONE INTERRUPT BY
12 1755 ; TYMNET INTERFACE.
12 1756
12 1757 TYMINT: START-IN D(CONST 6) DEST(DEV-ADDRESS) $
12 1758 MAPF(TYM.RD) D(IOD) DEST(Q D%MEM7) CY-IO-IN
12 1759 PUSHJ(MEMADR-23BIT-ABS) $
12 1759 ;Turn off memory mapping, and save input reg in A-MEM(7).
12 1760 D(CONST 1) ROT(TNODIBN) ALU(D&Q) COND(OBUS=0) JUMP(TNI1) C550 $
12 1761 ;Output done bit on ?
12 1762 START-OUT D(D%MEM2) DEST(Q) $
12 1763 ;Yes. Clear it, and get dispatch index.
12 1764 MAPF(TNODIFS) ALU(Q) COND(OBUS<0) JUMP(TNI0) C550 $
12 1765 ;Test for initial (no disp.) state.
12 1766 D(LIT TYMORG) ALU(DORQ) DEST(HOLD) $
12 1767 D(MEM) ROT(MUA-ROT) LONG ODISP $
12 1768 ;Form dispatch address.
12 1769 TNI0: D(D%MEM7) DEST(Q) NORM $
12 1770 ;Recover contents of input register at time of intrpt.
12 1771 TNI1: D(CONST 1) ROT(TNIRIBN) ALU(D&Q) COND(OBUS=0) JUMP(TNI2) C550 $
12 1772 ;Input ready bit on ?
12 1773 START-OUT D(D%MEM7) ROT(34) MASK(20) DEST(AR) $
12 1774 ;Yes. Clear it, and extract data bits from input
12 1774 register.
12 1775 MAPF(TNIRIFS)
12 1776 D(D%MEM3) DEST(Q) COND(OBUS10) JUMP(TNI2) C500 $
12 1777 ;Get dispatch index, test for initial (no disp.) state.
12 1778 D(LIT TYMORG) ALU(DORQ) DEST(HOLD) $
12 1779 D(MEM) ROT(MUA-ROT) LONG ODISP $
12 1780 ;Dispatch.
12 1781 TNI2: MAP-ENABLE JUMP(MAIN) $
12 1782 ;Return from interrupt.
12 1783
12 1784 ;VARIOUS SUBROUTINES.
12 1785
12 1786 ;Q loaded with 16. bit word to send, shifted left by 8.
12 1787 TNSEND: ALU(Q) DEST(AR) NORM $
12 1788 D(AR) ROT(34) DEST(Q) $
12 1789 D(MASK 20) ALU(D&Q) DEST(Q AR) NORM $
12 1790
12 1791 ;repeat 0 [ ;This is a debugging kluge !
12 1792 D(MA) DEST(55) $
12 1793 D(LIT 103077) DEST(MA) $
12 1794 DF/WT D(MEM) ALU(D+1) DEST(Q) $
12 1795 D(MASK 6) ALU(D&Q) DEST(MEMSTO Q) $
12 1796 D(LIT 103100) ALU(D+Q) DEST(MA) $
12 1797 D(AR) DEST(MEMSTO) $
12 1798 D(55) DEST(MA) $
12 1799 ]
12 1800 D(AR) ROT(8) DEST(Q) SHORT $
12 1801 D(MASK 16.1) ROT(8) ALU(D&Q) DEST(AR) NORM $
12 1802 D(MASK 8) DEST(Q) PUSHJ(DEV6ST1) NORM $
12 1803 ;Now clear, then set the Input Ready flag to DR11C.
12 1804 D(MASK 43) ROT(TNIROBNP0) DEST(Q) PUSHJ(DEV6SCL) NORM $
12 1805 D(CONST 1) ROT(TNIROBN) DEST(AR) NORM JUMP(DEV6ST2) $
12 1806
12 1807
12 1808 ;No output to do. Do not change TNIROBN, set A-MEM flag for
12 1809 ; clock routine.
12 1810 TNORE: ALU(-1) DEST(D%MEM2) JUMP(TNI0) NORM $
12 1811
12 1812 ;Read word from base-host communication area, location 20xx;
12 1813 ; Q has xx.
12 1814 TNRCW: D(LIT 2000) ALU(DORQ) DEST(MA) NORM $
12 1815 DFRQ POPJ $
12 1816
12 1817 ;Here when input ring full. Set clock flag and return without
12 1818 ; setting TNODOBN.
12 1819 TNIRF: ALU(-1) DEST(D%MEM3) JUMP(TNI2) NORM $
12 1820
12 1821 ;Clear then set TNODOBN.
12 1822 TNCSOODF:
12 1823 D(MASK 43) ROT(TNODOBNP0) DEST(Q) PUSHJ(DEV6SCL) NORM $
12 1824 D(CONST 1) ROT(TNODOBN) DEST(AR) NORM JUMP(DEV6ST2) $
12 1825
12 1826
12 1827
12 1828 .org(TYMORG)
12 1829
12 1830 ;***** OUTPUT DONE CO-ROUTINE.
12 1831
12 1832 ;A-MEM[4] = Rotated 36-bit word with -11 word just sent in 12-27.
12 1833 ;State 0: Fetch next 36-bit word or quit if ring empty.
12 1834 TNOC0: D(LIT BORP) DEST(MA) $
12 1835 DF/WT D(MEM) DEST(D%MEM17 AR) NORM $
12 1836 TNOC0A: GHORP
12 1837 D(AR) DEST(Q) NORM $
12 1838 D(MEM) ALU(D-Q) COND(OBUS=0) JUMP(TNORE) C600 $
12 1839 D(CONST 24) ROT(6) ALU(D+Q) DEST(MA) NORM $
12 1840 DFRQ $
12 1841 D(MEM) ROT(30) DEST(D%MEM4 Q) PUSHJ(TNSEND) NORM $
12 1842 D(CONST(. & ?? + 1)) DEST(D%MEM2) JUMP(TNI0) NORM $
12 1843
12 1844 ;Clock restarts coroutine here.
12 1845 TNOC2: TNOC2C
12 1846 ;State 1: Send low order half of 36-bit word.
12 1847 D(D%MEM4) ROT(20) DEST(Q) NORM $
12 1848 ALU(Q) DEST(D%MEM4) PUSHJ(TNSEND) NORM $
12 1849 D(CONST(. & ?? + 1)) DEST(D%MEM2) JUMP(TNI0) NORM $
12 1850 TNOC2C
12 1851 D(LIT BORP) DEST(MA) $
12 1852 DF/WT D(MEM) DEST(D%MEM17) $
12 1853 D(MEM) ALU(D+1) DEST(Q) NORM $
12 1854 D(MASK 8) ALU(D&Q) DEST(AR MEMSTO) JUMP(TNOC0A) $
12 1855
12 1856 ;***** INPUT READY CO-ROUTINE.
12 1857
12 1858
12 1859

```

```

12 1865          D[AR] DEST[Q D%MEM5] NORM $
12 1866          D[CONST 1] ROT[17] ALU[D&Q] COND[OBUS=0] JUMP[TNIC0A] C550 $
12 1867          ;DATA PACKET MESSAGE.
12 1868          D[AR] ROT[34] MASK[7] DEST[Q] SHORT $
12 1869          D[CONST 5] ALU[D+Q] DEST[AR] SHORT $
12 1870          D[AR] ROT[42] MASK[18.] DEST[D%MEM5] NORM $
12 1871          D[D%MEM5] DEST[AR] SHORT $
12 1872          ;Read msg. A-MEM[6]:=# 36-bit words in message.
12 1873          ; AR:=first -11 word in message.
12 1874          TNICRM:
12 1875              GBIRP
12 1876              D[D%MEM6] ROT[18.] ALU[0-D] DEST[Q] NORM $
12 1877              D[MEM] MASK[18.] ALU[D&Q] DEST[D%MEM6] NORM $
12 1878          ;STATE 1: HD 16 BITS OF WORD ARRIVES.
12 1879          TNIC1: D[AR] ROT[24] DEST[D%MEM5] NORM $
12 1880              GHIRP
12 1881              D[D%MEM6] ALU[D+1] DEST[Q] NORM $
12 1882              D[MASK 7] ALU[D&Q] DEST[Q] SHORT $
12 1883              D[MEM] ALU[D-Q] COND[OBUS=0] JUMP[TNIRF] C600 $
12 1884              PUSHJ[TNCASODOF] NORM $
12 1885              D[CONST[. & 77 + 1]] DEST[D%MEM3] JUMP[TNIZ] NORM $
12 1886          ;STATE 2: LD 16 BITS OF WORD ARRIVES.
12 1887          ; ALSO STARTED HERE BY CLOCK ROUTINE.
12 1888          TNIC2: D[D%MEM6] MASK[7] DEST[Q] NORM JUMP[TNIC2A] $
12 1889
12 1890          .reloc
12 1891
12 1892          TNIC2A: D[CONST 22] ROT[16] ALU[D+Q] DEST[MA] NORM $
12 1893              D[D%MEM5] DEST[Q] NORM $
12 1894              D[AR] ROT[4] ALU[D&Q] DEST[MEMSTO] NORM $
12 1895              PUSHJ[TNCASODOF] NORM $
12 1896              D[D%MEM5] ALU[D+1] DEST[Q] $
12 1897              D[CONST 1] ROT[18.] ALU[D+Q] DEST[D%MEM6] COND[-OBUS<0]
12 1898          JUMP[TNICDN] C600 $
12 1899              D[CONST[?? & TNIC1]] DEST[D%MEM3] JUMP[TNIZ] NORM $
12 1900
12 1901          TNICDN: D[CONST 6] DEST[Q] SHORT $
12 1902              D[CONST 20] ROT[16] ALU[D&Q] DEST[MA] SHORT $
12 1903              D[D%MEM6] MASK[7] DEST[MEMSTO] NORM $
12 1904              D[CONST[TNIC0 & 77]] DEST[D%MEM3] JUMP[TNIZ] $
12 1905
12 1906          ;1 wd or 2 wd or escape message.
12 1907          TNIC0A: D[CONST 1] ROT[16] ALU[D&Q] COND[-OBUS=0] JUMP[TNIC0B] C550 $
12 1908          ;One word packet.
12 1909              D[CONST 1] DEST[D%MEM6] JUMP[TNICRM] NORM $
12 1910          TNIC0B: D[CONST 1] ROT[16] ALU[D+Q] DEST[Q AR] SHORT $
12 1911              D[MASK 6] ROT[8] ALU[D&Q] DEST[Q] SHORT $
12 1912              D[MASK 6] ROT[8] ALU[D+Q] COND[OBUS=0] JUMP[TNIC0C] C550 $
12 1913          ;2 word packet.
12 1914              D[CONST 2] DEST[D%MEM6] JUMP[TNICRM] NORM $
12 1915          ;Escape sequence. Better not happen.
12 1916          TNIC0C: JUMP[.] $
12 1917
12 1918          ;CLOCK ROUTINE, CALLED EVERY TICK OF 60HZ CLOCK.
12 1919
12 1920          TYMCLK: D[CONST 6] DEST[DEV-ADR] PUSHJ[MEMADR-23BIT-ABS] $
12 1921              ;Select device, enter 23-bit absolute memory address mode.
12 1922              D[D%MEM3] COND[OBUS<0] PUSHJ[TNSI] C550 $
12 1923              D[D%MEM2] COND[OBUS<0] PUSHJ[TNSD] C550 $
12 1924              JUMP[MEMADR-18BIT] $
12 1925          ;Restore to 18-bit address mode and return.
12 1926          TNSI: GHIRP
12 1927              D[D%MEM6] ALU[D+1] DEST[Q] NORM $
12 1928              D[MASK 7] ALU[D&Q] DEST[Q] SHORT $
12 1929              D[MEM] ALU[D-Q] COND[OBUS=0] POPJ C600 $
12 1930              D[CONST[TNIC2 & 77]] DEST[D%MEM3] JUMP[TNCASODOF] NORM $
12 1931
12 1932          TNSD: D[LIT BORP] DEST[MA] $
12 1933              DFRQ D[LIT HORP] DEST[MA] $
12 1934              DFRQ D[MEM] MASK[17.] DEST[Q D%MEM17] NORM $
12 1935              D[MEM] MASK[17.] ALU[D-Q] COND[OBUS=0] POPJ C600 $
12 1936              D[LIT 2400] ALU[D+Q] DEST[MA] NORM $
12 1937              DF/WT D[MEM] ROT[30] DEST[D%MEM4 Q] PUSHJ[TNSEND] NORM $
12 1938              D[CONST[TNOC2 & 77]] DEST[D%MEM2] POPJ NORM $
12 1939
12 1940          ;RESET TYMNET INTERFACE. OUTPUT COROUTINE GOES INTO NULL STATE.
12 1941          ; INPUT COROUTINE GOES INTO STATE 0, INTRPTS GET ENABLED.
12 1942          TYMRS1: D[LABEL TYMINT] DEST[D%MEM0] $
12 1943              ;Set up intrpt. dispatch address.
12 1944              D[CONST 3] ROT[2] DEST[AR] CYLEN[IOB-OUT] SPEC[IOB-OUT] $
12 1945              ;Get const to enb. intrpts; IOB-OUT clears flags.
12 1946          TYMRS2: MAPF[TNODIFS] START-OUT C600 $
12 1947              MAPF[TNIRIFS] D[MASK 2] ALU[NOTD] ROT[2] DEST[Q] PUSHJ[DEV6ST1]
12 1948          C600 $
12 1949
12 1950          ;NOW RESET PTRS TO MEAN RINGS EMPTY FOR INPUT AND OUTPUT WITHOUT REGARD
12 1951          ;TO PREVIOUS STATE FOR NOW
12 1952
12 1953          MAP-DISABLE $
12 1954          D[LIT HIRP] DEST[MA] NORM $
12 1955          ALU[0] DEST[MEMSTO] NORM $
12 1956          D[LIT BIRP] DEST[MA] NORM $
12 1957          ALU[0] DEST[MEMSTO] NORM $
12 1958          D[LIT HORP] DEST[MA] NORM $
12 1959          ALU[0] DEST[MEMSTO] NORM $
12 1960          D[LIT BORP] DEST[MA] NORM $
12 1961          ALU[0] DEST[MEMSTO] NORM $
12 1962
12 1963          ALU[-1] DEST[D%MEM2] NORM $
12 1964          MAP-ENABLE D[CONST[TNIC0 & 77]] DEST[D%MEM3] POPJ NORM $
12 1965
12 1966          :::TYMAREA:          ;SAVE LOCATION
12 1967
12 1968          .opcode[744]          ;RESET TYMNET
12 1969
12 1970          D[CONST 6] DEST[DEV-ADR] NORM JUMP[TYMNRESET] $
12 1971          D[CONST 6] DEST[DEV-ADR] NORM JUMP[TYMNRESET] $
12 1972
12 1973          D[CONST 6] DEST[DEV-ADR] NORM JUMP[TYMNOUT] $

```

```

12 1978          D(CONST 6) DEST(DEV-ADR) NORM JUMP(FSDIAG) $
12 1979          D(CONST 6) DEST(DEV-ADR) NORM JUMP(FSDIAG) $
12 1980
12 1981          .reloc
12 1982
12 1983          TYMRESET:
12 1984          SPEC(IOB-OUT) D(MA) ROT(2) DEST(AR) NORM PUSHJ(TYMRS2) $
12 1985          ;Reset co-routines, enb. intrpts from eff. addr. 34,35
12 1986          JUMP(MAIN) $
12 1987
12 1988          TYMOUT:SPEC(IOB-OUT) NORM $
12 1989          ;Clear "RDY FOR DATA" from PDP11.
12 1990          MAPF(TNODIFS) D(IR) ROT(8) DEST(Q) NORM PUSHJ(TNSEND) $
12 1991          ;Send eff. addr. 20-35 to PDP11.
12 1992          JUMP(MAIN) $
12 1993
12 1994          TYMINV: SPEC(IOB-IN) NORM $
12 1995          MAPF(TYM.RD) D(IOD) ROT(27. + 1) DEST(AR) CB00 $
12 1996          ;Align input word with 16 data bits at RIGHT end.
12 1997          D(AR) ROT(4) CSS0 COND(SIGNOFF) JUMP(. + 2) $
12 1998          ;Don't clear "INPUT RDY" flag unless it's on.
12 1999          SPEC(IOB-OUT) SHORT $
12 2000          ;It's on.
12 2001          MAPF(TNIRIFS) D(AR) SMAC $
12 2002
12 2003          FSDIAG: ;Special output code for F5 diagnostic interface hardware.
12 2004          DFRQ D(IR) ALU(NDI) DEST(AR) NORM $
12 2005          ;Fetch C(E), set AR=-IR
12 2006          D(AR) ROT(13) MASK(2) DEST(AR) NORM $
12 2007          ;AR=-AC MASK Z
12 2008          D(AR) ROT(6) DEST(Q) NORM $
12 2009          ;Q=INVERTED 2 LSB'S OF AC SHIFTED INTO STROBES
12 2010          D(MEM) ROT(8) ALU(DORQ) DEST(HOLD) NORM $
12 2011          ;DATA SHIFTED WITH STROBES INSERTED
12 2012          D(MEM) DEST(AR) NORM $
12 2013          ;DATA=(E) (LSH 8) (STB ACTIVE LOW)
12 2014          D(MASK 18) ROT(18. + 6) DEST(Q) PUSHJ(DEVST1) NORM $
12 2015          ;LEAVE BITS 0-11. AND 30.-35. UNCHANGED
12 2016          D(MASK 2) ROT(6) DEST(Q) NORM $
12 2017          ;MASK TO FORCE STB'S HIGH
12 2018          D(MEM) ALU(DORQ) DEST(AR) NORM $
12 2019          ;DATA=(E) (LSH 9) (STB'S FORCED INACTIVE HIGH)
12 2020          D(MASK 18) ROT(18. + 6) DEST(Q) PUSHJ(DEVST1) NORM $
12 2021          ;LEAVE BITS 0-11. AND 30.-35. UNCHANGED
12 2022          ALU(0) DEST(DEV-ADR) JUMP(MAIN) $
12 2023
12 2024          ;tymnet
12 2025
12 2026
12 2027

```

```

13 2028 ;Device 6, which is mainly Tymnet (DR-11) interface, but also 50Hz Clock.
13 2028
13 2029
13 2030
13 2031 14151 01024137000000001416162025431456000
13 2032
13 2033
13 2034
13 2035
13 2036
13 2037 14152 01073117004006055401446365571417000
13 2038
13 2039 14153 01064017000006055416162366071416000
13 2040
13 2041 14154 01063017003106055416152365431416000
13 2042
13 2043 14155 01023117150006055416102425411416000
13 2044
13 2045

```

```

;Device 6, which is mainly Tymnet (DR-11) interface, but also 50Hz Clock.
DEV6CL: ;Clear some Dev 6 bits (see comment below).
        ALU[0] DEST[AR] NORM JUMP[DEV6ST] $
DEV6ST: ;Set some of the bits in Device 6's output register, a copy
        ;of which is maintained in A-MEM(1).
        ;Enter with mask for UNCHANGED bits in in Q, data in AR.
        ;On return, Q has new value of AMEM(1).
        D[CONST 6] DEST[DEV-ADR] NORM $
DEV6ST1: ;Enter here if you've already set DEVADR:=6
        D[D%AMEM1] ALU[D&Q] DEST[Q] NORM $
        ;Get AMEM(1), mask it.
DEV6STZ: D[AR] ALU[DORQ] DEST[Q IDD] SPEC[IOB-OUT] NORM $
        ;OR in new data.
        MAPF[TYM.LD] ALU[Q] DEST[D%AMEM1] CYLEN[IOB-OUT] POPJ $

```

```

14 2046 ;Interval Timer code.
14 2047
14 2048 ;A-MEM Usage:
14 2049 ; 0 dispatch addr for interrupts
14 2050 ; 1 pi chn (33: 35) and intrpt waiting flag (32)
14 2051 ; 3 INTERVAL TIMER REGISTER
14 2052 ; 4 Maximum # of usecs allowable for a Timer Int to get
14 2052 serviced...
14 2053 ; this is reset to infinity, but can be made smaller as a
14 2053
14 2054 ;
14 2054 bugtrap to catch cases of the cpu not servicing I/O
14 2054 intrpts
14 2055 ; in reasonable times. TIMINT goes to HLTLOC with 17 in
14 2055 AR
14 2056 ; if the hardware timer register contains a # larger than
14 2056 this
14 2057 ; when A-MEM[3] overflows.
14 2058
14 2059 11 TIM.DO = 11
14 2060 1 TIM.DI = 1
14 2061 10 TIM.EMB = 10
14 2062 5 TIM.DEV = 5
14 2063
14 2064 .REPEAT 1 - TIMER [
14 2065 TIMINT: START-OUT D(CONST 0) DEST(IOD) NORM $
14 2066 ;Clear the TIMER OVERFLOW flag, disable timer intrpts.
14 2067 MAPF(TIM.EMB) CLR-DEV-FROM-INTR JUMP(MAIN) $
14 2068 ;Flush interrupt.
14 2069 ]
14 2070
14 2071
14 2072 .REPEAT TIMER [
14 2073 TIMINT:
14 2074 START-OUT D(CONST 1) DEST(IOD) NORM $
14 2075 ;Clear the TIMER OVERFLOW FLAG.
14 2076 MAPF(TIM.EMB) D(D%MEM3) DEST(Q) C800 $
14 2077 ;Get TIMER REGISTER.
14 2078 D(CONST 1) ROT(12.) ALU(D+Q) DEST(Q D%MEM3) C550 -CRY0
14 2079 JUMP(MAIN) $
14 2080 ;Increment the count by 2+12, exit if no overflow.
14 2081 PUSHJ(TDTI) NORM $
14 2082 ;Get contents of hardware timer reg.
14 2083 D(D%MEM4) ALU(D-Q) LONG COND(SIGNOFF) JUMP(. + 2) $
14 2084 ;Jump if it has not been too long since it overflowed.
14 2085 D(CONST 17) DEST(AR) JUMP(HLTLOC) $
14 2086 ;Halt indicating "I/O intrpt service took too long".
14 2087
14 2088 D(D%MEM1) MASK(3) DEST(AR) C550 COND(OBUS=0) JUMP(MAIN) $
14 2089 ;Timer overflowed, ignore if no PI CHANNEL assigned.
14 2090 D(D%MEM1) DEST(Q) NORM $
14 2091 ;Get full contents of A-MEM[1].
14 2092 D(CONST 10) ALU(DORQ) DEST(D%MEM1) NORM JUMP(PIGEN) $
14 2093 ;Set the "interrupting" status bit and generate a PI.
14 2094
14m2095 ] [
14m2095 TIMINT:
14m2095 14156 01073117003106055400352365571416000
14m2095 START-OUT D(CONST 1) DEST(IOD) NORM $
14m2095 ;Clear the TIMER OVERFLOW FLAG.
14m2095 14157 01073017100006055416162366151416000
14m2095 MAPF(TIM.EMB) D(D%MEM3) DEST(Q) C800 $
14m2095 ;Get TIMER REGISTER.
14m2095 14160 01060003200022710300306025561456000
14m2095 D(CONST 1) ROT(12.) ALU(D+Q) DEST(Q D%MEM3) C550 -CRY0
14m2095 JUMP(MAIN) $
14m2095 ;Increment the count by 2+12, exit if no overflow.
14m2095 14161 01073117000000001416162225431456000
14m2095 PUSHJ(TDTI) NORM $
14m2095 ;Get contents of hardware timer reg.
14m2095 14162 01162100600030351416162026211456000
14m2095 D(D%MEM4) ALU(D-Q) LONG COND(SIGNOFF) JUMP(. + 2) $
14m2095 ;Jump if it has not been too long since it overflowed.
14m2095 14163 01073137000022423403762025571456000
14m2095 D(CONST 17) DEST(AR) JUMP(HLTLOC) $
14m2095 ;Halt indicating "I/O intrpt service took too long".
14m2095
14m2095 14164 01073120200022711400762026061456000
14m2095 D(D%MEM1) MASK(3) DEST(AR) C550 COND(OBUS=0) JUMP(MAIN) $
14m2095 ;Timer overflowed, ignore if no PI CHANNEL assigned.
14m2095 14165 01073017000006055416162366071416000
14m2095 D(D%MEM1) DEST(Q) NORM $
14m2095 ;Get full contents of A-MEM[1].
14m2095 14166 01063117000020343402102025571456000
14m2095 D(CONST 10) ALU(DORQ) DEST(D%MEM1) NORM JUMP(PIGEN) $
14m2095 ;Set the "interrupting" status bit and generate a PI.
14 2096 ];end REPEAT TIMER
14 2097
14 2097 .opcode[760] [xlist
14 2098 list ];TIMER PSEUDO-IOT DISPATCH TABLE ENTRIES.
14 2099
14 2099 .REPEAT 1 - WAITS [
14 2100
14 2101 JUMP(TCND) $
14 2102 JUMP(TCND) $
14 2103
14 2104 JUMP(TCNIA) $
14 2105 JUMP(TCNIA) $
14 2106
14 2107 JUMP(TCNSOA) $
14 2108 JUMP(TCNSOA) $
14 2109
14 2110 JUMP(TCNSZA) $
14 2111 JUMP(TCNSZA) $
14 2112
14 2113 JUMP(TDTAOA) $
14 2114 JUMP(TDTAOA) $
14 2115
14 2116 D(CONST TIM.DEV) DEST(DEV-ADR) JUMP(TDTAIA) $
14 2117 D(CONST TIM.DEV) DEST(DEV-ADR) JUMP(TDTAIA) $
14 2118
14 2119 .reloc
14 2120 ];.REPEAT 1 - WAITS
14 2121 .REPEAT WAITS [
14 2122 JUMP(TIMIOT) NORM $
14 2123 JUMP(TIHIOT) NORM $
14 2124 .reloc

```

```

14 2130 ;machine has already done indexing/indirection and bits
14 2131 ;13:17 are guaranteed zero
14 2132 D[LABEL TIMER-DISPATCH] ALU[D+Q] DEST[AR] NORM $
14 2133 D[AR] ROT[MUA-ROT] ODISP LONG $
14 2134 ;Dispatch of type of IOT
14 2135
14 2136 ;Allocate space for dispatch table
14 2137 .PAIR ;Limit address to 12 bits in width
14 2138 TIMER-DISPATCH:
14 2139 :. + 20
14 2140 .ORG [TIMER-DISPATCH]
14 2141
14 2142 ILGIOT $ ;BLKO
14 2143 NORM $
14 2144
14m2145 ]:[
14m2145 07740 010731170000000001416162025431456000 JUMP[TIMIOT] NORM $
14m2145 07741 010731170000000001416162025431456000 JUMP[TIMIOT] NORM $
14m2145 ;reloc
14m2145 [.USE[HILOC]
14m2145 [ xlist
14m2146 list ]
14m2146 TIMIOT: CLR-DEV-FROM-INTR D[IR] ROT[12. + 1 + 1] MASK[4] DEST[Q]
14m2146 14167 01073012404030262341162225771456000 COND[USER] PUSHJ[CKIOTU] $
14m2146 ;Treat device 370 and 374 as identical for now...
14m2146 ;Extract IOT decode * 2. Note we can do this because the
14m2146 ;machine has already done indexing/indirection and bits
14m2146 ;13:17 are guaranteed zero
14m2146 14170 0106013700000000000162365531416000 D[LABEL TIMER-DISPATCH] ALU[D+Q] DEST[AR] NORM $
14m2146 14171 0107311700000000016000725411456000 D[AR] ROT[MUA-ROT] ODISP LONG $
14m2146 ;Dispatch of type of IOT
14m2146
14m2146 ;Allocate space for dispatch table
14m2146 .PAIR [:. \ 2 + .
14m2146 ];Limit address to 12 bits in width
14m2146 TIMER-DISPATCH:
14m2146 :. + 20
14m2146 .ORG [TIMER-DISPATCH]
14m2146 [ xlist
14m2146 list ]
14m2147 14172 54073117000006055416162325420416000 ILGIOT $ ;BLKO
14m2147 14173 01073117000006055416162365431416000 NORM $
14m2147
14 2145 J.REPEAT WAITS
14 2146
14 2147 .repeat waitsfix [;This conditional is sole for ordering.
14 2148 ; TDATA0 -- 764 LOAD THE 36-BIT TIMER
14 2149 TDATA0: D[CONST TIM.DEV] DEST[DEV-ADR] NORM $
14 2150 DFRQ ALU[MEMAC] DEST[HOLD] JUMP[TDATA0] $
14 2151
14 2152 .REPEAT WAITS [
14 2153 ILGIOT $ ;BLKI
14 2154 NORM $
14 2155 ];.REPEAT WAITS
14 2156
14 2157 ; TDATA1 -- 765 READ TIMER REGISTER
14 2158 TDATA1:
14 2159 .REPEAT WAITSFIX [;Is there some reason this would lose?
14 2160 START-IN D[CONST TIM.DEV] DEST[DEV-ADDRESS] NORM PUSHJ[TDTI] $
14 2161 ;get bits.
14 2162 ];.REPEAT WAITSFIX
14 2163 .REPEAT 1 - WAITSFIX [
14 2164 START-IN NORM PUSHJ[TDTI] $ ;get bits.
14 2165 ];.REPEAT 1 - WAITSFIX
14 2166 D[AR] SMAC $ ;Store them and return.
14m2167 ];[;This conditional is sole for ordering.
14m2167 ; TDATA0 -- 764 LOAD THE 36-BIT TIMER
14m2167 TDATA0: D[CONST TIM.DEV] DEST[DEV-ADR] NORM $
14m2167 DFRQ ALU[MEMAC] DEST[HOLD] JUMP[TDATA0] $
14m2167
14m2167 .REPEAT WAITS [
14m2167 ILGIOT $ ;BLKI
14m2167 NORM $
14m2167 ];[
14m2167 14176 54073117000006055416162325420416000 ILGIOT $ ;BLKI
14m2167 14177 01073117000006055416162365431416000 NORM $
14 2167 J.REPEAT WAITS
14 2168
14 2169 ; TDATA1 -- 765 READ TIMER REGISTER
14 2170 TDATA1:
14 2171 .REPEAT WAITSFIX [;Is there some reason this would lose?
14 2172 START-IN D[CONST TIM.DEV] DEST[DEV-ADDRESS] NORM PUSHJ[TDTI] $
14 2173 ;get bits.
14m2174 ];[;Is there some reason this would lose?
14m2174 14200 01073117003000001401246225571457000 START-IN D[CONST TIM.DEV] DEST[DEV-ADDRESS] NORM PUSHJ[TDTI] $
14m2174 ;get bits.
14 2174 ];.REPEAT WAITSFIX
14 2175 .REPEAT 1 - WAITSFIX [
14 2176 START-IN NORM PUSHJ[TDTI] $ ;get bits.
14 2177 ];.REPEAT 1 - WAITSFIX
14 2178 D[AR] SMAC [ IFRQ DEST[MEMSTO AR] COND[MA<20] LBJUMP[SEDI] ] $
14 2178 ;Store them and return.
14 2179 ];.repeat waitsfix (ordering)
14 2180 ; TCON0 -- 760
14 2181 TCON0: D[CONST TIM.DEV] DEST[DEV-ADR] SHORT $
14 2182 D[CONST MEM1] DEST[Q] NORM JUMP[TCON0] $
14 2183 ; TCON1 -- 761
14 2184 TCON1: D[CONST TIM.DEV] DEST[DEV-ADR] NORM PUSHJ[TCON1] $ ;get bits.
14 2185 D[AR] SMAC [ IFRQ DEST[MEMSTO AR] COND[MA<20] LBJUMP[SEDI] ] $
14 2185 ;store them and return.
14 2186 .repeat waitsfix [ ;This is just an ordering question. Makes
14 2187 dispatch work.
14 2188 ; TCONS2 -- 763
14 2189 TCONS2: D[CONST TIM.DEV] DEST[DEV-ADR] NORM PUSHJ[TCON1] $ ;get bits.
14 2190 D[MASK 22] ALU[D&Q] C550 COND[OBUS=0] LBJUMP[DSKP1] $ ;Skip if
14 2191 off.
14m2192 ];[ ;This is just an ordering question. Makes dispatch work.
14m2192 ; TCONS2 -- 763
14m2192 TCONS2: D[CONST TIM.DEV] DEST[DEV-ADR] NORM PUSHJ[TCON1] $ ;get bits.

```



```

14 2181 14211 0106410000000001404562124721456000      D[MASK 22] ALU[D&Q] C550 COND[-OBUS=0] LBJUMP[DSKP1] $ ;Skip if
14 2181                                     on.
14 2182                                     .repeat 1 - waitsfix [ ;This is just an ordering question. FLUSH THIS
14 2182                                     COPY
14 2183                                     ; TCONS2 -- 763
14 2184                                     TCONS2A: D[CONST TIM.DEV] DEST[DEV-ADR] NORM PUSHJ[TCNI1] $ ;get bits.
14 2185                                     D[MASK 22] ALU[D&Q] C550 COND[OBUS=0] LBJUMP[DSKP1] $ ;Skip if
14 2185                                     off.
14 2186                                     ];.repeat 1 - waitsfix
14 2187
14 2188                                     .repeat 1 - waitsfix [;*** This conditional is sole for ordering. FLUSH
14 2188                                     THIS COPY
14 2189
14 2190                                     ; TDATA0 -- 764 LOAD THE 36-BIT TIMER
14 2191                                     TDATA0: D[CONST TIM.DEV] DEST[DEV-ADR] NORM $
14 2192                                     DFRQ ALU[MEMAC] DEST[HOLD] JUMP[TDATO] $
14 2193
14 2194                                     ; TDATA1 -- 765 READ TIMER REGISTER
14 2195                                     TDATA1:
14 2196                                     START-IN NORM PUSHJ[TDTI] $ ;get bits.
14 2197                                     D[AR] SHAC $ ;Store them and return.
14 2198                                     ];.repeat 1 - waitsfix (*** ordering)
14 2199
14 2200
14 2201                                     .REPEAT WAITS [
14 2202                                     .reloc
14m2203                                     ];[
14m2203                                     .reloc
14m2203                                     [.USE[HILOC]
14m2203                                     [ xlist
14 2203                                     list ] ]]REPEAT WAITS
14 2204
14m2205                                     .pair
14m2205                                     [:. \ 2 + .
14 2206 14212 54073117000006055416162325420416000      ]DSKP1: NEDI $
14 2207 14213 54073117200007355416162325420416000      SKPOSP[ALWAYS] $
14 2208
14 2209                                     .REPEAT TIMER [
14 2210                                     .pair
14 2211
14 2212                                     TCND1: D[MASK 32.] ROT[4] ALU[D&Q] DEST[Q] NORM $
14 2213                                     D[IR] MASK[3] ALU[DORQ] DEST[D&MEM1] JUMP[MAIN] $
14 2214                                     ;Put new PI CHAN. in bits 33-35 of A-MEM[1].
14 2215
14 2216                                     TCNI1: D[D&MEM1] MASK[4] DEST[Q AR] NORM $ ;get intrpt flag and pi chn
14 2217
14 2218                                     D[IR] ALU[D&Q] DEST[Q] NORM POPJ $ ;this is for conso, z
14 2219
14 2220                                     TDATO: START-OUT D[MEM] MASK[12.] DEST[IOD] NORM $
14 2221                                     ;Get low 12 bits of new timer value...
14 2222                                     ;Place in hardware counter (the "TP TIMER").
14 2223                                     MAPF[TIM.DO] START-OUT D[CONST 1] DEST[IOD] C600 $
14 2224                                     ;Enable interrupts from timer.
14 2225                                     MAPF[TIM.ENG] D[MASK 24.] ROT[12.] DEST[Q] C800 $
14 2226                                     D[MEM] ALU[D&Q] DEST[D&MEM3] NORM JUMP[MAIN] $
14 2227                                     ;Put other 24 bits into A-MEM[3] (the "TIMER REGISTER").
14 2228
14 2229                                     TDTI: MAPF[TIM.DI] START-IN D[IOD] ROT[12.] MASK[12.] DEST[AR] C600 $
14 2230                                     ;Read hardware timer.
14 2231                                     MAPF[TIM.DI] D[IOD] ROT[12.] MASK[12.] DEST[Q] C600 $
14 2232                                     ;Read it again.
14 2233                                     D[AR] ALU[Q-D] DEST[AR] NORM $
14 2234                                     START-IN D[AR] ROT[36. - 1] MASK[35.] C600 COND[-ZERO] JUMP[TDTI]
14 2235                                     $
14 2236                                     ;If it changed by more than one, try again (to ensure that we
14 2237                                     don't
14 2238                                     ;get a garbaged value because of reading it while it is
14 2239                                     changing).
14 2240                                     D[D&MEM3] ALU[DORQ] DEST[AR] NORM POPJ $
14 2241                                     ;Combine high-order bits from A-MEM[3] with
14 2242                                     ; low-order bits from hardware counter.
14 2243
14 2244                                     TIMRST: ALU[0] DEST[D&MEM3] NORM $
14 2245                                     D[LIT 3777700000] DEST[D&MEM4] $
14 2246                                     D[LIT TIMINT] DEST[D&MEM0] POPJ $
14m2246                                     ] [
14m2246                                     .pair
14m2246                                     [:. \ 2 + .
14m2246                                     ]
14m2246                                     ]
14m2246 14214 01064017000006054110162364731416000      TCND1: D[MASK 32.] ROT[4] ALU[D&Q] DEST[Q] NORM $
14m2246 14215 01063117000022711400702025771456000      D[IR] MASK[3] ALU[DORQ] DEST[D&MEM1] JUMP[MAIN] $
14m2246                                     ;Put new PI CHAN. in bits 33-35 of A-MEM[1].
14m2246
14m2246 14216 01073037000006055401162365071416000      TCNI1: D[D&MEM1] MASK[4] DEST[Q AR] NORM $ ;get intrpt flag and pi chn
14m2246
14m2246 14217 0106401700000605416162425771416000      D[IR] ALU[D&Q] DEST[Q] NORM POPJ $ ;this is for conso, z
14m2246
14m2246 14220 01073117003106055403152365471516000      TDATO: START-OUT D[MEM] MASK[12.] DEST[IOD] NORM $
14m2246                                     ;Get low 12 bits of new timer value...
14m2246                                     ;Place in hardware counter (the "TP TIMER").
14m2246                                     MAPF[TIM.DO] START-OUT D[CONST 1] DEST[IOD] C600 $
14m2246                                     ;Enable interrupts from timer.
14m2246                                     MAPF[TIM.ENG] D[MASK 24.] ROT[12.] DEST[Q] C800 $
14m2246                                     D[MEM] ALU[D&Q] DEST[D&MEM3] NORM JUMP[MAIN] $
14m2246                                     ;Put other 24 bits into A-MEM[3] (the "TIMER REGISTER").
14m2246
14m2246 14224 01073137013006054303162365711416000      TDTI: MAPF[TIM.DI] START-IN D[IOD] ROT[12.] MASK[12.] DEST[AR] C600 $
14m2246                                     ;Read hardware timer.
14m2246                                     MAPF[TIM.DI] D[IOD] ROT[12.] MASK[12.] DEST[Q] C600 $
14m2246                                     ;Read it again.
14m2246                                     D[AR] ALU[Q-D] DEST[AR] NORM $
14m2246                                     START-IN D[AR] ROT[36. - 1] MASK[35.] C600 COND[-ZERO] JUMP[TDTI]
14m2246                                     $
14m2246                                     ;If it changed by more than one, try again (to ensure that we
14m2246                                     don't
14m2246                                     ;get a garbaged value because of reading it while it is
14m2246                                     changing).
14m2246                                     D[D&MEM3] ALU[DORQ] DEST[AR] NORM POPJ $
14m2246 14230 01063137000006055416162426171416000

```

```
14m2246 14232 010731170777760000110365531416000          D[LIT 3777700000] DEST[D%MEM4] $
14m2246 14233 0107311700000003033500425531416000          D[LIT TIMINT] DEST[D%MEM0] POPJ $
14m2246
14 2245                                ];end REPEAT TIMER
14 2246
14 2247
14 2248                                .repeat 1 - TIMER (
14 2249
14 2250                                TCNO1:
14 2251                                TDATO: JUMP MAIN $
14 2252
14 2253                                TCNI1:
14 2254                                TDTI:  ALU[0] DEST[AR Q] NORM POPJ $
14 2255
14 2256                                ] ;end repeat 1 - TIMER
14 2257
14 2258
```





6 1196	13345	INT-READ	4 611	13136	INT-STARTDC	6 1249	13363	INT-WRITE	6 1342	13421	INT-WRTDONE
2 141	11213	IOINT	2 127	4047	ITRAP	2 140	4103	ITRAP1	4 611	13175	ITRCHK
19 1651	5264	JFCL1	19 1657	5271	JFCL2	14 1115	5026	JFF01	14 1117	5030	JFF02
14 1120	5033	JFF03	14 1123	5036	JFF04	14 1121	5034	JFF05	2 150	11215	JMPAC
1 73	4052	JMPFAIL	26 2211	5346	JRA1	26 2213	5350	JRA2	19 1612	5242	JRST0
19 1616	5244	JRST1	19 1626	5252	JRST2	19 1637	5257	JRST21	19 1633	5256	JRST22
19 1640	5260	JRST3	19 1620	5246	JRST4	19 1621	5247	JRST5	19 1643	5262	JRST9
26 2200	5343	JSA1	26 2190	5342	JSP1	26 2181	5337	JSR1	4 236	4132	JSYS1
4 306	4157	JSYS2	4 307	4161	JSYS2A	4 307	4164	JSYS2B	4 254	4137	JSYS9A
4 306	4151	JSYS2AZ	4 306	4156	JSYS2AX	4 306	4153	JSYS2FX	3 623	12100	KAFIX1
3 623	12103	KAFIXN	3 623	12101	KAFIXP	3 653	6244	KIFIX	3 658	12117	KIFIX0
3 659	12120	KIFIX1	3 668	12123	KIFIXN	4 436	13073	KNYCLR	4 436	13101	KNYGOA
4 629	13241	KNYMTP	4 436	13075	KNYRGO	4 436	13073	KNYRS1	7 1225	13501	KNYWI
7 1225	13477	KNYWAIT	7 508	4250	LD01	25 1524	10761	LOADA0	25 1530	10764	LOADA1
25 1532	10765	LOADA2	25 1546	10773	LOADA3	25 1516	10755	LOADAR	1 2	13541	LPT-DISPATCH
1 3	13702	LPTC02	1 3	13706	LPTC03	1 30	13721	LPTD02	8 1444	13541	LPTDSP
1 159	13773	LPTHT	1 161	13774	LPTHT1	1 127	13762	LPTIEN	1 280	14037	LPTINT
1 292	14044	LPTINT2	1 73	13734	LPTP7A	1 97	13744	LPTP7B	1 107	13751	LPTP7C
1 109	13752	LPTP7D	1 113	13754	LPTP7E	1 135	13765	LPTP7F	1 154	13771	LPTP7I
1 111	13753	LPTP7S	1 182	14004	LPTPAP	1 68	13732	LPTPK7	1 301	14046	LPTRST
1 106	14005	LPTS1	1 191	14006	LPTS12	1 200	14012	LPTS13	1 93	13746	LPTS1E
1 17	13713	LPTSTS	13 1101	5020	LSH0	13 1099	5012	LSH1	14 1181	5100	LSHC1
14 1107	5107	LSHC2	14 1103	5102	LSHC2A	13 1097	5015	LSHDD	13 1103	5021	LSHNEG
13 1096	5014	LSHX	2 131	4077	LU0	3 898	11343	MACSTO	21 1204	10635	MACTR2
21 1145	10634	MACTR2P	3 389	11344	MAIN	18 954	10517	MAP-RET	12 562	10336	MAPACB
12 575	10343	MAPAGE	22 1225	10644	MAPBKI	11 515	10315	MAPBK0	14 802	10427	MAPC17
11 526	10320	MAPCNI	11 532	10321	MAPCND	12 587	10347	MAPC00	13 694	10402	MAPC01
13 724	10404	MAPC03	14 765	10411	MAPC04	14 766	10411	MAPC05	14 773	10413	MAPC06
14 795	10424	MAPC07	12 625	10361	MAPC08	12 627	10362	MAPC0C	10 458	10277	MAPC50
10 490	10305	MAPCSZ	10 467	10301	MAPD10	10 498	10307	MAPD11	10 497	10306	MAPD1I
10 466	10300	MAPD1O	2 5	12570	MAPPFB	23 1346	10654	MAPIF	9 432	10262	MAPIOT
10 985	10536	MAPLNG	24 1381	10670	MAPNTR	14 756	10406	MAPPDF	23 1351	10656	MAPRD
23 1359	10662	MAPPD2	23 1357	10661	MAPPDRA	23 1363	10664	MAPPRIW	28 1670	11037	MAPRST
18 966	10625	MAPSHIT	18 931	10506	MAPPTR	20 1111	10623	MAPUF1	20 1085	10606	MAPUL1
20 1071	10577	MAPULG	19 1045	10565	MAPUS1	19 1036	10560	MAPUSH	19 1059	10574	MAPUTI
19 1026	10556	MAPUTP	20 1122	10627	MAPUTW1	20 1132	10632	MAPUTW2	23 1366	10655	MAPWR
10 958	10521	MAPPFX	7 1225	13440	MBOOT	7 1225	13446	MBOOT1	7 1225	13452	MBOOTR
7 1225	13466	MBTBY1	7 1225	13474	MBTBY2	7 1225	13464	MBTBYTE	7 1225	13476	MBTBYX
7 1225	13505	MBTCHECK	7 1225	13511	MBDONX	7 1225	13515	MBTERR	3 419	11357	MEMADR-1881T
3 422	11360	MEMADR-23BIT-AGS	3 361	11332	MEMST	3 374	11340	MEMSTA	3 377	11341	MEMSTCA
24 1406	10701	MFA1	24 1412	10704	MFA2	26 1556	10776	MFA3	26 1568	11003	MFA4
25 1566	10753	MFA5	26 1564	11002	MFA6	25 1558	10777	MFA7	24 1421	10710	MFB3
27 1597	11014	MFB4	27 1601	11016	MFB41	27 1596	11014	MFB5	24 1404	10700	MFHIEX
27 1584	11007	MFTR1	27 1592	11012	MFTR10	27 1613	11021	MFTR2	27 1620	11022	MFTR3
27 1626	11024	MFTR4	27 1656	11035	MFTR42	27 1627	11024	MFTR5	27 1632	11025	MFTR6
27 1630	11030	MFTR61	27 1640	11031	MFTR62	27 1647	11033	MFTR7	27 1650	11034	MFTR9
25 1468	10731	MFTY00	25 1472	10733	MFTY01	25 1468	10730	MFTY00	25 1454	10725	MFTY1
24 1397	10676	MFUS	3 342	11326	MLERR	3 332	11321	MLWAIT	3 334	11322	MLWRT
9 713	4340	MOVMI	9 715	4342	MOVMI1	9 717	4344	MOVMI2	9 719	4346	MOVMI5
9 721	4350	MOVMS2	9 675	4333	MOVSI	9 676	4334	MOVSI1	9 677	4335	MOVSH
9 678	4336	MOVSS1	9 442	10267	MPIOTD	11 795	4373	MSETOV	11 795	4374	MSTOV1
3 347	11330	MSTR1	27 1619	11022	MTRPAL	2 183	4124	MUJSR	2 177	4121	MUJSYS
10 770	4361	MUL1	10 773	4363	MUL2	10 776	4365	MUL3	2 144	4104	MUJ0
2 149	4105	MUJ01	0 38	0	MUNF	4 436	13120	NCNTW1	4 436	13120	NCNTWT
2 304	11711	NEGNOR	2 310	11714	NN1	2 327	11717	NCRNDV	2 450	12006	NCRND
2 343	11724	NOVNO	2 336	11722	NOVYES	2 288	11702	NRMLI2	31 2724	5371	ORCH1
31 2727	5374	ORCH01	31 2720	5375	ORCH02	31 2725	5372	ORCH01	31 2726	5373	ORCH2
7 1225	13456	P2	7 1225	13457	P2A	1 2	12620	PAN-DISPATCH	1 50	12652	PAN-INTR
1 2	12640	PAN-IOB-READ	1 8	12644	PAN-IOB-WRITE	1 75	12662	PANIDS	1 2	12612	PANIOT
1 87	12665	PANIST	1 66	12657	PANINC1	1 97	12670	PANRST	2 190	11231	PC<20
2 191	11234	PC<20I	2 168	11223	PCTRIP	2 178	11230	PCTRIPX	25 2164	5333	PDL-TRAP
25 2150	5331	PCOL0	2 160	4112	PGRTRP	2 274	10131	PI-CHECK-RQS	3 371	10203	PI-DISMISS
2 250	10123	PI-GET-CMN	4 456	10256	PI-RESET	4 446	10251	PICONISUB	4 397	10215	PICONO
3 300	10210	PIDSM1	3 300	10211	PIDSM2	1 67	10020	PIDSP	4 444	10250	PIERR
3 331	10161	PIGEN	3 346	10167	PIGEN1	3 355	10174	PIGENNT	2 267	10127	PIGETHASK
2 314	10152	PIINTGO	2 263	10125	PIL1	2 316	10153	PIL11	4 410	10233	PIL3
4 420	10235	PIL4	4 422	10237	PIL5	4 424	10241	PIL6	4 404	10222	PIL7
4 407	10224	PIL8	4 415	10230	PIL9	2 157	4111	PIMUJ0	25 2092	5302	POP1
25 2103	5310	POP2	25 2090	5305	POP3	25 2131	5317	POPJ0	25 2127	5316	POPJ1
25 2145	5324	POPJ2	25 2143	5323	POPJ3	25 2151	5327	POPJEC	25 2149	5326	POPJOV
25 2134	5320	POPJTR	2 290	11706	POSNR	25 2073	5274	PUSH1	25 2078	5276	PUSH2
25 2081	5300	PUSH3	25 2114	5313	PUSHJ1	1 41	4053	RDANEM	3 234	11244	RESET
3 250	11254	RESET1	13 1077	5002	ROT1	14 1165	5064	ROTC1	14 1171	5073	ROTC2
14 1167	5066	ROTC1A	13 1084	5007	ROTD0	13 1083	5006	ROTNEG	3 268	11262	RSTCLL
3 360	11332	SE01	3 399	11346	SET-CONTEXT	33 3406	5615	SET-HALF	2 365	11734	SETFOV
3 413	11354	SETM01	3 402	11347	SETH0DE	13 1042	4755	SETOV1	2 367	11735	SETOVX
3 370	11336	SNE01	31 2647	5364	STCM	31 2650	5367	STCMB	31 2651	5370	STCMBB
31 2640	5365	STCMM	31 2649	5366	STCMMH	4 611	13143	STDC1	4 611	13141	STRTOC
3 304	11342	SXED1	6 1426	13432	TAPCLR	6 1100	13266	TAPE-DISPATCH	6 1081	13247	TAPEBC
6 1001	13246	TAPEFR	4 611	13217	TAPEFT	6 1162	13335	TAPENR	4 436	13070	TAPEDI
6 1333	13415	TAPEPI	6 1142	13330	TAPERD	6 1083	13262	TAPERS	6 1117	13306	TAPERS0
6 1130	13313	TAPERS1	4 629	13245	TAPERW	6 1171	13336	TAPERX	6 1214	13347	TAPEAR
6 1290	13401	TAPEXFROD	6 1270	13367	TAPINT	6 1306	13404	TAPINTENB	6 1290	13376	TAPINTWRT
4 436	13071	TAPRST	14 2246	14216	TCN11	14 2172	14204	TCN1A	14 2246	14214	TCN01
14 2169	14202	TCN0A	14 2180	14210	TCN0B	14 2178	14206	TCN0ZA	14 2246	14220	TDATO
33 3326	5602	TDCX1	33 3328	5603	TDCX2	33 3397	5611	TOOX1	33 3399	5612	TOOX2
14 2170	14200	TDATA	14 2167	14174	TDTA0A	14 2246	14224	TDTI	33 3256	5573	TD2X1
33 3250	5574	TD2X2	4 639	13237	TERAS1	4 642	13240	TERASE	2 514	12042	TESMUL
14 2146	14172	TINER-DISPATCH	14 2095	14156	TIMINT	14 2146	14167	TIMRST	14 2246	14231	TIMRST
33 3234	5600	TLC1	33 3366	5607	TLO1	33 3225	5571	TL21	6 1190	13344	TMRP3
6 1365	13300	TPCON1	6 1473	13434	TPCON1BTS	6 1417	13426	TPCON02	6 1389	13304	TPCON50
6 1369	13302	TPCON52	4 611	13214	TPMAOK	6 1081	13252	TPSETDMP	6 1081	13250	TPSETIND
23 1336	10650	TRAP-ENTER	1 69	4051	TRAP1X	33 3292	5577	TRC1	4 611	13202	TRCHECK
4 611	13203	TRCHKB	4 611	13206	TRCDONE	4 611	13215	TREDF	4 611	13216	TREERR
33 3364	5606	TRO1	4 611	13177	TRP2	33 3223	5570	TR21	33 3324	5601	TSC1
33 3330	5604	TSCE1	33 3332	5605	TSCN1	33 3190	5566	TSNE1	33 3191	5567	TSN1
33 3395	5610	TSO1	33 3401	5613	TSO1E	33 3403	5614	TSO1I	33 3254	5572	TS21
33 3260	5575	TS2E1	33 3262	5576	TS2N1	6 1257	13365	TIERR	4 636	13236	TIREDF
12 1707	14150	TYHRST	1 8	6260	UFA	2 148	11552	UFAL	2 454	12007	UFANOR
3 216	4126	UNOVX	15 031	10441	USRCL1	15 045	10450	USRCL2	15 021	10435	USRCLR
22 1327	10645	USRRST	2 106	4125	UJOPJ	1 368	12517	VCRST	1 171	12440	VCCND
1 425	12534	VCDONE	1 1	12353	VCDSP	1 360	12503	VCGD	1 323	12472	VCGST
1 121	12423	VCINT	1 145	12430	VCINT2	1 147	12431	VCINT3	1 153	12434	VCIO1
1 390	12520	VCLP	1 442	12541	VCLST	1 482	12				

1300 .....  
1400 .....  
1500 .....  
1600 .....  
1700 .....  
2000 .....  
2100 .....  
2200 .....  
2300 .....  
2400 .....  
2500 .....  
2600 .....  
2700 .....  
3000 .....  
3100 .....  
3200 .....  
3300 .....  
3400 .....  
3500 .....  
3600 .....  
3700 .....  
4000 .....  
4100 .....  
4200 .....  
4300 .....  
4400 .....  
4500 .....  
4600 .....  
4700 .....  
5000 .....  
5100 .....  
5200 .....  
5300 .....  
5400 .....  
5500 .....  
5600 .....  
5700 .....  
6000 .....  
6100 .....  
6200 .....  
6300 .....  
6400 .....  
6500 .....  
6600 .....  
6700 .....  
7000 .....  
7100 .....  
7200 .....  
7300 .....  
7400 .....  
7500 .....  
7600 .....  
7700 .....  
10000 .....  
10100 .....  
10200 .....  
10300 .....  
10400 .....  
10500 .....  
10600 .....  
10700 .....  
11000 .....  
11100 .....  
11200 .....  
11300 .....  
11400 .....  
11500 .....  
11600 .....  
11700 .....  
12000 .....  
12100 .....  
12200 .....  
12300 .....  
12400 .....  
12500 .....  
12600 .....  
12700 .....  
13000 .....  
13100 .....  
13200 .....  
13300 .....  
13400 .....  
13500 .....  
13600 .....  
13700 .....  
14000 .....  
14100 .....  
14200 .....  
14300 .....  
14400 .....  
14500 .....  
14600 .....  
14700 .....  
15000 .....  
15100 .....  
15200 .....  
15300 .....  
15400 .....  
15500 .....  
15600 .....  
15700 .....  
16000 .....  
16100 .....  
16200 .....  
16300 .....  
16400 .....  
16500 .....  
16600 .....  
16700 .....  
17000 .....

