

-MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 1  
DQM9AA.P11 13-APR-77 11:11

1 .REM %  
2  
3  
4  
5  
6  
7  
8 IDENTIFICATION  
9  
10  
11 PRODUCT CODE: MAINDEC-11-DQM9A-A-D  
12  
13 PRODUCT NAME: PDP11/60,PDP11/70 ROM  
14 BOOTSTRAP/TEST PROGRAM  
15  
16 PROGRAM DATE: JANUARY 1977  
17  
18 MAINTAINER: DIAGNOSTIC GROUP  
19  
20 AUTHOR: JIM KAPADIA  
21  
22  
23  
24  
25  
26 THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO  
27 CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A  
28 COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL  
29 EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY  
30 ERRORS THAT MAY APPEAR IN THIS DOCUMENT.  
31  
32 THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED  
33 UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN  
34 ACCORDANCE WITH THE TERMS OF SUCH LICENSE.  
35  
36 DIGITAL EQUIPMENT CORPORATION ASSUMES NO  
37 RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS  
38 SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.  
39  
40 COPYRIGHT (C) 1977 BY DIGITAL EQUIPMENT CORPORATION

-MAIN. MACY11 27(1006) 25-APR-77 08:20 PAGE 2  
DGM9AA.P11 13-APR-77 11:11

41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66

TABLE OF CONTENTS

---

1.0	ABSTRACT
2.0	DEVICES SUPPORTED
3.0	INITIATION
3.1	POWER-UP START
3.1.1	PPP 11/6X
3.1.2	PDP 11/70
3.2	"BOOT" SWITCH
3.3	CONSOLE
4.0	SWITCH REGISTER - DEVICE CODES, UNIT NUMBER
5.0	MICRO-SWITCHES ON M9301, OPTION SELECTION
6.0	TEST ROUTINES IN M9301-Ya
6.1	CPU TESTS
6.2	MAIN MEMORY TEST
6.3	CACHE TEST
7.0	ERROR RECOVERY AND RETRY
7.1	ERRORS DURING BOOTING
7.2	ERRORS DURING TESTING

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

## 1.0 ABSTRACT

THE M9301-Y-H IS DESIGNED TO PROVIDE BCOT STRAPPING CAPABILITIES FOR THE PDP 11/60 AND PDP 11/70 COMPUTERS. IN ADDITION TO THAT THE M9301-Y-H ALSO INCLUDES ROUTINES THAT PROVIDE BASIC TESTS FOR THE CPU, MEMORY AND THE CACHE.

THE ECOOTSTRAP/TEST PROGRAM HAS BEEN DESIGNED FOR FLEXIBILITY OF OPERATION. ITS FUNCTIONS MAY BE INITIATED AUTOMATICALLY ON POWER-UP, OR BY DEPRESSING THE CONSOLE "BOOT" SWITCH OR BY A LOAD ADDRESS AND START SEQUENCE.

A SET OF MICRO-SWITCHES ARE LOCATED ON THE M9301 MODULE. THEY ARE USED BY THE ROUTINES TO DETERMINE WHAT ACTION IS TO BE TAKEN.

## 2.0 DEVICES SUPPORTED

1. RK11/RK05 DISK
2. RK611/RK06 DISK
3. TC11/TU56 DECTAPE
4. TM11/TU10 MAGTAPE
5. RP11/RP03 DISK
6. RH11/RP04 DISK
7. RH11/TU16 MAGTAPE (800 BPI,NRZI)
8. RH11/RS04 FIXED HEAD DISK
9. RX11/RX01 DISKETTE
10. PC11 HIGH SPEED READER

## 3.0 INITIATION

THE ECOOTSTRAP TEST PROGRAM CAN BE INITIATED IN ONE OF THE FOLLOWING WAYS:

1. AUTOMATICALLY ON POWER UP
2. DEPRESSING "BOOT" SWITCH ON THE CONSOLE
3. LOAD ADDRESS AND START SEQUENCE FROM THE CONSOLE

### 3.1 POWER-UP START

#### 3.1.1 PDP 11/6X

ON THE PDP 11/6X THERE IS A THREE-POSITION SLIDE SWITCH (BCOT/RUN/HALT) ON THE CONSOLE. IF THIS SWITCH IS LEFT IN THE "BCOT" POSITION AND POWER-UP OCCURS, AN AUTOMATIC BOOTING WILL OCCUR FROM THE PERIPHERAL SPECIFIED IN THE MICRO-SWITCHES (SEE SEC. 5.0). UNIT 0 OF THE DEVICE WILL BE BOOTTED. THE TEST ROUTINES WILL BE EXECUTED PRIOR TO BOOTING DEPENDING ON THE SETTING OF MICRO-SWITCHES, SEE SEC. 5.0.

#### 3.1.2 PDP 11/70

IF MICRO-SWITCH 1 ON THE M9301 MODULE IS ON, THEN

123 AUTOMATIC BOOTSTRAPPING WILL OCCUR ON POWER UP.  
124 THE BOOTING WILL BE DONE FROM THE DEVICE SPECIFIED  
125 IN THE MICRO-SWITCHES. SEE SEC 5.0.

126  
127 3.2 "BOOT" SWITCH  
128

129 WHEN THE BOOT SWITCH ON THE CONSOLE IS DEPRESSED,  
130 BOOTING WILL OCCUR FROM THE PERIPHERAL SELECTED IN  
131 THE MICRO-SWITCHES. UNIT 0 WILL BE USED. THE TEST  
132 ROUTINES WILL BE EXECUTED DEPENDING ON THE SETTING OF  
133 MICRO-SWITCHES, SEE SEC. 5.0.  
134

135  
136 3.3 CONSOLE  
137

138 THIS MODE OF OPERATION ALLOWS THE USER TO BOOT FROM  
139 ANY DEVICE, ANY UNIT NUMBER; (INDICATED  
140 IN THE CONSOLE SWITCH REGISTER). IF THE CONSOLE SWITCH REGISTER  
141 IS CLEAR (ONLY THE LOW BYTE NEED TO BE CLEARED), THEN  
142 THE BOOTING WILL OCCUR FROM THE DEFAULT DEVICE SPECIFIED  
143 IN THE MICRO-SWITCHES (SEE SEC 5.C). UNIT 0 OF THE  
144 DEFAULT DEVICE WILL BE USED.  
145  
146 ON THE 11/6X, LOAD ADDRESS 773000.  
147 ON THE 11/70, LOAD ADDRFFS 17773000.

148 IF THE BOOTING IS TO BE DONE FROM THE DEFAULT DEVICE  
149 SPECIFIED IN THE MICRO-SWITCHES, THEN CLEAR THE LO-BYTE  
150 OF THE SWITCH REGISTER AND PRESS START.  
151

152 IF THE BOOTING IS TO BE DONE FROM ANY DEVICE, THEN  
153 SWREG<2=0> SHOULD CONTAIN THE DRIVE NUMBER AND  
154 SWREG<6=3> SHOULD CONTAIN THE DEVICE CODE (SEE SEC 5.0).  
155

156 AS BEFORE, THE DIAGNOSTIC TESTS WILL BE EXECUTED  
157 (PRIOR TO BOOTING) DEPENDING ON THE POSITION OF  
158 MICRO-SWITCHES, SEE SEC. 5.0.  
159

160 4.0 SWITCH REGISTER--DEVICE CODES, UNIT NUMBER  
161

162 WHEN THE "LOAD ADDRESS, START" SEQUENCE DESCRIBED IN  
163 SEC. 3.3 IS USED TO INITIATE THE BOOTSTRAP, THE  
164 BOOTING WILL OCCUR EITHER FROM THE DEFAULT  
165 DEVICE SPECIFIED IN THE MICRO-SWITCHES OR THE DEVICE,  
166 UNIT SPECIFIED IN THE SWITCH REGISTER. THE PROCEDURE  
167 IS TO LOAD ADDRESS, THEN LOAD THE SWITCH REGISTER PROPERLY  
168 (SEE TABLE BELOW) AND PRESS START. (CONTROL, START FOR 11/60).  
169

170 STARTING ADDRESS  
171 -----

172 17773000 PDP 11/70  
173 773000 PDP 11/6X

174 SWREG (LO BYTE) FUNCTION  
175 -----

176 0 BOOT FROM DEFAULT DEVICE, DRIVE 0  
177 NON-ZERO BOOT FROM DEVICE AND DRIVE NUMBER  
178

SPECIFIED IN THE SWITCH REGISTER.

179	SWITCH REGISTER	!15!	-----	16!5!4!3!2!1!0!
180			\\	/ \ / \ /
181			\\	/ \ / \ /
182			\\	/ \ / \ /
183			\\	/ \ / \ /
184			\\	/ \ / \ /
185			\\	/ \ / \ /
186			\\	/ \ / \ /
187			DEVICE CODE	DRIVE # (0-7)
188			-----	-----
189	DEVICE CODE (SWREG<6=?)		DEVICE	
190	-----	-----	-----	-----
191				
192		0	USE THE DEVICE SPECIFIED IN MICRO-SWITCHES	
193		1	TM11/TU10	
194		2	TC11/TU56	
195		3	RK11/RK05	
196		4	RP11/PP03	
197		5	RK611/RK06	
198		6	RH11/TU16	
199		7	RH11/PP04	
200		10	RH11/RS04	
201		11	RX11/RX01	
202		12	PC11	
203				
204				

#### 5.0 MICRO-SWITCHES ON M9301, OPTION SELECTION

THERE IS A FLAT-PACK CONTAINING TEN MICRO-SWITCHES ON THE M9301. DEPENDING ON THE SETTING OF THESE MICRO-SWITCHES THE PROGRAM AND THE MACHINE TAKE DIFFERENT ACTIONS. (THE MICRO-SWITCHES CAN BE ADDRESSED AT UBA XX773024).

213	MICRO-SWITCHES	DESCRIPTION
214	-----	-----
215		
216	10	USED TO SELECT PROCESSOR TYPE IF OFF, THEN 11/70 IF ON, THEN 11/60
217		
218		
219		
220	09	IF OFF, DO NOT EXECUTE ANY TEST ROUTINES (CPU,CACHE,MEMORY) IF ON, EXECUTE TEST ROUTINES (NOTE: SEE MICRO-SWITCH 3). SEE SEC 6.0.
221		
222		
223		
224	08	IF OFF, THE ROM BOOT STRAP PROGRAM WILL NOT CHECK THE CONSOLE SW REG BEFORE BOOTING. IF ON, THE ROM BOOT STRAP PROGRAM WILL CHECK THE CONSOLE SW REG AND WILL BOOT ACCORDINGLY.
225		
226		
227		
228		
229		
230		
231		
232	07-04	DEVICE CODE, FOR SELECTING THE DEVICE TO BOOT FROM (NORMAL DEVICE).
233		
234		

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 6  
DCM9AA.D11 13-APR-77 11:11

235 03 IF OFF, EXECUTE MEMORY-MODIFYING  
236 TESTS BEFORE BOOTING (SEE SEC 6.0)  
237 (JSR,RTS,RTI,MEMORY TESTS, CACHE TESTS)  
238 NOTE: THIS MICRO-SWITCH IS LOOKED AT,  
239 ONLY IF 9 IS ON.  
240  
241 C2 SWITCH SHOULD BE OFF FOR 11/60  
242 SWITCH SHOULD BE ON FOR 11/70 IF  
243 BOOT ON POWER UP IS TO BE USED.  
244  
245 01 IF OFF, THE LOW ROM (XXX65000-XXX65776)  
246 IS DISABLED  
247 IF ON, THE LOW ROM IS ENABLED  
248 NORMAL POSITION OF SW 01 IS ON.  
249  
250 MICRC-SWITCH OPTION 8 IS PROVIDED TO PROTECT THE USER AGAINST  
251 UNINTENTIONAL OR NON-AUTHORIZED SETTING OF THE CONSOLE SWITCH  
252 REGISTER. NORMALLY, ON POWER-UP (SUBSEQUENT TO POWER-FAIL)  
253 BOOTING WILL BE DONE FROM THE DEVICE CODE SPECIFIED IN THE  
254 MICRO-SWITCHES (ON M9301 MODULE), PROVIDED THE CONSOLE SWITCH  
255 REGISTER IS CLEAR. IF THE CONSOLE SWITCH REGISTER IS NOT CLEAR,  
256 THE PROGRAM WILL USE THE CODE SPECIFIED IN THE SWITCH REGISTER  
257 FOR SELECTING THE DEVICE TO BOOT FROM. IF THE MICRO-SWITCH  
258 IS LEFT IN THE OFF POSITION, THE BOOT STRAP PROGRAM WILL NOT  
259 SENSE THE CONSOLE SWITCH REGISTER; THUS ELIMINATING THE POSSIBILITY  
260 OF ATTEMPTING TO BOOT FROM AN UNDESIRED OR NON-EXISTENT PERIPHERAL  
261 IN CASE CONSOLE SWITCH REGISTER IS SET RANDOMLY.  
262  
263 6.0 TEST ROUTINES IN M9301-VH  
264  
265 THE M9301-VH HAS TESTS TO CHECK OUT THE CPU (INSTRUCTIONS),  
266 CACHE AND MEMORY (UP TO 28K). THERE ARE TWO TYPES OF TESTS.  
267  
268 1. NON-MEMORY MODIFYING TESTS  
269 2. MEMORY-MODIFYING TESTS  
270  
271 THE CPU INSTRUCTION TESTS ARE NON-MEMORY MODIFYING  
272 AND ARE EXECUTED PRIOR TO BOOTING IF MICRO-SWITCH  
273 9 IS ON. SEE SEC 5.0.  
274  
275 THE MEMORY-MODIFYING TESTS CONSTITUTES THE TESTS  
276 FOR RTS,RTI,JSR INSTRUCTIONS, TESTS FOR THE CACHE  
277 AND THE TESTS FOR THE MEMORY. THESE TESTS  
278 ARE EXECUTED PRIOR TO BOOTING IF MICRO-SWITCHES  
279 9 IS ON AND MICRO-SWITCH 3 IS OFF. SEE SEC. 5.0.  
280  
281 6.1 CPU TESTS  
282  
283 THIS SECTION CONSISTS OF SEVERAL SUB-TESTS  
284 WHICH CHECK THE CPU DATA PATH AND CONTROL LOGIC  
285 USING VARIOUS INSTRUCTIONS.  
286  
287 6.2 MAIN MEMORY TEST  
288  
289 THIS TEST CHECKS OUT THE MAIN MEMORY (UP TO 28K),  
290 WITH THE CACHE DISABLED. PARITY ERROR VECTOR HAS BEEN

291 SET UP, HENCE PARITY ERRORS IF FOUND WILL BE DETECTED.  
292

293 6.3 CACHE TEST

294  
295 THIS SECTION HAS TESTS TO CHECK THE CACHE. THE TEST  
296 CHECKS IF THE CACHE HITS CAN BE OBTAINED ALL THE WAY  
297 THROUGH THE MEMORY. ALSO, THE DATA MEMORY OF THE CACHE  
298 IS CHECKED. DIFFERENT TEST PARAMETERS ARE USED (WHERE NEEDED)  
299 TO TEST THE PDP 11/60 AND THE PDP 11/70 CACHE.

300  
301 7.0 ERROR RECOVERY AND RETRY:

302  
303 7.1 ERRORS DURING BOOTING

304  
305  
306 IF A DEVICE ERROR IS DETECTED, WHILE TRYING TO BOOT,  
307 A "RESET" WILL BE ISSUED AND THE BOOTSTRAP WILL TRY  
308 AGAIN. THIS WOULD ALLOW DEVICES TO COME ON-LINE  
309 (INTC LOAD POSITION) AFTER A POWER-UP SUBSEQUENT TO  
310 POWER-FAIL.

311  
312 7.2 ERRORS DURING TESTING

313  
314 IF AN ERROR IS DETECTED DURING THE EXECUTION OF THE  
315 TEST ROUTINES THE PROCESSOR WILL HALT, INDICATING TO  
316 THE USER THAT A MALFUNCTION HAS BEEN DETECTED. THE  
317 CONSOLE LIGHTS WILL INDICATE THE "PC" AT WHICH THE  
318 "HALT" OCCURRED. MORE INFORMATION ABOUT THE FAILURE  
319 CAN BE OBTAINED BY REFERENCING THE BOOTSTRAP/TEST  
320 LISTINGS AT THE ERROR "PC".

321  
322 IF AN ERROR OCCURS IN CACHE TESTS, THE USER HAS AN  
323 OPTION TO CONTINUE AND BOOT BY PRESSING THE "CONTINUE"  
324 SWITCH ON THE CONSOLE. HOWEVER, IN THE ABOVE CASE  
325 CACHE MISSES WILL BE FORCED, TO PREVENT FURTHER  
326 ERRORS FROM CACHE.

327 6

•MAIN. MACY11 27(1006) 25-APR-77 08:20 PAGE 8  
DGM9AA.P11 13-APR-77 11:11

328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339

.MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 9  
DQM9AA.P11 13-APR-77 11:11

```
340
341
342      165000           * = BASE1
343
344      .SBTTL TEST1  THIS TEST VERIFIES THE UNCONDITIONAL BRANCH
345
346      ;*   THE REGISTERS AND CONDITION CODES ARE ALL UNDEFINED WHEN
347      ;*   THIS TEST IS ENTERED AND THEY SHOULD REMAIN THAT WAY UPON
348      ;*   THE COMPLETION OF THIS TEST.
349
350
351      165000  TST1:
352
353      165000  DIAG:
354
355      165000  000401  BR     TST2      ; * BRANCH ALWAYS
356      165002  000000  HALT
357
358      .SBTTL TEST2  TEST "CLR", MODE "0", AND "BMI", "BVS", "BHI", "BLO"
359
360      ;*   THE REGISTERS AND CONDITION CODES ARE ALL UNDEFINED WHEN
361      ;*   THIS TEST IS ENTERED. UPON COMPLETION OF THIS TEST THE "SP"
362      ;*   (R6) SHOULD BE ZERO AND ONLY THE "Z" FLIP-FLOP WILL BE SET.
363
364
365      165004  TST2:
366
367      165004  005006  CLR     SP      ;N=0,Z=1,V=0,C=0,SP=000000
368      165006  100403  BMI     1$      ; V BRANCH IF N=1
369      165010  102402  BVS     1$      ; V BRANCH IF V=1
370      165012  101001  BHI     1$      ; V BRANCH IF Z AND C ARE BOTH 0
371      165014  101401  BLO    TST3      ; * BRANCH IF (Z XOR C)=1
372      165016  000000  1$: HALT
373
374
375      .SBTTL TEST3  TEST "DEC", MODE "0", AND "BPL", "BEQ", "BGE", "BGT", "BLE"
376
377      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
378      ;*   N = 0, Z = 1, V = 0, AND C = 0.
379      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
380      ;*   R3 = ? R4 = ? R5 = ? SP = 000000
381
382      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
383      ;*   N = 1, Z = 0, V = 0, AND C = 0
384      ;*   THE REGISTERS AFFECTED BY THE TEST ARE:
385      ;*   SP = 177777
386
387
388      165020  TST3:
389      165020  005306  DEC     SP      ;N=1,Z=0,V=0,C=0,SP=177777
390      165022  100004  BPL     1$      ; V BRANCH IF N=0
391      165024  001403  BEQ     1$      ; V BRANCH IF Z=1
392      165026  002002  BGE     1$      ; V BRANCH IF (N XOR V)=0
393      165030  003001  BGT     1$      ; V BRANCH IF Z AND (N XOR V) ARE BOTH 0
394      165032  0034C1  BLE    TST4      ; * BRANCH IF EZ OR (N XOR V)=1
395      165034  000000  1$: HALT
396
397
398
399      .SBTTL TEST4  TEST "RCR", MODE "0", AND "BVC", "BHIS", "BHI", "BNE"
400
401      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
402      ;*   N = 1, Z = 0, V = 0, AND C = 0.
403      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
404      ;*   R3 = ? R4 = ? R5 = ? SP = 177777
405
406      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
407      ;*   N = 0, Z = 0, V = 1, AND C = 1
408      ;*   THE REGISTERS AFFECTED BY THE TEST ARE:
409      ;*   SP = 077777
410
411      165036  TST4:
412      165036  006006  ROR     SP      ;N=0,Z=0,V=1,C=1,SP=077777
413      165040  102003  PVC     1$      ; V BRANCH IF V=0
414      165042  103002  BHIS    1$      ; V BRANCH IF C=0
415      165044  1C10C1  BHI     1$      ; V BRANCH IF C AND Z ARE BOTH 0
416      165046  001001  BNE    TST5      ; * BRANCH IF Z=0
417      165050  000000  1$: HALT
418
419
420      .SBTTL TEST5  TEST "BHI", "BLT", AND "BLO"
421
422      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
423      ;*   N = 0, Z = 0, V = 1, AND C = 1.
424      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
425      ;*   R3 = ? R4 = ? R5 = ? SP = 077777
426
427      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
428      ;*   N = 1, Z = 1, V = 1, AND C = 1
429      ;*   THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
430
431      165052  TST5:
432      165052  000264  SEZ
433      165054  101003  BHI     1$      ;N=0,Z=1,V=1,C=1
434      165056  002270  SEN
435      165060  002461  BLT     1$      ;V BRANCH IF (N XOR V)=1
436      165062  101401  BLO    TST6      ; * BRANCH IF (Z OR C)=1
437      165064  000000  1$: HALT      ;STOP HERE IF A BRANCH FAILED
438
439
440
441      .SBTTL TEST6  TEST "BLE" AND "BGT"
442
443      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
444      ;*   N = 1, Z = 1, V = 1, AND C = 1.
445      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
446      ;*   R3 = ? R4 = ? R5 = ? SP = 077777
447
448      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
449      ;*   N = 1, Z = 0, V = 1, AND C = 1
450      ;*   THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
451
452      165065  TST6:
453      165066  000244  CLZ      ;N=1,Z=0,V=1,C=1
```

.MAIN. MACY11 27(1006) 25-APR-77 09:26 PAGE 10  
DQM9AA.P11 13-APR-77 11:11

TEST3 TEST "DEC", MODE "0", AND "BPL", "BEQ", "BGE", "BGT", "BLE"

```
396
397
398
399      .SBTTL TEST4  TEST "RCR", MODE "0", AND "BVC", "BHIS", "BHI", "BNE"
400
401      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
402      ;*   N = 1, Z = 0, V = 0, AND C = 0.
403      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
404      ;*   R3 = ? R4 = ? R5 = ? SP = 177777
405
406      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
407      ;*   N = 0, Z = 0, V = 1, AND C = 1
408      ;*   THE REGISTERS AFFECTED BY THE TEST ARE:
409      ;*   SP = 077777
410
411      165036  TST4:
412      165036  006006  ROR     SP      ;N=0,Z=0,V=1,C=1,SP=077777
413      165040  102003  PVC     1$      ; V BRANCH IF V=0
414      165042  103002  BHIS    1$      ; V BRANCH IF C=0
415      165044  1C10C1  BHI     1$      ; V BRANCH IF C AND Z ARE BOTH 0
416      165046  001001  BNE    TST5      ; * BRANCH IF Z=0
417      165050  000000  1$: HALT
418
419
420      .SBTTL TEST5  TEST "BHI", "BLT", AND "BLO"
421
422      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
423      ;*   N = 0, Z = 0, V = 1, AND C = 1.
424      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
425      ;*   R3 = ? R4 = ? R5 = ? SP = 077777
426
427      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
428      ;*   N = 1, Z = 1, V = 1, AND C = 1
429      ;*   THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
430
431      165052  TST5:
432      165052  000264  SEZ
433      165054  101003  BHI     1$      ;N=0,Z=1,V=1,C=1
434      165056  002270  SEN
435      165060  002461  BLT     1$      ;V BRANCH IF (N XOR V)=1
436      165062  101401  BLO    TST6      ; * BRANCH IF (Z OR C)=1
437      165064  000000  1$: HALT      ;STOP HERE IF A BRANCH FAILED
438
439
440
441      .SBTTL TEST6  TEST "BLE" AND "BGT"
442
443      ;*   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
444      ;*   N = 1, Z = 1, V = 1, AND C = 1.
445      ;*   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
446      ;*   R3 = ? R4 = ? R5 = ? SP = 077777
447
448      ;*   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
449      ;*   N = 1, Z = 0, V = 1, AND C = 1
450      ;*   THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
451
452      165065  TST6:
453      165066  000244  CLZ      ;N=1,Z=0,V=1,C=1
```

```

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 11
OCM9AA-P11 13-APR-77 11:11 TEST6 TEST "BLE" AND "BGT"
452 165070 003401 BLE 15 ; V BRANCH IF EZ OR (N XOR V)=1
453 165072 003001 BGT TST7 ; * BRANCH IF Z AND (N XOR V) ARE BOTH 0
454 165074 000000 1S: HALT ;STOP HERE IF A BRANCH FAILED
455
456 ;*****
457 ;SBTTL TEST7 TEST REGISTER DATA PATH
458 ;*
459 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
460 ;* N = 1, Z = 0, V = 1, AND C = 1.
461 ;* THE REGISTERS ARE: R0 = ?, R1 = ?, R2 = ?
462 ;* R3 = ?, R4 = ?, R5 = ?, SP = 077777.
463 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
464 ;* N = 0, Z = 1, V = 0, AND C = 0.
465 ;* THE REGISTERS ARE LEFT AS FOLLOWS:
466 ;* R0 = 125252, R1 = 000000, R2 = 125252, R3 = 125252
467 ;* R4 = 125252, R5 = 125252, AND SP = 125252
468 ;*
469 ;*****
470 165C76 TST7:
471 165076 012706 125252 MOV #125252,SP ;N=1,Z=0,V=0,C=1,SP=125252
472 165102 010600 MCV SP,R0 ;N=1,Z=0,V=0,C=1,R0=125252
473 165104 010001 MOV R0,R1 ;N=1,Z=0,V=0,C=1,R1=125252
474 165106 010102 MOV R1,R2 ;N=1,Z=0,V=0,C=1,R2=125252
475 165110 010203 MOV R2,R3 ;N=1,Z=0,V=0,C=1,R3=125252
476 165112 010304 MOV R3,R4 ;N=1,Z=0,V=0,C=1,R4=125252
477 165114 010405 MOV R4,R5 ;N=1,Z=0,V=0,C=1,R5=125252
478 165116 160501 SUB R5,R1 ;N=0,Z=1,V=0,C=0, AND R1=000000
479 165120 002401 BLT 1S ; V BRANCH IF (N XOR V)=1
480 165122 001401 BEQ TST10 ; * BRANCH IF Z=1
481 165124 000000 1S: HALT
482
483 ;*****
484 ;SBTTL TEST10 TEST "ROL", "BCC", "BLT"
485 ;*
486 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
487 ;* N = 0, Z = 1, V = 0, AND C = 0.
488 ;* THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 125252
489 ;* R3 = 125252, R4 = 125252, R5 = 125252, SP = 125252.
490 ;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
491 ;* N = 0, Z = 0, V = 1, AND C = 1.
492 ;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
493 ;* R2 WHICH SHOULD NOW EQUAL 052524.
494 ;*
495 ;*****
496 165126 TST10:
497 165126 006102 ROL R2 ;N=0,Z=0,V=1,C=1, AND R2 = 052524
498 165130 103001 BCC 1S ; V BRANCH IF C=0
499 165132 002401 BLT TST11 ; * BRANCH IF (N XOR V)=1
500 165134 000000 1S: HALT
501
502 ;*****
503 ;SBTTL TEST11 TEST "ADD", "INC", "COM", AND "BCS", "BLE"
504 ;*
505 ;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
506 ;* N = 0, Z = 0, V = 1, AND C = 1.
507 ;* THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 052524

```

```

MAIN. MACY11 27(100E) 25-APR-77 08:26 PAGE 12
DGM9AA-P11 13-APR-77 11:11 TEST11 TEST "ADD", "INC", "COM", AND "BCS", "BLE"
508 R3 = 125252, R4 = 125252, SP = 125252.
509 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
510 N = 0, Z = 1, V = 0, AND C = 0.
511 THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
512 R3 WHICH NOW EQUALS 000000, AND R1 WHICH IS ALSO 000000
513
514 ;*****
515 165136
516
517 ADD R2,R3 ;(R2 = 052524) + (R3 = 125252)
518 INC R3 ;N=1,Z=0,V=0,C=0, AND R3=177776
519 COM R3 ;N=0,Z=1,V=C=0, AND R3=177777
520 ADD R3,P1 ;N=0,Z=1,V=0,C=0, AND R3 = 000000
521 BCS 1$ ; V BRANCH IF C=1
522 BLE TST12 ; * BRANCH IF C7 OR (N XOR V)=1
523 165152 000000
524
525
526 ;*****
527 .SEttl TEST12 TEST "RCR", "BIS", "ADD", AND "BLO", "BGE"
528
529
530 WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
531 N = 0, Z = 1, V = 0, AND C = 0.
532 THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 052524
533 R3 = 000000, R4 = 125252, R5 = 125252, SP = 125252.
534 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
535 N = 0, Z = 1, V = 0, AND C = 0.
536 THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
537 R3 WHICH SHOULD BE MODIFIED BACK TO 000000, AND
538 R4 WHICH SHOULD NOW EQUAL 052525
539
540 ;*****
541 .TSt12: ROR R4 ;N=0,Z=0,V=1,C=0, AND R4 = 052525
542 BIS R4,R3 ;N=0,Z=0,V=0,C=0, AND R3 = 052525
543 ADD R5,P3 ;N=1,Z=0,V=0,C=0, AND R3 = 177777
544 INC R3 ;N=0,Z=1,V=0,C=0, AND R3 = 000000
545 BLO 1$ ; V BRANCH IF C=1
546 BGE TST13 ; * BRANCH IF (N XOR V)=0
547 165170 000000
548
549 ;*****
550 .SBttl TEST13 TEST "DEC" AND "BLOS", "BLT"
551
552 WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
553 N = 0, Z = 1, V = 0, AND C = 0.
554 THE REGISTERS ARE: R0 = 125252, R1 = 000000, R2 = 052524
555 R3 = 000000, R4 = 052525, R5 = 125252, SP = 125252.
556 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
557 N = 1, Z = 0, V = 0, AND C = 0.
558 THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
559 R1 WHICH SHOULD NOW EQUAL 177777
560
561 ;*****
562 .TSt13: DEC R1 ;N=1,Z=0,V=0,C=0,R1=177777
563 BLOS 1$ ; V BRANCH IF (Z OR C)=1
564 165172 005301
565 165174 101401

```

```

.MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 13
DCM9AA-P11 13-APR-77 11:11 TEST13 TEST "DEC" AND "BLOS", "BLT"
564 165176 0C2401 BLT TST14 ; * BRANCH IF (N XOR V)=1
565 165200 000000 1S: HALT
566
567 ;*****
568 .SBTTL TEST14 TEST "CCM", "BIC", AND "BGT", "BGE", "BLE"
569
570 ;*
571 ; WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
572 ; N = 1, Z = 0, V = 0, AND C = 0.
573 ; THE REGISTERS APE: R0 = 125252, R1 = 177777, R2 = 052524
574 ; R3 = 000000, R4 = 052525, R5 = 125252, SP = 125252.
575 ; UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
576 ; N = 0, Z = 0, V = 1, AND C = 1.
577 ; THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
578 ; R0 WHICH SHOULD NOW EQUAL 052525, AND
579 ; R1 WHICH SHOULD NOW EQUAL 052524
580
581 165202 005100 TST14:
582 165202 005100 COM R0 ;N=0,Z=0,V=0,C=1, AND R0 = 052525
583 165204 101401 BLOS 2S ; * BRANCH IF (Z OR C)=1
584 165206 000000 HALT ;STOP HERE IF BRANCH FAILED
585 165210 040001 2S: BIC R0,R1 ;N=1,Z=0,V=0,C=1, AND R1 = 125252
586 165212 060101 ADD R1,R1 ;N=C,Z=0,V=1,C=1, AND R1 = 052524
587 165214 0C3C02 BGT 1S ; V BRANCH IF Z AND (N XOR V) ARE BOTH 0
588 165216 020021 BGE 1S ; V BRANCH IF (N XOR V)>0
589 165220 003401 BLE TST15 ; * BRANCH IF EZ OR (N XOR V)=1
590 165222 000000 1S: HALT
591
592 ;*****
593 .SBTTL TEST15 TEST "ADC", "CMP", "BIT", AND "BNE", "BGT", "BEQ"
594
595 ;*
596 ; WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
597 ; N = 0, Z = 0, V = 1, AND C = 1.
598 ; THE REGISTERS APE: R0 = 052525, R1 = 052524, R2 = 052524
599 ; R3 = 000000, R4 = 052525, R5 = 125252, SP = 125252.
600 ; UPON COMPLETION OF THIS TEST THE CCNDITION CODES ARE:
601 ; N = 0, Z = 1, V = 0, AND C = 0.
602 ; THE REGISTERS ARE NOW:
603 ; R0 = 052525, R1 = 000000, R2 = 052524, R3 = 000000
604 ; R4 = 052525, R5 = 052525, SP = 125252.
605
606 165224 TST15:
607 165224 005501 ADC R1 ;N=0,Z=0,V=0,C=0, AND R1 = 052525
608 165226 020401 CMP R4,R1 ;N=0,Z=1,V=0,C=0
609 165230 001005 BNE 1S ; V BRANCH IF Z=0
610 ;P1 = 052525 R5 = 125252
611 165232 030105 BIT R1,P5 ;N=0,Z=1,V=0,C=0
612 165234 003003 BGT 1S ; V BRANCH IF Z AND (N XOR V) ARE BOTH 0
613 165236 0C5105 COM R5 ;N=C,Z=0,V=0,C=1, AND R5 = 052525
614 165240 160501 SUB R5,R1 ;N=0,Z=1,V=0,C=0, AND R1 = 000000
615 165242 001401 BEQ TST16 ; * BRANCH IF Z=1
616 165244 000000 1S: HALT
617
618 ;*****
619 .SBTTL TEST16 TEST "MOVH", "SOB", "CLR", "TST" AND "BPL", "BNE"

```

```

-MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 14
DCM9AA-P11 13-APR-77 11:11 TEST16 TEST "MOV8", "SOB", "CLR", "TST" AND "BPL", "RNE"
620
621
622
623
624
625
626
627
628
629
630
631 165246
632 165246 112700 177401
633 165252 100001
634 165254 000000
635 165256 077002
636 165260 0C5001
637 165262 005201
638 165264 077002
639 165266 0C5700
640 165270 001002
641 165272 005701
642 165274 0C1401
643 165276 000000
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660 165300
661 165300 012700 100000
662 165304 0052C1
663 165306 012702 000020
664 165312 006200
665 165314 005500
666 165316 006301
667 165320 005501
668 165322 077205
669
670
671 165324 060001
672 165326 003401
673 165330 003001
674 165332 000000
675

;*
;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
;* N = 0, Z = 1, V = 0, AND C = 0.
;* THE REGISTERS ARE: R0 = 052529, R1 = 000000, R2 = 052524
;* R3 = 000000, R4 = 052525, R5 = 052525, SP = 125252.
;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
;* N = 0, Z = 1, V = 0, AND C = 0.
;* R0 IS DECREMENTED BY A SOB INSTRUCTION TO 000000
;* R1 IS CLEARED AND THEN INCREMENTED AROUND TO 000000
;*
;*****TST16:*****
MCVB #177401,R0 ;N=0,Z=0,V=0,C=0, AND R0 = 000001
BPL 2$ ; * BRANCH IF N=0
1$: HALT ;STOP IF "BPL" FAILED
2$: SOB R0,$1 ;DC NCT LCCP SINCE (R0 - 1) = 0
CLR R1 ;N=0, Z=1, V=0, C=0, AND R1 = 000000
3$: INC R1 ;INCREMENT 64K TIMES (2 ** 16)
SOB R0,$3 ;LOOP BACK TO "INC" 64K TIMES
TST R0 ;N=C=Z=1,V=C=0, AND R0 = 000000
BNE 4$ ; V BRANCH IF Z=0
TST R1 ;N=0,Z=1,V=0,C=0, AND R1 = 000000
BEQ TST17 ; * BRANCH IF Z=1
4$: HALT ; * BRANCH IF Z=1
;*****SBTTL TEST17 TEST "ASR", "ASL"*****
;*
;* WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
;* N = 0, Z = 1, V = 0, AND C = 0.
;* THE REGISTERS ARE: R0 = 000000, R1 = 000000, R2 = 052524
;* R3 = 000000, R4 = 052525, R5 = 052525, SP = 125252.
;* UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
;* N = 0, Z = 0, V = 0, AND C = 0.
;* THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
;* R0 WHICH IS NOW EQUAL TO 00CC00,
;* R1 WHICH IS NOW 000001, AND
;* R2 WHICH IS NOW 000000.
;*
;*****TST17:*****
MOV #100000,R0 ;R0=100000
INC R1 ;R1=000001
MOV #D16,R2 ;SET COUNTER TO 16 DECIMAL
1$: ASR R0 ;RIGHT SHIFT R0, SIGN EXTEND (16 TIMES)
ADC R0 ;ADD CARRY (0 UNTIL LAST TIME)
ASL R1 ;LEFT SHIFT R1 (16 TIMES)
ACC R1 ;ADD CARRY (0 UNTIL LAST TIME)
SOB R2,$1$ ;LOOP BACK 16 DECIMAL TIMES
;AT THE END OF THE LOOP
;R0 = 000000 AND R1 = 000001
ADD R0,R1 ;N=0,Z=0,V=0,C=0 R1=000001, R0=000000
BLE 2$ ; V BRANCH IF EZ OR (N XOR V)=1
BGT TST20 ; * BRANCH IF Z AND (N XOR V) ARE BOTH 0
2$: HALT

```

.MAIN. MACY11 27(100F) 25-APR-77 08:26 PAGE 15  
DCM9AA.P11 13-APR-77 11:11 TEST17 TEST "ASR", "ASL"

```

676 ;*****
677 ;SBTTL TEST20 TEST ASH, AND SWAB
678 ;*
679 ; WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
680 ; N = 0, Z = 0, V = 0, AND C = 0.
681 ; THE REGISTERS ARE: RC = 000000, R1 = 000001, R2 = 000000
682 ; R3 = 000000, R4 = 052525, R5 = 052525, SP = 125252.
683 ; UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
684 ; N = C, Z = 1, V = 0, AND C = 1.
685 ; THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
686 ; R1 WHICH SHOULD NOW EQUAL 000000
687 ;*
688 ;*****
689 165334 072127 000015 TST20:
690 165334 072127 000015 ASH #15,R1 ;LEFT SHIFT BIT0 INTO BIT15
691 ;N=1,Z=0,V=1,C=0, AND R1 = 100000
692 165340 000301 SWAB R1 ;SWITCH BYTES OF R1, R1 = 000200
693 ;N=1,Z=0,V=0,C=0
694 165342 072127 177770 ASH #-10,P1 ;RIGHT SHIFT R1 8 PLACES
695 ;N=0,Z=1,V=0,C=0, R1 = 000000
696 165346 001401 BEQ TST21 ; * BRANCH IF Z=1
697 165350 000000 HALT ;EITHER "SWAB" OR "ASH" FAILED
698 ;*****
699 ;SBTTL TEST21 TEST "JSR", "RTS", "RTI", & "JMP"
700 ;*
701 ; THIS TEST FIRST SETS THE STACK POINTER TO 776,
702 ; AND THEN VERIFIES THAT "JSR", "RTS", "RTI", AND "JMP"
703 ; ALL WORK PROPERLY.
704 ;*
705 ; ON ENTRY TO THIS TEST THE STACK POINTER "SP" IS INITIALIZED
706 ; TO 00776 AND IS LEFT THAT WAY ON EXIT.
707 ;*
708 ;*****
709 165352 TST21:
710 165352 032737 000400 173024 BIT #400,@#173024 ;DO THE MEMORY-MODIFYING
711 ;GROUP OF TESTS? (THIS TEST,
712 165352 032737 000400 173024 ;MEMORY TEST, CACHE TEST)
713 ;*
714 ; 165360 0C10C1 BNE 11$ ;YES
715 ; 165362 000571 EP JUMPO ;SKIP, GO DIRECTLY TO SCOT
716 ; 165364 01270F 000776 11$: MOV #776,SP ;SET UP THE STACK POINTER
717 ; 165370 004767 000002 JSR PC,1$ ;TRY TO JSR TO 1$  
;THE "JSR" MUST HAVE FAILED
718 ; 165374 000000 10$: HALT ;WAS THE CORRECT ADDRESS PUSHED?
719 ; 165376 02271F 165374 15$: CMP #10$,({SP}) ;BRANCH IF YES
720 ; 165402 001401 BEQ 2$ ;WRONG THING PUSHED ON STACK
721 ; 165404 000000 HALT ;CHANGE THE ADDRESS ON THE STACK
722 ; 165406 01271E 165416 25$: MOV #3$,({SP}) ;TRY TO RETURN TO 3$
723 ; 165412 000207 RTS PC ;DID NOT RETURN PROPERLY
724 ; 165414 000000 HALT ;PUSH A ZERO ON THE STACK
725 ; 165416 005046 35$: CLR -(SP) ;PUSH THE RETURN ADDRESS ON STACK
726 ; 165420 012746 165430 MOV #4$,-(SP) ;SEE IF AN "RTI" WORKS
727 ; 165424 000002 RTI ;THE "RTI" FAILED
728 ; 165426 000000 HALT ;TRY TO "JMP"
729 ; 165430 000137 165436 45$: JMP @#5$ ;THE "JMP" FAILED
730 ; 165434 000000 HALT

```

```

MAIN. MACY11 27(100f) 25-APR-77 08:76 PAGE 16
DQM9AA.P11 13-APR-77 11:11 TEST21 TEST "JSR", "RTS", "RTI", & "JMP"

732 165436      SS:                                ;ADDRESS TO "JMP" TO
733
734
735
736
737
738      ;*****SETTL TEST22 TEST MAIN MEMORY FROM VIRTUAL 001000 TO LAST ADDR.
739      ;*
740      ;* THIS TEST WILL TEST MAIN MEMORY WITH THE CACHE DISABLED, FROM
741      ;* VIRTUAL ADDRESS 001000 TO LAST ADDR. IF THE DATA DOES NOT COMPARE
742      ;* PROPERLY THE TEST WILL HALT AT EITHER 165516 OR 165536. IF A
743      ;* PARITY ERROR OCCURS THE TEST WILL HALT AT ADDRESS 165750, WITH
744      ;* THE PC + 2 ON THE STACK WHICH IS IN THE KERNEL D-SPACE.
745      ;*
746      ;* IN THIS TEST THE REGISTERS ARE INITIALIZED AS FOLLOWS:
747      ;* R0 = 001000, R1 = DATA READ, R2 = 001000, R3 = 177746 (CACHE CONTROL REG.)
748      ;* R4 = COUNT VALUE, R5 = LAST MEMORY ADDRESS SP = 000776
749      ;*
750      ;*****TST22:*****
751 165436      TST22:
752 165436 012700 165446      MOV #10$,R0      ;SAVE RETURN ADDRESS
753 165442 000137 17331C      JMP @#SIZE      ;GO SIZE MEMORY, RETURN WITH R5 CONTAINING
754
755 165445 012737 165750 000114 10$: MOV #CONT,@#114    ;SET UP PARITY VECTOR
756 165454 005037 000116      CLR @#116       ;SET PROCESSOR STATUS WORD TO ZERO
757 165460 0127C3 177746      MOV #177746,R3   ;CACHE CONTROL REGISTER ADDRESS
758 165464 012712 000014      MOV #MISS,(R3)   ;FORCE MISS BOTH GROUPS
759 165470 012702 001000      MOV #10000,R2    ;FIRST ADDRESS STORAGE
760 165474 C10200      MOV R2,PC      ;SETUP FIRST ADDRESS
761 165476 010010      1$:  MOV R0,(R0)     ;LOAD EACH ADDRESS WITH ITS
762
763 165500 005720      TST (R0)+      ;OWN ADDRESS
764 165502 0200C0      CMP R0,P5
765 165504 101774      BLOS 1$        ;IS IT CORRECT?
766 165506 010200      MOV R2,R0      ;SET STARTING ADDRESS IN R0
767 165510 010001      2$:  MOV (R0),R1   ;GET THE DATA
768 165512 0200C1      CMP R0,P1
769 165514 001401      BEQ 3$       ;BRANCH IF YES
770 165516 000000      HALT          ;DATA ERROR ON READING MEMORY LOCATION
771
772 165520 005120      3$:  COM (R0)+      ;R0=ADDRESS, P1=DATA RECEIVED, R0=DATA EXPECTED
773 165522 020005      CMP R0,P5
774 165524 101771      BLOS 2$       ;COMPLEMENT DATA AND INCREMENT ADDRESS
775 165526 014001      4$:  MOV -(R0),R1   ;READ THE DATA (IT SHOULD NOW BE THE
776
777 165530 005101      COM R1          ;COMPLEMENT OF THE ADDRESS)
778 165532 020001      CMP R0,R1
779 165534 001401      BEQ 5$       ;IS THE DATA CORRECT?
780 165536 000000      HALT          ;BRANCH IF YES
781
782 165540 020002      5$:  CMP R0,R2      ;DATA ERROR ON READING MEMORY LOCATION
783 165542 001371      BNE 4$       ;R0=ADDRESS, R1=DATA RECEIVED, R0=DATA EXPECTED

```

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 17  
DGM9AA.P11 13-APR-77 11:11 TEST22 TEST MAIN MEMORY FROM VIRTUAL 001000 TO LAST ADDR.

.MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 18  
DGM9AA.P11 13-APR-77 11:11 TEST23 TEST CACHE DATA MEMORY

```

840 165614 000457          ;SR      ;BOOTMISS      ;ABORT REST OF TEST IF "CONTINUE" PRESSED
841 165616 105116          45:    COMB   ;(SP)           ;COMBINE SP AND R0
842 165620 001362          BNE    3S             ;BRANCH IF NOT DONE
843 165622 005720          TST    (R0)+          ;MOVE TO NEXT ADDRESS
844 165624 077220          SOB    R2,3S          ;BRANCH IF NOT DONE
845 165626 012713 000044    MCV    #GRP1,(R3)    ;FORCE REPLACE GROUP 1 AND FORCE MISS GROUP 0 (EN 11/70)
846
847 165632 012700 006000    MOV    #6000,R0    ;FORCE MISS LOWER 1/2 K OF CACHE ON 11/60
848 165636 105166 000001    COMB   1(SP)          ;CCMPLIMENT THE CYCLE FLAG
849 165642 0C1347          BNE    1S             ;BCCP IF NOT DONE
850
851
852 ;***** .SH TTL TEST24 TEST MEMORY WITH THE DATA CACHE ON *****
853
854 ;* THIS TEST CHECKS VIRTUAL MEMORY FROM 001000 THRU LAST ADDRESS
855 ;* TO INSURE THAT YOU CAN GET HITS ALL THE WAY UP THROUGH MAIN
856 ;* MEMORY.  ON THE PDP 11/70, IT STARTS WITH GROUP 1 ENABLED, THEN TESTS
857 ;* GROUP 0, AND FINALLY CHECKS MEMORY WITH BOTH GROUPS ENABLED.
858 ;* ON THE PDP 11/60, THE TEST IS DONE WITH THE
859 ;* WHOLE CACHE ENABLED.
860
861 ;* UPON ENTRY THE REGISTERS WILL BE SET UP AS FOLLOWS:
862 ;* RC = 001000 (ADDRESS), F1 = 3 (PASS COUNT), R2 = (FIRST ADDRESS),
863 ;* F3 = 177746 (CONTROL REG.),
864 ;* R5 = (LAST MEMORY ADDRESS), SP = 776
865
866 ;* UPON COMPLETION OF THIS TEST MAIN MEMORY FROM VIRTUAL ADDRESS
867 ;* 001000 THRU LAST ADDRESS WILL CONTAIN ITS OWN VIRTUAL ADDRESS.
868
869 ;***** .TST24: *****
870 165644          ;SETUP FIRST ADDRESS
871 165644 012702 001000    MOV    #1000,R2    ;FIRST ADDRESS IS 1000 OCTAL
872 165650 010200          MOV    R2,PC
873 165652 010010          1S:    MOV    R0,(R0)    ;FILL MEMORY WITH ADDRESSES
874 165654 005720          IST    (R0)+          ;TEST FOR ADDRESS
875 165656 020005          CMP    R0,R5
876 165660 101774          RLOS   1S             ;SET PASS COUNT TO THREE
877 165662 012701 000003    MOV    #3,R1
878 165666 005016          CLR    (SP)           ;CLEAR SP
879 165670 032737 000002 173024    BIT    #2,@#173024 ;MICRO-SWITCH 2 INDICATES PDP 11/60 OR 11/70
880 165676 001420          BEQ    55             ;IT IS PDP 11/60
881 165700 012716 000030    MOV    #GRP0,(SP)    ;LCAC CODE TO FORCE GRP0 ONTO STACK
882 165704 010200          2S:    MOV    R2,R0    ;FIRST ADDRESS
883 165706 005110          COM    (R0)           ;DOUBLE COMPLEMENT DATA AND
884 165710 005110          COM    (R0)           ;MAKE SURE IT IS IN THE CACHE.
885 165712 020010          CMP    R0,(R0)    ;COMPARE DATA, AND SET BIT 0 IN HIT/MISS REG
886
887 165714 001401          BEQ    55             ;ALSO POINT TO NEXT ADDRESS
888 165716 000000          HALT   ;BRANCH IF DATA MATCHES
889 165720 005720          5S:    TST    (R0)+          ;DATA DIDN'T MATCH R0 = ADDRESS + 2
890 165722 006037 177752    ROR    #4177752    ;WAS THE LAST MEMORY REFERENCE A HIT?
891 165726 103402          BCS    4S             ;BRANCH IF YES
892 165730 000000          HALT   ;HIT FAILED TO OCCUR R0 = ADDRESS + 2
893 165732 000410          BP    BOOTMISS    ;ABORT REST OF TEST IF "CONTINUE" PRESSED
894 165734 020005          CMP    R0,R5
895 165735 10176?          BLOS   3$             ;BCCP IF NOT DONE

```

```

*MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 19
DCM9AA-P11 13-APR-77 11:11 TEST24 TEST MEMORY WITH THE DATA CACHE ON

 896 165740 011613      6$: MOV (SP),(R3)    ;FORCE MISS GRP1 ON PASS 2, FULLY
 897                                         ;ENABLE CACHE ON PASS THREE. (11/70)
 898                                         ;ON 11/60, RUN EACH PASS WITH THE WHOLE
 899                                         ;CACHE ENABLED.
900 165742 005016      CLR (SP)           ;GET READY TO FULLY ENABLE CACHE ON PASS 3
901 165744 077121      SOB R1,2$          ;RUN THREE PASSES THRU THIS TEST
902 165746 000404      JUMPC: BR JUMP    ;GG TO BOOT STRAP CODE
903
904
905 165750 000000      CONT: HALT        ;STOP HERE IF THERE IS A CACHE PARITY ERROR
906                                         ;FOR A MAIN MEMORY PARITY ERROR
907                                         ;CHECK CCR, MEMORY REGISTER AND CPU REGISTER
908                                         ;TC FIND WHICH ONE
909 165752 0004C2      BP JUMP          ;ENTER HERE IF ANY ERROR (EXCEPT PARITY) OCCURED IN CACH
910 165754               BOOTMISS:       ;FORCE MISSES IN BOTH GROUPS OF CACHE
911 165754 012713 000014  MOV #MISS,(R3)
912 165760 000137 173112  JUMP: JMP @#CHKSWR ;GO TO BOOT STRAP

```

-MAIN. MACYII 27(1006) 25-APR-77 08:26 PAGE 21  
DGM9AA.P11 13-APR-77 11:11 THIS IS THE CODE TO READ THE SWITCH REGISTER AND SWITCHES

969  
970  
971 173112 032737 000010 173024 CHKSWR: BIT #10,@#173024 ;IS MICRO-SWITCH SET TO  
972 ;DISABLE LOOKING AT SWITCH REGISTER?  
973 173120 001340 BNE START1 ;IF OFF, DONT LOOK AT SWR  
974 173122 000734 BR START ;IF ON, SENSE THE CONSOLE SWREG  
975  
976  
977 .SBTTL THIS IS THE START OF THE TC11/TU56 ROOT STRAP (DECTAPE, TC11-C)  
978 ;COMMAND REGISTER ADDRESS IS 177342  
979  
980 173124 010211 ,TU56: MOV R2,(R1) ;LOAD UNIT NUMBER INTO C.S.P.  
981 173126 052311 BIS (R3)+,(R1) ;OR' REWIND COMMAND INTO C.S.R.  
982 173130 005711 1S: TST (R1) ;SEE IF ERROR BIT IS SET  
983 173132 100376 BPL 1S ;WAIT UNTIL BIT 1S OF C.S.R. IS SET  
984 173134 005761 177776 TST -2(R1) ;IS THE ERROR "END ZONE"  
985 173140 100017 BPL AGAIN ;BRANCH IF NOT "END ZONE"  
986 173142 000420 BR RP03  
987  
988  
989 .SBTTL THIS IS THE START OF THE TM11/TU1C BOOT STRAP (MAGNETIC TAPE, TM11)  
990 ;COMMAND REGISTER ADDRESS IS 172522  
991  
992 173144 010211 TU10: MOV R2,(R1) ;LOAD UNIT NUMBER INTO C.S.R.  
993 173146 006061 177776 1S: ROR -2(R1) ;IS THE SELECTED DRIVE ON LINE  
994 173152 103376 BCC 1S ;WAIT FOR BIT TO BE SET BY DRIVE  
995 173154 052311 BIS (R3)+,(R1) ;OR' REWIND COMMAND INTO C.S.R.  
996  
997 173156 105711 2S: TSTB (R1) ;SEE IF THE REWIND IS COMPLETE  
998 173160 100376 BPL 2S ;WAIT FOR READY BIT OF C.S.R. TO BE SET  
999 173162 012761 177777 000002 MOV #1,2(R1) ;SET RECORD COUNTER TO SKIP ONE RECORD  
1000 173170 112311 MOVB (R3)+,(R1) ;LOAD SPACE FORWARD COMMAND INTO C.S.R.  
1001 173172 TU10A: 3S: BIT R5,(R1) ;TEST FOR "ERROR" AND "READY" BITS  
1002 173172 030511 BEG 3S ;BRANCH IF NEITHER SET  
1003 173174 001776 BPL CMNSGO ;BRANCH TO COMMON READ IF NO ERRORS  
1004 173176 100003  
1005  
1006  
1007 .SBTTL CODE TO CLEAN UP WORLD AND TRY BOOTSTRAP AGAIN  
1008  
1009 173200 000005 AGAIN: RESET ;CLEAR ALL DEVICES AFTER ERROR  
1010 173202 000743 BR CHKSWR ;GC SET UP MEMORY MANAGEMENT AND UNIBUS MAP  
1011 ;AND ATTEMPT TO ROOT AGAIN.  
1012  
1013 .SBTTL THIS IS THE START OF THE RP11/RP03 ROOT STRAP (DISK PACK, RP11-C)  
1014 ;COMMAND REGISTER ADDRESS IS 176714  
1015  
1016 173204 010211 RP03: MOV R2,(R1) ;LOAD THE UNIT NUMBER INTO THE COMMAND REG.  
1017  
1018  
1019  
1020 .SBTTL THIS IS THE START OF THE COMMON READ CODE  
1021  
1022 173206 012761 177000 000002 CMNSGO: MOV #-512,-2(R1) ;LOAD WORD COUNT OF 256 WORDS  
1023 173214 112302 MOVP (R3)+,R2 ;LOAD READ FUNCTION INTO LO BYTE  
1024 ;& THEN LOAD READ FUNCTION INTO C.S.R.

-MAIN. MACYII 27(1006) 25-APR-77 08:26 PAGE 22  
DGM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE COMMON READ CODE

1025  
1026  
1027  
1028 173216 042711 000377 BIC #377,(R1) ;NOTE: THE ABOVE IS DONE BECAUSE RK611  
1029 173222 000402 BP CNN1 ;DOES NOT RECOGNIZE BYTE OPERATIONS  
1030 ;ON THE BUS.  
1031  
1032 173224 .=BASE4 ;CLEAR OUT LO BYTE OF THE C.S.R.  
1033 173224 173000 .WORD 173000 ;ASSEMBLED AT 773224 & 773226  
1034 173226 000340 .WORD 000340 ;VECTOR TO THE START OF M9301 BOOTSTRAP  
1035  
1036 173230 050211 CNN1: BIS R2,(R1) ;PROCESSOR STATUS TO ASSUME AT BOOT TIME  
1037 173232 105711 GO1: TSTB (R1) ;MOVE THE RFAD FUNCTION INTO C.S.R.  
1038 173234 100376 BPL G01 ;TEST FOR "READY" BIT  
1039 173236 005711 TST (R1) ;WAIT UNTIL READY IS SET  
1040 173240 100005 BPL CLRCS ;TEST FOR ERROR BIT  
1041 173242 105713 TSTB (R3) ;NO ERROR  
1042 173244 00135t BNE AGAIN ;IS IT T016?  
1043 173246 021361 000014 CMP (R3),14(R1) ;IF YES, WAS THE ERROR A FRAME COUNT ERROR?  
1044 173252 001352 BNE AGAIN ;IF NOT, TRY TO BOOT AGAIN  
1045  
1046 173254 105611 CLRCS: CLR8 (R1) ;CLEAR COMMAND REGISTER. THIS WILL  
1047 ;STOP DECTAPE MOTION IF DEVICE WAS  
1048 ;TU56 - DON'T CLEAR HIGH BYTE  
1049 173256 005007 CLP PC ;START SECONDARY BOOT AT 0  
1050  
1051  
1052 .SBTTL THIS IS THE START OF THE RKXX/RK06 BOOT STRAP (DISK DUMMY)  
1053 ;COMMAND REGISTER ADDRESS IS 177400  
1054  
1055 173260 010061 000010 RK06: MOV R0,10(R1) ;LOAD DRIVE NUMBER INTO DRIVE SELECT REG.  
1056 173264 012711 000003 MOV #3,(R1) ;LOAD PACK ACKNOWLEDGE FUNCTION  
1057 173270 000740 BR TU10A

MAIN. MACY11 27(1006) 25-APR-77 08:2c PAGE 23  
DGM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE RH11/RP04 ROOT STRAP (DISK PACK, RWP04)

1058 .SBTTL THIS IS THE START OF THE RH11/RP04 ROOT STRAP (DISK PACK, RWP04)  
1059 ;COMMAND REGISTER ADDRESS IS 176700  
1060  
1061 173272 110061 000010 RP04: MOVB R0,10(R1) ;SELECT UNIT NUMBER TO BOOT FROM  
1062 173276 112311 000004 MOVR (R3)+,(R1) ;ISSUE READ-IN PRESET COMMAND  
1063 173300 012761 014000 000032 MOV #14000,32(R1) ;SET FMT22 & ECC INHIBIT BITS  
1064 173308 000470 BR CMNSRH ;GO JOIN THE COMMON RH70 CODE

MAIN. MACV11 27(1C0F) 25-APR-77 08:26 PAGE 24  
DOM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE RH11/RP04 ROOT STRAP (DISK PACK, RWP04)

1065  
1066  
1067 .SBTTL THIS IS THE MEMORY SIZING CODE  
1068 ;ENTER WITH R0=RETURN ADDRESS  
1069 ;EXIT WITH RS=LAST MEMORY ADDRESS  
1070  
1071 173310 012705 160000 SIZE: MOV #160000,R5 ;SETUP MEMORY CHECK LIMIT (28K)  
1072 173314 005037 000006 CLR \$#6 ;CLEAR LOC. 6 (TIMEOUT VEC.+2)  
1073 173320 012737 173326 000004 MOV #15,\$#4 ;SETUP TIMEOUT VECTOR  
1074 173326 012706 000776 1\$: MOV #776,SP ;SETUP STACK POINTER  
1075 173332 005745 TST -(R5) ;FIND LAST MEM. LOC.  
1076 173334 010007 MOV R0,PC ;RETURN  
1077  
1078  
1079 .SBTTL THIS IS THE START OF THE RH11/TU16 ROOT STRAP (MAGNETIC TAPE SYSTEM, TWU16)  
1080 ;COMMAND REGISTER ADDRESS IS 172440  
1081  
1082 173336 010061 000032 TU16: MOV R0,32(R1) ;LOAD UNIT NUMBER INTO SLAVE SELECT REG.  
1083 173342 052361 000032 BIS (R3)+,32(R1) ;MERGE IN FORMAT AND DENSITY BITS  
1084 173346 032761 010000 000012 1\$: BIT #M0L,12(R1) ;IS THE MEDIUM ON LINE?  
1085 173354 001774 BEG 1\$ ;WAIT FOR PIT 12 OF DRIVE STATUS REG  
1086 173356 112311 MOVB (R3)+,(R1) ;ISSUE REWIND COMMAND  
1087 173360 105761 000012 2\$: TSTB 12(R1) ;IS DRIVE READY BIT SET YET?  
1088 173364 10037F SPL 2\$ ;WAIT FOR DRIVE READY BIT  
1089 173366 112311 MOVR (R3)+,(R1) ;ISSUE DRIVE CLEAR COMMAND  
1090 173370 105761 000012 3\$: TSTB 12(R1) ;IS DRIVE READY BIT SET?  
1091 173374 100375 EPL 3\$ ;WAIT UNTIL BIT 07 IS SET  
1092 173376 012761 177777 000006 MOV #-1,6(R1) ;SET SKIP COUNT TO 1 RECORD  
1093 173404 112311 MOVR (R3)+,(R1) ;ISSUE SPACE FORWARD COMMAND  
1094 173406 105761 000012 4\$: TSTB 12(R1) ;HAS THE DRIVE FINISHED THE SPACE?  
1095 173412 100375 SPL 4\$ ;WAIT UNTIL BIT 07 IS SET  
1096 173414 000425 BR CMNSRH ;GO JOIN COMMON RH70 CODE  
1097  
1098 .SBTTL THIS IS THE START OF THE PC11 BOOTSTRAP (HIGH SPEED PAPER TAPE READER)  
1099 ;THE STATUS REGISTER ADDRESS IS 177550  
1100  
1101 173416 012700 173424 PC11: MOV #15,R0 ;SAVE RETURN PC  
1102 173427 000737 ER SIZE ;GO SIZE MEMORY  
1103 ;RETURN WITH RS=LAST ADDR.  
1104 173424 010115 1\$: MOVB R1,(R5) ;MASK FOR SPECIAL ADDRESS  
1105 173426 142705 000024 BICB #74,R5 ;STORE OWN ADDRFS IN POINTER  
1106 173432 010515 MOV R5,(R5) ;GET BYTE POINTER  
1107 173434 011503 2\$: INC (R1) ;ENABLE TAPE READER  
1108 173436 005211 TSTB (R1) ;TEST DONE PIT  
1109 173440 1C5711 3\$: TSTP (R1) ;WAIT UNTIL READY  
1110 173442 100376 BPL 3\$ ;STORE DATA AT BYTE POINTER  
1111 173444 116113 000002 MOVP 2(R1),(R3) ;BUMP POINTER  
1112 173450 005215 INC (R5) ;STORED JUMP OFFSET?  
1113 173452 122703 000375 CMPB #375,R3 ;BRANCH IF NOT YET  
1114 173456 001366 AKE 2\$ ;YES, ALL DCNE  
1115 173460 105223 INCB (R3)+ ;GC EXECUTE AS BRANCH  
1116 173462 000147 JMP -(R3)  
1117  
1118  
1119 .SBTTL THIS IS THE START OF THE RH11/RP04 ROOT STRAP (FIXED HEAD DISK, RWS04)  
1120 ;COMMAND REGISTER ADDRESS IS 172040

-MAIN- MACV11 27(1006) 25-APR-77 08:26 PAGE 25  
DGM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE PH11/RSC4 BOOT STRAP (FIXED HEAD DISK, RWS04)

1121  
1122 173464 110061 000010 RWS04: MOVB R0,10(R1) ;LOAD THE DRIVE NUMBER TO BOOT FROM  
1123

.MAIN- MACV11 27(1006) 25-APR-77 08:26 PAGE 26  
DGM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE COMMON RH-70 CODE

1124 .SBTTL THIS IS THE START OF THE COMMON RH-70 CODE  
1125  
1126 173470 C16161 000016 000016 CMNSRH: MOV 16(P1),16(R1) ;TURN OFF ANY ACTIVE ATTENTION FLAGS  
1127 173476 000843 CSRH1: PR CMNSGO ;BRANCH TO COMMON READ CODE  
1128  
1129  
1130 .SBTTL THIS IS THE START OF THE RX11/RX01 BOOT STRAP (FLOPPY DISK)  
1131 ;COMMAND REGISTER ADDRESS IS 177170  
1132  
1133 173500 05270F 000040 RX01: HIS #40,R5 ;ADD "DONE" BIT TO "ERRCR" AND "TR" BITS  
1134 173504 0C5700 TST R0 ;TEST UNIT NUMBER  
1135 173506 001401 BEQ 1\$ ;BRANCH IF UNIT 0 WAS SELECTED  
1136 173510 005723 TST (R3)+ ;ADD 2 TO FUNCTION CODE POINTER  
1137 173512 130511 1\$: BITB R5,(R1) ;TEST FOR "TR" AND "DONE" BITS  
1138 173514 001776 BEQ 1\$ ;WAIT UNTIL ONE IS SET  
1139 173516 112311 MOVB (R3)+,(R1) ;LOAD READ COMMAND FOR PROPER DRIVE  
1140 173520 0127C7 000C02 MOV #2,R2 ;LOAD LOOP COUNT INTO R2  
1141 173524 105711 2\$: TSTB (R1) ;TEST FOR THE "TR" BIT  
1142 173526 100376 BPL 2\$ ;WAIT UNTIL IT IS SET  
1143 173530 112761 000C01 000002 MOVE #001,2(R1) ;LOAD TRACK ADDRESS THEN SECTOR NUMBER  
1144 173536 077206 S09 R2,2S ;LCCP BACK TO LOAD SECTOR NUMBER  
1145 173540 030511 3\$: BIT R5,(R1) ;TEST FOR "ERROR", "TR", AND "DONE" BITS  
1146 173542 001776 BEQ 3\$ ;WAIT FOR ONE OF THE BITS  
1147 173544 100615 SMI AGAIN ;BRANCH TO RETRY BOOTSTRAP IF "ERROR" BIT SET  
1148 173546 111311 MOVB (R3),(R1) ;LOAD EMPTY BUFFER COMMAND FOR PROPER DRIVE  
1149 173550 130511 4\$: BITB R5,(R1) ;TEST FOR "TR" OR "DONE" BITS  
1150 173552 001776 BEQ 4\$ ;WAIT FOR ONE OF THE BITS  
1151 173554 100003 BPL CHK240 ;BRANCH TO CHECK ADDRESS ZERO IF "DONE" BIT  
1152 173556 116122 000002 MOVB 2(R1),(R2)+ ;STORE DATA IN MEMORY (R2 GOES FROM 000 TO 177)  
1153 173562 000772 BS 4\$ ;GO GET NEXT BYTE  
1154 173564 022737 000240 000000 CHK240: CMP #240,0#0 ;CHECK THE FIRST ADDRESS ROOTED  
1155 173572 001202 BNE AGAIN ;BRANCH TO RETRY IF NOT A "NOP"  
1156 173574 0050C7 CLP PC ;START SECNDARY BOOT AT ADDRESS ZERO  
1157  
1158 .SBTTL THIS IS THE START OF THE RK11/RK05 BOOT STRAP (DECPACK DISK CARTRIDGE, FK11-D)  
1159 ;COMMAND REGISTER ADDRESS IS 177404  
1160  
1161 173576 072227 000005 RK05: ASH #5,R2 ;LEFT SHIFT UNIT NUMRFR 5 PLACES  
1162 173602 010261 000006 MOVB R2,6(R1) ;LOAD UNIT NUMBER INTO DEVICE  
1163 173606 000733 BR CSRH1 ;BRANCH TO COMMON READ CODE  
1164

MAIN. MACY11 27(100F) 25-APR-77 08:26 PAGE 27  
DCM9AA.P11 13-APR-77 11:11 THIS IS THE START OF THE RK11/RK05 ROOT STRAP (DECPACK DISK CARTRIDGE, RK11-D)

1165  
1166 .SBTTL FUNCTION CODES FOR THE ALL OF THE DEVICES  
1167  
1168 173610 060017 TU10\$: .WORD 060017 ;REWIND SELECTED DRIVE AND SET 800 BPI  
1169 173612 011 .BYTE 011 ;SPACE FORWARD COMMAND FOR TU10  
1170 173613 003 .BYTE 003 ;READ COMMAND FOR TU10  
1171  
1172 173614 RK06\$: .WORD 004003 ;PACK ACKNOWLEDGE FOR RK06  
1173 173614 021 RP04\$: .BYTE 021 ;READ-IN PRESSET FOR RP04; READ FOR RK06  
1174 173615 071 RS04\$: .BYTE 071 ;READ COMMAND FOR RP04 & PS04  
1175  
1176 173616 004003 TU56\$: .WORD 004003 ;SEARCH FOR BLOCK 0, REVERSE DIRECTION  
1177 173620 RK05\$: .WORD 005 ;READ COMMAND FOR TU56, RK05, RP03  
1178 173620 005 RP03\$: .BYTE 005 ;READ COMMAND FOR TU56, RK05, RP03  
1179  
1180 173621 077 .BYTE 077 ;THIS IS A FILLER-NON-ZERO BYTE  
1181 ;TO DISTINGUISH FROM THE (BYTE FOLLOWING  
1182 ;THE READ FORWARD COMMAND) IN TU16  
1183  
1184 173622 001300 TU16\$: .WORD 1300 ;FORMAT BITS FOR TU16, 800 BPI, NRZI  
1185 173624 007 .BYTE 007 ;REWIND SELECTED DRIVE  
1186 173625 011 .BYTE 011 ;DRIVE CLEAR COMMAND  
1187 173626 031 .BYTE 031 ;SPACE FORWARD  
1188 173627 071 .BYTE 071 ;READ FORWARD  
1189 173630 001000 .WORD 1000 ;FRAME COUNT FRRCR  
1190  
1191  
1192 173632 007 RX01\$: .EVEN ;INSURE WORD BOUNDARY  
1193 173633 003 .BYTE 007 ;READ SECTOR COMMAND FOR DRIVE ZERO  
1194 173634 027 .BYTE 027 ;EMPTY BUFFER COMMAND FOR DRIVE ZERO  
1195 173635 023 .BYTE 023 ;READ SECTOR COMMAND FOR DRIVE ONE  
1196 ;EMPTY BUFFER COMMAND FOR DRIVE ONE

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 28  
DCM9AA.P11 13-APR-77 11:11 FUNCTION CODES FOR THE ALL OF THE DEVICES

1197  
1198 .SBTTL COMMAND AND STATUS REGISTER ADDRESS TABLE  
1199  
1200 173636 172522 CSRPTR: .WORD 172522 ;THIS IS THE C.S.R. ADDRESS FOR TU10  
1201 173640 177342 .WORD 177342 ;THIS IS THE C.S.R. ADDRESS FOR THE TU56  
1202 173642 177404 .WORD 177404 ;THIS IS THE C.S.R. ADDRESS FOR THE RK05  
1203 173644 176714 .WORD 176714 ;THIS IS THE C.S.R. ADDRESS FOR THE PP03  
1204 173646 177440 .WORD 177440 ;THIS IS THE C.S.R. ADDRESS FOR THE RK06  
1205 173650 172440 .WORD 172440 ;THIS IS THE C.S.R. ADDRESS FOR THE RH11/TU16  
1206 173652 176700 .WORD 176700 ;THIS IS THE C.S.R. ADDRESS FOR THE RH11/RP04  
1207 173654 172040 .WORD 172040 ;THIS IS THE C.S.R. ADDRESS FOR THE RH11/RS04  
1208 173656 177170 .WORD 177170 ;THIS IS THE C.S.R. ADDRESS FOR RX11/RX01  
1209 173660 177550 .WORD 177550 ;THIS IS THE C.S.R. ADDRESS FOR THE PC11  
1210  
1211 .SBTTL FUNCTION POINTER TABLE  
1212  
1213 173662 173610 CMPLPTR: .WORD TU10\$ ;POINTER TO FUNCTION TABLE FOR THE TU10  
1214 173664 173616 .WORD TU56\$ ;POINTER TO FUNCTION TABLE FOR THE TU56  
1215 173666 173620 .WORD RK05\$ ;POINTER TO FUNCTION TABLE FOR THE RK05  
1216 173670 173620 .WORD RP03\$ ;POINTER TO FUNCTION TABLE FOR THE PP03  
1217 173672 173614 .WORD RK06\$ ;POINTER TO FUNCTION TABLE FOR THE RK06  
1218 173674 173622 .WORD TU16\$ ;POINTER TO FUNCTION TABLE FOR RH11/TU16  
1219 173676 173614 .WORD RP04\$ ;POINTER TO FUNCTION TABLE FOR THE RH70/RP04 OR RH11/RP04  
1220 173700 173615 .WORD RS04\$ ;POINTER TO FUNCTION TABLE FOR THE RH70/RS04 OR RP11/RP04  
1221 173702 173632 .WORD RX01\$ ;POINTER TO FUNCTION TABLE FOR THE RX11/RX01  
1222  
1223 .SBTTL STARTING ADDRESS TABLE  
1224  
1225 173704 173144 ADDRS: .WORD TU10 ;STARTING ADDRESS FOR THE TU11/TU10  
1226 173706 173124 .WORD TU56 ;STARTING ADDRESS FOR THE TC11/TU56  
1227 173710 173576 .WORD RK05 ;STARTING ADDRESS FOR THE RK11/RK05  
1228 173712 173204 .WORD RP03 ;STARTING ADDRESS FOR THE RP11/RP03  
1229 173714 173260 .WORD RK06 ;STARTING ADDRESS FOR THE RK06  
1230 173716 173336 .WORD TU16 ;STARTING ADDRESS FOR THE RH70/TU16 (800 BPI NRZI)  
1231 173720 173272 .WORD RP04 ;STARTING ADDRESS FOR THE RH70/RP04 OR RH11/RP04  
1232 173722 173494 .WORD RS04 ;STARTING ADDRESS FOR THE RH70/RS04 OR RH11/RS04  
1233 173724 173500 .WORD RX01 ;STARTING ADDRESS FOR THE RX11/RX01  
1234 173726 173416 .WORD PC11 ;STARTING ADDRESS FOR THE PC11  
1235 173730 000000 .WORD 0 ;RESERVED  
1236 173732 000000 .WORD 0 ;RESERVED  
1237 000001 .END

.MAIN. MACY11 27(1006) 25-APR-77 08:20 PAGE 30  
DCM9AA-B11 13-APR-77 11:11 CROSS REFERENCE TABLE -- USER SYMBOLS

.MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 31  
DGM9AA.P11 13-APR-77 11:11 CROSS REFERENCE TABLE -- USER SYMBOLS

MAIN. MACY11 27(1006) 25-APR-77 08:26 PAGE 33  
DCM9AA.P11 13-APR-77 11:11 CROSS REFERENCE TABLE -- MACRO NAMES

CMMEN	328#	788	914														
ENDCUM	328#	798	932														
MSG1	343#	345															
MSG10	483#	485															
MSG11	502#	504															
MSG12	525#	527															
MSG13	548#	550															
MSG14	567#	569															
MSG15	592#	594															
MSG16	618#	620															
MSG17	645#	647															
MSG2	358#	360															
MSG20	676#	678															
MSG21	699#	701															
MSG22	737#	739															
MSG23	800#	802															
MSG24	851#	853															
MSG3	375#	377															
MSG4	397#	399															
MSG5	418#	420															
MSG6	438#	440															
MSG7	456#	458															
NXTTST	328#	343	358	375	397	418	438	456	483	502	525	548	567	592	618		
	645	676	699	737	800	851											
SKIP	328#	355	372	394	415	435	453	480	499	522	545	564	589	615	642		
	673	696															
STARS	328#	343	350	358	365	375	387	397	409	418	429	438	449	456	469		
	483	495	502	514	525	538	548	560	567	580	592	605	618	630	645		
	659	676	688	699	709	737	750	800	820	851	869						
\$SWXT	328#	343	358	375	397	418	438	456	483	502	525	548	567	592	618		
	645	676	699	737	800	851											
\$\$SKIP	328#	355	372	394	415	435	453	480	499	522	545	564	589	615	642		
	673	696															

- ABS. 173734 000

ERRORS DETECTED: 0  
DEFAULT GLOBALS GENERATED: 0  
,DSK2:DQM9AA.SEQ/SOL/CRF=DQM9AA.P11  
RUN-TIME: 2 3 .2 SECCNDS  
RUN-TIME RATIO: 43/5=7.3  
CCRE USED: 8K (15 PAGES)