CORE MEMORY SYSTEM
DR-101

CALLIER HEARING



MANUFACTURERS OF MEMORY PRODUCTS

ROUTE 206, PRINCETON, NEW JERSEY 08540

Proprietary rights of DATARAM CORPORATION are involved in this subject matter and all manufacturing, reproduction, use and sales rights pertaining to such subject matter are expressly reserved. It is submitted in confidence for a specified purpose, and the recipient, by accepting this material, agrees that this material will not be used, copied or reproduced in whole or in part nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered.

TABLE OF CONTENTS

			Page
I.	DESCRIPTI	ON	
	1.0	General	1
II.	SYSTEM SP	ECIFICATIONS	
	2.0 2.1 2.2 2.3 2.4 2.5	System Characteristics	3 8 8
III.	THEORY OF	OPERATION	
	3.1 3.11 3.12 3.13	Ferrite Core and 3D-3 Wire Operation System Description	16 16 16
IV.	SYSTEM EXF		
	4.0	System Expansion	26
٧.		TION	
		Schematic Diagram Assembly Drawing Bills of Material Wire List	

SECTION I

DESCRIPTION

1.0 General

DR-101 is a 650 nanosecond coincident-current, random access, ferrite core memory system. The system has a capacity of 8K words, 20 bits/word on a single printed circuit board assembly. The stack, drive electronics, data register, address register and timing logic are contained on this assembly. No additional control boards are required. The system is expandable to 65K words by adding one additional system board for each 8K of storage. The system may also be operated in a Byte Control mode.

The DR-101 is available in a 19" chassis in two configurations: $32K \times 20$ in a 5-1/4" high chassis and $16K \times 20$ in a 3-1/2" high chassis. Both chassis can be supplied with an internal power supply.

SECTION II

SYSTEM SPECIFICATIONS

2.0 System Characteristics

- 2.01.1 Basic Size: 4K or 8K x 12, 16, 18, 20 bits/word. With byte control the capacity is doubled and the word length is halved. For example, 8K x 20 becomes 16K x 10.
- 2.01.2 Expandable Size: Additional system boards increase the system size in 8K word increments to a maximum size of 65K words using a total of 8 boards.

2.02 Modes:

Full Cycle: Read/Restore

Clear/Write

Half Cycle: Read/Modify/Write

2.03 Cycle Time:

650 nano sec. minimum

2.04 Access Time:

300 nano sec. maximum

- 2.05 Voltage Requirements
 - 2.05.1 D.C. +5.0 V ± 5% -18.0 V ± 5%
 - 2.05.2 A.C. (When using 19" rack with internal power supply) 115/220 Volts 50 to 60 Hertz

2.06 Current Requirements

2.06.1 D.C. (+5V)

Word Length	Current in Amperes +5V DC
12 Bits 16 Bits	2.2
18 Bits	2.4 2.5
20 Bits	2.6

2.06.2 D.C. (-18V)

The current drain on the -18 volt supply is a function of cycle time and bit length and is shown in the chart in Figure 1.

2.06.3 A.C. (8K x 20) 2 amps.

2.1 Input-Output (Refer to Figure 2 for input-output timing)


2.11 Logic Levels and Characteristics


Refer to Mil-Std. -806B for definition of symbols.

Logic 0 0.45 V @ 1.5 ma. Logic 1 2.45 V @ 0.1 ma.

All input commands shall have a risetime (t r) and fall time (t f) of less than 50 nanoseconds. The Overshoot of the leading and trailing edges shall be less than 1.0 volt. All input and output circuits are compatible with standard 830 DTL integrated circuit logic and 7400 TTL logic.

- 2.12 <u>User Supplied Inputs</u> (Input lines excluding address may be terminated with 390 ohms to +5 VDC and 470 ohms to ground at customer request)
 - 2.12.1 Address: Thirteen bits single rail are required to select one address of 8192 locations. Additional address bits are required when expanding system. For 65K, three additional bits are required.





- 2.12.2 Full Cycle Mode (FCM): The FCM command should be in the logic "O" state when the memory is operated in a full-cycle mode, and it should be in the logic "l" state for a half-cycle mode.
- * 2.12.3 Memory Start Command (MSC): The MSC initiates the start of a full cycle, or a read half cycle. The command must be a logic one and stay high for a minimum of 100 nanoseconds of to.
 - 2.12.4 Start Write Cycle (SWC): The SWC command is used to start the write half-cycle when the memory is operated in a half-cycle mode. The pulse is a logic O valid for 100 nanoseconds minimum. It should return to logic 1 within 200 nanoseconds.
 - 2.12.5 Data In: The Data In can be at either level during a Read/Restore or Read Only operation since the data input lines are internally negated by the R/R command. In a full cycle C/W operation, the data inputs must be valid within 200 nanoseconds of t_0 and remain valid for 150 nanoseconds. For a half-cycle Write, data inputs must be valid 50 nanoseconds prior to SWC and remain valid for 150 nanoseconds. A logic 1 will write a "1" into memory.
 - 2.12.6 System Enable 1, System Enable 2, and System Enable 3: These lines are for expanding beyond 8K and are used to allow addressing between system cards. These lines are wired to ground or +5V as follows: This is also shown in Figure 11.

A13	A 7 4	A15	SE1	SE2	SE3	System	Size	Bd.No.
0	0	0	GRD	GRD	GRD	8K		7
1	0	0	+5	GRD	GRD	16K		2
0	1	0	GRD	+5	GRD	24K		3
1	7	0	+5	+5	GRD	32K		4
0	0	1	GRD	GRD	+5	40 K		5
1	0	1	+5	GRD	+5	48K		6
0	7	1	GRD	+5	+5	56K		7
1	1	1	+5	+5	+5	65K		8

2.12.7 Data Retain: When this line is grounded externally, the cycle in process is completed and future cycles are inhibited. The information within the cores will be protected during power on/off sequences. This line must be held high to operate system.

^{*}When expanding the system beyond 8K words, pulse width of MSC command must be less than the length of time address bits A13-A15 are stable.

2.12.8 Read/Restore 1 (R/R1) and Read/Restore 2 (R/R2): The memory system byte operation modes are controlled by two mode control lines R/R1 and R/R2. The R/R1 line controls Byte 1 (Bits 1-9) operations and the R/R2 line controls Byte 2 (Bits 10-18) operations per the following table:

R/R1	R/R2	Byte 1	Byte 2
Low	Low	Clear/Write	Clear/Write
Low	High	Clear/Write	Read/Restore
High	Low	Read/Restore	Clear/Write
High	High	Read/Restore	Read/Restore

2.13 Memory System Outputs

2.13.1 Data Out: The Data Output will be valid within 300 nanoseconds from t_0 when operating in either a Read/Restore full cycle or a Read half-cycle. It will remain valid until reset by the start of a full or half cycle operation.

The logic level of Data Output with respect to the logic level of Data Input can be inverted or non-inverted as follows:

- DR-101-1 Non Inverting ("1" in = "1" out)
 Data Output lines are from opencollector devices.
- DR-101-2 Inverting ("1" in = "0" out)
 Data Output lines are from Tri-state devices.
- DR-101-3 Non Inverting ("1" in = "1" out)
 Data Output lines are from activepullup devices.
- 2.13.2 Memory Busy (MB): MB pulse indicates cycle has been completed and the next cycle can be initiated. The MB going to the "l" state indicates that the next cycle can be initiated. It will occur at the end of a full cycle or write half cycle operation.
- 2.13.3 Data Available (DA): The Data Available pulse is normally low and goes high when data is stable. This line will remain high until data is no longer available from memory.
- 2.13.4 Lock Up Flag (LUF): Optional signal available when system is supplied in 19 inch chassis with power supply and data retainer circuit. Data retainer circuit serses loss of a.c. power and provides a ground level signal. LUF is normally high when a.c. power is on.

2.2 Mechanical

2.21 Packaging - Figure 3

The system can be in three different mechanical configurations, P.C. card, and two 19" racks. The basic 8K system card consists of a single glass epoxy (G10 material) board approximately 11.5" x 13.7" x .062. The spacing between adjacent boards shall be 1.00" minimum. The two 19" rack chassis are 3.5" high and 17.5" deep for 16K of storage and 5.25" high and 17.5" deep for 32K of storage.

2.22 Connectors

A total of two connectors, Winchester type HW43 are required. The connector pin is designed for wire wrapping. Each connector has 86 pins, 43 per row.


2.3 Cooling


50 cfm of air cooling is required.


2.4 Environmental

- 2.41 Storage Temperature: -40° to +80°C
- 2.42 Operating Temperature: 0° to +55°C
- 2.43 Relative Humidity:

Up to 95% without condensation







DWG. NO.

REV.

SHEET

OF

2.5 Interface

2.51 Signal Interface for 19" Rack Mount Chassis

J1 Connector Type: Cannon DC-37S

<u>Pin</u>	Function	<u>Pin</u>	Function
37	Data In - Bit 1	28	Data Out - Bit 5
19	Return	10	Return
36	Data Out - Bit 7	27	Data In - Bit 6
		9	
18	Return		Return
35	Data In - Bit 2	26	Data Out - Bit 6
17	Return	8	Return
34	Data Out - Bit 2	25	Data In - Bit 7
16	Return	7	Return
33	Data In - Bit 3	24	Data Out - Bit 7
15	Return	6	Return
32	Data Out - Bit 3	23	Data In - Bit 8
14	Return	5	Return
31	Data In - Bit 4	22	Data Out - Bit 8
13	Return	4	Return
30	Data Out - Bit 4	21	Data In - Bit 9
12	Return	3	Return
29	Data In - Bit 5	20	Data Out - Bit 9
11	Return	2	Return
		1	Spare Ground
	J2 Connector Type:	Cannon DC-3	7S
400			
37	Data In - Bit 12	28	Data Out - Bit 16
37 19	Data In - Bit 12 Return	28	Data Out - Bit 16 Return
19 36			
19	Return	10	Return
19 36	Return Data Out - Bit 12	10 27	Return Data In - Bit 17
19 36 18	Return Data Out - Bit 12 Return	10 27 9	Return Data In - Bit 17 Return
19 36 18 35	Return Data Out - Bit 12 Return Data In - Bit 13	10 27 9 26	Return Data In - Bit 17 Return Data Out - Bit 17
19 36 18 35 17	Return Data Out - Bit 12 Return Data In - Bit 13 Return	10 27 9 26 8	Return Data In - Bit 17 Return Data Out - Bit 17 Return
19 36 18 35 17 34	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13	10 27 9 26 8 25	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18
19 36 18 35 17 34 16	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return	10 27 9 26 8 25 7	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return
19 36 18 35 17 34 16 33	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14	10 27 9 26 8 25 7 24	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18
19 36 18 35 17 34 16 33 15	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return	10 27 9 26 8 25 7 24 6	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return
19 36 18 35 17 34 16 33 15 32	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return Data Out - Bit 14	10 27 9 26 8 25 7 24 6 23	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return Data Out - Bit 18 Return Data In - Bit 19
19 36 18 35 17 34 16 33 15 32 14	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return Data Out - Bit 14 Return	10 27 9 26 8 25 7 24 6 23 5	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return Data Out - Bit 18 Return Data In - Bit 19 Return
19 36 18 35 17 34 16 33 15 32 14 31	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return Data Out - Bit 14 Return Data Out - Bit 14 Return Data In - Bit 15	10 27 9 26 8 25 7 24 6 23 5 22	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return Data Out - Bit 19 Return Data In - Bit 19 Return Data Out - Bit 19
19 36 18 35 17 34 16 33 15 32 14 31 13	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return Data Out - Bit 14 Return Data Out - Bit 15 Return	10 27 9 26 8 25 7 24 6 23 5 22 4	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return Data In - Bit 19 Return Data Out - Bit 19 Return Data Out - Bit 19 Return
19 36 18 35 17 34 16 33 15 32 14 31 13 30	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return Data Out - Bit 14 Return Data Out - Bit 15 Return Data In - Bit 15 Return Data Out - Bit 15	10 27 9 26 8 25 7 24 6 23 5 22 4 21	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return Data In - Bit 19 Return Data Out - Bit 19 Return Data Out - Bit 19 Return Data In - Bit 20
19 36 18 35 17 34 16 33 15 32 14 31 13 30 12	Return Data Out - Bit 12 Return Data In - Bit 13 Return Data Out - Bit 13 Return Data In - Bit 14 Return Data Out - Bit 14 Return Data Out - Bit 15 Return Data Out - Bit 15 Return	10 27 9 26 8 25 7 24 6 23 5 22 4 21 3	Return Data In - Bit 17 Return Data Out - Bit 17 Return Data In - Bit 18 Return Data Out - Bit 18 Return Data In - Bit 19 Return Data Out - Bit 19 Return Data Out - Bit 19 Return Data Out - Bit 20 Return

Notes: For an 18 bit system, bits 10 and 11 are eliminated. For a 16 bit system, bits 9-12 are eliminated. For a 12 bit system, bits 7-14 are eliminated.

Four DC-37P connectors are required to mate with J1-J4.


J3 Connector Type: Cannon DC-37S

Pin	Function	<u>Pin</u>	Function
37	Address - Bit O Return	29	Address - Bit 8 Return
36 18	Address - Bit 1 Return	28	Address - Bit 9 Return
35 17	Address - Bit 2 Return	27	Address - Bit 10 Return
34 16	Address - Bit 3 Return	26	Address - Bit 11 Return
33 15	Address - Bit 4 Return	25	Address - Bit 12
32 14	Address - Bit 5 Return	24	Return Address - Bit 13
31	Address - Bit 6 Return	6 23 5	Return Address - Bit 14 Return
30	Address - Bit 7 Return		
	J4 Connector Type:	Cannon DC-37	7S
35	Memory Start	28	Data Available
17	Command (MSC)	10	Return
34	Return Read/Restore 1 (R/R1)	27	Data Retain Return
16	Return	26	Read/Restore 2 (R/R2)
33	System Enable	8	Return
15 32	Return	23	Data In - Bit 10
32	Start Write Command (SWC)	5	Return
14	Return	22	Data Out - Bit 10
31	Full Cycle Mode (FCM)	그렇게 하는 이 하는 그 사람들이 그런 사람들이 가입하다.	Return
29	Return Memory Busy	21	Data In - Bit 11
11	Return	20	Return Data Out - Bit 11
25	Lock Up Flag (LUF)		Return
7	Return		

J5 Connector Type: Amphenol 26-4402-8

<u>Pin</u>	Function	<u>Pin</u>	Function
1 2 3 4	+5 Volts DC +5 Volts DC Ground (+5V) Ground (+5V)	5 6 7 8	-18 Volts DC -18 Volts DC Ground (-18V) Ground (-18V)
	J6 Connector Type:	Switchcraft	AC-3G
1 2 3	115 V AC 115 V AC Ground		

2.52 DR-101 P.C. Card Wire List.
The wire list for the DR-101 printed circuit card is located in the documentation section of this manual.



SECTION III


THEORY OF OPERATION

3.0 3D - 3 Wire Operation

A coincident-current core memory, such as the DR-101, has as its basic storage element, a ferrite core, which has a welldefined switching characteristic. Its operation will be explained by referring to Figure 4. This figure defines the switching characteristic of the core and is known as the "hysteresis loop". It shows the relationship of the flux (magnetic field strength) in the core with respect to the total current flowing through the core aperture. Flux above the origin can arbitrarily be defined as flux in the clockwise direction and flux below the origin will be counterclockwise, and the direction of flux will define the storage of a "]" or a "0". Currents on either side of the origin will have opposite directions of current flow through the core. In this explanation, current to the right of the origin will be considered "Read" current and to the left will be "Write" current. A core can be in a "7" or "0" state as shown on the hysteresis loop.


If it is in the "l", a Read current will put it into the "O" state and the flux will change from - to + which means the flux will flip from a counterclockwise orientation to clockwise. This change in flux (2) will cause a voltage to be induced on the sense wire which threads the core being interrogated by the Read current and this voltage will be detected as a "l" by the sensing circuitry connected to the sense wire. In the DR-101 system, the "l" output is approximately 30 millivolts. If the core had been in the "O" state, Read current would cause only a relatively (approximately 4 millivolts in DR-101) small change in flux and, therefore, the induced voltage would be seen as a "O" by the sensing circuitry since it is below some minimum detection level.

To write, the switching current polarity will be opposite in polarity in relation to the Read current. The Write current will cause the flux to go to a counterclockwise orientation which defines the core as being in the "l" state. When the core does not receive a full Write current during a Write operation, it will stay in the "O" state.



HYSTERESIS LOOP FIGURE 4

Selection of a particular word in a memory array is shown in Figure 5. The intersection of selected X and Y drive lines in an array will cause the same corresponding core in each bit plane to be pulsed by full Read and full Write currents. In Figure 5, the top left core of each bit plane is selected and the number of bit planes define the number of bits per word. Some unselected cores may experience half-amplitude currents, but the amplitude of these half-amplitude currents will not be sufficient to exceed the knee on the hysteresis loop (see Figure 4) and the core will remain in its previous state.



3D-3 WIRE SCHEME FIGURE 5

The coincidence of half-Write currents at the selected core location in each bit would cause the selected core to experience full Read and Write currents. This is desired during a Read operation but during a Write operation, it is necessary to control the Write current so that either a "l" or a "0" may be written. This is accomplished by using the sense winding as an inhibit winding during write time and an inhibit driver per bit array. The sense/inhibit winding threads every core in the bit array and the inhibit driver will pulse current through this winding when a "0" is to be written. The inhibit current has the opposite polarity to write current and when it is "on" it cancels one of the two half write currents. The resultant current will be a half-Write, which will be insufficient to switch the core and it will remain in the "0" state.

3.1 System Description

The Block Diagram of the DR-101 memory system is located in the rear of the manual along with the system schematics. The system can be broken into four major functional groups. The stack, timing and control logic, address and drive circuits, and the data loop circuits.


3.11 DR-101 Stack

The DR-101 stack is an 8192 x 20 bit planar core array mounted on an 8 x 10 inch printed circuit board. The lithium ferrite cores (Dataram IDC101MT) are strung in a 3D-3 Wire array with 64 Y and 128 X drive lines. The selection diodes are also mounted on this board such that there are 8 positive and 8 negative drive connections for each axis along with 8 Y and 16 X sink connections. The drive, sink and sense/inhibit connections interface with the system board via AMP Mod I type pins and receptacles.

3.12 Timing and Control Logic

All timing signals are generated using a lumped constant delay line. The MSC pulse is "latched up" at the input and the latch is reset from a tap 100 nanoseconds down the line. Thus a pulse of 100 nanoseconds propogates down the line. Timing pulses are derived from the 100 nanosecond pulse by logically gating various taps (available every 25 nanoseconds) using T2L micrologic circuits. During one full cycle operation, the line is "latched up" twice, once for the read half cycle and once for the write half cycle. Significant timing signals are shown in Figures 6 and 7.

DR-101 TIMING WAVEFORMS FIG. 6




MSC

RESET Z53-2

SSB1 (R/R CYCLE) Z50-1

DATA AVAILABLE Z52-6




MSC

DATA CLOCK (C/W CYCLE)

MEMORY BUSY


Z58-12



MSC

RY TIMING Z46-8

RX TIMING Z46-6




MSC

READ Z56-6

R' Z59-11

ADD. REG. STROBE Z65-8



Z58-12 or Z5-8

IZ TIMING Z47-6

WXY TIMING Z47-8


3.13 Address and Drive Circuits

The address register consists of 4 quad "D" type latches. If the clock input is held high, the Q output will follow the D input. The address clock signal for this register is held at a high level prior to the start of a memory cycle and is switched to a low state 50 nanoseconds after the cycle is started. This allows for optimum settling time for the register and the decoder circuits. Address bits A0 - A12 are decoded and connected to the drive circuits. Address bits A13, A14, and A15 are used to enable the system along with signals SE1, SE2 and SE3 via "exclusive-OR" logic.

The basic circuit for the Y drive is shown in figure 8. In this example, four transistors are shown selecting one out of 4 lines. The type of selection circuit used for both the drive and sink ends is known as a bridge switch. A bridge switch consists of one transistor and 4 diodes. At the sink end, the 4 diodes are mounted on the system board. At the drive end, part of the bridge diodes are the stack matrix diodes.

In order to select line I for read current, transistor Q_1 and Q_3 are turned on and the current source associated with T_1 is enabled. Thus, a positive current will flow from the dot end of T_1 through Q_1 , line I, Q_3 and back to the opposite end of T_1 . No other lines are enabled or disturbed. In order to select line I for a write current, transistors Q_2 and Q_4 are turned on and the current source associated with T_2 is enabled. This will allow a current, opposite in direction to the read current, to flow in line I. The chart below lists the various combinations required to select each line for read and write.


Management Committee of the Committee of	Write Via T2
Q ₁ , Q ₃	Q2,Q4
Q1, Q4	Q2, Q3
Q2, Q4	Q ₁ , Q ₃
Q ₂ , Q ₃	Q ₁ , Q ₄
	Q ₁ , Q ₄ Q ₂ , Q ₄



The bridge switch drive scheme requires half as many transistors as the more conventional bipolar drive scheme. For this example, 8 transistors in a bipolar or teeter-totter arrangement would be required to select one out of 4 lines for both read and write.

Transistors Q_1 - Q_4 are selected via transformers T_3 - T_6 and the 1 out of 8 decoders Z_1 and Z_2 . The address register outputs are connected to the inputs of the decoders and one output of each decoder will go low depending upon the state of the address bits. This will enable the transformers and allow one transistor on each side to turn on via the predrive circuits. Exclusive-OR circuits are used to switch the decoders during the write cycle so that the opposite pair of transistors is turned on.

A typical circuit for the Y Read current source is shown in figure 9. This circuit uses a transformer with a square-loop core (T2) as the current determining element. The transformer has three windings; primary, bias and recovery. The bias winding is connected to a linear current regulator in series with the bias windings of the other current'sources. The primary winding is connected in the emitter circuit of transistor Q7. During read timing, transistor Q1 saturates via the signal from transformer Tj. The current in the collector circuit will rise until it reaches the value of current that is flowing in the bias winding (about 400 m.a.). At that point, the square loop core switches and the primary winding looks like a high impedance. The current in the collector circuit will remain constant until Q1 is shut off. The recovery winding is connected to the -18 volt supply via a diode. At turn-off, the voltage across the recovery winding will rise to a value greater than-18 volts to allow current to flow into the supply. This provides a path for the energy stored in the square loop and drive line inductance. The R-C network in the emitter circuit of Q1 is used to delay the voltage transient during turn-off and thus keeps the dissipation of Q1 at a low value. The current sources for the Y write and X read and write currents are identical to this circuit.



Y READ CURRENT SOURCE FIGURE 9

TIMING TIMING The core used in the stack requires the drive currents to be compensated .18%/°C. The overall temperature characteristic of the current regulator approximates this curve. This is primarily due to the variation of Vbe of transistor Q2 with temperature.

3.14 Data Loop Circuitry


The circuitry shown in figure 10 forms the data loop circuitry whereby information is read from core and recirculated after reading, or data is written into memory from an external source. This circuitry consists of a data register, data output buffer, inhibit driver and sense amplifier per bit.

The data register is a "D" edge triggered binary. The data into memory is connected to the "D" input and is clocked into the register via a pulse at the clock input. The clock is enabled only during a Clear/Write cycle or a Write half cycle.

If a one is to be written into memory, the $\overline{\mathbb{Q}}$ output of the binary will be in a low state. During inhibit timing, nand gate Z_1 will be disabled and, therefore, \mathbb{Q}_1 will be off and a one will be written into memory.

If a zero is to be written, the $\overline{\mathbb{Q}}$ output will go high and nand gate Z_1 will be enabled during inhibit timing. Transistor \mathbb{Q}_1 will turn on and inhibit current will flow in the sense/inhibit winding. This flow of current will cause a zero to be written into memory.

It it is desired to read from memory, the data register is first reset at the beginning of the read cycle. The sense amplifier will be enabled by a strobe pulse which goes high at pins 11 and 15 of the sense amplifier. This strobe will be present only in a Read/Restore mode or in a Read half cycle mode. The output of the sense amplifier will be a negative pulse if a "1" core output is present on the differential inputs of the sense amplifier.



This pulse will set the "D" binary and cause the $\overline{\mathbb{Q}}$ output to go low. The $\overline{\mathbb{Q}}$ output is connected to the output buffer (Z_2) which will cause the data output to go high. If a zero is present at the sense amplifier terminals, the register will not be set and, therefore, the data output line will remain in a low state.

The other input to Z_1 is an enable line which enables the gate only if the memory is in a Read/Restore or Read half cycle mode and if the memory is enabled. At all other times, the gate will be disabled and the data output will be in a high or inactive state.

For the DR-101-2 option, the gate Z_1 is a tri-state circuit and the data output will be inverted from the levels discussed above. However, when Z_1 is disabled, the output line will still go to an inactive state.

SECTION IV

4.0 System Expansion

The capacity of the DR-101 memory system can be expanded beyond 8K of storage by bussing the input lines and by "dot-oring" the output lines. The block diagram in Figure 11 shows the connections for expansion to 32K. For expansion to 65K, four additional systems are bussed together with the systems shown in Figure 11 except that line SE3 is connected to +5 volts on the additional four boards.


When expanding the DR-101, only options DR-101-1 (open collector) and DR-101-2 (tri-state) may be used. The DR-101-3 system has active pull-up output circuits and may not be used for "dot-or" expansion.


Since address bits Al3-Al5 are used to enable the memory and the output buss, the timing between these levels and the MSC command must be considered. These address bits must remain valid for a period of time which is 50 nanoseconds longer than the trailing edge of the MSC command. For example: if address bits Al3-Al5 are valid 50 nanoseconds prior to MSC and remain valid for 250 nanoseconds, then the maximum allowable width for the MSC command is 150 nanoseconds.


SYSTEM EXPANSION DIAGRAM


FIGURE


SECTION V DOCUMENTATION























This drawing contains proprietary design information of Dataram Corporation and all rights are expressly reserved. It is submitted for a specified purpose and it is agreed that it will not be used for any other purpose, nor its contents revealed to anyone, except for this purpose, nor copied in whole or in part, nor its design features

COMPONENT LOCATION DR-101, 8K x 20

used in other projects. 1/12/72 (S 1/2//2 (S 1/2//2 (S 1/2//2 (S 1/2//2 (S 1/2//2 (S 1/2//2 (S) FRACTIONS ANGLES DECIMALS MATERIAL SPECIFICATION SURFACE TREATMENT HEAT TREATMENT PROPERTY OF DATARAM CORP. NOT TO BE REPRODUCED, NOR USED FOR MANUFACTHRING PURPOSES MITHOUT THE CONSENT OF DATARAM CORP.

DATARAM CORPORATION. PRINCETON **NEW JERSEY**

302E0182

				REVISIONS		
	0	SYM.	SHEET	DESCRIPTION	APPROV	DATE
	0	A	ALL	REVISED	A STATE OF THE PARTY OF THE PAR	3-7-7
	00 4	B		ADDED TEM5 70-72	374	4-7-72
	9 %					
	Ž					
	30					
M .	3 =					
0	S S					

NOTE:~

ITEMS 56 & 57 USED ON SYSTEMS WITH SUFFIX "T" ONLY.

EX. 301-0302-1-7

ITEM 14: -1= 7438

-2 = DM 8094

-3 = 74 HOO

This drawing contains proprietary design information of Dataram Corporation and all rights are expressly reserved. It is submitted for a specified purpose and it is agreed that it will not be used for any other purpose, nor its contents revealed to anyone, except for this purpose, nor copied in whole or in part, nor its design features used in other projects.

CHECKED DATE
DICIDO 3-7-72

ENGR. BATE
3-7-72

ARPROVED DATE
3-7-72

TITLE

BILL OF MATERIALS

DR-101-08K x 20

DATARAM CORPORATION PRINCETON NEW JERSEY


8/M 30/A0302-0

BEV.

TITLE: 8/M DR-101, 8K x 20

-	AND THE PROPERTY OF THE PARTY O		E: B/M DR-101, 8K x20		
ITEM NO.	QTY.	DADT	DESCRIPTION	SUGGESTED MANUFACTURER	REFERENCE
1	10	7534	SENSE AMP	DR-QPLOI	26-15
2	6	7438	QUAD 2 INPUT POS NAND BUFFER		21-5,244
3	10	74H74	DUAL "D" FLIP FLOP	"	216-25
4	4	7475	QUAD "D" FLIP FLOP	· · · · · · · · · · · · · · · · · · ·	240-43
5	5	74/45	BCD TO DECIMAL DECODER	88	231-35
6	3		DUAL 2 WIDE 2 INPUT AND OR	00	
			INVERTER GATES		246,47,54
7	3	74540	DUAL 4 INPUT NAND BUFFER		TEE EI IE
8	2	The same of the sa	QUAD 2 INPUT EXCLUSIVE OR GATE	11	255, 56,65
9	2		TRIPLE 3 INPUT POS. NAND GATE	. 🧲 하는 그는 그 가게 되는 것이 되는 것이 되는 것이 되는 것이 되었다. 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그 그	237, 38
10	1		QUAD 2 INPUT POS. AND GATE		257,58
11	2	74H04	HEX INVERTER		
12	5		QUAD 2 INPUT NOR GATE		252,53
			TANNO MINOR OFFICE		236, 39, 50,
13	4	74H00	QUAD 2 INPUT NAND GATE		51,62
			TOME LINE CAMIE		249,59-61
14	6	*	SEE COVER SHEET		
32	1	MC3022			226-30,63
15	1	PAC 5119	QUAD 2 INPUT EXCLUSIVE NOR	MOTOROLA	264
16	1		DELAY LINE	PAC	DL1
10				NESS	4/
10		517A0021	The state of the s	DATARAM	719, 20
18	-	HELE TO BE STOLEN TO BE	V.	DATARAM	716
19	16	517A0023	TRANSFORMER, 64H	DATABAM	771-15,17

^{*}INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.




DWG. NO.
B/M30/A0302-0
SHEET 2 OF 6

TITLE: B/M DR-101, 8K x 20

			[[[]]] [] [] [] [] [] [] []	RCL	R16-35
35	20	RCL-TR-N-7	RESISTOR, 182, 7W, 1%, N.I.	01	
4	20	CKO5BX152M	CAPACITOR, 1500pF, CERAMIC, 20%		C71-90
3			CAPACITOR, 820 PF, CERAMIC, 20%	일이 가면 보는 이번 이렇게 보는 이번 이번 이번 이번 보고 있다면 하는데 되었다. 그 그리고 있는데 그리고 있는데 그리고 있다면 하는데 되었다. 그리고 있다면 그리고 있다.	C114 - C117
3/	41		CAPACITOR, JUF, CERAMIC, 20%	And the state of t	
30	10		CAPACITOR, 150 PF, CERAMIC, 10%		C41-50
29	20	CKOSBX680K	CAPACITOR, 68PF, CERAMIC, 10%		C21-40
			ELECTROLYTIC		1001
28	10	43212-11210		TAG	C51-60
			ELECTROLYTIC		
27	7	1500156X003582	CAPACITOR, 15 JF, 35 V, TANTALUM	SPRAGUE	C91-97
			ELECTROLYTIC	OF REPOSE	
6	.//	1500156 X002082	CAPACITOR, 15µF, 20V, TANTALUM	SDDANIE	460
25	/	2N4401	TRANSISTOR, NPN	MOTOROLA	Q25 Q26
24	1	TIP - 33	TRANSISTOR, NPN	7 7	005
				NATIONAL	Q1-24
23	24	2N3725	TRANSISTOR, NPN, TO-39	MOT. /ITT/	
- 6	/0		HYBRID TRANSISTOR PACKAGE	DATARAM	MHQ1-13
22	13	517A0025	UVODIO TOANCIOTAD GAQUAGE		
<u> </u>	126	A501-0005	DIODE, SIGNAL	DATARAM	
20	100	1N4733	DIODE, ZENER, 5.0V	MOTOROLA	VR1
TEM NO.	QTY.	NUMBER	DESCRIPTION	-SUGGESTED MANUFACTURER	REFERENCE

"INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DWG. NO.


B/M30/A0302-0 8

SHEET 3 OF 6

TITLE	DIAA	00101	011	-		
IIILE:	OIM	DR-101	. OK X	70		
Latin Black and the continues of the same	STATE OF THE PERSON OF THE PER			COLD AND		

TANCHER ADDRESS OF THE SECOND STATES	TO THE RESIDENCE THE PERSONS		L. CIIVI WATUITON X CO		
ITEM NO.	QTY.	PART NUMBER	DESCRIPTION	-SUGGESTED MANUFACTURER	REFERENCE
20	1	1N4733	DIODE, ZENER, 5.0V	MOTOROLA	VR1
21	192	A501-0005	DIODE, SIGNAL	DATARAM	
22	13	5/7A0025	HYBRID TRANSISTOR PACKAGE	DATARAM	MHQ1-13
23	24	2N3725	TRANSISTOR, NPN, TO-39	MOT./ITT/	Q1-24
00				NATIONAL	
24	/	71P - 33	TRANSISTOR, NPN	7. Z.	025
25		2N4401	TRANSISTOR, NPN	MOTOROLA	Q26
26	-//	1500156 X002082	CAPACITOR, 15µF, 20V, TANTALUM	SPRAGUE	
			ELECTROLYTIC		
27	7	1500156X003582	CAPACITOR, 15 JF, 35 V, TANTALUM	SPRAQUE	C91-97
			ELECTROLYTIC		
28	10	43212-11210	CAPACITOR, IONE, TANTALUM	TAG	C51-60
			ELECTROLYTIC		
Same and the same	Warner Street and Participation and Participatio	CKOSBX680K	CAPACITOR, 68PF, CERAMIC, 10%		C21-40
30	10	CK058X151K	CAPACITOR, 150pF, CERAMIC, 10%		C41-50
31	41		CAPACITOR, JUF, CERAMIC, 20%		
33	4	CK058X82/M	CAPACITOR, 820 PF, CERAMIC, 20%		C114 - C117
34	20	CKOSBX152M	CAPACITOR, 1500pF, CERAMIC, 20%		C71-90
35	20	RCL-TR-N-7	RESISTOR, 182, 7W, 1%, N.I.	RCL	R16-35

"INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DWG. NO.


B/M30/A0302-08

SHEET 3 OF 6

TITLE: 8/M DR-101 8K x 20

The state of the s	Contraction of the last	1111	LE: OINI DR-101 OK X ZO		
ITEM NO.	QTY.	PART. NUMBÉR	DESCRIPTION	SUGGESTED MANUFACTURER	REFERENCE
36	1	RCL -NT-5/	RESISTOR, 622, 5W, 1%, N.I.,	RCL/	249
		165	W.W., FREON RESISTANT	RONEL	
37	2	RCL-NT-2A/	RESISTOR, 21, 3W, 1%, N.I.,	RCL/	R116, 119
		135	W.W., FREON RESISTANT	RONEL	
38	2		RESISTOR, 10s, 1/0W, 1%, M.F.,	DALE	R46.47
			PRECISION		
39	1		RESISTOR, 2.43K, 1/10W, 1%, M.F.	DALE	R48
			PRECISION		
40	2		RESISTOR, 2000, 1/4W, 5%, CARBON	ALLEN BRADLEY	R125.126
41	/		RESISTOR, 2700, 1/4W, 5%, CARBON	ALLEN BRADLEY	R127
42	/		RESISTOR, 470s, 1/4W, 5%, CARBON	ALLEN BRADLEY	R128
43					
44					
45	2		RESISTOR, IK, 1/4W, 5%, CARBON	ALLEN BRADLEY	R118.129
46	/		RESISTOR, 4.7K, 1/4W, 5%, CARBON	ALLEN BRADLEY	R115
4					
47		306/P-1-10Z	POTENTIOMETER, IK	BOURNS	2117

*INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



DWG. NO.

B/M30/A0302-0 B

SHEET OF 6

TITL	E: 8/M DR-101 8Kx 20		
NUMBER	DESCRIPTION	SUGGESTED MANUFACTURER	REFERENCE
51780017-08	RESISTOR MODULE, 470s, 5%	C73	
5/7800/7-07	RESISTOR MODULE, 100n, 5%	C75	
5/7800/8-0/	RESISTOR MODULE, 100s, 5%	C75	
5/7800/7-0/	RESISTOR MODULE, 301, 5%	C73	
5/7800/7-03	RESISTOR MODULE, 472, 5%	CTS	
5/7800/6-03	RESISTOR MODULE, 220s., 5%	C75	R50-54
5/7800/7-05	RESISTOR MODULE, 2701,5%	C75	R109,114

53 5 51780016-03 RESISTOR MODULE, 220s., 5% CTS

R50-54

54 2 51780017-05 RESISTOR MODULE, 270s., 5% CTS

R109, 114

55 1 51780018-03 RESISTOR MODULE, 390s., 5% CTS

R121

56 6 51780018-03 RESISTOR MODULE, 390s., 5% CTS

USED ON SYS. W/
SUFFIX T'ONLY

57 7 51780018-05 RESISTOR MODULE, 470s., 5% CTS

USED ON SYS. W/
SUFFIX T'ONLY


MINI BUSS

"INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.

51780022

85423 -2

THE RESERVE THE PROPERTY OF THE PROPERTY OF THE PARTY OF




DWG. NO.
B/M.30/A0308-08
SHEET 5 OF 6

ITLE: B/M	DR-101	BK x 20

The same of the same of the same of	-			그는 그는 이렇게 되면 하는데 보다 보다 보다 되었다면 하는데 되었다.	
ITEM NO.	QTY.	PART NUMBER	DESCRIPTION	SUGGESTED MANUFACTURER	REFERENCE
60	24-	NF 204	HEAT SINK	WAKEFIELD	ITEM #23
61	24		TRANSISTOR PAD		ITEM #23
62	1	305E0500	P. C. BOARD		
63	2	6100	CARD EJECTOR W/ROLL PIN		
' A					
64			SCREW, #4-40 PHILIPS PANHEAD		ITEM #24
			5/16 LG, STEEL, CADMIUM PLATED		
65		IN746	DIODE, ZENER, 3.3V	MOTOROLA	ve2
66	7	ZZNTM	ELASTIC STOP NUT #4-40	ESNA	
72	3		SCREW, #2-56 PHILIPS PANHEAD		ITEM#70
			3/16 LG, STEEL, CADMIUMPLATED		
67	7		WASHER #4 NYLON		
68	/	201-0337	STACK ASS'Y	DATARAM	
69	2	2024C	TERMINAL, TURRET		
70		30680522	STIFFENER BAR	H. H. SMITH DATARAM	
71	AR		WIRE, #24 TEFLON INSULATED	DATAM	

^{*}INDICATES PART TO BE FROM SUGGESTED MANUFACTURER ONLY.



			REVISIONS		
E E	SYM.	SHEET	DESCRIPTION	APPROV.	DATE
DWG. NO. 308A0041 SHEET 1 OF 5	B	ALL 3, 4	ADD 12,16,18 Bit Configurations Added 65K Interface	BAH	2-29-72

COMPONENT SIDE

Odd pins are on component side Even pins are on solder (stack) side

Conn. A

DRAWN DATE PD

CHECKED DATE

PATE

APPROVED DATE TITLE

Interface Connection List DR-101

Conn. B

Core Memory System 4K, 8Kx12,16,18,20



DWG. NO. 308A0041

SHEET

Byte Orientation:

Byte	20 BIT	18 BIT	16 BIT	12 BIT
1 2	1-10 11-20	1-9 10-18	1-8 9-16	1-6 7-12
	20 BIT	18 BIT	16 BIT	12 BIT
DATA IN BIT Data in Bit	1 A80 2 A74	A80 A74	A80 A74	A80 A74
Data in Bit Data in Bit	3 A37 4 A36	A37 A36	A37 A36	A37 A36
Data in Bit Data in Bit	5 A72 6 A35	A72 A35	A72 A35	A72
Data in Bit Data in Bit	7 A33 8 A31	A33 A31	A33	A35 A30
Data in Bit Data in Bit	9 A34	A34	A31 A29	A28 A25
Data in Bit	10 A2 11 A4	A32 A29	A27 A30	A41 A38
Data in Bit Data in Bit	12 A32 13 A29	A27 A30	A28 A25	A39 Not used
Data in Bit Data in Bit	14 A27 15 A30	A28 A25	A41 A38	Not used Not used
Data in Bit Data in Bit	16 A28 17 A25	A41 A38	A39 Not used	Not used
Data in Bit Data in Bit	18 A41 19 A38	A39 Not used	Not used Not used	Not used
Data in Bit	20 A39	Not used	Not used	Not used

Data	Out	Bit	1	A47	A47	A47	A47
Data	out	Bit	2	A49	A49	A49	A49
Data	out	Bit	3	A45	A45	A45	A45
Data	out	Bit	4	A55	A55	A55	A55
Data	out	Bit	5	A53	A53	A53	A53
Data	out	Bit	6	A51	A51	A51	A51
Data	out	Bit	7	A57	A57	A57	A69
Data	out	Bit	8	A59	A59	A59	A71
Data	out	Bit	9	A61	A61	A65	A73
Data	out	Bit	10	A83	A67	A63	A79
Data	out	Bit	11	A81	A65	A69	A77
Data	out	Bit	12	A67	A63	A71	A75
Data	out	Bit	13	A65	A69	A73	Not used
Data	out	Bit	14	A63	A71	A79	Not used
Data	out	Bit	15	A69	A73	A77	Not used
Data	out	Bit	16	A71	A79	A75	Not used
Data	out	Bit	17	A73	A77	Not used	Not used
Data	out	Bit	18	A79	A75	Not used	Not used
Data	out	Bit	19	A77	Not used	Not used	Not used
Data	out	Bit	20	A75	Not used	Not used	Not used

-TIMING AND CONTROL SIGNALS-

Memory Start Command	(MSC)	B37
Start Write Command	(SWC)	B45
Full Cycle Mode	(FCM)	B41
Read Restore 1	(R/R1)	B29
Read Restore 2	(R/R2)	B25
Data Retain	(DR)	B39
Memory Busy	(MB)	B35
Data Available	(DA)	Bl
System Enable 1	(SE1)	B43
System Enable 2	(SE2)	B44
System Enable 3	(SE3)	B60



-ADDRESS-

Bit	A0	B68				
Bit	Al	B76				
Bit	A2	B78				
Bit	A3	B70				
Bit	A4	B80				
Bit	A5	B82				
Bit	A6	B72				
Bit	A7	B71				
Bit	A8	B73				
Bit	A9	B74				
Bit	A10	B75				
Bit	All	B77				
Bit	A12	B79	For	8K		
Bit	A13	B81	For	16K	Expansion	
Bit	A14	B67			Expansion	
Bit	A 1 5	B62				

-POWER AND GROUND-

+5 Volts DC Logic Ground

B85, B86
A85, A86, B83, B84

-18 Volts DC Power Ground

Als, Als

NOTE: When twisted pair is used for signal lines, pins A85 and A86 should be used for Data input/output ground return terminations and pins B83 and B84 should be used for address, timing and control ground return terminations.

SHEET

DATARAM CORPORATION

MANUFACTURERS OF MEMORY PRODUCTS

ROUTE 206, PRINCETON, NEW JERSEY 08540