

CDC CYBER 180 MAINFRAME  
 MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
 Architectural Design and Control

DOC. ARH1700  
 REV. T  
 DATE Oct. 15, 1981  
 PAGE 1

CONTROL DATA CYBER 180  
 MAINFRAME  
 MODEL-INDEPENDENT  
 GENERAL DESIGN SPECIFICATION

DOC. NO. ARH1700  
 REV. T

BCCB APPROVED:

*R. J. Brush*  
 R. J. BRUSH

*E. H. Michehl*  
 E. H. MICHEHL

*J. B. Robinson*  
 J. B. ROBINSON

*G. M. Schumacher*  
 G. M. SCHUMACHER

*M. E. Sherck*  
 M. E. SHERCK

*D. L. Slats*  
 D. L. SLATS

*M. J. Mchale*  
 M. J. MCHALE

<p>Note: The distribution list of over 200 names is maintained by D.G.Dudley, ARH293</p>	CONTROL DATA CORPORATION		DOCUMENT CONTROL FORM	
	• DOCUMENT TYPE GDS		LOG ID ARH1700	
	• TITLE CYBER 180 Mainframe MIGDS			
	• ABSTRACT This General Design Specification defines the model-independent properties & characteristics of CYBER 180 processors & central memories, incl. Virt.Mem.Mech.			
	• PRODUCT AFFECTED CYBER 180 product line			
	• AUTHOR Architectural Design & Control			
	• MAIL STATION ARH293		• EXTENSION 2667	
	• PROJECT			
	• SECTION			
	• RSN or PSR #		• SIP Number(s)	
	• PUB #			
	• FRM #		• Redesign†	• Reimplementation†
	• Internal Reviewer†		Name	Approval Initials
	• Project Leader		Date	Date
	• Unit Manager		Name	Approval Initials
• Section Manager W.H. Specker		W.H.S.	W.H.S.	
Baseline Change Control Board approval →				
DESIGN TEAM AD&C - Prod. Mgmt		DEFAULT CYCLE	N/A WORKING DAYS	
• Special Distribution:				
Referee's Distribution Codes:				

NUMBER	DATE	TYPE	SUBMITTED BY	DEFAULT APPROVAL DATE	CURRENT STATUS			
					REVIEW	HOLD	APPROVED	WAIT-DRAWN
M	2/15/78						X	
N	6/30/78						X	
P	12/15/78						X	
Q	6/20/79						X	
	8-6-79	comment	M. A. Adler	None			X	
R	1/25/80						X	
S	10/15/80						X	

Please submit your comments to DCS address SVL160 or ARH261 (as appropriate) before the default approval date.

RECORD of REVISIONS	
REVISION	NOTES
A	Revisions A through G of this document are identical to revisions A through G, respectively, of the Integrated Product Line Processor-Memory Model-Independent GDS, Doc. No. ASL00211, which is now obsolete.
B	
C	
D	
E	
F	
G	
{03/12/76}	
H	Initial issue of the CDC CYBER 80 version of this document under Doc. No. ARH1700. This revision incorporates changes to the BDP instruction set, elimination of the 32-bit channel, and other items issued earlier as AD&C Design Notes Nos. 3, 4, and 8.
J	This revision incorporates a description of the IOU and Maint. Channel, AD&C Design Note No. 26, and miscellaneous editorial and clarification changes.
{03/10/77}	
K	This revision incorporates DAP Nos. CDED001 - CDED006, ARH1834, ARH1857, CDD006, ARH1907, ARH1908, ARH1918, ARH1930, and CDED009; Design Notes 48, 52, 55, 57 and 58; and miscellaneous editorial and clarification changes.
{05/27/77}	
L	This revision incorporates DAP Nos. ARH1954, ARH1955, ARH2040, ARH2053, ARH2054, ARH2079, and ARH2089 (modified); Design Note 70; other changes as itemized in AD&C summaries dated 8/15/77 and 9/2/77; and miscellaneous editorial and clarification changes. This edition obsoletes all previous editions.
{09/30/77}	

AA 3873

DOC. NO. ARH1700

COMPANY PRIVATE

RECORD of REVISIONS	
REVISION	NOTES
M	This revision incorporates DAP Nos. ARH2131, ARH2152, ARH2165, ARH2245, ARH2246, ARH2250, ARH2251, ARH2252, ARH2253, ARH2275, ARH2286, ARH2311, ARH2328 and ARH2333; Design Notes 79 and 106; other changes as itemized in AD&C summary dated 01/10/78; and miscellaneous editorial and clarification changes.
{02/15/78}	
N	This revision incorporates DAP Nos. ARH2385, ARH2386, ARH2387, ARH2460, ARH2477, ARH2488, ARH2519, ARH2520, ARH2521, ARH2522, ARH2550, ARH2554, and ARH2562; other changes as itemized in AD&C summary dated 05/16/78; and miscellaneous editorial and clarification changes.
{06/30/78}	
P	This revision incorporates DAP Nos. ARH2506, ARH2593, ARH2594, ARH2595, ARH2605, ARH2718, ARH2719, ARH2723, ARH2724, ARH2809, ARH2861 and ARH2862; other changes as itemized in AD&C summaries dated 10/26, 10/31 & 12/15/78; and miscellaneous editorial and clarification changes.
{12/15/78}	
Q	This revision incorporates DAP Nos. ARH2867, ARH2924, ARH3106, ARH3133, ARH3152, ARH3153, ARH3154, ARH3155, ARH3156, ARH3159, ARH3161, ARH3182, ARH3211, ARH3212 and ARH3264; other changes as itemized in AD&C summaries dated 4/25/79 and 4/30/79; and miscellaneous editorial and clarification changes. DAP No. ARH3046.
{06/20/79}	

AA 3873

DOC. NO. ARH1700

COMPANY PRIVATE







TABLE OF CONTENTS

1.0 Introduction	1-1
1.1 Scope	1-1
1.2 Applicable Documents	1-1
1.2.1 Control Documents	1-1
1.2.2 Reference Documents	1-2
1.3 Configurations	1-2
1.3.1 Interelement Transfer Rates	1-2
1.3.2 Interelement Clock	1-2
1.3.3 Interelement Connection Alternatives	1-3
1.4 General Timing Considerations	1-10
1.5 Element Identifier and Options Installed	1-10
1.5.1 Element Identifiers (EID)	1-11
1.5.2 Options Installed (OI)	1-12
2.0 Processor	2-1
2.1 General Description	2-1
2.1.1 General Registers	2-1
2.1.1.1 P Register	2-2
2.1.1.2 A Registers	2-2
2.1.1.3 X Registers	2-3
2.1.2 Programming Restrictions	2-3
2.1.3 Instructions	2-4
2.1.3.1 Formats jkiD and Sjkid	2-4
2.1.3.2 Format jk	2-4
2.1.3.3 Format jkQ	2-5
2.1.3.4 Access	2-5
2.1.3.5 Unused Bits	2-6
2.1.3.6 Nomenclature	2-6
2.1.4 Address Arithmetic	2-7
2.1.5 Address Exception	2-8
2.1.6 Instruction Reference Numbers	2-8
2.1.7 Zero Field Length	2-8
2.2 General Instructions	2-9
2.2.1 Load and Store	2-9
2.2.1.1 Load/Store Bytes, Xk; Length Per S	2-10
2.2.1.2 Load/Store Word, Xk	2-11
2.2.1.3 Load/Store Bytes, Xk; Length Per X0	2-12
2.2.1.4 Load Bytes, Xk; Length Per j	2-12
2.2.1.5 Load/Store Bit, Xk	2-13
2.2.1.6 Load/Store Address, Ak	2-14

2.2.1.7 Load/Store Multiple	2-15
2.2.2 Integer Arithmetic	2-19
2.2.2.1 Integer Sum, Xk	2-20
2.2.2.2 Integer Difference, Xk	2-20
2.2.2.3 Integer Product, Xk	2-21
2.2.2.4 Integer Quotient, Xk	2-22
2.2.2.5 Half Word Integer Sum, XkR	2-23
2.2.2.6 Half Word Integer Difference XkR	2-24
2.2.2.7 Half Word Integer Product, XkR	2-24
2.2.2.8 Half Word Integer Quotient, XkR	2-25
2.2.2.9 Integer Compare	2-26
2.2.3 Branch	2-27
2.2.3.1 Conditional, X	2-27
2.2.3.2 Conditional, X Right	2-28
2.2.3.3 Branch and Increment	2-29
2.2.3.4 Branch on Segments Unequal	2-29
2.2.3.5 Branch Relative	2-30
2.2.3.6 Intersegment Branch	2-31
2.2.4 Copy	2-32
2.2.4.1 Copy, Xk replaced by Xj	2-32
2.2.4.2 Copy, Xk replaced by Aj	2-32
2.2.4.3 Copy, Ak replaced by Aj	2-32
2.2.4.4 Copy, Ak replaced by Xj	2-32
2.2.4.5 Copy, XkR replaced by XjR	2-32
2.2.5 Address Arithmetic	2-33
2.2.5.1 Address Increment, Signed Immediate	2-33
2.2.5.2 Address Relative	2-33
2.2.5.3 Address Increment, Indexed	2-34
2.2.5.4 Address Increment, Modulo	2-34
2.2.6 Enter	2-35
2.2.6.1 Enter Immediate	2-35
2.2.6.2 Enter Xk, Signed Immediate	2-35
2.2.6.3 Enter X0 or X1, Immediate Logical	2-35
2.2.6.4 Enter Signs	2-36
2.2.6.5 Enter X0 or X1, Signed Immediate	2-36
2.2.7 Shift	2-37
2.2.7.1 Shift Circular	2-38
2.2.7.2 Shift End-off	2-38
2.2.8 Logical	2-39
2.2.8.1 Logical Sum, Difference, and Product	2-39
2.2.8.2 Logical Complement	2-40
2.2.8.3 Logical Inhibit	2-40
2.2.9 Register Bit String	2-41
2.2.9.1 Isolate Bit Mask	2-42
2.2.9.2 Isolate	2-42
2.2.9.3 Insert	2-42
2.2.10 Mark to Boolean	2-43

2.3 Business Data Processing Instructions	2-44
2.3.1 General Description	2-44
2.3.1.1 Operation Codes	2-46
2.3.1.2 Access Types	2-47
2.3.1.3 Undefined Results for Invalid BDP Data	2-47
2.3.1.4 Overlap	2-47
2.3.2 Data Descriptions	2-48
2.3.2.1 Data Descriptor Interpretation	2-48
2.3.2.1.1 BDP Operand Address, O Field	2-48
2.3.2.1.2 BDP Operand Type, T Field	2-49
2.3.2.1.3 BDP Operand Length, F and L Fields	2-50
2.3.2.2 Data and Sign Conventions	2-50
2.3.3 BDP Numeric	2-56
2.3.3.1 Arithmetic	2-58
2.3.3.2 Shift	2-60
2.3.3.3 Move	2-62
2.3.3.4 Comparison	2-64
2.3.4 Byte	2-65
2.3.4.1 Comparison	2-66
2.3.4.2 Byte Scan	2-68
2.3.4.3 Translate	2-69
2.3.4.4 Move	2-69
2.3.4.5 Edit	2-70
2.3.5 Calculate Subscript	2-79
2.3.6 Immediate Data	2-80
2.3.6.1 Move Immediate Data	2-80
2.3.6.2 Compare Immediate Data	2-81
2.3.6.3 Add Immediate Data	2-83
2.4 Floating Point Instructions	2-84
2.4.1 General Description	2-84
2.4.1.1 Formats	2-84
2.4.1.2 Standard Numbers	2-86
2.4.1.2.1 Z3	2-87
2.4.1.3 Non-standard Numbers	2-88
2.4.1.4 Exponent Arithmetic	2-91
2.4.1.5 Normalization	2-92
2.4.1.6 Exceptions	2-92
2.4.1.7 Double Precision Register Designators	2-92
2.4.2 Conversion	2-93
2.4.2.1 Convert from Integer to Floating Point	2-93
2.4.2.2 Convert from Floating Point to Integer	2-94
2.4.3 Arithmetic	2-95
2.4.3.1 Floating Point Sum/Difference	2-95
2.4.3.2 Floating Point Product	2-99
2.4.3.3 Floating Point Quotient	2-101
2.4.3.4 Double Precision Floating Point Sum/Difference	2-103

2.4.3.5 Double Precision Floating Point Product	2-107
2.4.3.6 Double Precision Floating Point Quotient	2-110
2.4.3.7 Divide Algorithm Constraint	2-112
2.4.4 Branch	2-125
2.4.4.1 Compare and Branch	2-126
2.4.4.2 Exception Branch	2-127
2.4.5 Compare	2-128
2.5 Logical Environment	2-129
2.5.1 Processor State Registers	2-129
2.5.1.1 Job Process State (JPS)	2-130
2.5.1.2 Monitor Process State (MPS)	2-130
2.5.1.3 Page Table Address (PTA)	2-130
2.5.1.4 Page Table Length (PTL)	2-130
2.5.1.5 Page Size Mask (PSM)	2-131
2.5.1.6 Element Identifier (EID)	2-131
2.5.1.7 System Interval Timer (SIT)	2-131
2.5.1.8 Processor Identifier (PID)	2-131
2.5.1.9 Processor Test Mode (PTM)	2-132
2.5.1.10 Processor Fault Status (PFS)	2-132
2.5.1.11 Dependent Environment Control (DEC)	2-132
2.5.1.12 Virtual Machine Capability List (VMCL)	2-133
2.5.1.13 Status Summary (SS)	2-133
2.5.1.14 Options Installed (OI)	2-134
2.5.2 Process State Registers	2-135
2.5.2.1 Program Address Register (P)	2-138
2.5.2.2 A Registers	2-138
2.5.2.3 X Registers	2-138
2.5.2.4 Keypoint Class Number (KCN)	2-139
2.5.2.5 Flags (CFE, OCF, KEF, PND, EA)	2-139
2.5.2.6 User Mask (UM)	2-140
2.5.2.7 Monitor Mask (MM)	2-140
2.5.2.8 User Condition Register (UCR)	2-140
2.5.2.9 Monitor Condition Register (MCR)	2-140
2.5.2.10 Debug Mask (DM)	2-141
2.5.2.11 Keypoint Mask (KM)	2-141
2.5.2.12 Keypoint Code (KC)	2-141
2.5.2.13 Process Internal Timer (PIT)	2-141
2.5.2.14 Base Constant (BC)	2-141
2.5.2.15 Model-Dependent Flags (MDF)	2-142
2.5.2.16 Segment Table Length (STL)	2-142
2.5.2.17 Untranslatable Pointer (UTP)	2-143
2.5.2.18 Segment Table Address (STA)	2-143
2.5.2.19 Last Processor Identification (LPID)	2-143
2.5.2.20 Trap Enables (TE)	2-144
2.5.2.21 Trap Pointer (TP)	2-144
2.5.2.22 Debug Index (DI)	2-144

2.5.2.23 Debug List Pointer (DLP)	2-144
2.5.2.24 Top of Stack (TOS)	2-145
2.5.2.25 Model-Dependent Word (MDW)	2-145
2.5.2.26 Virtual Machine Identifier (VMID)	2-145
2.5.2.27 Untranslatable Virtual Machine Identifier (UVMID)	2-145
2.5.2.28 Largest Ring Number (LRN)	2-146
2.5.3 Timers	2-146
2.5.3.1 Process Interval Timer (PIT)	2-146
2.5.3.2 System Interval Timer (SIT)	2-147
2.5.4 Stacks	2-147
2.5.4.1 Stack Frames	2-150
2.5.5 Binding Section Segment	2-151
2.5.5.1 Code Base Pointer	2-152
2.5.6 Virtual Machine	2-152
2.5.7 System Deadstart	2-152
2.6 System Instructions	1-153
2.6.1 Non-privileged System Instructions	2-153
2.6.1.1 Program Error	2-154
2.6.1.2 Call Indirect	2-157
2.6.1.3 Call Relative	2-159
2.6.1.4 Return	2-162
2.6.1.5 Pop	2-165
2.6.1.6 Exchange	2-166
2.6.1.7 Keypoint	2-167
2.6.1.8 Compare Swap	2-169
2.6.1.9 Test and Set Bit	2-170
2.6.1.10 Test and Set Page	2-170
2.6.1.11 Copy Free Running Counter	2-171
2.6.1.12 Execute Algorithm	2-171
2.6.1.13 Unimplemented Instructions - Reserved Op Codes	2-171
2.6.1.14 Scope Loop Sync	2-172
2.6.2 Local Privileged Mode	2-172
2.6.2.1 Load Page Table Index	2-174
2.6.3 Global Privileged Mode	2-175
2.6.3.1 Processor Interrupt	2-176
2.6.4 Monitor Mode	2-177
2.6.5 Mixed Mode	2-177
2.6.5.1 Branch on Condition Register	2-179
2.6.5.2 Copy	2-182
2.6.5.3 Purge	2-184
2.7 Program Monitoring	2-184
2.7.1 Keypoint	2-184
2.7.2 Debug	2-185
2.7.2.1 Debug List	2-186
2.7.2.2 Debug Code (DC)	2-187
2.7.2.3 Debug Operation	2-187

2.7.2.4 Software Interface	2-189
2.7.2.4.1 Defined Interactions - Debug Enabled	2-190
2.7.2.4.2 Defined Interactions - Debug Not Enabled	2-193
2.8 Program Interruptions	2-200
2.8.1 Monitor Condition Register	2-200
2.8.1.1 Detected Uncorrectable Error (MCR48)	2-200
2.8.1.2 Not Assigned (MCR49)	2-202
2.8.1.3 Short Warning (MCR50)	2-202
2.8.1.4 Instructor Specification Error (MCR51)	2-203
2.8.1.5 Address Specification Error (MCR52)	2-203
2.8.1.6 CYBER 170 Exchange Request (MCR53)	2-204
2.8.1.7 Access Violation (MCR54)	2-204
2.8.1.8 Environment Specification Error (MCR55)	2-205
2.8.1.9 External Interrupt (MCR56)	2-205
2.8.1.10 Page Table Search Without Find (MCR57)	2-206
2.8.1.1.1 System Call (MCR58)	2-206
2.8.1.1.2 System Interval Timer (MCR59)	2-207
2.8.1.1.3 Invalid Segment/Ring Number Zero (MCR60)	2-207
2.8.1.1.4 Outward Call/Inward Return (MCR61)	2-207
2.8.1.1.5 Soft Error Log (MCR62)	2-207
2.8.1.1.6 Trap Exception (MCR63)	2-208
2.8.2 Monitor Mask Register	2-208
2.8.3 User Condition Register	2-208
2.8.3.1 Privileged Instruction Fault (UCR48)	2-208
2.8.3.2 Unimplemented Instruction (UCR49)	2-209
2.8.2.2 Free Flag (UCR50)	2-209
2.8.3.4 Process Interval Timer (UCR51)	2-209
2.8.3.5 Inter-ring Pop (UCR52)	2-209
2.8.3.6 Critical Frame Flag (UCR53)	2-210
2.8.3.7 Keypoint (UCR54)	2-210
2.8.3.8 Divide Fault (UCR55)	2-210
2.8.3.9 Debug (UCR56)	2-211
2.8.3.10 Arithmetic Overflow (UCR57)	2-211
2.8.3.11 Exponent Overflow (UCR58)	2-211
2.8.3.12 Exponent Underflow (UCR59)	2-212
2.8.3.13 Floating Point Loss of Significance (UCR60)	2-212
2.8.3.14 Floating Point Indefinite (UCR61)	2-213
2.8.3.15 Arithmetic Loss of Significance (UCR62)	2-213
2.8.3.16 Invalid BDP Data (UCR63)	2-213

2.8.4	User Mask Register	2-213
2.8.5	Exchange Operation and Interrupts	2-213
2.8.5.1	Job Process to Monitor Process Exchange	2-214
2.8.5.2	Monitor Process to Job Process Exchange	2-216
2.8.6	Trap Interrupt Operation	2-217
2.8.7	Multiple Interrupts	2-219
2.8.8	Enabling Interrupts	2-221
2.8.9	Interrupt Flowchart	2-222
2.8.10	Flags	2-225
2.9	Buffers	2-226
2.9.1	Map Buffer	2-226
2.9.2	Cache Buffer	2-226
2.9.3	Instruction Stack	2-226
2.10	Interfaces	2-227
2.10.1	Central Memory	2-227
2.10.1.1	Processor Central Memory Port Selection	2-227
2.10.2	Maintenance Control Unit (MCU)	2-228
2.10.2.1	Master Clear	2-228
2.10.2.2	Clear Error	2-228
2.10.2.3	Write Registers	2-228
2.10.3	Performance Monitoring Facility Interface	2-229
2.11	Performance Monitoring Facility (PMF)	2-230
2.11.1	PMF Initialization/Operation	2-232
2.11.2	PMF Status	2-233
2.11.3	PMF Control	2-234
2.11.3.1	PMF Control Bits (bytes 1-3)	2-234
2.11.3.2	PMF Control (bytes 4-7)	2-236
2.11.4	PMF Counters	2-237
2.11.5	Events and States	2-240
2.11.6	PMF - Keypoint Data	2-246
2.11.6.1	Maintenance Channel Read of Register 21	2-246
2.11.6.2	FIFO Buffer Overflow	2-247
2.11.6.3	PMF Keypoint Timer	2-247
2.12	Vector Instructions	2-248
2.12.1	General Description	2-248
2.12.1.1	Format	2-248
2.12.1.2	Length (Number of Operations)	2-248
2.12.1.3	Broadcast	2-249
2.12.1.4	Interrupts	2-250
2.12.1.5	Results (Scalar/Vector)	2-250
2.12.1.6	Condition Register Bits	2-252
2.12.1.7	Overlap	2-253
2.12.1.8	Page Size	2-254
2.12.1.9	Shared Memory Restriction	2-254
2.12.2	Integer Vectors - Arithmetic	2-254
2.12.3	Integer Vectors - Compare	2-255

2.12.4	Shift Vector Circular	2-255
2.12.5	Logical Vectors	2-256
2.12.6	Convert Vectors	2-256
2.12.7	Floating Point Vectors - Arithmetic	2-257
2.12.8	Floating Point Vector Summation	2-257
2.12.9	Merge Vector	2-258
2.12.10	Gather/Scatter Vectors	2-259
3.0	Virtual Memory Mechanism	3-1
3.1	General Description	3-1
3.1.1	Levels of Addresses	3-1
3.1.2	Address Components	3-2
3.1.2.1	Segments	3-2
3.1.2.2	Pages	3-3
3.1.3	Real Memory Address (RMA)	3-4
3.1.4	Access Protections	3-4
3.2	Process Virtual Address (PVA)	3-5
3.2.1	Format	3-5
3.2.1.1	Ring Number (RN)	3-5
3.2.1.2	Segment Number (SEG)	3-6
3.2.1.3	Byte Number (BN)	3-6
3.3	Process Segment Table	3-6
3.3.1	Segment Descriptors	3-6
3.3.1.1	Control Fields	3-7
3.3.1.2	Access Validation Fields	3-8
3.3.1.3	Active Segment Identifier	3-8
3.3.1.4	Conversion to System Virtual Address	3-8
3.4	System Virtual Address (SVA)	3-10
3.4.1	Active Segment Identifier (ASID)	3-10
3.4.2	Byte Number (BN)	3-11
3.4.2.1	Page Number (PN)	3-11
3.4.2.2	Page Size Mask Register	3-11
3.4.2.3	Page Offset (PO)	3-11
3.5	System Page Table (SPT)	3-13
3.5.1	Page Descriptors	3-14
3.5.1.1	Control and Status Fields	3-14
3.5.1.2	Segment/Page Identifier (SPID)	3-15
3.5.1.3	Page Frame Address	3-15
3.5.2	Allocation of Page Descriptors	3-16
3.5.2.1	Location of a Page Descriptor in the Page Table	3-16
3.5.2.2	Search for Page Descriptor in the Page Table	3-18
3.5.2.2	Formation of the Real Memory Address (RMA)	3-19

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE xiv

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE xv

3.6 Access Protection	3-20
3.6.1 Access Control Fields	3-20
3.6.2 Ring Hierarchy	3-21
3.6.2.1 Execute Ring Bracket	3-21
3.6.2.2 Read and Write Limits	3-22
3.6.2.2 Call Ring Limit	3-22
3.6.3 Key/Lock Facility	3-23
3.6.3.1 Formats of Key/Lock Fields	3-24
3.6.3.2 Access Validations	3-25
3.6.3.3 Software Conventions	3-27
4.0 Central Memory	4-1
4.1 General	4-1
4.1.1 Memory Storage Unit	4-2
4.1.2 Memory Distributors	4-2
4.1.3 Standard Memory Ports	4-3
4.1.4 M1 Memory	4-4
4.1.5 M2 Memory	4-5
4.1.6 M3 Memory	4-6
4.1.7 THETA Memory	4-7
4.1.8 Shared Memory	4-8
4.1.9 Standard Memory Port Interface	4-9
4.2 Memory Functions, Responses, and Operations	4-14
4.2.1 Memory Functions	4-14
4.2.2 Memory Responses	4-14
4.2.3 Memory Operations	4-15
4.2.3.1 READ	4-15
4.2.3.2 WRITE	4-15
4.2.3.3 READ & SET LOCK; READ & CLEAR LOCK; EXCHANGE	4-16
4.2.3.4 READ FREE RUNNING COUNTER	4-16
4.2.3.5 REFRESH COUNTER RESYNC	4-17
4.2.3.6 INTERRUPT	4-17
4.2.4 Function and Response Code Interrelationships	4-17
4.3 Memory Performance Requirements	4-20
4.3.1 Ports	4-20
4.3.2 Distributor	4-20
4.3.3 Access Time	4-20
4.3.4 Bank Cycle Time	4-20
4.4 RAM Features	4-21
4.4.1 Parity	4-21
4.4.2 Single Error Correction/Double Error Detection (SECDED)	4-21
4.4.3 Non-interleaved Mode	4-21
4.4.4 Memory Configuration Switches	4-22

4.5 Maintenance Registers	4-23
4.5.1 Maintenance Registers Accessible by the Maintenance Ch.	4-24
4.5.1.1 Memory Status Summary (SS)	4-24
4.5.1.2 Element Identifier (EID)	4-26
4.5.1.3 Options Installed (OI)	4-26
4.5.1.4 Environment Control Register (EC)	4-30
4.5.1.5 Bounds Register	4-32
4.5.1.6 Memory Error Logs	4-33
4.5.1.6.1 Corrected Error Log	4-34
4.5.1.6.2 Uncorrectable Error Log	4-34
4.5.2 Maintenance Registers Accessible by Memory Ports	4-35
4.5.2.1 Free Running Counter	4-35
4.6 Maintenance Channel Interface	4-36
4.6.1 Master Clear	4-36
4.6.2 Clear Error	4-36
5.0 Input/Output Unit	5-1
5.1 General	5-1
5.2 Peripheral Processor	5-3
5.2.1 Organization	5-3
5.2.1.1 Memory	5-3
5.2.1.2 Arithmetic Register	5-3
5.2.1.3 Arithmetic Logic Unit	5-4
5.2.1.4 Address Registers	5-4
5.2.2 Instruction Set	5-5
5.2.2.1 Instruction Formats	5-5
5.2.2.2 Address Modes	5-7
5.2.2.2.1 No-Address Mode	5-7
5.2.2.2.2 Constant Mode	5-7
5.2.2.2.3 Direct Mode	5-7
5.2.2.2.4 Indirect Mode	5-7
5.2.2.2.5 Memory Mode	5-8
5.2.2.3 Nomenclature	5-9
5.2.2.4 General Instruction Notes	5-10
5.2.2.4.1 Short Word (12-bit) Stores	5-10
5.2.2.4.2 Usage of PP Location 0 During Instruction Execution	5-10
5.2.2.4.3 Unused Bits	5-10
5.2.2.4.4 Compass Mnemonic	5-10
5.2.2.5 Load and Store	5-11
5.2.2.6 Arithmetic	5-14
5.2.2.7 Logical	5-18
5.2.2.8 Replace	5-22
5.2.2.9 Branch	5-29
5.2.2.10 Central Memory Access	5-31
5.2.2.11 Input/Output	5-41
5.2.2.12 Other	5-50

5.3 I/O Channels	5-52
5.3.1 Internal Interface	5-53
5.3.1.1 Active Bit	5-53
5.3.1.2 Full Bit	5-54
5.3.1.3 Flag Bit	5-54
5.3.1.4 Channel Error Flag	5-54
5.3.2 Real Time Clock	5-55
5.3.3 Two Port Multiplexer	5-56
5.3.3.1 General Description	5-56
5.3.3.2 Interface Definitions	5-57
5.3.3.2.1 Channel 15B to PPs	5-57
5.3.3.2.2 RS-232 Interface	5-57
5.3.3.2.3 RS-366A Interface	5-59
5.3.3.3 Characteristics	5-62
5.3.3.3.1 PP to Two Port Mux Function Codes	5-62
5.3.3.3.2 External Device to Two Port Mux Functions	5-73
5.3.3.3.3 Auto Answer	5-74
5.3.3.3.4 Remote Power Control	5-75
5.3.3.3.5 Remote Deadstart	5-79
5.3.3.4 Performance	5-81
5.3.3.4.1 Function Response Times	5-81
5.3.3.4.2 Data Transfer Rates	5-82
5.3.3.5 Programming Considerations	5-84
5.3.3.5.1 RS-232 Interfaces	5-84
5.3.3.5.2 RS-366A Interface (Auto Dial-Out)	5-88
5.3.3.5.3 Calendar Clock	5-90
5.3.3.5.4 Loop Back	5-91
5.3.4 Maintenance Channel	5-92
5.3.5 External Interface	5-92
5.3.5.1 General	5-92
5.3.5.1.1 CYBER 170 External Interface	5-92
5.3.5.1.2 CYBER 180 External Interface	5-93
5.3.5.1.3 CYBER 180 Maintenance Channel Interface	5-93
5.3.5.2 CYBER 170 and CYBER 180 Channel Control Signals	5-94
5.3.5.2.1 Active	5-94
5.3.5.2.2 Inactive	5-94
5.3.5.2.3 Full	5-94
5.3.5.2.4 Empty	5-94
5.3.5.2.5 Function	5-94
5.3.5.2.6 Master Clear	5-95
5.3.5.2.7 Error	5-95
5.3.5.2.8 10 MHz Clock	5-95
5.3.5.2.9 1 MHz Clock	5-95

5.3.5.3 CYBER 180 Maintenance Channel Control Signals	5-96
5.3.5.3.1 Active	5-96
5.3.5.3.2 Inactive	5-96
5.3.5.3.3 Ready	5-96
5.3.5.3.4 Function	5-96
5.3.5.3.5 Error	5-96
5.3.5.3.6 Timeout	5-96
5.3.5.4 Data Signals	5-97
5.3.5.5 PP and Channel Interaction	5-97
5.3.5.5.1 Active Bit	5-97
5.3.5.5.2 Full Bit	5-97
5.3.5.5.3 Function Instructions	5-97
5.3.5.6 Transmission Characteristics	5-106
5.3.5.6.1 CYBER 170 Channel	5-106
5.3.5.6.2 CYBER 180 Channel	5-106
5.3.5.6.2.1 Signal	5-106
5.3.5.6.2.2 Cable	5-106
5.3.5.6.3 CYBER 180 Maintenance Channels	5-108
5.3.5.6.3.1 Signals and Cables	5-108
5.3.6 Data Transmission Errors	5-109
5.3.6.1 Data-In Transmission	5-109
5.3.6.2 Data-Out Transmission	5-110
5.4 Cache Invalidation	5-111
5.4.1 Central Write to (A) from d	5-112
5.4.2 Central Write (d) Words to (A) from m	5-112
5.5 Initialization	5-113
5.6 IOU Maintenance Access Control	5-115
5.6.1 Functions	5-115
5.6.1.1 Effects of Deadstart on Maintenance Registers	5-116
5.6.1.2 Clear Error	5-116
5.6.1.3 Master Clear ADU	5-116
5.6.2 Maintenance Registers	5-117
5.6.2.1 Status Summary (SS)	5-117
5.6.2.2 Element Identifier (EID)	5-118
5.6.2.3 Options Installed (OI)	5-118
5.6.2.4 Fault Status Register (FS)	5-118
5.6.2.5 Fault Status Mask (FSM)	5-118
5.6.2.6 Environment Control (EC)	5-119
5.6.2.7 Test Mode (TM)	5-119
5.6.2.8 OS Bounds (OSB)	5-120
5.6.2.9 Register Definitions for MCU Access	5-121

5.7 RAM Features	5-122
5.7.1 Error Detection	5-122
5.7.1.1 PP	5-122
5.7.1.2 I/O Channels	5-122
5.7.1.3 Central Memory Access	5-122
5.7.2 Error Recovery	5-122
5.8 Interfaces to Other System Elements	5-123
5.8.1 Memory/IOU	5-123
5.8.1 Memory/IOU	5-123
5.8.1.1 Signals	5-123
5.8.1.1.1 Mark Lines	5-123
5.8.1.2 Functions	5-123
5.8.2 CPU/IOU	5-123
5.8.2.1 S2 Signals	5-124
5.8.2.1.1 Address	5-124
5.8.2.1.2 Buss	5-124
5.8.2.1.3 Exchange Code	5-124
5.8.2.1.4 Exchange Accept	5-124
5.8.2.1.5 Busy	5-124
5.8.2.2 S3 Signals	5-125
5.8.2.2.1 Address	5-125
5.8.2.2.2 Exchange Code	5-125
5.8.2.2.3 Invalidate	5-125
5.8.2.2.4 Exchange Accept	5-125
5.8.2.3 General Signals	5-126
5.8.2.3.1 Summary Status	5-126
5.9 Performance Monitoring	5-127
5.9.1 Test Points	5-127
5.9.1.1 Channel Activity	5-127
5.9.1.2 PP Program Activity	5-127
5.9.1.3 PP to Central Memory Activity	5-127
6.0 Maintenance Channel	6-1
6.1 Function Word	6-2
6.1.1 Connect Code	6-2
6.1.2 Operation Code	6-3
6.1.2.1 Stop Processor Execution	6-4
6.1.2.2 Start Processor Execution	6-4
6.1.2.3 Start/Stop Capabilities	6-5
6.1.2.4 Read/Write Functions	6-6
6.1.3 Echo	6-7
6.1.4 Data Type Code	6-7

6.2 Control Words	6-8
6.3 Data Word	6-8
6.4 Maintainability	6-8
6.5 Coding Examples	6-9
6.5.1 Immediate Operation	6-9
6.5.1.1 Master Clear, Element 1	6-9
6.5.2 Check MAC Interface	6-10
6.5.2.1 Echo Check, Element 1	6-10
6.5.3 Read per Control Word 1	6-11
6.5.3.1 Read Processor Fault Stating From Element 1	6-11
6.5.4 Write per Control Word 1 and Control Word 2	6-12
6.5.4.1 Write Micrands into Soft Control Store (P3) in E1. 7	6-12
7.0 CYBER 170 State	7-1
7.1 Operating System (CYBER 180 Monitor)	7-1
7.2 CYBER 170 State Memory	7-1
7.2.1 Word Format	7-1
7.2.2 RAC, FLC, RAE and FLE	7-2
7.2.3 C170 P Register	7-2
7.2.4 CYBER 170 Memory Facilities	7-2
7.2.4.1 C170 Central Memory (CM)	7-3
7.2.4.2 Extended Memory	7-3
7.2.4.2.1 Extended Core Storage (ECS)	7-4
7.2.4.2.2 Extended Semiconductor Memory (ESM)	7-5
7.2.4.2.3 Unified Extended Memory (ECS Mode)	7-5
7.2.4.2.4 Unified Extended Memory (ESM Mode)	7-6
7.2.5 CYBER 170 Memory Image Segment	7-6
7.2.5.1 P Ring/Segment Number	7-6
7.2.5.2 Page Faults	7-7
7.2.5.3 Address Spec Error, Invalid Segment, Access Violation	7-7
7.2.5.4 Cache Purge	7-7
7.2.5.5 Mapping	7-8
7.3 Central Processor Instruction Set	7-10
7.3.1 Compare/Move Instructions	7-10
7.3.2 TRAP180 Instruction	7-10
7.3.3 Direct Read/Write Central Memory	7-10
7.3.4 Block Copy Instructions	7-11
7.3.4.1 ECS	7-14
7.3.4.2 UEM (ECS mode)	7-22
7.3.4.2 UEM (ESM mode)	7-24
7.3.5 Direct Read/Write Extended Memory	7-25
7.3.6 Read Free Running Counter	7-26

7.4 State Switching between C180 and C170	7-28
7.4.1 VMID	7-29
7.4.2 CYBER 180 Monitor to CYBER 170 State Exchange	7-29
7.4.2.1 P Register	7-32
7.4.2.2 Stack Pointers	7-32
7.4.2.3 RAC, FLC, MA	7-32
7.4.2.4 Exit Mode	7-33
7.4.2.5 RAE, FLE	7-33
7.4.2.6 A0-A7	7-34
7.4.2.7 B1-B7	7-34
7.4.2.8 X0-X7	7-34
7.4.2.9 Control Flags	7-34
7.4.2.10 CYBER 180 Ring Numbers	7-35
7.4.3 CYBER 170 State to CYBER 180 Monitor Exchange	7-36
7.4.4 Call to a C170 State Procedure from a C180 Job	7-36
7.4.5 Trap from CYBER 170 State to CYBER 180 State	7-38
7.4.6 Return to a CYBER 170 Process	7-38
7.5 CYBER 170 Exchange	7-39
7.5.1 CYBER 170 Exchange Packages	7-39
7.5.2 CYBER 170 Exchange Jump	7-40
7.5.3 Undefined Fields	7-41
7.5.4 RAE, FLE	7-41
7.6 Error Handling in CYBER 170 State	7-42
7.6.1 Program Errors which Cause CPU Halt	7-42
7.6.2 Hardware Errors	7-42
7.6.3 Error Exit - C173/C170 State of C180	7-42
7.6.4 Address-Out-of-Range	7-47
7.6.5 Parcel Boundaries	7-51
7.7 Code Modification in CYBER 170 State	7-52
7.8 CEJ/MEJ	7-52
7.9 Debug/Performance Monitoring	7-53
7.10 CYBER 170 Breakpoint	7-53
7.11 Read CYBER 170 P Register	7-53
7.12 CYBER 170 PP Exchange Requests	7-54
7.12.1 Exchange Jump	7-56
7.12.2 Monitor Exchange Jump	7-56
7.12.3 Monitor Exchange Jump to MA	7-56
7.13 Extended Core Storage (ECS) Coupler	7-57
7.13.1 Interface to Central Memory	7-57
7.13.2 Interface to CPU	7-57
7.13.3 Initiating or Terminating from CPU	7-58
7.13.4 Cache Purge	7-59
7.13.5 Maintenance Channel and Registers	7-59

8.0 Reliability, Availability, Maintainability (RAM)	8-1
8.1 States of Hardware	8-1
8.1.1 Fully Operational	8-1
8.1.2 Fault-tolerant Operation	8-1
8.1.3 Degraded Operation	8-1
8.1.4 Down	8-1
8.2 Minimum Fault-tolerant and Degradable Operation Features	8-1
8.2.1 MCU	8-1
8.2.2 SEC/DED	8-1
8.2.3 Parity Checking	8-2
8.2.4 Degradable Cache and Map	8-2
8.2.5 Fault Isolation	8-2
8.2.6 Reconfiguration and Degradation	8-2
8.2.7 Instruction Retry	8-3
8.2.8 Micro-Step Mode	8-3
8.2.9 Time Out	8-3
8.2.10 Power Supplies	8-3
8.2.11 Packaging	8-4
8.2.12 Forced Errors	8-4
8.2.13 Programmable Clock Margins	8-4
8.2.14 Component Failure Rates	8-4
8.2.15 Additional Considerations	8-4
8.3 Environmental Failures	8-5
8.3.1 Systems without Optional CEM	8-5
8.3.1.1 Short Warning	8-5
8.3.1.2 Long Warning	8-6
8.3.2 Systems with Optional CEM	8-7
8.3.2.1 Short Warning	8-7
8.3.2.2 Long Warning	8-8
Appendix A: CP Instructions in Reference Number Sequence	A-1
Appendix B: CP Instructions in Operation Code Sequence	B-1
Appendix C: Edit Examples	C-1
Appendix D: Interrupt Conditions	D-1
Appendix E: PP Instructions	E-1
Appendix F: PP Instructions Address Modes	F-1
Appendix G: Debug Conditions	G-1
Appendix H: Edit Flowcharts	H-1
Appendix I: Exception Conditions - UTP	I-1
Index	Index-1



LIST OF FIGURES

1.3-1	S1 System	1-5
1.3-2	S2 System	1-6
1.3-3	S3 System	1-7
1.3-4	THETA System	1-8
1.3-5	Multi-mainframe Configuration	1-9
2.2-1	Register Selectivity Correspondence	2-18
2.5-1	(NA)	(NA)
2.5-2	CYBER 180 Exchange Package (C180 Process)	2-137
2.5-3	Stack Frame Save Area	2-148
2.6-1	Call/Return/Pop, Post-execution Stack Frame States	2-164
2.8-1	Interrupt Flowchart	2-224
2.11-1	PMF Register Formats	2-231
2.11-2	PMF Input Selectors and Counters	2-238
2.12-1	Gather Instruction	2-261
2.12-2	Scatter Instruction	2-263
3.1-1	Address Component Hierarchy	3-3
3.3-1	Conversion of PVA to SVA	3-9
3.4-1	Formation of Page Number and Page Offset	3-12
3.5-1	Transformation of SVA to RMA	3-17
3.6-1	Example of Key/Lock Utilization	3-28
4.1-1	Memory System Elements	4-1
4.5-1	Bounds Register	4-32
5.3-1	Data Output Sequence	5-98
5.3-2	Data Input Sequence	5-100
5.3.3	MCH Output Sequence	5-102
5.3-4	MCH Input Sequence	5-104
7.2-1	CYBER 170 Memories	7-2
7.3-1	011, 012 Instructions	7-13
7.3-2	014, 015 Instructions	7-27
7.4-1	CYBER 170 State Exchange Package Mapping	7-30
7.4-2	C180 Stack Frame Save Area Containing C170 Environmnt	7-37
7.5-1	CYBER 170 Exchange Package	7-39
7.13-1	ECS Protocol	7-59

LIST OF TABLES

1.3-1	Interelement Connection Alternatives	1-4
1.5-1	Element Identifiers (EID)	1-11
1.5-2	Typical Serial Numbers	1-12
2.3-1	Translation of Data from Central Memory	2-55
2.3-2	Translation of Data to Central Memory	2-55
2.4-1	Floating Point Representation	2-90
2.4-2	Floating Point Compare Results	2-114
2.4-3	Floating Point Sum Results, UM Clear	2-115
2.4-4	Floating Point Sum Results, UM Set	2-116
2.4-5	Floating Point Difference Results, UM Clear	2-117
2.4-6	Floating Point Difference Results, UM Set	2-118
2.4-7	Floating Point Product Results, UM Clear	2-119
2.4-8	Floating Point Product Results, UM Set	2-120
2.4-9	Floating Point Quotient Results (scalar), UM Clear	2-121
2.4-10	Floating Point Quotient Results (scalar), UM Set	2-122
2.4-11	Floating Point Quotient Results (vector), UM Clear	2-123
2.4-12	Floating Point Quotient Results (vector), UM Set	2-124
2.5-1	Bit Positions of Processor State Registers...	2-129
2.6-1	Register Definitions for "Copy" and "MCU Access"	2-180
2.6-2	Register Access Privilege	2-181
2.8-1	Monitor Condition Register	2-194
2.8-2	User Condition Register	2-195
2.8-3	Condition Registers, Bit Groupings	2-201
2.11-1	Definition of PMF Counter Actions	2-239
2.11-2	PMF Events/States	2-240
2.12-1	Vector Instructions	2-249
2.12-2	Vector Instruction Input & Output Fields	2-251
4.1-1	Standard Memory Port	4-9
4.2-1	Function vs. Response Code for a Given Failure	4-18
4.2-2	Hardware Action Taken for Function vs. Failure	4-19
4.4-1	Memory Configuration Switches	4-22
4.5-1	Memory Register Access Privileges	4-23
4.5-2	Memory Options Installed	4-27
4.5-3	Memory Reconfigurations	4-28
5.3-1	CYBER 180 Channel Signal Definitions	5-107
5.3-2	Maintenance Channel Signal Definitions	5-108
5.6-1	IOU Maintenance Access Control Operation Codes	5-115
5.6-2	OS Bounds Register	5-120
5.6-3	Register Definitions for MCU Access	5-121
6.1-1	Maintenance Access Control Operation Codes	6-3
7.2-1	C170 State Extended Memory	7-3
7.2-2	Extended Memory Flags	7-4
7.3-1	ECS Block Copy	7-16
7.3-2	UEM (ECS mode) Block Copy	7-22
7.3-3	UEM (ESM mode) Block Copy	7-24
7.4-1	Exchange Package Flags	7-31
7.6-1	Error Exits, C170 Monitor & Job Modes	7-43



Systems Development  
Architectural Design and Control

Systems Development  
Architectural Design and Control

1.0 Introduction

1.1 Scope

This General Design Specification is intended to define the common properties and characteristics of Processor Models P1-P3 and THETA, Central Memory Models M1-M3 and THETA and Input/Output units I1 and I2 which constitute major firmware/hardware components of the CDC CYBER 180 product line.\* Included in this model-independent specification is the description of the Virtual Memory Mechanism commonly applicable to these major system components.

1.2 Applicable Documents

1.2.1 Control Documents

CYBER 180 Architectural Objectives/Requirements, Doc. No. ARH1688  
CYBER 180 Configuration Notebook, Doc. No. ARH3386  
CYBER 180 II Assembler ERS, Doc. No. ARH3745

1.2.2 Reference Documents

CYBER 180 Clock System Specifications, Doc. Nos. 11896089/  
11896090  
CYBER 180 Performance Monitoring Facility Interface Spec.  
CYBER 180 Processor/Memory Transmission Scheme Spec.  
CYBER 170/173 Engineering Specification, Doc. No. 19063000  
CYBER 180 ECS Coupler Interface Requirements Specification,  
Doc. No. 11896624  
CYBER 170 I/O Channel Transmission Circuit Spec., Doc. No.  
19063800

\* Throughout this document the term CYBER 80 shall be construed to mean CYBER 180.

1.3 Configurations

The architecture shall allow flexibility in the interconnection of the basic computer system elements. These elements shall consist of central processors, central memories and I/O units.

This specification addresses the ability to connect various system elements together, but does not define supported configurations. The standard software supports only those specific system configurations which are detailed in the CYBER 180 Configuration Notebook.

For the purpose of this specification, the processors will be referred to as the four models P1, P2, P3 or THETA processor. The central memory units will be referred to as the four models M1, M2, M3 or THETA memory. The two Input/Output units will be referred to as the two models I1 or I2. The four systems will be referred to as S1, S2, S3 or THETA.

1.3.1 Interelement Transfer Paths

All data transfers between two central processors or between the I/O Unit and a central processor shall be via central memory. Transmission of data between central memories M2, M3 or THETA and the I2 Unit shall occur over compatible, 64-bit wide interfaces.

1.3.2 Interelement Clock

A detailed description of the clock system is included in the Clock System Specification listed in paragraph 1.2.2.

1.3.3 Interelement Connection Alternatives

Each processor shall provide one processor port (termed the local processor port) to access the central memory within its system. P2 and P3 shall also provide one processor port (termed the external processor port) to access a central memory in another system. Both processor ports on P2 and the external processor port on P3 shall be designed to interface to a standard memory port {4.1.7}. The requirement for two processor ports on the P2 is implemented by providing both ports directly from the processor as illustrated in Figure 1.3-2. P3 meets this requirement by providing an external processor port from the Central Memory Control. This latter implementation provides access for both processors through this single external processor port as illustrated in Figure 1.3-3.

The I2 and the ECS Coupler shall also be designed to interface to a standard memory port. An I2 attached to port 3 of a memory need not support the cache invalidation for C170 central memory writes {7.2.4} nor the C170 Exchange Request {7.12}.

M3 and THETA memory ports 0 and 2 shall be appropriately designed (with regard to performance requirements) to interface the local processor port for P3 and THETA respectively. M3 and THETA memory ports 1 and 3 and all M2 memory ports shall be standard memory ports. Of these standard memory ports, port 3 of each memory shall not only be a standard memory port but also shall be capable of interfacing an element which is not within the same EMC boundary as the memory. The other standard memory ports may assume that the element attached is within the same EMC boundary as the memory.

An S1 system and elements therein are not required to directly interface any elements on S2, S3 or THETA systems.

These interconnection requirements are summarized in Table 1.3-1. Note that any required resynchronization of clocks shall be performed by the element connecting to the standard memory port rather than by the memory.

PORT	P2 Processor		P3 Processor		THETA Processor		I2	ECS Coupler
	Local	External	Local	External	Local	External		
M2								
0 {Standard}	Yes							
1 {Standard}							Yes ①	
2 {Standard}	Yes							
3 {Standard}		Yes		Yes				Yes
M3								
0			Yes					
1 {Standard}							Yes ①	
2			Yes					
3 {Standard}				Yes				Yes
THETA MEMORY								
0 {Standard}					Yes			
1 {Standard}							Yes ①	
2					Yes			
3 {Standard}				Yes				

TABLE 1.3-1  
 Interelement Connection Alternatives

① This I2 must be inside the same EMC boundary as the memory.

Interconnection alternatives between the I2 and central memories M2, M3 or THETA shall include options for one way electrical distances of one or two clock cycles of propagation delay. Interconnection alternatives between the ECS Coupler and central memories M2, M3 shall include options for one-way electrical distances of one or two clock cycles of propagation delay.

There shall be a special processor termed the Maintenance Control Unit (MCU) which will form part of the I/O unit. Each of the central processors shall provide a Maintenance Channel {6.0} interface for the MCU. The MCU shall serve as the programmable maintenance facility for these processors.




Figure 1.3-1 S1 System




Figure 1.3-2 S2 System




Figure 1.3-3 S3 System





Figure 1.3-4 THETA System



Resynch hardware denoted by *wavy*

Figure 1.3-5

P2/M2 and P3/M3 as multi-mainframe configuration with a portion of M2 used as shared memory

#### 1.4 General Timing Considerations

Within each processor, instruction execution shall be "conceptually serialized." Although central memory and register references may occur out of order, {to whatever degree required by a processor's model-dependent implementation in the achievement of its cost/performance goals}, the results from each of the associated instructions, as observed by the processor performing their execution, shall be the same as if such instructions were actually executed in a serialized fashion i.e., each instruction's execution would be completed before the execution of any subsequent instructions would begin. The single exception to this concept shall occur in the case of self-modifying programs as stated in paragraph 2.1.2 of this specification.

Processor operations shall be further serialized, as observed by other processors, only to the extent that the function referred to as "serialization" is included within the execution of certain instructions as described in section 2.6 of this specification.

Program interruptions shall occur between the execution of instructions, and with timing precision relative to the cause of such interruptions, to the extent specified in section 2.8 of this specification.

#### 1.5 Element Identifier and Options Installed

Each element on CYBER 180 has two registers which identify that element uniquely. These registers are the Element Identifier {EID} and the Options Installed {OI}. They are used during system initialization to determine the mainframe configuration. These two registers shall be constructed such that software shall not be able to change their contents. See 2.6.5.2 for Processors, 4.5 for Memories and 5.6 for I/O Units.

1.5.1 Element Identifiers {EID}

The EID has the following format:

32	40	48	63
Element No.	Model No.	Serial No.	

The element number identifies the equipment as a processor, memory, IOU, etc.

The model number further categorizes elements. For example, a processor could be a P2, as distinguished from a P1 or P3.

EQUIPMENT	ELEMENT NO.*	MODEL NO.*
S1 System	0X	10
P1	00**	10
M1	01**	10
I1	02**	10
P2 Processor	00	20
M2 Memory	01	20
I2 IOU	02	20
P3 Processor	00	30
M3 Memory	01	30
THETA Processor	00	40
THETA Memory	01	40
ECS Coupler	03	20
CEM	04	20

\*Packed decimal notation (see 2.3.2.2)

\*\*There is one EID register in S1. When read as part of P1, M1 or I1, however, the EID returns the appropriate element number as indicated above.

Table 1.5-1 Element Identifiers {EID}

The serial number field is written in packed decimal notation (see 2.3.2.2). In this way, the console displays the literal EID.

SERIAL NO.	PACKED DECIMAL EQUIVALENT {48-63}
0101	0000 0001 0000 0001
0109	0000 0001 0000 1001
0110	0000 0001 0001 0000
1489	0001 0100 1000 1001
1490	0001 0100 1001 0000

Table 1.5-2 Typical Serial Numbers

1.5.2 Options Installed {OI}

The OI identifies the options installed on a given element. Examples are: channels and barrels on the IOU; cache or control store extensions on a processor; various memory increments on memory; various processor/memory/IOU configurations on the S1 system.



2.0 Processor

Processor models P1-P3 & Theta shall provide the means for reading and translating each of the instruction codes contained in the instruction repertoire, as well as performing the corresponding execution of these instructions as defined by the descriptions contained in this specification.

In order to accomplish instruction fetch and execution, each processor shall additionally provide the means for referencing central memory. Central memory references shall be performed in virtual mode, which shall include the address translation and protection facilities as described in Sections 3.0 through 3.6 of this specification.

2.1 General Description

For the purposes of this specification the operation codes from the instruction repertoire shall be divided into four groups of instructions referred to as the General Instructions, the Business Data Processing Instructions, the Floating Point Instructions, and the System Instructions. In addition to central memory, addressed in virtual mode, the execution of the instructions within the first three of these instruction groups, namely the General, BDP, and Flt. Pt. Instructions, shall require the means to reference general containers referred to as the P Register, the A Registers, and the X Registers. Also, the means for detecting and indicating exceptional conditions, which may occur in the course of executing these instructions, shall be provided in accordance with the appropriate instruction descriptions contained in this specification.


The fourth group, namely the System Instructions, shall additionally require the means to reference special containers referred to as the Processor State Registers, Process State Registers, and Memory Maintenance Registers in accordance with the appropriate descriptions contained within sections 2.5, 2.6, and 4.5 of this specification, respectively.

2.1.1 General Registers

The means for referencing a total of 33 General Registers shall be provided.

2.1.1.1 P Register

The Program Address Register, referred to simply as the P Register, shall consist of 64 bits, numbered from left to right, beginning with bit position 00. Conceptually, the P Register shall contain the Process Virtual Address, PVA, of an instruction in central memory during the time it is read, interpreted, and executed by the processor. Similarly, the P Register shall contain "Keys" to central memory during each instruction's execution. The contents of the P Register shall be formatted as follows: where the RN {Ring Number}, SEG {Segment} and BN {Byte Number} fields are individually described within Section 3.2 of this specification, and the GK {Global Key} and LK {Local Key} fields are individually described within paragraph 3.6.3 of this specification.




2.1.1.2 A Registers

The sixteen A Registers, referred to as the A0 Register through the AF Register (using hexadecimal notation), shall consist of 48 bits each, identical in format to the rightmost 48 bits of the P Register as just previously described.

Note. Although these address registers are intended for general use in explicitly supplying such PVA's as may be required for branch {jump} and operand references to central memory, an aggregate of five A Registers, (namely, A0 through A4), shall be implicitly utilized during CALL instruction executions as described in Section 2.6 of this specification.

2.1.1.3 X Registers

The sixteen X Registers, referred to as the XO Register through the XF Register (using hexadecimal notation), shall consist of 64 bits each with their bit positions numbered from left to right, beginning with bit position 00, as follows:



The 64-bit contents of an X Register may be treated as a logical quantity, a signed binary integer, or a signed floating point number. Bit string, byte string, 32-bit halfword (right-justified in bit positions 32 through 63), and 64-bit word operations shall be provided for the contents of the X Registers.

Store operations to Xk left (XkL) shall not alter Xk right (XkR) and store operations to Xk/XO/X1 right shall not alter Xk/XO/X1 left.

**NOTE.** Although these operand registers are intended for general use in explicitly supplying such operands as may be required for accomplishing the execution of a majority of instructions, the first two X Registers, (namely, XO and X1), shall be implicitly utilized during certain instructions which require additional input arguments or execution results. In these cases, Register XO Right shall normally be used to supply additional input parameters to instruction execution and Register X1 Right shall be utilized to receive additional results from instruction execution. Whenever applicable, the instruction descriptions contained in this specification will fully define all register utilizations which shall be implicit in nature, including those cases in which the contents of Register XO shall be interpreted as consisting, partially or entirely, of zeros.



2.1.2 Programming Restrictions

Programmed modification of the instructions comprising a stored program in central memory may lead to undefined results for instructions in the instruction stack (buffer). On exchange operations, the instruction stack is cleared as described in paragraph 2.8.5.

2.1.3 Instructions

Instructions shall be 16 bits or 32-bits in length, according to one of the four formats described in the following sub-paragraphs.

2.1.3.1 Formats j k i D and S j k i D




Non-vector instructions: the j, k and i fields shall provide register designations, the D field shall provide either a signed shift count, a positive displacement or a bit-string descriptor, and the S field shall provide a sub-operation code.

Within the BDP instruction group, one or two descriptors shall be appended to instruction format jkiD. See Section 2.3.


Vector instructions: the j, k and i fields shall provide register designations (A registers containing the starting address of a vector or X registers containing an immediate operand) and the D field containing both the length of the vector operation and the broadcast selection.

2.1.3.2 Format j k



For this 16-bit instruction format, the j field shall provide a register designation, a sub-operation code, or an immediate operand value and the k field shall provide a register designation or an immediate operand value. Within the BDP instruction group, two descriptors shall be appended to this instruction format. See Section 2.3.

2.1.3.3 Format j k q



For this 32-bit instruction format, the j and k fields shall provide register designations, sub-operation codes, or an immediate operand value. The 16-bit q-field shall provide a signed displacement or an immediate operand value.

2.1.3.4 Access

Instruction accesses shall be confined to byte addresses which are 0, modulo 2. {The 32-bit instructions are not restricted to be in a single central memory word.} Thus, values which have a one bit in position 63 shall be detected at the time an attempt is made to transfer such values into the P Register, an Address Specification error shall be recorded, and the corresponding program interruption shall occur. See subparagraph 2.8.1.5 of this specification.

For the purpose of establishing central memory access validation, the reading of every instruction shall be an Execute type access. When specifically included within an instruction's description, the appropriate central memory access, performed for the purpose of fetching the instruction to be subsequently executed, shall be execute validated. Execute type accesses shall use the ring number contained in the P Register for access validation.

The access validation procedure, which requires the classification of central memory accesses into read, write, execute, and call types, is described in Section 3.6 of this specification. As part of the Virtual Memory Mechanism, this validation procedure is intended to provide hardware assistance in satisfying the requirements for privacy and protection of information stored in central memory, while simultaneously sustaining the ability of various processes to share central memory information.

With respect to "demand page" interrupts {Page Table Search without Find conditions as described in subparagraph 2.8.1.10 of this specification} the fetching of an instruction shall be considered as part of that instruction's execution. This shall apply even when the instruction fetch is immediately preceded by a branch exit {as described in paragraph 2.2.3 of this specification} on the part of the previous instruction. Thus, with respect to demand paging, the execution of an instruction shall never include the fetching of the next instruction to be executed. See paragraphs 2.2.3.6 and 2.6.1.2.

2.1.3.5 Unused Bits

When one or more bits from an instruction are unused, i.e., their value{s} and associated function{s} are not specified within the instruction description, the execution of these instructions shall not be affected by the values of these bits. However, it is recommended that such bits are equal to zeroes.

2.1.3.6 Nomenclature

Throughout the instruction descriptions contained in this specification, the following conventions shall be used with respect to nomenclature.

- a. The expressions "Register Aj" and "the Aj Register" shall be used interchangeably to denote the 48-bit A Register specified by the 4-bit j field from an instruction. Thus, "Aj" shall denote one of the sixteen A Registers, AD through AF {in hexadecimal notation} corresponding to j field values of 0 through 15 {in decimal notation}, respectively.

The 4-bit k field from an instruction shall be interpreted in a manner identical to the j field {as just described} with respect to the interchangeable expressions "Register Ak" and "the Ak Register."

- b. The expressions "Register Xj" and "the Xj Register" shall be used interchangeably to denote the 64-bit X Register specified by the 4-bit j field from an instruction. Thus, "Xj" shall denote one of the sixteen X Registers, XD through XF {in hexadecimal notation} corresponding to j field values of 0 through 15 {in decimal notation}, respectively.

The 4-bit k field from an instruction shall be interpreted in a manner identical to the j field {as just described} with respect to the interchangeable expressions "Register Xk" and "the Xk Register."

- c. With respect to the X Registers, the terms "Left" and "Right" shall be used to denote the leftmost and rightmost 32-bit positions, respectively. Thus, "Register Xk Left" shall denote the leftmost 32-bit positions, 00 through 31, of the Xk Register and "Register Xk Right" shall denote the rightmost 32-bit positions, 32 through 63, of the Xk Register.
- d. Parentheses shall be used within instruction names to denote "the contents of".
- e. Units of information shall be referred to as bytes {8 bits}, parcels {16 bits}, halfwords {32 bits} or words {64 bits} with the following numbering conventions (always numbered consecutively from left to right):

Bits	00 →	08 →	16 →	24 →	32 →	40 →	48 →	56 →	63
Bytes	0	1	2	3	4	5	6	7	
Parcels	0		1		2		3		
Halfwords	0				1				
Word	0								
	00 → → → → → → → → → → 63								

Note: Alphanumeric (including decimal) and floating point data formats are illustrated in Sections 2.3 and 2.4, respectively of this specification.

- f. Bits within registers are numbered consecutively from left to right with the rightmost bit always equal to 63. For CYBER 170 bit numbering, see 7.2.1.

#### 2.1.4 Address Arithmetic

Address arithmetic operations, referred to as "indexing" and "displacement," shall be performed on signed, 32-bit integers using 2's complement addition without overflow detection.

#### 2.1.5 Address Exception

When the leftmost bit of the BN field, (position 32), in any PVA is equal to a one at the time it is used to access central memory, an Address Specification error shall be recorded, the central memory access shall be inhibited, and the corresponding program interruption shall occur. See subparagraph 2.8.1.5 of this specification.

#### 2.1.6 Instruction Reference Numbers

Prior to the assignment of operation codes, each instruction was identified by a three-digit reference number. These reference numbers are shown in this specification now only for historical continuity.

Appendix A lists CP instructions in reference number sequence. All other tabulations, however, emphasize the operation code of the instruction, which has become the preferred instruction identifier.

#### 2.1.7 Zero Field Length

The following instructions make memory references controlled by a field length. When the field length is zero, no actual memory reference shall be performed. For all field lengths including zero, however, these instructions shall go through normal address exception detection: Access Violation, Invalid Segment, Address Specification Error, and Page Fault (see 2.8.1), and Debug testing (see 2.7.2).

- Load/Store Multiple (Op. 80, 81)
- Decimal Sum, Difference, Product, Quotient (Op. 70,71,72,73)
- Decimal Scale and Scale Rounded (Op. E4, D5)
- Decimal Compare (Op. 74)
- Numeric Move (Op. 75)
- Byte Compare and Compare Collated (Op. 77, E9)
- Byte Scan While Nonmember (Op. F3)
- Byte Translate (Op. EB)
- Move Bytes (Op. 76)
- Calculate Subscript and Add (Op. F4)
- Move, Compare, Add Immediate Data (Op. F9, FA, FB)
- All Vector Instructions (Op. 4X-5X)

## 2-2 General Instructions

For the purpose of this specification, the instructions comprising the General Instruction group shall be further classified, according to function, as described by the titles for paragraph numbers 2-2.1 through 2-2.10 of this specification.

### 2-2.1 Load and Store

This sub-group of instructions shall provide the means for transferring data, in the form of a single bit, a byte string, a 64-bit word, or multiple 64-bit words between one or more registers and one or more locations in central memory as specified by the individual operation codes.

For the purpose of establishing operand access validity for the associated central memory read and write accesses, the ring number used for validation shall be the value of the ring number contained in bit positions 16 through 19 of the associated A Register.

The central memory operand access type for the Load Bytes to Xk from {P} displaced by Q, {Op. 86} shall be execute-access {see subparagraph 2-2.1.4}. For all other load and store instructions in this sub-group, the central memory operand access types shall be read-access for any instruction which loads an A or X register, and write-access for any instruction which stores an A or X register.

Instructions which transfer data from one or more registers to central memory, {namely, Store instructions}, shall not alter the contents of any register which serves as a source of the data to be transferred to central memory.

### 2-2.1.1 Load/Store Bytes, Xk; Length Per S

- a. Load Bytes to Xk from {Aj} displaced by D and indexed by {iR}, Length per S  
DSjkiD {Ref. 001}
- b. Store Bytes from Xk at {Aj} displaced by D and indexed by {iR}, Length per S  
DSjkiD {Ref. 003}

Operation: These instructions shall transfer a field of bytes between Register Xk and a byte field in central memory with the direction of transfer determined by the operation code. The length of the byte field in central memory shall be determined from the instruction's S field as follows:

Load Bytes...	S = 0-7	length = 1-8
Store Bytes...	S = 8-F	length = 1-8

The bytes in Register Xk shall be right-justified, so that the appropriate left-most byte positions in Register Xk shall be cleared for load instructions with lengths less than eight, and the appropriate left-most byte positions within the Xk Register shall not be transferred for store instructions with lengths less than eight.

Addressing: The beginning {the leftmost byte position} of the byte string in central memory shall be determined by means of the PVA obtained from the Aj Register, modified by byte item counts as follows:

Displacement and Indexing: The 32-bit halfword obtained from register Xi Right and the 32-bit quantity obtained by left-extending the D field with zeroes shall be added to the right-most 32 bits of the PVA obtained from the Aj Register. In this context, the contents of the X0 Register shall be interpreted as consisting of all zeroes.

2.2.1.2 Load/Store Word, Xk

- a. Load Xk from {Aj displaced by  $\delta * D$  and indexed by  $\delta * XiR$ }  
A2jkiD {Ref. 005}
- b. Load Xk from {Aj displaced by  $\delta * Q$ }  
 $\delta 2jkQ$  {Ref. 006}
- c. Store Xk at {Aj displaced by  $\delta * D$  and indexed by  $\delta * XiR$ }  
A3jkiD {Ref. 007}
- d. Store Xk at {Aj displaced by  $\delta * Q$ }  
 $\delta 3jkQ$  {Ref. 008}

Operation: These instructions shall transfer a word between Register Xk and a word location in central memory. The direction of transfer shall be determined by the operation code.

Addressing: The item location in central memory shall be determined by means of the PVA obtained from register Aj modified by a 32-bit quantity calculated as follows:

Displacement and Indexing: The 32-bit halfword obtained from register Xi Right shall be shifted left 3 bit positions, end-off with zeroes inserted; the 12-bit quantity obtained from the D field of the instruction shall be expanded to 29 bits by extending zeroes on the left and shall then be shifted left 3-bit positions with zeroes inserted on the right. The two 32-bit quantities resulting from these operations shall then be added to the rightmost 32 bits of the PVA obtained from the Aj register. In this context, the contents of register XD shall be interpreted as consisting of all zeroes.

Displacement: The Q field from the instruction shall be expanded to 29 bits by means of sign extension and shall then be shifted left 3-bit positions with zeroes inserted on the right. The 32-bit result shall then be added to the rightmost 32 bits of the PVA obtained from the Aj register.

Notes: Unless the PVA from the Aj register consists of a byte address which is 0 modulo 8, an Address Specification error shall be detected, the execution of the instruction shall be inhibited, and the corresponding program interruption shall occur. See subparagraph 2.8.1.5 of this specification.

2.2.1.3 Load/Store Bytes, Xk; Length Per X0

- a. Load Bytes to Xk from {Aj displaced by D and indexed by XiR}, Length Per X0  
A4jkiD {Ref. 009}
- b. Store Bytes from Xk at {Aj displaced by D and indexed by XiR}, Length Per X0  
A5jkiD {Ref. 011}

Operation: These instructions shall transfer a field of bytes between Register Xk and a byte field in central memory with the direction of the transfer determined by the operation code. The length of the byte field in central memory shall be determined by adding one to the value of the rightmost 3 bits contained in Register X0.

In all other respects, these operations shall be identical to those described in subparagraph 2.2.1.1 of this specification.

2.2.1.4 Load Bytes, Xk; Length Per j

Load Bytes to Xk from {P displaced by Q}, Length per j

$\delta 6jkQ$  {Ref. 013}

Operation: This instruction shall transfer a field of bytes from central memory to register Xk. The length of the byte field in central memory shall be determined by adding one to the value of the rightmost 3 bits of the j field from the instruction. The byte{s} loaded into Register Xk shall be right-justified so that the appropriate leftmost byte position{s} in Register Xk shall be cleared for lengths less than eight.

Addressing: The beginning {the leftmost byte position} of the byte field in central memory shall be determined by expanding the Q field to 32 bits by means of sign extension and then adding the result to the rightmost 32 bits of the PVA obtained from the P Register.

Notes: The read operation for the field of bytes from central memory shall be tested for access validity as if it were an instruction fetch, thus requiring execute-access rather than read-access validity.

2.2.1.5 Load/Store Bit, Xk

- a. Load Bit to Xk from {Aj displaced by Q and bit-indexed by XOR}

88jkQ {Ref. 014}

- b. Store Bit from Xk at {Aj displaced by Q and bit-indexed by XOR}

87jkQ {Ref. 015}

Operation: These instructions shall transfer a single bit between Register Xk Right, bit position 63, and a bit position in central memory, with the direction of the transfer determined by the operation code. Additionally, the load instruction shall clear the Xk Register in its leftmost 63 bit positions, 00 through 62.

Addressing: The byte in central memory, containing the bit position to be loaded from or stored into, shall be addressed by means of the PVA contained in the Aj Register modified as follows: The 32-bit halfword obtained from Register X0 Right shall be shifted right three bit positions, end-off with sign extension on the left, and the Q field from the instruction shall be expanded to 32 bits by means of sign extension. These two 32-bit results shall then be added to the rightmost 32 bits of the PVA obtained from the Aj Register.

Bit Selection: The bit position within the addressed byte in central memory shall be selected by means of the rightmost three bits obtained from Register X0 Right, bit positions 61 through 63. Values from 0 through 7 for these three bits shall select the corresponding bit position, 0 through 7 within the central memory byte.

Notes: The instruction which transfers a bit to central memory shall accomplish the associated central memory operations in a non-preemptive manner, i.e., the byte containing the bit to be stored shall be read, modified in the appropriate bit position to the extent required, and then written such that no other accesses from any port to the addressed byte shall be permitted between these read and write accesses. When clearing a synchronization "lock" with this instruction, pre-serialization is required. This should be achieved by issuing a "Test and Set Bit" instruction {124} immediately prior to the Store Bit. Since the 124 instruction post-serializes, this sequence effectively pre-serializes the clearing of the "lock".

For the instruction which transfers a bit to central memory, operand access validation shall consist of write access validation only.

2.2.1.6 Load/Store Address, Ak

- a. Load Ak from {Aj displaced by D and indexed by XiR}

ADjkiD {Ref. 016}

- b. Load Ak from {Aj displaced by Q}

84jkQ {Ref. 017}

- c. Store Ak at {Aj displaced by D and indexed by XiR}

A1jkiD {Ref. 018}

- d. Store Ak at {Aj displaced by Q}

85jkQ {Ref. 019}

Operation: These instructions shall transfer six bytes between the Ak register, right-justified, and a six byte field in central memory, with the direction of transfer and the addressing of central memory determined by the operation code.

Addressing: For the AD and A1 instructions, the left-most byte position of the six byte field in central memory shall be addressed by means of the PVA initially contained in register Aj, modified by byte item counts in a manner identical to that described in section 2.2.1.1.

For the 84 and 85 instructions, the left-most byte position of the six byte field in central memory shall be addressed by means of the PVA initially contained in Register {Aj}, modified in its rightmost 32-bit positions by the addition of the 32-bit quantity obtained by left extending the sign of the 16-bit Q field from the associated instruction.

Special Load Conditions: The instructions which load Register Ak shall unconditionally transfer only the rightmost 44 bits of the six byte field from central memory to bit positions 20 through 63 of Register Ak.

When the instructions which load AK are executed, the larger value of 1} the leftmost 4 bits of the six byte field from central memory, 2} the leftmost 4 bits in bit positions 16 through 19 of the Aj Register and 3} the R1 field contained in the 4-bit positions 08 through 11 of the segment descriptor associated with the PVA obtained from Register Aj, shall be transferred to bit positions 16 through 19 of Register Ak.

{For the format of a segment descriptor and the definition of its R1 field, see paragraphs 3.3.1 and 3.6.2 of this specification, respectively.

When the leftmost 4 bits of the six byte field from central memory are all equal to zero, a Ring Number Zero condition shall be detected and, following the completion of the associated Load instruction's execution, the corresponding program interruption shall take place. See subparagraph 2.8.1.13 of this specification.

2.2.1.7


Load/Store Multiple

- a. Load Multiple Registers from {Aj displaced by  $\delta * Q$ },  
 Selectivity Per XkR  
 $\delta 0 j k Q$  {Ref. 020}
- b. Store Multiple Registers at {Aj displaced by  $\delta * Q$ },  
 Selectivity Per XkR  
 $\delta 1 j k Q$  {Ref. 021}

Operation. These instructions shall transfer data between the general registers and central memory with the direction of the transfer determined by the operation code. Central memory address formation and general register selections shall be performed as follows:

Address Formation. The beginning address in central memory, of the contiguous word locations to which or from which, as determined by the operation code, the designated transfers shall take place, shall be formed by means of displacement addressing. The 16-bit Q field from the instruction shall be expanded to 29 bits by means of sign extension, these 29 bits shall be shifted left three bit positions with zeros inserted on the right, and this 32-bit shifted result shall be added to the rightmost 32 bits of the PVA initially contained in the Aj Register. The resulting PVA shall be used as the beginning address of the word field in central memory referenced by these instructions.

Register Selection. Selectivity of transfers between general registers and central memory shall be accomplished by interpreting the rightmost 16-bits initially contained in Register Xk Right as four fields of 4-bits each in the following manner:



When the first register number is greater than the associated last register number, none of the registers from the corresponding A or X Register groups shall be loaded or stored.

Transfers between registers and central memory shall begin with the A Register Group and end with the X Register Group to the extent that the Registers within these groups are designated by the rightmost 16-bits of Register Xk Right. A positive offset, applied to the PVA designating the first word location of the central memory field, shall begin with zero and shall be increased by eight for each designated transfer as it is accomplished during the course of instruction execution.

The relationship between the bits contained in positions 4A through 63 of Register Xk Right, the 16 registers contained in each of the general register groups A and X, and the positive offset values applied to the beginning address of the word field in central memory, are illustrated in Figure 2-2-1 for the case in which all 32 Registers are transferred.

The leftmost 16-bits of the word locations in the central memory field, which are associated with A Registers to the extent designated, shall not be used by the instruction which loads multiple registers and shall be cleared by the instruction which stores multiple registers.



Special Load A Conditions: The instruction which loads A Registers shall unconditionally transfer only the rightmost 44-bit positions 20 through 63 of each appropriate word from central memory to the corresponding bit positions of the designated A Registers.

As part of the execution of the Load Multiple instruction, the larger value of 1) the 4 bits in bit positions 16 through 19 of each appropriate word from central memory, 2) the leftmost 4 bits in bit positions 16 through 19 of the Aj Register, and 3) the R1 field contained in the 4-bit positions 08 through 11 of the segment descriptor associated with the PVA obtained from Register Aj, shall be transferred to bit positions 16 through 19 of each of the appropriately designated A Registers.

With respect to the designated A Registers, when all 4 bits in positions 16 through 19 of any associated word from central memory are equal to zero, a Ring Number Zero condition shall be detected and, following the completion of the Load Multiple instruction's execution, the associated program interruption shall occur. See subparagraph 2.8.1.13 of this specification.

Notes: For both of these operation codes, unless the PVA initially contained in the Aj Register consists of a byte address which is equal to 0, modulo 8, an Address Specification error shall be detected, all transfers associated with the execution of these instructions shall be inhibited, and the corresponding program interruption shall occur. See subparagraph 2.8.1.5 of this specification.

"For the instruction which loads multiple registers, {reference number 20}, the PVA resulting from the addition of {Aj} and the d field from the instruction, shall constitute the only Data Read argument for this instruction with respect to a Debug List Scan operation. {See paragraph 2.7.2.}

For the instruction which stores multiple registers, {reference number 21}, the PVA resulting from the addition of {Aj} and the d field from the instruction shall constitute the only Data Write argument for the instruction with respect to a Debug List Scan operation. {See paragraph 2.7.2.}"




Figure 2.2-1  
 Register Selectivity Correspondence


2.2.2 Integer Arithmetic

Integer arithmetic operations shall be performed on words and halfwords contained in Register Xk and Register Xk Right, respectively, as described in the following subparagraphs.

Binary integers contained in the X Registers shall consist of signed, two's complement, 32-bit or 64-bit quantities. The leftmost bit, (in position 00 for 64-bit integers and in position 32 for 32-bit integers), shall constitute the sign bit. Positive quantities shall consist of a sign bit in the zero state with the 31 or 63 contiguous bits immediately to the right of the sign bit, expressing the magnitude of the number. Negative quantities shall be expressed as the two's complement of their positive representations, resulting in a sign bit in the one state. Conceptually, the two's complement of a binary integer shall be formed by adding one to its one's complement representation. (Conceptually, the one's complement of a binary integer shall be formed by subtracting it, bit-for-bit, from another number consisting entirely of one bits).



Register Xk: 64-bit integer



Register Xk Right: 32-bit integer

The ranges in magnitude, M, covered by binary integers in each of the two fixed point formats, shall be as follows:

$$32\text{-bit Integer: } -2^{31} \leq M \leq 2^{31}-1 \quad 64\text{-bit Integer: } -2^{63} \leq M \leq 2^{63}-1$$

2.2.2.1 Integer Sum, Xk

- a. Integer Sum, Xk replaced by Xk plus Xj  
 $24jk \quad \{\text{Ref. 022}\}$
- b. Integer Sum, Xk replaced by Xj plus 0  
 $8Bjk0 \quad \{\text{Ref. 143}\}$
- c. Integer Sum, Xk replaced by Xk plus j  
 $10jk \quad \{\text{Ref. 166}\}$

These instructions shall obtain a 64-bit addend from the initial contents of Register Xj, or from the 16-bit sign-extended 0 field of the instruction, or from the 4-bit zeros extended j field of the instruction, as determined by the operation code. The 64-bit addend thus derived shall be added to the 64-bit word initially contained in Register Xk or Xj, as correspondingly determined by the operation code, and shall transfer the 64-bit sum to Register Xk. Each 64-bit word shall be treated as a signed two's complement integer.

When the augend and addend are identically signed, and their addition produces a sum with a sign opposite that of the addend and augend, an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

2.2.2.2 Integer Difference, Xk

- a. Integer Difference, Xk replaced by Xk minus Xj  
 $25jk \quad \{\text{Ref. 023}\}$
- b. Integer Difference, Xk replaced by Xk minus j  
 $11jk \quad \{\text{Ref. 167}\}$

These instructions shall obtain a 64-bit subtrahend from the initial contents of Register Xj or from the 4-bit zeros extended j field of the instruction, as determined by the operation code. The 64-bit subtrahend thus derived shall be subtracted from the 64-bit word initially contained in Register Xk and the difference shall be transferred to Register Xk. Each 64-bit word shall be treated as a signed two's complement integer.

When the minuend and subtrahend are oppositely signed and the subtraction produces a difference with a sign opposite that of the minuend, an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

2.2.2.3 Integer Product, Xk

- a. Integer Product, Xk replaced by Xk times Xj  
26jk {Ref. 024}
- b. Integer Product Xk replaced by Xj times 0  
B2jk0 {Ref. 168}

These instructions shall obtain a 64-bit multiplier from the initial contents of Register Xj or from the 16-bit sign extended 0 field of the instruction, as determined by the operation code. The 64-bit multiplier thus derived shall be taken times the 64-bit word initially contained in Register Xk or Register Xj as determined by the operation code. The result of this multiplication shall consist of a 128-bit intermediate product, algebraically signed. The rightmost 64-bits of this intermediate product shall be transferred to the Xk Register.

Unless the leftmost 65 bits of the properly signed intermediate product are all in the same state, an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

2.2.2.4 Integer Quotient, Xk

- Integer Quotient Xk replaced by Xk divided by Xj  
27jk {Ref. 025}

This instruction shall divide the 64-bit word initially contained in the Xk Register by the 64-bit word initially contained in the Xj Register. Provided the divisor is not equal to zero, the results of the division, consisting of a 64-bit quotient algebraically signed, shall be transferred to Register Xk.

When the divisor is equal to zero, the contents of Register Xk shall not change and a Divide Fault condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.8 of this specification.

For the case in which  $-2^{63}$  is divided by  $-2^0$ , the quotient result shall have the form of  $-2^{63}$ , an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

Note: The division shall produce a quotient result which, in its absolute form, shall not have been rounded upwards. Thus, when the absolute value of the quotient result is concatenated to a single zero bit, that quantity shall be equal to or less than the absolute value of the quotient computed to one additional bit of precision in the rightmost position. Moreover, when the absolute value of the quotient result is increased by one and concatenated to a single zero bit, that quantity shall be greater than the absolute value of the quotient computed to one additional bit of precision in the rightmost position.

#### 2.2.2.5 Half Word Integer Sum, XkR

- a. Integer Sum, XkR replaced by XkR plus XjR

20jk {Ref. 027}

- b. Integer Sum, XkR replaced by XjR plus Q

8AjKQ {Ref. 028}

- c. Integer Sum, XkR replaced by XkR plus j

28jk {Ref. 029}

Operation: These instructions shall obtain a 32-bit addend from the initial contents of Register Xj Right, from the 16-bit sign extended Q field of the instruction, or from the 4-bit zeros extended j field of the instruction, as determined by the operation code.

The 32-bit addend thus derived, shall be added to the 32-bit halfword initially contained in Register Xk Right or Register Xj Right, as determined by the operation code and the sum shall be transferred to Register Xk Right. Each of these 32-bit halfwords shall be treated as signed two's complement integers.

When the augend and addend are identically signed, and their addition produces a sum with a sign opposite that of the addend and augend, an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

#### 2.2.2.6 Half Word Integer Difference, XkR

- a. Integer Difference, XkR replaced by XkR minus XjR

21jk {Ref. 030}

- b. Integer Difference, XkR replaced by XkR minus j

29jk {Ref. 031}

Operation: These instructions shall obtain a 32-bit subtrahend from the initial contents of Register Xj Right or from the 4-bit zeros extended j field from the instruction, as determined by the operation code.

The 32-bit subtrahend thus derived shall be subtracted from the 32-bit half word initially contained in Register Xk Right and the difference shall be transferred to Register Xk Right. Each of these 32-bit halfwords shall be treated as signed two's complement integers. When the minuend and subtrahend are oppositely signed and the subtraction produces a difference with a sign opposite that of the minuend, an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

#### 2.2.2.7 Half Word Integer Product, XkR

- a. Integer Product, XkR replaced by XkR times XjR

22jk {Ref. 032}

- b. Integer Product, XkR replaced by XjR times Q

8CjkQ {Ref. 033}

These instructions shall obtain a 32-bit multiplier from the initial contents of Register Xj Right or from the 16-bit sign extended Q field of the instruction, as determined by the operation code.

The 32-bit multiplier thus derived shall be taken times the 32-bit half-word initially contained in Register Xk Right or Register Xj Right as determined by the operation code. The result of the multiplication shall consist of a 64-bit intermediate product, algebraically signed. The rightmost 32 bits of this intermediate product shall be transferred to Register Xk Right.

Unless the leftmost 33 bits of the properly signed intermediate product are all in the same state, an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

2.2.2.8 Half Word Integer Quotient, XkR

Integer Quotient, XkR replaced by XkR divided by XjR

2Bjk {Ref. 034}

This instruction shall divide the 32-bit halfword initially contained in Register Xk Right by the 32-bit halfword initially contained in Register Xj Right. Provided the divisor is not equal to zero, the results of the division, consisting of a 32-bit quotient, algebraically signed, shall be transferred to Register Xk Right.

When the divisor is equal to zero, the contents of Register Xk shall not be changed and a Divide Fault condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.8 of this specification.

For the case in which  $-2^{31}$  is divided by  $-2^0$ , the quotient result shall have the form of  $-2^{31}$ , an Arithmetic Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

Note: The division shall produce a quotient result which, in its absolute form, shall not have been rounded upwards. Thus, when the absolute value of the quotient result is concatenated to a single zero bit, that quantity shall be equal to or less than the absolute value of the quotient computed to one additional bit of precision in the rightmost position. Moreover, when the absolute value of the quotient result is increased by one and concatenated to a single zero bit, that quantity shall be greater than the absolute value of the quotient computed to one additional bit of precision in the rightmost position.

2.2.2.9 Integer Compare

a. Integer Compare, Xj to Xk, result to XlR

2Djk {Ref. 035}

b. Integer Compare, XjR to XkR, result to XlR

2Cjk {Ref. 036}

Operation: These instructions shall perform an algebraic comparison of the signed, two's complement, binary integer initially contained in Register Xj to the signed, two's complement, binary integer initially contained in Register Xk. These compared values shall consist of 64-bits or 32-bits (right-justified in positions 32 through 63) as determined by the operation code. In this context the contents of the X0 Register shall be interpreted as consisting entirely of zeros.

Results: When the comparison finds these quantities equal, Register Xl Right shall be cleared in all 32 bit positions. When the comparison finds the quantity obtained from Register Xj greater than the quantity obtained from Register Xk, Register Xl Right shall be cleared in bit positions 32 and 34 through 63, and shall be set in bit position 33. When the comparison finds the quantity obtained from Register Xj less than the quantity obtained from Register Xk, Register Xl Right shall be cleared in bit positions 34 through 63 and shall be set in bit positions 32 and 33.

2.2.3 Branch

The instructions within this subgroup shall consist of both conditional and unconditional branch instructions.

Each conditional branch instruction shall perform a comparison between the contents of two general registers. Then, based on the relationship between the results of that comparison and the branch condition as specified by means of the instruction's operation code, each conditional branch instruction shall perform either a normal exit or a branch exit.

Normal exit: When the results of a comparison do not satisfy the branch condition as specified by the operation code, a normal exit shall be performed. A normal exit for all conditional branch instructions shall consist of adding four to the rightmost 32 bits of the PVA obtained from the P Register with that 32-bit sum returned to the P Register in its rightmost 32-bit positions.

Branch exit: When the results of a comparison satisfy the branch condition as specified by the operation code, a branch exit shall be performed. A branch exit shall consist of expanding the 16-bit  $\alpha$  field from the instruction to 31 bits by means of sign extension, shifting these 31 bits left one bit position with a zero inserted on the right, and adding this 32-bit shifted result to the rightmost 32-bits of the PVA obtained from the P Register with the 32-bit sum returned to the P Register in its rightmost 32-bit positions.

Unconditional branch instructions shall perform branch exits according to the appropriate instruction descriptions contained in subparagraphs 2.2.3.5 and 2.2.3.6 of this specification.

2.2.3.1 Conditional, X

- a. Branch to P displaced by  $2^{\alpha}$  if Xj equal to Xk  
 $\alpha 4jk\alpha$  {Ref. 037}
- b. Branch to P displaced by  $2^{\alpha}$  if Xj not equal to Xk  
 $\alpha 5jk\alpha$  {Ref. 038}
- c. Branch to P displaced by  $2^{\alpha}$  if Xj greater than Xk  
 $\alpha 6jk\alpha$  {Ref. 039}
- d. Branch to P displaced by  $2^{\alpha}$  if Xj greater than or equal to Xk  
 $\alpha 7jk\alpha$  {Ref. 040}

Each of these instructions shall perform an algebraic comparison of the 64-bit word obtained from Register Xj to the 64-bit word obtained from Register Xk. Each of these 64-bit words shall be treated as signed, two's complement, binary integers. The contents of Register X0 shall be interpreted as consisting entirely of zeros.

These instructions shall perform a normal exit or a branch exit in the manner previously described in Paragraph 2.2.3 of this specification.

2.2.3.2 Conditional, X Right

- a. Branch to P displaced by  $2^{\alpha}$  if XjR equal to XkR  
 $\alpha 0jk\alpha$  {Ref. 041}
- b. Branch to P displaced by  $2^{\alpha}$  if XjR not equal to XkR  
 $\alpha 1jk\alpha$  {Ref. 042}
- c. Branch to P displaced by  $2^{\alpha}$  if XjR greater than XkR  
 $\alpha 2jk\alpha$  {Ref. 043}
- d. Branch to P displaced by  $2^{\alpha}$  if XjR greater than or equal to XkR  
 $\alpha 3jk\alpha$  {Ref. 044}

Each of these instructions shall perform an algebraic comparison of the 32-bit halfword obtained from Register Xj Right with the 32-bit halfword obtained from Register Xk Right. Each of these 32-bit halfwords shall be treated as signed, two's complement, binary integers. The contents of Register X0 shall be interpreted as consisting entirely of zeros.

These instructions shall perform a normal exit or a branch exit in the manner previously described in Paragraph 2.2.3 of this specification.

### 2.2.3.3 Branch and Increment

Branch to P displaced by  $2 * \theta$  and increment Xk if Xj greater than Xk

$\eta C j k \theta$  {Ref. 045}

This instruction shall perform an algebraic comparison of the 64-bit word initially contained in Register Xj with the 64-bit word initially contained in Register Xk. Each of these 64 bit words shall be treated as signed, two's complement, binary integers. With respect to the Xj Register only, Register X0 shall be interpreted as consisting entirely of zeroes.

When this comparison does not find the value initially contained in Register Xj greater than the value initially contained in Register Xk, a normal exit shall be performed in the manner previously described in Paragraph 2.2.3 of this specification.

When this comparison finds the value initially contained in Register Xj greater than the value initially contained in Register Xk, a branch exit shall be performed in the manner previously described in Paragraph 2.2.3 of this specification. In addition, the 64 bit word initially contained in Register Xk shall be increased by one in value and the result returned to the Xk Register. Overflow will be ignored.

### 2.2.3.4 Branch on Segments Unequal

Branch to P displaced by  $2 * \theta$  if segments unequal; else compare byte numbers, result to X1R

$\eta D j k \theta$  {Ref. 046}

This instruction shall perform a bit-for-bit comparison between the 12-bit SEG field contained in bit positions 20 through 31 of Register Aj and the 12-bit SEG field contained in bit positions 20 through 31 of Register Ak. When the comparison finds the SEG fields not equal, this instruction shall perform a branch exit in the manner described in Paragraph 2.2.3 of this specification.

When the comparison finds the SEG fields equal, this instruction shall perform an algebraic comparison of the 32-bit BN field contained in bit positions 32 through 63 of Register Aj to the 32-bit BN field contained in bit positions 32 through 63 of Register Ak and shall perform a normal exit in the manner described in Paragraph 2.2.3 of this specification.

The algebraic comparison of the BN fields shall treat each of these 32-bit quantities as signed two's complement binary integers and shall store the result of their comparison into Register X1 Right as follows: When the BN fields are equal, Register X1 Right shall be cleared in all 32-bit positions.

When the BN field from Register Aj is greater than the BN field from Register Ak, Register X1 Right shall be cleared in bit positions 32 and 34 through 63, and shall be set in bit position 33. When the BN field from Register Aj is less than the BN field from Register Ak, Register X1 Right shall be cleared in bit positions 34 through 63 and shall be set in positions 32 and 33.

### 2.2.3.5 Branch Relative

Branch to P indexed by  $2 * XkR$

$2E j k$  {Ref. 047}

This instruction shall perform an unconditional branch exit by modifying the contents of the P Register in its rightmost 32-bit positions as follows:

The 32-bit halfword obtained from Register Xk Right shall be shifted left one bit position, end-off with a zero inserted on the right, and the 32-bit shifted result shall be added to the rightmost 32-bits initially contained in the P Register. This 32-bit sum shall be returned to the P Register in its rightmost 32-bit positions.

### 2-2.3.6 Intersegment Branch

Branch to Aj indexed by 2\*XkR

2Fjk {Ref. 048}

In the absence of all associated Virtual Addressing Mechanism exceptions (other than a Page Table Search Without Find condition at the branch address) this instruction shall perform a branch exit by modifying the GK, LK, SEG and BN fields contained in the P Register as follows:

The 12-bit Segment field, SEG, contained in bit positions 20 through 31 of Register Aj shall be transferred to the corresponding 12-bit positions of the P Register.

The 32-bit halfword obtained from Register Xk Right shall be shifted left one bit position, end-off with a zero inserted on the right, and the 32-bit shifted result shall be added to the rightmost 32-bits obtained from Register Aj in bit positions 32 through 63. (In this context, the contents of Register X0 shall be interpreted as consisting entirely of zeroes). This 32-bit sum shall be transferred to the rightmost 32-bit positions, 32 through 63, of the P Register.

The Global Key field initially contained in the P Register shall be checked and conditionally altered, and the Local Key field initially contained in the P Register shall be altered, according to the descriptions contained in subparagraph 3.6.3.2 of this specification.

#### Notes:

The P{RN} field shall not be changed by the execution of this instruction. Moreover, the Execute validation procedure for the next instruction fetch; i.e., the fetching of the instruction at the branch address, shall be included in this branch instruction's execution such that the detection of an Invalid Segment {2.8.1.13} or of associated Access Violations {3.3.1.1, 3.6.2.1 and 3.6.3.2} shall result in the corresponding program interruption and the execution of this instruction shall be inhibited. {See subparagraph 2.8.1.7 of this specification.}

A "demand page" or Page Table Search Without Find interrupt for the instruction fetch following the branch exit shall be associated with the "branched to" instruction as described in paragraph 2-1.3.4.

Unless the PVA contained in Register Aj consists of a byte address which is equal to 0, modulo 2, an Address Specification error shall be recorded, the execution of this instruction shall be inhibited and the corresponding program interruption shall occur. {See subparagraph 2.8.1.5 of this specification.}

### 2-2.4 Copy

The instructions within this subgroup shall provide the means for accomplishing inter-register transfers to the extent defined by the following instruction descriptions.

#### 2-2.4.1 Copy, Xk replaced by Xj

00jk {Ref. 049}

This instruction shall transfer the 64-bit word initially contained in Register Xj to the 64-bit positions of Register Xk.

#### 2-2.4.2 Copy, Xk replaced by Aj

0Bjk {Ref. 050}

This instruction shall transfer the 48 bits contained in Register Aj to the rightmost 48-bit positions, 16 through 63, of Register Xk. The leftmost 16-bit positions, 00 through 15, of Register Xk shall be cleared.

#### 2-2.4.3 Copy, Ak replaced by Aj

09jk {Ref. 051}

This instruction shall transfer the 48 bits contained in Register Aj to the 48-bit positions of Register Ak.

#### 2-2.4.4 Copy, Ak replaced by Xj

0Ajk {Ref. 052}

This instruction shall unconditionally transfer the rightmost 44 bits, contained in positions 20 through 63, of Register Xj to the corresponding 44-bit positions of Register Ak. The 4-bit field having the larger value in bit positions 16 through 19 of the Xj Register or the P Register, shall be transferred to the corresponding 4-bit positions of the Ak Register.

#### 2-2.4.5 Copy, XkR replaced by XjR

0Cjk {Ref. 053}

This instruction shall transfer the 32-bit halfword initially contained in Register Xj Right to the 32-bit positions, 32 through 63, of Register Xk Right. The initial contents of Register Xk Left shall not be changed.



### 2.2.5 Address Arithmetic

The instructions within this subgroup shall provide the means for accomplishing address arithmetic to the extent defined by the following instruction descriptions.

#### 2.2.5.1 Address Increment, Signed Immediate

Address Ak replaced by Aj plus  $\alpha$   
 $\beta Ejk\alpha$  {Ref. 054}

This instruction shall transfer the leftmost 16 bits initially contained in bit positions 16 through 31 of Register Aj to the corresponding 16-bit positions of Register Ak. In addition, the 16-bit  $\alpha$  field from the instruction, expanded to 32-bits by means of sign extension, shall be added to the rightmost 32 bits initially contained in bit positions 32 through 63 of Register Aj and the 32-bit sum shall be transferred to the corresponding rightmost 32-bit positions of Register Ak.

#### 2.2.5.2 Address Relative

Address Ak replaced by P plus  $2 \times XjR$  plus  $2 \times \alpha$   
 $\beta Fjk\alpha$  {Ref. 055}

This instruction shall transfer the leftmost 16 bits contained in bit positions 16 through 31 of the P Register to the corresponding 16-bit positions of the Ak Register. In addition, the 16-bit  $\alpha$  field from the instruction shall be expanded to 31 bits by means of sign extension, these 31 bits shall be shifted left one bit position with a zero inserted on the right, and this 32-bit shifted result shall be added to the rightmost 32 bits obtained from the P Register. This 32-bit sum shall be added to the rightmost 32-bits obtained from Register Xj Right, shifted left one bit position with a zero inserted on the right, and the final result shall be transferred to the rightmost 32-bit positions, 32 through 63, of Register Ak. In this context, the contents of Register X0 shall be interpreted as consisting entirely of zeros.

#### 2.2.5.3 Address Increment, Indexed

Address Ak replaced by Ak plus  $XjR$   
 $2AjK$  {Ref. 056}

This instruction shall add the 32-bits contained in Register Xj Right to the rightmost 32-bits initially contained in bit positions 32 through 63 of Register Ak and shall return the 32-bit sum to the rightmost 32-bit positions of Register Ak.

#### 2.2.5.4 Address Increment, Modulo

Address Ak replaced by Ai plus D per j  
 $A7jkiD$  {Ref. 161}

This instruction shall transfer the leftmost 16 bits initially contained in bit positions 16 through 31 of Register Ai to the corresponding 16-bit positions of Register Ak. In addition, the 12-bit D field from the instruction, expanded to 32-bits by extending zeroes on the left, shall be added to the rightmost 32 bits initially contained in bit positions 32 through 63 of Register Ai. The leftmost 29 bits of this 32-bit sum shall be transferred to bit positions 32 through 60 of Register Ak. A logical product {AND} between the rightmost 3-bits of this 32-bit sum and the rightmost 3-bits of the j field from the instruction shall be performed, with the 3-bit result of the logical operation transferred to bit positions 61 through 63 of Register Ak.

Note: The truth table for the bit-by-bit logical product {AND} operation is provided in subparagraph 2.2.8.1 of this specification.

2.2.6 Enter

The instruction within this subgroup shall provide the means for entering immediate operands, (consisting of logical quantities of signed, two's complement binary integers), into the X Registers to the extent defined by the following instruction descriptions.

2.2.6.1 Enter Immediate

- a. Enter Xk with plus j

3Djk {Ref. 057}

- b. Enter Xk with minus j

3Ejk {Ref. 058}

Operation. These instructions shall expand the 4-bit j field from the instruction to 64-bits by extending 60 zeroes on the left and shall transfer this 64-bit result or the two's complement of this 64-bit result, as determined by the operation code, to the Xk Register.

2.2.6.2 Enter Xk, Signed Immediate

- a. Enter Xk with sign extended Q

8DjkQ {Ref. 059}

This instruction shall expand the 16-bit Q field from the instruction to 64-bits by means of sign extension and shall transfer this 64-bit result to the Xk Register.

2.2.6.3 Enter X0 or X1, Immediate Logical

- a. Enter X0 with logical jk

3Fjk {Ref. 060}

- b. Enter X1 with logical jk

39jk {Ref. 164}

These instructions shall form a 64-bit result consisting of 4-bit k field from the instruction in bit positions 60 through 63, the 4-bit j field from the instruction in bit positions 56 through 59 and zeroes in bit positions 00 through 55, and shall transfer this result to Register X0 or X1, as determined by the instruction code.

2.2.6.4 Enter Signs

- a. Enter XkL with signs per j

1Fjk {Ref. 061}

The value of the rightmost 2-bits of the j field from the instruction shall be translated as follows:

- a. if = 00, the 32-bit positions, 00 through 31, of Register Xk Left shall be cleared.

- b. if = 01, the 32-bit positions, 00 through 31, of Register Xk Left shall be set.

- c. if = 10 or 11, the sign bit in position 32 of Register Xk Right shall be transferred to all 32-bit positions, 00 through 31, of Register Xk Left.

2.2.6.5 Enter X0 or X1, Signed Immediate

- a. Enter X0 with sign extended jkQ

83jkQ {Ref. 169}

- b. Enter X1 with sign extended jkQ

87jkQ {Ref. 165}

These instructions shall expand the 24 bit concatenation of the j, k and Q fields from the instruction, right justified, to 64 bits by extension of the most significant bit of the j field through bits 00 - 39 inclusive, and shall transfer this 64 bit quantity to bits 00 - 63 of Register X0 or X1.

2-2.7 Shift

The instructions within this subgroup shall provide the means for shifting the initial contents of the Xj Register and transferring the result to the Xk Register, to the extent defined by the following descriptions.

All of the instructions within this subgroup shall derive the computed shift count in the following manner: The rightmost 8 bits of the D field from the instruction shall be added to the rightmost 8 bits initially contained in bit positions 56 through 63 of Register Xi Right and the 8-bit sum shall represent the computed shift count. Any overflow from the 8-bit sum is ignored. In this context, the contents of Register X0 Right shall be interpreted as consisting entirely of zeroes.

The instructions within this subgroup shall interpret the computed shift count as follows: The sign-bit in the leftmost position of the 8-bit computed shift count shall determine the direction of the shift. When the computed shift count is positive, {sign bit of zero}, these instructions shall left shift. When the computed shift count is negative, {sign-bit of one}, these instructions shall right shift. For 32-bit quantities, shifts shall be from 0-31 bits left and from 1-32 bits right. For 64-bit quantities, shifts shall be from 0-63 bits left and from 1-64 bits right. Based on an 8-bit signed 2's complement shift count, these shifts are as follows:

<u>32-bit</u>		<u>64-bit</u>	
0111 1111 } : } 0010 0000 } 0001 1111 } : } 0000 0000 }	Left Shift 0-31 {repeating}	0111 1111 } : } 0100 0000 } 0011 1111 } : } 0000 0000 }	Left Shift 0-63 Left Shift 63 : Left Shift 0
<hr/>			
1111 1111 } : } 1110 0000 } 1101 1111 } : } 1000 0000 }	Right Shift 1 : Right Shift 32 Right Shift 1-32 {repeating}	1111 1111 } : } 1100 0000 } 1011 1111 } : } 1000 0000 }	Right Shift 1 : Right Shift 64 Right Shift 1-64

When these interpretations of the computed shift count result in an actual shift count of zero, the associated instructions shall transfer the initial contents of the Xj Register to the Xk Register and no shifting shall be performed.

2-2.7.1 Shift Circular

Shift Circular, Xk replaced by Xj, direction and count per XiR plus D

ABjkiD {Ref. 062}

This instruction shall shift the 64-bit word initially contained in Register Xj, with the direction and number of bit positions to be shifted determined by the computed shift count, and shall transfer the result to Register Xk. The computed shift count shall be derived and interpreted in the manner described in Paragraph 2-2.7 of this specification.

This instruction shall shift circularly such that bits shifted out one end of the 64-bit word shall be transferred into bit positions which become unoccupied at the opposite end of the 64-bit word as a result of the shift.

2-2.7.2 Shift End-off

a. Shift End-off, Xk replaced by Xj, direction and count per XiR plus D

A7jkiD {Ref. 063}

b. Shift End-off, XkR replaced by XjR, direction and count per XiR plus D

AAjkiD {Ref. 064}

Operation: These instructions shall shift the 64-bit word initially contained in Register Xj or the 32-bit half word contained in Register Xj Right, as determined by the operation code, and shall transfer the result to Register Xk or Register Xk Right as correspondingly determined by the operation code. The direction and number of bit positions to be shifted shall be determined by the computed shift count. The computed shift count shall be derived and interpreted in the manner described in Paragraph 2-2.7 of this specification.

Right Shift: Right shifts shall be performed end-off on the right and sign extended on the left. Thus, bits shifted out of the rightmost bit position shall be lost and the leftmost bit position, which would otherwise become unoccupied for each bit position shifted, shall be left unchanged.

Left Shift: Left shifts shall be performed end-off on the left with zeros inserted on the right. Thus, bits shifted out of the leftmost bit position shall be lost and the rightmost bit position, which becomes unoccupied for each bit position shifted, shall be cleared.

2.2.8 Logical

The instructions within this subgroup shall provide the means for performing Boolean operations on the 64-bit words contained in the X Registers to the extent defined by the following instruction descriptions.

2.2.8.1 Logical Sum, Difference, and Product

- a. Logical Sum, Xk replaced by Xk OR Xj  
 1Bjk {Ref. 065}
- b. Logical Difference, Xk replaced by Xk EOR Xj  
 17jk {Ref. 066}
- c. Logical Product, Xk replaced by Xk AND Xj  
 1Ajk {Ref. 067}

These instructions shall perform a logical operation between the 64-bit word initially contained in the Xj Register and the 64-bit word initially contained in the Xk Register and shall return the 64-bit Boolean result to the Xk Register.

The logical operations performed by these instructions shall consist of a logical sum {OR}, a logical difference {EOR} or a logical product {AND}, as determined by the operation code, and accomplished according to the following truth tables.

OR:	<u>0011</u>	EOR:	<u>0011</u>	AND:	<u>0011</u>
	<u>0101</u>		<u>0101</u>		<u>0101</u>
	0111		0110		0001

2.2.8.2 Logical Complement

Logical Complement, Xk replaced by Xj NOT  
 1Bjk {Ref. 068}

This instruction shall transfer the one's complement of the 64-bit word initially contained in the Xj Register to the 64-bit positions of the Xk Register.

Conceptually, taking the one's complement of a 64-bit word shall be accomplished by subtracting it, bit-for-bit, from a 64-bit word consisting entirely of one bits.

One's Complement Truth Table:

1's	:	1111
{Xj}	:	<u>0110</u>
{Xk}	:	<u>1001</u>

2.2.8.3 Logical Inhibit

Logical Inhibit, Xk replaced by Xk AND Xj NOT  
 1Cjk {Ref. 069}

This instruction shall perform a logical product between the one's complement of the 64-bit word initially contained in the Xj register and the 64-bit word initially contained in the Xk register and shall return the 64-bit Boolean result to the Xk register.


The truth tables for the logical product and one's complement operations are provided in Subparagraphs 2.2.8.1 and 2.2.8.2, respectively, of this specification.

2.2.9 Register Bit String

The instructions within this subgroup shall provide the means for addressing a contiguous string {field} of bits, beginning and ending independently with any bit positions within a 64-bit word.

For each of the instructions in this subgroup, the bit strings shall be addressed by means of a 12-bit field referred to as a bit string descriptor. This field of bits, including the field constituting a bit field descriptor, shall be numbered from left to right, with the leftmost bit numbered 00. The six-bit subfield in bit positions 00 through 05 of a bit string descriptor shall designate the beginning, or leftmost, bit position within a 64-bit word. The 6-bit subfield in bit positions 06 through 11 of the bit string descriptor is a length designator that is interpreted as designating one less than the length {in bits} of a bit string within a 64-bit word.

Bit String Descriptor



For all instructions within this subgroup, indexing shall be carried out as follows: the bit string descriptor obtained from the D field of the instruction shall be zero-extended on the left to 32 bits and then added, without overflow detection, to the contents of register Xi Right {in this context, the contents of register X0 shall be interpreted as all zeroes}; the rightmost 12 bits of the result shall then be interpreted as a bit string descriptor, in the manner described above. For each of the instructions in this subgroup, when, after indexing, the sum of the "Leftmost Position Designator" and the "Length Designator" is greater than 63 {decimal}, an Instruction Specification error shall be detected, the execution of the associated instruction shall be inhibited and the corresponding program interruption shall occur.

2.2.9.1 Isolate Bit Mask

Isolate Bit Mask into Xk per XiR plus D  
 ACjkiD {Ref. 070}

This instruction shall generate, in Xk, a bit mask consisting of a field of contiguous one bits whose leftmost and rightmost bit positions are determined by the bit field descriptor calculated and interpreted as specified in subparagraph 2.2.9.

All bit positions to the left of the leftmost bit position and all bit positions to the right of the rightmost bit position {leftmost bit position plus length designator}, if any, shall consist of zeroes.

2.2.9.2 Isolate

Isolate into Xk from Xj per XiR plus D  
 ADjkiD {Ref. 071}

This instruction shall obtain a field of contiguous bits from the initial contents of the Xj register, shall clear all 64 bit positions of the Xk register, and shall then transfer that field of contiguous bits, right justified, into the Xk register. The leftmost and rightmost bit positions of the field obtained from the Xj register shall be defined by the bit field descriptor calculated and interpreted as specified in subparagraph 2.2.9.

2.2.9.3 Insert

Insert into Xk from Xj per XiR plus D  
 AEjkiD {Ref. 072}

This instruction shall transfer a field of contiguous bits, initially contained right justified in the Xj register, to a field of contiguous bit positions in the Xk register. The length of the bit string obtained from the Xj register, and the leftmost and rightmost bit positions of the Xk register shall be defined by the bit string descriptor calculated and interpreted as specified in paragraph 2.2.9. All bit positions to the left of the leftmost bit position, and all bit positions to the right of the rightmost bit position of the Xk register, if any, shall be left unchanged.

2.2.10 Mark to Boolean

Mark to Boolean, Set Xk per j and XLR  
 1Ejk {Ref. 145}

This instruction shall test the two bits initially contained in the leftmost two bit positions, 32 and 33, of Register X1 Right according to the 4-bit j field from the instruction. When the value of the two leftmost bits initially contained in Register X1 Right is equal to any of the one or more values specified by the instruction j field, Register Xk shall be cleared in bit positions 1 through 63, and set in bit position 0. When the value of the two leftmost bits initially contained in Register X1 Right is not equal to any of the one or more values specified by the instruction's j field, Register Xk shall be cleared in all 64 bit positions, 0 through 63. The values of the j field and the leftmost two bits initially contained in Register X1 Right shall be interpreted with respect to equality {EQ} as follows:

j	Binary Value of Bits 32 and 33 of X1 Right, respectively			
	00	01	10	11
0000	Unconditional inequality			
0001				EQ
0010			EQ	
0011			EQ	EQ
0100		EQ		
0101		EQ		EQ
0110		EQ	EQ	
0111		EQ	EQ	EQ
1000	EQ			
1001	EQ			EQ
1010	EQ		EQ	
1011	EQ		EQ	EQ
1100	EQ	EQ		
1101	EQ	EQ		EQ
1110	EQ	EQ	EQ	
1111	Unconditional Equality			

Note: The four individual bits of j can be visualized as individual pointers which are associated, from left to right, with the four possible values {00, 01, 10 and 11} of the tested bit-pair {bits 32 and 33 of Register X1 Right}. For example, if j = 0101, equality shall be detected when the value of the tested bit pair is 01 or 11.

2.3 Business Data Processing Instructions


The general form of execution for the instructions in this group shall involve the utilization of a first data field in central memory, referred to as the "source", to modify, replace, or compare with a second data field in central memory referred to as the "destination". Both the source and destination fields shall be individually described by means of independently designated Data Descriptors, with respect to the types of representation, sign and zone conventions, lengths and relative locations of the data fields.

The Data Descriptors shall be obtained from central memory at locations immediately following the BDP instruction, as defined by the BDP instruction format and number of descriptors used by the instruction. See 2.3.1. All descriptors consist of a 32-bit half word, aligned to a parcel {16 bit} boundary in central memory.

2.3.1 General Description


The instructions of this group utilize the jk and jkiD instruction formats in combination with one or two descriptors in the following combinations:

{1} jk and two descriptors



{2} jkiD and two descriptors

Operation Code j k i D



Descriptor j




Descriptor k




{3} jkiD and one descriptor

Operation Code j k i D



Descriptor j or k



2.3.1.1 Operation Codes

A total of 18 operation codes shall be utilized by the instructions comprising the BDP Instruction group. These instructions are individually listed with their full names in Appendix A of this specification. For the purpose of this specification, the BDP Instruction group shall be further divided into four subgroups, including "short" instruction names, as follows:

Note: For the order of exception sensing for these instructions, as well as all other instructions, see paragraph 2.8.7 of this specification.

Subgroup	Short Name
BDP Numeric	Sum Difference Product Quotient Scale Scale Rounded Decimal Compare Numeric Move
Byte	Compare Compare Collated Scan While Non-Member Translate Move Bytes  Edit
Subscript	Calculate Subscript
Immediate Data	Move Immediate Data Compare Immediate Data Add Immediate Data

2.3.1.2 Access Types

For the purpose of establishing operand access validity, every central memory operand access which is performed for the purpose of reading source field data shall be a read type access.

For the purpose of establishing operand access validity, every central memory operand access which is performed for the purpose of writing destination field data shall be a write type access.

For the purpose of establishing operand access validity, every central memory reference operand access which is performed for the purpose of reading data descriptors shall be an execute type access.

2.3.1.3 Undefined Results for Invalid BDP Data

For the execution of any applicable BDP instruction which results in the recording of an Invalid BDP Data condition, if either the corresponding bit in the user mask is clear or traps are disabled, then the results stored into the destination field in central memory shall be undefined for instructions other than Decimal Compare {Op. 74} and Compare Immediate Data {Op. FA}, and the results stored in X1 Right {X1R} shall be undefined for both instructions.

2.3.1.4 Overlap

The execution of BDP Instructions shall be undefined with respect to the generated results, for every case in which the source and destination fields overlap and are not coincident in their leftmost and rightmost byte positions.

2.3.2 Data Descriptors

Data Descriptors shall consist of 32 bit half words and shall directly follow the BDP instructions referring to them.

A Data Descriptor shall be formatted as follows:

F	D	T	L	0
1	3	4	8	16
00		32-bit Descriptor		31

F = 0, Length = L

F = 1, Length = {X0} for Descriptor associated with Aj  
 Length = {X1} for Descriptor associated with Ak

The D field is a 3 bit reserved field in bit positions 01, 02 and 03 of the data descriptor. Interpretation of other Data Descriptor fields follows.

2.3.2.1 Data Descriptor Interpretation

For all BDP instructions, the term "D{Aj}" shall be used to denote "the contents of the source data field", addressed by means of the components associated with the BDP instruction's j field designator. Similarly, the term "D{Ak}" shall be used to denote "the contents of the other source field or the destination data field", addressed by means of the components associated with the BDP instruction's k field designator.

2.3.2.1.1 BDP Operand Address, 0 Field

The PVA corresponding to the leftmost byte of a BDP source or destination field shall be obtained by utilizing the 16 bit 0 field of the corresponding data descriptor (bit positions 16 through 31) as a byte item count to be added as a sign extended 32 bit offset (2's complement for negative offset) to the byte number {BN} portion of the base PVA contained in Register Aj or Ak respectively.



2.3.2.1.2 BDP Operand Type, T Field

The T field shall consist of 4 bits, in bit positions 04 through 07 of the Data Descriptor, and shall describe the type of data representation used in the associated source or destination field. The 16 values of the T field are assigned data type representations as follows:

T	Data Type	Maximum Length (bytes)
0	Packed Decimal No Sign	
1	Packed Decimal No Sign Leading Slack Digit	19
2	Packed Decimal Signed	
3	Packed Decimal Signed Leading Slack Digit	
4	Unpacked Decimal Unsigned	
5	Unpacked Decimal Trailing Sign Combined Hollerith	
6	Unpacked Decimal Trailing Sign Separate	38
7	Unpacked Decimal Leading Sign Combined Hollerith	
8	Unpacked Decimal Leading Sign Separate	
9	Alphanumeric	256
10	Binary Unsigned	8
11	Binary Signed	
12	Translated Packed Decimal Signed	
13	Translated Packed Decimal Signed Leading Slack Digit	19
14	Translated Binary Unsigned	
15	Translated Binary Signed	8

As determined by the operation code, source and destination field data types shall be restricted to only those combinations which are defined as valid within the instruction descriptions. The designation of invalid T field combinations within the associated Data Descriptors shall result in the detection of an Instruction Specification error, the instruction's execution shall be inhibited and the corresponding program interruption shall occur. See 2.8.1.4. The term "freely compatible" as used in the BDP instruction descriptions, means that any allowable source field data type may be used with any allowable destination field data type.

2.3.2.1.3 BDP Operand Length, F and L Fields

The length in bytes of a BDP source or destination field shall be obtained according to the value of the 1-bit F field {bit 00} of the corresponding descriptor as follows:

F	Length
0	Obtained from the 8 bit L field {bits 08 through 15} of the corresponding descriptor
1	Obtained from bits 55 - 63 of XD Right for the descriptor associated with Aj, and from bits 55-63 of X1 Right for the descriptor associated with Ak.

Although field lengths as long as 256 bytes are possible, the length of a BDP operand shall be restricted to a smaller value for decimal and binary operations, according to the operand data type. These inclusive limits are shown in paragraph 2.3.2.1.2.

When any BDP field length exceeds the specified maximum associated with a given data type, an Instruction Specification error shall be detected, the execution of that instruction shall be inhibited and the corresponding program interruption shall occur. See 2.8.1.4.


If F equals 1, then only the rightmost 9 bits of XD and X1 will be checked to determine whether or not the field length exceeds the maximum allowed. The other bits of XD and X1 will not be inspected and will be assumed to be all zeroes.

2.3.2.2 Data and Sign Conventions

With respect to numeric data and sign conventions, interpretation shall be performed according to Type {T} where applicable, for characters {C}, Digits {D} and Signs {S}, using hexadecimal notation, as follows:


Note: Data field examples are illustrated as three byte fields.

a. Type 0: Packed Decimal No Sign




D: Hex{0} through hex{9}; Decimal 0 through 9, respectively.  
 Note: This format corresponds to an even number of digits in the decimal number.

b. Type 1: Packed Decimal No Sign Slack Digit



0: Hex{0}; Decimal 0 {See item q for handling of slack digit.}  
 D: Hex{0} through hex{9}; Decimal 0 through 9, respectively.  
 Note: This format corresponds to an odd number of digits in the decimal number.


c. Type 2: Packed Decimal Signed



D: Hex{0} through hex{9}; Decimal 0 through 9, respectively.  
 S: Hex{A}, {B}, {C}, {E}, or {F} : positive {hex{C} is preferred};  
 Hex{D} : negative.

Note: This format corresponds to an odd number of digits in the decimal number.


d. Type 3: Packed Decimal Signed Slack Digit



0: Hex{0}; Decimal 0 {See item q for handling of slack digit.}  
 D: Hex{0} through hex{9}; Decimal 0 through 9, respectively.  
 S: Hex{A}, {B}, {C}, {E}, or {F} : positive {hex{C} is preferred};  
 Hex{D} : negative.


Note: This format corresponds to an even number of digits in the decimal number.

e. Type 4: Unpacked Decimal Unsigned



D: ASCII character 0 through 9 represented by hex{30} through hex{39}, respectively.

f. Type 5: Unpacked Decimal Trailing Sign Combined Hollerith



D: ASCII character 0 through 9 represented by hex{30} through hex{39}, respectively;

C: An ASCII character decoded as follows:


ASCII 1 through 9 {hex{31} through hex{39}} either represents  
 ASCII A through I {hex{41} through hex{49}} +1 through +9  
 ASCII J through R {hex{4A} through hex{4F}} represents  
 and hex{50} through hex{52}} -1 through -9

ASCII +, <, 0, & {hex {7B}, hex {3C}, hex {3D}, hex {26}}  
 represents +0

ASCII -, /, - {hex {7D}, hex {21}, hex {2D}} represents -0

Note: The underlined characters and codes are the preferred ones.


g. Type 6: Unpacked Decimal Trailing Sign Separate



D: ASCII character 0 through 9 represented by hex{30} through hex{39}, respectively.


S: ASCII character + {hex{2B}} : positive sign;  
 ASCII character - {hex{2D}} : negative sign.

h. Type 7: Unpacked Decimal Leading Sign Combined Hollerith




C and D have the same meaning as for type 5 in subparagraph f.

i. Type 8: Unpacked Decimal Leading Sign Separate



D and S have the same meaning as for type 6 in subparagraph g.

j. Type 9: Alphanumeric



C: Any ASCII character code.

k. Type 10: Binary Unsigned

The field defined by the number of bytes contains the positive binary value of the operand.

{The unsigned numeric value is always considered to be positive. If negatively signed data is moved to a type 10 receiving field, it too is considered positive.}

l. Type 11: Binary Signed

The field defined by the number of bytes contains the signed binary value of the operand, negative values being represented in the 2's complement form.

m. Type 12: Translated Packed Decimal Signed

When read from central memory, this data type shall be translated, byte-by-byte, according to Table 2.3-1. The results from this translation shall be interpreted identically to Type 2 data as previously described in item c of this subparagraph with the exception that hex{B} in the sign position shall be treated as a negative rather than a positive sign.

When written into central memory, the results of a BDP operation, consisting of Type 2 data as previously described in item c of this subparagraph, shall be translated, byte-by-byte, according to Table 2.3-2.

n. Type 13: Translated Packed Decimal Signed Leading Slack Digit

When read from central memory, this data type shall be translated, byte-by-byte, according to Table 2.3-1. The results from this translation shall be interpreted identically to Type 3 data as previously described in item d of this subparagraph with the exception that hex{B} shall be treated as a negative rather than a positive sign.

When written into central memory, the results of a BDP operation, consisting of Type 3 data as previously described in item d of this subparagraph, shall be translated, byte-by-byte according to Table 2.3-2.

o. Type 14: Translated Binary Unsigned

When read from central memory, this data type shall be translated, byte-by-byte, according to Table 2.3-1. The results from this translation shall be interpreted identically to Type 10 data as previously described in item k of this subparagraph.

When written into central memory, the results of a BDP operation, consisting of Type 10 data as previously described in item k of this subparagraph, shall be translated, byte-by-byte, according to Table 2.3-2.

p. Type 15: Translated Binary Signed

When read from central memory, this data type shall be translated, byte-by-byte, according to Table 2.3-1. The results from this translation shall be interpreted identically to Type 11 data as previously described in item l of this subparagraph.

When written into central memory, the results of a BDP operation, consisting of Type 11 data as previously described in item l of this subparagraph, shall be translated, byte-by-byte, according to Table 2.3-2.

q. Slack Digit

For data Types 1 and 3: The value of the slack digit as read from central memory shall be ignored and treated as the value zero. The value of the slack digit as written into central memory shall be forced to zero, remaining unaffected by any Arithmetic Overflow or Arithmetic Loss of Significance conditions that may occur. See 2.8.3.10 and 2.8.3.15.

For data Type 13: The slack digit shall be treated as zero after, but not prior to, the translation of data from central memory has occurred and the slack digit shall be forced to zero prior to, but not after, the translation of data to be written into central memory has occurred.

Value of the leftmost 4-bits of each byte

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	00	10	40	F0	7C	D7	79	97	20	30	41	58	76	9F	88	DC
1	01	11	4F	F1	C1	D8	81	98	21	31	42	59	77	A0	B9	DD
2	02	12	7F	F2	C2	D9	82	99	22	1A	43	62	78	AA	BA	DE
3	03	13	7B	F3	C3	E2	83	A2	23	33	44	63	80	AB	BB	DF
4	37	3C	5B	F4	C4	E3	84	A3	24	34	45	64	8A	AC	BC	EA
5	2D	3D	6C	F5	C5	E4	85	A4	15	35	46	65	8B	AD	BD	EB
6	2E	3E	50	F6	C6	E5	86	A5	06	36	47	66	8C	AE	BE	EC
7	2F	26	7D	F7	C7	E6	87	A6	17	08	48	67	8D	AF	BF	ED
8	16	18	4D	F8	C8	E7	88	A7	28	38	49	68	8E	BD	CA	EE
9	05	19	5D	F9	C9	E8	89	A8	29	39	51	69	8F	B1	CB	EF
A	25	3F	5C	7A	D1	E9	91	A9	2A	3A	52	70	90	B2	CC	FA
B	0B	27	4E	5E	D2	4A	92	C0	2B	3B	53	71	9A	B3	CD	FB
C	0C	1C	6B	4C	D3	E0	93	6A	2C	04	54	72	9B	B4	CE	FC
D	0D	1D	6D	7E	D4	5A	94	D0	09	14	55	73	9C	B5	CF	FD
E	0E	1E	4B	6E	D5	5F	95	A1	0A	3E	56	74	9D	B6	DA	FE
F	0F	1F	61	6F	D6	6D	96	07	1B	E1	57	75	9E	B7	DB	FF

Value of the rightmost 4-bits of each byte

Table 2.3-1: Translation of data from central memory for Types 12 through 15

Value of the leftmost 4-bits of each byte

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	00	10	80	90	20	26	2D	BA	C3	CA	D1	D8	7B	7D	5C	30
1	01	11	81	91	A0	A9	2F	BB	61	6A	7E	D9	41	4A	9F	31
2	02	12	82	16	A1	AA	B2	BC	62	6B	73	DA	42	4B	53	32
3	03	13	83	93	A2	A8	B3	BD	63	6C	74	DB	43	4C	54	33
4	7C	9D	84	94	A3	AC	84	BE	64	6D	75	DC	44	4D	55	34
5	D9	85	0A	95	A4	AD	B5	BF	65	6E	76	DD	45	4E	56	35
6	86	08	17	96	A5	AE	B6	C0	66	6F	77	DE	46	4F	57	36
7	7F	87	18	04	A6	AF	B7	C1	67	70	78	DF	47	50	58	37
8	97	18	88	98	A7	B0	B8	C2	68	71	79	E0	48	51	59	38
9	8D	19	89	99	A8	B1	B9	60	69	72	7A	E1	49	52	5A	39
A	BE	92	8A	9A	5B	5D	7C	3A	C4	CB	D2	E2	E8	EE	F4	FA
B	DB	8F	8B	9B	2E	24	2C	23	C5	CC	D3	E3	E9	EF	F5	FB
C	0C	1C	8C	14	3C	2A	25	40	C6	CD	D4	E4	EA	F0	F6	FC
D	0D	1D	05	15	28	29	5F	27	C7	CE	D5	E5	EB	F1	F7	FD
E	0E	1E	06	9E	29	3B	3E	3D	C8	CF	D6	E6	EC	F2	F8	FE
F	0F	1F	07	1A	21	5E	3F	22	C9	D0	D7	E7	ED	F3	F9	FF

Value of the rightmost 4-bits of each byte

Table 2.3-2: Translation of data to central memory for Types 12 through 15

### 2.3.3 BDP Numeric

The instructions in this subgroup shall provide the means for performing arithmetic, shift, conversion and comparison operations for byte fields in central memory consisting of numeric decimal data.

Unless the length and type fields with the Data Descriptors associated with the source and destination fields conform to the restrictions defined within the following instruction descriptions, the detection of a Length or Type error shall result in an Instruction Specification Error condition, the execution of the associated instruction shall be inhibited and the corresponding program interruption shall occur.

Overflow into or other alteration of the slack digit of destination field types 1 and 3 is not allowed (see 2.3.2.2, subparagraph q).

The result shall be right justified in the destination field. If the decimal result is shorter than the destination field, the destination field shall be zero filled to the left. If the result is longer than the destination field, the result shall be truncated on the left as necessary. Thus, conceptually, these instructions shall process the data fields from right to left.

Note that these conventions shall cover the end cases for numeric operands of length equal to 1 for all numeric data types. For instance, a Move Numeric from a type 5 operand to a type 3 or type 6 operand of length 1 would amount to an extraction of the source field sign.

A source BDP operand of numeric type (0 through 8 and 12 through 15) and a length zero, shall be interpreted as the value zero.

A destination BDP operand of length zero shall transform the associated instruction into a no-op. However, when the source field does not also have a length of zero, exception sensing for the source field shall occur normally (including the testing for Arithmetic Loss of Significance or Arithmetic Overflow condition) with the exception that Divide Fault shall not be detected. When both destination and source fields are of length zero, no data exception testing is performed on either field. (See 2.1.7)

Minus zero shall be considered equivalent to plus zero by all the instructions in this subgroup, with respect to decimal numeric data. These instructions shall not store minus zero as a result except when truncation of a nonzero, negative field produces a negative zero which will result in negative zero being stored and detection of an Arithmetic Loss of Significance.

The representation for zero, zones and signs shall be normally determined by interpreting the T field from the Data Descriptor associated with the destination field.

Division by zero shall not be allowed to the extent that the destination field in central memory shall not be changed and a Divide Fault condition shall be detected. When the corresponding mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See 2.8.3.8.

Each source digit shall be checked for decimal digit validity. An invalid decimal digit shall cause an Invalid BDP Data condition to be detected. When the corresponding mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See 2.8.3.16.

The sequence of exception sensing for the decimal quotient instruction is as follows:

- 1) Check D(Aj) for an invalid decimal digit (Invalid BDP Data condition).
- 2) Check D(Aj) for either zero length or zero value (Divide Fault condition).
- 3) Check D(Ak) for an invalid decimal digit (Invalid BDP Data condition).

Thus, invalid data in D(Ak) shall result in an Invalid BDP Data condition only in the absence of a Divide Fault condition.

2.3.3.1 Arithmetic

- a. Decimal Sum, D(Ak) replaced by D(Ak) plus D(Aj)  
 70jk (2 descriptors) (Ref. 074)
- b. Decimal Difference, D(Ak) replaced by D(Ak) minus D(Aj)  
 71jk (2 descriptors) (Ref. 075)
- c. Decimal Product, D(Ak) replaced by D(Ak) times D(Aj)  
 72jk (2 descriptors) (Ref. 076)
- d. Decimal Quotient, D(Ak) replaced by D(Ak) divided by D(Aj)  
 73jk (2 descriptors) (Ref. 077)

Operation: These instructions shall arithmetically modify the initial contents of the destination field in central memory, (treated as an augend, minuend, multiplicand or dividend as determined by the operation code) by the contents of the source field in central memory (treated as an addend, subtractend, multiplier or divisor as determined by the operation code) and shall transfer the decimal result consisting of a sum, difference, product or quotient, as determined by the operation code, to the destination field in central memory.

Divide Fault shall be detected as specified in the following table.

K Field Length	K Value	J Field Length	J Value	Divide Fault
0	*	0	*	No
0	*	Non-Zero	0	No
0	*	Non-Zero	Non-Zero	No
Non-Zero	0	0	*	Yes
Non-Zero	0	Non-Zero	0	Yes
Non-Zero	0	Non-Zero	Non-Zero	No
Non-Zero	Non-Zero	0	*	Yes
Non-Zero	Non-Zero	Non-Zero	0	Yes
Non-Zero	Non-Zero	Non-Zero	Non-Zero	No

\* Since field length is zero, the data is not looked at.

Types: All Packed decimal types and all Unpacked decimal types, except for the Leading Sign formats, shall be freely allowed for decimal arithmetic; i.e., types 0 through 6, 12 and 13 shall be compatible for these instructions.

Unpacked Decimal Leading Sign (both conventions) shall not be supported in the decimal arithmetic. A Numeric Move instruction must be generated to format the operands of those types prior to their use in arithmetic operations.

Lengths: The maximum allowable lengths for the source and destination fields shall be determined according to their respective decimal data types as defined in subparagraph 2.3.2.1.3 of this specification.

Note: Decimal operands shall be treated as integer values.

When the results of these instructions exceed the capacity of the designated destination field such that significant digits are not stored into central memory, an Arithmetic Overflow condition shall be detected. When the corresponding user condition mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.10 of this specification.

The results from these instructions shall be algebraically signed unless they are equal to zero in their entirety and there is no arithmetic overflow, in which case their signs shall be made positive.

These instructions shall generate a result value in accordance with the type T of the destination field and the preferred sign convention for that given type.

2.3.3.2 Shift

- a. Decimal Scale, D{Ak} replaced by D{Aj}, scaled per XiR plus D  
E4jkiD {2 descriptors} {Ref. 078}
- b. Decimal Scale Rounded, D{Ak} replaced by rounded D{Aj}, scaled per XiR plus D  
E5jkiD {2 descriptors} {Ref. 079}

These Shift instructions shall move data initially contained in the source field to the destination field, and shall provide shifting of the data under control of a shift count. The shift count shall be derived in the following manner: The rightmost 8 bits from the instruction's D field shall be added to the rightmost 8 bits initially contained in bit positions 5b through 63 of Register Xi Right and the 8-bit sum shall represent the computed shift count. Any overflow from the 8-bit sum is ignored. In this context, the contents of Register X0 shall be interpreted entirely of zeroes. A zero shift count shall cause the instruction to act as a move only instruction.

The 8-bit shift count shall be interpreted as a signed, binary integer. When this 8-bit shift count is positive, the direction of the shift shall be left with the number of decimal digit positions to be shifted determined by the value of the shift count. When this 8-bit shift count is negative, the direction of the shift shall be right with the number of decimal digit positions to be shifted determined by the value of the 2's complement of the shift count with 1000 0000 being interpreted as right shift 128. Thus positive shift counts shall provide the means for multiplying the source data field by powers of ten, and negative shift counts shall provide the means for dividing the source data fields by powers of ten, as the source data is moved to the destination field.

Shift counts shall be interpreted as follows:

0111 1111	Left Shift 127
⋮	⋮
0000 0000	Left Shift 0
<hr/>	
1111 1111	Right Shift 1
⋮	⋮
1000 0001	⋮
1000 0000	Right Shift 128

When non-zero digits are shifted left end-off, or truncated on the left, an Arithmetic Loss of Significance condition shall be detected. If the corresponding user condition mask bit is set, and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See 2.8.3.15.

Shifting shall be accomplished end-off with zero fill on the appropriate end(s) as required to accommodate the length and type of the receiving field. (For example, when the destination field is longer than the source field, and the difference in field lengths is greater than the left shift count, such a scale instruction shall provide zero fill, to the extent required, on both the right and left ends of the destination field result.)

Types: Source field data shall be restricted to Types 0 through b, 12 and 13, all of which shall be freely compatible with allowable Destination field data Types of 0 through b, 12 and 13.

Lengths: The maximum allowable lengths for the source and destination fields shall be determined according to their respective decimal data types as defined in subparagraph 2.3.2.1.3 of this specification.

Operation: These instructions shall move and scale the decimal data field initially contained in the source field to the destination field. They shall transfer the sign of the source field to the destination field without change, (unless the results consist entirely of zeroes and there is no loss of significance, in which case the sign of the destination field shall be made positive or unless the result would otherwise contain a non-preferred sign in which case the sign of the destination field shall contain the preferred sign).

Scale Rounded: When specified by means of the operation code, rounding shall be performed for negatively signed scale factors by adding five to the last digit shifted end-off and propagating carries, if any, through the decimal result transferred to the destination field. Thus the absolute value shall be rounded upwards.

### 2.3.3.3 Move

Numeric Move, D{Ak} replaced by D{Aj} after formatting  
75jk {2 descriptors} {Ref. 092}

This instruction shall format the number obtained from the source field and shall transfer the result to the destination field. The source field shall be validated according to the T field from its associated descriptor; the source field shall be reformatted according to the T field from the data descriptor associated with the destination field and the result shall be transferred to the destination field.

The format of the different data types allowed in this instruction are described in subparagraph 2.3.2.2 of this document. The conversion and format operation shall be performed on any combination of fields of type 0 through 8 or 10 through 15.

If the source has a decimal data type and the destination a binary data type, a conversion from decimal to binary shall be performed. In this case, the maximum length for the source shall be determined by the decimal data type: 15 bytes for Types 0 through 3, 12 and 13, and 38 bytes for Types 4 through 8; the maximum field length for the destination shall be 8 bytes. If the destination field is not long enough to accommodate the entire binary number, truncation of the leftmost bytes shall occur. If the destination field is longer than the result of the conversion, the sign bit shall be extended on the left.

If the source has a binary data type and the destination a decimal data type, a conversion from binary to decimal shall be performed. The length restrictions on the operands are the same as in the previous case. If the destination field is too short to accommodate the converted number, leading digits shall be truncated according to the destination's data type. If the receiving field is longer than the converted number, leading zeros shall be supplied in accordance with the decimal data type: ASCII character zero {hex{30}} or digit zero {hex{0}}.

When truncation of data results in loss of significance, an Arithmetic Loss of Significance condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, program interruption shall occur. Execution of this instruction {specifically storing into central memory} may or may not be inhibited as determined on a model-dependent basis. However, when program interruption occurs, the PVA in the P Register recorded in either the exchange package or the stack frame save area shall point to this instruction.

When both operands are decimal, their maximum allowable lengths shall be determined according to their respective decimal data types as defined in subparagraph 2.3.2.1.3 of this specification.

When both operands are decimal, the destination shall be filled from right to left. Unequal field lengths shall result either in truncation of the leading digits or in insertion of leading zeros according to the destination data type: ASCII character zero {hex{30}} or digit zero {hex{0}}, for unpacked and packed decimal data types, respectively.



#### 2.3.3.4 Comparison

Decimal Compare, D{Aj} to D{Ak}, result to X1R  
74jk {2 descriptors} {Ref. 083}

This instruction shall algebraically compare the decimal contents of the source field to the decimal contents of the destination field and shall transfer a 32-bit halfword to Register X1 Right according to the results of the comparison.

When the contents of the source and destination fields are equal, the entire 32-bit positions of Register X1 Right shall be cleared.

When the contents of the source field are greater than the contents of the destination field, Register X1 Right shall be cleared in bit position 32 and 34 through 63, and shall be set in bit position 33.

When the contents of the source field are less than the contents of the destination field, Register X1 Right shall be cleared in bit positions 34 through 63 and shall be set in bit positions 32 and 33.

Types: All Packed decimal types and all Unpacked decimal data types except for the Leading Sign formats, shall be freely allowed in comparisons; i.e. types 0 through 6, 12 and 13 shall be compatible for this instruction.

Lengths: Lengths shall be confined to the same maximum values as for a Decimal Difference instruction. Unequal field lengths shall be accommodated by providing zero fill in the leftmost positions, as required, for the field having the shorter length. The maximum number of bytes occupied by each operand is a function of its data type and is specified in subparagraph 2.3.2.1.3, of this specification.

#### 2.3.4 Byte

The instructions in this subgroup shall provide the means for comparing, scanning, translating, moving, and editing byte fields in central memory to the extent defined by the following instruction descriptions.

These instructions shall utilize spaces for extending Alphabetic {Type 7} fields, with the space being represented by hex{20}.

A source byte operand of length zero shall be functionally interpreted as a string of space characters {ASCII character: hex{20}} for all the instructions in this subgroup except "Edit".

A destination byte operand of length zero shall transform "Move" and "Translate" instructions into no-ops. However, exception sensing for non-zero length fields shall occur normally, despite the destination field length of zero.

Decimal Significance Loss shall not be detected for the instructions in this subgroup.

#### 2.3.4.1 Comparison

- a. Byte Compare, D{Aj} to D{Ak}, result to XLR,  
index to XDR  
??jk {2 descriptors} {Ref. 084}
- b. Byte Compare Collated, D{Aj} to D{Ak}, both translated per  
{Ai plus D}, result to XLR, index to XDR  
E?jkiD {2 descriptors} {Ref. 085}

These instructions shall compare the bytes contained in the source field to the bytes contained in the destination field and shall transfer the results of that comparison to Register XLR Right.

The comparison shall proceed from left to right. When the field lengths are unequal, trailing space characters shall be used for the field having the shorter length. The maximum length for each operand shall be 256 bytes.

These instructions shall ignore the Type field. Each byte from the source and destination field shall be treated as an 8-bit quantity having an absolute value with respect to the comparison operation.

The comparison shall continue until the longer field has been exhausted or until an "inequality" is detected between corresponding bytes from the source and destination fields according to the following definitions. For the Compare instruction, inequality between the bytes obtained directly from the source and destination fields shall result in the completion of the comparison. For the Collated Compare instruction inequality of the bytes obtained directly from the source and destination fields shall result in the translation of both bytes, by means of a translation table, and inequality of the post-translation bytes shall result in the completion of the comparison. When the translated bytes are equal, and the longer field has not been exhausted, comparison between the corresponding bytes obtained directly from the source and destination fields shall be resumed.

When every byte associated with the source field is equal to every corresponding byte associated with the destination field, including the trailing space characters if any, the entire 32-bit positions of Register XLR Right shall be cleared. When the first inequality between bytes occurs as a result of a byte associated with the source field having a greater value than the corresponding byte associated with the destination field, Register XLR Right shall be cleared in bit positions 32 and 34 through 63, and shall be set in bit position 33. When the first inequality between bytes occurs as a result of a byte associated with the source field having a value less than the corresponding byte associated with the destination field, Register XLR Right shall be cleared in bit positions 34 through 63 and shall be set in bit positions 32 and 33. In addition, the sequence number of the byte which caused the first inequality will be placed in Register XDR Right. {Note: The sequence number shall be initialized to zero. Moreover, when one of these instructions terminates as a result of inequality, the value of the sequence number transferred to Register XDR Right, if added to the leftmost byte addresses of the source and destination fields, will provide the addresses of the source and destination field bytes, respectively, which caused the inequality}. If no inequalities are found, Register XDR Right shall remain unchanged.

Translation table: The translation table used for each occurrence of direct inequality during Collated Compare instructions, shall be addressed by a PVA whose Ring Number {RN} and Segment {SEG} are obtained from Ai, and whose Byte Number {BN} is formed by the 32-bit sum {ignoring overflow} of the rightmost 32 bits of Ai plus the instruction's 12-bit D field extended to the left with 20 zeroes. The entire table, consisting of 256 bytes, may be loaded internally to the processor, on a model dependent basis before any operation on the data is performed.

Each byte shall be translated by using its value as a positive offset to be added to the beginning {leftmost} address of the Translation Table, {Ai} + D, for the purpose of addressing the translated byte to be read from central memory.

### 2.3.4.2 Byte Scan

Byte Scan While Nonmember, D{Ak} for presence bit in {Ai plus D}, character to X1R, index to XOR.

F3jkiD {1 descriptor} {Ref. 086}

Operation: The operation shall proceed from left to right on the destination field addressed by D{Ak}. One character at a time shall be taken from this character string and used as a bit address into the string addressed by a PVA whose Ring Number {RN} and Segment {SEG} are obtained from Ai, and whose Byte Number {BN} is formed by the 32-bit sum {ignoring overflow} of the rightmost 32 bits of Ai plus the instruction's 12-bit D field extended to the left with 20 zeroes. The scan shall terminate if the bit thus addressed is 0N or if the destination field has been exhausted; otherwise the next character in D{Ak} is considered.

Source Field: The operand addressed by Ai+D shall be interpreted as a bit string consisting of 256 bits {32 bytes}. The entire table, consisting of 256 bits, may be loaded internally to the processor, on a model dependent basis, before any operation on the data is performed.

Destination Field: The type field in D{Ak} shall be ignored. The operand addressed by D{Ak} shall be interpreted as a byte string, and restricted to no more than 256 characters.

The binary value of the sequence number in the string, of the byte which caused the scan to terminate shall be placed right justified into X0 Right.

The binary value of the character itself which caused the scan to terminate shall be placed right justified into X1 Right.

If the scan stops by exhaustion of the characters in the byte string, X0 Right shall contain the length of the original byte string and X1 Right shall be set in bit position 32 and cleared in bit positions 33 through 63.

Note: The function Byte Scan While Member can be performed by means of the Byte Scan While Non-Member if the bit string specifying the characters not allowed in the byte string has been previously logically negated.

### 2.3.4.3 Translate

Byte Translate, D{Ak} replaced by D{Aj}, translated per {Ai plus D}

EBjkiD {2 descriptors} {Ref. 088}

This instruction shall translate each byte contained in the source field, according to the translation table in central memory and shall transfer the results of the byte-by-byte translation to the destination field.

The translation table shall be addressed in a manner identical to that previously described for the Byte Compare Collated instruction in subparagraph 2.3.4.1 of this specification. The Type fields in the Data Descriptors associated with the source field and the destination field shall be ignored. Both operands shall be restricted to no more than 256 bytes.

The translation operation shall occur from left to right with each source byte used as a positive offset to be added to the beginning {leftmost byte} address of the translation table for the purpose of permitting each byte's translation. Translated bytes, thus obtained from the translation table, shall be transferred to the destination field. The translation operation shall terminate after the destination field length has been exhausted. When the source field length is greater than the destination field length, rightmost bytes from the source field shall be truncated, to the extent required, with respect to the translation operation. When the source field length is less than the destination field length, translated space characters shall be used to fill the rightmost byte positions of the destination field to the extent required.

### 2.3.4.4 Move

This instruction shall provide the means for moving the byte contained in the source field to the destination field. The type fields of the source and destination data descriptors shall be ignored. Field lengths shall be restricted to a maximum of 256 bytes.

Move Bytes, D{Ak} replaced by D{Aj}.

7bjk {2 descriptors} {Ref. 089}

This instruction shall move the bytes contained in the source field to the destination field. The operation shall be performed from left to right with unequal field lengths accommodated by the truncation of trailing characters from the source field or the insertion of trailing spaces into the destination field.

2.3.4.5 Edit

Edit, D{Ak} replaced by D{Aj} edited per D{Ai plus D}  
 EDjki) {2 descriptors} {Ref. 091}

This instruction shall edit the digits or characters contained in the source field according to an edit mask in central memory and shall transfer the result to the destination field. The edit mask shall be addressed by a PVA whose Ring Number {RN} and Segment {SEG} are obtained from Ai, and whose Byte Number {BN} is formed by the 32-bit sum (ignoring overflow) of the rightmost 32 bit of Ai plus the instruction's 12-bit D field extended to the left with 20 zeroes. The edit mask shall consist of a one byte length indication followed by a string of micro-operations. The length indication shall include the byte containing the length. (Also see Appendixes C & H).

The edit instruction shall terminate as a result of exhausting the edit mask or under control of the edit mask, i.e., MOP15 with the zero flag FALSE. For both of these circumstances, no exception conditions shall be associated with the completion of the edit instruction even though the source and the destination fields may not have been exhausted. In the event that the destination field is not filled, the remaining portion of the destination field shall not be altered. In the event that the source field is not exhausted, the entire source field shall be checked for invalid BDP data and the sign examined. However, when the interpretation of the edit mask would otherwise result in reading beyond the end of the source field or would result in writing beyond the end of the destination field, an Invalid BDP Data condition shall be detected. Thus a destination field length of zero allows the Edit instruction to proceed until the first output is produced at which point an Invalid BDP Data condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See paragraph 2.8.3.16 of this specification.

Type: The Source Data Descriptor type field shall be confined to the following types: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 and 13. A type 9 source field is assumed zero {ZF, zero field = true} and positive. The Destination Data Descriptor type field shall be ignored, and the output field formatted as per type 9. An Instruction Specification Error shall be detected when the source data type is 10, 11, 14, or 15. This condition shall be detected even if the edit mask has a length of 0 or 1.

Special Conventions: The edit operation shall utilize the tables and toggles listed below.

- a. Special Characters Table {SCT}: The SCT is an eight byte table that shall be initialized by the machine at the start of each edit operation to contain the following:

								blank fill character
								suppression character
								positive sign
								negative sign
Table Index	0	1	2	3	4	5	6	7
Character	b	b	+	-	.	.	#	/
Hexadecimal Value	20	20	2B	2D	2C	2E	24	2F

Entries in the SCT shall be readable/writable under control of certain micro-operations comprising the mask.

- b. The Symbol {SM}: The symbol is a string of 0 to 15 characters that shall be created under control of the edit mask and inserted into the destination field under control of the edit mask. Once the SM has been inserted into the destination field, it must be recreated before it can be inserted again. At the start of an edit operation, the SM shall have a zero length.

The SM shall be utilized for the floating sign and floating currency editing features. It shall also be utilized for sign sensitive and significance sensitive character string insertion.

- c. End Suppression Toggle {ES}: This toggle controls zero suppression. At start of edit, the ES shall be initialized FALSE. The ES shall be set TRUE when zero suppression ends.
- d. Negative Sign Toggle {SN}: This toggle signifies the sign of the source field. At start of edit, the SN shall be initialized FALSE for an unsigned numeric or a positive numeric source field. It shall be initialized TRUE for a negative numeric source field, only.
- e. Zero Field Toggle {ZF}: This toggle signifies whether the source field is zero or non-zero. It shall be initialized TRUE.

Systems Development  
Architectural Design and Control

Systems Development  
Architectural Design and Control

Source Field Sign: For separately signed numeric data types, the bit positions in the source field which are occupied by the sign shall be automatically skipped with respect to source field addressing under control of the edit mask. For combined sign data types, only the numeric value shall be interpreted with respect to read references of the source field sign byte position under control of the edit mask.

Edit Micro-Operations: The mask shall be interpreted as a string of one byte micro-instructions with the following format.



The MOP is a micro-operator. It specifies an editing function. The SV is a specification value. It's meaning varies according to the specific MOP which it follows.

Edit control shall proceed from left to right on the mask, one character for micro-operation at a time. After interpretation of the micro-operation, action shall be taken on the source and destination field characters for source digits which shall also be operated from left to right.

Indexing through the source field shall be by bytes unless its data-type is packed numeric when indexing shall be by half-bytes. Indexing through the destination field shall be by bytes.

Notation for MOP descriptions.

ES End suppression toggle.  
SCT Special character table.  
SCT(n) (n+1)th entry in the SCT (n must be 0-7).  
SV Specification value.

Note: The one byte length indication contained in the leftmost byte position of the Edit Mask shall include itself in specifying the length of the Edit Mask. (Thus, a maximum of 254 micro-operations may be specified by this byte).

When the value of the leftmost byte of the Edit Mask is equal to zero or one, the associated Edit instruction shall result in no operation; however, the entire input field (except when type 9) is checked for valid data.

Although not included in each description, prior to the execution of each micro-operation the edit mask index shall be incremented by one.

#### Micro-operations - MOPs

##### MOP 0

1. End MOP if SV=0
2. Set ES true
3. Translate SV (1 to 15) digits from the source field to their equivalent ASCII characters and copy them into the destination field. The source field must not be type 9 or an Invalid BDP data condition will be detected. When the corresponding user mask bit is set and traps enabled, instruction execution shall be inhibited and program interruption shall occur.
4. Perform the translate as specified by the NUMERIC function.

##### MOP 1

1. End MOP if SV=0
2. Set ES true
3. Move SV (1 to 15) characters from the source field to the destination field. The source field must be type 9 or an Invalid BDP data condition will be detected. When the corresponding user mask bit is set and traps enabled, instruction execution shall be inhibited and program interruption shall occur.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-74

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-75

MOP 2,3

No operation

MOP 4

1. End MOP if SV=0
2. Move SV (1 to 15) characters from the edit mask to the destination field. When execution of this MOP would require reading beyond the end of the edit mask, an Invalid BDP data condition shall be detected. When the corresponding user mask bit is set and traps enabled, instruction execution shall be inhibited and program interruption shall occur.

MOP 5

Set the symbol to a single character representing the sign of the source data field.

- Negative source data field  
Copy SCT<sub>3</sub> to the symbol field
- Positive source data field  
Copy the character (SCT<sub>SV</sub>) selected from the SCT indexed by the rightmost 3 bits of SV into the symbol field.

MOP 6

1. End MOP if SV=0
2. Move SV (1 to 15) characters from the edit mask to the symbol. When execution of this MOP would require reading beyond the end of the edit mask, an Invalid BDP data condition shall be detected. When the corresponding user mask bit is set and traps enabled, instruction execution shall be inhibited and program interruption shall occur.

MOP 7

1. End MOP if SV=0.
2. Translate SV (1 to 15) digits from the source field to their equivalent ASCII characters and copy them into the destination field. The source field must not be type 9 or an Invalid BDP data condition will be detected. When the corresponding user mask bit is set and traps enabled, instruction execution shall be inhibited and program interruption shall occur.
  - ES False AND zero digit  
Copy SCT<sub>1</sub> to the destination field
  - ES False AND non-zero digit  
Set ES true and copy the symbol to the destination field followed by the translated digit
  - ES True  
Copy the translated digit to the destination field.

MOP 8

- ES True  
No operation
- ES False  
Set ES true and copy the symbol to the destination field.

MOP G

- $SV > 7$   
Copy the Symbol to the destination field.
- $SV \leq 7$   
Copy the character {SCT<sub>SV</sub>} selected from the SCT indexed by the rightmost 3 bits of SV into the destination field.

MOP A

- $SV > 7$ 
  - Source field positive  
Copy the Symbol to the destination field
  - Source field negative  
Copy the SCT<sub>0</sub> character to the destination field once for each character in the Symbol
- $SV \leq 7$ 
  - Source field positive  
Copy the character {SCT<sub>SV</sub>} selected from the SCT indexed by the rightmost 3 bits of SV into the destination field
  - Source field negative  
Copy SCT<sub>0</sub> into the destination field

MOP B

This MOP is identical to MOP A with the action caused by the source field sign being exactly reversed.

MOP C

- $SV > 7$ 
  - ES true  
Copy the Symbol to the destination field
  - ES False  
Copy the SCT<sub>1</sub> character to the destination field once for each character in the Symbol
- $SV \leq 7$ 
  - ES True  
Copy the character {SCT<sub>SV</sub>} selected from the SCT indexed by the rightmost 3 bits of SV into the destination field
  - ES False  
Copy SCT<sub>1</sub> into the destination field

MOP D

Copy the next character from the edit mask into the SCT as indexed by the rightmost 3 bits of SV.

When execution of this MOP would require reading beyond the end of the edit mask, an Invalid BDP data condition shall be detected. When the corresponding user mask bit is set and traps enabled, instruction execution shall be inhibited and program interruption shall occur.

MOP E

1. End MOP if  $SV = 0$
2. Copy SCT<sub>1</sub> into the destination field SV (1 to 15) times.

MOP F

1. End MOP if  $SV = 0$
2. If ZF False (Non-zero Source Field)  
Terminate the Edit instruction
3. If ZF True (Zero Source Field)  
Reset to start of Destination field and copy SCT<sub>1</sub> into the destination field SV times. Execution of this reset causes all characters previously transmitted to the destination field to be, in effect, discarded (even when more than SV characters were previously transmitted).

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-78

Function NUMERIC

This function shall be used by micro-operations 0 and 7 to move a source digit into the destination field.

Each source digit shall be checked; invalid decimal digits shall cause an Invalid BDP Data condition to be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See paragraph 2.8.3.1b of this specification.

When the source field is packed numeric, appropriate ASCII zone bits shall be supplied for the destination character.

A non-zero digit shall cause the ZF toggle to be set FALSE.




Systems Development  
Architectural Design and Control

2.3.5 Calculate Subscript

Calculate Subscript and Add, D{Aj} Checked and Modified per  
{Ai plus D}, Result Added to XkR

F4jkiD {l descriptor} {Ref. 096}

This instruction shall obtain a signed 2's complement binary integer from the source field in central memory, either directly for binary source field data, or by converting decimal source field data to its binary equivalent. This instruction shall further obtain three binary integer values from a 64-bit Subscript Range Table entry {SRT} addressed by a PVA whose Ring Number {RN} and Segment {SEG} are obtained from Ai, and whose Byte Number {BN} is formed by the 32-bit sum {ignoring overflow} of the rightmost 32 bits of Ai plus the instruction's 12-bit D field extended to the left with 20 zeroes. The SRT shall be interpreted as follows:



SIZE shall be extended to 32 bits by insertion of 16 zero bits on the left, and MIN shall be extended to 32 bits by insertion of 16 sign bits on the left. A 32 bit signed 2's complement Occurrence Number is formed by subtracting MIN from the rightmost 32 bits of the signed binary integer obtained from the source field D{Aj}. This Occurrence Number shall be multiplied by SIZE and the algebraically signed result added to Register Xk Right. Overflow shall not be detected on any arithmetic operation associated with this instruction.

Source Field: The descriptor associated with the source field shall be confined to Type field values 0 through 6, 10 and 11 with the maximum field length values determined by the source field data type as defined in subparagraph 2.3.2.1.3 of this specification.

Exceptions: When the PVA used to access the SRT entry is not equal to 0 modulo 8, the Address Specification Error Condition shall be set, the execution of the instruction shall be inhibited and the corresponding program interruption shall occur. See subparagraph 2.8.1.5 of this specification. When the Occurrence Number is negative, or if the Occurrence Number is greater than MAX field from the SRT, an Invalid BDP Data condition shall be detected. When the corresponding user mask bit is set, and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.16 of this specification.

2.3.6 Immediate Data

Within this instruction group, the Immediate Data Byte is an 8 bit field formed by the 2's complement addition of bits 5<sub>6</sub> - 6<sub>3</sub> {Xi} Right and the rightmost 8 bits of the instruction's D field. Overflow is ignored on this summation. In this context, the contents of Register X0 shall be interpreted as consisting entirely of zeroes.

2.3.6.1 Move Immediate Data, D{Ak} replaced by XiR plus D per j

F9jkiD {L descriptor} {Ref. 154}

This instruction shall move the the Immediate Data Byte to the destination field after format conversion per the destination field type and the j field sub operation code. The Immediate Data Byte is described in paragraph 2.3.6. The least significant 2 bits of the j field shall be used as an encoding of the operation to be performed:

- a. If = 00, the unsigned {considered positive} numeric value {Type 10} contained in the Immediate Data Byte shall be moved right justified to the receiving field, which must be of type 10, 11, 14 or 15. If necessary, the destination field is filled with zeros on the left.
- b. If = 01, the decimal numeric value {Type 4} contained in the Immediate Data Byte shall be moved right justified, to the receiving field after possible reformatting to match the data type of the destination. If the format requires a sign, a positive sign shall be supplied. The destination shall be restricted to one of the decimal data types 0 through 6, 12 or 13. This move shall be executed according to the rules of the numeric move for truncation, padding and validation.

Each source digit shall be checked for decimal digit validity. An invalid decimal digit shall cause an Invalid BDP Data condition to be detected. When the corresponding user mask bit is set, and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur.

This operation will not alter the slack digit of destination field types 1 and 3 {see 2.3.2.2, subparagraph q}. When truncation of numeric data results in loss of significance, an Arithmetic Loss of Significance condition shall be detected. If the corresponding user condition mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See 2.8.3.15.

- c. If = 10, the ASCII character contained in the Immediate Data Byte is repeated left to right in the receiving field. The destination data type shall be ignored.
- d. If = 11, the ASCII character contained in the Immediate Data Byte is moved left justified into the receiving field, the rest of that field is space filled. The destination data type shall be ignored.

2.3.6.2 Compare Immediate Data, XiR plus D to D{Ak} per j, result to X1R

FAjkiD {L descriptor} {Ref. 155}

This command shall, depending on the value of the j field, compare the explicit value contained in the Immediate Data Byte to D{Ak} after a possible reformatting to match the data type and shall transfer a 32-bit half word to Register X1 Right according to the result of the comparison. The Immediate Data Byte is described in paragraph 2.3.6.

When the contents of the source and destination fields are equal, the entire 32-bit positions of Register X1 Right shall be cleared.

The rightmost two bits of the  $j$  field shall be used as an encoding of the operation to be performed:

- a. If  $j=00$ , the unsigned (considered positive) numeric value (Type 10) contained in the Immediate Data Byte shall be compared to the contents of field  $D\{Ak\}$ , which must be of type 10, 11, 14 or 15. If field  $D\{Ak\}$  is longer than one byte, then the Immediate Data Byte will be zero filled to the left as necessary.
- b. If  $j=01$ , the decimal numeric value (Type 4) contained in the Immediate Data Byte shall be compared to the contents of field  $D\{Ak\}$  after possible reformatting to match the data type of field  $D\{Ak\}$ . If the format requires a sign, a positive sign shall be supplied. The  $D\{Ak\}$  field shall be restricted to one of the decimal data types 0 through 6, 12 or 13. If field  $D\{Ak\}$  is longer than one byte, then the Immediate Data Byte shall be zero filled to the left as necessary.

Each source digit shall be checked for decimal digit validity. An invalid decimal digit shall cause an Invalid BDP Data condition to be detected. When the corresponding user mask bit is set, and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur.

- c. If  $j=10$ , the ASCII character contained in the Immediate Data Byte shall be compared left to right with each successive byte contained in the  $D\{Ak\}$  field. The data type of field  $D\{Ak\}$  shall be ignored.
- d. If  $j=11$ , the ASCII character contained in the Immediate Data Byte shall be compared to the leftmost byte in field  $D\{Ak\}$ . If the comparison is equal and if field  $D\{Ak\}$  is longer than one byte, then a space character shall be compared left to right with each successive remaining byte contained in the  $D\{Ak\}$  field. The data type of field  $D\{Ak\}$  shall be ignored.

When the contents of the source field are greater than the contents of the destination field, Register X1 Right shall be cleared in bit positions 32 and 34 through 63, and shall be set in bit position 33.

When the contents of the source field are less than the contents of the destination field, Register X1 Right shall be cleared in bit positions 34 through 63 and shall be set in bit positions 32 and 33.

The interpretation of the source and destination fields are analogous to those described under the Move Immediate Data Instruction, paragraph 2.3.b.1.

- 2.3.b.3 Add Immediate Data,  $D\{Ak\}$  replaced by  $D\{Ak\}$  plus  $XiR$  plus  $D$  per  $j$   
FBjki (1 descriptor) (Ref. 15b)

Operation: This command shall add the explicit integer value contained in the Immediate Data Byte to  $D\{Ak\}$  after a possible conversion to match the destination data type. The Immediate Data Byte is formed as described in 2.3.b.

Source: The Immediate Data Byte is used to store the integer value of the addend. The  $j$  field is used as an encoding of the type of the data contained in the Immediate Data Byte. The least significant bit of the  $j$  field is decoded as follows:

- a. If  $= 0$ , the Immediate Data Byte contains an unsigned (considered positive) binary integer value; Immediate Data Byte = Data Type 10.
- b. If  $= 1$ , the Immediate Data Byte contains one ASCII character representing a decimal digit; if invalid decimal data is encountered in the Immediate Data Byte, an Invalid BDP Data condition shall be detected. When the corresponding user mask bit is set, and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. Immediate Data Byte = Data Type 4.

If the source corresponds to case a. above, the destination shall be confined to types 10, 11, 14 and 15.

If the source corresponds to case b. above, the destination shall be confined to types 0 through 6, 12 and 13.

If unauthorized data types are specified, an Instruction Specification error shall be detected, the instruction's execution shall be inhibited, and the corresponding program interruption shall occur. See 2.8.1.4.

Overflow into the slack digit of destination field types 1 and 3 is not allowed (see 2.3.2.2, subparagraph q). When the results of the add operation exceed the capacity of the destination field, an Arithmetic Overflow condition shall be detected. If the corresponding user condition mask bit is set and the trap is enabled, instruction execution shall be inhibited and the program interruption shall occur. See 2.8.3.10.

2.4 Floating Point Instructions

2.4.1 General Description

A floating point number shall consist of a signed exponent and a signed fraction. The signed fraction shall also be referred to as the coefficient.

The quantity expressed by a floating point number shall be of the form  $\{f\}2^x$  where  $f$  represents the signed fraction and  $x$  represents the signed exponent of the base 2.


The exponent base of 2 shall be an implied constant for all floating point numbers and thus shall not explicitly appear in any floating point format.

2.4.1.1 Formats



Floating point data shall occupy one of two fixed length formats: 64-bit word {Single Precision} or 128-bit doubleword {Double Precision}.

In both the single and double precision formats, the leftmost bit position, 00, shall be occupied by the sign of the fraction. The fifteen bit positions immediately to the right of bit 00, 01 through 15, shall be occupied by the signed exponent.

The field immediately to the right of the signed exponent shall be occupied by the fraction which in single precision format shall consist of 48 bits and in double precision format shall consist of 96 bits, according to the following figures.



Single Precision Floating Point Number




Double Precision Floating Point Number

A double precision floating point number shall consist of two single precision floating point numbers located in consecutively numbered X Registers. The two single precision floating point numbers comprising a double precision floating point number shall be referred to as the leftmost and rightmost parts as contained in the  $X_n$  and  $X_{n+1}$  Registers, respectively. The leftmost part may be any single precision floating point number and when it is normalized, {the leftmost bit of the fraction, in bit position 16, is equal to a one} the double precision floating point number shall be considered to be normalized. The sign of the fraction and the exponent of the leftmost part shall constitute the sign of the fraction and the exponent of the double precision number.

The fraction field of the leftmost part shall constitute the leftmost 48 bits of the 96-bit double precision fraction. The fraction field of the rightmost part shall constitute the rightmost 48 bits of the 96-bit double precision fraction. The sign of the fraction and the exponent of the rightmost part shall not be utilized from any number constituting an input operand {argument} to a double precision floating point operation. However, the formation of a double precision floating point result shall include making the sign of the fraction of the rightmost part the same as that of the leftmost part and shall also include making the exponent of the rightmost part equal to the exponent of the leftmost part.

2.4.1.2 Standard Numbers

The fraction field of a floating point number shall have its binary point immediately to the left of its leftmost bit position, 1b. Both positive and negative quantities shall have a true fraction with the sign indicated solely by means of the sign bit. A number shall be positive or negative depending on whether the sign is a zero or a one, respectively.



The fraction shall be considered to be multiplied by the power of 2 expressed by the exponent which, in encoded form, occupies bit positions 01 through 15. The exponent field shall be used to represent both standard and non-standard floating point numbers. Standard floating point numbers shall have an actual exponent range from -4096 to 4095 inclusive, and shall be encoded into the exponent field by adding a bias equal to 2<sup>14</sup>. The effect of biasing the exponent is demonstrated in Table 2.4-1 for standard floating point numbers in which the ascending order from smallest to largest encoded representations corresponds to the smallest to largest progression of multiplier values represented by the actual exponents in the range of -4096 to 4095 inclusive.

The ranges in magnitude, M, covered by standard, normalized floating point numbers in each of the two formats is as follows:

Single precision;  $2^{-4097} \leq M \leq (1-2^{-48})_2 4095$   
 {Approximately 14.4 decimal digits of precision}  
 Double precision;  $2^{-4097} \leq M \leq (1-2^{-96})_2 4095$   
 {Approximately 28.9 decimal digits of precision}

For both formats these ranges approximate to:

$$\{4.8\} 10^{-1234} \leq M \leq \{5.2\} 10^{1232}$$

2.4.1.2.1 Z3

As shown in Table 2.4-1, +Z3 and -Z3 are standard floating point numbers with zero coefficients. The existence of -Z3 in the floating point number set plus the interpretation of +Z3 greater than -Z3 by the floating point compare means that special consideration must be given to -Z3. Add and subtract are the only floating point operations which can produce a Z3 result from normalized input operands and will force any -Z3 result to a +Z3. Multiply and divide operations will only produce Z3 for unnormalized input operands and will produce either +Z3 or -Z3 depending on the signs of the input operands. This -Z3 gives rise to some anomalies. For example, when A = -Z3, and B and C are both non-zero standard numbers in the following equation:

$$A ( B + C ) = AB + AC$$

the comparison reduces to

$$-Z3 \neq +Z3$$

This is true because the floating point compare rules described in 2.4.5 interpret operands with different signs to be unequal. These anomalies only occur when unnormalized operands are used.

### 2.4.1.3 Non-standard Numbers

The exponent field shall also be used to represent non-standard floating point numbers referred to as Zero, Infinity and Indefinite.

Table 2.4-1 illustrates hexadecimal exponent codes for corresponding non-standard as well as standard floating point numbers.

- a) Zero. Non-standard floating point numbers constituting input arguments to floating point operations shall be treated as if they consisted entirely of zeroes when bits 01 and 02 are equal to zeroes and also when bits 01 and 03 are equal to zeroes.

Floating point operations shall generate a non-standard result of Zero - consisting entirely of zeroes - when:

1. A non-standard input operand causes the zero result specified by one of Tables 2.4-3 through 2.4-10.

OR

2. A floating point operation with standard operands results in Exponent Underflow and the associated mask bit {UMR59} is clear.

OR

3. A floating point add operation with standard input operands results in Floating Point Loss of Significance and the associated mask bit {UMR60} is clear.

Floating point operations shall not alter the generated non-standard result of Zero when:

1. A floating point operation with standard input operands results in Exponent Underflow and the associated mask bit {UMR59} is set.

OR

2. A floating point add operation with standard input operands results in Floating Point Loss of Significance and the associated mask bit {UMR60} is set.

- b) Infinite. Non-standard floating point numbers constituting input arguments to floating point operations shall be treated as infinite values when bit 01 is equal to one and bits 02 and 03 are not equal to each other.

Floating point operations shall generate a non-standard floating point result of Infinite - consisting entirely of zeroes except in bit positions 01 and 03 which shall be ones and bit position 00 which shall be determined algebraically - when:

1. A non-standard input operand causes the infinite result specified by one of Tables 2.4-3 through 2.4-10.

OR

2. A floating point operation with standard operands results in Exponent Overflow and the associated mask bit {UMR58} is clear.

Floating point operations shall not alter the generated non-standard result of Infinite when:

A floating point operation with standard input operands results in Exponent Overflow and the associated mask bit {UMR58} is set.

- c) Indefinite. Non-standard floating point numbers constituting input arguments to floating point operations shall be treated as indefinite values when bits 01 through 03 are all equal to ones.

Floating point operations shall generate a non-standard floating point result of Indefinite - consisting entirely of zeroes except for bits 01, 02 and 03 which shall be ones - when:

A non-standard input operand causes the result to be specified by one of Tables 2.4-2 through 2.4-6.

- d) Notes. When non-standard results are generated, as previously described by items a through c, the rightmost part shall be made identical to the leftmost part for all cases of double precision floating point results.

		Hexadecimal Exponent including co-efficient sign		
		Actual exponent (to the base 2)		Input Arguments
Coefficient Sign Equal to 0 {Positive numbers}	7XXX	----		Indefinite
	6FFF	$2^{12.287}$		Infinite
	5000	$2^{4.096}$		
	4FFF	$2^{4.095}$		
	4000	$2^0$		Standard
	3FFF	$2^{-1}$		
	3000	$2^{-4.096}$		
	2FFF	$2^{-4.097}$		
	1000	$2^{-12.288}$	Zero	+Z2
	0XXX	---	Zero	+Z1
Coefficient Sign Equal to 1 {Negative Numbers}	8XXX		Zero	-Z1
	9000	$2^{-12.288}$	Zero	-Z2
	AFFF	$2^{-4.097}$		
	B000	$2^{-4.096}$		
	BFFF	$2^{-1}$		
	C000	$2^0$	Standard	Numbers in this range with zero coefficients are termed -Z3
	CFFF	$2^{4.095}$		
	D000	$2^{4.096}$	Infinite	
EFFF	$2^{12.287}$			
FXXX	---		Indefinite	

Table 2.4-1: Floating Point Representation

#### 2.4.1.4 Exponent Arithmetic

When the exponent fields from input arguments are added, as for floating point multiplication, or subtracted, as for floating point division, the exponent arithmetic shall be performed algebraically in 2's complement mode. Moreover, such operations shall take place, conceptually, as if the bias were removed from each exponent field prior to performing the addition or subtraction and then restored following exponent arithmetic so as to correctly bias the exponent result.

Exponent Underflow and Overflow conditions shall be detected for all single precision, but only for the leftmost part of double precision floating point results.

#### 2.4.1.5 Normalization

A normalized floating point number shall have a one in the leftmost bit position, 1b, of the fraction field. If the leftmost bit of the fraction is a zero, the number shall be considered unnormalized. Normalization shall take place when intermediate results are changed to final results. Numbers with zero fractions cannot be normalized and such fractions shall remain equal to zero.

For intermediate results in which coefficient overflow has not occurred and the initial operands were normalized, the normalization process shall consist of left shifting the fraction until the leftmost bit position contains a one and correspondingly reducing the exponent by the number of positions shifted. For intermediate results in which coefficient overflow has occurred, the normalization process shall consist of right shifting the fraction one bit position and correspondingly increasing the exponent by one. For double precision floating point numbers, the entire fraction shall participate in the normalization such that the rightmost part may or may not appear as a normalized single precision number as determined by the value of the fraction.

For quotient and product instructions {Op. 32, 33, 36 and 37} if the operands are unnormalized, the results may be unnormalized. See the individual instruction descriptions.

When exponent arithmetic operations on standard floating numbers generate an intermediate exponent which is Out of Range, but normalization requirements generate an adjusted exponent which is no longer Out of Range, then neither Exponent Overflow nor Exponent Underflow shall be recorded for the final results.

#### 2.4.1.6 Exceptions

With respect to floating point exceptions, {specifically Exponent Overflow, Exponent Underflow, Indefinite, and Loss of Significance}, bit position assignments within the User Condition and User Mask Registers shall be in accordance with paragraphs 2.8.3 and 2.8.4 of this specification.

#### 2.4.1.7 Double Precision Register Designators

The terms "Xk+1" and "Xj+1" shall be used to designate an X Register associated with the rightmost part of a double precision floating point number. When the leftmost part of a double precision floating point number, as designated by the terms "Xk" and "Xj" is associated with Register XF {in hexadecimal notation} the terms "Xk+1" and "Xj+1" shall be interpreted as designating Register XD. Notation designating the two registers holding the complete double precision floating point number is either XXk or XXj. See 2.4.3.4 through 2.4.3.6.



2.4.2 Conversion

The instructions within this subgroup shall provide the means for converting 64-bit words, contained in the X Registers, between floating point and integer formats.

2.4.2.1 Convert from Integer to Floating Point

Convert, Floating Point Xk formed from Integer Xj

3AjK {Ref. 097}

This instruction shall convert the signed, two's complement, binary integer initially contained in the 64-bit positions of Register Xj to its equivalent, normalized floating point representation and shall transfer this 64-bit result to Register Xk. Integers outside of the range of  $-2^{48}$  through  $2^{48}-1$  shall be truncated in the rightmost bit positions during conversion.

The integer initially contained in Register Xj shall be interpreted as having a magnitude {M} within the following range:

$$-2^{63} \leq M \leq 2^{63}-1$$

When the integer initially contained in Register Xj consists entirely of zeroes, it shall be transferred without change to Register Xk.

2.4.2.2 Convert from Floating Point to Integer

Convert, Integer Xk formed from Floating Point Xj

3BjK (Ref. 098)

This instruction shall convert the 64-bit floating point number initially contained in the Xj Register to a signed, two's complement, binary integer and shall transfer this 64-bit result to Register Xk. (The fractional part of the binary equivalent shall be lost as a result of truncation of the appropriate right-most bits).

When the 64-bit floating point number initially contained in the Xk register:

1. has an actual (unbiased) exponent which is less than or equal to zero, the result shall consist of 64 zeroes. No exception conditions are recorded.
2. has a coefficient consisting entirely of zeroes, the result shall consist of 64 zeroes. No exception conditions are recorded.
3. is indefinite, a Floating Point Indefinite condition shall be detected. When the corresponding user mask bit is set and the trap enabled, execution of this instruction shall be inhibited and program interruption shall occur (2.8.3.14). When the corresponding user mask bit is clear and/or traps are disabled, a result consisting of 64 zeroes shall be stored and instruction execution completed.
4. is infinite, an Arithmetic Loss of Significance condition shall be detected. When the corresponding user mask bit is set and the trap enabled, execution of this instruction shall be inhibited and program interruption shall occur (2.8.3.15). When the corresponding user mask bit is clear and/or traps are disabled, a result consisting of 64 zeroes shall be stored and instruction execution completed.

Floating point numbers with magnitude {M} shall be correctly converted provided such numbers are within the following range:

$$-(2^{63}-2^{15}) \leq M \leq 2^{63}-2^{15}$$

For integers outside of this range, the number transferred to Register Xk shall represent only the least significant, (right-most) 64-bits of the actual result, and an Arithmetic Loss of Significance condition shall be detected. When the corresponding user mask bit is set and the trap enabled, execution of this instruction shall be inhibited and program interruption shall occur. (Thus, such numbers shall be truncated in their left-most positions). See subparagraph 2.8.3.15 of this specification.

### 2.4.3 Arithmetic

The instructions within this subgroup shall provide the means for performing arithmetic operations on floating point numbers to the extent described in the following subparagraphs.

#### 2.4.3.1 Floating Point Sum/Difference

- a. Floating Point Sum, Xk replaced by Xk plus Xj  
30jk {Ref. 099}
- b. Floating Point Difference, Xk replaced by Xk minus Xj  
31jk {Ref. 100}

Inputs: For the execution of these instructions, when either or both of the input arguments initially contained in Registers Xk and Xj consist of an Infinite or Indefinite floating point number, as defined in subparagraph 2.4.1.3 of this specification, the floating point result transferred to Register Xk shall consist of a non-standard floating point number as defined by Tables 2.4-3, 2.4-4, 2.4-5 and 2.4-6, as well as Subparagraph 2.4.1.3 of this specification.

For the execution of these instructions, when both of the input arguments initially contained in Registers Xk and Xj consist of zero, as described in 2.4.1.3, the Floating Point result transferred to Register Xk shall consist entirely of zeroes and no Loss of Significance shall be recorded.

For those non-standard input arguments for which an Infinite result is transferred to Register Xk, an Exponent Overflow condition shall be detected. When the corresponding user mask bit is set and the trap enabled, execution of the instruction shall complete and program interruption shall occur. See subparagraph 2.8.3.11 of this specification.

For those non-standard input arguments for which an Indefinite result is transferred to Register Xk, a Floating Point Indefinite condition shall be detected. When the corresponding user mask bit is set and the trap enabled, execution of the instruction shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.14 of this specification.

In the absence of Infinite or Indefinite input arguments, these instructions shall execute according to the following descriptions.

Exponent Equalization: The exponents of the two floating point numbers initially contained in the Xk and Xj Registers shall be algebraically compared and when they are equal, that common exponent shall be used as the intermediate exponent with neither of the associated coefficients shifted prior to co-efficient arithmetic. However, when the exponents are not equal, the coefficient associated with the smaller exponent shall be shifted right, end-off, the number of bit positions designated by the difference between the exponents, up to a maximum of 48. Thus, the coefficients shall be aligned and the larger exponent shall be used as the intermediate exponent.

When the exponent difference is greater than 48, the larger exponent and its associated coefficient shall be used as the intermediate exponent and coefficient.

Coefficient Arithmetic: The two aligned coefficients, each consisting of a sign and a 48-bit fraction shall be added or subtracted, as determined by the operation code, with the coefficient associated with the Xj Register correspondingly treated as the addend or the subtrahend. The algebraic result shall consist of a signed coefficient having 48-bits of precision along with an overflow bit, and shall be referred to as the intermediate coefficient. (The overflow bit shall provide the required allowance for "true" addition, i.e. FP sum of coefficients having like signs and FP Difference between co-efficients having unlike signs.)

Coefficient Overflow: When the overflow bit associated with the intermediate co-efficient is a one, the 48-bits of precision associated with the intermediate coefficient shall be shifted one bit position right, end-off, with the overflow bit inserted into the vacated, leftmost bit position. The intermediate exponent shall be increased by one to adjust for this right shift of the coefficient and, provided the intermediate exponent does not overflow, the adjusted exponent along with its bias, and the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the final result.

**Exponent Overflow:** When the adjustment of the intermediate exponent results in overflow, an exponent overflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Overflow mask bit contained in the User Mask Register. {See Subparagraph 2.8.3.11 and Paragraph 2.8.4 of this Specification.}

When the corresponding mask bit is a one at the time the Exponent Overflow condition is recorded, the adjusted exponent along with its bias, and the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the final result. If the trap is enabled, then the execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.11 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Overflow condition is recorded, the non-standard floating point number Infinite, as defined in Subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of Register Xk as the final result.

**Loss of Significance:** When the overflow bit and the 48-bits of precision associated with the intermediate coefficient consist entirely of zeroes and one or both of the input operands consisted of a standard floating point number, then a Floating Point Loss of Significance condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Floating Point Loss of Significance mask bit contained in the User Mask Register. {See subparagraph 2.8.3.13 and paragraph 2.8.4 of this Specification.}

When the corresponding mask bit is a one at the time the Floating Point Loss of Significance condition is recorded, the intermediate exponent along with its bias, and the intermediate coefficient along with its positive sign, shall be transferred to the 64-bits of Register Xk as the final result. If the trap is enabled, then the execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.13 of this specification.

When the corresponding mask bit is a zero at the time the Floating Point Loss of Significance condition is recorded, the non-standard floating point number zero, as defined in Subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of Register Xk as the final result.

**Normalization:** When the overflow bit associated with the intermediate coefficient is a zero and the 48-bits of precision associated with the intermediate coefficient do not consist entirely of zeroes, these 48-bits of precision shall be left shifted to the extent required to achieve normalization, i.e. a one in the leftmost bit position. Left shifting shall be accomplished end-off, with zeroes inserted on the right, for from 0 to 47 bit positions. For each bit position shifted left, the intermediate exponent shall be decreased by one. Upon completion of normalization, provided the exponent has not underflowed, the adjusted exponent along with its bias, and the normalized coefficient along with its sign shall be transferred to the 64-bit positions of Register Xk as the final result.

**Exponent Underflow:** When the adjustment of the exponent results in underflow, an Exponent Underflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Underflow mask bit contained in the User Mask Register. {See Subparagraph 2.8.3.12 and Paragraph 2.8.4 of this Specification}

When the corresponding mask bit is a one at the time the Exponent Underflow condition is recorded, the adjusted exponent along with its bias, and the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of the Xk Register as the final result. If the trap is enabled, then the execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.12 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Underflow condition is recorded, the non-standard floating point number Zero as defined in Subparagraph 2.4.1.3 of this Specification, shall be transferred to the 64-bit positions of Register Xk as the final result.

### 2.4.3.2 Floating Point Product

Floating Point Product, Xk replaced by Xk times Xj  
32jk {Ref. 103}

Inputs: For the execution of this instruction, when either or both of the input arguments initially contained in Registers Xk and Xj consist of a Zero, Infinite, or Indefinite floating point number, as defined in Subparagraph 2.4.1.3 of this specification, the floating point result transferred to Register Xk shall consist of a non-standard floating point number as defined by Tables 2.4-7 and 2.4-8 and Subparagraph 2.4.1.3 of this specification.

For those non-standard input arguments for which an Infinite or Indefinite result is transferred to Register Xk an Exponent Overflow or Indefinite condition shall be recorded as previously specified in Subparagraph 2.4.3.1 of this specification.

For those non-standard input arguments for which a Zero result is transferred to Register Xk, its sign shall be positive as previously defined in Subparagraph 2.4.1.3 of this specification.

In the absence of such input arguments, this instruction shall execute according to the following descriptions.

**Exponent Arithmetic:** The signed exponents initially contained in Registers Xk and Xj shall be algebraically added and the result shall be used as the intermediate exponent.

**Coefficient Arithmetic:** The signed coefficient initially contained in Register Xk shall be multiplied by the signed coefficient initially contained in Register Xj. The result shall consist of an algebraically signed product having 96-bits of precision.

**Normalization:** When the left-most bit of the 96-bits of precision associated with the product is a one, the sign and left-most 48-bits of the product shall be used as the intermediate coefficient. When the left-most bit of the 96-bits of precision associated with the product is a zero, that product shall be shifted left end-off one bit position, the sign and leftmost 48-bits of the shifted result shall be used as the intermediate coefficient and the intermediate exponent shall be decreased by one.

**Exponent Overflow:** When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the overflow direction, an Exponent Overflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Overflow Mask bit contained in the User Mask Register. {See Subparagraph 2.8.3.11 and Paragraph 2.8.4 of this specification.}

When the corresponding mask bit is a one at the time the Exponent Overflow condition is recorded, the adjusted exponent along with its bias, and the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the final result. If the trap is enabled, then the execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.11 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Overflow condition is recorded, the non-standard floating point number Infinite, as defined in Subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of Register Xk as the final result.

**Exponent Underflow:** When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the underflow direction, an Exponent Underflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Underflow mask bit contained in the User Mask Register {See subparagraph 2.8.3.12 and paragraph 2.8.4 of this specification}.

When the corresponding mask bit is a one at the time the Exponent Underflow condition is recorded, the adjusted exponent along with its bias and the intermediate coefficient along with its sign shall be transferred to the 64-bit positions of the Xk Register as the final result. If the trap is enabled, then the execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.12 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Underflow condition is recorded, the non-standard floating point number Zero as defined in subparagraph 2.4.1.3 of this specification shall be transferred to the 64-bit positions of the Xk Register as the final result.

**Result in Range:** When the intermediate exponent, including the adjustment for normalization when applicable, is not equal to an Out of Range value, that intermediate exponent along with its bias, and the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the final result. This final result shall always consist of a normalized number when both numbers initially contained in the Xk and Xj Registers consisted of normalized numbers.

### 2.4.3.3 Floating Point Quotient

Floating Point Quotient, Xk replaced by Xk divided by Xj

33jk {Ref. 104}

Inputs: For the execution of this instruction, when either or both of the input arguments initially contained in Registers Xk and Xj consist of a Zero, Infinite, or Indefinite floating point number, as defined in Subparagraph 2.4.1.3 of this Specification, the floating point result transferred to Register Xk shall consist of a non-standard floating point number as defined by Tables 2.4-9 and 2.4-10 and Subparagraph 2.4.1.3 of this specification.

For those non-standard input arguments for which an Infinite or Indefinite result is transferred to Register Xk an Exponent Overflow or Indefinite condition shall be recorded as previously specified in Subparagraph 2.4.3.1 of this specification.

For those non-standard input arguments for which a Zero result is transferred to Register Xk, its sign shall be positive as previously defined in Subparagraph 2.4.1.3 of this specification.

In the absence of such input arguments, these instructions shall execute according to the following descriptions.

Exponent Arithmetic: The signed exponent associated with the Xj Register shall be subtracted from the signed exponent associated with Xk Register and the signed result shall be referred to as the intermediate exponent.

Divide Fault: When the coefficient associated with the Xj Register is unnormalized and can be divided into the coefficient associated with the Xk Register by a factor equal to or greater than 2.0, the contents of Register Xk shall not be changed and a Divide Fault condition shall be detected. Further, when the Xj Register contains a non-standard value of zero, or the coefficient of Xj consists entirely of zeros, the contents of Register Xk shall not be changed and a Divide Fault condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.8 of this specification.

In the event that a pair of operands is such that a Divide Fault is detected and such that the exponent arithmetic will produce Exponent Overflow or Underflow, the Divide Fault and only the Divide Fault shall be reported.

Coefficient Arithmetic: The signed coefficient associated with the Xj Register shall be divided into the signed coefficient associated with the Xk Register. The division shall be fractional, i.e. 48 zeroes shall be appended rightmost to the signed coefficient associated with the Xk Register in order to obtain a dividend having 96-bits of precision. The results of the division shall consist of an algebraically signed quotient having 48-bits of precision and an overflow bit. (The overflow bit shall provide the required allowance for those cases in which the divisor can be divided into the dividend by a factor equal to or greater than 1.0 but less than 2.0).

Normalization: When the overflow bit associated with the quotient is a zero the sign and 48-bits of precision associated with the quotient shall be used as the intermediate coefficient. When the overflow bit associated with the quotient is a one, the 48-bits of precision associated with the quotient shall be shifted one bit position right, end-off, with the overflow bit inserted into the vacated leftmost bit position. The signed, 48-bit result shall be used as the intermediate coefficient and the intermediate exponent shall be increased by one to adjust for the right shift of the quotient.

Exponent Overflow: When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the overflow direction, an Exponent Overflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Overflow mask bit as previously described under the heading "Exponent Overflow" in subparagraph 2.4.3.2 of this specification.

Exponent Underflow: When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the underflow direction, an Exponent Underflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Underflow Mask bit as previously described under the heading of "Exponent Underflow" in Subparagraph 2.4.3.2 of this specification.

Result in Range: When the intermediate exponent, including the adjustment for normalization when applicable, is not equal to an Out of Range value, that intermediate exponent along with its bias, and the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the final result. This final result shall always consist of a normalized number when both numbers initially contained in the Xk and Xj Registers consisted of normalized numbers.

2.4.3.4 Double Precision Floating Point Sum/Difference

- a. Floating Point Sum, XXk replaced by XXk plus XXj  
34jk {Ref. 105}
- b. Floating Point Difference, XXk replaced by XXk minus XXj  
35jk {Ref. 106}

Inputs: For the execution of these instructions, when either or both of the input arguments initially contained in Registers Xk and Xj consist of an Infinite or Indefinite floating point number, as defined in Subparagraph 2.4.1.3 of this specification, the floating point result transferred to Registers Xk and Xk+1 shall consist of non-standard floating point numbers as defined by Tables 2.4-3, 2.4-4, 2.4-5 and 2.4-6, as well as Subparagraph 2.4.1.3 of this specification.

For the execution of these instructions, when both of the input arguments initially contained in Registers Xk, Xk+1 and Xj, Xj+1 consist of zero, as described in paragraph 2.4.1.3, the floating point result transferred to Registers Xk and Xk+1 shall consist entirely of zeroes and no Loss of Significance shall be recorded.

For those input arguments for which an Infinite result is transferred to Registers Xk and Xk+1, an Exponent Overflow condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, execution of the instruction shall complete and program interruption shall occur. See subparagraph 2.8.3.11 of this specification.

For those input arguments for which an Indefinite result is transferred to Registers Xk and Xk+1 a Floating Point Indefinite condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, execution of the instruction shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.14 of this specification.

In the absence of such input arguments, these instructions shall execute according to the following descriptions.

Exponent Equalization: The exponents of the two floating point numbers initially contained in the Xk and Xj Registers shall be algebraically compared and when they are equal, that common exponent shall be used as the intermediate exponent with neither of the associated coefficients shifted prior to coefficient arithmetic. However, when the exponents are not equal, the coefficient associated with the smaller exponent shall be shifted right, end-off, the number of bit positions designated by the difference between the exponents, up to a maximum of 96. Thus, the coefficients shall be aligned and the larger exponent shall be used as the intermediate exponent.

Coefficient Arithmetic: The two aligned coefficients, each consisting of a signed fraction having 96-bits of precision shall be added or subtracted, as determined by the operation code, with the coefficient associated with Registers Xj and Xj+1 correspondingly treated as the addend or the subtrahend. The algebraic result shall consist of a signed coefficient having 96-bits of precision along with an overflow bit, and shall be referred to as the intermediate coefficient. {The overflow bit shall provide the required allowance for "true" addition, i.e. FP sum of coefficients having like signs and FP Difference between coefficients having unlike signs}.

Coefficient Overflow: When the overflow bit associated with the intermediate coefficient is a one, the 96-bits of precision associated with the intermediate coefficient shall be shifted one bit position right, end-off, with the overflow bit inserted into the vacated, leftmost bit position. The intermediate exponent shall be increased by one to adjust for this right shift of the coefficient. Provided the intermediate exponent does not overflow, the adjusted exponent along with its bias and the leftmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the leftmost half of the final result; the adjusted exponent along with its bias, reduced by 48, and the rightmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result.

Exponent Overflow: When the adjustment of the intermediate exponent results in overflow, an Exponent Overflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Overflow mask bit contained in the User Mask Register. {See Subparagraph 2.8.3.11 and Paragraph 2.8.4 of this Specification.}

When the corresponding mask bit is a one at the time the Exponent Overflow condition is recorded, the adjusted exponent along with its bias, and the leftmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the leftmost half of the final result; the adjusted exponent along with its bias, and the rightmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result. When the corresponding user mask bit is set, and the trap is enabled, execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.2.11 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Overflow condition is recorded, the non-standard floating point number Infinite, as defined in Subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of both Register Xk and Register Xk+1 as the final result.

**Loss of Significance:** When the overflow bit and the 96-bits of precision associated with the intermediate coefficient consist entirely of zeroes and one or both of the input operands consisted of a standard floating point number, then a Floating Point Loss of Significance condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Floating Point Loss of Significance mask bit contained in the User Mask Register. (See subparagraph 2.8.3.13 and paragraph 2.8.4 of this specification.)

When the corresponding mask bit is a one at the time the Floating Point Loss of Significance condition is recorded: The intermediate exponent along with its bias, and the leftmost 48-bits of the intermediate coefficient along with its positive sign, shall be transferred to the 64-bits of Register Xk as the leftmost half of the final result; the intermediate exponent along with its bias, and the rightmost 48-bits of the intermediate coefficient along with its positive sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result. If the trap is enabled, then execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.13 of this specification.

When the corresponding mask bit is a zero at the time the Floating Point Loss of Significance condition is recorded, the non-standard floating point number Zero, as defined in Subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of both Register Xk and Register Xk+1 as the final result.

**Normalization:** When the overflow bit associated with the intermediate coefficient is a zero and the 96-bits of precision associated with the intermediate coefficient do not consist entirely of zeroes, these 96-bits of precision shall be left shifted to the extent required to achieve normalization, i.e. a one in the leftmost bit position. Left shifting shall be accomplished end-off, with zeroes inserted on the right, for from 0 to 95 bit positions. For each bit position shifted left, the intermediate exponent shall be decreased by one. Upon completion of normalization, provided the exponent has not underflowed: the adjusted exponent along with its bias, and the leftmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the leftmost half of the final result; the adjusted exponent along with its bias, and the rightmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result.

**Exponent Underflow:** When the adjustment of the exponent results in underflow, an Exponent Underflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Underflow mask bit contained in the User Mask Register. (See Subparagraph 2.8.3.12 and Paragraph 2.8.4 of this Specification.)

When the corresponding mask bit is a one at the time the Exponent Underflow condition is recorded: the adjusted exponent along with its bias, and the leftmost 48-bits of the normalized coefficient along with its sign, shall be transferred to the 64-bit positions of the Xk Register as the leftmost half of the final result; the adjusted exponent along with its bias, and the rightmost 48-bits of the normalized coefficient along with its sign, shall be transferred to Register Xk+1 as the rightmost half of the final result. If the trap is enabled, then execution of this instruction shall complete and program interruption shall occur. See paragraph 2.8.3.12 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Underflow condition is recorded, the non-standard floating point number Zero as defined in Subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of both Register Xk and Register Xk+1 as the final result.

#### 2.4.3.5 Double Precision Floating Point Product

Floating Point Product, XXk replaced by XXk times XXj

3Ljk {Ref. 107}

Inputs: For the execution of this instruction, when either or both of the input arguments initially contained in Registers Xk and Xj consist of a Zero, Infinite, or Indefinite floating point number, as defined in subparagraph 2.4.1.3 of this specification, the floating point result transferred to Registers Xk and Xk+1 shall consist of non-standard floating point numbers as defined by Tables 2.4-7 and 2.4-8 and Subparagraph 2.4.1.3 of this specification.

For those non-standard input arguments for which an Infinite or Indefinite result is transferred to both Register Xk and Register Xk+1 an Exponent Overflow or Indefinite condition shall be recorded as previously specified in subparagraph 2.4.3.1 of this specification.

For those non-standard input arguments for which a Zero result is transferred to Register Xk, its sign shall be positive as previously defined in subparagraph 2.4.1.3 of this specification.

In the absence of such input arguments, this instruction shall execute according to the following descriptions.

Exponent Arithmetic: The signed exponents initially contained in Registers Xk and Xj shall be algebraically added and the result shall be used as the intermediate exponent.

Coefficient Arithmetic: The signed coefficient initially contained in Registers Xk and Xk+1 shall be multiplied by the signed coefficient initially contained in Registers Xj and Xj+1. The result shall consist of an algebraically signed product having 192 bits of precision.

Normalization: When the left-most bit of the 192-bits of precision associated with the product is a one, the sign and left-most 96-bits of the product shall be used as the intermediate coefficient. When the left-most bit of the 192-bits of precision associated with the product is a zero, that product shall be shifted left end-off one bit position, the sign and leftmost 96-bits of the shifted result shall be used as the intermediate coefficient and the intermediate exponent shall be decreased by one.

Exponent Overflow: When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the overflow direction, an Exponent Overflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Overflow Mask bit contained in the User Mask Register. {See subparagraph 2.8.3.11 and paragraph 2.8.4 of this specification.}

When the corresponding mask bit is a one at the time the Exponent Overflow condition is recorded: the adjusted exponent along with its bias, and the leftmost 48-bits of the intermediate coefficient along with its sign shall be transferred to the 64-positions of Register Xk as the leftmost half of the final result; the adjusted exponent along with its bias, and the rightmost 48-bit positions of the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result. If the trap is enabled, then execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.11 of this specification.

When the corresponding mask bit is zero at the time the Exponent Overflow condition is recorded, the non-standard floating point number Infinite, as defined in subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of both Register Xk and Register Xk+1 as the final result.



**Exponent Underflow:** When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the underflow direction, an Exponent Underflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Underflow mask bit contained in the User Mask Register. (See subparagraph 2.8.3.12 and paragraph 2.8.4 of this specification).

When the corresponding mask bit is a one at the time the Exponent Underflow condition is recorded: the adjusted exponent along with its bias, and the leftmost 48-bits of the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the leftmost half of the final result; the adjusted exponent along with its bias, and the rightmost 48-bit positions of the intermediate coefficient along with its sign shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result. If the trap is enabled, then execution of the instruction shall complete and program interruption shall occur. See paragraph 2.8.3.12 of this specification.

When the corresponding mask bit is a zero at the time the Exponent Underflow condition is recorded, the non-standard floating point number Zero, as defined in subparagraph 2.4.1.3 of this specification, shall be transferred to the 64-bit positions of both Register Xk and Register Xk+1 as the final result.

**Result in Range:** When the intermediate exponent, including the adjustment for normalization when applicable, is not equal to an Out of Range value: the intermediate exponent along with its bias, and the leftmost 48-bits of intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the leftmost half of the final result; the intermediate exponent along with its bias, and the rightmost 48-bits of the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-110

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-111

#### 2.4.3.6 Double Precision Floating Point Quotient

Floating Point Quotient,  $XXk$  replaced by  $XXk$  divided by  $XXj$

37jk {Ref. 108}

Inputs: For the execution of this instruction, when either or both of the input arguments initially contained in Registers  $Xk$  and  $Xj$  consist of a Zero, Infinite, or Indefinite floating point number, as defined in subparagraph 2.4.1.3 of this specification, the floating point result transferred to Registers  $Xk$  and  $Xk+1$  shall consist of non-standard floating point numbers as defined by Tables 2.4-7 and 2.4-10 and Subparagraph 2.4.3.1 of this specification.

For those non-standard input arguments for which an Infinite or Indefinite result is transferred to both Register  $Xk$  and Register  $Xk+1$ , an Exponent Overflow or Indefinite condition shall be recorded as previously specified in subparagraph 2.4.3.1 of this specification.

For those non-standard input arguments for which a Zero result is transferred to Register  $Xk$ , its sign shall be positive as previously defined in subparagraph 2.4.3.1 of this specification.

In the absence of such input arguments, this instruction shall execute according to the following descriptions:

**Exponent Arithmetic:** The signed exponent associated with the  $Xj$  Register shall be subtracted from the signed exponent associated with  $Xk$  Register and the signed result shall be referred to as the intermediate exponent.

**Divide Fault:** When the coefficient associated with the  $Xj$  Register is unnormalized and can be divided into the coefficient associated with the  $Xk$  Register by a factor equal to or greater than 2.0, the contents of Registers  $Xk$  and  $Xk+1$  shall not be changed and a Divide Fault Condition shall be detected. Further, when the contents of  $Xj$  are a non-standard value of Zero, or the coefficients of  $Xj$  and  $Xj+1$  consist entirely of zeros, the contents of Registers  $Xk$  and  $Xk+1$  shall not be changed and a Divide Fault Condition shall be detected. When the corresponding user mask bit is set and the trap is enabled, instruction execution shall be inhibited and program interruption shall occur. See subparagraph 2.8.3.8 of this specification.

In the event that a pair of operands is such that Divide Fault is detected and such that the exponent arithmetic will produce Exponent Overflow or Underflow, the Divide Fault and only the Divide Fault will be reported.

**Coefficient Arithmetic:** The signed coefficient associated with the  $Xj$  Register shall be divided into the signed coefficient associated with the  $Xk$  Register. The division shall be fractional, i.e., 96 zeros shall be appended rightmost to the signed coefficient associated with the  $Xk$  Register in order to obtain a dividend having 192-bits of precision. The results of the division shall consist of an algebraically signed quotient having 96-bits of precision and an overflow bit. (The overflow bit shall provide the required allowance for those cases in which the divisor can be divided into the dividend by a factor equal to or greater than 1.0 but less than 2.0).

**Normalization:** When the overflow bit associated with the quotient is a zero, the sign and 96-bits of precision associated with the quotient shall be used as the intermediate coefficient. When the overflow bit associated with the quotient is a one, the 96-bits of precision associated with the quotient shall be shifted one bit position right, end-off, with the overflow bit inserted into the vacated leftmost bit position. The signed, 96-bit result shall be used as the intermediate coefficient and the intermediate exponent shall be increased by one to adjust for the right shift of the quotient.

**Exponent Overflow:** When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the overflow direction, an Exponent Overflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Overflow mask bit as previously described under the heading "Exponent Overflow" in subparagraph 2.4.3.5 of this specification.

**Exponent Underflow:** When the intermediate exponent, including the adjustment for normalization when applicable, is equal to an Out of Range value in the underflow direction, an Exponent Underflow condition shall be recorded and the final result of the associated instruction shall be determined according to the state of the Exponent Underflow Mask bit as previously described under the heading of "Exponent Underflow" in subparagraph 2.4.3.5 of this specification.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-112

Result in Range: When the intermediate exponent, including the adjustment for normalization when applicable, is not equal to an Out of Range value: the intermediate exponent along with its bias, and the leftmost 48-bits of the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk as the leftmost half of the final result; the intermediate exponent along with its bias, and the rightmost 48-bits of the intermediate coefficient along with its sign, shall be transferred to the 64-bit positions of Register Xk+1 as the rightmost half of the final result.

2.4.3.7 Divide Algorithm Constraint

For both the divide instructions described in 2.4.3.3 and 2.4.3.6 of this specification, with respect to the formation of the quotient, the division of the coefficients shall generate an unrounded result according to the algorithm constraint as previously defined for integer divide in subparagraph 2.2.2.4 of this specification.

N - Any "standard" floating-point number. That is, a floating-point number with an exponent in the range:  
 $(3000)_{16} \leq \text{exponent} < (5000)_{16}$   
 and a nonzero, normalized or unnormalized coefficient.

0 - Zero: A word consisting of a sign followed by 63 zero bits.

Z<sub>1</sub> - Zero: Floating-point numbers having exponents in the range  
 $(0000)_{16} \leq \text{exponent} < (1000)_{16}$

Z<sub>2</sub> - Underflow, zero: Floating-point numbers having exponents in the range  
 $(1000)_{16} \leq \text{exponent} < (3000)_{16}$

Z<sub>3</sub> - Zero: An unnormalized floating-point number having a zero coefficient and a standard exponent. That is, an exponent in the range  
 $(3000)_{16} \leq \text{exponent} < (5000)_{16}$

INF - Floating-point numbers having exponents in the range  
 $(5000)_{16} \leq \text{exponent} < (7000)_{16}$

$\mp \infty$  - Infinite: The non-standard floating-point number:  
 $(s,5000\ 0000\ 0000\ 0000)_{16}$

INDEF - Floating-point numbers having exponents in the range  
 $(7000)_{16} \leq \text{exponent} \leq (7FFF)_{16}$

+IND - Indefinite: The non-standard floating-point number:  
 $(7000\ 0000\ 0000\ 0000)_{16}$

INDC - A result of indefinite returned by the floating-point compare instruction. That is, a value for X1-Right =  $(8000\ 0000)_{16}$

S - Algebraic sum of two floating-point numbers.  
 D - Algebraic difference of two floating-point numbers.  
 P - Algebraic product of two floating-point numbers.  
 Q - Algebraic quotient of two floating-point numbers. } These quantities do not include zero-coefficient standard F.P. numbers: Z3.

DVF - The divide fault condition (UCR55)

OVL - The floating-point exponent overflow condition (UCR58)

UVL - The floating-point exponent underflow condition (UCR59)

LOS - The floating-point loss of significance condition (UCR60)

IND - The floating-point indefinite condition (UCR61)

Xj \ Xk	+N	-N	$\mp 0$ $\mp Z1$ $\mp Z2$	+Z3	-Z3	+INF	-INF	$\mp$ INDEF
+N	+D, +Z2 < -D, -Z2 > +Z3 =	<	<	+D, +Z2 < +Z3 =	<	>	<	
-N	>	+D, +Z2 < -D, -Z2 > +Z3 =	>	>	-D, -Z2 > +Z3 =	>	<	
$\mp 0$ $\mp Z1$ $\mp Z2$	>	<	=	>	<	>	<	
+Z3	-D, -Z2 > +Z3 =	<	<	+Z3 =	<	>	<	
-Z3	>	+D, +Z2 < +Z3 =	>	>	+Z3 =	>	<	
+INF	<	<	<	<	<		<	
-INF	>	>	>	>	>	>		
$\mp$ INDEF	F.P. Branch Instructions (2.4.4.1) Perform normal exit Record F.P. Indefinite (UCR61)				F.P. Compare Instruction (2.4.5) Set X1 to INDC and record F.P. Indefinite (UCR61). Except when UMR61 is set and Traps are enabled for which case X1 is not altered.			

Table 2.4-2 Floating Point Compare Results

Systems Development  
 Architectural Design and Control

$V(A_i) \backslash \begin{matrix} X_j \\ V(A_j) \\ X_k \end{matrix}$	+N	-N	$\bar{0}$ $\bar{Z}1$ $\bar{Z}2$	+Z3	-Z3	+INF	-INF	$\bar{I}NDEF$	
+N	$\bar{+}S$ $\bar{+}O$ OVL UVL	$\bar{+}S$ $\bar{+}O$ UVL LOS	$\bar{+}N$ $\bar{+}O$ UVL	$\bar{+}S$ $\bar{+}O$ UVL LOS	$\bar{+}S$ $\bar{+}O$ UVL LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
-N		$\bar{-}S$ $\bar{-}O$ OVL UVL	$\bar{-}N$ $\bar{+}O$ UVL	$\bar{-}S$ $\bar{+}O$ UVL LOS	$\bar{-}S$ $\bar{+}O$ UVL LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
$\bar{0}$ $\bar{Z}1$ $\bar{Z}2$			$\bar{+}O$	$\bar{+}O$ LOS	$\bar{+}O$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
+Z3				$\bar{+}O$ LOS	$\bar{+}O$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
-Z3					$\bar{+}O$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
+INF						$\bar{+}O$ OVL	+IND	IND	+IND
-INF							$\bar{-}O$ OVL	+IND	IND
$\bar{I}NDEF$								+IND	IND

Table 2.4-3 FP Sum Results  $\left\{ \begin{matrix} X_k \leftarrow X_k + X_j \\ V(A_k) \leftarrow V(A_j) + V(A_i) \end{matrix} \right\}$  UM Clear

Systems Development  
 Architectural Design and Control

$V(A_i) \backslash \begin{matrix} X_j \\ V(A_j) \\ X_k \end{matrix}$	+N	-N	$\bar{0}$ $\bar{Z}1$ $\bar{Z}2$	+Z3	-Z3	+INF	-INF	$\bar{I}NDEF$	
+N	$\bar{+}S$ $\bar{+}S$ OVL $\bar{+}Z2$ UVL	$\bar{+}S$ $\bar{+}Z2$ UVL $\bar{+}Z3$ LOS	$\bar{+}N$ $\bar{+}Z2$ UVL	$\bar{+}S$ $\bar{+}Z2$ UVL $\bar{+}Z3$ LOS	$\bar{+}S$ $\bar{+}Z2$ UVL $\bar{+}Z3$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
-N		$\bar{-}S$ $\bar{-}S$ OVL $\bar{-}Z2$ UVL	$\bar{-}N$ $\bar{-}Z2$ UVL	$\bar{-}S$ $\bar{-}Z2$ UVL $\bar{+}Z3$ LOS	$\bar{-}S$ $\bar{-}Z2$ UVL $\bar{+}Z3$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
$\bar{0}$ $\bar{Z}1$ $\bar{Z}2$			$\bar{+}O$	$\bar{+}Z3$ LOS	$\bar{+}Z3$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
+Z3				$\bar{+}Z3$ LOS	$\bar{+}Z3$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
-Z3					$\bar{+}Z3$ LOS	$\bar{+}O$ OVL	$\bar{-}O$ OVL	+IND	IND
+INF						$\bar{+}O$ OVL	+IND	IND	+IND
-INF							$\bar{-}O$ OVL	+IND	IND
$\bar{I}NDEF$								+IND	IND

Table 2.4-4 FP Sum Results  $\left\{ \begin{matrix} X_k \leftarrow X_k + X_j \\ V(A_k) \leftarrow V(A_j) + V(A_i) \end{matrix} \right\}$  UM Set

Traps Enabled:  
 Scalar - Replace +IND with Xk  
 Vector - Chart as shown  
 Traps Disabled:  
 Scalar & Vector - Chart as shown

$\frac{V(A_i)}{V(A_j)} \frac{X_j}{X_k}$	+N	-N	$\frac{+0}{\bar{Z}1}$ $\bar{Z}2$	+Z3	-Z3	+INF	-INF	$\bar{Z}$ INDEF
+N	$\bar{D}$ +0 UVL +0 LOS	+D +∞ OVL +0 UVL	+N +0 UVL	+D +0 UVL +0 LOS	+D +0 UVL +0 LOS	-∞ OVL	+∞ OVL	+IND IND
-N	-D -∞ OVL +0 UVL	+D +0 UVL +0 LOS	-N +0 UVL	-D +0 UVL +0 LOS	-D +0 UVL +0 LOS	-∞ OVL	+∞ OVL	+IND IND
$\frac{+0}{\bar{Z}1}$ $\bar{Z}2$	-N +0 UVL	+N +0 UVL	+0	+0 LOS	+0 LOS	-∞ OVL	+∞ OVL	+IND IND
+Z3	-D +0 UVL +0 LOS	+D +0 UVL +0 LOS	+0 LOS	+0 LOS	+0 LOS	-∞ OVL	+∞ OVL	+IND IND
-Z3	-D +0 UVL +0 LOS	+D +0 UVL +0 LOS	+0 LOS	+0 LOS	+0 LOS	-∞ OVL	+∞ OVL	+IND IND
+INF	+∞ OVL	+∞ OVL	+∞ OVL	+∞ OVL	+∞ OVL	+IND IND	+∞ OVL	+IND IND
-INF	-∞ OVL	-∞ OVL	-∞ OVL	-∞ OVL	-∞ OVL	-∞ OVL	+IND IND	+IND IND
$\bar{Z}$ INDEF	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND

Table 2.4-5 FP Difference Results  $\left\{ \begin{matrix} X_k \leftarrow X_k - X_j \\ V(A_k) \leftarrow V(A_j) - V(A_i) \end{matrix} \right\}$  UM Clear

$\frac{V(A_i)}{V(A_j)} \frac{X_j}{X_k}$	+N	-N	$\frac{+0}{\bar{Z}1}$ $\bar{Z}2$	+Z3	-Z3	+INF	-INF	$\bar{Z}$ INDEF
+N	$\bar{D}$ $\bar{Z}2$ UVL $\bar{Z}3$ LOS	+D +D OVL +Z2 UVL	+N +Z2 UVL	+D +Z2 UVL +Z3 LOS	+D +Z2 UVL +Z3 LOS	-∞ OVL	+∞ OVL	+IND IND
-N	-D -D OVL -Z2 UVL	+D +Z2 UVL +Z3 LOS	-N -Z2 UVL	-D -Z2 UVL +Z3 LOS	-D -Z2 UVL +Z3 LOS	-∞ OVL	+∞ OVL	+IND IND
$\frac{+0}{\bar{Z}1}$ $\bar{Z}2$	-N -Z2 UVL	+N +Z2 UVL	+0	+Z3 LOS	+Z3 LOS	-∞ OVL	+∞ OVL	+IND IND
+Z3	-D -Z2 UVL +Z3 LOS	+D +Z2 UVL +Z3 LOS	+Z3 LOS	+Z3 LOS	+Z3 LOS	-∞ OVL	+∞ OVL	+IND IND
-Z3	-D -Z2 UVL +Z3 LOS	+D +Z2 UVL +Z3 LOS	+Z3 LOS	+Z3 LOS	+Z3 LOS	-∞ OVL	+∞ OVL	+IND IND
+INF	+∞ OVL	+∞ OVL	+∞ OVL	+∞ OVL	+∞ OVL	+IND IND	+∞ OVL	+IND IND
-INF	-∞ OVL	-∞ OVL	-∞ OVL	-∞ OVL	-∞ OVL	-∞ OVL	+IND IND	+IND IND
$\bar{Z}$ INDEF	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND	+IND IND

Table 2.4-6 FP Difference Results  $\left\{ \begin{matrix} X_k \leftarrow X_k - X_j \\ V(A_k) \leftarrow V(A_j) - V(A_i) \end{matrix} \right\}$  UM Set

Traps Enabled:  
 Scalar - Replace +IND with Xk  
 Vector - Chart as shown

Traps Disabled:  
 Scalar & Vector - Chart as shown

$\begin{matrix} V(A_i) \\ X_j \\ V(A_j) \\ X_k \end{matrix}$	+N	-N	$\begin{matrix} \bar{0} \\ \bar{Z1} \\ \bar{Z2} \end{matrix}$	+Z3	-Z3	+INF	-INF	$\bar{I}NDEF$
+N	$\begin{matrix} +P \\ +\infty \text{ OVL} \\ +0 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -P \\ -\infty \text{ OVL} \\ +0 \text{ UVL} \\ -Z3 \end{matrix}$	+0	$\begin{matrix} +\infty \text{ OVL} \\ +0 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +0 \text{ UVL} \\ -Z3 \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	+IND IND
-N		$\begin{matrix} +P \\ +\infty \text{ OVL} \\ +0 \text{ UVL} \\ +Z3 \end{matrix}$	+0	$\begin{matrix} -\infty \text{ OVL} \\ +0 \text{ UVL} \\ -Z3 \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ +0 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	+IND IND
$\begin{matrix} \bar{0} \\ \bar{Z1} \\ \bar{Z2} \end{matrix}$			+0	+0	+0	+IND IND	+IND IND	+IND IND
+Z3				$\begin{matrix} +\infty \text{ OVL} \\ +0 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +0 \text{ UVL} \\ -Z3 \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	+IND IND
-Z3					$\begin{matrix} +\infty \text{ OVL} \\ +0 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	+IND IND
+INF						$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	+IND IND
-INF							$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	+IND IND
$\bar{I}NDEF$								+IND IND

Table 2.4-7 FP Product Results  $\left\{ \begin{matrix} X_k \leftarrow X_k \times X_j \\ V(A_k) \leftarrow V(A_j) \times V(A_i) \end{matrix} \right\}$  UM Clear

$\begin{matrix} V(A_i) \\ X_j \\ V(A_j) \\ X_k \end{matrix}$	+N	-N	$\begin{matrix} \bar{0} \\ \bar{Z1} \\ \bar{Z2} \end{matrix}$	+Z3	-Z3	+INF	-INF	$\bar{I}NDEF$
+N	$\begin{matrix} +P \\ +P \text{ OVL} \\ +Z2 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -P \\ -P \text{ OVL} \\ -Z2 \text{ UVL} \\ -Z3 \end{matrix}$	+0	$\begin{matrix} +P \text{ OVL} \\ +Z2 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -P \text{ OVL} \\ -Z2 \text{ UVL} \\ -Z3 \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	+IND IND
-N		$\begin{matrix} +P \\ +P \text{ OVL} \\ +Z2 \text{ UVL} \\ +Z3 \end{matrix}$	+0	$\begin{matrix} -P \text{ OVL} \\ -Z2 \text{ UVL} \\ -Z3 \end{matrix}$	$\begin{matrix} +P \text{ OVL} \\ +Z2 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	+IND IND
$\begin{matrix} \bar{0} \\ \bar{Z1} \\ \bar{Z2} \end{matrix}$			+0	+0	+0	+IND IND	+IND IND	+IND IND
+Z3				$\begin{matrix} +P \text{ OVL} \\ +Z2 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -P \text{ OVL} \\ -Z2 \text{ UVL} \\ -Z3 \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	+IND IND
-Z3					$\begin{matrix} +P \text{ OVL} \\ +Z2 \text{ UVL} \\ +Z3 \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	+IND IND
+INF						$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	$\begin{matrix} -\infty \text{ OVL} \\ +\infty \text{ OVL} \end{matrix}$	+IND IND
-INF							$\begin{matrix} +\infty \text{ OVL} \\ -\infty \text{ OVL} \end{matrix}$	+IND IND
$\bar{I}NDEF$								+IND IND

Table 2.5-8 FP Product Results  $\left\{ \begin{matrix} X_k \leftarrow X_k \times X_j \\ V(A_k) \leftarrow V(A_j) \times V(A_i) \end{matrix} \right\}$  UM Set

Traps Enabled:  
 Scalar - Replace +IND with Xk  
 Vector - Chart as shown  
 Traps Disabled:  
 Scalar & Vector - Chart as shown

Xj Xk	+N		-N		±0		+Z3	-Z3	+INF	-INF	±INDEF		
	OV +0 +Z3 Xk	UVL UVL DVF DVF	-Q -0 -Z3 Xk	UVL UVL DVF DVF	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
+N	OV +0 +Z3 Xk	UVL UVL DVF DVF	-Q -0 -Z3 Xk	UVL UVL DVF DVF	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
-N	-Q -0 -Z3 Xk	UVL UVL DVF DVF	+Q +0 +Z3 Xk	UVL UVL DVF DVF	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
±0	±0	±0	±0	±0	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
+Z3	+Q +0 +Z3	OV UVL UVL	-Q -0 -Z3	UVL UVL UVL	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
-Z3	-Q -0 -Z3	OV UVL UVL	+Q +0 +Z3	UVL UVL UVL	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
+INF	+∞	OV	-∞	OV	Xk	DVF	Xk	DVF	Xk	DVF	+IND IND	+IND IND	+IND IND
-INF	-∞	OV	+∞	OV	Xk	DVF	Xk	DVF	Xk	DVF	+IND IND	+IND IND	+IND IND
±INDEF	+IND IND	+IND IND	+IND IND	+IND IND	Xk	DVF	Xk	DVF	Xk	DVF	+IND IND	+IND IND	+IND IND

Table 2.4-9 FP Quotient Results  $X_k \leftarrow X_k \div X_j$  UM Clear

Xj Xk	+N		-N		±0		+Z3	-Z3	+INF	-INF	±INDEF		
	OV +0 +Z3 Xk	UVL UVL DVF DVF	-Q -0 -Z3 Xk	UVL UVL DVF DVF	Xk	DVF	Xk	DVF	Xk	DVF	+0 <td>+0</td> <td>+IND IND</td>	+0	+IND IND
+N	OV +0 +Z3 Xk	UVL UVL DVF DVF	-Q -0 -Z3 Xk	UVL UVL DVF DVF	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
-N	-Q -0 -Z3 Xk	UVL UVL DVF DVF	+Q +0 +Z3 Xk	UVL UVL DVF DVF	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
±0	±0	±0	±0	±0	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
+Z3	+Q +0 +Z3	OV UVL UVL	-Q -0 -Z3	UVL UVL UVL	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
-Z3	-Q -0 -Z3	OV UVL UVL	+Q +0 +Z3	UVL UVL UVL	Xk	DVF	Xk	DVF	Xk	DVF	+0	+0	+IND IND
+INF	+∞	OV	-∞	OV	Xk	DVF	Xk	DVF	Xk	DVF	+IND IND	+IND IND	+IND IND
-INF	-∞	OV	+∞	OV	Xk	DVF	Xk	DVF	Xk	DVF	+IND IND	+IND IND	+IND IND
±INDEF	+IND IND	+IND IND	+IND IND	+IND IND	Xk	DVF	Xk	DVF	Xk	DVF	+IND IND	+IND IND	+IND IND

Table 2.4-10 FP Quotient Results  $X_k \leftarrow X_k \div X_j$  UM Set

Traps Enabled:  
 Replace +IND with Xk  
 Traps Disabled:  
 Chart as shown





#### 2.4.4 Branch

The instructions in this subgroup shall consist of conditional branch instructions.

Each of these conditional branch instructions shall perform a comparison between two floating point numbers. Then, based on the relationship between the results of that comparison and the branch condition as specified by means of the instruction's operation code, each conditional branch instruction shall perform either a normal exit or a branch exit.

**Normal Exit:** When the results of a comparison do not satisfy the branch condition as specified by the operation code, a normal exit shall be performed. A normal exit for all conditional branch instructions shall consist of adding four to the rightmost 32 bits of the PVA obtained from the P Register with that 32-bit sum returned to the P Register in its rightmost 32-bit positions.

**Branch Exit:** When the results of a comparison satisfy the branch condition as specified by the operation code, a branch exit shall be performed. A branch exit shall consist of expanding the 12-bit Q field from the instruction to 31 bits by means of sign extension, shifting these 31 bits left one bit position with a zero inserted on the right, and adding this 32-bit shifted result to the rightmost 32-bits of the PVA obtained from the P Register with the 32-bit sum returned to the P Register in its rightmost 32-bit positions.

#### 2.4.4.1 Compare and Branch

Branch to P displaced by 2\*Q if floating point Xj equal to Xk  
9BjkQ {Ref. 109}

Branch to P displaced by 2\*Q if floating point Xj not equal to Xk  
99jkQ {Ref. 110}

Branch to P displaced by 2\*Q if floating point Xj greater than Xk  
9AJkQ {Ref. 111}

Branch to P displaced by 2\*Q if floating point Xj greater than  
or equal to Xk  
9BjkQ {Ref. 112}

**Operation:** Each of these instructions shall perform an algebraic comparison of the 64-bit word obtained from Register Xj to the 64-bit word obtained from Register Xk. Each of these 64-bit words shall be treated as a signed single precision floating point number as described in subparagraph 2.4.1.1 of this specification. The contents of Register X0 shall be interpreted as consisting entirely of zeroes with respect to both Xk and Xj.

Except for standard floating point numbers having like signs, the results of the comparisons for all of these instructions are given in Table 2.4-2 of this specification. All comparisons for which the results are indefinite, as indicated by "IND" in Table 2.4-2, shall cause a Floating Point Indefinite condition to be recorded. When the corresponding user mask bit is clear and/or the trap is not enabled, the instruction shall perform a normal exit. When the trap is enabled and the corresponding mask bit is set, execution of the instruction shall be inhibited and program interruption shall occur. The PVA stored during the interrupt shall point to the Branch instruction that set the Floating Point Indefinite condition bit. See subparagraph 2.8.3.14 of this specification.

For standard floating point numbers having like signs, a floating point subtract shall be performed in the manner described in subparagraph 2.4.3.1 of this specification, with the exception that the operation is performed as if the {FP Overflow, Underflow and Loss of Significance} User Mask bits were set (Z not forced to zero, etc.) and that the result shall not be transferred to Register Xk but shall be interpreted in its post-normalized form to determine the results of the comparison.

These instructions shall perform a normal exit or a branch exit in the manner previously described in Paragraph 2.4.4 of this specification.

#### 2.4.4.2 Exception Branch

Branch to P displaced by  $2^j$  if floating point  $X_k$  is  
exception per j  
9Ejk0 {Ref. 113}

This instruction shall perform a branch exit in the manner previously described in paragraph 2.4.4 of this specification when the exception condition, as designated by the rightmost 2 bits of the j field from the instruction, is applicable to the 64-bit floating point number contained in the  $X_k$  Register.

This instruction shall perform a normal exit in the manner previously described in paragraph 2.4.4 of this specification when the exception condition, as designated by the rightmost 2 bits of the j field from the instruction, is not applicable to the 64-bit floating point number contained in the  $X_k$  Register.

The values of the rightmost 2 bits of the j field from the instruction shall be associated with exception conditions as follows:

- if 00, Exponent Overflow  
nonstandard floating point numbers having  
biased exponents in the range:  $5000 \leq \text{exp} \leq 6FFF$
- 01, Exponent Underflow  
nonstandard floating point numbers having  
biased exponents in the range:  $0000 \leq \text{exp} \leq 2FFF$
- 10 or 11, Indefinite  
nonstandard floating point numbers having biased  
exponents in the range:  $7000 \leq \text{exp} \leq 7FFF$

#### 2.4.5 Compare

Compare floating point  $X_j$  to  $X_k$ , result to  $X_{1R}$   
3Cjk {Ref. 114}

This instruction shall perform an algebraic comparison of the 64-bit word initially contained in Register  $X_j$  to the 64-bit word initially contained in Register  $X_k$  with the result transferred to Register  $X_{1R}$  Right. Each of these 64-bit words shall be treated as a signed single precision floating point number as previously described in subparagraph 2.4.1.1 of this specification. The contents of Register  $X_0$  shall be interpreted as consisting entirely of zeroes with respect to both the  $X_k$  and  $X_j$  Registers.

Except for standard floating point numbers having like signs, the results of the comparison are given in Table 2.4-2 of this specification. All comparisons for which the results are indefinite, shall cause a Floating Point Indefinite condition to be detected. When the corresponding user mask bit is clear and/or the trap is not enabled, register  $X_{1R}$  Right shall be cleared in bit positions 33 through 63 and shall be set in bit position 32. When the trap is enabled and the corresponding mask bit is set, execution of the instruction shall be inhibited and program interruption shall occur. The PVA stored during the interrupt, however, shall point to the Compare instruction that set the Floating Point Indefinite condition bit. See subparagraph 2.8.3.14 of this specification.

For standard floating point numbers having like signs a floating point subtract shall be performed in the manner described in subparagraph 2.4.3.1 of this specification, with the exception that the operation is performed as if the {FP Overflow, Underflow and Loss of Significance} User Mask bits were set (2 not forced to zero, etc.) and that the result shall not be transferred to Register  $X_k$  but shall be interpreted in its post-normalized form to determine the result of the comparison.

When the initial contents of the  $X_j$  Register are equal to the initial contents of the  $X_k$  Register, Register  $X_{1R}$  Right shall be cleared in all 32 bit positions.

When the initial contents of the  $X_j$  Register are greater than the initial contents of the  $X_k$  Register, Register  $X_{1R}$  Right shall be cleared in bit positions 32 and 34 through 63 and shall be set in bit position 33.

When the initial contents of the  $X_j$  Register are less than the initial contents of the  $X_k$  Register, Register  $X_{1R}$  Right shall be cleared in bit positions 34 through 63 and shall be set in bit positions 32 and 33.

2.5 Logical Environment

A logical environment shall be defined by two sets of registers. The first set shall be referred to as the Processor State Register and shall include all items which are not unique to a process. Each processor shall have one set of Processor State Registers.

The second set of registers shall be referred to as the Process State Registers and shall include all items which are unique to a process. The act of going from one process state to another shall be referred to as an exchange. The contents of the Process State Registers associated with the exchange shall be referred to as an Exchange Package. Therefore, each process shall have one Exchange Package to define its unique environment.

2.5.1 Processor State Registers

See Table 2.5-1 and the following paragraphs for the definition of each of the Processor State Registers.

<u>Processor State Register</u>	<u>Bit Positions (inclusive)</u>
Job Process State	32 - 63
Monitor Process State	32 - 63
Page Table Address	32 - 63
Page Table Length	56 - 63
Page Size Mask	57 - 63
Element Identification	32 - 63
System Interval Timer	32 - 63
Processor Identification	56 - 63
Processor Test Mode	Processor model-dependent
Processor Fault Status	Processor model-dependent
Dependent Environment Control	00 - 63
Virtual Machine Capability List	48 - 63
Status Summary	58 - 63
Options Installed	00 - 63

Table 2.5-1. Bit positions of Processor State Registers when copied to or from a 64-bit X Register.

2.5.1.1 Job Process State {JPS}

The JPS shall consist of a 32-bit real memory byte address. It shall point to the first entry in the exchange package for the job process. The JPS address shall be aligned with bits 32 through 63 of real memory addresses. The JPS address shall be 0, modulo 16. (The processor may either interpret bits 32, 60, 61, 62 and 63 as zeroes when using this register or may force these bits to zero when loading this register.)

Note: See 3.1.3 for the definition of a real memory address.

2.5.1.2 Monitor Process State {MPS}

The MPS shall consist of a 32-bit real memory byte address. It shall point to the first entry in the exchange package for the monitor process. The MPS address shall be aligned with bits 32 through 63 of real memory addresses. The MPS address shall be 0, modulo 16. (The processor may either interpret bits 32, 60, 61, 62 and 63 as zeroes when using this register or may force these bits to zero when loading this register.)

2.5.1.3 Page Table Address {PTA}

The PTA shall consist of a 32-bit real memory byte address. It shall point to the first entry in the Page Table. The PTA address shall be aligned with bits 00 through 31 of real memory addresses. The PTA address shall be 0, modulo the Page Table Length. Bit 0 and the rightmost bits defined as 0, modulo the Page Table Length, shall be ignored and treated as zeros.

2.5.1.4 Page Table Length {PTL}

The PTL shall consist of an 8-bit mask which shall specify the length of the Page Table. The PTL mask shall express the page table length 0, modulo 4096 bytes. The mask shall consist of a contiguous string of one bits, beginning in the rightmost bit position of the PTL Register and extending towards the leftmost bit position of the PTL Register. Thus, the number of 64-bit entries in the Page Table shall range from 512 (PTL Mask with all 8 bits clear) to 131,072 (PTL Mask with all 8 bits set). See Section 3.5 of this specification.

2.5.1.5 Page Size Mask {PSM}

The PSM shall consist of a 7-bit mask which shall specify the page size used in allocating real central memory. The PSM shall express this page size in multiples of 512 bytes. The PSM shall consist of a contiguous string of one bits beginning in the leftmost bit position of the PSM and extending towards the rightmost bit position of the PSM. Thus, the page size provided to a processor for its interpretation shall range from 64K bytes {PSM with all 7 bits clear} to 512 bytes {PSM with all 7 bits set}. See subparagraph 3.4.2.2.

2.5.1.6 Element Identifier {EID}

The EID shall consist of 32 bits and shall uniquely identify each hardware element, world-wide. See paragraph 1.5 for the format of the EID register.

2.5.1.7 System Interval Timer {SIT}

The SIT shall be a 32-bit counter which the system may use to establish a maximum time interval for job mode execution. See subparagraphs 2.5.3.2 and 2.8.1.12 of this specification.

2.5.1.8 Processor Identifier {PID}

The PID shall consist of 8 bits and shall uniquely identify the processors in a system as follows:

<u>Processor</u>	<u>PID {hex}</u>
P2	00
P2 {optional}	01
P3	00
P3 {optional}	01

2.5.1.9 Processor Test Mode (PTM)

The PTM register shall provide the means for forcing faults within a processor in order to test its hardware fault-sensing logic. Moreover, the PTM shall provide the means for individually testing each fault-sensing mechanism within a Processor. Thus, the exact bit definitions of the PTM shall be model-dependent.

2.5.1.10 Processor Fault Status (PFS)

The PFS registers shall provide the means for indicating a processor's hardware fault status. The exact bit definitions in the PFS shall be model-dependent.

2.5.1.11 Dependent Environment Control (DEC)

The DEC register shall provide the means for the Maintenance Control Unit (MCU) to control/monitor a processor's environment. This processor register is model independent only to the extent of the two bits listed below. The meaning and specific bit assignments of the remaining bits shall be chosen and specified on a model-dependent basis.

a. Test Mode: Bit position 33.

This bit when set, shall permit the copy instruction (op. OF) to write into the Processor Test Mode register.


b. Disable Corrected Error to Processor Status Summary Register: Bit position 35

Bit 35 of the DEC register shall disable the setting of the Corrected Error bit 62 of the Processor Status Summary register.

#### 2.5.1.12 Virtual Machine Capability List {VMCL}

The VMCL shall consist of 16 bits which reflect the processor's virtual machine capabilities on a bit-by-bit basis as follows:

Bit 48 : CYBER 180  
Bit 49 : CYBER 170 Mode  
Bit 50 : Reserved



#### 2.5.1.13 Status Summary {SS}

The SS Register shall be accessible only to the Maintenance Control Unit {MCU}, via the Maintenance Channel Interface {MCI}.

The SS Register shall provide a concise summary of the processor's status as follows:

Bit 58 : C180 Monitor Mode  
Bit 59 : Short Warning  
Bit 60 : Processor Halt  
Bit 61 : Uncorrectable Error  
Bit 62 : Corrected Error  
Bit 63 : Long Warning

**C180 Monitor Mode:** In the one state this bit shall indicate that the processor is in CYBER 180 Monitor Mode. This bit being set does not cause the summary status bit to be set in the IOU SS Register.

**Short Warning:** In the one state this bit shall indicate that a short warning environmental failure exists somewhere in the system attached to this processor. See 8.3 for a description of the failures which set this bit.

**Processor Halt:** In the one state this bit shall indicate that the processor has halted.

**Uncorrectable Error:** This bit is set whenever the DUE bit in the MCR is switched from a clear to a set state. This bit must be cleared by the CLEAR ERROR signal. On some models it may also be cleared by clearing the PFS.

**Corrected Error:** This bit is set when the processor detects a corrected error as defined in paragraph 2.8.1.15. The SS Corrected Error bit is not affected by the state of bit 62 of the MCR. This bit must be cleared by the CLEAR ERROR signal. On some models it may also be cleared by clearing the PFS.

**Long Warning:** In the one state, this bit shall indicate that a long warning environmental failure has been detected by the processor. See section 8.3 for a description of the failures which set this bit.

While any bit remains set in the CPU SS Register, with the exception of bit 58 {C180 Monitor Mode}, a static signal is sent from the CPU to the IOU, setting the summary status bit in the IOU SS Register.

#### 2.5.1.14 Options Installed {OI}

This 64-bit register shall provide the means for identifying the options installed in the processor. See paragraph 1.5.

## 2.5.2 Process State Registers

Each Process State shall be defined by an individual Exchange Package. An Exchange Package shall consist of 52 64-bit words in Central Memory at contiguous word locations. The contents of an Exchange Package shall be formatted according to this specification such that corresponding interpretation by a processor shall provide the means for establishing a unique Process State.

Each Exchange Package in Central Memory shall contain Process State information in sufficient quantity and detail such that a processor may be dynamically switched between Exchange Packages. Moreover, when a processor is switched from a first Exchange Package to a second Exchange Package and at some later time is switched back to the first Exchange Package, the integrity of the processing which occurs for the Process State represented by the first Exchange Package shall not be affected.

Processors may on a model-dependent basis load any or all of the Exchange Package from central memory when a process is activated. To allow this freedom in implementation, the following items must be noted concerning the Exchange Package area associated with an active process:

- The contents of the Exchange Package in central memory are undefined.
- The contents of the Exchange Package in central memory must not be altered by another processor or I/O operation, or undefined processor execution will occur.
- The address register for the Exchange Package must not be altered while the associated process is active.

Those items in the Exchange Package which shall exist in registers when an Exchange Package is active shall be processor model dependent. The processor model dependent specifications shall define those items.

Figure 2.5-2 defines the contents of the first 52 words in an Exchange Package. The sections which follow shall define the items contained in those words.

- a. When the information contained in an Exchange Package is implicitly utilized in the course of instruction execution on the part of the associated "process" or is explicitly read, where applicable, by a "Copy to Xk per {Xj}" instruction {Op. 0E}, the states of the following bits shall be ignored and treated as zeros.

Word 0:	Bits 00, 01, 08, 09 and 63	{P}
Word 1:	Bits 00 through 03 and 08 through 11	{Unused}
Word 2:	Bits 05 through 13	{Unused}
Word 7:	Bits 00 through 03	{Unused}
Word 16:	Bits 00 through 03	{Unused}
Word 35:	Bits 13, 14, and 15	{Unused}
Word 36:	Bits 06 through 08	{Unused}
Word 36:	Bits 61 through 63	{OLP}

When the information contained in an Exchange Package is implicitly updated in the course of instruction execution on the part of the associated "process" or is explicitly written, where applicable, by a "Copy from Xk per {Xj}" instruction {reference number 131}, the states of these same bits shall be undefined.

- b. The statements made in item a. shall also apply to the Exchange Package, Word 3, Bits 00 through 06 {leftmost 7-bit positions of the User Mask} with the exception that these bits shall be treated as ones.
- c. When the information contained in words 38 through 51 of an Exchange Package is utilized during "call," "return," "pop" or "exchange" operations on the part of the associated "process," bits 0 through 15 of these words shall not be altered in central memory. See paragraph 2.5.2.28.
- d. The modification of Process State Register values in a central memory exchange package by one processor at the time that process is being executed by another processor, shall result in undefined operation. Overlapped exchange packages in central memory may also result in undefined operations.
- e. To provide the alternative of cache addressing by means of SVA, C180 exchange packages must be kept in Cache By-Pass Segments in order to prevent any anomalous operations which might result from "stale" cache data conditions. {See 7.5 for CYBER 170 State.}

BYTE(HEX)	WORD(DEC)
00 07 08 15 16	00 63
0	P
8	VMID UVMID A0
10	Flags Trap Enables A1
18	User Mask A2
20	Monitor Mask A3
28	User Condition A4
30	Monitor Condition A5
38	Kept. Class LPID A6
40	Keypoint Mask A7
48	Keypoint Code A8
50	A9
58	Process Int. Timer AA
68	Base Constant AC
70	AD
78	Model Dependent Flags AE
80	Segment Table Length AF
88	X0
90	X1
98	X2
100	X3
108	X4
110	X5
118	X6
120	X7
128	X8
130	X9
138	XA
140	XB
148	XC
150	XD
158	XE
160	XF
168	Model Dependent Word
170	Segment Table Address Untranslatable Pointer
178	Trap Pointer
180	Debug Index Debug Mask Debug List Pointer
188	Largest Ring Number Top of Stack Ring Number 1
190	Top of Stack Ring Number 15
198	61

DETAIL FOR C180 EXCHANGE PACKAGE

BYTE(HEX)	WORD(DEC)
0 0 0	0 0
0 0 0 0	GLOBAL KEY
0 0 0 0	LOCAL KEY
0 0 0 0	VMID
0 0 0 0	UVMID
CFF DCF KEF PND EA	0 0 0 0 0 0 0 0 0 0 TEF TED
0 0 0 0	KCN
0 0 0 0	LPID
0 0 0 0	SEGMENT TABLE LENGTH
118	LOWER PART - SEGMENT TABLE ADDRESS
120	DEBUG INDEX
128	DEBUG MASK
00 03 04	07 08 11 12

2.5.2.1 Program Address Register {P}

See paragraph 2.1.1.1 for the definition of the P Register's contents.

P shall be located in bits 00 through 63 of word 0 in the Exchange Package.

2.5.2.2 A Registers

The 16 A Registers, A0 through AF, shall be located in bits 16 through 63 of words 1 through 16, respectively, in the Exchange Package. See paragraph 2.1.1.2 for the definition of the A Register's contents.

2.5.2.3 X Registers

The 16 X Registers, X0 through XF shall be located in bits 00 through 63 of words 17 through 32, respectively, in the Exchange Package. See paragraph 2.1.1.3 for the definition of the X Register's contents.

Figure 2.5-2 CYBER 180 Exchange Package (C180 Process)



2.5.2.4 Kypt Class (Keypoint Class Number, KCN)

The keypoint class number shall consist of a 4-bit code stored into the Exchange Package during the execution of a Keypoint instruction as specified in paragraph 2.6.1.7.

The KCN shall be located in bits 04 through 07 of word 7 in the Exchange Package.

2.5.2.5 Flags

The Flags field shall consist of 5 separate single bit flags which have the following definitions.

a. Critical Frame Flag (CFF).

The CFF, if set, shall indicate that the currently active stack frame for the process defined by this Exchange Package is a "critical frame". In this context, software shall have exclusive control over the state of CFF.

CFF shall be located in bit 0 of word 2 in the Exchange Package. (See 2.6.5.2 and 2.8.10)

b. On Condition Flag (OCF)

The OCF is intended to facilitate the handling of "on condition" traps on the part of the "process monitor". In this context, software shall have exclusive control over the state of OCF.

OCF shall be located in bit 1 of word 2 in the Exchange Package. (See 2.6.5.2 and 2.8.10)

c. Keypoint Enable Flag (KEF)

The KEF, if set, shall enable the recording of keypoint data into the Exchange Package and the setting of bit 54 of the UCR as described in paragraph 2.6.1.7.

KEF shall be located in bit 2 of word 2 in the Exchange Package. (See 2.8.10).

d. Process Not Damaged (PND)

The PND, when set during a C180 Job to Monitor exchange operation caused by an uncorrectable error, indicates that the process being executed was not damaged and may be restarted. The PVA in P of the Exchange Package is the proper address to restart the process but is not necessarily the address of the instruction which initiated the activity that resulted in the malfunction. This flag is intended to allow recovery of job mode processes where possible and has no counterpart for malfunctions occurring in C180 Monitor mode.

Note that the default state of this flag is interpreted as process damaged. Thus on a model-dependent basis, the hardware may detect many, few, or none of the undamaged processes and set PND accordingly. While a processor may report undamaged processes as damaged, it shall never report damaged processes as undamaged. This flag shall be ignored when loading a C180 Exchange Package and is only defined in the Exchange Package resulting from a Detected Uncorrectable Error Interrupt.

PND shall be located in bit 3 of word 2 in the Exchange Package.

e. ECS Authorized (EA)

The EA, if set, shall enable the currently active process when in C170 State to access the ECS via the 011, 012, 014 and 015 instructions. An attempt to execute these instructions to access ECS when the EA is clear shall cause an Error Exit (Illegal Instruction) to be executed in C170 State. See Table 7.2-2.

EA shall be located in bit 4 of word 2 in the Exchange Package.

2.5.2.6 User Mask (UM)

UM shall be used by user processes to enable trap interrupts. There shall be 16 bits in the UM. See paragraph 2.8.4 for details.

The UM shall be located in bits 00 through 15 of word 3 in the Exchange Package.

2.5.2.7 Monitor Mask (MM)

MM shall be used by the monitor to enable exchange interrupts. There shall be 16 bits in the MM. See paragraph 2.8.2 for details.

The MM shall be located in bits 00 through 15 of word 4 in the Exchange Package.

2.5.2.8 User Condition Register (UCR)

UCR shall be a 16-bit register which records the occurrence of specified conditions within the processor. See paragraph 2.8.3 for details.

UCR shall be located in bits 00 through 15 of word 5 in the Exchange Package.

2.5.2.9 Monitor Condition Register (MCR)

MCR shall be a 16-bit register which records the occurrence of specified conditions within the processor and central memory. See paragraph 2.8.1 for details.

MCR shall be located in bits 00 through 15 of word 6 in the Exchange Package.

2.5.2.10 Debug Mask {DM}

The DM shall consist of two flag bits and five mask bits which control and condition the debug operations as described in paragraph 2.7.2 of this specification.

The DM bits shall be located in bits 09 through 15 of word 36 in the Exchange Package. The assignments are as follows:

Bit 09 : End of List Seen flag  
Bit 10 : Debug Scan in Progress flag  
Bit 11 : Data Read mask  
Bit 12 : Data Write mask  
Bit 13 : Instruction Fetch mask  
Bit 14 : Branching Instruction mask  
Bit 15 : Call Instruction mask

2.5.2.11 Keypoint Mask {KM}

KM shall consist of a 16-bit mask which is tested during the execution of a Keypoint instruction as specified in paragraph 2.6.1.7.

The KM shall be located in bits 00 through 15 of word 8 in the Exchange Package.

2.5.2.12 Keypoint Code {KC}

KC shall consist of a 32-bit code stored into the Exchange Package during the execution of a Keypoint instruction as specified in paragraph 2.6.1.7.

The KC shall be located in bits 00 through 15 of words 9 and 10 in the Exchange Package. Word 9 shall contain the leftmost 16 bits of the KC.

2.5.2.13 Process Interval Timer {PIT}

PIT shall be a 32-bit counter which a process shall use to determine time intervals. See paragraph 2.5.3.1 for details.

The PIT shall be located in bits 0 through 15 of words 11 and 12 in the Exchange Package. Word 11 shall contain the leftmost 16 bits of PIT.

2.5.2.14 Base Constant {BC}

The BC is intended to provide a means to communicate within the operating system. In this context, software shall have exclusive control over the contents of BC.

The BC shall be located in bits 00 through 15 of words 13 and 14 in the Exchange Package. Word 13 shall contain the leftmost 16 bits of BC.

2.5.2.15 Model-Dependent Flags {MDF}

MDF shall consist of 16 bits. MDF shall be processor model-dependent and shall be defined in the processor model-dependent specification.

MDF shall be located in bits 00 through 15 of word 15 in the Exchange Package.

2.5.2.16 Segment Table Length {STL}

STL, plus one, shall specify the number of 64-bit entries in the associated Segment Table. See 2.5.2.18.

It shall be used to verify that references to the Segment Table are actually within the defined Segment Table. STL shall be a positive 12-bit value. See paragraph 3.3.

The STL shall be located in bits 4 through 15 of word 16 in the Exchange Package.

#### 2.5.2.17 Untranslatable Pointer (UTP)

When the processor sets MCR52, 54, 57 or 60 because of an exception detection, the processor shall also load the address which could not be translated into the UTP. (See 2.8.1, 2.8.7 and Appendix I.) This occurs regardless of C170 or C180, Job or Monitor state. This address is always a PVA except for the following cases. When a program interruption occurs as a result of Monitor Condition Register bit 52 being set because of an Address Spec Error either on the Purge Buffer instruction (2.6.5.3) with K=0, 1, 8 or 9 or on the Load Page Table Instruction, UTP will contain the SVA which was associated with the Address Spec Error. The processor shall only alter the UTP when MCR52, 54, 57 and/or 60 is being set due to detection of the associated exception.

When the UTP has been loaded due to a Page Table Search without Find, the offset in the UTP is defined only to the extent that it must be a valid offset generated by the interrupted instruction or instruction fetch. The page number, of course, must point to the missing page.

Paragraph 2.8.7 describes the UTP definition when more than one of MCR bits 52, 54, 57 or 60 is set.

The UTP shall be located in bits 16 through 63 or word 34 in the Exchange Package.

#### 2.5.2.18 Segment Table Address (STA)

STA shall be a real memory byte address that points to the first entry in the Segment Table. See paragraph 3.3. STA shall be interpreted as equal to 0 modulo 8. STA shall be located in bits 00 through 15 of words 34 and 35 of the Exchange Package. Word 34 shall contain the leftmost 16 bits of STA.

#### 2.5.2.19 Last Processor Identification (LPID)

LPID shall consist of the 8-bit Processor Identification from the last processor which executed the process defined by the Exchange Package. LPID shall be located in bits 08 through 15 of word 7 in the Exchange Package. See 2.5.1.8 of this specification.

#### 2.5.2.20 Trap Enables {TE}

TE shall consist of a 2-bit field that determines how traps shall be enabled. The bits in TE shall be set by the "Copy from Xk per {Xj}" instruction {0p DF}. Although the bits in TE can be cleared by the "Copy from Xk per {Xj}" instruction they shall normally be cleared by the hardware action described below. See section 2.8.6 for a description of the trap interrupt operation and section 2.8.10 for a description of flag states.

##### a. Trap Enable Flip-flop {TEF}

TEF shall be the flip-flop which enables a trap interrupt operation to occur when it is set. It shall be set as described above and shall be cleared by hardware whenever a trap interrupt occurs.

TEF shall be located in bit 14 of word 2 in the Exchange Package.

##### b. Trap Enabled Delay {TED}

TED shall be a flip-flop which delays the enabling of trap interrupts until after the next Return instruction {0p. 04} is executed. The trap enable shall be inhibited as long as TED is set. The Return instruction clears TED. TED shall be set by the Copy instruction as just previously described.

TED shall be located in bit 15 of word 2 in the Exchange Package.

#### 2.5.2.21 Trap Pointer {TP}

TP shall consist of a PVA which points to a code base pointer in a binding section. The TP shall be used whenever a trap interrupt occurs. See 2.8.6.

The TP shall be located in bits 16 through 63 of word 35 in the Exchange Package.

#### 2.5.2.22 Debug Index {DI}

DI shall consist of a 6-bit word-index into the debug list. It shall record where the debug list search must resume after a debug list find has been processed. See 2.7.2.3.

The DI shall be located in bits 00 through 05 of word 36 in the Exchange Package.

#### 2.5.2.23 Debug List Pointer {DLP}

DLP shall consist of a PVA that points to the first entry in the debug list. See 2.7.2.1.

The DLP shall be located in bits 16 through 63 of word 36 in the Exchange Package.

2.5.2.24 Top of Stack {TOS}

Each TOS shall consist of a PVA that points to the top of its associated stack. There shall be an individual TOS pointer for each of the 15 rings.

The TOS's shall be located in bits 16 through 63 of words 37 through 51 in the Exchange Package. The TOS for ring 1 shall be located in word 37, the TOS for ring 2 shall be located in word 38, etc.

2.5.2.25 Model-Dependent Word {MDW}

MDW shall consist of 64-bits, shall be processor model-dependent and shall be defined in the processor model-dependent specification.

MDW shall be located in bits 00 through 63 of word 33 in the Exchange Package.

2.5.2.26 Virtual Machine Identifier {VMID}

The VMID shall consist of 4-bits and shall reflect the virtual machine capability to be exercised, as well as that most recently exercised, in the execution of the associated process.

The VMID shall be located in bit positions 04 through 07 of word 1 in the Exchange Package.

2.5.2.27 Untranslatable Virtual Machine Identifier {UVMID}

The UVMID shall consist of 4-bits and shall reflect the virtual machine capability that was required by a process or procedure but was not included in the associated processor's Virtual Machine Capability List at the time an Exchange operation, a Call instruction or a Return instruction was executed. The UVMID shall be located in bit positions 12 through 15 of word 1 in the Exchange Package. Values of 0-15 for this four-bit field shall correspond to bit positions 48-63 respectively of the Virtual Machine Capability List {VMCL}; see subparagraph 2.5.1.12.

2.5.2.28 Largest Ring Number {LRN}

LRN shall consist of 4-bits and shall be equal in value to the largest ring number for which there is a corresponding TOS entry in the associated Exchange Package. See 2.5.2.24. Usage of the LRN shall be specified on a model-dependent basis. LRN shall be located in bits 12 through 15 of word 37 of the Exchange Package.

### 2.5.3 Timers

The Process Interval Timer and the System Interval Timer shall be free-running timers to the extent that, upon reaching a count of zero and recording the corresponding condition in the User or Monitor Condition Register as described in subparagraphs 2.8.3.4 and 2.8.1.12 of this specification, respectively, decrement operations shall continue to occur at the 1Mhz rate.

#### 2.5.3.1 Process Interval Timer

The Process Interval Timer {PIT} shall consist of a 32-bit counter that shall decrement once each microsecond. When it decrements to zero, it shall set the Process Interval Timer bit in the User Condition Register and continue to decrement from zero to FFFF FFFF and so on. When traps are enabled, execution of the current instruction shall complete and program interruption shall occur. See paragraph 2.8.3.4 of this spec.

The PIT contains a different count for each User process. When a particular process is not in active execution, its PIT value is stored in its Exchange Package. By this means, each User process may keep track of time intervals within its own program execution.

PIT shall be set by the "Copy from Xk per {Xj}" instruction described in section 2.6.5.2, as well as during an "Exchange" operation, described in 2.6.1.6 and 2.8.5.

An exchange operation {either to or from job mode} occurring when the PIT contains a value near zero shall not be allowed to cause the processor to miss setting the appropriate UCR bit when the PIT decrements to zero.

#### 2.5.3.2 System Interval Timer

The System Interval Timer {SIT} shall consist of a 32-bit counter that shall decrement once each microsecond. When it decrements to zero, it shall set the System Interval Timer bit in the Monitor Condition Register and continue to decrement from zero to FFFF FFFF and so on. When the corresponding monitor mask bit is set execution of the current instruction shall complete and program interruption shall occur as described in paragraph 2.8.1 of this specification.

By this means, the Monitor process may keep track of time intervals within the processor. SIT shall be set by the "Copy from Xk per {Xj}" instruction described in section 2.6.5.2.

2.5.4 Stacks

Each process shall have the means for addressing 15 stacks, one for each possible ring of execution as determined by the value of the ring number contained in the P Register.

The beginning of each stack shall be defined by the PVA referred to as the Top of Stack pointer, previously described in subparagraph 2.5.2.24 and illustrated in Figure 2.5-2 of this specification.

Note: TOS pointers shall be addressed, using real addressing mode, as follows:


Address of TOS pointer = {Job Process State Register or Monitor Process State Register} plus {288} plus {8 times the value of the ring number contained in the P Register.}

2.5.4.1 Stack Frames

Each stack shall be comprised of one or more stack frames. The beginning of each stack frame shall be defined by the PVA referred to as the Current Stack Frame Pointer. At the time a procedure is activated for called the CSF pointer shall be obtained by using the TOS pointer which corresponds to the procedure's ring of execution. During the time a procedure utilizes a stack frame, its length, from the beginning address, shall be defined as including each contiguous PVA up to, but not including, the PVA referred to as the Dynamic Space Pointer. When within a process, a procedure "calls" another procedure, with the intention that the "called" procedure will "return" to its "caller," the stack frame associated with the "calling" procedure is intended to provide the means for preserving its environment so that its execution may be suspended, at the time the other procedure is "called", and then resumed, at the time the "called" procedure "returns".

At the end of each stack frame, a "save area" shall be defined for that part of a procedure's "environment" which is implicit to the Call and Return instructions as defined in subparagraphs 2.6.1.2 through 2.6.1.4 of this specification. The stack frame save area shall consist of from four to thirty-three contiguous 64-bit words, beginning at the address defined by the Dynamic Space Pointer with respect to Call instructions and beginning at the address defined by the Previous Save Area Pointer with respect to the Return instruction.

The Stack Frame Save Area shall be formatted as follows:



\*UCR and MCR are stored on Trap operations. On Call operations, UCR and MCR positions in the SFSA are undefined.

Figure 2.5-3 Stack Frame Save Area

Thus the "environment" which is implicit to the Call and Return instructions shall include:

- Minimally; P Register
- Register A0 through A2 {DSP, CSF and PSA}
- Frame Descript. {Stack Frame Save Area Descriptor}
- User Mask
- Virtual Machine Identifier {VMID, see 2.5.6}
- Selectively; Register A3 through AF {contiguously numbered}
- Register X0 through XF {contiguously numbered}

Notes: The PVA initially contained in the P Register shall be increased by four prior to writing the entire P Register (including its Global and Local Key fields), into the Current Stack Frame Save Area, Word 0, whenever such an operation occurs on the part of a Call instruction's execution.

Unused fields in the Stack Frame Save Area may be changed to undefined values during the execution of Call instructions and shall be ignored during the execution of a Return instruction.

The Stack Frame Save Area Descriptor shall consist of 16-bits formatted as follows:

00	01	02	03	04	07	08	11	12	15
C	0				X <sub>S</sub>		A <sub>T</sub>		X <sub>T</sub>
F	C	D	D						
F	F								

CFF: Critical Frame Flag  
 0CF: On Condition Flag  
 X<sub>S</sub>: X Register, starting number {First X Reg. No.}  
 A<sub>T</sub>: A Register, terminating number {Last A Reg. No.}  
 X<sub>T</sub>: X Register, terminating number {Last X Reg. No.}

Trap Interrupt shall generate a maximum Stack Frame Save Area {33 words}, by definition.

For Call instructions, the A and X Registers to be stored into the Stack Frame Save Area shall be interpreted according to the contents of Register X0 Right, in the manner described in subparagraph 2.2.1.7 of this specification, with the exception that bit positions 48 through 51 of Register X0 Right shall be ignored and the storing of the A Register group shall unconditionally begin with Register A0. When X<sub>S</sub> is greater than X<sub>T</sub>, none of the X Registers shall be stored by Call instructions, and none shall be loaded by a Return instruction.

The execution of a Call instruction or a Trap Interrupt shall store the states of the Critical Frame and On Condition Flags into the Frame Descriptor associated with the Stack Frame Save Area. The execution of a Return instruction shall load these flags from the Frame Descriptor contained within the previous Stack Frame Save Area.

The execution of a Trap Interrupt, but NOT a CALL instruction shall store the contents of the User Condition Register and Monitor Condition Register in bits 0-15 of words 5 and 6, respectively, of the Stack Frame Save Area. The bit or bits causing the trap shall then be cleared in the User and Monitor Condition Registers. That is, any bit set in a condition register, for which the corresponding bit is set in the appropriate mask register, shall be cleared. The execution of a RETURN instruction shall not restore the condition registers from the Stack Frame Save Area.

The execution of a Call Instruction or a Trap Interrupt shall store the Virtual Machine Identifier {VMID} associated with the "calling" or "trapped" procedure into bits 04 through 07 of Word 1 in the Stack Frame Save Area. The execution of a Return Instruction shall conditionally load bits 04 through 07 of Word 1 from the Previous Stack Frame Save Area to the VMID in the manner described in 2.5.b.

### 2.5.5 Binding Section Segment

A Binding Section Segment shall be identified by the RP field within its associated Segment Descriptor as described in 3.3.1.1 of this specification.

Binding Section Segments are intended to facilitate software linking of both code and data segments from one procedure to another.

#### 2.5.5.1 Code Base Pointer

With respect to the Call instruction, as described in subparagraph 2.6.1.2 of this specification, having both inter-ring and inter-segment branching capabilities, a Binding Section Segment shall be used to contain the Code Base Pointer to the "called" procedure. The Code Base Pointer shall be located on a word boundary, shall consist of 64-bits and shall have the following format:

00	04	08	09	12	16	20	32	63
CBP-VMID	EPF	CBP-R3	CBP-RN	SEG	BN			
4	4	1	3	4	4	12	32	

With respect to the "called" procedure these fields shall have the following interpretation:

CBP-VMID: Code Base Pointer, Virtual Machine Identifier  
 EPF: External Procedure Flag  
 CBP-R3: Code Base Pointer, Highest Ring Number for Call  
 CBP-RN: Code Base Pointer, Ring Number  
 SEG: Segment Number  
 BN: Byte Number

Note: When the External Procedure Flag is a one, the next contiguous word location from the Code Base Pointer shall contain a PVA in its rightmost 48-bit positions, 16 through 63, referred to as a Binding Section Pointer. Thus, a new Binding Section Pointer shall be provided (at the address of the Code Base Pointer plus 8) when an "external procedure" is "called".

2.5.6 Virtual Machine

Virtual Machine support shall involve the VMCL defined in 2.5.1.12, the UVMID defined in 2.5.2.27, as well as the 4-bit VMID fields from the Exchange Package defined in 2.5.2.26, the Stack Frame Save Area defined in 2.5.4.1, and the Code Base Pointer defined in 2.5.5.1, of this specification. Values of 0 through 15 for these VMID fields shall correspond to bit positions 48 through 63, respectively, of the VMCL. A match between VMID and VMCL shall exist whenever the corresponding bit position within the VMCL is a one.

- a. Exchange operations shall include the check for VMID versus VMCL: When a match exists, these operations shall occur as defined in 2.8.5. When a mismatch exists, an Environment Specification Error shall be recorded along with the UVMID in the new {target} process' Exchange Package and the processor shall exchange, trap, or halt according to Table 2.8-1 of this specification. (Note that the job-to-monitor or monitor-to-job transition shall occur regardless of the VMID/VMCL mismatch with respect to interpreting Table 2.8-1).
- b. Call and Trap operations shall include the check for CBP-VMID versus VMCL: When a match exists, these operations shall occur as defined in 2.6.1.2 and 2.8.6, respectively, including the transfers of the initial contents of the VMID register to the Stack Frame Save Area, {Word 1, Byte 0} and the CBP-VMID field to the VMID Register final. When a mismatch exists, an Environment Specification Error shall be recorded along with the UVMID in the current process' Exchange Package and the processor shall exchange, trap or halt according to Table 2.8-1 of this specification. (Note: A CBP-VMID/VMCL mismatch during a trap operation shall include the setting of the Trap Exception bit.)
- c. The return instruction shall include the check of the VMID contained in Word 1 Byte 0 of the Stack Frame Save Area versus the VMCL: When a match exists, this operation shall occur as defined in 2.6.1.4 including the transfer of the VMID from the Stack Frame Save Area to the VMID Register associated with the current process. When a mismatch exists, an Environment Specification Error shall be recorded along with the UVMID in the current process' exchange package and the processor shall exchange, trap, or halt according to Table 2.8-1 of this specification.

2.5.7 System Deadstart

The system deadstart procedure shall:

- a. Set Monitor Mode (This shall set bit 58 of the Status Summary Register.)
- b. Load the Monitor Process exchange package from the address pointed to by the Monitor Process State Register.
- c. Begin execution of the Monitor Process.

2.6 System Instructions

Several of the system instructions require certain privileges as specified by the XP field in the segment descriptor (3.3.1) or require the processor to be in Monitor mode. The following chart is a summary of these requirements.

- . All instructions other than those following
- . Interrupt Processor (Op. 03)
- . Return (Op.04)  
 SFSA VMID = 0  
 SFSA VMID ≠ 0
- . Purge Buffer (Op.05)  
 K = 0,1,2,8 → F  
 K = 3 → 7
- . Copy to Reg (Op.0E)  
 Registers 00 → 5F  
 60 → 7F  
 80 → BF  
 C0 → DF  
 E0 → FF
- . Load Page Table Index (Op.17)
- . Branch/Alter Cond. Reg. (Op.9F)  
 K = 0,1,8,9  
 K = 2-7, A-F

Code Segment Attribute			Mode Requirement	
Non-Privileged	Local Privileged	Global Privileged	Job	Monitor
Execute	Execute	Execute	/	/
Priv.Instr.Fault	Priv.Instr.Fault	Execute	/	/
Execute	Execute	Execute	/	/
Environ.Spec.Error	Environ.Spec.Error	Execute	/	/
Priv.Instr.Fault	Execute	Execute	/	/
Execute	Execute	Execute	/	/
No-op	No-op	No-op	No-op	No-op
Priv.Instr.Fault	Priv.Instr.Fault	Execute	Instr.Spec.Error	Execute
Priv.Instr.Fault	Execute	Execute	/	/
Execute	Execute	Execute	/	/
Priv.Instr.Fault	Execute	Execute	/	/
/	/	/	Instr.Spec.Error	Execute
Execute	Execute	Execute	/	/



2.6.1 Non-privileged System Instructions

The following system instructions shall be permitted to execute for any executable segment with the single exception described on the RETURN instruction (2.6.1.4).

2.6.1.1 Program Error

00jk (Ref. 121)

The execution of this instruction shall result in the detection of an Instruction Specification error and the corresponding program interruption shall occur. See 2.8.1.4.

The operation code for this instruction shall consist entirely of zeroes.

The j and k fields from this instruction shall not be translated and their values shall have no effect on the execution of this instruction.

2.6.1.2 Call Indirect

CALLSEG

Call per {Aj displaced by  $\delta * Q$ }, arguments per Ak

B5jkQ {Ref. 115}

Operation. This instruction shall save the environment {2.5.4.1} as designated by the contents of Register XD Right, in the stack frame save area pointed to by the Dynamic Space Pointer initially contained in Register A0. The stack associated with the current ring of execution, as determined by the RN field initially contained in the P Register, shall be "pushed" by transferring the Dynamic Space Pointer, modified in its right-most 32-bit positions by the addition of  $\delta$  times the number of words stored into the stack frame save area, to the appropriate Top of Stack entry in the executing process' Exchange Package. The PVA obtained from Register Aj shall be modified in its right-most 32-bit positions by the addition of the sign-extended Q field from the instruction, {shifted left 3-bit positions with zeroes inserted on the right}, and the resulting PVA shall be used to address a Code Base Pointer from a Binding Section Segment. This Code Base Pointer shall be translated into a PVA used to address the first instruction to be executed in the "called" procedure. The ring of execution of the called procedure, P{RN} final, shall be used to obtain a Top of Stack pointer from the process' Exchange Package to be used as the new Current Stack Frame Pointer.

The A0, A1, and A2 Registers shall be altered to reflect changes with respect to the Current and Previous Stack Frames and the A3, and A4 Registers shall be altered to reflect pertinent parameter changes as required, in accomplishing this transfer of control from a "calling" procedure to a "called" procedure.

Register assignments shall be as follows:

{A0} - Dynamic Space Pointer  
{A1} - Current Stack Frame Pointer  
{A2} - Previous Save Area Pointer  
{A3} - Binding Section Pointer  
{A4} - Argument Pointer

Virtual machine support shall be provided by the execution of this instruction to the extent previously described in paragraph 2.5.6 of this specification.

For the purpose of referencing the 64-bit Code Base Pointer as previously described in subparagraph 2.5.5.1 of this specification, an Address Specification Error shall be recorded when the initial contents of Register Aj are not 0, modulo  $\delta$ .

The associated program interruption shall occur as described in paragraph 2.8.1 of this specification, and the execution of this instruction shall be inhibited {except that portions of the environment may be stored into the CSF Save Area and A0 may be rounded up before the instruction is inhibited} when any of the exceptions are recorded from the following sequence of exception sensing:

Instruction Specification {See 2.5.4.1 and 2.8.1.4}  
Value of the 4-bits in bit positions 5b through 5f of XD Right is less than 2.

Address Specification Error {See 2.1.5 and 2.8.1.5}  
An invalid PVA {bit position 32 equal to a one} for any access to the Binding Section or CSF Save Area.  
{Aj} not equal to 0, modulo  $\delta$

Invalid Segment {See 2.8.1.13}  
Binding Section or CSF Save Area

Access Violation {See 2.8.1.7, 3.3.1.2 and 3.6}  
Code Base Pointer not in a "Binding Section" Segment  
Code Base Pointer not in a "ring-readable" Segment  
CSF Save Area not in a "writable" Segment

Page Table Search Without Find {See 2.8.1.10}  
Binding Section or CSF Save Area pages

Address Specification Error {See 2.1.5 and 2.8.1.5}  
{P} final equal to a one in bit position 32 or 13 not 0, modulo  $\delta$

Access Violation  
Aj Ring Number greater than Code Base Pointer R3

Environment Specification Error {See 2.8.1.8 and 2.5.6}  
Code Base Pointer VMID mismatch with VMCL

Invalid Segment {See 2.8.1.13}  
{P} final would not reference a valid Segment

Access Violation {See 2.8.1.7 and 3.3.1.1}  
{P} final would reference Non-Executable Segment  
Initial P {non-master} Global Key not equal to Segment Descriptor Global Lock.

Outward Call/Inward Return {See 2.8.1.14}  
Initial P Ring Number less than Segment Descriptor R1

Note: Steps a and b of the following execution sequence may occur out of order in relation to steps c through s insofar as the rounding of Register A0 and the storing of the "Environment" into the CSF Save Area in central memory, {including the associated exception sensing}, are concerned.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of the instruction:

Operation	Remarks
* a. {AD} + 7 to AD, 0 modulo 8 result	Round DSP upward
* b. "Environment" to Stack Frame Save Area	See paragraph 2.5.4.1
* c. Copy P Left to X0 Left	Copy Caller's ID
* d. Store {AD}, all 48 bits, incremented by 8 times the number of save area words, to Top of Stack pointer for current ring per initial P ring number	Update TOS pointer See paragraph 2.5.2.24
* e. If P Global Key is not a "Master Key" go to step g	See subparagraph 3.6.3.2
* f. Load P Global Key with Segment Descriptor Global Lock for callee	
* g. Load P Local Key with Segment Descriptor Local Lock for callee	
* h. If P Ring Number is less than callee Segment Descriptor R2, go to step j	Intra-ring Call
* i. Set P Ring Number equal to callee Segment Descriptor R2	Inward Call
* j. Load P SEG and BN fields with Code Base Pointer SEG and BN fields	
* k. If CBP-VMID#0, go to step o.	Test destination machine# CYBER 180
* l. If Code Base Pointer EPF is 0, go to step n	Internal Procedure
* m. Load A3 with new Binding Section Pointer	Ring Number stored into A3 shall be the larger of the ring number in the BSP from caller's Binding Section and the new P ring number. See paragraph 2.5.5.1
** n. Copy {Ak} to A4	Pass parameters. When k is 0-3, the final contents of A4 shall be undefined with respect to which A register is transferred into A4.
* o. Copy {AD} to A2	DSP from step a to PSA pointer
* p. Clear On Condition Flag	Clear OCF
* q. Load A1 with new Top of Stack pointer per final P Ring Number and clear Critical Frame Flag	TOS to CSF pointer Clear CFF
* r. Copy {A1} to AD	CSF pointer to DSP
* s. Copy CBP-VMID to VMID Register	See 2.5.6

\* Unconditionally included in a Trap Interrupt;  
 \*\* Unconditionally omitted from a Trap Interrupt; See 2.8.6

2.6.1.3 Call Relative

Call to P displaced by 8\*Q, Binding Section Pointer per Aj, arguments per Ak

B0jkQ {Ref. 116}

Operation. This instruction shall save the "environment", as designated by the contents of Register X0 Right, in the stack frame save area pointed to by the Dynamic Space Pointer initially contained in Register AD. The stack associated with the current ring of execution, as determined by the RN field initially contained in the P Register, shall be "pushed" by transferring the Dynamic Space Pointer, modified in its rightmost 32-bit positions by the addition of 8 times the number of words stored into the stack frame save area, to the appropriate Top of Stack entry in the executing process' Exchange Package.

The P Register shall be modified in its rightmost 32-bit positions by the sign extended Q field from the instruction, {left shifted three bit positions with zeroes inserted on the right}. The final contents of the P Register shall be made zeroes in the least significant three bit positions {61-63} and shall be used to address the first instruction to be executed in the "called" procedure.

Registers AD, A1 and A2 shall be altered to reflect changes with respect to the Current and Previous Stack Frames and the A3 and A4 Registers shall be altered to reflect pertinent parameter changes as required, in accomplishing this intra-ring, intra-segment transfer of control from a "calling" procedure to a "called" procedure.

Register assignments shall be as follows:

- {AD} - Dynamic Space Pointer
- {A1} - Current Stack Frame Pointer
- {A2} - Previous Save Area Pointer
- {A3} - Binding Section Pointer
- {A4} - Argument Pointer

Note: Steps a and b of the following execution sequence may occur out of order in relation to steps c through i insofar as the rounding of Register AD and the storing of the "environment" into the CSF save area in central memory are concerned.

The associated program interruption shall occur as described in paragraph 2.8.1 of this specification, and the execution of this instruction shall be inhibited {except that portions of the environment may be stored into the Stack Frame Save Area and AD may be rounded up before the instruction is inhibited} when any of the exceptions are recorded from the following sequence of exception sensing:

Instruction Specification error when the value of the 4-bits in positions 56 through 59 of Register X0 Right is less than 2.

Address Specification Error

An invalid PVA {bit position 32 equal to a one} for any access to the Stack Frame Save Area.

Invalid Segment for the Stack Frame Save Area Segment.

Access Violation {See 3.3.1.1, 3.6.2.2 and 3.6.3.2}  
Current Stack Frame Save Area not in a "writable" Segment

Page Table Search without Find for the Stack Frame Save Area page{S}.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of this instruction:

<u>Operation</u>	<u>Remarks</u>
a. {A0} + 7 to A0, 0 modulo 8	Round DSP upward
b. "Environment" to Stack Frame Save Area	See paragraph 2.5.4.1
c. Copy P Left to X0 Left	Copy Caller's ID
d. Store rounded {A0}, incremented by 8 times the number of save area words, to Exchange Package per initial P Ring Number	Update TOS pointer See paragraph 2.5.2.24
e. {P} plus B*Q, 0 modulo B, to P	Intra-ring, intra-seg- ment Call
f. Copy {Aj} to A3 and {Ak} to A4	Pass Parameters When k is 0-3, the final contents of A4 shall be undefined with respect to which A register is transferred into A4. When j is 0-2, the final contents of A3 shall be undefined with respect to which A register is transferred into A3.
g. Copy rounded {A0} to A2 and Clear Critical Frame Flag	DSP from step a to PSA pointer. Clear Flag
h. Copy rounded {A0}, incremented by 8 times the number of save area words, to A0 and A1.	TOS to CSF pointer and DSP
i. Clear On Condition Flag	Clear 0CF

2.6.1.4 Return {Ref. 117}  
04jk

Operation. This instruction shall re-establish the Stack Frame and "environment" of a previous procedure as defined by the Previous Save Area Pointer.

The j and k fields from this instruction shall not be translated. Thus, their values shall have no effect on the execution of this instruction for which all execution parameters shall be implicit.

The Stack Frame Save Area from which a previous procedure's "environment" shall be obtained, shall be addressed by means of the PVA initially contained in Register A2. The format of the previous procedure's Stack Frame Save Area shall conform to the description contained in paragraph 2.5.4.1 of this specification. This operation of loading the environment does not include loading or altering either MCR or UCR.

Virtual machine support shall be provided by the execution of this instruction to the extent previously described in paragraph 2.5.6 of this specification.

The processor may assume a 33 word stack frame save area when prevalidating the previous SFSA. This has the effect of allowing a Page Fault interrupt to occur at points where an SFSA actually terminates within a page but a maximum frame extends across the page boundary. This also has the effect of allowing an Address Specification Error interrupt to occur at points where an SFSA actually terminates below  $2^{32}-1$  but a maximum frame extends beyond  $2^{32}-1$ . The actual load of the SFSA during instruction execution shall only load the SFSA as described by the Stack Frame description.

The associated program interruption shall occur as described in paragraph 2.8.1 of this specification, and the execution of this instruction shall be inhibited when any of the exceptions are recorded from the following sequence of exception sensing:

Address Specification Error when the initial {A2} not equal to 0, modulo 8, or an invalid PVA, {bit 32 equal to one}.

Invalid Segment with respect to the PVA initially contained in Register A2.

Access Violation when initial {A2} would not address a "readable" segment {See 3.3.1.1, 3.6.2.2 and 3.6.3.2}

Page Table Search Without Find with respect to any central memory accesses to the previous procedure's Stack Frame Save Area.

Environment Specification Error

The value of the field designating the last A Register to be loaded, as contained in the Previous Stack Frame's Descriptor, is less than 2.

Invalid Segment with respect to the PVA contained in Word 0 of the previous procedure's Stack Frame Save Area.

Address Specification Error

Final {P} would not be equal to 0, modulo 2.  
Final {P} would be an invalid PVA, {bit 32 equal to one}.

Access Violation {See 2.8.1.7 and 3.3.1.1}

Final {P} would address a Non-Executable Segment.  
Final {P} Local Key would not "strictly - equal" the associated segment's Local Lock.  
Final {P} Global Key would not "strictly - equal" the associated segment's Global Lock, provided the associated segment's Global Lock is not a "No Lock".

Note: The term "strictly - equal" <sup>implies</sup> infers bit-for-bit equivalence.

Environment Specification Error

Final {A0} would not equal initial {A2}.  
Previous Save Area VMID mismatch with VMCL per 2.5.6.  
Attempt to execute a Return instruction not having Global Privilege to a Previous Stack Frame Save Area containing a VMID≠0.

Outward Call {Inward Return} if final P ring number would be less than initial A2 ring number.

Critical Frame Flag if the initial state of the Critical Frame Flag is equal to a one.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of this instruction:

Operation

- a. Load the "environment" from the Stack Frame Save Area pointed to by the PVA initially contained in Register A2. The "environment" consists of the following:
  - P register {64 bits} including Global and Local keys. This results in a Branch exit for the RETURN instruction {2.1.3.4}.
  - VMID {4 bits}
  - Critical Frame Flag and On Condition Flag to be set/cleared as per the Stack Frame Descriptor {2.5.4.1}
  - User Mask {16 bits}
  - Registers A0 through AT as specified in the Stack Frame Descriptor. As part of this load of the A register, the larger value of the following shall be transferred to the Ring Number {bits 16-19} of each A register:
    - 1} the ring number of the A register as obtained from the Stack Frame Save Area.
    - 2} the initial ring number of the A2 register.
    - 3} the R1 field contained in the segment descriptor associated with the initial A2.
  - X registers {64 bits each} as per Stack Frame Descriptor.
- b. The ring number of the A registers not loaded in step a shall be unaltered by this instruction except when step a causes the P ring number to change value. When this occurs each A register not loaded in step a and having a ring number less than the new P ring number shall have its ring number set equal to the new P register ring number.
- c. Store the final {A1} to the Ex- | CSF → TOS pointer. See  
change Package per the final P | paragraph 2.5.2.24.  
ring number.
- d. Clear the Trap Enable Delay. See 2.5.2.20.

A Ring Number Zero condition shall be recorded when the RN=0 for any A register read from the Previous Stack Frame Save Area. A Ring Number Zero condition shall not inhibit the execution of the Return instruction nor shall anything be placed in the UTP Register as a result of the Ring Number Zero.

2.6.1.5 Pop

06jk {Ref. 118}

Operation. This instruction shall re-establish the Stack Frame of a previous procedure as defined by the Previous Stack Frame's Save Area.

The j and k fields from this instruction shall not be translated. Thus, their values shall have no effect on the execution of this instruction for which all execution parameters shall be implicit.

The Stack Frame Save Area from which a previous procedure's Stack Frame pointers shall be obtained, shall be addressed by means of the PVA initially contained in Register A2. The format of the previous procedure's Stack Frame Save Area shall conform to the description contained in paragraph 2.5.4.1 of this specification.

The associated program interruption shall occur as described in paragraph 2.6.1 of this specification, and the execution of this instruction shall be inhibited when any of the following exceptions are recorded.

Address Specification Error

Initial {A2} not equal to 0, modulo 8.  
Initial {A2} an invalid PVA {bit 32 equal to one}.

Invalid Segment with respect to the Segment Descriptor associated with the PVA initially contained in Register A2.

Access Violation {See 3.3.1.1, 3.6.2.2 and 3.6.3.2}  
Initial {A2} does not address a "readable" segment.

Page Table Search Without Find with respect to the central memory accesses to the previous procedure's Stack Frame Save Area.

Environment Specification Error

Initial {A2} not equal to Word 1 contained in the previous procedure's Stack Frame Save Area.

Inter-Ring Pop if the RN field contained in the P Register is not equal to the RN field initially contained in Register A2.

Critical Frame Flag if the initial state of the Critical Frame Flag is equal to a one.

In the absence of a program interruption, the following sequence of events shall accomplish the execution of this instruction.

<u>Operation</u>	<u>Remarks</u>
a.) Load A1 with the PVA from Word 2 of the previous procedure's Stack Frame Save Area. Unconditionally set A1.RN equal to P.RN.	Update CSF pointer
b.) Load A2 with the PVA from Word 3 of the previous procedure's Stack Frame Save Area. Set A2.RN equal to the largest of <ul style="list-style-type: none"><li>the ring number of A2 at the beginning of the POP instruction.</li><li>the ring number of A2 as read from the SFSA.</li><li>the R1 field from the segment descriptor entry for the segment associated with the PVA used to obtain the new A2.</li></ul>	Update PSA pointer
c.) Load the Critical Frame Flag and the On Condition Flag from the previous procedure's Stack Frame Save Area.	Update CFF and OCF
d.) Store the final (A1) to the process' Exchange Package per the P Register's Ring Number	Update TOS pointer

A Ring Number Zero condition shall be recorded when the RN=0 for A1 or A2 as read from the Previous Stack Frame Save Area. A Ring Number Zero condition shall not inhibit the execution of the POP instruction nor shall anything be placed in the UTP register as a result of the Ring Number Zero.




Figure 2.6-1: Call/Return/Pop, post-execution stack frame states (including the Software updating of the Dynamic Space Pointer)

2.6.1.6 Exchange  
02jk {Ref. 120}

When executed in Monitor mode this instruction shall change the processor from monitor process state to job process state. See 2.8.5.2.

When executed in Job mode this instruction shall change the processor from job process state to monitor process state. See 2.8.5.1. In addition, the System Call bit in position 58 of the Monitor Condition Register, job process state, shall be set.

The only exception condition generated by the execution of an Exchange operation is an Environmental Specification Error as described in 2.5.6. The Exchange is allowed to complete, the Environmental Specification Error is recorded in the Monitor Condition Register and the Monitor and User Condition Registers are examined as described in 2.8.5, 2.8.7, & 2.8.8.

The PVA contained in Word 0 {P Register} of the Exchange Package associated with the state from which the exchange is taking place, shall be updated such that it points to the instruction which would have been executed had the exchange not taken place, i.e., the PVA of the "Exchange" instruction with 2 added to its BN field.

The j and k fields from this instruction shall not be translated and their values shall have no effect on the execution of this instruction.

2.6.1.7 Keypoint  
Keypoint, class j, code equal to XkR plus 0  
Bljk0 {Ref. 136}

The Keypoint Instruction allows performance monitoring {2.7} of programs via the optional Performance Monitoring Facility {2.11} or via Trap Interrupts {2.8}. The Keypoint Instruction shall test bit j of the Keypoint Mask Register {2.5.2.11}. The j field, termed the Keypoint Class Number {KCN}, shall be used as a bit index into the Keypoint Mask Register. Thus either a KCN or j field the value of 4 tests the 5th bit from the left in the Keypoint Mask Register {KM}.

If the referenced bit in the KM is clear, the Keypoint Instruction shall exit immediately.

If the referenced bit in the KMR is set, the Keypoint Instruction shall perform the following two steps.

1. Test the PMF Keypoint Request Flag from the PMF {2.11.3.1}.

If this Flag is clear, the processor shall go to step 2.

If this Flag is set, transmit the keypoint code and class number to the PMF {2.11.6} and then go to step 2. The keypoint code {32 bits} shall be formed by the addition of 0, expanded to 32 bits by means of sign extension, to the contents of Register Xk Right. For the purpose of this instruction, the contents of Register XD Right shall be interpreted as consisting of zeroes. Arithmetic overflow shall not be detected during the formation of the Keypoint Code. The Keypoint Class Number {4 bits} shall consist of the j field from the current instruction.

2. Test the Keypoint Enable Flag from the Exchange Package {2.5.2.5}.

If this Flag is clear, the processor shall exit immediately.

If this Flag is set, transmit the Keypoint Code and Class Number {as specified in Step 1} to the Exchange Package {2.5.2.4, 2.5.2.12}, set bit 54 {2.8.3.7} of the User Condition Register and exit.



2.6.1.8

Compare Swap  
Compare Xk to (Aj); if locked, branch to P displaced by 2\*Q;  
if unlocked, load/store (Aj), result to X1R  
B4jkQ (Ref. 125)

When the 64-bit word in central memory, whose PVA is contained in Register Aj, initially consists entirely of ones in the left-most 32-bit positions, i.e., locked, this instruction shall perform a branch exit in the manner previously described under the heading "branch exit" in paragraph 2.2.3 of this specification. In the absence of such a condition, this instruction shall perform a normal exit upon completion of the following operations. The 64-bit word initially contained in Register Xk shall be compared to the interlock word in central memory whose PVA is contained in Register Aj, and if equality is found, the contents of Register X0 shall be stored in central memory at the PVA contained in Register Aj, and Register X1 Right shall be cleared in all 32 bit positions. If equality is not found, Register Xk shall be loaded with the central memory word whose PVA is contained in Register Aj. When the central memory word whose PVA is contained in Register Aj is greater than the initial contents of Register Xk, Register X1 Right shall be cleared in bit positions 32 and 34 - 63, and set in bit position 33. When the central memory word whose PVA is contained in Register Aj is less than the initial contents of Register Xk, Register X1 Right shall be cleared in bit positions 34 through 63, and shall be set in bit positions 32 and 33. The final contents of Register X1 Right shall be undefined when k=1.

A serialization function shall be performed before this instruction begins and again at its ending. Execution of this instruction shall be delayed until all previous accesses to central memory on the part of this processor are completed. Execution of subsequent instructions shall be delayed until all central memory accesses due to this instruction are completed.

Conceptually, the execution of this "Compare" instruction on the part of a processor shall result in preventing other processors from any port from altering or transferring to an X register the central memory word at the PVA contained in Register Aj between the read and write accesses associated with the execution of this instruction, provided such processors are also executing a "Compare" instruction. With respect to this instruction only, in order to satisfy its "non-preemptive" requirement, the use of 64-bit words consisting entirely of ones in their leftmost 32-bit positions, 00 through 31, shall be reserved for each processor's implementation of this instruction. When the 32-bit halfword initially contained in Register X0 Left consists entirely of ones, an Instruction Specification Error shall be detected, the execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

**Notes:** The tests for all ones in the left half of the word obtained from central memory and the word contained in X0 allow the following hardware implementation. The initial read of central memory is performed with an Exchange function {4.2} which both obtains the word from central memory and sets the left half to all ones in central memory. Before exiting, this implementation must either restore the initial contents of central memory or store X0 into central memory. {Note that on the branch exit, the left half was initially all ones, thus no second store is required because the word was not altered.} This implementation exerts its non-preemptive requirement by using the exchange function to store all ones, thus forcing a second processor to take the branch exit if initiating a compare instruction after the first processor's initial reference and before the first processor completes the instruction.

The hardware is not limited to this implementation to achieve the non-preemptive requirement but must perform the two tests for all ones to support the processors which do use this approach.

For the purpose of establishing operand access validation, the central memory operand access types shall consist of both a read and a write access. Moreover, those processors having a Cache shall bypass it with respect to the read access and shall purge the associated entry from it with respect to the write access, {see 2.9}. Unless the central memory operand address consists of a byte address which is 0, modulo 8, an Address Specification error shall be detected, the execution of this instruction shall be inhibited, and the corresponding interruption shall occur.

With respect to Debug Scan operations as described in paragraph 2.7.2 of this specification, the Compare and Swap instruction, {Op B4}, shall assume the operands are not "locked", that the addresses of the operands shall be used for both read and write reference arguments for the purpose of scanning the Debug List and that the branch addresses, to be used when the operands are "locked" shall not be used as arguments for the scanning of the Debug List.

2.6.1.9 Test and Set Bit

Load bit to XkR from {Aj bit indexed by XOR}, and set bit in central memory

14jk (Ref. 124)

Operation - This instruction shall transfer a single bit into Register Xk Right, bit position 63, from a bit position in central memory. This instruction shall also clear the Xk Register in its leftmost 63 bit positions, 00 through 62. The bit position in central memory shall be unconditionally set without changing any other bit positions within the byte or word.

No other accesses from any port shall be permitted to the byte in central memory from the beginning of the read access until the end of the write access which sets the bit within that byte.

A serialization function shall be performed before this instruction begins and again at its ending. Execution of this instruction shall be delayed until all previous accesses to central memory by this processor are completed. Execution of subsequent instructions by this processor shall be delayed until all central memory accesses from this instruction are completed.

Addressing - The byte in central memory, containing the bit position to be loaded shall be addressed by means of the PVA contained in the Aj Register modified by a bit item count, consisting of a 32-bit index, as follows: The 32-bit halfword obtained from Register X0 Right shall be shifted right three bit positions, end-off with sign extension on the left, and the 32-bit shifted result shall be added to the rightmost 32 bits of the PVA obtained from the Aj Register.

Bit Select - The bit position within the addressed byte in central memory shall be selected by means of the rightmost three bits obtained from Register X0 Right, bit positions 61 through 63. Values from 0 through 7 for these three bits shall select the corresponding bit position, 0 through 7 from the central memory byte.

Notes: For the purpose of establishing access validity, the central memory operand access types shall consist of a read and a write access. Moreover, those processors having a Cache {See 2.9} shall bypass it with respect to the read access and shall purge the associated entry from it with respect to the write access.

2.6.1.10 Test and Set Page

Test Page {Aj} and Set XkR

16jk (Ref. 126)

This instruction shall test for the presence of the page in central memory corresponding to the PVA contained in Register Aj. The test of the Page Table Entries includes testing that the valid bit is set for the Page Table Entry that satisfies this search. The search may, but need not, be halted when a cleared continue bit is encountered in the Page Table (as described in 3.5.1.1). When this instruction finds the corresponding page in central memory, the "Used" bit in the UM field of the associated Page Descriptor shall be set, (see 2.9.1 & 3.5.1.1), and the Real Memory Address {RMA} translated from the PVA contained in Register Aj shall be transferred to Register Xk Right. When this instruction cannot find the corresponding page in central memory, Register Xk Right shall be set in bit position 32 and cleared in bit positions 33 through 63.

Notes: With respect to the PVA contained in Register Aj, Access Violation and Page Table Search without Find conditions, described in 2.8.1.7 and 2.8.1.10, shall be excluded and Address Specification Error {bit 32=1} and Invalid Segment conditions, described in 2.8.1.5 and 2.8.1.13 shall be included in the execution of this instruction insofar as Virtual Memory mechanism exception sensing is concerned. The PVA contained in Register Aj shall not be used as an argument for Debug Scan operations.

For those processors with a MAP buffer, this instruction need not cause any entry into the MAP to be made.

2.6.1.11

Copy Free Running Counter  
Copy Free Running Counter to Xk at XjR

08jk (Ref. 132)

This instruction shall copy the Free Running Counter from Central Memory as specified by the contents of Register Xj into the Xk Register. All 64 bits of the Xk Register shall be cleared before the Free Running Counter is copied into it.

The Processor Memory Port to be utilized during the execution of this instruction shall be determined in the manner defined in subparagraph 2.10.1.1 of this specification with the exception that, for this instruction, bit 33 of the Xj Register shall be used in place of bit 33 of the Real Memory Address as described in that subparagraph, item a. The remaining bits {32, 34-63} in Xj Right shall be zeroes or else the operation of this instruction is undefined.

Systems Development  
 Architectural Design and Control

2.6.1.12 Execute Algorithm  
 CSjkiD {Ref. 139}

This instruction shall be a processor model dependent instruction. As such, it shall be defined in the appropriate processor model-dependent specification.

S field	Use	Defining Document
0	Reserved	
1		
2		
3		
4		
5		
6		
7		

Note: For those processors in which one or more of the algorithms have not been implemented, the corresponding Execute Algorithm instructions shall result in the recording of an Unimplemented Instruction condition. See 2.8.3.2.

2.6.1.13 Unimplemented Instructions - Reserved Op Codes  
 BE jkQ {Ref. 170}  
 BF jkQ {Ref. 171}

These two unimplemented instructions are reserved for software simulation of operations not provided in C180 via the trap mechanism. The operation codes for these instructions are reserved and will not be used in future hardware extensions.

2.6.1.14 Scope Loop Sync  
 O1jk {Ref. 194}

The execution of this instruction shall result in the following:

- . The hardware shall provide at a test point, a signal suitable for the synchronization of test equipment.
- AND
- . Processors whose local central memory contains a refresh counter shall issue the REFRESH COUNTER RESYNC function {4.2.3.5} to the local central memory {RMA bit 33 clear, 2.10.1.1} followed by a read of word 0 from the current C180 Exchange Package {via JPS or MPS}.

The j and k fields from this instruction shall not be translated and their values shall have no effect on the execution of this instruction.

## 2.6.2 Local Privileged Mode

This class of instructions shall be permitted to execute only from segments having either local privileged mode or global privileged mode.

Instructions in the local privileged mode class shall be executable whenever a processor is executing instructions from a segment whose Segment Descriptor defines that segment as either a local privileged executable segment or a global privileged executable segment. (See 3.3.1.1)

Local privilege is required for the Load Page Table Index instruction described below and for certain cases of the Copy to Reg instruction (2.6.5.2) and the Purge Buffer instruction (2.6.5.3).

### 2.6.2.1 Load Page Table Index Load Page Table Index per Xj to XkR and set XlR l7jk (Ref. 127)

This local privileged instruction shall search the Page Table in central memory, shall return the final index value to Register Xk Right, and shall set Register Xl Right according to the results of the search.

The entry searched for within the Page Table shall be defined by the System Virtual Address (SVA) contained in Register Xj. For a description of the format for an SVA in an X Register, see subparagraph 2.6.5.3 of this specification.

The Page Table shall be searched in the manner normally employed by the Virtual Addressing Mechanism except that:

- The search is strictly sequential, and halted by a cleared Continue bit.
- Valid bits shall be ignored.
- The Page Map entry shall not be loaded into the Page Map if present (see 2.9.1).
- The Used bit shall not be altered in the Page Table entry.

Thus, the SVA shall be psuedo-randomized (hashed), in conjunction with the Page Table Length (PTL), in order to obtain a nominal index value in the manner described in subparagraph 3.5.2.1 of this specification. The Page Table Address (PTA) interpreted as equal to 0, modulo the PTL, shall be concatenated to this nominal index value for the purpose of determining the first location to be searched in the Page Table.

Beginning with this location, the Page Table shall be linearly searched, (with the nominal index value increased by 8 for each entry which does not correspond to the SVA but does contain a Continue bit equal to 1, up to a maximum of 32 entries searched) in the manner described in subparagraph 3.5.2.2 of this specification.

The number of entries searched shall always be transferred to Register Xl Right, bits 33-b3, right-justified with zeroes extended.

When a Page Descriptor corresponding to the SVA initially contained in Register Xj is found, the index into the Page Table which is associated with that entry shall be transferred right-justified and zero-extended to Register Xk Right, and bit 32 of Register Xl Right shall be set. For those processors with a MAP buffer, this instruction shall not cause any entry into the MAP to be made.

When the Page Table search terminates as a result of not finding a Page Descriptor which corresponds to the SVA initially contained in Register Xj, (whether the termination results from a Continue bit equal to 0 or performing a maximum of 32 comparisons), the index into the Page Table associated with the last entry compared shall be transferred into Register Xk Right and bit 32 of Register Xl Right shall be cleared.

When k is equal to 1, the final value in Xl shall be as defined above for Xl rather than as defined for Xk. With respect to the SVA contained in Register Xj, Access Violation, Page Table Search without Find and Invalid Segment, described in 2.8.1.7, 2.8.1.10 and 2.8.1.13, shall be excluded and Address Spec Error (bit 32=1), described in 2.8.1.5, shall be included in the execution of this instruction insofar as Virtual Memory mechanism exception sensing is concerned.

When the instruction attempts execution from a segment having neither local nor global privileges, a Privileged Instruction Fault shall be detected, execution of that instruction shall be inhibited, and the corresponding program interruption shall occur.

2.6.3 Global Privileged Mode

This class of instructions shall be permitted to execute only from segments having global privileged mode.

Global privileged mode shall exist whenever the processor is executing instructions from a segment whose Segment Descriptor defines that segment as a global privileged executable segment. See 3.3.1.1.

Global privilege is required for the Interrupt Processor instruction described below and for certain cases of the RETURN instruction {2.6.1.4} and the Copy to Reg instruction {2.6.5.2}.

2.6.3.1 Processor Interrupt  
Processor Interrupt per Xk  
03jk {Ref. 122}

The execution of this global privileged class instruction shall send an external interrupt to one or more processors via their central memory ports. The processors shall be identified by the central memory port number to which they are connected.

The interrupting processor shall send the contents of Register Xk to central memory. Central memory shall then send an external interrupt to the processor{s} on those ports corresponding to the bit positions set within Register Xk.

Xk Bit Number	60	61	62	63
Port Number	3	2	1	0

Bits 0-59 shall not be used to send interrupts, but shall be ignored {except that correct parity is required}.

The Processor port {Local or External} to be utilized during the execution of this instruction shall be determined in the manner defined in subparagraph 2.10.1.1 of this specification with the exception that, for this instruction, bit 33 of the Xk Register shall be used in place of bit 33 of the Real Memory Address as described in that subparagraph, item a.

A serialization function shall be performed before this instruction begins execution. That is, execution of this instruction shall be delayed until all previous central memory accesses on the part of the interrupting processor are complete.

In the event that a processor sends an interrupt to itself, this instruction must complete before the interrupt is taken.

When this instruction attempts execution from a segment not having global privileges, a Privileged Instruction Fault shall be detected, execution of that instruction shall be inhibited, and the corresponding program interruption shall occur.

#### 2.6.4 Monitor Mode

This class of instructions shall be permitted to execute only when the processor is in monitor mode. If an instruction in the monitor mode class attempts execution when the processor is not in monitor mode, an Instruction Specification error shall be detected. Execution of that instruction shall be inhibited, and the corresponding program interruption shall occur.

Monitor mode shall exist whenever the processor is in the state defined by the Monitor Exchange Package. The address contained in the Monitor Process State Register shall point to the Monitor Exchange Package.

Note: No single operation code shall be confined to Monitor mode execution. However, sub-operation codes for the instructions defined in 2.6.5 are confined to Monitor mode according to the descriptions contained within that paragraph of this specification.

### 2.6.5 Mixed Mode

This class of instructions shall include those instructions whose mode is dependent on a parameter selection within the instruction. Depending on the value of the parameter, the mode of the instruction shall be non-privileged, local privileged, global privileged, or monitor. The description of each instruction shall define which parameter selects the mode and how the selection is made.

#### 2.6.5.1 Branch on Condition Register

Branch to P displaced by  $2^*d$  and alter condition register per  $jk$   
 $9Fjkd$  {Ref. 134}

This instruction shall test the value of a selected bit in the Condition Register. The  $j$  field selects the bit number within the Monitor Condition Register or within the User Condition Register depending on the  $k$  field. The  $k$  field shall also determine the branch decision and Condition Register bit alteration as follows:

- $k = 0$  or  $d$ , if bit  $j$  of the Monitor Condition Register is set, clear it and take a branch exit.
- $k = 1$  or  $9$ , if bit  $j$  of the Monitor Condition Register is not set, set it and take a branch exit.
- $k = 2$  or  $A$ , if bit  $j$  of the Monitor Condition Register is set, take a branch exit.
- $k = 3$  or  $B$ , if bit  $j$  of the Monitor Condition Register is not set, take a branch exit.
- $k = 4$  or  $C$ , if bit  $j$  of the User Condition Register is set, clear it and take a branch exit.
- $k = 5$  or  $D$ , if bit  $j$  of the User Condition Register is not set, set it and take a branch exit.
- $k = 6$  or  $E$ , if bit  $j$  of the User Condition Register is set, take a branch exit.
- $k = 7$  or  $F$ , if bit  $j$  of the User Condition Register is not set, take a branch exit.

Normal exit - When the test of bit  $j$  does not satisfy the branch condition as specified by the  $k$  field of this instruction, a normal exit from this instruction shall be performed. A normal exit from this 32-bit instruction shall consist of adding 4 to the rightmost 32 bits of the PVA contained in the P Register, with the sum returned to the P Register's rightmost 32 bits.

Branch Exit - When the test of bit  $j$  satisfies the branch condition as specified by the  $k$  field of this instruction, a branch exit from this instruction shall be performed. A branch exit shall consist of expanding the  $d$  field from the instruction to 31 bits by means of sign extension, shifting these 31 bits left one bit position with a zero inserted on the right, and adding the 32 bit result to the rightmost 32 bits of the PVA contained in the P Register with the sum returned to the P Register's rightmost 32 bits.

Monitor and Unprivileged Modes - Some values of the  $k$  field of this instruction shall cause this instruction to be a Monitor or Unprivileged instruction as follows:

$k$	Mode
0 or $d$	Monitor
1 or $9$	Monitor
2 or $A$	Unprivileged
3 or $B$	Unprivileged
4 or $C$	Unprivileged
5 or $D$	Unprivileged
6 or $E$	Unprivileged
7 or $F$	Unprivileged

Unless the processor is in monitor mode when execution is restricted to monitor mode, an Instruction Specification Error shall be detected, execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

When execution of this instruction results in the setting of a bit in either the monitor condition register or the user condition register, and the corresponding mask bit is set in either the monitor mask register or the user mask register, execution of the instruction shall complete and program interruption shall occur as described in paragraphs 2.6.1 and 2.6.3 of this specification. The PVA stored in the exchange package or stack frame save area by the program interruption shall be the PVA formed from the branch address of the instruction.

2.6.5.2 Copy

These instructions shall provide the means for copying certain state registers to and from X Registers. The state register shall be addressed by means of the rightmost 8-bits initially contained in Register Xj Right.

All state registers are numbered in Table 2.6-1, even though certain registers may be accessed only by the MCU, via the Maintenance Channel, as specified in Table 2.6-2.

Unless the processor is in Monitor Mode when execution is restricted to Monitor mode, an Instruction Specification error shall be detected, execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

Unless the processor is in the appropriately privileged-mode when execution is restricted to local or global privileged mode, a Privileged Instruction Error shall be detected, the execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

In the absence of Instruction Specification and Privileged Instruction errors, the following shall be true:

1. When a "copy" instruction is used to read a nonexistent register or any register which is restricted to MCU access only, Register Xk shall be cleared in all 64 bit positions.
2. When a "copy" instruction is used to write a nonexistent register or any register which is "read-only" or restricted to MCU access only, such instructions shall result in no operation.

Some implementations of this GDS may not use separate flip-flop registers. Some state registers may be held in central memory even when they are in active use. For such cases, these copy instructions shall make state registers held in central memory appear to operate as copy instructions and not as load or store instructions.

Note: Multiple Address assignments have been specified for certain Registers so that, by properly choosing the appropriate address, the contents of a single X Register may be used as both the address and data value for the purpose of copying into such Registers.

Any register less than 64 bits in length shall be copied to or from an X register as right justified and zero filled with respect to the X register.

Register Number	Register Name	Reference
00	Status Summary.....	2.5.1.13
10	Element ID.....	2.5.1.6
11	Processor ID.....	2.5.1.8
12	Options Installed.....	2.5.1.14
13	Virtual Machine Capability List....	2.5.1.12
21-22	Performance Monitoring Facility....	2.11
30	Dependent Environment Control.....	2.5.1.11
31	Control Store Address.....	Model-dependent
32	Control Store Breakpoint.....	Model-dependent
40	P Register.....	2.5.2.1
41	Monitor Process State Pointer.....	2.5.1.2
42	Monitor Condition Register.....	2.5.2.9
43	User Condition Register.....	2.5.2.8
44	Untranslatable Pointer.....	2.5.2.17
45	Segment Table Length.....	2.5.2.16
46	Segment Table Address.....	2.5.2.18
47	Base Constant.....	2.5.2.14
48	Page Table Address.....	2.5.1.3
49	Page Table Length.....	2.5.1.4
4A	Page Size Mask.....	2.5.1.5
50	Model-Dependent Flags.....	2.5.2.15
51	Model-Dependent Word.....	2.5.2.25
60	Monitor Mask Register.....	2.5.2.7
61	Job Process State Pointer.....	2.5.1.1
62	System Interval Timer.....	2.5.1.7
80-8F	Processor Fault Status.....	2.5.1.10
90	Retry Corrected Error Log.....	Model-Dependent
91	Control Store Corrected Error Log..	Model-Dependent
92	Cache Corrected Error Log.....	Model-Dependent
93	Map Corrected Error Log.....	Model-Dependent
AO	Processor Test Mode.....	2.5.1.9
CO-C3	Trap Enables.....	2.5.2.20
C4	Trap Pointer.....	2.5.2.21/2.5.1.11
C5	Debug List Pointer.....	2.5.2.23
C6	Keypoint Mask.....	2.5.2.11
C7	Keypoint Code.....	2.5.2.12
C8	Keypoint Class Number.....	2.5.2.4
C9	Process Interval Timer.....	2.5.2.13
CA-CB	Keypoint Enable Flag.....	2.5.2.5c
EO-E1	Critical Frame Flag.....	2.5.2.5a
E2 E3	On Condition Flag.....	2.5.2.5b
E4	Debug Index.....	2.5.2.22
E5	Debug Mask Register.....	2.5.2.10
E6	User Mask Register.....	2.5.2.6

Table 2.6-1: Register Definitions for "Copy" and "MCU Access"



See Section 6 for a further description of the Maintenance Channel.

- a. Copy to Xk from state register per Xj  
 DEjk {Ref. 130}

This instruction shall copy the contents of the state register addressed by the contents of Register Xj into Register Xk. The address assignments are defined in Table 2.6-1 and the restrictions in Table 2.6-2. The Xk Register shall be cleared before the state register is copied into it.

This instruction shall be an unprivileged instruction.

- b. Copy to state register from Xk per Xj  
 OFjk {Ref. 131}

This instruction shall copy the contents of Register Xk into the state register addressed by the contents of Register Xj. The address assignments are defined in Table 2.6-1 and the restrictions in Table 2.6-2.

Register Number	* Processor Independent	** Processor Dependent	Copy Instruction Access Privileges		*** MCU Access	
			Copy fm State Register{130}	Copy to State Register{131}		
			Read reg.	Write reg.		
00 - 0F 10 - 1F	X X		no access unpriv.	no access no access	R R	System Element Independent
20 - 2F 30 - 3F	X	X	no access	no access	R/W R/W	
40 - 4F 50 - 5F	X	X	unpriv. unpriv.	no access	R/W R/W	System Element Dependent
60 - 6F 70 - 7F	X	X	unpriv. unpriv.	Monitor Monitor	R/W R/W	
80 - 8F 90 - 9F	X	X	unpriv. unpriv.	Global Global	R/W R/W	
AD - AF BD - BF	X	X	unpriv. unpriv.	Global Global	R/W R/W	
CD - CF DD - DF	X	X	unpriv. unpriv.	Local Local	R/W R/W	
ED - EF FD - FF	X	X	unpriv. unpriv.	unpriv. unpriv.	R/W R/W	

\* Mandatory implementation, but formats may be model-dependent

\*\* Optional implementation


\*\*\* See 2.10-2 for restrictions on MCU write  
 Table 2.6-2: Register Access Privilege  
 (categorized by Register Number)

2.6.5.3

Purge  
 Purge buffer k of entry per Xj  
 05jk {Ref. 138}

Operation - The Purge Buffer instruction shall invalidate entries in the Map and Cache buffers. The purge may invalidate all entries in a buffer, invalidate all entries in a buffer which derive from a given segment, invalidate all entries in a buffer for a given page, or invalidate all entries in a buffer for a given 512 byte block. Register Xj shall contain the required address information, either System Virtual Address {SVA} or Process Virtual Address {PVA}.

An SVA shall contain the Active Segment {ASID} in bits 16 through 31 of Register Xj {bits 0-15 are ignored}. A PVA shall contain the Segment number {SEG} in bits 20 through 31 of Register Xj {bits 0-19 are ignored}. Bits 32 through 63 shall contain the Byte Number {BN} for either an SVA or a PVA. The rightmost 9 bits of the BN shall be ignored and assumed to be zeros since the smallest purgeable portion of a buffer shall be a 512 byte page or a 512 byte block of a larger page. Proportionately more rightmost bits of the BN shall be ignored and assumed to be zero as page size becomes larger than the 512 byte minimum {k = 8 and A only}.



The value of k shall determine the buffer to be purged, the range of entries to be purged, and the type of addressing used to determine the range of entries to be purged. The definition of k follows.

- k=0, Purge all entries in Cache which are included in the 512 byte block defined by the SVA in Xj.
- k=1, Purge all entries in Cache which are included in the ASID defined by the SVA in Xj.
- k=2, Purge all entries in Cache. {Contents of Xj are ignored.}
- k=3, Purge all entries in Cache which are included in the 512 byte block defined by the PVA in Xj.
- k=4→7, Purge all entries in Cache which are included in the SEG defined by the PVA in Xj.
- k=8, Purge all information from the MAP pertaining to the one PTE defined by the SVA in Xj. The size of the page involved shall be determined by the contents of the Page Size Mask Register.
- k=9, Purge all information from the MAP pertaining to the PTEs which are included in the segment defined by the SVA in Xj.

- k=A, Purge all information from the MAP pertaining to the PTE defined by the PVA in Xj. The size of the page involved shall be determined by the contents of the Page Size Mask Register.
- k=B, Purge all information from the MAP pertaining to the SDE defined by the PVA in Xj, and to all PTEs included within that segment.
- k=C→F, Purge all entries in Map. {Contents of Xj are ignored.}

For k=0, 1, 2, 8→F, this instruction shall be a local privileged instruction. It shall be non-privileged for all other values of k. When this instruction with k=0, 1, 2, or 8→F attempts execution from a segment having neither local nor global privileges, a Privileged Instruction Fault shall be detected, execution of this instruction shall be inhibited, and the corresponding program interruption shall occur.

A serialization function shall be performed before this instruction begins execution and again when it completes execution. Execution of this instruction shall be delayed until all previous accesses to central memory, on the part of this processor, are completed. Fetching or execution of subsequent instructions shall be delayed until all central memory accesses due to this instruction are completed.

The implementation of this instruction shall be processor model dependent in that some processor models may not have a Map and/or Cache buffer and they may invalidate more than the required buffer entries. A processor which does not have a Cache shall execute this instruction as a no-operation instruction when cache purges are called for by this instruction. Likewise, a processor which does not have a Map shall execute this instruction as a no-operation instruction when map purges are called for by this instruction. This no-operation for processors without cache or map shall include tests for local privilege, but shall exclude the tests on the PVA and SVA as outlined below. The processor model-dependent specifications shall fully define these model-dependent characteristics.

Note: With respect to the PVA contained in register Xj, Access Violation and Page Table Search without Find conditions described in 2.8.1.7 and 2.8.1.10, shall be excluded and Address Spec Error {bit 32=1} and Invalid Segment conditions, described in 2.8.1.5 and 2.8.1.13 shall be included in the execution of this instruction insofar as Virtual Memory mechanism exception sensing is concerned.

With respect to the SVA contained in register Xj, Access Violation, Page Table Search without Find and Invalid Segment, described in 2.8.1.7, 2.8.1.10 and 2.8.1.13 shall be excluded and Address Specification Error {bit 32=1}, described in 2.8.1.5 shall be included in the execution of this instruction insofar as Virtual Memory mechanism exception sensing is concerned.

## 2.7 Program Monitoring

### 2.7.1 Keypoint

Performance of the overall software/hardware system may be monitored via the insertion of Keypoint instructions at "key" points in the software. Each Keypoint instruction shall be identified by its class and by its code within each class. Keypoint classes and keypoint codes may be assigned such that system performance data can be determined from the order and frequency of the occurrence of keypoint instructions of various classes and codes. (See paragraph 2.6.1.7 of this specification.)

Two methods of gathering the keypoint data shall be provided. The first method shall be via software internal to the processor. The second method shall be via an optional hardware device called the Performance Monitoring Facility (PMF), which is described in section 2.11 of this specification.


### 2.7.2 Debug

The Debug feature shall allow the testing of the instruction fetches for C180 instructions and the memory references initiated by C180 instructions for virtual memory references which lie within a previously specified set of address ranges. When Debug is enabled, a Trap interrupt will be performed whenever a virtual memory reference matches one of the previously specified set of address ranges. A list of up to 32 address ranges termed Debug List entries may be provided as described in paragraph 2.7.2.1. The specific address tests performed are described in paragraph 2.7.2.2 and Appendix G. The scanning of this list for each C180 instruction is described in paragraph 2.7.2.3. Note that Debug testing is performed in C180 state (VMI=0) only and the hardware shall perform no Debug scanning for other virtual machine states.

The term "undefined" in the next paragraphs on debug shall mean undefined only in respect to the debug operation. Thus when the debug operation is undefined, potential matches may be missed or detected more than once but the execution of the code being debugged shall not be affected as to its integrity.

### 2.7.2.1 Debug List

The format of a Debug List entry is:



where DC is the Debug Code, BN {LOW} is the byte number of the beginning of the contiguous field in memory to which the Debug Code applies, BN {HIGH} is the byte number of the last byte in the contiguous field in memory to which the Debug Code applies, and SEG is the process segment number to which the Debug Code applies. The results of the Compare shall be undefined whenever bit 32 of BN {LOW} or bit 32 of BN {HIGH} is set.

The first entry in the Debug List shall be at the PVA contained in the Debug List Pointer Register (see 2.5.2.23).

Debug List entries shall be aligned on word boundaries. An Address Specification Error shall be recorded whenever a Debug scan is initiated and the PVA contained in the Debug List Pointer is not equal to 0, modulo 8.

The Debug List shall not be longer than 32 entries (64 words). Entries beyond 32 shall be ignored.

The matching of BN {LOW} and BN {HIGH} shall be against the address of the leftmost byte of a piece of information only; whether it is a word, halfword, byte string, or 16-bit instruction. The matching shall include the end points. That is:

$$BN \{LOW\} \leq Address \leq BN \{HIGH\}.$$

If  $BN \{LOW\} > BN \{HIGH\}$  for any Debug List entry, no matching will occur and the scan will proceed to the next double-word entry (if not greater than the maximum of 32 entries or beyond the End of List).

2.7.2.2 Debug Code {DC}

The DC bit assignments are:

Bit 0: Data Read, first address of string - applies to all central memory accesses that are defined as read accesses for purposes of access protection. {See pages G-1 & G-2.}

Bit 1: Data Write, first address of string-applies to all central memory accesses that are defined as write accesses in the memory protection system. {See pages G-3 and G-4.}

Bit 2: Instruction Fetch  
Applies to all central memory accesses that are defined as an execution access in the memory protection system. Note that the instruction fetch from memory will have already occurred. {See page G-4.}

Bit 3: Branching instruction

Applies to branch and return instructions which, when executed will result in a branch exit to the next instruction. The address bracket shall apply to the address of the instruction branched to. {See page G-5.}

The Compare and Swap instruction {Op. B4} branch exit is not tested {2.6.1.8}.

Bit 4: Call instruction

Applies to the occurrence of either Call Instruction. The address bracket shall apply to the address of the called procedure. For Call Indirect {Op. B5} this is the address contained in the Code Base Pointer; for Call Relative {Op. B0} this is the address contained in the modified P Register. {See page G-5.}

Bit 5: End of list

Denotes that this is the last entry in the Debug List

More than one bit may be set in a DC entry. The End of List DC {bit 5} shall be interpreted after all other bits in the same DC have been interpreted and acted upon.

### 2.7.2.3 Debug Operation

Debug is enabled whenever all of the following are true:


- Traps are enabled
- UMR56 is set
- VMID is equal to zero

When Debug is enabled, the Debug List shall be scanned after each instruction fetch, but prior to instruction execution, whenever one or more bits in the Debug Mask Register are applicable to the instruction to be executed. {See 2.5.2.10.} Debug List scan will occur irrespective of field length specifications.

Note that performance degradation may begin as soon as Debug is enabled; i.e., Traps are enabled and bit 56 in the User Mask Register is set.

The Debug List shall be scanned by reading the first word from the Debug List in central memory at the PVA specified by the contents of the Debug List Pointer Register. After the first word of the Debug List has been read, each successive word from the Debug List shall be read by incrementing the 6-bit word-index field contained in the Debug Index Register by one, and referencing the Debug List at the PVA specified by the initial contents of the Debug List Pointer Register, modified in its rightmost 32-bit positions by the addition of the zero-extended, 6-bit word-index from the Debug Index Register.

The Debug Index Register, contained in bit positions 00 through 05 of word 36 in the Exchange Package, shall be formatted as follows:



When one or more bits contained in the Debug Mask Register are set and are equal to one or more of the corresponding leftmost 5 bits of the Debug Code contained in the first word of a doubleword entry in the Debug List, and one or more of the appropriate PVAs associated with the instruction's execution are contained within the address range defined by the corresponding double word entry from the Debug List, the Debug bit in the User Condition Register shall be set, the execution of the instruction shall be inhibited and a trap interrupt shall occur. Moreover, when the End of List bit in Debug Code is set or the 32nd double word entry from Debug List has been scanned, the End of List Seen Flag contained in the Debug Mask Register shall be set and no further entries shall be scanned.

The second word of the double word Debug List entry which causes a Debug trap interrupt shall be identifiable by the value of the 6-bits of the Debug Index Register and the PVA contained in the Debug List Pointer Register.

The Debug index and flags shall provide the means for properly initiating, resuming and terminating Debug Scan operations, particularly when an instruction's execution has been inhibited by one or more Trap or Exchange interrupts. The Debug flags are End of List Seen and Debug Scan in Progress, bits 9 and 10 of word 36 in the CL80 Exchange Package {2.5.2.10}.

Exchange interrupts shall cause the flags and Debug Index Register to be stored into the Exchange Package so as, for example, to allow a partially completed scan of a Debug Entry list to be resumed.

The processor shall retain the flags and index register on a Trap interrupt so as to allow proper completion of the Debug scan upon return from the interrupt. {If Traps are to be enabled during the processing of a Debug Trap interrupt, care must be taken by the software to not reenable Debug or the integrity of the interrupted Debug scan will be lost.}

The scanning of the debug list prior to instruction execution shall include all instruction results except the following which may occur before the Debug scan is complete:

1. Setting page used bit either explicitly as in Test Page Table {0p. 16} or implicitly as with any instruction.
2. Setting of condition register bits.
3. Rounding up of AD on CALL instruction. {0p. B0 or B5}
4. Storing current environment into Stack Frame Save Area on CALL instructions. Note that the DEBUG trap will also round up AD and store the environment into the SFSA.

The exception testing and DEBUG scan are not constrained to occur in any given sequence relative to each other. There shall be one and only one Debug Trap interrupt for each double word DEBUG entry having a match or matches. {Two or more matches within the same entry shall produce only one Trap.} The Traps due to exception testing may occur concurrent with a DEBUG Trap {several bits set in MCR and/or UCR} or separately, either before or after the DEBUG scan.

For the purpose of establishing central memory access validation, each central memory access performed for the purpose of reading a word from the Debug List as a part of a Debug Scan operation, shall be a read type access.

2.7.2.4 Software Interface

2.7.2.4.1 Defined Interactions - Debug Enabled

The following items describe the interactions with the Debug facility that are available when Debug is enabled.

- Debug mask bits (11 through 15 of mask register) may be set or cleared via a Copy to State Register instruction and the new bits will be in effect for the Debug scan on the instruction following the Copy instruction.
- Any Copy to the Debug Flags or Index must clear both flags and any copy to the Index must clear the index or the following Debug scan will be undefined.
- UMR56 may be cleared or Traps disabled via a Copy to State Register instruction with no scan being performed on the instruction following the Copy instruction.
- A Return instruction which loads a User Mask Register with bit 56 clear or which enters C170 State will disable Debug with no scan being performed on the instruction following the Return instruction.
- An Exchange operation initiated either by an instruction or by an interrupt will cause the Debug Index, Mask and Pointer registers to be updated as necessary in the Exchange Package so that Debug operation may continue when this process is reinitiated later.
- A Trap operation shall disable Debug by clearing the Trap Enable flag. The processor shall retain the Debug Index, Mask and Pointer so that a Return operation may reenables Debug later.

2.7.2.4.2 Defined Interactions - Debug Not Enabled

Interactions with Debug

The following paragraphs define the allowed interactions with Debug for each of the two types of situations when Debug is not enabled. Any other interaction causes the Debug scan to be undefined for the first instruction encountered after Debug is reenables.

Debug Match Present

The first of these is when Debug is disabled via a Trap of Exchange interrupt and a Debug match occurred at the point of the interrupt. This match will have been the cause or one of the causes of the Trap interrupt or will have been present when a higher priority item caused an Exchange interrupt to occur. The Scan in Progress Flag will be set, the End of List Flag may be set and the Debug Index will indicate the second word of the Debug List entry which produced the match. The End of List Seen Flag being set indicates that the entry which produced the Debug interrupt has the End of List flag set. For this case the following interactions with Debug are defined. (Note that these are either via a Copy to State Register instruction during the Trap interrupt or by writing into the Exchange Package for the Exchange interrupt.

- Any of the Debug mask bits (11 through 15 of the mask register) may be set or cleared and the new mask bit will be in effect for the first Debug scan when Debug is reenables for this process.
- The Debug Index may be modified by multiples of 2 as long as the final value is greater or equal to 1 and less than or equal to 61. (The Debug Index may only be reset to 0 as described in the next item).
- The Debug Flags and Index may be cleared to reinitiate the Full Debug scan when Debug is reenables.
- The End of List Seen Flag may be set to terminate the current Debug scan when Debug is reenables. The Scan in Progress Flag may but need not be altered when setting End of List Seen.
- The End of List Seen Flag may be cleared and Scan in Progress set to continue a scan that had terminated. The Debug Index may also be modified by multiples of 2 as long as the final value is greater or equal to 1 and less than or equal to 61.

Debug Match not Present

The other type of situation is when Debug is not enabled for a process and this "not enabled" state arose from other than a Trap or Exchange interrupt with a Debug match present. This situation may arise from any of the following:

- Trap interrupt with no Debug match present.
- Exchange interrupt with no Debug match present.
- Copy to State Register instruction which clears UMR56 or disables Traps.
- CALL to other than C180 environment.
- RETURN to other than C180 environment or which clears UMR56.

For this type of situation, with Debug not enabled, only the following actions are defined. Note that these are either via a Copy to State Register instruction or by writing into the Exchange Package.

- Any of the Debug mask bits (11 through 15 of the mask register) may be set or cleared and the new mask bits will be in effect for the first Debug scan when Debug is enabled for this process.
- The Debug Flags and Index may be cleared, thus initiating a Full Debug scan on the first instruction after Debug is enabled.

Enabling Debug

The Debug operation may be enabled by any one of the four following actions:

- Exchange to a C180 process where traps are enabled and UMR56 is set.
- Return (Op. 04) to a C180 process where the return operation enables traps and UMR56 is set in the user mask register being loaded.
- Set UMR56 via Copy to State Register instruction when Traps are enabled. The Debug Flags and Index must be zero prior to execution of the Copy to State instruction or the initial Debug Scan following the Copy to State instruction will be undefined.
- Enable Traps via Copy to State Register instruction when UMR56 is set. The Debug Flags and Index must be zero prior to execution of the Copy to State instruction or the initial Debug Scan following the Copy to State instruction will be undefined.

## 2.8 Program Interruptions

Numerous conditions may occur that represent program anomalies or other special circumstances so important that the currently executing procedure shall be interrupted and another procedure initiated. As these various interrupt conditions are detected throughout the system, they shall be recorded in or masked by the following four registers:

- Monitor Condition Register {MCR}
  - Monitor Mask Register {MM}
  - User Condition Register {UCR}
  - User Mask Register {UM}
- } 16 bits each

Bits in the Monitor or User Condition Register shall be altered as follows:

- The processor shall set bits to indicate that a particular condition has occurred within the processor or to indicate that the processor has been informed of an event which occurred external to itself.
- Execution of the "Branch and alter Condition Register" instruction may alter bits.
- A Trap Interrupt Operation will clear any bits for which the associated mask bit is set.
- The IOU may alter bits in the MCR or UCR via the Maint. Channel.
- The contents of the MCR or UCR may be altered when held in the Exchange Package in central memory.

Bits in the Monitor or User Mask Register may be altered as follows:

- Execution of a "Copy from Xk per {Xj}" instruction which writes into the MM or UM.
- The contents of the MM or UM may be altered when held in the Exchange Package in central memory.
- The IOU may alter bits in the MM or UM via the Maintenance Channel.

Bits 0 through 6 of the User Mask Register are permanently set and any attempt to clear these bits will be ignored.



BIT NUMBER AND DEFINITION	ASSOCIATED MONITOR MASK REGISTER BIT SET				MASK BIT CLEAR
	TRAP ENABLED		TRAP DISABLED		TRAP ENABLED OR DISABLED
	CYBER 180 JOB MODE	CYBER 180 MONITOR MODE	CYBER 180 JOB MODE	CYBER 180 MONITOR MODE	
46 Detected Uncorrectable Error	EXCH	TRAP	EXCH	HALT	HALT
49 Not Assigned	EXCH	TRAP	EXCH	HALT	HALT
50 Short Warning	EXCH	TRAP	EXCH	STACK	STACK
51 Instruction Specification Error	EXCH	TRAP	EXCH	HALT	HALT
52 Address Specification Error	EXCH	TRAP	EXCH	HALT	HALT
53 C17D Exchange Request	EXCH	TRAP	EXCH	STACK	STACK
54 Access Violation	EXCH	TRAP	EXCH	HALT	HALT
55 Environment Specification Error	EXCH	TRAP	EXCH	HALT	HALT
56 External Interrupt	EXCH	TRAP	EXCH	STACK	STACK
57 Page Table Search Without Find	EXCH	TRAP	EXCH	HALT	HALT
58 System Call	Status	This bit is a flag only & does not cause any hardware action			
59 System Interval Timer	EXCH	TRAP	EXCH	STACK	STACK
60 Invalid Segment/Ring Number Zero	EXCH	TRAP	EXCH	HALT	HALT
61 Outward Call/Inward Return	EXCH	TRAP	EXCH	HALT	HALT
62 Soft Error	EXCH	TRAP	EXCH	STACK	STACK
63 Trap Exception	Status	This bit is a flag only & does not cause any hardware action			

Table 2.8-1 Monitor Condition Register

Tables 2.8-1 and 2.8-2 define the action to be taken when a specific bit is set in one of the two Condition Registers. The action to be taken is a function of the following parameters:

- CY180 Job or Monitor Mode {2.5.1.1}
- Mask Bit Set/Clear - This refers to the state of the mask bit associated with the specific condition bit. {2.8.2 and 2.8.4}
- Trap Enabled means  
The Trap Enable flip flop is set  
"AND"  
The Trap Enable Delay flip flop is clear.  
{See 2.5.2.20}
- Trap Disabled means  
The Trap Enable flip flop is clear  
"OR"  
The Trap Enable Delay flip flop is set.  
{See 2.5.2.20}

BIT NUMBER AND DEFINITION	ASSOCIATED USER MASK REGISTER BIT SET				MASK BIT CLEAR
	TRAP ENABLED		TRAP DISABLED		TRAP ENABLED OR DISABLED
	CYBER 180 JOB MODE	CYBER 180 MONITOR MODE	CYBER 180 JOB MODE	CYBER 180 MONITOR MODE	
48 Privileged Instruction Fault	TRAP	TRAP	EXCH	HALT	↑ These Mask Bits are Permanently Set ↓
49 Unimplemented Instruction	TRAP	TRAP	EXCH	HALT	
50 Free Flag	TRAP	TRAP	STACK	STACK	
51 Process Interval Timer	TRAP	TRAP	STACK	STACK	
52 Inter-ring Pop	TRAP	TRAP	EXCH	HALT	
53 Critical Frame Flag	TRAP	TRAP	EXCH	HALT	↓ STACK
54 Keypoint	TRAP	TRAP	STACK	STACK	
55 Divide Fault	TRAP	TRAP	STACK	STACK	STACK
56 Debug	TRAP	TRAP	STACK	STACK	STACK
57 Arithmetic Overflow	TRAP	TRAP	STACK	STACK	STACK
58 Exponent Overflow	TRAP	TRAP	STACK	STACK	STACK
59 Exponent Underflow	TRAP	TRAP	STACK	STACK	STACK
60 F.P. Loss of Significance	TRAP	TRAP	STACK	STACK	STACK
61 F.P. Indefinite	TRAP	TRAP	STACK	STACK	STACK
62 Arithmetic Loss of Significance	TRAP	TRAP	STACK	STACK	STACK
63 Invalid BDP Data	TRAP	TRAP	STACK	STACK	STACK

Table 2.8-2 User Condition Register

Tables 2.8-1 and 2.8-2 specify one of the following actions as a result of a specific bit set and the above parameters:

- Exchange {EXCH} - An exchange interrupt to C180 Monitor Mode shall be performed as specified in 2.8.5.1.
- Trap - A trap interrupt shall be performed as specified in 2.8.6.
- Halt - The processor shall stop execution. Bit 60 of the Processor Status Summary Register {2.5.1.13} will reflect this condition.
- Stack - The processor shall not interrupt but shall instead continue execution of the current instruction sequence. As the hardware continues examination of the condition register, this condition may cause a Trap or Exchange interrupt later if the environment changes appropriately.
- Status - This serves to record the occurrence of the specified event but does not directly cause any hardware action to be taken.

There are four types or groups of condition bits as defined in Table 2.8-3. This grouping is a function of the characteristics of the event detected. The PVA contained in the P Register at the time the interrupt occurs (and subsequently stored into the Stack Frame Save Area on Trap Interrupts and into the Exchange Package on Exchange Interrupts) is also a characteristic of this grouping. The specific PVA to be stored is described in general below and is specified in detail as part of the description for each Condition bit. Also see 2.8.7 and 2.8.8.

Group 1 - This condition results from an uncorrectable hardware malfunction. The detection of this condition (detection = setting a bit in MCR/UCR and taking appropriate action per Table 2.8-1 or 2.8-2) may occur at any time. The PVA in P is undefined except as described in 2.5.2.5.

Group 2a\* - The hardware generated bits in group 2a (all except Free Flag) occur asynchronously to instruction execution. These shall be detected between instruction executions or trap executions or exchange operations. The PVA in P shall point to the instruction which would have been executed if the interrupt had not occurred. The Free Flag is not set implicitly by hardware.

Group 2b\* - These conditions are instruction generated and shall be detected after completion of the instruction. The PVA in P shall point to the instruction which would have been executed if the interrupt had not occurred.

\* In the definitions for these events the words: "The PVA contained in P at the time an interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred", are intended to mean that on executing an EXCHANGE or RETURN to the interrupted procedure, on completion of the interrupt handling processing will continue at the PVA stored in the exchange package or stack frame save area as if the interrupt had not taken place. For example, if the System Interval Timer decrements to zero during the execution of a logical product instruction, then the execution of that instruction would complete, and then the program would be interrupted. The PVA in P at the time of the interrupt would point at the instruction following the logical product instruction.

Group 3 - These conditions are instruction generated and cause the execution of the instruction to be inhibited. The PVA in P at the time an interrupt occurs points to the instruction which caused the event.

#### Multiple Group 3 Exceptions -

- a. When an instruction contains one or more group 3 MCR exceptions, no group 3 UCR exceptions may be recorded in the UCR.
- b. When multiple group 3 MCR exceptions are present in an instruction, any one, several or all must be recorded, but no group 3 UCR exceptions shall be recorded. When an instruction contains multiple faults which together give rise to both an Instruction Specification Error and one or more other group 3 MCR exceptions, any one, several or all of the faults are recorded without preference to the fault causing the Instruction Spec Error. If that particular fault is recorded, however, it is recorded by the Instruction Specification Error, either alone or in any combination with the other exception conditions resulting from that fault. This is also true when an instruction contains a single fault which by itself gives rise to both an Instruction Specification Error and one or more other group 3 MCR exceptions.
- c. The BDP instructions are the only instructions that can record more than one group 3 UCR exception other than multiples occurring with debug. The four exception conditions associated with BDP instructions are listed below:
  - UCR63 Invalid BDP Data
  - UCR57 Arithmetic Overflow
  - UCR62 Arithmetic Loss of Significance
  - UCR55 Divide Fault


Of these four, the last three are mutually exclusive. Invalid BDP Data and Divide Fault are not recorded together (see 2.3.3). However, Invalid BDP Data may occur with either Arithmetic Overflow or Arithmetic Loss of Significance. In these two cases, Invalid BDP Data must be recorded (in the absence of group 3 MCR exceptions as defined above), and the other exceptions may be recorded.

The action to be taken in the event of multiple condition bits being set is described in 2.8.7.

Appendix D is a list of instructions in Op. Code sequence indicating the interrupt conditions that may occur during the execution of each instruction.


The detection and subsequent interrupts associated with the exception conditions described above may be illustrated as follows:

Instructions




1. Interrupt due to group 3 condition generated by this instruction or due to the detection of a group 2A\* condition
2. Interrupt due to group 2B condition generated by this instruction or due to the detection of a group 2A\* condition.

Exchange Operation (including Op.02)



3. Interrupt due to fetch of the 02 instruction or due to a group 2A\* condition
4. Interrupt due to Environment Specification Error (group 2B) generated by this operation or due to any bit set in the new UCR/MCR or due to the detection of a group 2A\* condition

Trap Operation




5. Interrupts due to group 3 conditions generated by the attempted trap operation or due to the detection of a group 2A\* condition
6. Interrupts due to the detection of a group 2A\* condition

\*Note that the above six points are where a group 2A condition may be detected. The requirement for group 2A is that a processor shall detect group 2A conditions between any two instruction executions and/or exchange operations and/or trap operations.

The following sequence of events could be illustrated as shown below:

- A. Exchange instruction in Monitor Mode initiates exchange to Job Mode.
- B. Execute two instructions in Job Mode.
- C. The second instruction generates a Group 2B condition causing a Trap.
- D. The Trap operation encounters a Group 3 condition causing an Exchange.
- E. Attempt an instruction in Monitor Mode which generates a Group 3 condition causing a Trap.



- F. Note that asynchronous conditions would be detected at the indicated intervals.

Refer to the following paragraphs for additional detail {2.6.1.2, 2.7.2, 2.8.5, 2.8.6, 2.8.7, and 2.8.8}.

#### 2.8.1 Monitor Condition Register

The Monitor Condition Register {MCR} shall contain 16 bits as defined in Table 2.8-1 and the following subparagraphs.

##### 2.8.1.1 Detected Uncorrectable Error {MCR48}

The Detected Uncorrectable Error {DUE} bit in the Monitor Condition Register, if set, shall indicate that a uncorrectable error condition has been detected within the processor or on a memory reference initiated by the processor.

These shall include but not be limited to the following malfunctions:

- . Parity error{f} on transmissions to central memory from this processor.
- . Non-correctable central memory data parity errors {SEC/DED} on central memory accesses from this processor.
- . A Bounds Register fault caused by a write operation from this processor.
- . Errors detected by an attached ECS Coupler which would not cause a half exit from an ECS instruction. These errors are signaled by the Error End of Operation signal from the ECS coupler {7.13}.
- . Parity error{f} on transmission from central memory to this processor.
- . Other model-dependent conditions as specified in the processor model-dependent specification.

The PVA contained in P at the time a Detected Uncorrectable Error interrupt occurs is not necessarily the address of the instruction which initiated the activity that resulted in the malfunction.

##### 2.8.1.2 Not Assigned {MCR49}

This bit is not set implicitly by any condition but may be set/cleared explicitly by Exchange or Branch on Condition Register as any other condition register bit. When set explicitly, this bit causes program interruptions in a manner identical to bit 48 of the MCR.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-201

Systems Development  
Architectural Design and Control

PRIORITY GROUP	CONDITION BIT	COND. REG.	TRAP DISABLED MON.MODE	TYPE (2.8.9)	BIT MAY OCCUR C170 STATE	C180 STATE	1. GROUP CHARACTERISTICS 2. WHEN A PROGRAM INTERRUPTION IS TAKEN, THE PVA IN P POINTS TO ...
1	Detected Uncorrectable Error	MCR48	Halt	MON	X	X	1. Malfunction 2. ... an instruction as defined in paragraph 2.8.1.1.
2A	Short Warning System Interval Timer Soft Error External Interrupt Free Flag Process Interval Timer C170 Exchange Request	MCR50 MCR59 MCR62 MCR56 UCR50 UCR51 MCR53	Stack Stack Stack Stack Stack Stack Stack	SYS SYS SYS SYS USER USER SYS	X X X X X X X	X X X X X X X	1. Examined between instruction executions because the event is not generated because of instruction execution. 2. ... the instruction which would have been executed if interrupt had not occurred.
2B	System Call Keypoint Exponent Overflow Exponent Underflow FP Loss of Significance Invalid Segment/ RN=0 Environment Spec. Error	MCR58 UCR54 UCR58 UCR59 UCR60 MCR60* MCR55*	N/A Stack Stack Stack Stack Halt Halt	STATUS USER USER USER USER MON MON		X X X X X X X	1. Examined between instruction executions; the event is generated by the specific instruction. 2. ... the instruction following the instruction execution during which the specific event occurred.
3	Instruction Spec. Error Environment Spec. Error Outward Call/Inward Return Trap Exception Invalid Segment/ RN=0 Access Violation Address Spec. Error Page Table Search wo/Find Privileged Inst. Fault Unimplemented Instruction Inter-ring Pop Critical Frame Flag Debug FP Indefinite Invalid BDP Data Arithmetic Loss of Signif. Arithmetic Overflow Divide Fault	MCR51 MCR55* MCR61 MCR62 MCR60* MCR54 MCR52 MCR57 UCR48 UCR49 UCR52 UCR53 UCR56 UCR61 UCR63 UCR62 UCR57 UCR55	Halt Halt Halt N/A Halt Halt Halt Halt Halt Halt Halt Halt N/A Stack Stack Stack Stack Stack Stack Stack	MON MON MON STATUS MON MON MON MON MON MON MON MON USER USER USER USER USER USER	X X X X X X X X X X X X X X X X X X	X X X X X X X X X X X X X X X X X	1. Pretested before instruction execution; the event is generated by the specific instruction. 2. ...the instruction which caused the event to occur.  (See paragraph 2.8.7)

\* The following conditions are interpreted as either Priority 2B or Priority 3 for the instructions noted below:

Condition Register and Bit	Priority Group 2B	Priority Group 3
MCR60	For Invalid Segment: never For RN=0: Load A, Return, or Pop instruction	For Invalid Segment: all instructions For RN=0: never
MCR55	Exchange Operation	Call, Return, Pop, and all vector insts.

Table 2.8-3 Condition Registers, Bit Grouping

#### 2.8.1.3 Short Warning {MCR50}

The Short Warning bit in the Monitor Condition Register shall set as long as a short warning type of environmental failure is present anywhere within the system associated with this processor (see paragraph 8.3.1.1). This bit shall set in both processors on dual processor mainframes.

This bit shall clear on any of the clear actions listed in the introductory paragraphs to section 2.8 that occur after the environmental parameter has returned to the normal range.

The PVA contained in P at the time a Short Warning interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

#### 2.8.1.4 Instruction Specification Error {MCR51}

The Instruction Specification Error bit in the Monitor Condition Register, if set, shall indicate that one of the following errors has occurred.

- a. Length Specification errors as described in paragraph 2.2.9 and subparagraphs 2.3.2.1.3 and 2.12.1.2.
- b. Type Specification errors as described in paragraph 2.3.3 as well as all type combinations, other than those defined as valid, for the instructions described in each subparagraph of paragraphs 2.3.4 through 2.3.6.
- c. Instruction Specification errors as described for the Calculate Subscript instruction in paragraph 2.3.5.
- d. Execution of a Program Error instruction as described in subparagraph 2.6.1.1.
- e. Execution of a Monitor Mode operation when the processor is not in Monitor mode. See 2.6.4 and 2.6.5.
- f. Execution of a Call instruction where Ar {bit positions 5b through 5f of XD right} is less than 2. See 2.6.1.2 and 2.6.1.3.

The PVA contained in P at the time an Instruction Specification Error interrupt occurs shall point to the instruction with the faulty instruction specification.

#### 2.8.1.5 Address Specification Error {MCR52}

The Address Specification Error bit in the Monitor Condition Register, if set, shall indicate that an attempt was made to use an improper address. Improper addresses shall include:

- a. The address modulus defined for specified instructions or specified registers is not met. See 2.1.3.4, 2.2.1.2, 2.2.1.7, 2.2.3.6, 2.3.5, 2.6.1.2 through 2.6.1.5, 2.6.1.8, and 2.12.1.1.
- b. Other address bit(s) defined as zero(s) for specified instructions or specified registers are not zero(s). See 2.1.5, 2.6.1.10, 2.6.2.1, 2.6.5.3, and 3.2.1.3.

The PVA contained in P at the time an Address Specification Error interrupt occurs shall point to the instruction with the faulty address specification.

#### 2.8.1.6 CYBER 170 Exchange Request {MCR53}

The C170 Exchange Request bit in the Monitor Condition Register shall set whenever a C170 Exchange Request is received from the IOU. (This bit sets in either C180 or C170 State.) This bit is cleared whenever an Exchange Accept is transmitted to the IOU for on any of the clear actions listed in the introductory paragraphs to section 2.8.

The C170 Exchange Request initiates one of the C170 Exchange operations as defined in paragraph 7.12.

Bit 53 shall cause the actions as shown in Table 2.8-1, but shall not directly cause a C170 Exchange, for example, when set by a Branch on Condition Register instruction. It is a flag to the software that a certain hardware condition has occurred.

The PVA in P at the time the exchange request interrupt occurs shall point to the instruction which would have been executed had the interrupt not occurred.

#### 2.8.1.7 Access Violation {MCR54}

The Access Violation bit in the Monitor Condition Register, if set, shall indicate that the requested memory access was blocked because it did not have the required access permission. See section 3.6 of this specification for details. Access violations shall be detected for the following central memory access situations.

- a. Read central memory when read access is not granted or read is not within read ring limits.
- b. Write central memory when write access is not granted or write is not within write ring limits.
- c. Attempt to execute when execute access is not granted or execute is not within execute ring limits.
- d. Call via a code base pointer which is not in a binding section segment. See 2.6.1.2.
- e. Call from a process beyond the call ring limit. See 2.6.1.2.
- f. Key/lock violations. See section 3.6.3.2 for the definition of key/lock violations.

Also note the requirements in paragraphs 2.2.1.4, 2.2.3.6, 2.6.1.10, 2.6.2.1, and 2.6.5.3. The PVA contained at P at the time an Access Violation interrupt occurs shall point to the instruction which made the central memory access which attempted to violate the access protection mechanism.

#### 2.8.1.8 Environment Specification Error {MCR55}

The Environment Specification Error bit in the Monitor Condition Register, if set, shall indicate that an error was detected in the Environment as described below.

- The PVA contained in P at the time an environment error interrupt occurs shall point to the instruction which caused the Environment Specification Error when:
  - a. A mismatch between VMCL and the VMID obtained from the Code Base Pointer {2.5.5.1} on a CALL instruction {Op. B5}.
  - b. A mismatch between VMCL and the VMID obtained from the Stack Frame Save Area {2.5.4} on a RETURN instruction {Op. 04}.
  - c. Initial A2 {Previous Save Area Pointer} not equal to A0 {Dynamic Space Pointer} in the Stack Frame Save Area on a RETURN {Op. 04} or POP {Op. 06} instruction.
  - d. The value of the field designating the last A register to be loaded, as contained in the Previous Stack Frame Descriptor, is less than 2 on a RETURN instruction {Op. 04}.
  - e. Execution of a vector instruction was attempted with a page size less than 4096 bytes or with RMA bit 33 set {thus directing reference to shared memory} on a processor with the vector option installed.

- The PVA contained in P at the time an environment error interrupt occurs shall point to the instruction which would have been executed had the interrupt not occurred when:
  - a. A mismatch between VMCL and the VMID obtained from the Exchange Package on a Monitor to Job or Job to Monitor. {P points to the first instruction that would have been executed following the Exchange.}
- The PVA contained in P at the time an environment specification error interrupt occurs shall point to the instruction as defined under the condition causing the TRAP operation when:
  - a. A mismatch between VMCL and the VMID obtained from the Code Base Pointer {2.5.5.1, 2.8.6} on a Trap operation.
  - b. External Procedure Flag not set in the Code Base Pointer when executing a Trap operation.

#### 2.8.1.9 External Interrupt {MCR56}

The External Interrupt bit in the Monitor Condition Register, if set, shall indicate the receipt of an interrupt from a processor. {The recipient processor may read a message in central memory to determine who the calling processor is and the purpose of the external interrupt.}

The PVA contained in P at the time an External Interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

#### 2.8.1.10 Page Table Search Without Find {MCR57}

The Page Table Search Without Find bit in the Monitor Condition Register, if set, shall indicate that the requested page table entry was not found during the linear search of the page table which begins at the "hashed" entry address and ends a maximum of 32 entries later. Thus, the system virtual address could not be mapped into a real memory address. See 2.1.3.4, 2.2.3.6, 2.6.1.1, 2.6.1.10, 2.6.2.1, 2.6.5.3 and 3.5.2.

The PVA associated with P for a Page Table Search Without Find interrupt shall point to the instruction which attempted the central memory access which resulted in the Page Table Search Without Find condition.

#### 2.8.1.11 System Call {MCR58}

The System Call bit in the Monitor Condition Register, if set, shall indicate that a process has executed an Exchange instruction {Op. 02} which caused an exchange interrupt from job process state to monitor process state. This bit shall not be set by an Exchange instruction going from monitor process state to job process state. See 2.6.1.4.

The PVA associated with P for a System Call interrupt shall point to the instruction which would have been executed if the interrupt had not occurred; i.e., The PVA of the instruction immediately following the Exchange instruction.

#### 2.8.1.12 System Interval Timer {MCR59}

The System Interval Timer bit in the Monitor Condition Register, if set, shall indicate that the System Interval Timer has decremented to a count equal to zero. See 2.5.3.2.

The PVA contained in P at the time a System Interval Timer interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

#### 2.8.1.13 Invalid Segment/Ring Number Zero {MCR60}

The Invalid Segment/Ring Number Zero bit in the Monitor Condition Register, if set, shall indicate that an error was detected as described below.

##### Invalid Segment

- The PVA in P when the interrupt occurs shall point to the instruction which attempted the Central Memory access when:

A PVA could not be translated into a Real Memory Address because the Segment Table Length was exceeded or because the Segment Descriptor was invalid {3.3}. Exceptions are noted in 2.6.2.1 and 2.6.5.3.

##### Ring Number Zero

- The PVA in P for these five instructions when the interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred when:

An A register was loaded with a PVA whose RN=0 via a Load A {2.2.1.6}, a Return {2.6.1.4}, a Pop {2.6.1.5}, a Load A {2.2.1.6} or a Load Multiple {2.2.1.7}.

#### 2.8.1.14 Outward Call/Inward Return {MCR61}

The Outward Call/Inward Return bit in the Monitor Condition Register, if set, shall indicate that an outward call or an inward return has been attempted by the processor. An outward call shall have been attempted if the call instruction attempts a call to a procedure with a ring number larger than the ring number of the procedure which contains the call instruction. An inward return shall have been attempted if the return instruction attempts a return to a procedure with a ring number smaller than the ring number of the procedure which contains the return instruction. See 2.6.1.2 and 2.6.1.4.

The PVA in P when an Outward Call/Inward Return interrupt occurs shall point to the instruction which attempted the outward call or inward return.

#### 2.8.1.15 Soft {or Corrected} Error {MCR62}

The Soft Error bit in the Monitor Condition Register, if set, shall indicate that the hardware has detected and corrected a hardware malfunction as described below:

- a. A reference to central memory from this processor results in either a WRITE CORRECTED ERROR or a READ CORRECTED ERROR response from central memory {4.2.2}. Specific information about the corrected error is contained in the central memory Corrected Error Log {4.5.1.6}.
- b. A Corrected Error signal is received from the ECS Coupler during the execution of a CY170 ECS instruction {7.2.3, 7.13.3}.
- c. The hardware detection and correction of an error caused by a hardware malfunction within the processor shall also set the Soft Error bit. See the appropriate processor model-dependent specification for details. This includes the successful retry of instructions.

The PVA contained in P at the time a Soft Error interrupt occurs shall point to the instruction which would have been executed if the interrupt had not occurred.

#### 2.8.1.16 Trap Exception {MCR63}

The Trap Exception bit in the Monitor Condition Register, if set, shall indicate that a fault was detected during the trap interrupt operation. The fault detected shall be indicated by setting the appropriate bit in the Monitor Condition Register. Thus at least one other Monitor Condition Register bit shall be set whenever the trap exception bit is set.

The PVA contained in P at the time a Trap Exception interrupt occurs shall be the PVA which would have been stored in the stack frame save area, word zero, had the trap completed without any exceptions.



#### 2.8.2 Monitor Mask Register

The Monitor Mask Register {MM} shall contain 16 bits, each of which is the mask bit for its respective bit {48-63} of the MCR.

#### 2.8.3 User Condition Register

The User Condition Register {UCR} shall contain 16 bits as defined in Table 2.8-2 and the following subparagraphs.

##### 2.8.3.1 Privileged Instruction Fault {UCR48}

The Privileged Instruction Fault bit in the User Condition Register, if set, shall indicate that one of the following faults has occurred.

- a. An attempt was made to execute a local privileged instruction in other than local privileged executable mode or in global privileged executable mode. See 2.6.2.
- b. An attempt was made to execute a global privileged instruction in other than global privileged executable mode. See 2.6.3.
- c. An attempt was made to execute a CYBER 170 017 instruction {see 7.3.2}.

The PVA associated with P shall point to the instruction which caused the Privileged Instruction Fault interrupt to occur.

##### 2.8.3.2 Unimplemented Instruction {UCR49}

The unimplemented instruction bit in the User Condition Register, if set, shall indicate that an instruction operation code which is not implemented in a particular processor model has attempted execution in that processor model. The implementation of this bit is processor model-dependent and shall be fully specified in the appropriate processor model-dependent specifications.

The AL70 Op. Codes 464, 465, 466 and 467, the Compare/Move instructions described in paragraph 7.3.1, shall cause this bit to be set.

The PVA associated with P shall point to the Unimplemented Instruction which caused the interrupt to occur.

##### 2.8.3.3 Free Flag {UCR50}

The Free Flag bit in the User Condition Register, if set, shall indicate that this process shall take immediate note of a situation which occurred when this process was not in active execution.

A process' free flag shall normally be set in the process' exchange package when the exchange package is in central memory. In this way, a system process shall gain the object process' immediate attention the next time the object process begins active execution.

The PVA associated with P shall point to the instruction which would have been executed if the Free Flag interrupt had not occurred.

##### 2.8.3.4 Process Interval Timer {UCR51}

The Process Interval Timer bit in the User Condition Register, if set, shall indicate that the Process Interval Timer has decremented to zero. See 2.5.3.1.

The PVA associated with P shall point to the instruction which would have executed if the Process Interval Timer interrupt had not occurred.

##### 2.8.3.5 Inter-ring Pop {UCR52}

The Inter-ring Pop bit in the User Condition Register, if set, shall indicate that an attempt was made to "pop" a stack frame in one ring with a Pop instruction {reference number 118} executing in a different ring. See 2.6.1.5.

The PVA associated with P shall point to the Pop instruction which attempted the inter-ring pop.

##### 2.8.3.6 Critical Frame Flag {UCR53}

The Critical Frame Flag bit in the User Condition Register, if set, shall indicate that an attempt was made to "pop", or "return" from, a critical stack frame. See 2.5.2.5, 2.6.1.4, 2.6.1.5, and 2.8.10.

The PVA associated with P shall point to the Return instruction or the Pop instruction which attempted to "pop" or "return" from, a critical stack frame.

2.8.3.7 Keypoint (UCR54)

The Keypoint bit in the User Condition Register, if set, shall indicate that a selected keypoint instruction has been executed as specified in 2.6.1.7.

The PVA associated with P shall point to the next instruction which would have been executed if the keypoint interrupt had not occurred.

2.8.3.8 Divide Fault (UCR55)

For the definition of this condition, see the instruction descriptions in subparagraphs 2.2.2.4, 2.2.2.8, 2.3.3, 2.4.3.3 and 2.4.3.6.

When Divide Fault occurs during the execution of a nonvector instruction, the PVA associated with P shall point to the instruction which caused the divide fault to occur.

When Divide Fault occurs during the execution of a vector instruction, the PVA associated with P shall point to the instruction which caused the Divide Fault condition to occur, unless there is another interrupt condition which dictates that the PVA associated with P shall point to the instruction following the one which yielded the divide fault. In this case, the PVA associated with P shall point to the instruction following the one which yielded the divide fault.

2.8.3.9 Debug (UCR56)

For the definition of this condition, see the debug description in section 2.7.2. The debug operation shall not set this bit unless Traps are enabled and the mask bit is set.

The PVA associated with P shall point to the instruction which caused the Debug interrupt to occur. (For the purposes of this definition an instruction fetch shall be considered part of the execution of that instruction and a branch taken shall be considered part of the execution of the branch instruction).

2.8.3.10 Arithmetic Overflow (UCR57)

For the definition of this condition, see the instruction descriptions in subparagraphs 2.2.2.1 through 2.2.2.8, 2.3.3.1, and 2.3.6.3.

When Arithmetic Overflow occurs during the execution of a non-vector instruction, the PVA associated with P shall point to the instruction which caused the Arithmetic Overflow to occur.

When Arithmetic Overflow occurs during the execution of a vector instruction, the PVA associated with P shall point to the instruction which caused the Arithmetic Overflow condition to occur, unless there is another interrupt condition which dictates that the PVA associated with P shall point to the instruction following the one which yielded the arithmetic overflow. In this case, the PVA associated with P shall point to the instruction following the one which yielded the arithmetic overflow.

2.8.3.11 Exponent Overflow (UCR58)

For the definition of this condition, see the descriptions in subparagraphs 2.4.3.1 through 2.4.3.6.

The PVA associated with P shall point to the instruction which would have been executed if the Exponent Overflow trap interrupt had not occurred, that is, the instruction following the one which yielded the exponent overflow condition.

2.8.3.12 Exponent Underflow (UCR59)

For the definition of this condition, see the descriptions in subparagraphs 2.4.3.1 through 2.4.3.6.

The PVA associated with P shall point to the instruction which would have been executed if the Exponent Underflow trap interrupt had not occurred, that is, the instruction following the one which yielded the exponent underflow condition.

2.8.3.13 Floating Point Loss of Significance (UCR60)

For the definition of this condition see subparagraphs  
2.4.3.1 and 2.4.3.4.

The PVA associated with P shall point to the instruction  
which would have been executed if the Floating Point Loss  
of Significance trap interrupt had not occurred, that is,  
the instruction following the one which yielded the floating  
point loss of significance condition.

2.8.3.14 Floating Point Indefinite (UCR61)

For the definition of this condition see subparagraphs 2.4.3.1  
through 2.4.3.6.

When Floating Point Indefinite occurs during the execution  
of a nonvector instruction, the PVA associated with P shall  
point to the instruction which caused the Floating Point  
indefinite to occur. (Also see 2.8.7 and 2.8.8).

When Floating Point indefinite occurs during the execution  
of a vector instruction, the PVA associated with P shall  
point to the instruction which caused the Floating Point  
Indefinite condition to occur, unless there is another  
interrupt condition which dictates that the PVA associated  
with P shall point to the instruction following the one  
which yielded the Floating Point Indefinite. In this  
case, the PVA associated with P shall point to instruction  
following the one which yielded the Floating Point Indefinite.

#### 2.8.3.15 Arithmetic Loss of Significance (UCR62)

For the definition of this condition, see paragraph 2.3.3, and subparagraphs 2.3.3.2, 2.3.3.3, 2.3.6.1 and 2.4.2.2.

When Arithmetic Loss of Significance occurs during the execution of a nonvector instruction the PVA associated with P shall point to the instruction which caused the Arithmetic Loss of Significance to occur. (Also see 2.8.7 and 2.8.8.)

When Arithmetic Loss of Significance occurs during the execution of a vector instruction, the PVA associated with P shall point to the instruction which caused the Arithmetic Loss of Significance condition to occur, unless there is another interrupt condition which dictates that the PVA associated with P shall point to the instruction following the one which yielded the Arithmetic Loss of Significance. In this case, the PVA associated with P shall point to the instruction following the one which yielded the Arithmetic Loss of Significance.

#### 2.8.3.16 Invalid BDP Data (UCR63)

For the definition of the condition see paragraphs 2.3.3 and 2.3.5 as well as subparagraphs 2.3.4.5, and 2.3.6.1 through 2.3.6.3.

The PVA associated with P shall point to the instruction which caused the invalid BDP condition. (Also see 2.8.7 and 2.8.8.)

#### 2.8.4 User Mask Register

The User Mask Register (UM) shall contain 16 bits, each of which is the mask bit for its respective bit (48-63) of the UCR. Bits 48 through 54 are permanently set and any attempt to clear these bits shall be ignored.

#### 2.8.5 Exchange Operation and Interrupts

Exchange operations are those in which a processor changes either from the job process state to the monitor process state or vice versa. Exchange interrupts specified in Tables 2.8-1 and 2.8-2 shall cause an Exchange operation only from C180 job process state to C180 monitor process state as reflected in Tables 2.8-1 and 2.8-2.

The exchange package (see Figure 2.5-2) shall be contained in central memory at separate locations for each process. The exchange package shall be used to establish the environment for each process when the process is activated. An exchange operation shall deactivate one process and activate a second process.

The exchange operation shall consist of moving the environment for the current process state into its central memory locations and establishing the environment for the next process state by moving it from its central memory locations. The only exception condition generated by the execution of an Exchange operation is an Environment Spec Error as described in 2.5.6. The Exchange is allowed to complete, the Environment Spec Error is recorded in the Monitor Condition Register, and then the Monitor and User Condition Registers are examined before instruction execution.

Upon completion of an exchange operation, any model-dependent instruction stacks (buffers) shall be cleared. The initial fetching of each instruction following an exchange operation shall be from central memory or from the cache buffer. Cache shall be bypassed when executing processor exchange operations. Information in cache shall be addressed by the System Virtual Address (SVA) and shall not be purged as the result of an exchange operation.

At the completion of the Exchange operation, bits may be set in UCR and/or MCR for only the following reasons:

1. Bits set in UCR/MCR as contained in the Exchange Package as loaded from central memory.
2. Environment Spec Error set because the VMID in the loaded Exchange Package does not match VMCL.
3. Group 1 or 2A bit set due to the occurrence of asynchronous event.

The number of items in the exchange package held in registers when a state is active shall be processor model dependent and shall be fully specified in the processor model dependent specifications.

The PVA stored in the P Register portion of the Exchange Package, for each condition that can cause an exchange interrupt, is defined in each Condition Register bit definition (see 2.8.1 and 2.8.3). The same definition for the PVA stored shall apply to a trap interrupt, except that P shall be stored in the Current Stack Frame Save Area, Word 0. (Also see 2.8.7, 2.8.8)

#### 2.8.5.1 Job Process to Monitor Process Exchange

The hardware shall perform the following steps when doing a job process to monitor process exchange, {see 2.6.1.6}.

- a. Store the current job process state exchange package in central memory beginning at the address contained in the job process state pointer register.
- b. Disable Exchange interrupts.
- c. Load the monitor process state exchange package from central memory, beginning at the address contained in the monitor state pointer register, into the processor environment registers. {See 2.5.6 for virtual machine support}

Exchange interrupt conditions which occur in the monitor process state while traps are enabled shall be trapped.

Exchange interrupt conditions which occur in the monitor process state while traps are disabled shall be held until traps are enabled, in which case, a trap shall be taken. For those cases in which continued processor execution is impossible or likely to destroy information, the processor shall halt and set bit 60 of the Processor Status Summary Register.

An exchange to C17D Monitor Mode will always have one or more bits set in the MCR and/or UCR stored in the exchange package at job process state except for the following two events which need not leave any bits set in MCR and/or UCR:

- The conversion of a C17D Halt into a C17D Exchange as described in para. 7.6.1.
- A half exchange initiated via MAC as described in 6.1.2.3.

See Tables 2.8-1 and 2.8-2 for the definition of how the conditions are handled under various circumstances.

#### 2.8.5.2 Monitor Process to Job Process Exchange

The hardware shall perform the following steps when performing a monitor process to job process exchange, {See 2.6.1.6}.

- a. Store the monitor process state exchange package in central memory beginning at the address contained in the monitor process state pointer register.
- b. Enable exchange interrupts
- c. Load the job process state exchange package into the processor environment registers from central memory beginning at the address contained in the job process state pointer register.

Notes: The monitor process shall establish the next job process for execution by loading the job process state pointer register with the central memory location of the next job's exchange package. {See 2.5.6 for virtual machine support}

The hardware shall not allow any group 2A event to set a bit in the MCR/UCR {whose associated mask bit is set} at such a time that an exchange operation from Monitor Mode {with traps enabled} to Job Mode shall cause the bit in MCR/UCR to be stored as a part of the monitor exchange package. Either the trap must be taken in Monitor Mode or the setting of the MCR/UCR bit due to the asynchronous event shall be deferred to Job Mode.

## 2.8.6 Trap Interrupt Operation

Trap Interrupts shall be accomplished by simulating a Call Indirect instruction {Op. B5} to an external procedure and shall include virtual machine support as described in para. 2.5.6.

A Trap Frame shall be established in the manner described in subparagraph 2.5.4.1 of this specification. This Trap Frame shall be used to store the "environment" of the "trapped" procedure.

Code Base and Binding Section Pointers shall be obtained by using the PVA contained in the Trap Pointer Register in place of the "{Aj} plus B\*Q" as utilized by the explicit Call instruction, {described in subparagraph 2.6.1.2 of this specification}, which the Trap Interrupt shall simulate.

If an exception condition arises during the execution of a trap interrupt that trap shall be aborted and the following actions shall take place:

1. The Trap Exception bit shall be set in the MCR {2.8.1.16}.
2. The appropriate MCR/UCR bit shall be set for the exception condition that caused the Trap to abort.
3. The Exchange or Halt {as specified in Tables 2.8-1 & 2.8-2 with Traps considered disabled} shall be performed. In the case of an Exchange operation, the Trap Enable flip-flop remains set in the Exchange Package stored for the interrupted procedure.

The UCR/MCR as stored into memory on the Exchange will always contain at least three bits:

- o Bit or bits which initiated the Trap operation {MCR and/or UCR}  
AND
- o Trap Exception bit {MCR}  
AND
- o Bit or bits {MCR} which caused the Trap operation to abort.  
This shall include:
  - Address Spec Error, or
  - Address Violation, or
  - Invalid Segment/Ring Number Zero, or
  - Page Table Search without Find, or
  - Environment Spec Error.

Any of the asynchronous monitor or system conditions contained in group 1 or 2A may, but need not cause the Trap operation to abort {MCR48, 50, 53, 56, 59 or 62}.

If no exception conditions arise, the Trap operation shall disable traps {clear the Trap Enable flip-flop}. Traps may be re-enabled by software either by setting the Trap Enable flip-flop and the Trap Enable Delay flip-flop and issuing a Return instruction {Op. 04} as described in Para. 2.5.2.20, or by setting the Trap Enable flip-flop. Note that the Trap Enable flip-flop and the Trap Enable Delay flip-flop may be set simultaneously by a single copy instruction. See para. 2.6.5.2 of this specification.

The Call instruction shall be simulated by means of the sequence described in 2.6.1.2 with the following differences:

1. Omit step n.
2. Step d is accomplished as follows: The rounded Dynamic Space Pointer contained in Register AD, shall be increased by 264 {decimal} and the result shall be stored into the process Exchange Package as the Top of Stack pointer corresponding to the ring of execution of the "trapped" procedure.
3. Unless the Code Base Pointer's External Procedure Flag is equal to a one, an Environment Specification Error shall be detected and an Exchange Interrupt or a processor halt shall occur. {See Table 2.8-1}
4. Unless the Code Base Pointer's VMID=0, an Environment Specification Error shall be detected and either an Exchange Interrupt or a processor halt shall occur {see Table 2.8-1}.
5. The Monitor and User Condition registers are stored in the Save Area {see subparagraph 2.5.4.1}, after which each bit in these two registers is cleared where the associated mask bit is set.

When not executing a trap operation, all bits in the Condition Registers which are identified as trap interrupts shall cause a trap interrupt when set, under the circumstances described in Tables 2.8-1 and 2.8-2.

User processes shall have control over whether a user condition will cause a trap, via the User Mask Register. Bits in the User Mask Register when set shall permit corresponding User Condition bits to trap. Several of the User Mask Register bits shall be permanently set as specified in paragraph 2.8.4.

Trap Conditions which occur when traps are not enabled shall in some cases result in Exchange interrupts when in Job Mode and Processor halts when in Monitor Mode. Table 2.8-2 defines how each User Condition bit is treated under these circumstances.

The PVA stored in the P Register portion of the Current Stack Frame save area, for each condition that can cause a trap interrupt, is defined in each Condition Register bit definition in paragraphs 2.8.1 and 2.8.3.

## 2.8.7 Multiple Interrupts

When more than one bit is set in the MCR and/or UCR, the following priority shall be observed regarding the translation of those bits: {See Tables 2.8-1 and 2.8-2}.

1. HALT. If any of the bits call for a Halt, the processor shall perform a Halt operation regardless of which other bits may or may not be set.
2. EXCHANGE. If no bits call for a Halt, the processor shall perform an Exchange operation if any of the bits call for an Exchange.
3. TRAP. If no bits call for either a Halt or an Exchange, the processor shall perform a Trap operation if any of the bits call for a Trap.
4. STACK. If no bits call for either a Halt or an Exchange or a Trap, the processor shall perform a Stack operation {not an interrupt} if any of the bits call for a Stack.

With reference to the bit groupings shown in Table 2.8-3, the PVA as stored into the Exchange Package, or into the Stack Frame Save Area shall be determined as follows:

1. Whenever a group 1 condition occurs, P is undefined. See 2.8.1.1.
2. In the absence of group 1 conditions, P shall be as defined for the instruction generated interrupt, that is, for group 2b or 3 rather than for group 2a.

The execution of a scalar instruction cannot directly cause the recording of both group 2b and group 3 conditions because group 3 conditions are detected and the appropriate action is taken before execution, while group 2b conditions are recorded after instruction execution. {In certain circumstances, however, a scalar instruction may cause the detection of a group 2b condition which, in turn, causes an attempted Trap operation that does not complete due to its own group 3 exception condition. This particular sequence will create condition registers containing both group 2b and group 3 conditions, but only the group 2b conditions were generated directly by the instruction itself, and the PVA in P matches the definition for the group 2b conditions.}

The execution of a vector instruction can directly cause the recording of both group 2b and group 3 conditions. For this case, P shall be defined for group 2b. {See 2.12.1.6.}

Instruction generated condition bits {groups 2b and 3} shall be examined on an instruction by instruction basis. That is, no bits shall be set in the MCR and/or UCR by an instruction when there is a required program interruption due to bits set by a previous instruction. If multiple bits in groups 2b or 3 are loaded into MCR and/or UCR during an Exchange operation, the PVA in P shall be as specified in para. 2.8.8.

When instruction execution causes more than one of the exception condition bits associated with the UTP to be set, the address in the UTP shall correspond to whichever reported exception condition appears highest on the following priority list:

1. MCR60 - Invalid Segment/Ring Number Zero
2. MCR54 - Access Violation
3. MCR52 - Address Specification Error
4. MCR57 - Page Fault

Thus, the UTP will always contain the address associated with Invalid Segment when MCR60 is one of the multiple exceptions reported. In the absence of MCR60, the UTP will always contain the address associated with Access Violation when MCR54 is one of the multiple exceptions reported. Likewise, Address Spec. Error will have precedence over Page Fault. When multiple bits are set, only the highest priority bit is valid. All lower priority bits within this group of four are undefined and must be cleared by the software before reinitiating execution of the instruction.

#### 2.8.8 Enabling Interrupts

When a bit is set in a condition register by a "Branch on Condition Register" instruction (see paragraph 2.6.5.1) and the corresponding bit is set in either the Monitor Mask Register or the User Mask Register, then the PVA in P at the time of the interrupt shall point to the instruction branched to by the "Branch on Condition Register" instruction.

When an interrupt condition is stacked because the corresponding bit in either the Monitor Mask Register or the User Mask Register is clear, and the interrupt is subsequently enabled, by setting the appropriate bit in either the Monitor Mask Register or User Mask Register, then an interrupt shall occur, and the PVA in P at the time of the interrupt shall point to the instruction following the instruction which enabled the interrupt.

When an interrupt condition is stacked because the traps are not enabled and then traps are subsequently enabled, then the interrupt shall occur, and the PVA in P at the time of the interrupt shall point to the instruction following the instruction which enabled the traps.

Following an exchange from Monitor to Job state, the Free Flag is examined. When the Free Flag is set, the processor shall examine the MCR/UCR as loaded from memory, plus only the potential Environment Spec. Error from the exchange operation, plus either the potential Invalid Segment or the potential Access Violation from the first instruction fetch. When the Free Flag is clear, the processor shall examine the MCR/UCR as loaded from memory plus the potential Environment Spec. Error from the exchange operation; optionally, the processor may also examine any group 3 exceptions associated with the fetch and attempted execution of the first instruction. If an Exchange or Trap takes place, the PVA in P at the time of the interrupt shall point to the instruction which would have been executed following the Exchange had that initial interrupt not occurred.

#### 2.8.9 Interrupt Flowchart

The flow-chart at the end of this paragraph diagrams the process which detects an exception condition and takes action on it.

The occurrence of an exception is indicated by the presence of a one bit in one of two registers, named the monitor condition register and the user condition register. In practice, there are four classes of exception conditions which have been grouped into two registers for software convenience. The four classes are:

##### (i) Monitor Conditions

These are exception conditions, directly related to the active process, which preclude further processing until corrective measures, if possible, are taken. They are:

Detected Uncorrectable Error  
Instruction Specification Error  
Address Specification Error  
Access Violation  
Environment Specification Error  
Page Table Search Without Find  
Invalid Segment  
Outward Call/Inward Return  
Unimplemented Instruction  
Privileged Instruction Fault  
Inter-ring Pop  
Critical Frame Flag

The last four of these conditions are flagged in the user condition register to permit the user to receive control in a user supplied trap routine.



iii} System Conditions

These are exception conditions not directly related to the active process, which do not preclude further processing. They are:

- Short Warning
- External Interrupt
- System Interval Timer
- Soft Error Log
- CI70 Exchange Request

iiii} User Condition

User conditions are exception conditions directly related to the active process which do not preclude further processing. They are:

- Free Flag
- Process Interval Timer
- Keypoint
- Divide Fault
- Debug
- Arithmetic Overflow
- Exponent Overflow
- Exponent Underflow
- Floating-Point Loss of Significance
- Floating-Point Indefinite
- Arithmetic Loss of Significance
- Invalid BDP Data

iv} Status Indicators

These indicators do not give rise to interrupt conditions, but are set to enable software (monitor) to determine what action to take. They are:

- System Call
- Trap Exception




Figure 2-8-1 Interrupt Flowchart

2.8.10 Flags

The state of the five flags: On Condition Flag {OCF}, Critical Frame Flag {CFF}, Keypoint Enable Flag {KEF}, Trap Enable Flip-flop {TEF} and Trap Enable Delay Flip-flop {TED}, after the completions of the operations: CALL, RETURN, POP, EXCHANGE and TRAP shall be as indicated in the table below:

	C F F	O C F	K E F	T E F	T E D
CALL	C	C	A	A	A
RETURN	PS	PS	A	A	C
POP	PS	PS	A	A	A
EXCHANGE	XP	XP	XP	XP	XP
TRAP	C	C	A	C	A

Legend: C - Cleared by operation  
 A - As is (unchanged by operation)  
 PS - Loaded by operation from previous stack frame save area  
 XP - Loaded by operation from exchange package

Systems Development  
Architectural Design and Control

## 2.9 Buffers

Two buffers to increase processor performance may be included in the processor. These buffers are described in the following sections. The existence, size, performance, and organization of these buffers shall be processor model-dependent.

### 2.9.1 Map Buffer

The Map Buffer shall be a high speed memory used to eliminate repeated references to the segment tables and the page table. Map size, operation and entry replacement algorithm shall be processor model-dependent.

### 2.9.2 Cache Buffer

The Cache Buffer shall be a high speed memory which shall be used to reduce the access time to central memory for words which are used more than once.

Cache size, operation, and entry replacement algorithm shall be processor model-dependent. However, every instruction which modifies, {stores into}, central memory shall issue the appropriate request{;} on the central memory interface, irrespective of any associated, model-dependent cache operations.

### 2.9.3 Instruction Stack

The Instruction Stack shall be a high speed memory which shall be used to reduce the access time to central memory for instruction words which are used more than once.

Instruction stack size, operation and management algorithm shall be processor model-dependent. However, the instruction stack shall be purged, at least, at the following times:

    C180 Exchange Operation

    AND

    Execution of CALL INDIRECT {Op Code B5}

    AND

    Execution of INTER-SEGMENT BRANCH {OpCode 2F}

{Processors combining the Instruction Stack function into the operand cache shall purge or update entries upon each central memory write as described in paragraph 2.9.2}.

Systems Development  
Architectural Design and Control

## 2.10 Interfaces

### 2.10.1 Central Memory

The processor central memory interface shall be compatible with the central memory interface specified in 4.1.3 & 4.2 of this specification. Compatible shall mean that all signals and operations shall be provided as specified in 4.1.3 & 4.2 except that transmitted signals become received signals and vice versa.

#### 2.10.1.1 Processor Central Memory Port Selection

P2 and P3 shall have the means of accessing two independent memories as previously described in paragraph 1.3.3 of this specification.

- a. When these two ports are connected to independent memories, as illustrated in Figure 1.3-5 of this specification, the processor central memory port used for any given central memory access shall be determined by the state of bit 33 of the Real Memory Address, {see 3.1.3}, as used for the central memory access. If bit 33 is clear, the Local Processor Port to the processor's own central memory is selected. If bit 33 is set, the External Processor Port to a central memory within another system is selected.
- b. When only a single port is present {the Local Processor Port} the processor need not detect and take special action for any reference with bit 33 set {External Processor port} but may let the reference continue which will result in a time-out {8.2.9} and, thus, a detected malfunction.

#### 2.10.2 Maintenance Control Unit {MCU}

The MCU shall send and receive the fundamental signals which are required for control, maintenance, and initialization of central processors. These signals shall be transferred over the Maintenance Channel which is specifically intended for this function. {The Maintenance Channel Interface shall be identical for processors P1, P2, P3 and THETA.} See Section 6 of this specification.

The following capabilities shall be included:

- Master Clear
- Start {Processor}
- Halt {Processor}
- Read Registers
- Write Registers
- Write Control Store
- Read Control Store
- Clear Selected Error

##### 2.10.2.1 Master Clear

Master clear of a processor shall set that processor to a defined state. It shall not clear any processor state registers or any process state registers. In particular, model dependent maintenance registers shall not be altered.

##### 2.10.2.2 Clear Error

A clear error function shall set all processor model dependent error logs {Corrected Error Logs and processor fault-status register} to their null state indicating no errors.

##### 2.10.2.3 Write Registers

The IOU may write the Process State or Processor State registers {see Table 2.6-1} via the Maintenance Channel only when the processor is halted. If the processor is running, such a write shall cause undefined results and actions within that processor. See section 2.11 for the write limitations for the Performance Monitoring Facility {PMF} registers 21 and 22.

#### 2.10.3 Performance Monitoring Facility {PMF} Interface

The optional PMF shall be controlled and accessed for data via Maintenance Channel reads and writes of Processor Registers 21 and 22. When the PMF is not installed, these reads and writes shall be performed as abnormal requests to a nonexistent register {see paragraph 6.5}.

2.11 Performance Monitoring Facility {PMF}

The PMF shall be a hardware option available for processors P2, P3 or THETA. It need not be identical for the different processors; however the operation of the PMF shall be model-independent except for the length of the major clock cycle and specific events or states as noted in paragraph 2.11.5.

The basic requirements for the PMF are as follows:

- a. The PMF shall be available as a hardware option for the processor. Performance measurements on a dual processor mainframe require two PMFs.
- b. The PMF shall be controlled and accessed for data via Maintenance Channel Reads and Writes of registers 21 and 22 (see 2.10.3).
- c. The PMF shall provide the following information with respect to keypoint:
  - Keypoint Class: 4 bits
  - Keypoint Code: 32 bits
  - Timer contents at the time of keypoint class match: 26 bits


The acquisition of keypoint data via the PMF may impact the keypoint instruction execution time (2.6.1.7).

- d. The PMF shall provide eight 32-bit counters capable of monitoring the specified events and/or states with no performance impact upon the associated processor.
- e. The PMF shall contain two registers as shown in Figure 2.11-1.




- . Register 21 is for transmittal of keypoint data from the processor to the maintenance channel.
- . Register 22 controls the PMF operation and contains the eight 32-bit counters.

See 2.6.5.2 and 6.0 for a description of the Maintenance Register and associated Read/Write operations.


REGISTER 21



REGISTER 22



• Bytes 6-7 Not Used



- Bytes 10-11 A1, B1 Input Select (same format as bytes 8,9)
- Bytes 12-13 A2, B2 Input Select (same format as bytes 8,9)
- Bytes 14-15 A3, B3 Input Select (same format as bytes 8,9)
- Bytes 16-19 Counter AD
- Bytes 20-23 Counter BD
- Bytes 24-27 Counter A1
- Bytes 28-31 Counter B1
- Bytes 32-35 Counter A2
- Bytes 36-39 Counter B2
- Bytes 40-43 Counter A3
- Bytes 44-47 Counter B3

Figure 2.11-1 PMF Register Formats

#### 2.11.1 PMF Initialization/Operation

PMF Initialization shall be defined as the writing of all 48 bytes of processor register 22 via the Maintenance Channel. The writing of the first byte shall cause the PMF to do the following:

- halt any current PMF operation
- clear the keypoint timer associated with register 21 {2.11.6}
- discard {conceptionally} the contents of the FIFO Buffer associated with register 21 {2.11.6}
- clear byte 0 of register 22 {2.11.2}

After all 48 bytes have been written, the PMF shall examine byte 1 of register 22 to determine the required PMF action. Any write of register 22 which is less than 48 bytes shall place the PMF in an inactive state.

Maintenance Channel Read requests for register 22 after PMF Initialization and before the end of PMF Operation shall result in a DISCONNECT being sent to the IOU via the Maintenance Channel immediately upon IOU request for the second byte. The entire 48 bytes of register 22 may be read via the Maintenance Channel after the end of PMF Operation.

PMF Operation is that time period during which keypoint data may be recorded and read via the Maintenance Channel. In addition, counts may be made of various events and states within the processor during PMF Operation. PMF Operation shall begin as specified by bit 9 of register 22 {2.11.3}. PMF Operation shall be terminated upon the occurrence of any of the following events:

- Stop on Keypoint Class detected {Bit 10 of register 22}
- Stop on Counter Overflow detected {Bits 24-31 of register 22}
- any write into register 22 via the Maintenance Channel

There shall be only one period of PMF Operation following a PMF Initialization.

#### 2.11.2 PMF Status {register 22 byte 0}

Byte 0 of register 22 contains the PMF Status bits. A Maintenance Channel Write of this byte shall cause all 8 bits to be cleared regardless of the write data from the Channel. {Thus all PMF Status bits are cleared during Initialization.} Any of bits 1 through 4, once set, will remain set until the next PMF Initialization.

##### Bit 0 - PMF Operation in Process

Bit 0 shall set when a PMF Operation {as defined in 2.11.1} begins and shall clear when the PMF Operation terminates.

##### Bit 1 - STOP Detected, Keypoint Class

Bit 1 shall set whenever a PMF Operation is terminated because of a Keypoint Class match as specified by bits 10, 20-23 of register 22.

##### Bit 2 - STOP Detected, Counter Overflow

Bit 2 shall set whenever a PMF Operation is terminated because of a counter overflow as specified by bits 24 through 31 of register 22.

##### Bit 3 - Keypoint Timer Carry Out

Bit 3 shall set whenever the Keypoint Timer {as defined in 2.11.6.3} produces a carry out of its leftmost bit position.

##### Bit 4 - FIFO Buffer Overflow

Bit 4 shall set whenever a keypoint entry for the FIFO Buffer was discarded because the Buffer was full {2.11.6.2}.

##### Bits 5-7 - Not assigned

These bits shall be zero when read via the Maintenance Channel. Writes into these bits shall be ignored.

2.11.3 PMF Control {register 22 bytes 1-7}

Byte 1 of register 22 contains the PMF Control bits. Byte 2 contains the Keypoint Class START and STOP codes. Byte 3 contains counter overflow selections. Bytes 4 and 5 contain Instruction Argument and Mask for event code 0C. Bytes 6 and 7 are not used.

2.11.3.1 PMF Control Bits {bytes 1-3}

The bits in byte 1 shall control the PMF Operation as defined below.

Bit 8 - PMF Keypoint Request

Bit 8, when set during PMF Initialization, shall cause the processor {upon completion of PMF initialization} to send both the Keypoint Class and Keypoint Code to the PMF each time that the processor detects a keypoint instruction {2.6.1.7} whose Keypoint Class matches a bit set in the Keypoint Mask Register. Note that this bit being set shall cause the processor to take the action defined above from the completion of PMF Initialization until the termination of the PMF Operation. This bit shall be cleared by the PMF at the termination of PMF Operation. This bit allows the processor {on a model-dependant basis} to take advantage of any performance gains possible when the PMF does not require keypoint data.

Bit 9 - Start Keypoint Operation

Bit 9, when set during PMF Initialization, shall cause the PMF Operation to start when the Keypoint Class received from the processor is equal to the value contained in bits 16 through 19 of register 22. This keypoint data from the processor shall be the first keypoint entry recorded. If bit 9 is set, bit 8 must also be set to request the keypoint data from the processor.

Bit 9, when cleared during PMF Initialization, shall cause PMF Operation to start immediately upon the completion of the initialization. When bit 9 is clear, the PMF shall ignore bits 16 through 19 of register 22.

Bit 10 - Stop on Keypoint Class

Bit 10, when set during PMF Initialization, shall cause PMF Operation to terminate immediately upon the receipt, from the processor, of keypoint data containing a Keypoint Class equal to the 4-bit code in bits 20 through 23 of register 22. This stop condition shall have no effect until the PMF Operation begins. The keypoint data meeting this stop condition shall be the last keypoint entry sent to the FIFO Buffer.

In the event that bits 9 and 10 are both set and bits 16-19 are equal to bits 20-23, the same transmission of keypoint data from the processor that starts the PMF Operation shall not also stop it. Rather, the next transmission of the same Keypoint Class would stop the PMF Operation. Thus the same Keypoint Class number could be used to start and stop the same PMF Operation in a meaningful way.

When bit 10 is set and the FIFO Buffer is full such that the keyboard data from the processor is discarded {see 2.11.6.2}, the PMF shall continue to test each keypoint data word from the processor for the keypoint class which causes the stop.

Bit 10, when cleared during PMF Initialization, shall cause the PMF to ignore bits 20 through 23 and this type of stop condition.

Systems Development  
Architectural Design and Control

Bits 11-15 - Not Assigned

These bits shall be zero when read via the Maintenance Channel. Writes into these bits shall be ignored.

Bits 16-19 - Keypoint Class Start

These 4 bits shall be used as specified under bit 9 of register 22.

Bits 20-23 - Keypoint Class Stop

These 4 bits shall be used as specified under bit 10 of register 22.

Bits 24-31 - Counter Overflow Stop

Any of these 8 bits, when set during PMF initialization, shall cause the PMF operation to terminate immediately upon the overflow {carry out of leftmost bit position} of the corresponding 32-bit counter.

Bit number:	24	25	26	27	28	29	30	31
Counter:	A0	B0	A1	B1	A2	B2	A3	B3

2.11.3.2 PMF Control {bytes 4-7}

Bytes 4 and 5 contain the Instruction Argument and Mask for event code 0C as specified in 2.11.5.

Bytes 6 and 7 are not used. These bytes shall be zero when read via the Maintenance Channel. Writes into these bytes shall be ignored.

Systems Development  
Architectural Design and Control

2.11.4 PMF Counters {register 22 bytes 8-47}

The occurrence of certain events or states {2.11.5} within the processor shall be available to the PMF for its use in accumulating individually selectable counts in its eight 32-bit counters {see Figure 2.11-2}. These counters shall be divided into two groups of four counters each, and shall be designated A0 through A3 and B0 through B3.

The contents of these counters may be read as bytes 16 through 47 of register 22 {see Figure 2.11-1}. Moreover, these counters may be initialized to predetermined values via the Maintenance Channel Write of bytes 16 through 47 as part of PMF Initialization {2.11.1}.

The input to each of these counters shall be individually selected as specified in bytes 8 through 15 of register 22. These bytes shall be formatted as shown in Figure 2.11-1. The 5-bit code for each input selector shall select an input event or state as specified in paragraph 2.11.5. The unassigned bits in bytes 8 through 15 shall be zero when read via the Maintenance Channel. Writes into these bits shall be ignored.

Bit 0 of bytes 8, 10, 12 and 14, when clear, shall cause the appropriate A counter to receive the selected A input. Bit 0 of bytes 8, 10, 12 and 14, when set, shall cause the appropriate A counter to receive the "AND" of the selected A and B inputs. For example, bit 0 of byte 8 shall cause counter A0 to receive the A0 input selection "AND" the B0 input selection {See Table 2.11-1}. Whether or not bit 0 is set, the appropriate B counter shall receive the selected B input.

Events when selected to a counter shall cause the counter to increment by one each time the event occurs. States are conditions from the processor {such as Monitor Mode} which last for more than one clock period. States when enabled to the A counters shall cause the counter to increment once each time the state occurs and when enabled to the B counters shall cause the counter to increment once each clock period that the state exists.






Figure 2.11-2 PMF Input Selectors and Counters

INPUT SELECTORS		COUNTERS		
		Byte n, Bit 0 Clear		Bit 0 Set
A	B	A	B	A
Event A	Event B	Count of Event A	Count of Event B	Undefined
Event A	State B	Count of Event A	Count of time in State B*	Occurrences of Event A while State B exists
State A	Event B	Count of occurrences of State A	Count of Event B	Occurrences of Event B while State A exists
State A	State B	Count of occurrences of State A	Count of time in State B*	Undefined

\*Number of 50 ns clock cycles in P1, 56 ns cycles in P2, 64 ns cycles in P3 and 16 ns cycles in THETA.

Table 2.11-1 Definition of PMF Counter Actions

2.11.5 Events and States

Each processor shall provide the events and states to the PMF as described in Table 2.11-2 and the following paragraphs. Each PMF shall provide inputs for codes 00 through 1F. No counter activity shall result from the selection of unassigned or unimplemented input codes.

Input Select Code	Event/State	P2	P3	THETA	Description
00	Event	X		T	CM Reference at Port
01	Event	X	X	0	CM Read {operand or Instruction}
02	Event		X		CM Write {operand}
03	Event	X	X	B	CM Read for Segment Table
				E	
04	Event	X	X		CM Read for Page Table
05	Event	X	X	F	CM Read due to Cache Miss
06	Event		X	U	Page Map Miss
07	Event	X	X	R	Page Table Search without Find
				N	
08	Event	X	X	I	BDP Result field less than 8 bytes
09	Event	X	X	S	BDP Result field greater than 7 bytes
				H	
0A	Event	X	X	E	Conditional Branch, Condition Met
0B	Event	X	X	D	Conditional Branch, Condition Not Met
0C	Event	X	X		Selected Instruction Complete
0D	Event	X	X		Instruction Complete
0E	Event	X	X		Trap Interrupt
0F	Event	X	X		External Interrupt
10	State	X	X		C180 Monitor Mode
11	State	X	X		C180 Virtual Machine State
12	State	X	X		TRAP Enabled
13	State	X			Page Table Search in Process
14	Event	X	X		One Microsecond
15-1F	Events				NOT ASSIGNED

Table 2.11-2 PMF Events/States

Code 00 Central Memory Reference at Port

This event shall occur once for each read or write reference to central memory which is generated by the processor, as seen at the processor interface to central memory (includes common memory).

Code 01 Central Memory Read {operand or Instruction}

This event shall occur once for each operand read or instruction read reference to central memory which is generated by the process in execution.

Includes:

Hits in the cache  
Common memory references  
Both C170 and C180 references

Does Not Include:

Instruction look-ahead and not executed  
Cache look-ahead  
Segment Table references  
Page Table references  
Transfers to physical ECS

Code 02 Central Memory Writes {operand}

This event shall occur once for each write reference to central memory generated by the process in execution.

Includes:

Common Memory references  
Both C170 and C180 references

Does Not Include:

Page Table updates {when done by the hardware to update modification code}  
Transfers from physical ECS

Code 03 Central Memory Read for Segment Table

This event shall occur once for each read reference to the segment table in central memory caused by a miss in the Segment Map. This event is independent of virtual machine state.

Code 04 Central Memory Read for Page Table

This event shall occur once for each read reference to central memory to search for a Page Table entry as the result of a miss in the Page Map. This event does not include references as a result of the Purge Buffer instruction. This event is independent of virtual machine state.

Code 05 Central Memory Read Due to Cache Miss

This event shall occur once for each central memory read reference as defined in code 01 where the cache does not contain the desired operand or instruction. This event is independent of virtual machine state.

Code 06 Page Map Miss

This event shall occur once each time the Page Descriptor {3.5.1} is not found in the Page Map.

Code 07 Page Table Search without Find

This event shall occur once each time a Page Table Search without Find {2.8.1.10} occurs.

Code 08 BDP Result Field less than 8 bytes

This event shall occur once each time a BDP instruction produces a result field less than 8 bytes in length. The instructions which may generate this event are C180 only:

<u>BDP Instruction</u>	<u>Ref.</u>
. SUM	074
. DIFFERENCE	075
. PRODUCT	076
. QUOTIENT	077
. SCALE	078
. SCALE ROUNDED	079
. MOVE	092
. TRANSLATE	088
. MOVE BYTES	089
. EDIT	091
. MOVE IMMEDIATE DATA	154
. ADD IMMEDIATE DATA	156

Code 09 BDP Result Field greater than 7 bytes

This event shall occur one every time any of the BDP instructions described in code 08 produces a result field greater than 7 bytes in length.

Code 0A Conditional Branch, Condition Met

This event shall occur once for each Conditional Branch instruction completed and in which the condition was met. This involves only the instructions with op codes 9X in C180 mode.

Code 0B Conditional Branch, Condition Not Met

This event shall occur once for each Conditional Branch instruction completed and in which the condition was not met. This involves only the C180 9X op codes.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-244

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 2-245

Code 0C Selected Instruction Complete

This event shall occur once each time one of the previously selected instructions completes execution. Instructions may be selected for this event by either of two methods.

1. Bits 32 through 47 of PMF register 22, referred to as the Processor Instruction Argument {byte 4} and Processor Instruction Mask {byte 5}, shall be used to generate this event.

For each instruction issued by the associated processor, the PMF performs a bit-for-bit comparison between the leftmost eight bits of the processor's Instruction Register and the Processor Instruction Argument. Equality is tested for each corresponding Processor Instruction Mask bit that is a one. Equality is assumed for each corresponding Processor Instruction Mask bit that is a zero. Thus, when the Processor Instruction Mask consists entirely of zeroes, every instruction executed shall be interpreted as a Selected Instruction Complete event.

2. It shall be possible to designate any instruction or combination of instructions for the Selected Instruction Complete event. This shall be implemented by an extra bit in the processor instruction decode memory which identifies the instruction or combination of instructions. This bit may be set or cleared for any combination of instructions when the decode memory is loaded as part of initialization. Each time the instruction or any single instruction within the combination of instructions completes execution, it shall be interpreted as a Selected Instruction Complete event.

This facility may be provided in lieu of the Processor Instruction Argument and Mask. For this approach, the Processor Instruction Argument and Mask fields located in bits 32 through 47 of register 22 in the PMF shall be ignored.

Code 0D Instruction Complete

This event shall occur once for each instruction execution completed in the processor. This shall include C17D and C18D.

Code 0E Trap Interrupt

This event shall occur once each time a trap interrupt {2.8.6} is performed.

Code 0F External Interrupt

This event shall occur once each time an external interrupt is received by the processor. This shall include external interrupts generated by the processor itself {2.6.3.1}.

Code 10 C180 Monitor Mode

This state line shall be a one whenever the processor is in C180 Monitor Mode {2.5.1.11} and be a zero whenever the processor is not in C180 Monitor Mode. This line shall make only one transition from one to zero for zero to one during each C180 Exchange operation.

Code 11 C180 Virtual State

This state line shall be a one whenever the processor is in C180 Virtual State. An exchange from C180 Job to Monitor, etc. shall not cause a transition on this line.

Code 12 Trap Enabled

This state line shall be a one whenever the processor has Traps Enabled and shall be a zero whenever the processor has Traps Disabled as defined in 2.8.

Code 13 Page Table Search in Process

This state line shall be a one during a Page Table Search. This line counted in an "A" counter shall be equivalent to code 06.

Code 14 One Microsecond

This event shall occur one each microsecond.

Codes 15-1F All PMF implementations shall provide codes 15 through 1F for events. These codes are not assigned.

#### 2.11.6 PMF - Keypoint Data

When bit 8 of PMF register 22 is set, the processor shall detect each keypoint instruction whose Keypoint Class matches a bit set in the Keypoint Mask Register. The processor shall then transmit both the Keypoint Class and Keypoint code to the PMF.

If PMF Operation (see 2.11.1) has started, the PMF shall then concatenate the 36 bits of keypoint data to a 27-bit field consisting of one status bit and a 26-bit Timer value in the format shown for register 21 in Figure 2.11-1. The resulting 64-bit field shall be stored into the First-In, First-Out (FIFO) Buffer. The function of the FIFO Buffer shall be to permit short bursts of keypoint information to be collected within the PMF during periods in which the frequency of keypoint instruction execution exceeds the rate at which the IOU is reading keypoint data via the Maintenance Channel. The number of 64-bit entries in the FIFO Buffer shall be model-dependent.

##### 2.11.6.1 Maintenance Channel Read of Register 21

This keypoint information shall be supplied by the PMF to the Maintenance Access Control (MAC) in response to a Maintenance Channel Read of Processor register 21. If the PMF has no keypoint data entries available, the PMF shall send a DISCONNECT to the IOU. If the keypoint data is available the PMF shall make this data available to the MAC for transmission to the IOU. When the initial request from the channel is received and the FIFO contains no keypoint data words, the PMF shall respond by sending one undefined byte and a DISCONNECT to the channel.

When the last byte of the last available keypoint data word is transmitted to the channel, the PMF shall either-

- transmit a DISCONNECT with the last byte, or
- transmit the last byte and wait until the channel requests the next byte (which is not present) and then respond by sending one undefined byte and a DISCONNECT to the channel.

This method of collecting keypoint data will allow the IOU to collect data without hanging the Maintenance Channel while waiting for keypoint data.

The IOU read operation for PMF register 21 shall always request a minimum of 128 bytes (16 words) and shall be equal to 0 bytes, mod 8. Read requests for less than 128 bytes or other than 0, mod 8 shall leave the buffer contents in an undefined state when the IOU rather than the PMF deactivates the channel.

PMF register 21 shall be a read-only register, and attempts to write into it shall perform as defined in 6.1.2.4. Bit 1 of this register is unused and shall contain zero.

##### 2.11.6.2 FIFO Buffer Overflow

During PMF Operation, if the processor transmits a Keypoint Class and Keypoint Code to the PMF and the FIFO Buffer is full, the PMF shall discard the keypoint data from the processor and shall set bit 0 of the most recent entry in the FIFO Buffer.

Multiple Keypoint Class and Keypoint Code entries may be discarded before the IOU reads the FIFO Buffer again, and data recording into the buffer resumes. Thus when examining a series of keypoint data entries, each entry with bit 0 set (FIFO Buffer Overflow) shall indicate one or more lost entries between that entry and the next sequential entry. Bit 0 will never be set as an entry is stored but only when subsequent data is discarded.

##### 2.11.6.3 PMF Keypoint Timer

The 26-bit keypoint timer shall be incremented once each microsecond and shall be available at the input of the FIFO BUFFER for concatenation to keypoint data from the processor. The timer shall start incrementing from zero when PMF Operation (2.11.1) starts. When the counter has incremented completely to 3FF FFFF, it shall increment once more to zero, set bit 3 of register 22, and continue incrementing at a one-microsecond rate.

2.12 Vector Instructions

The vector instructions (Table 2.12-1) are, in general, three-address, memory to memory vector operations which are available as an option on THETA. These instruction op codes shall be detected as Unimplemented Instructions on P1, P2 and P3 as well as on THETA when the vector option is not present.

2.12.1 General Description

2.12.1.1 Format

All vector instructions utilize the jkiD instruction format. Designators j and k always designate the register Aj and Ak where {Aj} points to the starting address of a source vector, VAj, and {Ak} points to the starting address of the destination vector, VAK. Designator i typically designates register Ai where {Ai} points to the starting address of a second source vector, VAI. The exceptions (Ref 184, 185, 190, 192, 193), where i is used in a different manner are described in the individual instruction descriptions. An Address Specification error shall be recorded whenever the rightmost three bits of Aj, Ak or Ai (when used) are not all zeros.

The second bit from the left in the D field shall be ignored and should be set to zero.

2.12.1.2 Length (Number of Operations)

The rightmost ten bits of the D field, when non zero, specify the length or number of operations to be performed (L to 5L). When the rightmost ten bits of the D field are zero, then the length is specified by X<sub>L</sub> Right. When X<sub>L</sub> Right is negative, an Instruction Specification Error shall be recorded. When X<sub>L</sub> Right is positive and less than 5L<sub>10</sub>, then this number (from X<sub>L</sub> Right) shall be used as the length for the vector instruction. When X<sub>L</sub> Right is greater than or equal to 5L<sub>10</sub>, then 5L<sub>10</sub> shall be used as the length for the vector instruction. An Instruction Specification Error shall be recorded when the rightmost ten bits of D are greater than 5L<sub>10</sub>.

When the rightmost ten bits of D and all 32 bits of X<sub>L</sub> Right are zero, the instruction shall be performed as described in paragraph 2.1.7.

Instruction Name	Op. Code	Mnemonic
Integer Vector Sum	44jkiD	ADDXV
Integer Vector Difference	45jkiD	SUBXV
Integer Vector Compare, =	50jkiD	CMPEQV
Integer Vector Compare, <	51jkiD	CMPLV
Integer Vector Compare, >	52jkiD	CMPEV
Integer Vector Compare, ≠	53jkiD	CMPEV
Shift Vector Circular	4DjkiD	SHFV
Logical Vector Sum	48jkiD	IORV
Logical Vector Difference	49jkiD	XORV
Logical Vector Product	4AjkiD	ANDV
Convert Vector from Int. to FP	4BjkiD	CNIFV
Convert Vector from FP to Int.	4CjkiD	CNFIV
Floating Point Vector Sum	40jkiD	ADDFV
Floating Point Vector Difference	41jkiD	SUBFV
Floating Point Vector Product	42jkiD	MULFV
Floating Point Vector Quotient	43jkiD	DIVFV
Floating Point Vector Summation	57jkiD	SUMFV
Merge Vector	54jkiD	MRGV
Gather Vector	55jkiD	GTHV
Scatter Vector	56jkiD	SCTV

0349Y

Table 2.12-1 Vector Instructions

2.12.1.3 Broadcast

The leftmost bit of the D field, when set, shall cause VAj to be generated by repeating the single element contained in Xj for all vector instructions.

#### 2.12.1.4 Interrupts

The interrupt response time shall be less than 20 microseconds for all instructions.

##### • All Vector Instructions other than Gather/Scatter

These vector instructions are not interruptable after any results have been stored into central memory. When a group 2A condition bit (Table 2.8-3) sets in the MCR or UCR that specifies a program interruption (Tables 2.8-1 and 2.8-2) before results are stored into central memory, the instruction is inhibited and appears conceptually not to have executed. When a group 2A condition bit sets after any results are stored into central memory, the instruction execution is completed before any program interrupt is initiated.

##### • Gather/Scatter Instructions

The gather/scatter instructions may be interrupted when a group 2A condition bit sets in the MCR or UCR after results have been partially stored into central memory as described in paragraph 2.12.1D.

#### 2.12.1.5 Results (Scalar/Vector)

When a vector instruction performs an operation for which a comparable scalar instruction exists, the vector result shall be identical to the result obtained on the scalar instruction using the same input operands. Table 2.12-2 specifies the comparable operations for all vector instructions except for Summation, Merge, Gather and Scatter. (These have no comparable scalar operation.)

There are four exception conditions for which scalar instructions inhibit the store operation when traps are enabled and the associated mask bit is set. The result to be stored by vector instructions when the comparable scalar operation does not store a result.

- Divide Fault - UCR55  
The vector operation (Op. 43) will store an Indefinite result (700...0) whenever a Divide Fault is detected (as noted in Tables 2.4-7 and 2.4-10), and both a Divide Fault and a FP Indefinite condition will be detected.
- Arithmetic Loss of Significance - UCR6D
- Floating Point Indefinite - UCR6I
- Arithmetic Overflow - UCR62  
For these latter three conditions, the vector instructions shall store the specified result, as per the appropriate user mask bit, which the scalar instruction would have stored when the traps are disabled.

	Vaj is a source vector of contiguous	Vak is destination vector of contiguous	Vai is a source vector of contiguous	Comparable Scalar Operation
Integer Sum Integer Difference	64 bit integers	64 bit integers	64 bit integers	2.2.2.1 2.2.2.2
Integer Compare = Integer Compare ≠ Integer Compare ≥ Integer Compare ≠	64 bit integers	64 bit elements	64 bit integers	2.2.2.9
Shift Circular	64 bit elements	64 bit elements	64 bit elements	2.2.7.1
Logical Sum Logical Difference Logical Product	64 bit elements	64 bit elements	64 bit elements	2.2.8.1
Convert F.P. ← Integer Convert Integer ← F.P.	64 bit integers F.P. Operands	F.P. operands 64 bit integers	Not Used Not Used	2.4.2.1 2.4.2.2
F.P. Sum F.P. Difference F.P. Product F.P. Quotient	F.P. Operands	F.P. Operands	F.P. Operands	2.4.3.1 2.4.3.1 2.4.3.2 2.4.3.3
F.P. Summation	Not Used	One F.P. Operand stored into Xk rather than into central memory at VAK.	F.P. Operands	None
Merge	64 bit elements	64 bit elements	64 bit elements	None
Gather	Vaj is source vector of typically discontinuous 64 bit elements	VAK is destination vector of contiguous 64 bit elements	Xi contains the interval	None
Scatter	Vaj is source vector of contiguous 64 bit elements	VAK is destination vector of typically discontinuous 64 bit elements	Xi contains the interval	None

Table 2.12-2 Vector Instruction Input & Output Fields

#### 2.12.1.6 Condition Register Bits

- DUE

The above condition register bit is as defined in paragraph 2.8.1.1. (The PVA contained in P does not necessarily point to the instruction which initiated the activity resulting in this malfunction.)

- Instruction Specification Error  
Address Specification Error  
Invalid Segment  
Access Violation  
Environment Spec Error  
Page Table Search without Find

The above condition register bits (for all vector instructions except gather/scatter), when applicable as shown in Appendix D, shall cause the instruction execution to be inhibited and the appropriate interrupt to be taken as specified in Tables 2.8-1 and 2.8-2:

These conditions need not cause the execution of the gather/scatter instructions to be inhibited but rather to be halted as described in 2.12.1.10.

The PVA contained in P at the time the above interrupt occurs shall point to the vector instruction which caused the interrupt.

- Debug

The Debug condition register bit applies to all vectors. The address of the first word of each source vector Aj and Ai (when present) shall be compared for read data. The address of the first word of the destination vector Ak shall be compared for write. The detection of a debug condition shall cause the instruction execution to be inhibited and the trap operation to be performed. The PVA contained in P at the time of the debug interrupt shall point to the vector instruction which caused the debug interrupt to occur.

#### 2.12.1.6 (Cont'd)

- Divide Fault  
Arithmetic Overflow  
Exponent Overflow  
Exponent Underflow  
F.P. Loss of Significance  
F.P. Indefinite  
Arithmetic Loss of Significance

The above condition register bits, where applicable as shown in Appendix D, are detected and set in the UCR at the completion of the vector instruction. These bits are, in effect, the "OR" of multiple operations. The instruction execution is not inhibited and the interrupt specified in Table 2.8-2 occurs after the completion of the vector instruction. The PVA contained in P at the time the above interrupt occurs shall point to the instruction following the vector instruction that contained the operation(s) which caused the interrupt condition bit(s) to be set if an Exponent Overflow, Exponent Underflow, or Floating Point Loss of Significance condition occurred. Otherwise, the PVA contained in P shall point to the vector instruction which contained the operation(s) which caused the interrupt condition bit(s) to be set. Note that when multiple interrupt conditions occur that indicate different values of P, then P points to the instruction following the one that contained the operation(s) which caused the interrupt condition bit(s) to be set.

#### 2.12.1.7 Overlap

Source and destination vectors for the same instruction may be overlapped only when the starting address of the destination vector is less than or equal to the starting address of the source vector.

All other cases of overlap of source and destination vectors within a single instruction shall be undefined with respect to the results.



2.12.1.8 Page Size

The page size shall be 4096 bytes or larger when executing any vector instruction. When a vector op code is encountered for a processor with vectors implemented and the page size is less than 4096 bytes, an Environmental Specification Error shall be recorded and the execution of the vector instruction shall be inhibited.

It must be noted that, while other vectors require no more than two pages each, the input vector for the gather instruction and the output vector for the scatter instruction require an increasing number of pages to be present in central memory as the interval increases. The maximum number of pages,  $512_{10}$ , is required when the interval is equal to or larger than the page size. A gather or scatter instruction limited to an insufficient number of pages could continually interrupt with the Page Table Search without Find condition bit set, and never complete execution. The page management algorithm of the operating system must take this into account.

2.12.1.9 Shared Memory Restriction

The processor shall not execute vector instructions with input and/or output vectors mapped into shared memory.

The processor shall test the RMAs obtained from the virtual translation for data references to/from central memory. When bit 33 of an RMA is set, an Environment Specification Error shall be recorded and the locations specified by the result vector become undefined.

2.12.2 Integer Vectors - Arithmetic

Integer vector sum, V{Ak} replaced by V{Aj} plus V{Ai}

44jkiD {Ref. 172}

Integer vector difference, V{Ak} replaced by V{Aj} minus V{Ai}

45jkiD {Ref. 173}

These instructions shall perform the indicated arithmetic operation on the first element from V{Aj} and V{Ai} and store the result as the first element of V{Ak}. This operation is repeated for successive elements until the required number of operations has been performed.

2.12.3 Integer Vectors - Compare

Integer vector compare, V{Ak} replaced by V{Aj} equal to V{Ai}

50jkiD {Ref. 176}

Integer vector compare, V{Ak} replaced by V{Aj} less than or equal to V{Ai}

51jkiD {Ref. 177}

Integer vector compare, V{Ak} replaced by V{Aj} greater than or equal to V{Ai}

52jkiD {Ref. 178}

Integer vector compare, V{Ak} replaced by V{Aj} not equal to V{Ai}

53jkiD {Ref. 179}

These instructions shall perform the indicated integer arithmetic comparison on the first element from V{Aj} and V{Ai}. If the compare is true, bit 0 is set and bit positions 1 through 63 are cleared in the first element of V{Ak}. If the compare is false, bit positions 0 through 63 are cleared in the first element of V{Ak}. This operation is repeated for successive elements until the number of required comparisons has been performed. When broadcast of V{Aj} is selected and j=0, the contents of the X0 Register shall be interpreted as consisting entirely of all zeros.

2.12.4 Shift Vector Circular

Shift vector circular, V{Ak} replaced by V{Ai}, direction and count per V{Aj}

40jkiD {Ref. 180}

This instruction shall perform a circular shift on the first element from V{Ai} as directed by the first element of V{Aj} and store the result as the first element of V{Ak}. This operation is repeated for successive elements until the required number of operations has been performed. The shift count for each element in V{Ai} is taken from the rightmost 8 bits of the corresponding element of V{Aj} and interpreted as described in paragraph 2.2.7 of the MIGDS.

When broadcast of V{Aj} is selected and j=0, the contents of the X0 Register shall be interpreted as consisting entirely of zeros.

Systems Development  
Architectural Design and Control

2.12.5 Logical Vectors

Logical vector sum, V{Ak} replaced by V{Aj} OR V{Ai}  
48jkiD {Ref. 181}

Logical vector difference, V{Ak} replaced by V{Aj} EOR V{Ai}  
49jkiD {Ref. 182}

Logical vector product, V{Ak} replaced by V{Aj} AND V{Ai}  
4AjkiD {Ref. 183}

These instruction shall perform the indicated logical operation on the first word from V{Aj} and V{Ai} and store the result as the first word of V{Ak}. This operation is repeated for successive elements until the required number of word logical operations has been performed.

2.12.6 Convert Vectors

Convert vector, floating point V{Ak} formed from integer V{Aj}  
4BjkiD {Ref. 184}

Convert vector, integer V{Ak} formed from floating point V{Aj}  
4CjkiD {Ref. 185}

These instructions shall perform the indicated convert operation on the first element from V{Aj} and store the result as the first element of V{Ak}. This operation is repeated for successive elements until the required number of convert operations have been performed. Designator i is ignored by these instructions.

Systems Development  
Architectural Design and Control

2.12.7 Floating Point Vectors - Arithmetic

Floating point vector sum, V{Ak} replaced by V{Aj} plus V{Ai}  
40jkiD {Ref. 186}

Floating point vector difference, V{Ak} replaced by V{Aj} minus V{Ai}  
41jkiD {Ref. 187}

Floating point vector product, V{Ak} replaced by V{Aj} times V{Ai}  
42jkiD {Ref. 188}

Floating point vector quotient, V{Ak} replaced by V{Aj} divided by V{Ai}  
43jkiD {Ref. 189}

These instructions shall perform the indicated arithmetic operations on the first element from V{Aj} and V{Ai} and store the result as the first element of V{Ak}. This operation is repeated for successive elements until the required number of operations has been performed.

2.12.8 Floating Point Vector Summation

Floating Point Vector Summation, Xk replaced by summation of elements in V{Ai}  
57jkiD {Ref. 190}

This instruction shall add together all of the elements in V{Ai} and store that sum in Xk. The individual add operations which together form this instruction are single precision sums comparable to that defined in 2.4.3.1, and may be performed in any order. Any or all of the following UCR bits may be set by the execution of this instruction: Exponent Overflow, Exponent Underflow, Floating Point Loss of Significance and Floating Point Indefinite. When any of these condition bits are set, the final sum is undefined.

The number of intermediate sums formed in the execution of this instruction is of interest because multiple floating point add operations are sensitive to the order in which the adds are performed for certain operands. The order of the summation instruction is model-dependent. However, each processor model shall always form the sum in an identical order for every execution with identical input fields. Thus each processor model shall always produce identical results for identical input fields.

Because each processor model may implement a different order in forming the final sum, the result of this instruction with identical input fields may vary (within the constraints of the rules of floating point arithmetic) from one model processor to another. A condition bit or bits may be set on one model but not on another when executing this instruction with identical input fields.

#### 2.12.9 Merge Vector

Merge vector,  $V\{Ak\}$  partially replaced by  $V\{Aj\}$  per mask  $V\{Ai\}$

54jkiD                      {Ref. 191}

This instruction shall replace the first element of  $V\{Ak\}$  with the first element of  $V\{Aj\}$  if bit D is set in the first element of  $V\{Ai\}$ . If bit D is clear, the first element of  $V\{Ak\}$  shall be left unchanged. This operation is repeated for successive elements until the required number of operations has been performed.

#### 2.12.10 Gather/Scatter Vectors

Gather vector,  $V\{Ak\}$  replaced by gathered  $V\{Aj\}$  with interval  $Xi$

55jkiD                      {Ref. 192}

Scatter vector,  $V\{Ak\}$  replaced by scattered  $V\{Aj\}$  with interval  $Xi$

56jkiD                      {Ref. 193}

Designator  $i$  designates register  $Xi$  which contains the interval for the gather or scatter instruction. This interval may be either positive (including zero) or negative.

The execution of the gather and scatter instructions shall be undefined with respect to the generated results for every case in which the source and destination fields overlap. (Coincidence in the leftmost and rightmost positions does not cause the instruction to be defined as for other vector instructions.)

The processor need not prevalidate all of the PVA's generated by the gather or scatter instructions for Page Fault, Access Violation, Invalid Segment or Address Specification Error before beginning to store results into central memory. When any of the above conditions occur during the execution of a gather or scatter instruction:

- Instruction execution shall halt.
- The address which could not be translated into a real memory address shall be placed into the UTP register.
- The appropriate bit in the MCR shall be set and the action specified by Table 2.8-1 taken.
- The PVA in P at the time of the interrupt shall point to the gather or scatter instruction which attempted the central memory reference which resulted in the interrupt.

Upon returning to the process containing the gather or scatter instruction, the entire instruction shall be reinitiated. It is important to note that when the untranslatable address is encountered, the instruction is halted, not inhibited.

If the interval contained in  $Xi$ , when repetitively added to the contents of the appropriate A register, causes the byte number portion of the address to exceed  $2^{31}-1$  or to become negative (both cases set bit 32), an Address Specification Error shall be recorded and the instruction halted as described above.

Gather Instruction

This instruction obtains the first element from  $V(A_j)$  and stores it as the first element of  $V(A_k)$ . The second element to be stored in  $V(A_k)$  is taken from the address formed by adding the rightmost 32 bits of  $X_i$ , shifted left three places with zero fill, to the rightmost 32 bits of  $A_j$ . Successive elements in  $V(A_k)$  are taken from the address formed by adding the rightmost 32 bits of  $X_i$ , shifted left three places with zero fill, to the rightmost 32 bits of the previous address. The  $n^{\text{th}}$   $\{1, 2, 3, \dots, n, \dots\}$  element of  $V(A_k)$  is replaced by  $V(A_j)$  whose address is  $\{A_j\} + 8 * \{n-1\} * \{X_i\}$ . The contents of register  $X_i$  are not altered by the execution.

Thus, contiguous vector  $V(A_k)$  is formed by gathering elements from  $V(A_j)$  at interval  $X_i$ .






Figure 2.12-1 Gather Instruction

Scatter Instruction

This instruction obtains the first element from  $V(A_j)$  and stores it as the first element of  $V(A_k)$ . The second contiguous element from  $V(A_j)$  is stored into  $V(A_k)$  at the address formed by adding the rightmost 32 bits of  $X_i$ , shifted left three places with zero fill, to the rightmost 32 bits of  $A_k$ . Successive elements from  $V(A_j)$  are stored into the addresses formed by adding the rightmost 32 bits of  $X_i$ , shifted left three places with zero fill, to the rightmost 32 bits of the previous address. The  $n^{\text{th}}$   $\{1, 2, 3, \dots, n, \dots\}$  element of  $V(A_j)$  is stored into  $V(A_k)$  at  $\{A_k\} + 8 * \{n-1\} * \{X_i\}$ .

Thus, the contiguous elements from  $V(A_j)$  are scattered in  $V(A_k)$  at interval  $X_i$ .




Figure 2.12-2 Scatter Instruction

### 3.0 VIRTUAL MEMORY MECHANISM

#### 3.1 General Description

Central memory shall be addressed by means of virtual memory addresses. This section concerns itself with the definition, formation and translation of virtual memory addresses as well as the access protection mechanisms provided in systems.

#### 3.1.1 Levels of Addresses

Within systems, three levels of central memory addresses shall be recognized: Process virtual address {PVA}, system virtual address {SVA}, and real memory address {RMA}.

Each process virtual address {PVA} shall consist of three major components: A segment number {SEG}, a byte number {BN} and a ring number {RN}. The process virtual address shall be local to a process and shall be translated into a global, system virtual address {SVA} by means of the process segment table. The translation process shall consist of converting the process segment number {SEG} into the system's active segment identifier {ASID} and checking the appropriate access controls to the segment.

To address central memory, the system virtual address {SVA} shall be further translated into the real memory address {RMA} through the system page table. Each paged segment shall be divided into pages and shall be allocated into real memory accordingly.

#### 3.1.2 Address Components

The process virtual address {PVA} shall consist of a segment number {SEG}, a byte number {BN} and a ring number {RN}. The RN shall be used for access control and the combination of the SEG and BN shall specify a byte address.

The system virtual address {SVA} shall consist of an active segment identifier {ASID} and a byte number {BN}. Within the SVA, the BN shall be further divided into subfields. The BN shall consist of a page number {PN} and a page offset {PO}.

The concepts of segment and page are discussed in the following sub-paragraphs.

#### 3.1.2.1 Segments

In systems, data and programs shall be organized into units consisting of segments. Each segment shall be defined to be a contiguous bit-string of information with a maximum length less than or equal to  $2^{31}$  bytes. An instruction {or datum} shall be identified {addressed} by the segment name to which it belongs and the byte name within the segment where it is located. The segment shall be defined to be the basic unit of information sharing among different processes. In order to retain a level of flexibility in naming, each process shall identify a segment with its own {process} segment number. The 12-bit process segment number shall be translated into a 16-bit system {global} segment identifier, called the active segment identifier {ASID}, by means of the process segment table. The process segment table shall effectively define the process virtual addressing space. The 12-bit process segment name shall limit the maximum number of addressable segments by a process to 4096.

The 16-bit active segment identifier {ASID} shall consist of a segment name used by the system to identify each segment currently active in the system. To each active segment, one and only one ASID shall be assigned even though it might correspond to more than one process segment number. From the perspective of the system software, the ASID shall provide a "short" name for the more permanent segment {file} name used in the information storage subsystems. The translation from the permanent name to the "short" ASID shall be accomplished by the software.

All active pages within a given segment must exist in the same memory, either local or shared (see 4.1.6). Duplicate copies of the same page cannot coexist anywhere in memory.

### 3.1.2.2 Pages

To facilitate mapping segments into real memory, and to enable management of very large central memories, the segments shall be subdivided into pages. Page sizes shall vary between a minimum of 512 bytes and a maximum of 64K bytes. In any given processor, the page size shall be fixed. Within each page, addressing shall be performed to the byte. The total hierarchy then, shall be:





Figure 3.1-1: Address Component Hierarchy

It must be noted, however, that in general, users shall refer only to a segment and a byte number within a segment. Pages shall be transparent to the user in much the same way that central memory banks shall be transparent to users in real memory.

### 3.1.3 Real Memory Address

The Real Memory Address (RMA) shall be defined as a 32-bit byte address with the leftmost position referred to as the sign bit:



For certain configurations, bit 33 is used to select the central memory port in accordance with paragraph 2.10.1.1. RMA bits 34 and 35 are reserved. The actual central memory size shall be a system installation parameter.

### 3.1.4 Access Protections

Having established an environment in which many users may share code and data it is a requirement that a suitable protection mechanism be provided so as to insulate the individual users from each other. Four facilities are provided to guarantee interprocess and intraprocess protection. The interprocess protection shall be achieved via the process segment table which defines the address space of a process. The intraprocess protection shall be achieved by means of ring and key/lock facilities. Within the process address space, segments shall be organized into a privileged hierarchy according to the ring numbers associated with each of those segments. Ring one shall be the most privileged ring while ring 15 shall be the least privileged ring.


In general, a procedure executing in a particular ring shall have access to code and data in that ring and in any ring outside, (having a greater ring number than), its own. Access to inner rings can only be made through carefully controlled entry points. The key/lock facility shall be used to partition the process address space into several subspaces. In general, a procedure executing in a partition with a given key/lock shall have controlled access to the code and data of other partitions having different key/locks. When both key/lock and ring facilities are used, the process address space shall be organized with a vertical privileged hierarchy complemented by horizontal partitions.

### 3.2 Process Virtual Address

The following paragraphs define the format of the process virtual address and the logical algorithms used for translating the process virtual address into the system virtual address.

#### 3.2.1 Format

The process virtual address {PVA} shall constitute the effective address presented by a program {process} to address the central memory. The formation of the PVA shall be determined by the instruction repertoire and the manner in which the various fields from each instruction shall be used to form the effective address. The format of the PVA shall be as follows:



##### 3.2.1.1 Ring Number

The ring number {RN} shall consist of a four bit field contained in bit positions 16 through 19 of each PVA. It shall be used for access validation as discussed in section 3.6.

RN shall also be used as a special flag such that a ring number of zero, {RN = 0} shall denote an unlinked Pointer. See 2.8.1.13.

The test for Ring Number equal zero {RN=0} shall be performed at and only at the following points:

Instruction	Object tested for Ring No. Zero	Action taken when Ring No. = Zero
Return {Op. 04}	Any A register as read from the Previous Stack Frame Save Area {2.6.1.4}	Sets MCR6D at the completion of instruction execution.
Pop {Op. 06}	Register A1 or A2 as read from the Previous Stack Frame Save Area {2.6.1.5}	Does not inhibit instruction execution. Does not alter the UTP.
Load Multiple {Op. 80} Load Address {Op. 84} Load Address, Indexed {Op. A0}	The quantity as read from memory that is to be loaded into an A register {2.2.1.6 & 2.2.1.7}	

##### 3.2.1.2 Segment Number

The segment number {SEG} shall consist of a 12-bit field contained in bit positions 20 through 31 of each PVA. It shall be used to identify a single segment from all other segments addressable by the process.

##### 3.2.1.3 Byte Number


The byte number {BN} shall consist of a 32-bit field contained in bit positions 32 through 63 of each PVA. It shall specify the byte location for displacement within a segment. Bit position 32 of each PVA shall constitute the sign bit of the BN field and must be in the zero state. In the one, {negative} state, this bit shall generate an Address Specification interrupt at the time it is used to address central memory.

### 3.3 Process Segment Table

The process virtual address shall be translated into the system virtual address by means of the process segment table. The process segment table shall be specified by two values: the segment table address {STA} and the segment table length {STL}. The STA shall represent the real address of the first entry of the process segment table. Each entry within a segment table shall be 64-bits long and shall be accessed by indexing the STA with the appropriate segment number. The STL, plus one, shall represent the number of usable entries in the associated segment table. The segment number, {which is applied as an index to the STA} must be less than or equal to the value of the STL. The process segment table shall effectively define the process virtual address space. The maximum number of entries which may be contained in a segment table shall be 4096.

#### 3.3.1 Segment Descriptors

Each of the 64-bit entries contained in the segment table shall be referred to as segment descriptors and shall be formatted as follows:





### 3.3.1.1 Control Fields

The 8 control bits contained in each segment descriptor, {bit positions 00 through 07}, shall be grouped into 4 2-bit fields referred to as VL, XP, RP, and WP. Each of these four groups shall be decoded and translated as follows:

<u>VL</u>		<u>RP</u>	
00	Invalid Entry	00	Non-Readable Segment
01	{Reserved}	01	Read Controlled by Key/lock
10	Regular Segment	10	Read Not Controlled by Key/lock
11	Cache By-Pass Segment	11	Binding Section Segment-Read not Controlled by Key/Lock
<u>XP</u>		<u>WP</u>	
00	Non-Executable Segment	00	Non Writable Segment
01	Non-Privileged Executable Segment	01	Write Controlled by Key/lock
10	Local Privileged Executable Segment	10	Write not Controlled by Key/lock
11	Global Privileged Executable Segment	11	{Reserved}

Notes. Binding Section Segments shall be created by the System software {Linker} and shall be used during the execution of Call instructions as described in Section 2.6 of this specification. Segments having RP=11 may be read as if RP=10.

Read, Write and Execution privileges are described in Section 3.6 of this specification.

### 3.3.1.2 Access Validation Fields

The R1 and R2 fields shall all consist of 4 bits each. GL shall be a 2-bit field and key/lock a 6-bit field. These fields shall constitute inputs to the access control mechanism in order to perform access validation as described in Section 3.6 of this specification.

### 3.3.1.3 Active Segment Identifier

The active segment identifier {ASID} shall consist of a 16-bit field and shall constitute a global name which identifies a single segment from all other segments currently active in the system.

### 3.3.1.4 Conversion to System Virtual Address

The process segment table entries shall be used primarily to validate central memory accesses. However, they shall also be utilized to convert the PVA to a system virtual address {SVA}, by substituting a 16-bit active segment identifier for the 12-bit process segment number. The formation of the SVA is illustrated in Figure 3.3-1.





Figure 3.3-1  
 Conversion of PVA to SVA

### 3.4 System Virtual Address

This section specifies the format of the system virtual address and the logical algorithms used for translating the system virtual address into the real memory address. The system virtual address {SVA} shall represent a global address shared by all processes active in the system. An SVA shall consist of an active segment identifier {ASID} and a byte number {BN}. The format of an SVA shall be defined as follows:



#### 3.4.1 Active Segment Identifier

The active segment identifier {ASID} shall consist of a 16-bit field contained in bit positions 16 through 31 of the SVA. The ASID shall represent a global name that identifies the segment from all other currently active segments in the system. Two processes which are sharing a segment may have different {process} segment numbers {SEG} to address that segment, but must have the same ASID.

3.4.2 Byte Number

The byte number {BN} shall consist of a 31-bit field contained in bit positions 33 through 63 of the SVA. It shall specify the byte location {for displacement} within a segment.

Within the BN, the address translation mechanism shall further recognize two subfields: a page number {PN} and a page offset {PO}.

Note. It must be stressed that these subfields are recognized only by the address translation mechanism and are transparent to general programs.

3.4.2.1 Page Number

The page number {PN} field shall be variable in size and range from 15 to 22 bits, as determined by the page size of the system. The page size shall be fixed on a per installation basis and shall not vary while the system is running. The actual size of the page number field shall be contained as a mask in the page size mask register.

3.4.2.2 Page Size Mask Register

The page size mask register shall be set such that its use against bits 48 through 54 of the SVA shall allow the separation of the page number from the page offset. Bit positions 33 through 47 of the SVA shall be automatically included in the page number, and bits 55 through 63 shall be automatically included in the page offset. The page size mask shall consist of 7 bits and shall represent a logical prefix vector with {7-U} ones, followed by U zeros, where the page size is  $2^U \times 512$  bytes. For example, U=2 yields a page size of  $2^{(2+9)} = 2048$  bytes. The corresponding page size mask would be set to : "1111100."

3.4.2.3 Page Offset

The page offset {PO} shall represent the displacement of the central memory location to be accessed relative to the page boundary. This field shall vary with the page size and range from 9 to 16 bits.

The formation of the page number and the page offset from the byte number and the page size mask is illustrated by Figure 3.4-1 as follows:




Figure 3.4-1

Formation of Page Number and Page Offset

### 3.5 System Page Table (SPT)

System Virtual Addresses (SVAs) shall be translated into Real Memory Addresses (RMAs) by means of the System Page Table. Each page currently allocated in the central memory shall have a corresponding entry (Page Descriptor) in the System Page Table which contains the ASID, the Page Number, and the corresponding physical address where the page starts in Real Memory.

The system page table shall be specified by two values: the page table address (PTA) (2.5.1.3) and the page table length (PTL) (2.5.1.4). The page table address shall represent the real address of the first entry of the system page table which must be 0, modulo page table length. Each page table entry shall consist of a 64-bit word or Page Descriptor (3.5.1).

The page descriptor required to translate an SVA into an RMA shall be found by first forming an index (3.5.2.1) into the System Page Table and then by a search (3.5.2.2) of up to 32 entries to find the descriptor corresponding to the SVA to be translated.


The Page Table Length shall consist of 8 bits and shall also specify the length as  $2^n \times 4096$  bytes for  $n = 0, 1, 2, \dots, 8$ . (See 2.5.1.4). The minimum page table length shall be 4096 bytes or 512 entries and the maximum page table length shall be 1 million bytes or 128K entries.

PTL	Number of Entries
00	512
01	1,024
03	2,048
07	4,096
0F	8,192
1F	16,384
3F	32,768
7F	65,536
FF	131,072

(The System Page Table specified by the software will typically be 2-4 times larger than the number of available page frames as determined by the central memory size and the page size).

### 3.5.1 Page Descriptors

System page table entries shall consist of 64-bits each, and shall be referred to as page descriptors. Each page descriptor shall identify a page frame to be accessed as well as record usage of that page frame. Page descriptors shall be formatted as follows:



#### 3.5.1.1 Control and Status Fields

The four control bits in positions 00 through 03 are the Valid {V}, Continue {C}, Used {U}, and Modified {M} bits. These shall be decoded and translated as follows:

Bit No.	Set	Clear	
00	Valid entry	Invalid entry	} Control
01	Continue search	May stop search	
02	Used	Unused	} Status
03	Modified	Unmodified	

The Valid and Continue bits shall provide the means for controlling the search of the page table for the proper SVA. (See 3.5.2.2.)

The hardware shall set the Used bit when the Page table entry is used for address translation. The hardware never clears this bit.

The hardware shall set the Modified bit when the Page Table entry has been used for address translation which will result in a write into the associated page. The hardware never clears this bit.

### 3.5.1.2 Segment/Page Identifier {SPID}

The 38-bit Segment/Page Identifier field shall identify the System Virtual Address for the Page Descriptor Entry. It shall include the 16-bit ASID and the 22-bit Page Number. For a system in which the page size is larger than 512 bytes, i.e., Page Number less than 22 bits, zeroes shall be correspondingly added in the rightmost bit positions. {Nonzero bits cause the operation of the address translation hardware to be undefined.}

### 3.5.1.3 Page Frame Address

This 22-bit field is the physical address of the Page Frame.

When the page size is larger than 512 bytes, zeros must be present in the rightmost bit positions to obtain proper alignment. {Nonzero bits cause the operation of the address translation to be undefined.}

### 3.5.2 Allocation of Page Descriptors

#### 3.5.2.1 Location of a Page Descriptor in the Page Table

The page table descriptor required to translate an SVA into an RMA shall be found by first forming an index into the System Page Table and then by a search (3.5.2.2) of up to 32 entries in order to find the descriptor corresponding to the SVA to be translated.

The index into the page table is a pseudo random mapping (hashing) of a large (38-bit) address space into a smaller (16 or less bit) address space. Because it is a many-to-one mapping, the SVA's associated with several pages may map into the same index into the Page Table.

These multiple entries will be placed in the Page Table after (higher addresses) the entry indicated by the index, thus potentially requiring a search of additional entries as described in 3.5.2.2.

The address of the first entry searched in the Page Table shall be formed from the SVA as described below (see figure 3.5-1).

- 1) The EXCLUSIVE OR of the 16-bit ASID and the rightmost 16 bits of the Page Number shall be formed.
- 2) A logical AND shall be performed with the leftmost 8 bits of the 16 bits resulting from step 1 and the Page Table length. This reduces the index to a value within the current page table length.
- 3) The 16-bit quantity from step 2 shall have four zero bits catenated in the right to form the index into the page table.
- 4) This index is merged with the Page Table Address which is 0, modulo the Page Table length, thus having zeroes where the index is inserted (2.1.1.3).




Figure 3.5-1 Transformation of SVA to RMA (ignoring MAP files)

### 3.5.2.2 Search for Page Descriptor in the Page Table

The processor shall test up to 32 entries in the System Page Table while searching for an entry whose Segment/Page Identifier matches that of the SVA initiating the search. The 32 entries tested are those contiguous, valid or invalid, entries which start at the location in the System Page Table indicated by the hash index described in the previous paragraph and include the next 31 higher address words. A search which encounters the end of the Page Table before searching 32 entries shall continue the search at the first entry in the Page Table.

In general, the processor conducts the search in sequential order by increasing address. For optimal performance, therefore, the operating system should put entries into the page table in this same order. However, the processor may alter the sequence of the search under certain circumstances. In these cases, the search shall still be complete and accurate but may result in more entries being tested before finding the match than would have been tested on a strictly sequential search. The processor may but need not test any entries after the first sequential entry having the continue flag clear. The interpretation of this continue bit is independent of the valid bit. The processor shall never alter the state of the valid bit or the continue bit as part of searching the Page Table.

The valid bit, when set, indicates to the processor that this entry should be tested for a possible match to the current SVA. The processor shall always test the validity of any Page Descriptor during the first (and perhaps only) utilization of that Page Descriptor during an instruction execution (see 2.6.2.1). When a Page Descriptor is used more than once during the same instruction, the processor shall either ignore the valid bit after once validating an entry or may continue to test validity as long as any subsequent Page Fault resulting from an asynchronously cleared valid bit results in inhibiting the instruction execution.

The hardware implementations are free to make the following assumptions:

- The processor may assume on any search of the System Page Table that no more than one entry (valid or invalid) exists within this set of 32 entries which has a Segment/Page Identifier satisfying the search.
- The processor may assume during the execution of any given instruction that no other processor changes the continue bit in any entry involved between the hash index and the required Page Descriptor in any search associated with this execution; however another processor may change the valid bit at any time. Note that the continue bit in the required descriptor may be changed at any time.
- The processor may assume that valid entries in the System Page Table at the beginning of an instruction execution will be present during the remainder of the execution of that same instruction, although the valid bit may have been cleared during execution.

### 3.5.2.3

#### Formation of the Real Memory Address (RMA)

The logical algorithm for translating a system virtual address to a real memory address is depicted in Figure 3.5-1. The algorithm to obtain the proper Page Descriptor in the System Page Table has been described in the previous subparagraphs.

The dotted lines indicate the variations in field lengths which are introduced by the variable page size.

### 3.6 Access Protection

The smallest unit of access protection which can be specified shall be a segment. Four mechanisms shall be provided to facilitate interprocess and intraprocess protections. The interprocess protection shall be achieved by means of the process segment table which shall define the address space of a process. Three facilities shall be provided to achieve intraprocess protection. Segment Descriptor control fields shall be used to specify whether Read, Execute or Write access to a segment is permitted. The ring structure shall be used to organize the segments into a privileged hierarchy according to the ring number associated with each of the segments. The key/lock facility shall be used to partition the process access space into several subspaces with only restricted access from one to the other. When both ring and key/lock facilities are used, the process address space shall be organized with a vertical privileged hierarchy complemented by horizontal partitions.

#### 3.6.1 Access Control fields.

The Execute, Read and Write access to each segment shall be controlled by the XP, RP and WP fields of each associated Segment Descriptor. The format and descriptions of the fields are specified in paragraph 3.3.1.1 of this specification.

### 3.6.2 Ring Hierarchy

The ability to grant access rights to a particular segment is not sufficient control, and that mechanism is augmented by a technique governing intra-process control. This technique is an extension of the common two state {system state and user state} machines. The central processor operates in any of fifteen states {levels of privilege}. These states are rings of protection. In general, segments in the same ring have access to each other limited only by their prescribed access modes. However, communication between segments in different rings is carefully controlled. Passing control inwards {to a smaller ring number} is achieved by providing the callee with a gate through which the caller must pass. The most common example of this process occurs when a user calls on the operating system to perform a task. To ensure protection when returning from an outward call, both outward calls and inward returns shall result in interrupts and transfer of control to the operating system.

#### 3.6.2.1 Execute Ring Bracket

It is frequently convenient to allow a segment to execute in several rings. This is accomplished by giving the segment an execute bracket. This bracket delimits the rings in which the segment may be executed - always provided that the segment has execute access granted by the XP field. The R1-R2 fields in the segment descriptor are used to denote the rings of which a segment may be a member.

Execute Access       $R1 \leq P \cdot RN \leq R2$

If a process is executing in a ring contained in the execute bracket of a segment, and control is transferred to that segment, then the ring of execution is unchanged. {See the Branch instruction description in sub-paragraph 2.2.3.6 of this specification}.

For the Call instruction, as described in sub-paragraph 2.6.1.2 of this specification, if the current ring of execution was greater than the ring bracket, it would be set equal to the greater ring number in the bracket, assuming the transfer of execution control is allowed.



Systems Development  
Architectural Design and Control

### 3.6.2.2 Read and Write Limits

The concept of executing ring bracket is extended to read and write protection. A process must be executing within the read or write limit of a segment, and appropriate access must have been granted for their operations to be executed. The conditions for reading and writing a segment are given below.

#### Write Access

$$PVA.RN \leq R1$$

#### Read Access

$$PVA.RN \leq R2$$

Where the PVA.RN is the ring number contained in the A Register with which the access is being made.

### 3.6.2.3 Call Ring Limit {See 2.5.5 for Code Base Pointer Format}

When a procedure makes a call on another procedure executing in same or inner ring bracket, the right to make the call must first be validated, and the proper use of the gate must be checked. The authority to make the call has been given to the caller if:

$$PVA.RN \leq CB-R3 \text{ {Code Base Pointer - R3 field}}; \text{ see 2.5.5.1,}$$

and if it is entered via the proper entry points {gate}. To further assure that the call is not made to an outer ring bracket, a check on  $PVA.RN \geq R1$  is also made. The control of the call gate is implemented via the binding section which contains all the allowable entry points {code base pointers} to a procedure. The binding section is constructed by System Linker and is not modifiable by regular procedures. The format of code base pointer is described in Section 2.5.5.

### 3.6.3 Key/Lock Facility


The Key/Lock is another protection facility that complements the ring hierarchy for controlling the intraprocess access. It can be used to partition procedures and/or data within the same ring bracket into zones with restricted access between each other. Functionally, the Key/Lock structure is an extension of conventional storage key structure. The unit of protection, however, has been changed from physical storage blocks into virtual segments.

The Key/Lock facility provides the following capabilities:

- Total firewalling between subsystems in the same ring bracket.
- Total isolation of data in less privileged rings from more privileged rings.
- Facile validation of access of call arguments on calls between procedures of different keys, where one of the keys is the master key.
- Write control within a ring bracket running under the master key (e.g., process services)
- Write control of data in less privileged rings from more privileged rings.

3.6.3.1 Formats of Key/Lock Fields

The 8-bit field {Bit 32 to 39} of the Segment Descriptor specifies the Key/Lock for the associated segment. The format of the field is as follows.




The interpretation of the field for procedure and data segments is as follows: {When Key/Lock is equal to zero, both G and L shall be interpreted as zeroes}  
Procedure

- G=0 Global master key or no lock
- G=1 Global 6-bit key or lock
- L=0 Local master key
- L=1 Local 6-bit key

Data segment

- G=0 Global - No Lock
- G=1 Global 6-bit lock
- L=0 Local - No Lock
- L=1 Local 6-bit lock

Two different keys may be associated with the P-Register for the executing segment, the format is as shown below. These locks are described in 3.6.3.2.



G = global key      L = local key

If either G or L = 0, that is a master key.

Conceptually each segment has two keys which can be tested on every access; global to global, local to local, with access being granted if both key/lock tests succeed. In fact, since there is only one six-bit field in the segment descriptor word, it is only possible for each segment to have one non-zero key so that in the case where both the global and local keys are non-zero they must be the same. The only exception to this is the P register of the machine where it is necessary to carry two non-zero non-identical keys in order to support access validation on calls and write control.

3.6.3.2 Access Validations

The key/lock is further controlled by the RP and WP controlled field in the Segment Descriptor {Please refer to Section 3.3.1.1 for the format of RP and WP}.

Read-Write access

For read or write accesses the double key comparison only occurs if key/lock control is specified for that type of access, i.e., RP = 01 and/or WP = 01.

The G-key and L-key of the P-register are tested with the G-lock and L-lock of the segment to be accessed; G to G and L to L with access being granted if both key lock tests succeed. A test is successful if: key equal to lock, or master key, or no lock.

Call/Branch {See 2.6.1.2 and 2.2.3.6, respectively}

For a Call or Branch, the P-register G-key is compared with the G-lock of the "called" or "branched to" segment. A Call or Branch is permitted if G-key equal to G-lock, or G-master key, or G-no lock.

On a successful Call/Branch, the P register is updated as follows:

Caller's G-key {old P register}	Callee's G-key/lock {Segment Descriptor}	New G-key of P register
0	0	0
0	k2	k2
k1	0	k1
k1	k2	k1/k2*

The new local L-key of the P register is always obtained from the callee's L-key in the segment descriptor.

Return {See 2.6.1.4}

On a return, the P register local and global keys are obtained from the stack frame save area. However, the hardware checks to ensure that the caller does not return with greater privilege than he started with. The new P register key/locks are set as follows:

G-key from stack frame save area	G-key from caller's SDE	G-key new P register
0	0	0
k1	0	k1
k1	k2	k1/k2*
0	k2	access violation


L-key from stack frame save area	L-key from caller's SDE	L-key new P register
0	0	0
k1	k2	k1/2*
0	k2	access violation
k1	0	access violation

\* k1 must equal k2 or an access violation results

3.6.3.3 Software Conventions

It is expected that some software conventions will be followed for using the key/lock facility. The following are examples of such conventions:

1. By using non-zero local locks, data can be restricted to be written or accessed by only "local" procedures. Normally, no procedure will have a master local key.
2. User and System procedures are normally assigned with a non-zero local key and a master global key. All non-local data are not controlled {0,0}.
3. To isolate Subsystems from each other, master global key is not assigned to them. Data to be shared by User or System (but not other Subsystems) are assigned with a global lock but no local lock. Local lock is still used for truly local data.



System

When called by user  
 SP1 can write SD1  
 SP1 can read SD2, SD3  
 SP1 can not write SD2, SD3  
 SP1 can not read or write UD3, SS1D3, SS2D2

When called by SS1P1  
 SP1 can write SD1  
 SP1 can read SD2, SD3  
 SP1 can write SS1D1  
 SP1 can read SS1D2  
 SP1 can not write SS1D2, SS2D1  
 SP1 can not read or write SS1D3, SS2D2, SS2D3

**Note:** By software convention no Procedure can have a Master Local Key

**Key:** SP=System Procedure  
 SD=System data Base  
 SS1=Subsystem 1  
 U=User  
 {0,1,W}={Global, Local, Access Type}  
 Access Type w = Write Check,  
 No Read Check  
 Access Type Rw = Write Check,  
 Read Check

Figure 3.6 : Example of Key/Lock Utilization

#### 4.0 Central Memory

##### 4.1 General

Central memory shall provide main storage for all processors in a system. It shall also provide the primary communication paths for all processors in the system. All processors shall be able to access all central memory.

Central memory may be thought of as consisting of three parts:

- Storage Units
- Distributors
- Ports

These are illustrated in Figure 4.1-1. The memory models shall be constructed from various configurations of these elements.




Figure 4.1-1  
Memory System Elements

##### 4.1.1 Memory Storage Unit

A storage unit shall be organized into several independent banks, with each bank having a data word width of 64 bits plus 8 bits for error correcting code.

Access to the storage unit shall have a data path 64 bits wide. Data shall be accompanied by error correcting code. Address and control signals shall be accompanied by parity bits.

The number of banks, degree of interleaving and other characteristics are model dependent.

##### 4.1.2 Memory Distributors

Although several characteristics of distributors are model dependent, a few general statements can be made.

- Error correcting logic shall reside in the distributor
- Partial write hardware shall reside in the distributor
- Data Path 64 bits wide
- No long term lockout of memory ports

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-3

#### 4.1.3 Standard Memory Ports

The standard memory ports shall be 64-bit ports.

These ports and all interfaces to these ports shall be synchronous with the local mainframe clock.

The standard port shall be capable of accepting memory requests as follows:

P2 - one request every 56 ns  
P3 - one request every 64 ns  
THETA - one request every 64 ns

When the port is unable to accept additional requests, due to a memory bank busy or distributor busy, it shall send a PORTBUSY signal to the processor interface thus stopping the flow of requests to the port. There shall be a sufficient buffering within the central memory port to allow for cable delay and processor recognition of the PORTBUSY signal. This delay shall not exceed 8 clock cycles; thus up to 8 additional requests may have to be buffered within the port.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-4

#### 4.1.4 M1 Memory

The M1 has a major clock cycle of 50 ns and three ports which are assigned as follows:

Port 0 P1  
Port 1 I1  
Port 2 Optional second P1

See Figure 1.3-1.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-5

4.1.5 M2 Memory

The M2 has a major clock cycle of 56 ns and four logically identical ports which are physically assigned as specified in Table 1.3-1. See Figure 1.3-2.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-6

4.1.6 M3 Memory

The M3 has a major clock cycle of 64 ns, and four unique ports which must be assigned as specified in Table 1.3-1.

The processor access to shared memory is via the External Processor Port generated within the Central Memory Control (CMC), which shall contain the hardware necessary to resynchronize the processor's request from a 64 ns major clock cycle to a 56 ns major clock cycle when required. Note that both processors share this single External Processor Port to shared memory. See Figure 1.3-3.



Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-7

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-8

#### 4.1.7 THETA Memory

The THETA memory has a clock cycle of 16 ns, and four unique ports which must be assigned as specified in Table 1.3-1.

#### 4.1.8 Shared Memory

P2 and P3 shall provide connections for up to two independent memories. This allows multi-mainframe system configurations such as the one shown in Figure 1.3-5. The one central memory which is accessible from both processors may be used by the software for interprocessor communications. That portion of central memory so used is called shared memory.

Refer to the CYBER 180 Configuration Notebook for a more comprehensive description of supported system configurations.

Note that all active pages within a given segment must be within the same memory element.

4.1.9 Standard Memory Port Interface

Table 4.1-1 specifies the signals at a standard memory port.

Input into Standard Memory Port

Data In	64 lines + 8 lines {Parity}
Address	27 lines + 4 lines {Parity}
Mark Lines	8 lines + 1 line {Parity}
Tag In Lines	8 lines + 1 line {Parity}
Function Code	4 lines + 1 line {Parity}
Request	1 line

Output from Standard Memory Port

Data Out	64 lines + 8 lines {Parity}
Tag Out Lines	8 lines + 1 line {Parity}
Response Code	3 lines + 1 line {Parity}
Response	1 line
Port Busy	1 line
Interrupt	1 line

Table 4.1-1  
 Standard Memory Port

a. Data In

The Data In lines shall contain the information which is to be stored into central memory during write operations. A parity bit shall accompany each byte of data.

The contents of the Data In lines on non-write operations shall be undefined but with correct parity.

b. Address

The Address lines shall contain the word address that is to be accessed in memory. This consists of RMA bits 36-60. Two additional address lines shall be provided and reserved for RMA bits 34 & 35. The address shall be accompanied by four parity bits in a format that is model dependent.

The contents of the Address lines on Interrupt operations shall be undefined but with correct parity.

The 32 bits in the Real Memory Address {RMA} are assigned as follows:

<u>Bit</u>	<u>Description</u>
32	Sign bit - this bit being set will cause an Address Specification Error in the processor. Port Select - See 2.10.1.1
33	Reserved
34,35	Unused address bits
36,37	Select 32 of 64 Megabytes - {Configuration switch SW1} *
38	Select 16 of 32 Megabytes - {Configuration switch SW2}
39	Select 8 of 16 Megabytes - {Configuration switch SW3}
40	Select 4 of 8 Megabytes - {Configuration switch SW4}
41	Select 2 of 4 Megabytes - {Configuration switch SW5}
42	Select 1 of 2 Megabytes - {Configuration switch SW6}
43	Full word address within one megabyte
44-60	Select 1 of 8 bytes {not transmitted to the memory}

\* {See paragraph 4.4.4 for description of configuration switches}

The maximum memory size supported by the different memory models is as shown below:

<u>Memory Model</u>	<u>Maximum Memory Available</u>
M1	8 MB
M2	16 MB
M3	16 MB
THETA	32 MB

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-11

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-12

The address bits above those required for the maximum memory size are ignored by the various memory models. Thus the addresses are interpreted modulo "maximum memory". For example, addresses with any of bits 2-7 set on M2 or M3 will be interpreted modulo 16 MB (or will wrap-around at 0, modulo 16MB).

References to addresses less than or equal to the maximum memory size but greater than the installed memory size, that is potential but non-existent addresses, are interpreted as follows when the configuration switches are not active:

Read

When an attempt is made to read a memory cell which does not physically exist in real memory, memory will return a word consisting of all ones and will not give any error indication.

Write

When an attempt is made to write a memory cell which does not physically exist in real memory, the write completes as though the memory cell existed and no error indication is given.

c. Mark Lines

During partial write operations, these lines shall indicate which bytes are valid within the Data In Word. One parity bit shall accompany the Mark lines.

The contents of the Mark lines on read type operations shall be undefined but with correct parity.

d. Tag In Lines

The Tag In lines shall contain requesting processor defined information during read or write operations. This tag information shall be returned unmodified to the requesting processor with the response from memory. If the requesting processor has more than one outstanding request, then it shall use this information for internal sequencing and routing of the response. Multiple requests to the same address shall be issued in the order they were received from the processor. A parity bit shall accompany the Tag In lines.

e. Function Code

The function lines shall contain the desired Function Code for a given memory request. Four lines shall specify up to sixteen functions. The function lines shall be accompanied by a parity bit. A detailed definition of the various functions is included in Section 4.2 of this specification.

f. Request

This line shall be the strobe for all signals coming into the port.

g. Data Out

The Data Out lines shall contain the information being returned in response to a read operation. A parity bit shall accompany each byte of data.

On write type operations, the contents of the Data Out lines shall be undefined but with correct parity.

h. Tag Out Lines

The Tag Out lines shall contain a copy of the information placed on the Tag In lines during the read or write request. This information shall be used for sequencing as described in paragraph 4.1.7d. The tag + parity shall be returned to the processor exactly as it was received one major clock cycle prior to the corresponding data on the Data Out and Response Code lines.

i. Response

This signal shall provide the strobe for the Tag Out lines and shall occur one major clock cycle prior to the corresponding data on the Data Out and Response Code lines. Thus for M2 or M3, this signal must be delayed for 56 or 64 ns respectively within the processor in order to subsequently serve as the strobe for the Data Out and Response Code lines from the memory ports.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

---

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-13

j. Response Code

These lines shall specify the nature of the response being returned to the processor. These codes are described in detail in section 4.2.2. The Response Code shall be accompanied by a parity bit. Three lines specify up to eight response codes.

k. Interrupt

This line shall transmit an interrupt signal to the processor which is attached to the port. Section 4.2 describes how this signal is generated. An interrupt from shared memory to the CMC of P3 (see figure 4.1-4) shall be transmitted to both port 0 and port 1 of the CMC.

l. Port Busy

This signal is described in paragraph 4.1.3.

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-14

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-15

#### 4.2 Memory Functions, Responses, and Operations

4.2.1 Memory Functions  
Memory shall perform the following operations as specified by the four bit code received on the function lines.

0000	READ
0001 *	
0010	WRITE
0011 *	
0100	READ AND SET LOCK
0101	READ AND CLEAR LOCK
0110	EXCHANGE
0111 *	
1000 *	
1001 *	
1010	READ FREE RUNNING COUNTER
1011	REFRESH COUNTER RESYNC
1100	INTERRUPT
1101 *	
1110 *	
1111 *	

\* Function codes 1, 3, 7, 8, 9, D, E and F are ILLEGAL on a standard memory port and will result in a REJECT response. Function code A will also result in a REJECT response from the standard memory ports on M3 and THETA.

4.2.2 Memory Responses  
The following response codes shall be sent to a processor in response to function codes.

000	WRITE RESPONSE
001	WRITE RESPONSE UNCORRECTABLE ERROR
010	WRITE RESPONSE CORRECTED ERROR
011	INTERRUPT RESPONSE
100	READ RESPONSE
101	READ RESPONSE UNCORRECTABLE ERROR
110	READ RESPONSE CORRECTED ERROR
111	REJECT

#### 4.2.3 Memory Operations

4.2.3.1 READ  
Initiation  
- Function Code, Address and Tag are received during one clock period.

Response  
- Response Code, Tag, and 64 bits of data as specified by the fullword address.

4.2.3.2 WRITE  
This operation shall modify the bytes in the word specified by the word address and mark bits.

Initiation  
- Function Code, Address, Tag, Mark Bits, and 64 bits of data are received during one clock period.

Response  
- Response Code and Tag

If all Mark bits are set on a WRITE operation, the selected memory bank shall perform a Write Cycle. If any Mark Bits are cleared on a WRITE operation, the selected memory bank shall perform a read of the specified fullword, modify the bytes as specified by the mark bits and write the modified word into memory. No other accesses from any port shall be permitted to the central memory word from the beginning of the read to the end of the write.

4.2.3.3 READ AND SET LOCK; READ AND CLEAR LOCK; EXCHANGE

These operations shall modify the bytes in the word specified by the word address and mark bits. Eight bytes of unmodified data shall be returned to the processor on these operations. No other accesses from any port shall be permitted to the central memory word from the beginning of the read to the end of the write.

The READ AND SET LOCK operation shall form a logical "OR" between the marked Data In bytes and the data read from memory, and shall rewrite the modified data into memory.

The READ AND CLEAR LOCK operation shall form a logical "AND" between the marked Data In bytes and the data read from memory, and shall rewrite the modified data into memory.

The EXCHANGE operation shall exchange the marked Data In bytes with the corresponding bytes in the word read from memory, and shall rewrite the modified data into memory.

Initiation

- Function Code, Address, Tag, Mark Bits, and data are received during one clock period.

Response

- Response Code, Tag, and 64 bits of data as specified by the fullword address.

4.2.3.4 READ FREE RUNNING COUNTER

Initiation

- Function Code, and Tags are received during one clock period.

Response

- Response Code, Tag, and 64 bits of data from the 48-bit Free Running Counter, right justified, zero filled in the leftmost 16 bits.

On M3, this code is treated as an ILLEGAL function on ports 2 and 3 {ECS and IOU}.

4.2.3.5 REFRESH COUNTER RESYNC

This function is a hardware debug tool and, on memories having refresh counters, shall resynchronize the next request on this port with the memory refresh counter. {Refer to appropriate memory engineering specification.}

Initiation

- Function code and tag are received during one clock period. The address and data are ignored by the memory but must have correct parity.

Response

- Response code and tag. The response code returned shall be an Interrupt Response {011}.

4.2.3.6 INTERRUPT

This function shall send an interrupt to the processor attached to the port specified by the contents of the data received on the Data In lines. Bits are assigned as follows:

Bit No.	b0	b1	b2	b3
Send Interrupt to Port No.	3	2	1	0

Bits 0-57 shall not be used to send interrupts. These bits shall be ignored by the memory but shall have correct parity.

Initiation

Function and data are received during a single clock period.

Response

A single Interrupt Response is returned.

One or more ports may receive an interrupt due to an interrupt operation. This includes sending an interrupt to one's self. The Interrupt signal is not required to accompany the Interrupt Response and may be significantly earlier. When interrupting one's self, the instruction which issued the interrupt must complete before the interrupt is taken.

4.2.4 Function and Response Code Interrelationships

Table 4.2-1 shows what types of conditions cause a particular response for a given function. Table 4.2-2 shows what hardware action is taken when a particular condition is sensed for a given function.

	Write Response Write Response Uncorrectable Error	Write Response Correctable Error	Interrupt Response	Read Response	Read Response Uncorrectable Error	Read Response Correctable Error	Reject
Read	N/A	N/A	N/A	1	3,4	2	6
Write	1	3,4,5	2	N/A	N/A	N/A	6
Read and Set Lock	N/A	N/A	N/A	1	3,4 5	2	6
Read and Clear Lock	N/A	N/A	N/A	1	3,4 5	2	6
Exchange	N/A	N/A	N/A	1	3,4 5	2	6
Read Free Running Counter	N/A	N/A	N/A	1	4	N/A	6
Refresh Counter Resync	N/A	N/A	N/A	1	N/A	N/A	6
Interrupt	N/A	N/A	1	N/A	N/A	N/A	6,7

- 1) Normal transfer
- 2) Corrected error
- 3) Multiple bit error, OR  
Read parity error {applies when SEC/DED  
is disabled}, OR  
Corrected error & Uncorrectable error  
on the same operation
- 4) Parity error {except Function code parity  
error or Tag-in parity error}
- 5) Bounds fault
- 6) Function code parity error OR Illegal function
- 7) Data-in parity error

Table 4.2-1 Function vs. Response Code for a Given Failure

	Partial Write Path Parity Error	Data In Parity Error	Address Parity Error	Mark Parity Error	Tag Parity Error	Function Parity Error	Corrected Error	Multiple Error + Read Parity Error*	Bounds Fault	Illegal Function
Read	N/A	3	3	3	3	2	3	3	N/A	2
Write	5	3	1	1	3	2	4	1	1	2
Read and Set Lock	5	1	1	1	3	2	4	1	1	2
Read and Clear Lock	5	1	1	1	3	2	4	1	1	2
Exchange	5	1	1	1	3	2	4	1	1	2
Read Free Running Ctr.	N/A	N/A	3	N/A	3	2	N/A	N/A	N/A	2
Refresh Counter Resync	N/A	N/A	N/A	N/A	N/A	2	N/A	N/A	N/A	2
Interrupt	N/A	2	N/A	N/A	3	2	N/A	N/A	N/A	2

- 1. Inhibit Write
- 2. Force a single Reject response and inhibit Writes and Interrupts.
- 3. Operation proceeds normally with appropriate response.
- 4. The data read from memory shall be corrected, the marked bytes inserted, new SEC/DED code generated, the modified corrected data written back into memory.
- 5. Parity errors detected in the partial write paths will force a double error in the SEC/DED code rewritten into memory when the operation is a partial write operation.

Hardware Action Taken for Function vs. Failure  
In Addition to the Responses Shown in 4.2-1

Table 4.2-2

\* Applies when SEC/DED  
is disabled.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

---

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 4-20

4.3 Memory Performance Requirements

4.3.1 Ports

The maximum transfer rate on the Memory port shall be eight bytes per major clock cycle.

4.3.2 Distributor

Distributor performance shall be model dependent.

4.3.3 Access Time

Access time shall be model dependent.

4.3.4 Bank Cycle Time

Bank Cycle Time shall be model dependent.



4.4 RAM Features (See also Section 5.)

4.4.1 Parity

All address, control, and data paths that constitute the port interfaces shall carry a parity bit for each eight bit byte. All major address, control, and data paths which are internal to the memory and do not carry SEC/DED code shall carry a parity bit for each eight bit byte.

4.4.2 SEC/DED - Single Error Correction/Double Error Detection

All data within the memory banks shall be protected with SEC/DED logic. It shall be possible to disable the SEC/DED logic by utilizing the Environment Control Register. If SEC/DED is disabled, byte parity shall be carried across from the ports and stored into the memory banks.

4.4.3 Non-interleaved Mode

All memory models shall have the capability of operation in non-interleaved mode. This condition shall be controlled by the Environment Control Register. When in non-interleaved mode, sequential addresses shall reside in the same memory bank. This feature will allow software to degrade memory with a minimum impact on capacity.

4.4.4 Memory Configuration Switches

There shall be Memory Configuration switches within the memory to allow the logical reconfiguration of memory to remove failing memory portions from the address space. The available memory remaining after the reconfiguration shall be contiguous and start at address zero as seen from the processor. Switches SW1 through SW6 are three-position switches designated as follows:

	Switch Centered	Switch Up RMA bit forced to 1:	Switch Down RMA bit forced to 0:
SW1	No effect	38	38
SW2	No effect	39	39
SW3	No effect	40	40
SW4	No effect	41	41
SW5	No effect	42	42
SW6	No effect	43	43

Table 4.4-1  
Memory Configuration Switches

The specific switches implemented are a function of the maximum memory and minimum degrade required.

<u>Memory</u>	<u>Switches Implemented</u>
M1	Not yet specified
M2	SW3, SW4, SW5, SW6
M3	SW3, SW4, SW5, SW6
THETA	Not yet specified

See Table 4.5-3 for the appropriate reconfiguration for specific memory failures for each memory increment available on M2 and M3.

#### 4.5 Maintenance Registers

Table 4.5-1 lists memory maintenance registers and their access privilege. Maintenance registers fall into two classifications, those accessible via the maintenance channel, and those accessible via memory ports. Section 4.0 and Copy Free Running Counter to Xk {0p, 08} describe the operations that read and write these registers.

Register Number	Memory Port Access Privilege		Maintenance Chan. Access	Register Name
	Read	Write		
00	No Access	No Access	Read	Status Summary
10	No Access	No Access	Read	Element ID
12	No Access	No Access	Read	Options Installed
20	No Access	No Access	Read/Write	Environment Control
21	No Access	No Access	Read/Write	Bounds Register
A0	No Access	No Access	Read/Write	Corrected Error Log Dis 0
A1 *	No Access	No Access	Read/Write	Corrected Error Log Dis 1
A2 *	No Access	No Access	Read/Write	Corrected Error Log Dis 2
A3 *	No Access	No Access	Read/Write	Corrected Error Log Dis 3
A4	No Access	No Access	Read/Write	Uncorrectable Error Log 1 Dis 0
A5 *	No Access	No Access	Read/Write	Uncorrectable Error Log 1 Dis 1
A6 *	No Access	No Access	Read/Write	Uncorrectable Error Log 1 Dis 2
A7 *	No Access	No Access	Read/Write	Uncorrectable Error Log 1 Dis 3
A8	No Access	No Access	Read/Write	Uncorrectable Error Log 2 Dis 0
A9 *	No Access	No Access	Read/Write	Uncorrectable Error Log 2 Dis 1
AA *	No Access	No Access	Read/Write	Uncorrectable Error Log 2 Dis 2
AB *	No Access	No Access	Read/Write	Uncorrectable Error Log 2 Dis 3
BD **	Unprivileged	No Access	Write	Free Running Counter

Table 4.5-1  
Memory Register Access Privileges

\* Since M2 and M3 have only one distributor, these registers do not exist in either of these memories.

\*\* No address is necessary for the register accessed via the memory ports; this register is read unconditionally with a Read Free Running Counter function code.

#### Read

The memory maintenance registers {Table 4.5-1} may be read at any time.

#### Write

- Environment Control Register {20}

The following two bits may be switched at any time {by performing an 8-byte write with any one or both of these two bits altered}:

Disable Corrected Error Log  
Disable Corrected Error Response {Proposed}

No other bits may be switched without halting memory activity except as specifically permitted in the model-dependent Eng. Spec.

- Bounds Register {21}

Writing the bounds register without first halting all write activity on the port{5} either currently selected or to be selected by the write into the bounds registers shall cause undefined results with respect to the bounds checking.

- Corrected Error Log {A0}

- Uncorrectable Error Log {A4, A8}

The error logs may be written at any time. The clear of an error log following the logging of an error is intended to be accomplished by a one byte write of zeroes. Writes into the error logs which clear the valid bit and are larger than one byte shall cause the contents of the error log to be undefined unless all memory references are halted for the duration of the write.

- Free Running Counter {BD}

The Free Running Counter may be written at any time.

#### 4.5.1 Maintenance Registers Accessible by the Maintenance Channel

##### 4.5.1.1 Memory Status Summary {SS}

Register Address	Bit Positions	Description
00	56-57	Oscillator Selected
	58	Clock Tuning Mode
	59-60	Not Used
	61	Uncorrectable Error
	62	Corrected Error
	63	Long Warning

Systems Development  
Architectural Design and Control

#### Memory Status Summary Register

All of the bits in this register are dynamic. They may neither be set nor cleared directly but reflect the status of the associated condition.

#### Bit 63 - Long Warning

Logical one when a long warning type of environmental failure is present within the memory.

Logical zero when the long warning environmental parameters within the memory are within the normal range.

This bit returns to zero when and only when the memory long warning environmental parameters return to normal. The CLEAR ERROR signal does not affect this bit.

#### Bit 62 - Corrected Error

Logical one when the valid bit is set in the memory corrected error log AND bit 39 of the Memory Environmental Control Register is clear.

Logical zero when the valid bit is clear in corrected error log OR bit 39 of the Memory EC register is set.

This bit may be cleared by either of the following:

- . A CLEAR ERROR function from the IOU which clears the Corrected Error Log and thus this bit.
- . A write of zeroes into byte 0 of the Corrected Error Log which clears the valid bit and thus this bit.

{See paragraph 4.5.1.4 relative to bit 39 of the Memory EC Register.}

#### Bit 61 - Uncorrectable Error

Logical one when the valid bit is set in any of the memory Uncorrectable Error logs.

Logical zero when no valid bit is set in the memory Uncorrectable Error logs.

This bit may be cleared by either of the following:

- . A CLEAR ERROR function from the IOU which clears the Uncorrectable Error logs and thus this bit.
- . A write of zeroes into byte 0 of the appropriate Uncorrectable Error log which clears the valid bit and thus this bit.

Systems Development  
Architectural Design and Control

#### Bits 59 and 60 - Not Assigned

These bits are always logical zero.

#### Bit 58 - Clock Tuning Mode

Logical one when the Master Oscillator Fanout Module is in tuning mode.

Logical zero when the Master Oscillator Fanout Module is not in tuning mode.

#### Bits 56 and 57 - Oscillator Selected

These two bits shall indicate which of three possible positions the oscillator select switch is in on the system Master Oscillator Module. The frequencies represented by the two bits are:

<u>Bit 56</u>	<u>Bit 57</u>	<u>Oscillator Mode</u>
0	0	Normal
1	0	+2%
0	1	-2%

While any of the bits remain set in the Memory SS register, with the exception of bits 56 and 57 {Frequency selected}, a static signal is sent from the Memory to the IOU setting the summary status bit in the IOU SS register.

#### 4.5.1.2 Element Identifier {EID}

The Element Identifier shall consist of 32 bits right-justified. See 1.5.1.

#### 4.5.1.3 Options Installed {OI}

One of the basic purposes of this register is to aid software in determining the memory configuration {see paragraph 1.5}. In this 64-bit register, 16 bits identify the amount of memory installed and 8 bits identify the memory configuration {or degrade due to failing portion of memory}.

Bit Position	Description																																																																																					
0-15	Only one of these bits shall be set at a time to indicate the installed memory size in megabytes as shown.																																																																																					
	<table border="1"> <thead> <tr> <th>Bit</th> <th>M1</th> <th>M2</th> <th>M3</th> <th>THETA</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>{Not yet specified}</td> <td>1</td> <td>1</td> <td>{Not yet specified}</td> </tr> <tr> <td>1</td> <td></td> <td>2</td> <td>2</td> <td></td> </tr> <tr> <td>2</td> <td></td> <td>3</td> <td>3</td> <td></td> </tr> <tr> <td>3</td> <td></td> <td>4</td> <td>4</td> <td></td> </tr> <tr> <td>4</td> <td></td> <td>5</td> <td>Not Used</td> <td></td> </tr> <tr> <td>5</td> <td></td> <td>6</td> <td>6</td> <td></td> </tr> <tr> <td>6</td> <td></td> <td>7</td> <td>Not Used</td> <td></td> </tr> <tr> <td>7</td> <td></td> <td>8</td> <td>8</td> <td></td> </tr> <tr> <td>8</td> <td></td> <td>10</td> <td>Not Used</td> <td></td> </tr> <tr> <td>9</td> <td></td> <td>12</td> <td>12</td> <td></td> </tr> <tr> <td>10</td> <td></td> <td>14</td> <td>Not Used</td> <td></td> </tr> <tr> <td>11</td> <td></td> <td>16</td> <td>16</td> <td></td> </tr> <tr> <td>12</td> <td></td> <td colspan="3">Model-indep. options</td> </tr> <tr> <td>13</td> <td></td> <td colspan="3">Model-indep. options</td> </tr> <tr> <td>14</td> <td></td> <td colspan="3">Model-indep. options</td> </tr> <tr> <td>15</td> <td></td> <td colspan="3">Model-indep. options</td> </tr> </tbody> </table>	Bit	M1	M2	M3	THETA	0	{Not yet specified}	1	1	{Not yet specified}	1		2	2		2		3	3		3		4	4		4		5	Not Used		5		6	6		6		7	Not Used		7		8	8		8		10	Not Used		9		12	12		10		14	Not Used		11		16	16		12		Model-indep. options			13		Model-indep. options			14		Model-indep. options			15		Model-indep. options		
Bit	M1	M2	M3	THETA																																																																																		
0	{Not yet specified}	1	1	{Not yet specified}																																																																																		
1		2	2																																																																																			
2		3	3																																																																																			
3		4	4																																																																																			
4		5	Not Used																																																																																			
5		6	6																																																																																			
6		7	Not Used																																																																																			
7		8	8																																																																																			
8		10	Not Used																																																																																			
9		12	12																																																																																			
10		14	Not Used																																																																																			
11		16	16																																																																																			
12		Model-indep. options																																																																																				
13		Model-indep. options																																																																																				
14		Model-indep. options																																																																																				
15		Model-indep. options																																																																																				
16	Set when any one of the Memory Configuration Switches {4.4.4} is in the UP position.																																																																																					
17	Set when SW1 is not in the center position.																																																																																					
18	SW2																																																																																					
19	SW3																																																																																					
20	SW4																																																																																					
21	SW5																																																																																					
22	SW6																																																																																					
23	{reserved}																																																																																					
	Bits 17-22 shall always be zero if the associated switch is not implemented on the specific memory model.																																																																																					

Table 4-5.2 Memory Options Installed

Bits 16-22 are set by the Memory Configuration switches. All other bits in this register shall be set by switches or by hardwiring such that they are easily modifiable by field personnel.

Table 4.5-3 lists the appropriate reconfiguration and the resulting values of bits 16-22 for specific memory failures for each memory increment available on M2/M3.

Installed Memory	Failing Portion of Memory					Memory Configuration Switches						Options Installed Req. Bits 16-22						Remaining Available Memory			
	RMA Bit	SW																			
	38	39	40	41	42	43	1	2	3	4	5	6	16	17	18	19	20	21	22		
1 MB																				No Degrade Available	
2	X	X	X	X	X	0	-	-	-	-	-	U	1	0	0	0	0	0	0	1	1MB
	X	X	X	X	X	1	-	-	-	-	-	D	0	0	0	0	0	0	1	1	
3	X	X	X	X	X	0	-	-	-	-	-	U	1	0	0	0	0	0	1	1	
	X	X	X	X	0	1	-	-	-	-	-	D	0	0	0	0	0	1	1	1	
	X	X	X	X	1	0	-	-	-	-	-	D	0	0	0	0	0	1	0	2	
4	X	X	X	X	0	X	-	-	-	-	U	-	1	0	0	0	0	1	0	2	
	X	X	X	X	1	X	-	-	-	-	D	-	0	0	0	0	0	1	0	2	
5	X	X	X	0	0	X	-	-	-	-	U	-	1	0	0	0	0	1	0	2	
	X	X	X	0	1	X	-	-	-	-	D	-	0	0	0	0	0	1	0	2	
	X	X	X	1	0	1	-	-	-	-	D	-	0	0	0	0	1	0	0	4	
6	X	X	X	0	0	X	-	-	-	-	U	-	1	0	0	0	0	1	0	2	
	X	X	X	0	1	X	-	-	-	-	D	-	0	0	0	0	0	1	0	2	
	X	X	X	1	0	X	-	-	-	-	D	-	0	0	0	0	1	0	0	4	
7	X	X	X	0	X	X	-	-	-	U	-	-	1	0	0	0	1	0	0	3	
	X	X	X	1	0	X	-	-	-	D	-	-	0	0	0	0	1	0	0	4	
	X	X	X	1	1	0	-	-	-	D	-	-	0	0	0	0	1	0	0	4	
8	X	X	X	0	X	X	-	-	-	U	-	-	1	0	0	0	1	0	0	4	
	X	X	X	1	X	X	-	-	-	D	-	-	0	0	0	0	1	0	0	4	
10	X	X	0	0	X	X	-	-	-	U	-	-	1	0	0	0	1	0	0	4	
	X	X	0	1	X	X	-	-	-	D	-	-	0	0	0	0	1	0	0	4	
	X	X	1	0	0	X	-	-	-	D	-	-	0	0	0	1	0	0	0	8	
12	X	X	0	0	X	X	-	-	-	U	-	-	1	0	0	0	1	0	0	4	
	X	X	0	1	X	X	-	-	-	D	-	-	0	0	0	0	1	0	0	4	
	X	X	1	0	X	X	-	-	-	D	-	-	0	0	0	1	0	0	0	8	
14	X	X	0	X	X	X	-	-	-	U	-	-	1	0	0	1	0	0	0	6	
	X	X	1	0	X	X	-	-	-	D	-	-	0	0	0	1	0	0	0	8	
	X	X	1	1	0	X	-	-	-	D	-	-	0	0	0	1	0	0	0	8	
16	X	X	0	X	X	X	-	-	-	U	-	-	1	0	0	1	0	0	0	8	
	X	X	1	X	X	X	-	-	-	D	-	-	0	0	0	1	0	0	0	8	

- = Switch in Center  
U = Switch Up  
D = Switch Down

Table 4.5-3 Memory Reconfigurations

Systems Development  
 Architectural Design and Control

Further reconfiguration may be performed by setting (or clearing) additional switches. For example a 14 MB memory reconfigured to 6 MB as indicated in the table may be further reconfigured to a 2 or 4 MB memory by using the additional switch indicated under the 6 MB entry.

The amount of available memory after reconfiguration is the amount associated with the rightmost one bit of bits 17-22 as follows (with the exception noted below):

Bit 17	32 MB
18	16 MB
19	8 MB
20	4 MB
21	2 MB
22	1 MB

There are two exceptions which require examination of bit 16: 14 MB degraded to 6 MB and 7 MB degraded to 3 MB.

After reconfiguration, addresses greater than the remaining available memory will either "wrap-around" into available memory or reference non-existent memory (see 4.1.7) as specified by the configuration switches. For example, consider a 5 MB memory reconfigured as shown below:

Processor Address {RMA Bits 41-43}	Physical Memory Bank Referenced			
	With No Reconfiguration	Failure in 000 or 001 SW5 Up	Failure in 010 or 011 SW5 Down	Failure in 100 SW4 Down
000	000	010	000	000
001	001	011	001	001
010	010	010	000	010
011	011	011	001	011
100	100	Non-existent	100	000
101	Non-existent	Non-existent	Non-existent	001
110	Non-existent	Non-existent	100	010
111	Non-existent	Non-existent	Non-existent	011

4.5.1.4 Environment Control Register (EC)

Register Address	Bit Position	Description
20	0	Disable Parity Checking
	1	Disable SEC/DED
	2	Non-Interleaved Mode
	3-4 (encoded)	Write Check Bits
		Read Check Bits
38	39	Read Syndrome Bits
	38	Suppress Corrected Error Reporting via Ports
	39	Disable Corrected Error Log

a. Disable Parity Checking

This bit, when set, shall disable all parity error detection in the memory.

b. Disable SEC/DED

This bit, when set, shall inhibit all single error correction and detection in the memory, and shall also inhibit check character generation. SEC/DED being disabled shall enable the port parity to be carried into the memory banks.

c. Non-Interleaved Mode

This bit, when set, shall place all memory into non-interleaved mode.

d. Write Check Bits/Read Check Bits/Read Syndrome Bits. The encoded value of bits 3 and 4 shall have the following meanings.

- 00 Perform all memory functions normally.
- 01 All writes shall write byte 0 of the word on the DATA IN lines into the check bits of the word cycled in memory.
- 10 All reads shall read the check bits of the word cycled in memory and return these in byte 0 on the DATA OUT lines.
- 11 All reads shall read the syndrome bits which are generated by the word cycled in memory and return these in byte 0 of the DATA OUT lines.

e. Suppress Corrected Error Reporting via Ports

Bit 38, when set, shall suppress the reporting of corrected errors via the memory ports. Thus a Read Response Corrected Error shall be transmitted as a Read Response and a Write Response Corrected Error shall be transmitted as a Write Response. This bit shall have no effect on the memory error logging.

f. Disable Corrected Error Log

This bit shall block any further entry into the corrected Error Log from the hardware. (Neither setting nor clearing this bit need cause a clear of the corrected error log). The hardware may assume the following sequence for setting bit 39 to assure that the Corrected Error bit in the SS register is clear:

1. Set bit 39
2. Clear the corrected error log

The hardware may assume the following sequence for clearing bit 39 to assure that the error log entry occurred after the clear of bit 39:

1. Clear bit 39
2. Clear the corrected error log

#### 4.5.1.5

##### Bounds Register

This register shall have 4 bits reserved for the Bit Vector for Port Bounds, 16 bits reserved for Upper Bounds, and 16 bits reserved for Lower Bounds. Figure 4.5-1 illustrates the Bounds Register format.




Figure 4.5-1 Bounds Register

Setting a bit in the Bit Vector For Bounds shall confine the corresponding port in the following way. Writes shall be inhibited for all addresses greater than or equal to the Upper Bounds or less than the Lower Bounds. An Uncorrectable Error Response (Table 4.2-1) shall be returned and an entry shall be placed in Uncorrected Error Log 1. A read operation is not tested for bounds.

The 16 bits of the Upper Bounds and Lower Bounds shall represent bits 36 through 51 of the Real Memory Address (RMA bits 34 and 35 are reserved.) This provides a maximum bounds of 256 megabytes with the address bounds represented in modulo 4K bytes.

Access to the Maintenance Registers shall not be affected by the contents of the Bounds Register.

When a processor utilizes a shared memory external to its own central memory (such as the P3 in Figure 4.1-4), a separate Bounds Register exists in both central and shared memory. Address tests will be performed in the appropriate Bounds Register as indicated in 2.10.1.1.

#### 4.5.1.6 Memory Error Logs

Each memory error log shall consist of a 64-bit register with bits 0 and 1 defined as follows:

##### Bit 0 Valid Flag

This flag when set shall indicate the presence of a valid entry in the log.

##### Bit 1 Unlogged Entry Flag

This flag when set shall indicate that an event (or events) occurred which would normally result in an entry in this log but could not be logged because this log already contained a valid entry.

Each memory error log shall also contain at least the following information (in a model-dependent format) for each entry:

##### Port Number

The encoded number of the memory port associated with the error.

##### Address + Parity

The address and parity associated with the error.

4.5.1.6.1 Corrected Error Log

Each memory shall implement at least one corrected error log which shall contain at least the information described above plus the syndrome bits associated with the corrected error.

4.5.1.6.2 Uncorrectable Error Log

Each memory shall implement at least one uncorrectable error log which for each detected uncorrectable error shall contain at least the information described above plus bits to indicate the source of the error such as:

Illegal Function  
Memory Bounds Fault  
Multiple Bit Memory Error

4.5.2 Maintenance Registers Accessible by Memory Ports

4.5.2.1 Free Running Counter

The Free Running Counter shall be a 48 bit incrementor. Bit 63 shall increment at a one microsecond rate. Successive reads of the Free Running Counter shall be guaranteed different values.



4.6 Maintenance Channel Interface

Maintenance Channel Functions shall include:

- Master Clear Reset
- Read Maintenance Registers
- Write Maintenance Registers
- Maintenance Channel Interrupt

A detailed description of the Maintenance Channel Interface physical characteristics and protocol is included in Section 6 of this specification. Maintenance Channel function details are model dependent.

4.6.1 Master Clear

Master clear of memory models shall set them to a known state. It shall not clear or alter any central memory maintenance registers.

4.6.2 Clear Error

A clear error function shall set to zero all central memory error logs (Corrected Error Log and Uncorrected Error Log Nos. 1 and 2), indicating no errors.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-1

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-2

## 5.0 INPUT/OUTPUT UNIT

### 5.1 GENERAL

The Input/Output Unit (IOU) provides communication capability between the CYBER 180 mainframe system and external devices. This communication is composed of data transfers between the external devices and areas within central memory.

The IOU consists of 5-20 peripheral processors (PPs) each being a functionally independent 16-bit computer with 4096 words of memory and a repertoire of 114 instructions. The PPs share access to central memory and 8-24 bidirectional Input/Output (I/O) channels. The PPs communicate with the central processor via central memory data structures and a processor interrupt mechanism. They communicate with external devices and each other over the I/O channels.

A PP executes programs alone or in conjunction with other PPs to effect an orderly transfer of data between external devices and central memory. These programs are referred to as I/O drivers. The I/O drivers interact with requests placed in central memory by the operating system.

The I/O drivers use PP memory as a buffer for the data transfer between the external devices and central memory. This buffering ensures that the data transfer is isolated from variations in the central memory transfer rate.


## 5.2 PERIPHERAL PROCESSOR

### 5.2.1 ORGANIZATION

The PP has four main, central components - memory, arithmetic register, arithmetic unit, address and relocation registers.

#### 5.2.1.1 Memory


Units of information in memory are referred to as words (16 bits). Words are numbered consecutively from zero, and bits within a word are numbered left to right starting at bit 48 as indicated below:



The random access memory contains 4096 17-bit words (16 data bits plus one parity bit). Each word is error checked by a parity bit. The CYBER 170 12-bit words are contained in bits 52-63 of the memory word, with bits 48-51 cleared.

#### 5.2.1.2 Arithmetic Register

The 18-bit (plus one bit parity) arithmetic register (A-register) is used as one of the instruction operands and for the result of arithmetic and logical instructions. It also provides the least significant 18 bits of the central memory address for the cent instructions and the word count for I/O instructions. Bits within this register are numbered left to right, beginning with bit position 46 as follows:




### 5.2.1.3 Arithmetic Logic Unit


The arithmetic logic unit (ALU) performs 18-bit one's complement arithmetic and 18-bit logical and shift operations. Any overflow of 18 bits is ignored.

#### 5.2.1.4 Address registers

The 12-bit (plus one bit parity) program address register (P-register) provides the address the instruction being executed. This register can increment throughout all possible PP memory locations (0-7777B). Bits within this register are numbered left to right, beginning with bit position 52 as follows:



The 22-bit relocation register (R-register) is used in conjunction with the A-register to form an absolute central memory address used by the central memory read/write instructions. The R-register is cleared only by a power-on master clear and by issuance of an IOU Maintenance Access Control Function #6 (Master Clear ADU), (see 5.6.1). A PP deadstart does not alter the contents of the R-register. Bits within this register are numbered left to right, beginning at bit position 36 as follows:





### 5.2.2 INSTRUCTION SET

The CYBER 180 PP instruction set is based on the CYBER 170 PP instruction set. The 7-bit operation code includes the 6-bit operation code of the CYBER 170 PP. Extensions to the instruction set allow programs to manipulate 16-bit PP words, 64-bit central memory words as both 12-bit and 16-bit bytes, and to reference 28-bit central memory addresses.



#### 5.2.2.1 Instruction Formats

All PP instructions are represented in one of four formats. Two of these use a single 16-bit word; the other two use two consecutive 16-bit words. These formats are represented below.

##### 16-bit formats



##### 32-bit formats



The following field descriptions apply to both instruction formats.

- f 6 bits; the least significant 6 bits of the 7-bit operation code.
- d 6 bits; an operand, part of an operand, or an address specification depending upon the instruction.
- c 5 bits; a channel number.
- m 12 bits; part of an operand, an address specification or an I/O function code depending upon the instruction. Note that m is expanded to 16 bits (48-63) for I/O function codes on a CYBER 180 channel.
- g 1 bit; the most significant bit of the 7-bit operation code. In many instructions, g acts to control the width of the operand read from PP memory. If g is 0, the operand is 12 bits; if g is 1, the operand is 16 bits.
- s 1 bit; a sub-operation code used with certain I/O instructions.
- 0 unused bits reserved for future use which should be set to zero.

The CYBER 180 PP instruction set in these formats includes the CYBER 170 PP instructions as a subset, and therefore allows the execution of CYBER 170 PP programs without change in binary format. Exceptions are noted below:

- 1) The CYBER 170 PP instruction 27 x (read program address) operates as a keypoint instruction on the CYBER 180 IOU.
- 2) The CYBER 170 24 d and 25 d pass instructions, only execute as passes on the CYBER 180 IOU providing the d-field is zero. Otherwise they are used to load and store the R-Register.
- 3) The CYBER 170 64 s c m, 65 s c m, 66 s c m, and 67 s c m instructions execute in the same manner on the CYBER 180 IOU when the s-field is clear. When s is set, the 64 and 65 instructions are used on the CYBER 180 IOU to test and set the channel flag bit while the 65 and 66 instructions are used to test the channel error flag bit.

5.2.2.2 Address Modes

Instruction operands are determined by the address mode of the instruction. Operands are available either from the instruction or from memory locations specified by the instruction. The operands may be 5, 6, 12, 16 or 18 bits in length.

5.2.2.2.1 NO-ADDRESS MODE

The no-address mode uses the d-field directly as a 6-bit operand.

5.2.2.2.2 CONSTANT MODE

The constant mode uses the d-field and the m-field directly as a 18-bit operand. The d-field contains the most significant 6 bits of the operand; the 12 bits of the m-field contain the least significant 12 bits of the operand.

5.2.2.2.3 DIRECT MODE

The direct mode uses the d-field as the 6-bit address of a 12-bit or 16-bit operand in memory.

5.2.2.2.4 INDIRECT MODE

The indirect mode uses the d-field as the 6-bit address of a word in memory that is used as the address of a 12-bit or 16-bit operand in memory. Thus, d specifies the operand indirectly.

5.2.2.2.5 MEMORY MODE

The memory mode uses the d-field and m-field to specify the address of a 12-bit or 16-bit operand in memory.

If the d-field is 0, bits 52-63 of the m-field are used as the address.

If the d-field is not 0, the d-field is the 6-bit address of a 12-bit index. This index is added to bits 52-63 of the m-field to generate the 12-bit address of all possible PP memory locations (0 to 7777B).

The 12-bit address is specified by d and m (expressed in octal) as follows:

	m=0	m=7777	0<m<7777
d=0	0	0	m
d/=0, (d)=0	0	0	m
d/=0, (d)=7777	0	7777	m
d/=0, 0<(d)<7777	(d)	(d)	m+(d)

In the block I/O and central memory access instructions, d has an alternate meaning and is not used in address computation. The first word address for these instructions is formed directly from m and can reference location 7777. The order of reference is 7777-0000-0001-0002.

### 5.2.2.3 Nomenclature

Nomenclature used in the following instruction description is defined below:

- A Refers to the A Register, or to the content of the A Register (Arithmetic Register).
- R Refers to the R Register, or to the content of the R Register (Relocation Register).
- P Refers to the P Register, or to the content of the P Register (Program Address Register).
- MA Refers to the MA Register, or to the content of the MA Register (CPU Monitor Address Register).
- (A) Refers to the content of the word at the central memory address specified by the A Register.
- c Refers to the channel number.
- d Refers to the value of the d field (no-address mode).
- m Refers to the value of the m field.
- (d) Refers to the content of the word at the PP memory address specified by the d field (direct mode).
- ((d)) Refers to the content of the word at the PP memory address specified by the content of the word at the PP memory address specified by the d field (indirect mode).
- m+(d) Refers to the PP memory address specified by the m field indexed by the content of the word at the PP memory address specified by the d field (constant mode).
- (m+(d)) Refers to the content of the word at the PP memory address specified by the m field indexed by the content of the word at the PP memory address specified by the d field (memory mode).

#### 5.2.2.4 General Instruction Notes

##### 5.2.2.4.1 SHORT WORD (12-BIT) STORES

The instructions which store the least significant 12 bits of a PP memory word (0002, 0034-0037, 0044-0047, 0054-0057) and the central reads (0060, 0061) all clear the most significant 4 bits of the PP memory word.

##### 5.2.2.4.2 USAGE OF PP LOCATION 0 DURING INSTRUCTION EXECUTION

The four central memory block transfer instructions (0061, 0063, 1061, 1063) and the four block input/output instructions (0071, 0073, 1071, 1073) all make use of memory location 0 to save the value of the P-register during instruction execution. This allows the P-register and associated incrementing logic to function as the PP memory address for the block transfers. The actual value stored in location 0 is the address of the m-field of the instruction, i.e. P+1. When the instruction exits, the contents of location 0 is incremented by 1 and placed in the P-register before the next instruction is executed, allowing normal instruction sequencing to resume.

If the contents of location 0 are altered during the instruction execution, the next instruction will be executed out of the initial sequence at (0)+1. This action could result from the block transfer of data from central memory or a channel into location 0. As such, this action may or may not be intended.

##### 5.2.2.4.3 UNUSED BITS

When one or more bits from an instruction are unused, i.e., their value(s) and associated function(s) are not specified within the instruction description, the execution of these instructions shall not be affected by the values of these bits. However, it is recommended that such bits be set equal to zero.

##### 5.2.2.4.4 COMPASS MNEMONIC

The bracketed expression following such instruction code is the compass assembler mnemonic operation code.

#### 5.2.2.5 Load and Store

The load and store instructions provide the means to transfer 6-bit, 12-bit, 16-bit and 18-bit quantities between A and memory.

##### Load d 0014 d [LDN d]

This instruction enters a copy of the d-field, considered as a 6-bit positive integer into bits 58-63 of the A-register. Bits 46-57 of A are cleared.

##### Load complement d 0015 d [LCN d]

This instruction enters a complemented copy of the d-field into bits 58-63 of the A-register. Bits 46-57 of A are set to one, and bits 58-63 are bit-by-bit complements of the corresponding bits in the d-field.

##### Load dm 0020 d m [LDC dm]

This instruction clears the A-register and enters an 18-bit operand consisting of the 6-bit d-field and the 12-bit m-field into bits 46-51 and bits 52-63, respectively, of the A-register.

##### Load (d) 0030 d [LDD d]

This instruction clears the A-register and enters a 12-bit quantity from bits 52-63 of location d, treated as a 12-bit positive integer, into bits 52-63 of A. Bits 46-51 of A are cleared.

##### Load (d) long 1030 d [LDDL d]

This instruction clears the A-register and enters a 16-bit quantity from location d, treated as a 16-bit positive integer, into bits 48-63 of A. Bits 46-47 of A are cleared.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-12

Store (d) 0034 d [STD d]

This instruction stores the 12-bit quantity in bits 52-63 of the A-register into location d. Bits 48-51 of location d are cleared. The content of A is not altered.

Store (d) long 1034 d [STDL d]

This instruction stores the 16-bit quantity in bits 48-63 of the A-register into location d. The content of A is not altered.

Load ((d)) 0040 d [LDI d]

This instruction clears A and loads bits 52-63 of ((d)) into bits 52-63 of A. Bits 46-51 of A are cleared.

Load ((d)) long 1040 d [LDIL d]

This instruction clears A and loads ((d)) into bits 48-63 of A. Bits 46-47 of A are cleared.

Store ((d)) 0044 d [STI d]

This instruction stores bits 52-63 of the A-register into bits 52-63 of the storage location specified by the content of location d. Bits 48-51 of ((d)) are cleared. The content of A is not altered.

Store ((d)) long 1044 d [STIL d]

This instruction stores bits 48-63 of the A-register into the storage location specified by the content of location d. The content of A is not altered.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-13

Load (m+(d)) 0050 d m [LDM m,d]

This instruction clears the A-register and enters bits 52-63 of a 12-bit operand from storage into bits 52-63 of A. The address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the operand address is given by m. The o enters A as a 12-bit positive integer and bits 46-51 of A are cleared.

Load (m+(d)) long 1050 d m [LDML m,d]

This instruction clears the A-register and enters a 16-bit operand from storage into bits 48-63 of A. The address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit ones complement mode. If the d-field is zero, then the operand address is given by m. The operan enters A as a 16-bit positive integer and bits 46-47 of A are cleared.

Store (m+(d)) 0054 d m [STM m,d]

This instruction stores bits 52-63 of the A-register into bits 52-63 of storage. Bits 48-51 of (m+(d)) are cleared. The storage address forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m. The content of A is not altered.

Store (m+(d)) long 1054 d m [STML m,d]

This instruction stores bits 48-63 of the A-register. The storage address forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m. The content of A is not altered.



#### 5.2.2.6 Arithmetic

The arithmetic instructions perform integer arithmetic with the contents of A as one operand and the other operand as specified by the instruction. The result replaces the original contents of A. The operands are considered as one's complement integers and the arithmetic is performed in one's complement mode.

##### Add d 0016 d [ADN d]

This instruction adds the d-field, considered as a 6-bit positive quantity, to the current content of the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the d-field by adding 12 higher-order zero bits.

##### Subtract d 0017 d [SBN d]

This instruction subtracts the d-field, considered as a 6-bit positive quantity, from the current content of the A-register. The result remains in A. An 18-bit operand forms from the d-field. This operand consists of 12 one bits in the highest-order bit positions, and six lowest-order bits which are bit-by-bit complements of the corresponding bits in the d-field. This 18-bit operand adds to the original content of A in an 18-bit one's complement mode.

##### Add dm 0021 d m [ADC dm]

This instruction adds an 18-bit operand consisting of the d- and m-fields to the current content of the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. The d-field forms the highest order 6-bits, and the m-field completes the lowest-order 12-bits.

##### Add (d) 0031 d [ADD d]

This instruction adds bits 52-63 of location d, considered as a 12-bit positive integer, to the current content of the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from bits 52-63 of location d by adding six higher-order zero bits.

##### Add (d) long 1031 d [ADDL d]

This instruction adds the content of location d, considered as a 16-bit positive integer, to the current content of a A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from location d by adding two higher-order zero bits.

##### Subtract (d) 0032 d [SBD d]

This instruction subtracts bits 52-63 of location d, considered as a 12-bit positive integer from the current quantity in the A-register. The result remains in A. The operation adds the complement of location d to the content of A in an 18-bit one's complement mode. An 18-bit operand forms from location d. This operand consists of six one bits in the highest-order bit positions, and twelve lowest-order bits which are bit-by-bit complements of the corresponding bits in location d.

##### Subtract (d) long 1032 d [SBDL d]

This instruction subtracts the content of location d, considered as a 16-bit positive integer from the current quantity in the A-register. The result remains in A. The operation adds the complement of location d to the content of A in an 18-bit one's complement mode. An 18-bit operand forms from location d. This operand consists of two one bits in the highest-order bit positions, and 16 lowest-order bits which are bit-by-bit complements of the corresponding bits in location d.

Add ((d)) 0041 d [ADI d]

This instruction adds a 12-bit operand considered as a 12-bit positive integer, from bits 52-63 of storage to the current quantity in the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 12-bit operand by adding six higher-order zero bits. The address for the operand is in location d.

Add ((d)) long 1041 d [ADIL d]

This instruction adds a 16-bit operand, considered as a 16-bit positive integer to the current quantity in the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms the 16-bit operand by adding two higher order zero bits. The address for the operand is in location d.

Subtract ((d)) 0042 d [SBI d]

This instruction reads an operand from bits 52-63 of storage and subtracts it from the current contents of the A-register. The result remains in A. The address for the operand is in location d. The operation performs by adding the complement of the operand to the content of A in an 18-bit one's complement mode. An 18-bit operand for the addition forms from the 12-bit storage operand by forcing each of the highest-order six bits to a one value. The lowest-order 12-bits are the bit-by-bit complement of the storage operand values.

Subtract ((d)) long 1042 d [SBIL d]

This instruction reads an operand from storage and subtracts it from the current content of the A-register. The result remains in A. The address for the operand is in location d. The operation performs by adding the complement of the operand to the content of A in an 18-bit one's complement mode. An 18-bit operand for the addition forms from the 16-bit storage operand by forcing each of the highest-order two bits to a one value. The lowest-order 16-bits are the bit-by-bit complement of the storage operand values.

Add (m+(d)) 0051 d m [ADM m,d]

This instruction reads an operand from bits 52-63 of storage and adds it to the current content of the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 12-bit storage operand by adding six highest-order zero bits. The storage address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

Add (m+(d)) long 1051 d m [ADML m,d]

This instruction reads an operand from storage and adds it to the current content of the A-register. The result remains in A. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 16-bit storage operand by adding two highest-order zero bits. The storage address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

Subtract (m+(d)) 0052 d m [SBM m,d]

This instruction reads an operand from bits 52-63 of storage and subtracts it from the current content of the A-register. The result remains in A. The operation performs by adding the complement of the storage operand to the content of A in an 18-bit one's complement mode. An 18-bit operand forms from the 12-bit storage operand by forcing each of the highest-order six bits to a one value. The lowest-order 12-bits are the bit-by-bit complement of the storage operand values. The storage address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

Subtract (m+(d)) long 1052 d m [SBML m,d]

This instruction reads an operand from storage and subtracts it from the current content of the A-register. The result remains in A. The operation performs by adding the complement of the storage operand to the content of A in an 18-bit one's complement mode. An 18-bit operand forms from the 16-bit storage operand by forcing each of the highest-order two bits to a one value. The lowest-order 16-bits are the bit-by-bit complement of the storage operand values. The storage address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

### 5.2.2.7 Logical

The logical instructions perform operations with the contents of A as one operand and the other operand as specified by the instruction. The result replaces the original contents of A.

#### Shift d 0010 d [SHN d]

This instruction shifts the content of the A-register either to the right open-ended or to the left circularly as specified by the d-field. The d-field is treated as a 6-bit one's complement number. If the most significant bit in the d-field is zero, then the content of A shifts circularly to the left by the number of bit positions indicated in the value of the d-field. If the most significant bit in the d-field is one, the content of A shifts open-ended to the right by the complement of the value of the d-field.

In a left circular shift, the content of A shifts one bit position at a time. In each shift, the least significant bit position in the register fills by the bit previously held in the most significant bit position. Bits are not lost in this process but are repositioned toward the left. A d-field of zero causes no shift. A d-field in the range of 18 to 31 (decimal) causes a shift completely around the register, resulting in a shift of d-18 (decimal).

In a right open-ended shift, the content of A shifts one bit position at a time toward the less significant bit positions in the register. The most significant bit position in A fills with a zero value as each shift occurs. The least significant bit in A discards as each shift occurs. A maximum of 31 (decimal) shift counts may be used. For all shift counts larger than 17 (decimal), the final A-register value is 000000 (octal). A d-field of 77 (octal) causes no shift to take place.

CDC PRIVATE

#### Logical difference d 0011 d [LMN d]

The logical difference instruction performs the logical difference function of d, considered as a 6-bit positive integer, and bits 58-63 of A. Bits 46-57 of A are not altered.

The logical difference function forms the bit-by-bit logical operation on two operands according to the following example:

```
operand 1 0011
operand 2 0101
result    0110
```

#### Logical product d 0012 d [LPN d]

The logical product instruction performs the logical product function of d, considered as a 6-bit positive integer, and bits 58-63 of A. Bits 46-57 of A are cleared.

The logical product function forms the bit-by-bit logical operation on two operands according to the following example:

```
operand 1 0011
operand 2 0101
result    0001
```

#### Selective clear d 0013 d [SCN d]

The selective clear clears any of bits 58-63 of A where there are corresponding bits of d that are one. Bits 46-57 of A are not altered.

#### Logical product dm 0022 d m [LPC dm]

This instruction forms the logical product of the content of the A-register and an 18-bit operand consisting of the d- and m-fields. The result remains in A. The d-field forms the highest-order 6-bits, and the m-field completes the lowest order 12-bits of the 18-bit operand. The logical product forms as described in the truth tables given for the 0012 instruction.

#### Logical product (d) long 1022 d [LPDL d]

This instruction forms, in the A-register, the logical product of the contents of location d, considered as a 16-bit quantity and the original contents of A. Bits 46-47 of A are cleared by this operation. The logical product forms as described in the truth tables given for the 0012 instruction.

CDC PRIVATE

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-20

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-21

Logical product ((d)) long 1023 d [LPIL d]

This instruction forms the logical product of a 16-bit operand read from storage and the original contents of the A-register. Bits 46-47 of A are cleared. The storage address for the operand is in location d.

Logical product (m+(d)) long 1024 d m [LPMLm,d]

This instruction forms the logical product of a 16-bit operand read from storage and the original contents of the A-register. Bits 46-47 of A are cleared. The address for the operand is formed by adding bits 52-63 of the m-field and bits 52-63 of the contents of location d in a 12-bit one's complement mode. If the d-field is zero then the address of the operand is given by m.

Logical difference dm 0023 d m [LMC dm]

This instruction forms the logical difference of the content of the A-register and an 18-bit operand consisting of the d- and m-fields. The result remains in A. The d-field forms the highest-order 6-bits, and the m-field completes the lowest order 12-bits of the 18-bit operand. The logical difference forms according to the truth tables given for the 0011 instruction.

Logical difference (d) 0033 d [LMD d]

This instruction forms, in the A-register, the logical difference of bits 52-63 of the content of location d, considered as a 12-bit positive quantity and the original content of A. The highest-order six bits of A are not affected by this operation. The logical difference forms according to the truth tables given for the 0011 instruction.

Logical difference (d) long 1033 d [LMDL d]

This instruction forms, in the A-register, the logical difference of the content of location d, considered as a 16-bit positive quantity and the original content of A. Bits 46-47 of A are not affected by this operation. The logical difference forms according to the truth tables given for the 0011 instruction.

Logical difference ((d)) 0043 d [LMI d]

This instruction forms the logical difference of bits 52-63 of an operand read from storage and the original content of the A-register. Bits 46-51 of A are not affected by this operation. The storage address for the operand is in location d. The logical difference forms according to the truth tables given for the 0011 instruction.

Logical difference ((d)) long 1043 d [LMIL d]

This instruction forms the logical difference of an operand read from storage and the original content of the A-register. Bits 46-47 of A are not affected by this operation. The storage address for the operand is in location d. The logical difference forms according to the truth tables given for the 0011 instruction.

Logical difference (m+(d)) 0053 d m [LMM m,d]

This instruction forms the logical difference of bits 52-63 of an operand read from storage and the original content of the A-register. Bits 46-51 of A are not affected by this operation. The address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the address of the operand is given by m. The logical difference forms according to the truth tables given for the 0011 instruction.

Logical difference (m+(d)) long 1053 d m [LMLL m,d]

This instruction forms the logical difference of an operand read from storage and the original content of the A-register. Bits 46-47 of A are not affected by this operation. The address for the operand forms by adding bits 52-63 of the m-field and bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the address of the operand is given by m. The logical difference forms according to the truth tables given for the 0011 instruction.

#### 5.2.2.8 Replace

The replace instructions are similar to the arithmetic instructions in that they perform integer arithmetic with the contents of A as one operand and another operand whose location is specified by the instruction. The result replaces the original contents of A and the contents of the location of the other operand. The operands are considered as one's complement integers and the arithmetic is performed in one's complement.

#### Replace add (d) 0035 d [RAD d]

This instruction adds bits 52-63 of the content of location d, considered as a 12-bit positive integer, to the current content of the A-register. The result remains in A and also stores in location d. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the content of location d by adding six higher-order zero bits. The 16-bit result stored in location d is the lowest-order 12-bits of the resulting 18-bit sum with four higher order zero bits added. Hence, the value in A is not necessarily equal to the quantity returned to storage.

#### Replace add (d) long 1035 d [RADL d]

This instruction adds the content of location d, considered as a 16-bit positive integer, to the current content of the A-register. The result remains in A and also stores in location d. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the content of location d by adding two higher-order zero bits. The result stored in location d is the lowest-order 16-bits of the resulting 18-bit sum. Hence, the value in A is not necessarily equal to the quantity returned to storage.

#### Replace Add One (d) 0036 d [AOD d]

This instruction increases the content of bits 52-63 of location d by one count. Conceptually a value of plus one is entered into the A-register. Bits 52-63 are then read from storage and added to the A-register in an 18-bit one's complement mode. Bits 52-63 of location d are considered as a 12-bit positive integer. An 18-bit operand forms from this quantity by adding six higher-order zero bits. The result remains in A. Bits 52-63 of the resulting sum in the A-r have four higher-order zero bits added and are stored in location d. Hence, the result in A is not necessarily equal to the quantity in location d.

#### Replace Add One (d) long 1036 d [AODL d]

This instruction increases the content of location d by one count. Conceptually, a value of plus one is entered into the A-register. The content of location d is then read from storage and added to the A-register in an 18-bit one's complement mode. The content of location d is considered as a 16-bit positive quantity. An 18-bit operand forms from this quantity by adding two higher-order zero bits. The result remains in A. Bits 48-63 of the resulting sum in the A-register are stored in location d. Hence, the result in A is not necessarily equal to the quantity in location d.

#### Replace Subtract One (d) 0037 d [SOD d]

This instruction decreases the content of bits 52-63 of location d by one count. Conceptually, a value of minus one is entered into the A-register. Bits 52-63 of the content of location d are then read from storage and added to the A-register in an 18-bit one's complement mode. Bits 52-63 of location d are considered as a 12-bit positive integer. An 18-bit operand forms from this quantity by adding six higher-order zero bits. The result remains in A. Bits 52-63 of the resulting sum in the A-register have four higher-order zero bits added and are stored in location d. Hence, the result in A is not necessarily equal to the quantity in location d.

Replace Subtract One (d) long 1037 d [SODL d]

This instruction decreases the content of location d by one count. Conceptually, a value of minus one is entered into the A-register. The content of location d is then read from storage and added to the A-register in an 18-bit one's complement mode. The content of location d is considered as a 16-bit positive integer. An 18-bit operand forms from this quantity by adding two higher-order zero bits. The result remains in A. Bits 48-63 of the resulting sum in the A-register are stored in location d. Hence, the result in A is not necessarily equal to the quantity in location d.

Replace add ((d)) 0045 d [RAI d]

This instruction reads bits 52-63 of an operand from storage and adds it to the current content of the A-register. The result remains in A and is also stored in the same memory location from which the operand was read. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 12-bit storage operand by adding six higher-order bits. Bits 52-63 of the resulting sum in the A-register have four higher-order zero bits added and returned to storage. Hence, the result in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result is in location d.

Replace add ((d)) long 1045 d [RAIL d]

This instruction reads an operand from storage and adds it to the current content of the A-register. The result remains in A and is also stored in the same memory location from which the operand was read. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 16-bit storage operand by adding two higher-order zero bits. Bits 48-63 of the resulting sum in the A-register and returned to storage. Hence, the result in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result is in location d.

Replace Add One ((d)) 0046 d [AOI d]

This instruction increases bits 52-63 of an operand in storage by one count. Conceptually, a value of plus one is entered into the A-register. Bits 52-63 of the operand in storage are then read and added to the content of A in an 18-bit one's complement mode. The operand is treated as a 12-bit positive integer in this process. An 18-bit operand forms from the 12-bit storage operand by adding six higher-order zero bits. The result remains in A, and bits 52-63 have four higher-order zero bits added and are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result is in location d.

Replace Add One ((d)) long 1046 d [AOIL d]

This instruction increases the value of an operand in storage by one count. Conceptually, a value of plus one is entered into the A-register. The storage operand is then read and added to the content of A in an 18-bit one's complement mode. The operand is treated as a 16-bit positive integer in this process. An 18-bit operand forms from the 16-bit storage operand by adding two higher-order zero bits. The result remains in A, and bits 48-63 are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result is in location d.

Replace Subtract One ((d)) 0047 d [SOI d]

This instruction reads bits 52-63 of an operand from storage, decreases its value by one count and returns bits 52-63 of the result to the same storage location. Conceptually, a value of minus one is entered into the A-register. Bits 52-63 of the operand in storage are then read and added to the content of A in an 18-bit one's complement mode. The operand is treated as a 12-bit positive integer in this process. An 18-bit operand forms from the 12-bit storage operand by adding six higher-order zero bits. The result remains in A, and bits 52-63 have four higher-order zero bits added and are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result is in location d.

Replace Subtract One ((d)) long 1047 d [SOIL d]

This instruction reads an operand from storage, decreases its value by one count, and returns the result to the same storage location. Conceptually, a value of minus one is entered into the A-register. The operand then reads from storage and adds to the content of A in an 18-bit one's complement mode. The operand is treated as a 16-bit positive integer in this process. An 18-bit operand forms from the 16-bit storage operand by adding two higher-order zero bits. The result remains in A, and bits 48-63 are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result is in location d.

Replace add (m+(d)) 0055 d m [RAM m,d]

This instruction reads bits 52-63 of an operand from storage and adds it to the current content of the A-register. The result remains in A, and bits 52-63 store in the same memory location from which the operand was read. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 12-bit storage operand by adding six higher-order zero bits. Bits 52-63 of the result in A, have four higher-order zero bits added and are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result forms by adding the m-field to the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given in m.

Replace add (m+(d)) long 1055 d m [RAML m,d]

This instruction reads an operand from storage and adds it to the current content of the A-register. The result remains in A, and bits 48-63 store in the same memory location from which the operand was read. The addition is in an 18-bit one's complement mode. An 18-bit operand forms from the 16-bit storage operand by adding two higher-order zero bits. Bits 48-63 of the result in A are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result forms by adding bits 52-63 of the m-field to bits 52-63 of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

Replace Add One (m+(d)) 0056 d m [AOM m,d]

This instruction reads bits 52-63 of an operand from storage, increases its value by one count, and returns bits 52-63 of the result to the same storage location. Conceptually, a value of plus one is entered into the A-register. The operand then reads from storage and adds to the content of A in an 18-bit one's complement mode. The operand is treated as a 12-bit positive integer in this process. An 18-bit operand forms from the 12-bit storage operand by adding six higher-order zero bits. The result remains in A, and bits 52-63 have four higher-order zero bits added and are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result forms by adding bits 52-63 of the m-field to bits 52-63 of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

Replace Add One (m+(d)) long 1056 d m [AOML m,d]

This instruction reads an operand from storage, increases its value by one count, and returns the result to the same storage location. Conceptually, a value of plus one is entered into the A-register. The operand then reads from storage and adds to the content of A in an 18-bit one's complement mode. The operand is treated as a 16-bit positive integer in this process. An 18-bit operand forms from the 16-bit storage operand by adding two higher-order bits. The result remains in A, and bits 48-63 are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result forms by adding bits 52-63 of the m-field to bits 52-63 of location d in a 12-bit ones complement mode. If the d-field is zero, then the storage address is given by m.

Replace Subtract one (m+(d)) 0057 d m [SOM m,d]

This instruction reads bits 52-63 of an operand from storage, decreases its value by one count, and returns bits 52-63 of the result to the same storage location. Conceptually, a value of minus one is entered into the A-register. The operand then reads from storage and adds to the content of A in an 18-bit one's complement mode. The operand is treated as a 12-bit positive integer in this process. An 18-bit operand forms from the 12-bit storage operand by adding six higher-order zero bits. The result remains in A, and bits 52-63 have four higher-order zero bits added and are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result forms by adding bits 52-63 of the m-field to bits 52-63 of location d in a 12-bit one's complement mode. If the d-field is zero, then the storage address is given by m.

Replace Subtract one (m+(d)) long 1057 d m [SOML m,d]

This instruction reads an operand from storage, decreases its value by one count, and returns the result to the same storage location. Conceptually, a value of minus one is entered into the A-register. The operand then reads from storage and adds to the content of A in an 18-bit one's complement mode. The operand is treated as a 16-bit positive integer in this process. An 18-bit operand forms from the 16-bit storage operand by adding two higher-order bits. The result remains in A, and bits 48-63 are returned to storage. Hence, the value in A is not necessarily equal to the quantity returned to storage. The storage address for reading the operand and storing the result forms by adding bits 52-63 of the m-field to bits 52-63 of location d in a 12-bit ones complement mode. If the d-field is zero, then the storage address is given by m.



#### 5.2.2.9 Branch

The branch instructions provide the capability to depart from the sequential execution of instructions.

##### Unconditional jump d 0003 d [UJN d]

This instruction causes a branch to a location forward or backward as specified by d. The d-field is considered as a six bit one's complement number. If d is in the range 0-31, the branch is forward d locations. If d is in the range 32-63, the branch is backward 63-d locations.

##### Zero jump d 0004 d [ZJN d]

If A is zero (all bits of A are clear), then this causes a branch to a location forward or backward as specified by d. The d-field is considered as a six bit one's complement number. If d is in the range 0-31, the branch is forward d locations. If d is in the range 32-63, the branch is backward 63-d locations.

##### Non-zero jump d 0005 d [NJN d]

If A is non-zero (all bits of A are not clear), then this causes a branch to a location forward or backward as specified by d. The d-field is considered as a six bit one's complement number. If d is in the range of 0-31, the branch is forward d locations. If d is in the range 32-63, the branch is backward 63-d locations.

##### Plus jump d 0006 d [PJN d]

If A is positive (bit 46 of A is clear), then this causes a branch to a location forward or backward as specified by d. The d-field is considered as a six bit one's complement number. If d is in the range 0-31, the branch is forward d locations. If d is in the range 32-63, the branch is backward 63-d locations.

##### Minus jump d 0007 d [MJN d]

If A is negative (bit 46 of A is set), then this causes a branch to a location forward or backward as specified by d. The d-field is considered as a six bit one's complement number. If d is in the range 0-31, the branch is forward d locations. If d is in the range 32-63, the branch is backward 63-d locations.

##### Long jump to m+(d) 0001 d m [LJM m,d]

This instruction branches to an address formed from m+(d). Bits 52-63 of the m-field are added to bits 52-63 of location d in a 12-bit one's complement mode. The result forms an address which is used to obtain the first word of the new instruction sequence. If the d-field is zero, then the address is given by m.


##### Return jump to m+(d) 0002 d m [RJM m,d]

This instruction stores the current program address plus two ((P)+2) in the address formed from m+(d). The instruction then branches to m+(d)+1. To form the storage address, bits 52-63 of the m-field are added to bits 52-63 of the content of location d in a 12-bit one's complement mode. If the d-field is zero, then the address is given by m.

5.2.2.10 Central Memory Access

The central memory access instructions provide the capability to read and write central memory words to and from the PP memory. The PPs have read access to all central memory storage locations, while write and exchange accesses are controlled by the OS Bounds Register. Central memory addressing is performed with real rather than virtual memory addresses. The central memory address is formed from the contents of the R-register and the A-register. If bit 46 of the A-register is one during a PP central memory read/write instruction, then the contents of the R-register are added to the contents of bits 47-63 of the A-register to form the central memory address. If bit 46 of the A-register is zero during a central memory read/write instruction, then no address relocation is performed.

The R-register contains an absolute 64-word starting boundary within central memory. When relocation is desired, an absolute central memory address is formed by concatenating six zeroes to the rightmost end of the contents of the R-register and then adding bits 47-63 of A.



Central Memory Address Formation

In this document the phrase "the central memory address is specified by R+A", shall mean that if bit 46 of the A-Register is zero, then the central memory address is specified by bits 47-63 of A. If bit 46 of the A-Register is non-zero, then the central memory address is formed from the contents of the R- and A-registers as specified above.

Central Memory Write Access

The OS Bounds Maintenance Register divides central memory into an upper and lower region for dual-state operation. A bit in the OS Bounds Register for each PP indicates to which region central memory writes and exchanges are allowed. A set bit indicates the lower region; PP CM address < OS Boundary. While a cleared bit indicates the upper region; OS Boundary < PP CM address. If the PP attempts to access its prohibited region when the Enable OS Bounds Checking bit is set in the Environment Control register the write or exchange will not occur, the OS Bounds Fault will be set in a maintenance register and if the Enable Error Stop is set in the Environment Control register the PP will be idled.

The IOU instruction for which CM addresses are verified are:

- 0026 Exchange Jump
- 0062 Central Write
- 1062 Central Write
- 0063 Central Write
- 1063 Central Write
- 1000 Central Read and Set Lock
- 1001 Central Read and Clear Lock

Load R-register 0024 d [LRD d]

This instruction loads the 22-bit R register from (d) and (d)+1. Providing d is non-zero, bits 46-57 of R are loaded from bits 52-63 of (d)+1, the remaining bits 36-45 are loaded from bits 54-63 of (d). If the d-field is zero, then the instruction is a pass.


Store R-register 0025 d [SRD d]

This instruction stores the contents of the 22-bit R register into locations (d) and (d)+1. Providing d is non-zero, bits 46-57 of the R register are stored into (d)+1, and the remaining bits 36-45 of the R register are stored into bits 54-63 of (d). Bits 48-53 of (d) and bits 48-51 of (d)+1 are cleared. If the d-field is zero, then the instruction is a pass.


Central read from (A) to d 0060 d [CRD d]

This instruction transfers bits 4-63 of one central memory word to bits 52-63 of five consecutive PP memory words. Bits 0-3 of the central memory word are discarded and the remaining 60 bits are disassembled from the left into five 12-bit bytes. This unpacking is illustrated below. The address of the central memory word is specified by R+A. The address of the first PP memory word is specified by d.

Central memory word




PP memory words




Central read from (A) to d long 1060 d [CRDL d]

This instruction transfers one central memory word to four consecutive PP memory words. The central memory word is disassembled from the left. This unpacking is illustrated below. The address of the central memory word is specified by R+A. The address of the first PP word is specified by d.

Central memory word



PP memory words



Central read (d) words from (A) to m 0061 d m [CRM m,d]


This instruction transfers bits 4-63 of consecutive central memory words to bits 52-63 of consecutive PP memory words. Bits 0-4 of each central memory word are discarded and the remaining 60 bits disassembled from the left into five 12-bit bytes. See 060 instruction for illustration of unpacking. The address of the first central memory word is specified by R+A. The address of the first PP word is specified by m. The number of central memory words transferred is specified by (d). Upon completion, A contains the non-relocated portion of the central memory address plus one of the last central memory word transferred. Note that if the value of bits 47-63 of A exceeds  $(2^{**}17)-1$ , then bit 46 of A will be toggled. This will cause the operation to switch between direct address and relocation address modes. Note also that if the last word transferred is from a relative address of 377776B and relocation is in affect, then the A-Register will be cleared and the value returned in A may not point to the last word transferred plus one.

Central read (d) words from (A) to m long 1061 d m [CRML m,d]

This instruction transfers consecutive central memory words to consecutive PP memory words. Each central memory word is disassembled from the left. See the 1060 instruction for illustration of this unpacking. The address of the first central memory word is specified by R+A. The address of the first PP word is specified by m. The number of central memory words transferred is specified by (d). Upon completion, A contains the non-relocated portion of the central memory address plus one of the last central memory word transferred. Note that if the value of bits 47-63 of A exceeds  $(2^{**}17)-1$ , then bit 46 of A will be toggled. This will cause the operation to switch between direct address and relocation address modes. Note also that if the last word transferred is from a relative address of 377776B and relocation is in affect, then the A-Register will be cleared and the value returned in A may not point to the last word transferred plus one.


Central write to (A) from d 0062 d [CWD d]

This instruction transfers bits 52-63 of five consecutive PP memory words (bits 0-4 of the words are ignored) to bits 4-63 of one central memory word (bits 0-3 are cleared). These bytes are assembled from the left as illustrated below. The address of the central memory word is specified by R+A and is verified against the OS Bounds Register. The address of the first PP word is specified by d.



Central write to (A) from d long 1062 d [CWDL d]

This instruction transfers four consecutive PP memory words to one central memory word. This packing is illustrated below. The address of the first PP word is specified by d. The address of the central memory word is specified by R+A and is verified against the OS Bounds Register.



CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-39

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-40

Central write (d) words to (A) from m 0063 d m [CWM m,d]

This instruction transfers bits 52-63 of consecutive PP memory words to bits 4-63 of consecutive central memory words. See the 0062 instruction for illustration of this packing. The address of the first PP memory word is specified by m. The address of the first central memory word is specified by R+A. The number of central memory words transferred is specified by (d). Each central memory address generated is verified against the OS Bounds Register. Upon completion, A contains the non-relocated portion of the central memory address plus one of the last central memory word transferred. Note that if the value of bits 47-63 of A exceeds  $(2^{*17})-1$ , then bit 46 of A will be toggled. This will cause the operation to switch between direct address and relocation address modes. Note also that if the last word transferred is from a relative address of 377776B and relocation is in affect, then the A-Register will be cleared and the value returned in A may not point to the last word transferred plus one.

Central write (d) words to (A) from m long 1063 d m [CWML m,d]

This instruction transfers consecutive PP memory words to consecutive central memory words. Four PP words are packed from the left into each central memory word. The address of the first PP memory word is specified by m. The address of the first central memory word is specified by R+A. The number of central memory words transferred is specified by (d). Each central memory address generated is verified against the OS Bounds Register. Upon completion, A contains the non-relocated portion of the central memory address plus one of the last central memory word transferred. Note that if the value of bits 47-63 of A exceeds  $(2^{*17})-1$ , then bit 46 of A will be toggled. This will cause the operation to switch between direct address and relocation address modes. Note also that if the last word transferred is from a relative address of 377776B and relocation is in affect, then the A-Register will be cleared and the value returned in A may not point to the last word transferred plus one.

Central read and set lock from d to (A) 1000 d [RDSL d]

This instruction performs a logical "OR" function between four consecutive PP memory words and one central memory word with the result replacing the central memory word. The original contents of the central memory word replaces the four PP memory words. See the 1060 and 1062 instructions for the packing and unpacking involved. The address of the first PP word is specified by d. The address of the central memory word is specified by R+A and is verified against the OS Bounds Register.

A serialization function is performed before this instruction begins and again at its ending. Execution of this instruction is delayed until all previous accesses to central memory by the IOU are completed. No other accesses from any port shall be permitted to the central memory word from the beginning of the read to the end of the write. Execution of subsequent instructions by the IOU are delayed until all central memory accesses from this instruction are completed.

Central read and clear lock from d to (A) 1001 d [RDCL d]

This instruction performs a logical "AND" function between four consecutive PP memory words and one central memory word with the result replacing the central memory word. The original contents of the central memory word replaces the four PP memory words. See the 1060 and 1062 instructions for the packing and unpacking involved. The address of the first PP word is specified by d. The address of the central memory word is specified by R+A and is verified against the OS Bounds Register.

A serialization function is performed before this instruction begins and again at its ending. Execution of this instruction is delayed until all previous accesses to central memory by the IOU are completed. No other accesses from any port shall be permitted to the central memory word from the beginning of the read to the end of the write. Execution of subsequent instructions by the IOU are delayed until all central memory accesses from this instruction are completed.

5.2.2.11 Input/Output

There are 26 instructions to direct activity on the I/O channels. These instructions select an external device and transfer data to or from that device. The instructions also determine whether a channel or external device is available and ready to transfer data. The preparatory steps ensure that the data transfer is carried out in an orderly fashion.

Each external device has a set of external function codes that the PP uses to establish modes of operation and to start and stop data transfer. The devices are also capable of detecting certain errors, which they indicate to the controlling PP.

Jump to m if channel c active 00640 c m [AJM m,c]

This instruction branches to the location specified by m if channel c is active.

Test and Set channel c flag 00641 c m [SCF m,c]

This instruction branches to the location specified by m if the channel c flag is set, otherwise it sets the channel flag and exits. One may unconditionally set the channel flag by setting m to P+2.

Note: A conflict condition can occur when two or more PP's are trying to execute a 00641 instruction on the same channel simultaneously. Only on the maintenance channel (Channel 17) will this be resolved by letting the PP in the lowest physical barrel see the true status of the flag and to the other PP's in conflict the flag shall appear as set [and hence take a jump].

Jump to m if channel c flag set 1064X c m [FSJM m,c]

This instruction branches to the location specified by m if the flag for channel c is set.

Jump to m if channel c inactive 00650 c m [IJM m,c]

This instruction branches to the location specified by m if channel c is inactive.

Clear channel c flag 00651 c m [CCF c]

This instruction clears the flag in the channel specified by c. The m-field is required but not used.

Jump to m if channel c flag clear 1065X c m [FCJM m,c]

This instruction branches to the location specified by m if the flag for channel c is clear.

Jump to m if channel c full 00660 c m [FJM m,c]

This instruction branches to the location specified by m if channel c is full.

Test and clear channel c error flag set 00661 c m [SFM m,c]

This jump instruction branches to the location specified by m if the channel c error flag is set, and clears the error flag.

Jump to m if channel c empty 00670 c m [EJM m,c]

This instruction branches to the location specified by m if channel c is empty.

Test and clear channel c error flag clear 00671 c m [CFM m,c]

This jump instruction branches to the location specified by m if the channel c error flag is clear, else it clears the error flag.

Input to A from channel c when active 00700 c [IAN c]

This instruction transfers a word from channel c to 16 bits 48-63 of A. Bits 46-47 of A are cleared. The instruction waits for the channel to become active and full before executing.

Note: If a 12-bit external interface is used on the channel, bits 46-51 of A will be zero. If an 8-bit external interface is used on the channel, then bits 46-55 of A will be zero.

Input to A from channel c if active 00701 c [IAN 40B+c]

This instruction transfers a word from channel c to bits 48-63 of A. Bits 46,47 of A are cleared. If the channel is inactive or becomes inactive before becoming full, then no transfer takes place and the instruction exits with A=0.

Note: If a 12-bit external interface is used on the channel, then bits 46-51 of A will be zero. If an 8-bit external interface is used on the channel, then bits 46-55 of A will be zero.

Input A words to m from channel c 0071X c m [IAM m,c]

This instruction transfers successive words from channel c to consecutive PP memory words. The address of the first PP memory word is specified by m. The number of words to be transferred is specified by A. The transfer is complete when either A=0 or the channel becomes inactive. If the termination is caused by an inactive channel, the next PP memory word is cleared, and A contains the difference of its initial value and the number of words actually transferred from the channel.

If the instruction is executed with the channel initially inactive, no transfer takes place and the instruction exits with A unchanged and the PP memory word specified by m is set to 0.

Note: If a 12-bit external interface is used on the channel, bits 48-51 of PP memory will be zero. If an 8-bit external interface is used on the channel, then bits 48-55 of PP memory will be zero.

Input A words to m from channel c packed 1071X c m [IAPM m,c]

This instruction transfers bits 52-63 of successive words from channel c to consecutive PP memory words. During this transfer, processing occurs such that four channel words (48 bits) are packed into three PP memory words, as illustrated below. Bits 48-51 of the 16-bit channel words are ignored. The address of the first PP memory word is specified by m. The number of channel words to be transferred is specified by A. The transfer is complete when either A=0 or the channel becomes inactive. If the termination is caused by an end of word count (A=0), and the number of channel words transferred is not a multiple of four, then the last PP memory word will be zero filled. If the termination is caused by an inactive channel, then PP memory words will be zero filled up to the next four channel word boundary. For example, if 17 channel words were transmitted followed by an inactive, then the first 16 channel words will be stored in the first 12 PP memory words (starting address m), the thirteenth PP memory word will contain the seventeenth channel word in bits 48-59, and bits 60-63, together with the next two PP memory words will be zeroed.

If the instruction is executed with the channel initially inactive, no transfer takes place and the instruction exits with A unchanged, and the next three PP memory words specified by m, m+1, and m+2 are set to 0.

This instruction allows 16-bit PP memory words to be read from 12-bit external devices.



Channel words

4	5	6
8	2	3
(4)	a(12)	
(4)	b(4)	c(8)
(4)	d(8)	e(4)
(4)	f(12)	

PP memory words

4	5	5	6	6
8	2	6	0	3
m	a(12)		b(4)	
m+1	c(8)	d(8)		
m+2	e(4)	f(12)		

Output from A on channel c when active 00720 c [OAN c]

This instruction transfers bits 48-63 of A to channel c. The instruction waits for the channel to become active and empty before executing. The content of A is not altered.

Note: If a 12-bit external interface is used on the channel, bits 48-51 of the channel word are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 48-55 of the channel word are not transmitted to the external device and are lost.

Output from A on channel c if active 00721 c [OAN 40B+c]

This instruction transfers bits 48-63 of A to channel c. If the channel is inactive, then no transfer takes place and the instruction exits. The content of A is not altered.

Note: If a 12-bit external interface is used on the channel, then bits 48-51 of the channel word are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 48-55 of the channel word are not transmitted to the external device and are lost.

Output A words from m on channel c 0073X c m [OAM m,c]

This instruction transfers the contents of consecutive PP memory words as successive words on channel c. The address of the first PP memory word is specified by m. The number of words to be transferred is specified by A. The transfer is complete when either A=0 or the channel becomes inactive. If the termination is caused by an inactive channel then A contains the difference of its initial value and the number of words actually transferred on the channel.

If the instruction is executed with the channel initially inactive, no transfer takes place and the instruction exits with A unchanged.

Note: If a 12-bit external interface is used on the channel, then bits 48-51 of the channel word are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 48-55 of the channel word are not transmitted to the external device and are lost.

Output A words from m on channel c packed 1073X c m [OAPM m,c]

This instruction transfers consecutive PP memory words as bits 52-63 of successive words on channel c. During the transfer, processing occurs such that the contents of three PP memory words result in four channel words. Bits 48-51 of the 16-bit channel words are cleared. This packing is illustrated in the 1071 instruction. The address of the first PP word is specified by m. The number of channel words to be transferred is specified by A. The transfer is complete when either A=0 or the channel becomes inactive. If the termination is caused by an inactive channel then A contains the difference of its initial value and the number of words actually transferred on the channel.

If the instruction is executed with the channel initially inactive, no transfer takes place and the instruction exits with A unchanged.

Activate channel c 00740 c [ACN c]

This instruction prepares channel c for I/O transfer operations by setting the channel active. If the channel is initially active, then the instruction will wait for the channel to become inactive before executing.

Unconditionally activate channel c 00741 c [ACN 40B+c]

This instruction prepares channel c for I/O transfer operations by setting the channel active. The instruction will execute regardless of the active/inactive status of the channel.

Deactivate channel c 00750 c [DCN c]

This instruction terminates I/O operations on channel c by setting the channel inactive. If the channel is initially inactive, then the instruction will wait for the channel to become active before executing.

If the instruction is executed after an output instruction without waiting for the channel to become empty, then the last channel word transferred may be lost.

Unconditionally deactivate channel c 00751 c [DCN 40B+c]

This instruction terminates I/O operations on channel c by by setting the channel inactive. The instruction will execute regardless of the active/inactive status of the channel.

If this instruction is executed after an output instruction without waiting for the channel to become empty, the last channel word transferred may be lost.

Function A on channel c when inactive 00760 c [FAN c]

This instruction transfers bits 48-63 of A to channel c as a function code. If the channel is initially active, the instruction will wait for the channel to become inactive before executing. The contents of A is not altered.

Note: If a 12-bit external interface is used on the channel, then bits 46-51 of A are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 46-55 of A are not transmitted to the external device and are lost.

Function A on channel c if inactive 00761 c [FAN 40B+c]

This instruction transfers bits 48-63 of A to channel c as a function code. If the channel is initially active, then the function is not transferred on the channel, and the instruction exits. The content of A is not altered.

Note: If a 12-bit external interface is used on the channel, then bits 46-51 of A are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 46-55 of A are not transmitted to the external device and are lost.

Function m on channel c when inactive 00770 c m [FNC m,c]

This instruction transfers m to channel c as a function code. If the channel is initially active, then the instruction will wait for the channel to become inactive before executing.

Note: If a 12-bit external interface is used on the channel, then bits 46-51 of the function word m are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 46-55 of the function word m are not transmitted to the external device and are lost.

Function m on channel c if inactive 00771 c m [FNC m,40B+c]

This instruction transfers m to channel c as a function code. If the channel is initially active, then the function is not transferred on the channel, and the instruction exits.

Note: If a 12-bit external interface is used on the channel, then bits 46-51 of the function word m are not transmitted to the external device and are lost. If an 8-bit external interface is used on the channel, then bits 46-55 of the function word m are not transmitted to the external device and are lost.

5.2.2.12 Other

Pass 0000 d [PSN]

See Appendix E (PP instructions) for complete list of PASS instructions. The pass instructions perform no operation.

PP Keypoint 0027 d [KEYP]

This instruction executes as a pass instruction but allows sensing of its execution by external monitoring equipment through a test point.

Exchange jump 0026 d

This instruction provides the capability for PP programs to control the execution of the CPU in CYBER 170 state. The Exchange Request is transmitted to the CPU that has been designated as the CPU for performing CYBER 170 state execution. See Section 7.12 of this specification for further details.

If an Exchange Request for any PP is outstanding, then a further Exchange Request from any PP will cause that PP to wait until completion of the outstanding Exchange Request.

This instruction does not complete until an Exchange Accept signal is returned to the IOU by the CPU. The Exchange Accept is sent upon completion of the requested CYBER 170 exchange jump. The PP Halted bit in the IOU Status Summary register shall not be set as the result of a PP waiting for an Exchange Accept or waiting to issue an Exchange Request.

The value of d controls the action taken to process the exchange request in CYBER 170 state.

d = 0 - Unconditional exchange jump 0026 00 [EXN]

An exchange jump is unconditionally performed at the address specified by R+A. This exchange package FWA address is verified against the OS Bounds Register and if in the prohibited region and the Enable OS Bounds Checking bit is set in the Environment Control register, the exchange will not occur, the OS Bounds Fault will be set and if the Enable Error Stop is set in the Environmental Control Register the PP will be idled. Note that only the FWA of the exchange package is verified and thus the exchange package could extend across the OS boundary.

d = 10B - Monitor exchange jump 0026 10 [MXN]

An exchange jump is conditionally performed at the address specified by R+A. This exchange package FWA address is verified against the OS Bounds Register and if in the prohibited region and the Enable OS Bounds Checking bit is set in the Environment Control register, the exchange will not occur, the OS Bounds Fault will be set and if the Enable Error Stop is set in the Environmental Control Register the PP will be idled. Note that only the FWA is verified and an exchange package could extend across the OS boundary. Otherwise if the monitor flag is clear, the exchange jump is performed and the monitor flag is set. If the monitor flag is set, the exchange jump is not performed and this instruction becomes a PASS instruction.

d = 20B - Monitor exchange jump to MA 0026 20 [MAN]

An exchange jump is conditionally performed at the address specified by the CPU Monitor Address (MA) register. If the monitor flag is clear, the exchange jump is performed and the monitor flag is set. If the monitor flag is set, the exchange jump is not performed and this instruction becomes a PASS instruction.

If d = 30B, then the instruction executes as if d = 20B.  
If an exchange request for any PP is outstanding, then a further exchange request from any PP will cause that PP to wait until completion of the outstanding exchange request.

Interrupt processor 1026 d [INPN d]

This instruction transmits an interrupt signal for the CPU on the memory port specified by d. This interrupt signal is transmitted via the memory port interface provided to transmit interrupts between processors. This interrupt signal causes the External Interrupt bit to be set in the CPU Monitor Condition Register. See section 2.8.1 for definition of possible actions that may be taken by the CPU. A serialization function is performed before this instruction begins execution. That is, execution of this instruction is delayed until all previous central memory accesses on the part of the interrupting processor are complete.

### 5.3 I/O CHANNELS

Any PP can interface to any of the I/O channels to communicate with external devices or other PPs. Each I/O channel is composed of an internal interface and a modular external interface. The internal interface allows common hardware and software logic to control the external devices. The external interface allows the IOU to communicate with the external devices using a variety of channels including 6000 Series, CYBER 170, CYBER 180 Maintenance Channel and CYBER 180 Channel.

#### 5.3.1 INTERNAL INTERFACE

The internal interface consists of bidirectional data and status registers. The data register is 17 bits long (16 data bits and 1 parity bit). The status register is 4 bits long and contains the 'active', 'full', 'flag', and 'error flag' bits.

##### 5.3.1.1 Active bit

The active bit is set (channel active) either by a PP or (in the case of the CYBER 170 channel) an external device. This condition indicates that the channel is reserved for channel communication.

The active bit is cleared (channel inactive) either by a PP or an external device. This action denotes that the channel communication is complete.

The active bit is set from a PP by the use of the activate instruction (00740, 00741) or by a function instruction (00760, 00761, 00770, 00771). The active bit is cleared from a PP by the use of the deactivate instruction (00750, 00751). Normally, external devices only clear the active bit either at the end of an input transfer or in response to a function instruction.

The state of the active bit is sensed from a PP by the use of the active/inactive jump instructions (00640, 00650).

#### 5.3.1.2 Full bit

The full bit is set (channel full) whenever a word is written into the data register by either a PP or an external device. The full bit is cleared whenever a word is read from the data register by either a PP or an external device, or when the channel goes inactive.

The PP sets the full bit during the execution of the output instructions (00720, 00721, 0073X, 1073X) once for each word written. Either the external device (previously conditioned for output) or another PP performing an input clears the full bit when it recognizes the full condition and reads the word from the data register.

A PP also sets the full bit when a function instruction is executed (00760, 00770).

The state of the full bit is sensed from a PP by the use of the full/empty jump instructions (00660, 00670)

#### 5.3.1.3 Flag bit

The flag bit is set or cleared only by PP instructions (00641, 00651). The state of the flag bit is sensed from a PP by the use of the flag set/clear jump instructions (1064X, 1065X).

The flag bit is intended to provide dual PP I/O drivers with a synchronization mechanism. As such, the flag condition cannot be altered from an external device.

#### 5.3.1.4 Channel Error Flag

The Channel Error Flag is set:

- a) When a parity error is detected on the data in the Channel Register when it is full, and
- b) When the error-in line on the CYBER 180 channel is pulsed by an external device.

The Channel Error Flag is sensed by a PP through use of the channel error flag test and clear instructions (00661 and 006671).

#### 5.3.2 REAL TIME CLOCK

A real time clock is available on channel 14B for CYBER 170 compatibility. This clock is a 12-bit register that is incremented once every microsecond. No overflow capability is provided and the register may be neither set nor cleared.

### 5.3.3 TWO PORT MULTIPLEXER

#### 5.3.3.1 General Description

The Two Port Multiplexer (Two Port Mux) interfaces IOU Channel 15 with two asynchronous RS-232-C communications interfaces. Each port (port 0 and port 1) has an eight position Baud Rate Selector switch (110, 300, 600, 1200, 2400, 4800, 9600 and 19200 (not available on I2) baud) and a four position Port Options keylock switch.

Each port has a 64 character output buffer and a 16 character input buffer (1 character for I2).

Special features supported by the Two Port Mux are:

- o Auto Answer
- o Remote Power Control
- o Remote Deadstart
- o Auto Dial-out
- o Calendar Clock

There is an RS-366A interface on port 1 only. Therefore the Auto Dial-Out feature is supported on port 1 only.

The Two Port Mux will support any combination of CC555 or equivalent terminals and modems on Port 0 and Port 1. The device on Port 0 is the unsecure device while the Port 1 device is the secure device.

NOTE: The following capabilities are not available on the I2 Two Port Multiplexer:

- o Remote Power Control
- o Port Options keylock switch
- o RS-232 Loopback
- o Remote Deadstart
- o Auto Dial-out
- o Calendar Clock

### 5.3.3.2 INTERFACE DEFINITIONS

#### 5.3.3.2.1 CHANNEL 15B TO PP'S

The interface between channel 15B and the PP's is identical to the user channel to PP interface. All I/O instructions can be performed on channel 15B. The internal channel data path is 16 bits wide.

#### 5.3.3.2.2 RS-232 INTERFACE

Both ports of the Two Port Mux use the EIA Standard RS-232-C asynchronous transmission scheme.

The following signals are available on each port:

Transmitted Data  
Data Terminal Ready  
Request to Send

Received Data  
Data Set Ready  
Clear to Send  
Carrier On  
Ring Indicator

Signal Definitions:

#### Transmitted Data

This signal is used for the serial transmission of data from the Two Port Mux to external data terminal equipment.

#### Data Terminal Ready

This signal is used to indicate a request by the Two Port Mux to connect to the external data terminal equipment.

#### Request to Send

This signal is used to indicate a request by the Two Port Mux for the external data terminal equipment to prepare for data transmission from the Two Port Mux.

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE 5-58

#### Received Data

This signal is used for the serial transmission of data from the external data terminal equipment to the Two Port Mux.

#### Data Set Ready

This signal is used to indicate to the Two Port Mux that the external data terminal equipment is connected and ready for use. This signal is a response by the external data terminal equipment to the Data Terminal Ready signal from the Two Port Mux.

#### Clear to Send

This signal is used to indicate to the Two Port Mux that the external data terminal equipment is ready to receive data. This signal is a response by the external data terminal equipment to the Request to Send signal from the Two Port Mux.

#### Carrier On

This signal is used to indicate to the Two Port Mux that the external data terminal equipment (modem) is receiving a signal which meets its suitability criteria.

#### Ring Indicator

This signal is used to indicate to the Two Port Mux that the external data terminal equipment (modem) is receiving a ringing signal on its communication channel. This signal is not disabled by the OFF condition of the Data Terminal Ready signal.

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE 5-59

#### 5.3.3.2.3 RS-366A INTERFACE

The following signals are available:

Call Request  
Digit Present  
Four Data Bits

Power Indication  
Data Line Occupied  
Present Next Digit  
Abandon Call  
Call Origination Status

Signal Definition:

#### Call Request

The Two Port Mux generates this signal to request the automatic calling equipment to originate a call. This signal must be maintained in the ON condition until the Call Origination Status signal is turned on or else the call is aborted.

#### Digit Present

The Two Port Mux generates this signal to indicate that the automatic calling equipment may read the Data bits.



Four Data Bits

The Two Port Mux generates these four binary data signals as a code to the automatic calling equipments.

DIGIT	DATA SIGNALS			
	NB8	NB4	NB2	NB1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
*	1	0	1	0
#	1	0	1	1
End of Number	1	1	0	0
Separator	1	1	0	1
Unassigned	1	1	1	0
Unassigned	1	1	1	1

Power Indication

The automatic calling equipment generates this signal to indicate to the Two Port Mux that power is on in the automatic calling equipment.

Data Line Occupied

The automatic calling equipment generates this signal to indicate to the Two Port Mux that the communication channel is in use.

Present Next Digit

The automatic calling equipment generates this signal to indicate to the Two Port Mux that the automatic calling equipment is ready to accept the next digit.

Abandon Call

The automatic calling equipment generates this signal to indicate to the Two Port Mux that the connection to a remote data station is probably not successful and is a suggestion to the Two Port Mux to abandon the call. This signal by itself does not abandon the call.

Call Origination Status

The automatic calling equipment generates this signal to indicate to the Two Port Mux that the automatic calling equipment has completed its call functions and that control of the communication channel has been transferred from the RS-366A interface to the RS-232-C interface.

### 5.3.3.3 CHARACTERISTICS

#### 5.3.3.3.1 PP TO TWO PORT MUX FUNCTION CODES

The Two Port Mux uses the least significant 12 bits of data from channel 15B as the function code. A 12 bit function word from the PP is translated to specify the operating condition of the Two Port Mux as shown below in octal. The Two Port Mux responds with an Inactive-In signal to any function code received from channel 15B as long as one of the two ports is selected. If the function code is a "Not Used" code, the Two Port Mux remains selected but is not set up for any operation.

<u>CODE</u> ----	<u>FUNCTION</u> -----
7XX0	Select Port 0
7XX1	Select Port 1
6XXX	Deselect Two Port Mux
1X04*	Read Calendar Clock
1X05*	Write Calendar Clock
1X06*	Write Auto Dial-Out Data
1X07*	Read Auto Dial-Out status
1X10*	Abandon Call
00XX	Read Two Port Mux status
01XX	Read port data
02XX	Write port data
03YY	Set Port operation mode
04X0	Clear Data Terminal Ready signal
04X1	Set Data Terminal Ready signal
05X0	Clear Request To Send signal
05X1	Set Request To Send signal
07XX	Clear Output and Input Buffers

( \* Not available on I2 )

#### Note:

- (1) X - Don't care bits
- (2) In the least significant octal number of the 7XX0, 7XX1, 04X0, 04X1, 05X0 and 05X1 function codes, only bit 63 is used. Bits 62 and 61 are don't care bits.

#### Function Code Definition:

##### Select (7XX0,7XX1)

The Select function code is used to select one of the two ports. The port number (zero or one) is specified by the least significant bit of the Select function code. Once a port is selected, all subsequent function codes and data are sent to that port only. If one of the ports was previously selected and a Select function code is issued to select the unselected port, the result is that the previously selected port is deselected and the previously unselected port is selected. The Two Port Mux always responds to the Select function code with an Inactive signal to channel 15B.

##### Read Calendar Clock (1X04)

This function is used to read the Calendar Clock. A Two Port Mux Select function to either Port 0 or Port 1 is needed to read the Calendar Clock. After channel 15B has sent this function (1X04) and an Active-out signal, the Two Port Mux responds with eight Full signals to channel 15B, each accompanied by an eight bit word of data in the format shown below. This input sequence is terminated with an Inactive signal from channel 15B (if less than eight words are read, the effects on channel 15B are undefined).

WORD	Status				Information			
	56	57	58	59	60	61	62	63
0	0	0	0	0	0	0	0	S
	Tens Of Years				Units Of Years			
1	Y	Y	Y	Y	y	y	y	y
	Tens Of Months				Units Of Months			
2	0	0	0	M	m	m	m	m
	Tens Of Days				Units Of Days			
3	0	0	D	D	d	d	d	d
	Tens Of Hours				Units Of Hours			
4	0	0	H	H	h	h	h	h
	Tens Of Minutes				Units Of Minutes			
5	0	M	M	M	m	m	m	m
	Tens Of Seconds				Units Of Seconds			
6	0	S	S	S	s	s	s	s
	Reserved For Future Use							
7	0	0	0	0	0	0	0	0

NOTE: The status word will have bit 63 (LSB) as the bit which when set, means that the "Wall Clock Time Integrity Has Been Lost." (ie. there has been a power failure and the clock data is no longer valid.)

Write Calendar Clock (1X05)

This function is used to write (set) the Calendar Clock. A Two Port Mux Select function to either Port 0 or Port 1 is required to write to the Calendar Clock. This function (1X05), followed by an Active-out signal tells the Two Port Mux to treat channel 15 Data-out as data to set the calendar time (see data format below). All six words must be written each time the Calendar Clock is set. If this output sequence is terminated early with an Inactive-out signal from channel 15B (less than six words written), the effects on the Two Port Mux and the Calendar Clock are undefined. The smallest time unit that can be set is the unit of minutes. Tenth's of seconds, Units of seconds and Tens of seconds are set to zero.

WORD	Status				Information			
	56	57	58	59	60	61	62	63
	Tens of Years				Units of Years			
0	Y	Y	Y	Y	y	y	y	y
	Tens of Months				Units of Months			
1	0	0	0	M	m	m	m	m
	Tens Of Days				Units Of Days			
2	0	0	D	D	d	d	d	d
	Tens of Hours				Units of Hours			
3	0	0	H	H	h	h	h	h
	Tens of Minutes				Units of Minutes			
4	0	M	M	M	m	m	m	m
	Reserved For Future Use							
5	0	0	0	0	0	0	0	0

NOTE: Writing the wall clock automatically resets bit 63 of the status word to a 0 value to indicate that the wall clock data is now valid.

Write Auto Dial-Out Data (1X06)

This function is used to set up the Two Port Mux for an Auto Dial-Out operation. Port 1 must be selected before this function is issued. This function (1X06) followed by an Active-out signal, sets up the Two Port Mux to treat channel 15B Data-Out as two digits to be passed on to the calling automatic equipment (See data format below). An "End Of Number" code must follow the last telephone number in the data. If there is an even number of digits in the telephone number, the End Of Number code will be in the four most significant bits of the last word and the four least significant bits are don't care bits. An Inactive-out signal from channel 15 to the Two Port Mux following the data-out operation initiates the Auto Dial-Out operation between the Two Port Mux and the automatic dialing equipment. Now the PP's should set "Data Terminal Ready" on Port 1 so that the automatic calling equipment can transfer control to the RS-232 interface when the dialing is completed. While the Two Port Mux is "dialing", the PP's may monitor the status of the call by looking at the "Abandon Call" and "Call Origination Status" status bits.

This function (1X06) should not be issued unless the Auto Dial-Out status bit "Power Indication" is a "one" and the Auto Dial-Out status bit "Data Line Occupied" is a "zero".

<u>BITS</u>	<u>DESCRIPTION</u>
56-59	First number
60-63	Second number

Also see data code table in RS-366A Interface section.

Read Auto Dial-Out Status (1X07)

This function is used to request the Two Port Mux for an Auto Dial-Out status operation. Port 1 must be selected before this function is issued. After channel 15B has sent this function (1X07) and an Active-out signal, the Two Port Mux responds with only one Full signal accompanied by a status word shown below.

<u>BIT</u>	<u>DESCRIPTION</u>
---	-----
52-59	Not Used
60	Abandon Call
61	Call Origination Status
62	Data Line Occupied
63	Power Indication

For a description of these signals see the RS-366A interface section of this document.

Abandon Call (1X10)

This function is used to tell the Two Port Mux to abandon the call currently being attempted. It would normally be used when a PP has sensed the "Abandon Call" status bit during the dialing operation. The Two Port Mux will clear the "Call Request" signal to the automatic calling equipment on receipt of this function.

Deselect Two Port Mux (6XXX)

This function is used to deselect from channel 15B any ports of the Two Port Mux that may have been selected. After this function has been issued, channel 15B may be used for PP to PP communication. Deselecting a port does not affect any operations going on between the Two Port Mux and external equipment. For example, if an output operation (02XX function) has just been performed and the 64 character output buffer is full, the Two Port Mux will continue to empty the buffer even though the port has been deselected.

Read Two Port Mux Status (00XX)

This function is used to request the Two Port Mux for an RS-232 port status operation. After channel 15B has sent this function (00XX) and an Active-out signal, the Two Port Mux responds with only one Full signal accompanied by a status word shown below.

BIT	DESCRIPTION
---	-----
52-58	Not Used (zero)
59	Output Buffer not full
60	Input ready
61	Carrier On
62	Data Set Ready
63	Ring Indication

Call Origination Status (Bit 58)

This bit is used on Port 1 only. This bit is a zero on Port 0. See the RS-366A interface section of this document for a description of this status bit.

Output Buffer Not Full (Bit 59)

This bit is used to indicate that the 64 character output buffer for the selected port has less than 64 characters in it.

Input Ready (Bit 60)

This bit is used to indicate that the selected port has data ready to input to a PP.

See section on RS-232 interface definition for a description of the remaining status bits.

Read Port Data (01XX)

This function is used to request the Two Port Mux for a data input operation. After channel 15B has sent this function (01XX) and an Active-out signal, the Two Port Mux responds with only one Full signal accompanied by a data word shown below.

BIT	DESCRIPTION
---	-----
52	Data Set Ready
53	Data Set Ready and Carrier On
54	Data-In Overrun
55	Data-In Framing or Parity Error
56-63	Data-In Bits

Data-In Overrun (Bit 54)

This bit is used to indicate that the selected port has lost input data due to data coming in faster than the PP takes it. The data that accompanied this bit is the last data that the Two Port Mux received and it was written over the original data in the input buffer.

Data-In Framing or Parity Error (Bit 55)

This bit is used to indicate that the selected port has detected a parity error or a framing error on the data received from an external device.

Data-In Bits (Bits 56-63)

These eight bits are data received on the selected port when the "Input Ready" status bit (bit 60) is set. These bits are undefined when "Input Ready" is not set.

See section on RS-232 interface definition for a description of bits 52 and 53.

Write Port Data (02XX)

This function is used to request the Two Port Mux for a data output operation. The data output operation is initiated by channel 15B sending function code (02XX) and an Active-out signal. If the output buffer of the selected port is full, the Two Port Mux will respond with an Inactive signal to channel 15B. If the output buffer is not full, the Two Port Mux will send an Empty signal to channel 15B for each Full signal received from channel 15B until the output buffer becomes full. The Full signal from channel 15B that caused the output buffer to become full shall cause the Two Port Mux to respond with an Inactive signal instead of an Empty signal. Each data word is eight bits (56-63).

The Two Port Mux sets Request To Send and Data Terminal Ready signals and begins transferring data from the output buffer to the RS-232 interface as soon as one character is in the output buffer and continues this transfer until the output buffer is empty even though the port may be deselected. A "07XX" function will terminate this data transfer (see "07XX" function). The Request To Send and Data Terminal Ready signals are cleared by the Two Port Mux when the output buffer goes empty if these signals were not set previously by a "Set Data Terminal Ready" function (04X1) and "Set Request To Send" function (05X1).

Set Two Port Mux Operation Mode (03YY)

This function is used to specify the Two Port Mux Operation Mode according to bits 58-63 as shown below:

<u>BIT</u>	<u>DESCRIPTION</u>
58	ENABLE LOOP BACK This bit, when set, enables a round trip data path from channel 15B to the selected RS-232 port (UART chip) and back to channel 15B. When in Loop Back mode, the UART chip does not transmit data externally. See programming considerations for the protocol of this function. This function is not available on the I2.
59	DISABLE PARITY BIT When this bit is set, no parity bit is transmitted out of the selected RS-232 port and parity checking on the input data is disabled. The Stop bit(s) will immediately follow the last data bit.
60	SELECT NUMBER OF STOP BITS This bit selects the number of Stop bits. When this bit is clear one Stop bit is used. When this bit is set two Stop bits are used.
61,62	SELECT NUMBER OF BITS/CHARACTER
	<u>BIT 61 BIT 62 BIT/CHARACTER</u>
	0 0 5
	0 1 6
	1 0 7
	1 1 8
63	SELECT ODD/EVEN PARITY MODE This bit selects the type of parity to be transmitted and also the type of parity expected in the input data. When this bit is set, even parity mode is selected. When this bit is clear, odd parity mode is selected.

Clear Data Terminal Ready (04X0)

This function is used to clear the Data Terminal Ready signal for the selected port. See RS-232 interface definition for a description of this signal.

Set Data Terminal Ready (04X1)

This function is used to set the Data Terminal Ready signal for the selected port. See RS-232 interface definition for a description of this signal.

Clear Request To Send (05X0)

This function is used to clear the Request To Send signal for the selected port. See RS-232 interface definition for a description of this signal.

Set Request To Send (05X1)

This function is used to set the Request To Send signal for the selected port. See RS-232 interface definition for a description of this signal.

Clear Output and Input Buffers (07XX)

This function is used to clear the output and input data buffers on the selected port.

#### 5.3.3.3.2 EXTERNAL DEVICE TO TWO PORT MUX FUNCTIONS

The Two Port Mux monitors incoming signals and performs the functions described below. There are two mechanisms for alerting the Two Port Mux from an external device. The Ring Indicator signal is generated by dialing the telephone number for the computer Two Port Mux. The second mechanism is to send the ASCII code sequence for CTRL/G (first alert signal - ASCII code=07H) and CTRL/R (second alert signal - ASCII code=12H) to either port of the Two Port Mux. The action taken by the Two Port Mux depends on the position of the Port Option switch on each port. The Baud Rate switches and the Port Option switches are sampled by the Two Port Mux when the Deadstart button on the CC545 display console is pressed or when a Ring Indication signal is received on either Port 0 or Port 1. The Port Option switch for a port is also sampled when the code sequence for CTRL/G is sensed on the input to the port.

The Port Option switches define which external functions are enabled in the Two Port Mux.

Switch Position -----	Meaning -----
DISABLED	The port is disabled for all input and output operations. No data can be sent out and all incoming signals are ignored.
MSG ONLY	The port is enabled for system originated functions only. These functions may be output or input operations. Remote Power-control and Remote Deadstart are disabled.
DS ENABLED	The port is enabled for all functions except Remote Power-control.
DS/PWR ENABLED	The port is enabled for all functions (system originated, Remote Power-control and Remote Deadstart).

Any CRT terminals used on the Two Port Mux where the Deadstart Display is to be used, must be in page mode and have X-Y positioning enabled.

#### 5.3.3.3.3 AUTO ANSWER

- o The "Ring Indicator" signal is used for Auto Answer on both Port 0 and Port 1.
- o Auto Answer is supported regardless of whether the 400 Hz power to the mainframe is on or off (50/60 Hz power must be on).
- o Auto Answer is disabled if the Port Option switch is in the "Disabled" position.
- o Either the PP's or the Two Port Mux (microprocessor) may "answer" a call. If the Port Option switch is in the "MSG ONLY" position, only the PP's may answer. If the Port Option switch is in the "DS ENABLED" or "DS/PWR ENABLED" positions, the PP's have first chance to answer. If the PP's don't answer within about one second from the time that the Ring Indicator signal went to the ON state, the Two Port Mux will answer. The Two Port Mux will then ignore any attempt by the PP's to communicate on the Port that the Ring Indicator came in on until the Two Port Mux sends the "ILLEGAL TERMINAL" message because of a incorrect password or when a short deadstart sequence is completed after the Deadstart Display has been up.



#### 5.3.3.3.4 REMOTE POWER CONTROL

Remote Power Control allows control of the 400 Hz power for the system by commands from a terminal connected to Port 0 or Port 1 either directly or through a modem. Remote Power Control is implemented with Two Port Mux hardware connected by a cable to the computer power control box (p/n 11899142).

This will exclude a Peripheral Environment Monitor node from controlling the power control box.

Security features to protect against invalid use of this feature are:

- o The computer power control box must be set up to enable Remote Power Control.
- o The Port Option switches on the mainframe must be set up to enable this feature. The Port Option switches are keylock switches where the key may be removed in any position.
- o On Port 1 the user must be able to enter a correct power control password (up to 15 characters long).
- o Each time the Ring Indicator is sensed by the Two Port Mux on Port 1, a new session is initiated and therefore password(s) must be entered by the user.
- o If the password is not entered correctly in three attempts, the terminal is declared illegal and the connection to the terminal is dropped.
- o On Port 0 no password is required for Remote Power-on, but a password is required for Remote Power-off. Remote Power-off always requires a password.
- o The password may be entered or changed only from the CC545 console (if one is present) or the Port 0 terminal. The password is entered with a command from the Deadstart display.

PW PC XXXXXXXXXXXXXXXX - Set Power Control password

where "XXXXXXXXXXXXXXXX" is the password (1 - 15 characters long).

If the user is at a terminal using a modem to interface to port 1, Remote Power Control is achieved with the commands listed below.

Note that in these sequences:

OPR = Operator activities  
TPM = Two Port Mux activities

#### Commands

- OPR Call the computer (Ring Indicator).
- TPM Sense Ring Indicator signal. If power is on, wait approximately one second for the PP's to answer (see auto answer). If the PP's don't answer, set Data Terminal Ready and Request To Send and send message "ENTER DEADSTART PASSWORD".
- OPR Enter the Deadstart password.
- TPM Check for correct password. If it is correct, send the Deadstart Display.

If the power is off:

TPM Send message "POWER IS OFF "DO YOU WANT POWER ON? Y/N"

The Two Port Mux will wait approximately 10 seconds for an operator response. If no response comes within the 10 seconds, the Two Port Mux will blank the screen and terminate the session.

- OPR Enter "Y".
- TPM Send message "ENTER POWER CONTROL PASSWORD".

Note: If the operator enters anything other than "Y", the Two Port Mux will blank the screen and terminate the session.

- OPR Enter the Power Control password.
- TPM Send message "POWER-UP INITIATED". Send the Deadstart Display when Power-up is complete.

Note: If the power-up is not completed within approximately 30 seconds, the Two Port Mux will send the message "POWER IS NOT ON - BYE" and terminate the session.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-77

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-78

If a PP answers the call, it means the power is on. To turn the power off, a command from the Deadstart Display must be used as shown below.

OPR Press "CTRL" and "G".

TPM Sense "CTRL" and "G" code.

This code is the first alert signal to the Two Port Mux that an external command may be desired. The Two Port Mux will discontinue support of PP originated functions on both ports, set the first alert flag and send message "EXTERNAL FUNCTIONS ENABLED". After the message has been sent the Two Port Mux will wait approximately ten seconds for the second alert signal. If the second alert signal is not sensed in ten seconds, the Two Port Mux will reset the first alert flag and continue support of PP originated functions to either port.

OPR Press "CTRL" and "R".

TPM Sense "CTRL" and "R" code and take control of the port. PP originated operations on this port are discontinued. An "ENTER DEADSTART PASSWORD" message is sent to the terminal.

OPR Enter Deadstart password.

TPM Check for correct password. If the correct password is entered, send the Deadstart Display.

OPR Enter "OFF PWR".

TPM Send message "ENTER POWER CONTROL PASSWORD".

OPR Enter the Power Control password.

TPM Check for correct password. If it is correct, open the power control relay and send message "POWER-DOWN INITIATED". When the power has dropped, send message "POWER IS OFF".

The procedure for a terminal on Port 0 is the same as for Port 1 except no passwords are required for powering-up or getting the Deadstart display. A password is still required for powering-down. Note: If the user enters an invalid password, the Two Port Mux will send the message "INVALID PASSWORD / TRY AGAIN". If the password is still wrong on the third try, the Two Port Mux will send the message "ILLEGAL TERMINAL" and clear Request To Send and Data Terminal Ready signals.

After the password has been entered correctly, the Two Port Mux will not ask for a password until the Two Port Mux senses the next Ring Indicator signal.

Note: If the operator tries to use a feature which has not been enabled via the Port Option Switch, the TPM will send the message "SWITCH IN DISABLED POSITION" and continue support of PP originated functions to either port.

5.3.3.3.5 REMOTE DEADSTART

The Remote Deadstart feature provides the capability to deadstart the PP's from a terminal on either Port 0 or Port 1 of the Two Port Mux. A Deadstart password is required to use this feature on Port 1. No security is provided for Port 0. The Deadstart password has the same security features as the power control password and is set from the Deadstart display with the following command:

PW DS XXXXXXXXXXXXXXXX - Set Deadstart Password

where "XXXXXXXXXXXXXXXX" is the password (1 - 15 characters long).

The protocol for using this feature is the same as for the Remote Power-control. First get the Deadstart display using the methods shown under Remote Power Control. Once the Deadstart display is up, the user may Deadstart the IOU by entering "L" to initiate a Long Deadstart sequence or "S" to initiate a Short Deadstart sequence. All the maintenance features associated with the Deadstart display are also available.

Note: When the Deadstart Display is active on either port, the Two Port Mux does not support PP originated functions to either port.

EXAMPLES (Assume that the PP's do not answer the call and the required feature is enabled via the option switch):

POWER IS ON	
PORT 0	PORT 1
OPR Call computer	OPR Call computer
	TPM "ENTER DEADSTART PASSWORD"
	OPR Enter password
TPM Send Deadstart display	TPM Send Deadstart display
Both Port 0 and Port 1	
OPR "L" (Long Deadstart)	
OPR "CTRL/G"	
TPM "EXTERNAL FUNCTIONS ENABLED"	
OPR "CTRL/R"	
TPM Send Deadstart display	
OPR "OFF PWR"	
TPM "ENTER POWER CONTROL PASSWORD"	
OPR Enter password	
TPM "POWER-DOWN INITIATED"	
"POWER IS OFF"	

POWER IS OFF	
PORT 0	PORT 1
OPR Call computer	OPR Call computer
TPM "POWER IS OFF"	TPM "POWER IS OFF"
"DO YOU WANT POWER ON? Y/N"	"DO YOU WANT POWER ON? Y/N"
OPR "Y"	OPR "Y"
	TPM "ENTER POWER CONTROL PASSWORD"
	OPR Enter password
TPM "POWER-UP INITIATED"	TPM "POWER-UP INITIATED"
Send Deadstart display	Send Deadstart display

5.3.3.4 Performance

5.3.3.4.1 FUNCTION RESPONSE TIMES

The function response time is the amount of time the Two Port Mux takes to send an Inactive-in signal to channel 15B in response to a Function-out received from channel 15. Some of the functions are translated by hardware and some by microprocessor firmware. The functions translated by hardware are relatively fast, less than one major cycle(500 nsec). The functions translated by firmware are relatively slow and don't have a fixed response time. This is because the Function-out signal from channel 15B is sensed in a polling loop and because of possible interrupts occurring during the function sequence. The firmware response times range from about 50 microseconds up to several milliseconds with a typical time of about 300 microseconds.

All I2 functions are fast functions.

<u>Fast Functions</u>	<u>Slow Functions</u>
7XX0	1X04
7XX1	1X05
6XXX	1X06
00XX	1X07
01XX	1X10
02XX	03YY
Not Used Codes	04X0
	04X1
	05X0
	05X1
	07XX

#### 5.3.3.4.2 DATA TRANSFER RATES

##### PP to Two Port Mux

The following functions involve data transfers from the PP's to the Two Port Mux:

02XX The "Write Port Data" function involves a data transfer between the PP's and the 64 character output buffer. A block data transfer may be used and the buffer will accept one eight bit character every microsecond.

1X05  
1X06 The "Write Calendar Clock" and "Write Auto Dial-out Data" functions involve data transfers between the PP's and the microprocessor memory. A block data transfer may be used. The transfer rate ranges from 50 microseconds per word to several milliseconds per word. The typical time is about 300 microseconds per word.

##### Two Port Mux to PP

The following functions involve data transfers from the Two Port Mux to the PP's:

00XX The "Read Two Port Mux Status" function is a one word input operation from a hardware register. The data is available to channel 15B in less than 500 nanoseconds after channel 15B is made active.

01XX The "Read Port Data" function is a one word input operation from a hardware register. The data is available in less than 500 nanoseconds after channel 15B is made active.

The input buffer is three words in length. One of these three words is in the hardware register. The rest of the words are in a "soft" buffer in the microprocessor memory. It takes from 50 microseconds up to several milliseconds (typical time is 300 microseconds) for the microprocessor to transfer the next word into the hardware register and set the "Input Ready" status bit.

1X04  
1X07 The "Read Calendar Clock" and "Read Auto Dial-out Status" functions involve a data transfer from the microprocessor memory to the PP's. The firmware transfer rate applies to these functions.

##### RS-232 Interfaces

Baud rates of 110, 300, 600, 1200, 2400, 4800, 9600 and 19200 (not available on are supported on both Port 0 and Port 1.

##### RS-366A Interface

The rate that the Two Port Mux sends dialing numbers to the automatic calling equipment depends on the automatic calling equipment.

### 5.3.3.5 Programming Considerations

#### 5.3.3.5.1 RS-232 INTERFACES

##### LOCAL

These programs illustrate how a CC555 terminal could be programmed when it is connected directly to a Two Port Mux port with the special cable (p/n 19266318).

This program uses the block output instruction to send data to the Two Port Mux.

FNC	7000B,15B	Select Port 0
FNC	0304B,15B	Set 7 bits/character, odd parity and one stop bit
FNC	0000B,15B	Two Port Mux Status
ACN	15B	
IAN	15B	Input status
DCN	15B	
LPN	20B	Check for Output Buffer Not Full
ZJN	EXIT	If full
FNC	0200B,15B	Write port data
ACN	15B	
LDD	WORDCOUNT	
OAM	BUFFER,15B	Output the data
STD	SAVE	Save remaining word count
NJN	EXIT	Exit if Two Port Mux deactivated the channel
DCN	15B	
UJN	EXIT	

This program uses only the single word output instruction to send data to the Two Port Mux.

FNC	7000B,15B	Select Port 0
FNC	0304B,15B	Set 7 bits/character, odd parity and one stop bit
FNC	0200B,15B	Write Port Data
ACN	15B	
IJM	EXIT,15B	Exit if output buffer full
LDM	BUFFER,INDEX	Get data from data buffer
OAN	15B	Output the data word
AOD	INDEX	
LMD	END	Check for end of data buffer
NJN	TAG1	If not end of data buffer
DCN	15B	
UJN	EXIT	

This program reads one word from the Two Port Mux input buffer.

FNC	7000B,15B	Select Port 0
FNC	0000B,15B	Read Status
ACN	15B	
IAN	15B	Input Status
DCN	15B	
LPN	10B	Check for Input Ready
ZJN	EXIT	If no Input Ready
FNC	0100B,15B	Read port data
ACN	15B	
IAN	15B	Input the data word
DCN	15B	
STD	DATA	
LPC	1400B	Check for Data-in Overrun and Data-in Framing or parity error
NJN	ERROR	If Data-in error
UJN	EXIT	

REMOTE

This program illustrates how a device connected to a Two Port Mux port through a modem could be programmed.

Auto Answer

A PP should poll the ports that have a modem connected to them for the "Ring Indicator" signal. Once Ring Indicator" is detected the PP must answer within approximately one second by setting "Data Terminal Ready". If the PP does not answer within the time limit, the microprocessor will answer the call looking for remote commands.

This program answers the phone and sets up the modem for communication to a remote device.

	FNC	7001B,15B	Select Port 1
	FNC	0000B,15B	Two Port Mux Status
	ACN	15B	
	IAN	15B	Input the RS-232 status
	DCN	15B	
	LPN	1	Check for Ring Indication
	ZJN	EXIT	If no Ring Indication
	FNC	0401B,15B	Set Data Terminal Ready
TAG1	FNC	0000b,15B	Two Port Mux Status
	ACN	15B	
	IAN	15B	Input the RS-232 status
	DCN	15B	
	LPN	2	Check for Data Set Ready
	ZJN	TAG1	If no Data Set Ready
	FNC	0501B,15B	Set Request To Send
TAG2	FNC	0000B,15B	Two Port Mux Status
	ACN	15B	
	IAN	15B	Input the RS-232 status
	DCN	15B	
	LPN	4	Check for Carrier On
	ZJN	TAG2	If no Carrier On
	UJN	EXIT	

Output and Input

The output and input programming is similar to that used for a local terminal except that it may be desirable to monitor the "Carrier On" status while communicating over telephone lines. Also "Request To Send" and "Data Terminal Ready" should be cleared at the end of the session.

5.3.3.5.2 RS-366A INTERFACE (AUTO DIAL-OUT)

This program illustrates how an "Auto Dial-out" sequence could be done.

	FNC	7001B,15B	Select Port 1
	FNC	1007B,15B	Auto Dial-out Status
	ACN	15B	
	IAN	15B	Input RS-366A status
	DCN	15B	
	LPN	3	Check for "Power Indication and "Data Line Occupied"
	LMN	1	
	NJN	ERROR	IF no power or line is occupied
	FNC	1006B,15B	Write Auto Dial-out Data
	ACN	15B	
	LDN	4	Number of 8 bit PP words (two 4 bit telephone numbers per PP word)
	OAM	BUFFER,15B	Copy numbers from PP memory to microprocessor memory
TAG1	FJM	TAG1,15B	Wait for Two Port Mux to take the last word
	DCN	15B	Starts dialing operation between the Two Port Mux and the automatic calling equipment
	FNC	0401B,15B	Set Data Terminal Ready
TAG2	FNC	1007B,15B	Auto Dial-out Status
	ACN	15B	
	IAN	15B	Input RS-366A status
	DCN	15B	
	LPN	14B	Check for "Call Origination Status" or "Abandon Call"
	ZJN	TAG2	If call not complete or no abandon call
	LPN	10B	Check for "Abandon Call"
	NJN	TAG5	If automatic dialing equipment is requesting an abandon call function

TAG3	FNC	0000B,15B	Two Port Mux Status
	ACN	15B	
	IAN	15B	Input RS-232 status
	DCN	15B	
	LPN	2	
	ZJN	TAG3	If no "Data Set Ready"
	FNC	0501B,15B	Set "Request To Send"
TAG4	FNC	0000B,15B	Two Port Mux Status
	ACN	15B	
	IAN	15B	Input RS-232 status
	DCN	15B	
	LPN	4	
	ZJN	TAG4	If no "Carrier On"
	UJN	EXIT	
TAG5	FNC	1010B,15B	Abandon Call
	FNC	0400B,15B	Clear "Data Terminal Ready"
	UJN	RETRY	
*			Octal code for telephone number 249-3034
BUFFER	DATA	0044B	"2","4"
	DATA	0223B	"9","3"
	DATA	0003B	"0","3"
	DATA	0114B	"4","End of Number"



5.3.3.5.3 CALENDAR CLOCK

These programs show how to set and read the Calendar Clock. Either Port 0 or Port 1 may be used when using the Calendar Clock.

Output

	FNC	7000B,15B	Select Port 0
	FNC	1005B,15B	Write Calendar Clock
	ACN	15B	
	LDN	6B	
	OAM	TIME,15B	Output time to calendar clock
TAG1	FJM	TAG1,15B	Wait until Two Port Mux takes last word
	DCN	15B	
	UJN	EXIT	

Input

	FNC	7000B,15B	Select Port 0
	FNC	1004B,15B	Read Calendar Clock
	ACN	15B	
	LDN	10B	
	IAM	TIME,15B	Read calendar clock
	DCN	15B	
	UJN	EXIT	

5.3.3.5.4 LOOP BACK

This maintenance feature can be used to check the round trip data path from the PP's out to either the Port 0 or Port 1 UART chip and back again to the PP's by using the program below.

	FNC	7000B,15B	Select Port 0
	FNC	0340B,15B	Enable Loop Back
	FNC	0200B,15B	Write Port Data
	ACN	15B	
	LDN	3	Enough words to fill the input buffer
	OAM	DATA,15B	Send data to Two Port Mux
	DCN	15B	
	STD	INDEX	
TAG1	FNC	0000B,15B	Two Port Mux Status
	ACN	15B	
	IAN	15B	Input RS-232 status
	DCN	15B	
	LPN	10B	Check for "Input Ready"
	ZJN	TAG1	If no Input Ready
	FNC	0100B,15B	Read Port Data
	ACN	15B	
	IAN	15B	Input data word
	DCN	15B	
	LPC	377B	Mask off status bits
	LMM	DATA,INDEX	Check data
	NJN	ERROR	If data error
	AOD	INDEX	
	LMN	3	
	NJN	TAG1	If not done checking all three data words
	UJN	EXIT	

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-92

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-93

#### 5.3.4 MAINTENANCE CHANNEL

Channel 17B is dedicated as the maintenance channel. It is connected to all Maintenance Access Controls in the system, and enables any PP to perform on-line maintenance functions and to sense the status of the system.

#### 5.3.5 EXTERNAL INTERFACE

##### 5.3.5.1 General

The external interface consists of logic modules containing the desired channel protocol and electrical interface mechanisms to emulate the appropriate channel for an external device.

##### 5.3.5.1.1 CYBER 170 EXTERNAL INTERFACE

The CYBER 170 external interface uses bidirectional, synchronous communication to allow the IOU to communicate with CYBER 170 external devices. The transmission is accomplished via separate input and an output cable. Each cable transmits 13 data signals (12 data bits plus parity). Eight control signals are transmitted from a PP to an external device, and four from the external device to a PP. The signals are transmitted over coaxial cables using an AC transmission scheme (see 5.3.5.6).

External devices connected to the data and control lines may relay all signals to the next in line device. The relay is synchronized to a 10 MHz clock that is one of the control signals. This causes all devices to be synchronous with the IOU but displaced from each other by one or more 100 nanosecond clock periods. Since the signals are retransmitted at each device interface (passed on), powering off one device will disable data transmission to all devices beyond. The maximum cable length between devices is 70 feet.

A 12-bit external interface transmits data between bits 52-63 of the interface channel and the external device. On output, bits 48-51 of the internal channel word are not transmitted; on input, bits 48-51 of the internal channel word are cleared.

##### 5.3.5.1.2 CYBER 180 EXTERNAL INTERFACE

The CYBER 180 external interface uses bidirectional, asynchronous communication to allow the IOU to communicate with one external device. The transmission is accomplished via a single cable. The cable transmits 17 bidirectional data signals (16 data bits plus parity) and ten unidirectional control signals. The signals are transmitted over twisted pair lines in a differential mode. The data signals utilize a transmitter/receiver pair at each end of the line. The control signals have a single transmitter or receiver at each end of the line. The receiver terminates the line in its characteristic impedance to insure that the transmitted electrical wave front is not reflected back to the transmitter. As a result, data may be transmitted at high frequency without regard to the length of the cable.

This channel has been designed to drive a single high transfer rate controller. Multiple controllers on a single channel are not supported. The maximum chan cable length is 200 feet.

##### 5.3.5.1.3 CYBER 180 MAINTENANCE CHANNEL INTERFACE

The CYBER 180 maintenance channel interface uses unidirectional, asynchronous communication. It is similar to the CYBER 180 external interface. The major difference is that only nine (eight data bits plus parity) unidirectional data signals are transmitted in each direction.

An 8-bit external interface transmits data between bits 56-63 of the interface channel and the external device. On output bits 48-55 of the interface channel word are not transmitted; on input, bits 48-55 of the interface channel word are cleared.

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE 5-94

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE 5-95

### 5.3.5.2 CYBER 170 and CYBER 180 Channel Control signals

#### 5.3.5.2.1 ACTIVE

The active pulse is the signal that indicates the beginning of a data transmission. It is normally sent by a PP to an external device. It can be sent by an external device to a PP only on a CYBER-170 channel.

#### 5.3.5.2.2 INACTIVE

The inactive pulse is sent from either a data sending or a data receiving device. The inactive pulse signifies the end of a data transmission and clears the active and full flags.

#### 5.3.5.2.3 FULL

The full pulse is sent from a data sending device to a data receiving device. The full pulse is sent at the same time that the data is transmitted. This indicates to the receiving device that it is to sample the data signals.

#### 5.3.5.2.4 EMPTY

The empty pulse is sent by a data receiving device to a data sending device. The empty pulse is sent to acknowledge the receipt of a full pulse and the associated data. It indicates to the sending device that new data may be transmitted.

#### 5.3.5.2.5 FUNCTION

The function pulse is only sent to an external device. It is used to indicate that the associated data signals are to be considered as control signals rather than data.

#### 5.3.5.2.6 MASTER CLEAR

The master clear pulse is sent by the IOU to all external devices on the I/O channel. It indicates to those devices that all activity is to cease and initial conditions are to be restored.

#### 5.3.5.2.7 ERROR (CYBER 180 CHANNEL ONLY)

The error pulse is sent by an external device to the IOU. It indicates that an error was encountered by the external device.

#### 5.3.5.2.8 10 MHZ CLOCK (CYBER 170 CHANNEL ONLY)

The 10 MHz clock is sent by the IOU to an external device. The signal consists of a pulse sent every 100 nanoseconds and is used to synchronize all external devices to the IOU.

#### 5.3.5.2.9 1 MHZ CLOCK (CYBER 170 CHANNEL ONLY)

The 1 MHz clock is sent by the IOU to an external device. The signal consists of a pulse sent every 1 microsecond.

### 5.3.5.3 CYBER 180 MCH Control Signals

#### 5.3.5.3.1 ACTIVE

The active pulse is the signal that indicates the beginning of data transmission. It is always sent from the IOU to an external device.

#### 5.3.5.3.2 INACTIVE

The inactive pulse is sent either from a data sending or a data receiving device. The inactive pulse is used to signify the end of data transmission.

#### 5.3.5.3.3 READY

The ready pulse is sent from a data sending device to a data receiving device at the same time the data is transmitted. It indicates to the receiving device that it is to sample the data signals. The receiving device, in turn, sends a ready pulse to the sending device to acknowledge the receipt of the sender's ready pulse and the associated data. It therefore signals the sender that new data may be transmitted.

#### 5.3.5.3.4 FUNCTION

The function pulse is sent only to an external device. It is used to indicate that the associated data signals are to be considered as control signals rather than data.

#### 5.3.5.3.5 ERROR

The error pulse is sent by an external device to the IOU. It indicates that an error was encountered by the external device.

#### 5.3.5.3.6 TIMEOUT

A timeout mechanism is provided in the Maintenance Channel Interface. The timeout counter is started by a Ready-Out or Active-Out and is reset by a Ready-In or an Inactive-In. The timeout interval is 100 microseconds. If no response is received at the end of the timeout interval, the channel active flag is cleared. The timeout counter is not activated on a function. This allows the software to recover from a malfunction in a Maintenance Access Control. This timeout is disabled when the Maintenance Channel Interface is deselected from IOU channel 17B through use of connect codes 8 to F. Channel 17B can then be used for IOU inter-PP communications.

### 5.3.5.4 Data signals

The data signals are transmitted from a data sending device to a data receiving device along with the associated full pulses. Data signals in the form of control signals are also transmitted to an external device when a function pulse is sent.

#### 5.3.5.5 PP and channel interaction

##### 5.3.5.5.1 ACTIVE BIT

When the active bit is set by a PP (with either an 00740 or an 00741 instruction), an active pulse is sent. When the active bit is cleared by a PP, an inactive pulse is sent.

When an active pulse is sent by an external device, the active bit is set. When an inactive pulse is sent by an external device, the active bit is cleared.


##### 5.3.5.5.2 FULL BIT

When the full bit is set by a PP (with an 00720, 00721, 0073X or a 1073X instruction), either a full pulse or, for the Maintenance Channel (MCH) a ready pulse, and data pulses for the data are sent. When the full bit is cleared by a PP (by an 00700, 00701, 0071X or a 1071X instruction), either an empty pulse or a ready pulse (MCH) is sent.

When either a full pulse or a ready pulse (MCH) is sent by an external device, the associate pulses set the channel cata register and the full bit is set. When either an empty pulse or a ready pulse (MCH) is sent by an external device, the full bi

##### 5.3.5.5.3 FUNCTION INSTRUCTIONS


When a function instruction (00760, 00761, 00770, 00771) is executed, the active and full (ready for the MCH) bits are set and a word is written into the data register from the PP. This word is then transmitted from the data register to an external device. A function pulse transmitted to the external device indicates that the word is a control signal rather than data. The external device sends an inactive pulse to acknowledge the receipt of the function. This inactive pulse causes the inactive bit and the full bit to be set to zero.



Key

A F E : Active, Full and Error bits

- (1) PP executes a function instruction which sets the active and full bits in the internal interface, places a word in the channel register and sends a function pulse.
- (2) The external device acknowledges the acceptance of the function by sending an inactive signal. This, in turn, drops the active flag and the full flag and clears the channel register.
- (3) PP sets active flag to indicate that data flow is about to start.
- (4) PP places either a 12-bit or 16-bit data word (plus parity) in the channel register, which sets the full flag and sends a full signal.
- (5) The external device accepts the data word and sends an empty signal which clears the channel register and full flag.
- (6) After steps (4) and (5) have been repeated a sufficient number of times to complete the data transfer, the PP drops the channel active flag which turns off the external device with an inactive signal.




Data Input Sequence

\* The inactive signal is normally sent from the external device to the IOU. However, in certain cases the IOU will deactivate the channel. This is determined by the external device and the function being executed.

Key

A F E : Active, Full and Error bits


- (1) PP executes a function instruction which sets the active and full bits in the internal interface, places a word in the channel register and sends a function pulse.
- (2) The external device acknowledges the acceptance of the function by sending an inactive signal. This, in turn, drops the active flag and the full flag and clears the channel register.
- (3) PP sets active flag to indicate that data flow is about to start.
- (4) The external device reads a 12-bit or 16-bit word (plus parity) and sends it to the channel register with a full signal which, in turn, sets the full flag.
- (5) PP stores the data word and drops the full flag which, in turn, sends an empty signal to the external device.
- (6) After steps (4) and (5) have been repeated a sufficient number of times to complete the data transfer, the external device clears its active condition and sends an inactive signal to the PP. This clears the channel active flag.



Key

A F E : Active, Full and Error bits

- (1) MCU executes a function instruction which sets the active and full bits in the internal interface, places a word in the channel register and sends a function pulse.
  - (2) The external device acknowledges the acceptance of the function by sending an inactive signal. This, in turn, drops the active flag and the full flag and clears the channel register.
  - (3) The MCU sets the active flag to indicate that control word data flow is about to start.
  - (4) The MCU places a control byte in the channel register which sets the ready flag and sends a full signal.
  - (5) The external device accepts the control byte and sends a ready signal which clears the channel register and full flag.
- Steps (4) and (5) are repeated for a second control byte. The two control bytes contain the upper and lower portions of the address of the data to be written.
- (6) The MCU deactivates the channel which clears the active flag, having first determined that the channel is empty.
  - (7) The MCU sets the active flag to indicate that data flow is about to start.
  - (8) The MCU places an 8-bit byte in the channel register, which sets the full flag and sends a ready signal.
  - (9) The external device accepts the data byte and sends a ready signal which clears the channel register and full flag.
  - (10) After steps (8) and (9) have been repeated a sufficient number of times to complete the data transfers, the MCU deactivates the channel which turns off the external device with an inactive signal.



Key

A F E : Active, Full and Error bits

- (1) MCU executes a function instruction which sets the active and full bits in the internal interface, places a word in the channel register and sends a function pulse.
  - (2) The external device acknowledges the acceptance of the function by sending an inactive signal. This, in turn, drops the active flag and the full flag and clears the channel register.
  - (3) The MCU sets the active flag to indicate that control word data flow is about to start.
  - (4) The MCU places a control byte in the channel register which sets the full flag and sends a ready signal.
  - (5) The external device accepts the control byte and sends a ready signal which clears the channel register and full flag.
- Steps (4) and (5) are repeated for a second control byte. The two control bytes contain the upper and lower portions of the address of the data to be read.
- (6) The MCU deactivates the channel which clears the active flag, having first determined that the channel is empty.
  - (7) The MCU sets the active flag to indicate that data flow is about to start.
  - (8) The external device reads an 8-bit byte and sends it to the channel register with a ready signal which, in turn, sets the full flag.
  - (9) The MCU stores the data word and drops the full flag which, in turn, sends a ready signal to the external device.
  - (10) After steps (8) and (9) have been repeated a sufficient number of times to complete the data transfer, the MCU deactivates the channel which turns off the external device with an inactive signal.



5.3.5.6 Transmission characteristics

5.3.5.6.1 CYBER 170 CHANNEL

The transmission characteristics of the CYBER 170 channel are defined in Engineering Specification No. 19063800, "A.C. Transmission Circuit Specification for I/O Channels in the CYBER 170 System".

5.3.5.6.2 CYBER 180 CHANNEL

5.3.5.6.2.1 Signal

Each differential signal is transmitted with voltage levels of 0.0 V (logical 0) and -0.8 V (logical 1).

5.3.5.6.2.2 Cable

The CDC 3000 Series cable (CDC part number 10382829) is used for the CYBER 180 External Interface. This cable consists of 29 twisted pair signal conductors, and a shield. The cable has a 61-pin male connector on each end. The cable propagation delay is 5.25 nanoseconds/metre (1.6 nanoseconds/foot). The characteristic impedance of the twisted pair line is 102 ohms. The signals are summarized in Table 5.3-1.

Signal Name	Connector Pins
Data Bit 2**0 (bidirectional)	A1/A2
Data Bit 2**1 (bidirectional)	A3/A4
Data Bit 2**2 (bidirectional)	A5/A6
Data Bit 2**3 (bidirectional)	A7/A8
Data Bit 2**4 (bidirectional)	A9/A10
Data Bit 2**5 (bidirectional)	B1/B2
Data Bit 2**6 (bidirectional)	B3/B4
Data Bit 2**7 (bidirectional)	B5/B6
Data Bit 2**8 (bidirectional)	B7/B8
Data Bit 2**9 (bidirectional)	B9/B10
Data Bit 2**10 (bidirectional)	C1/C2
Data Bit 2**11 (bidirectional)	C3/C4
Data Bit 2**12 (bidirectional)	C5/C6
Data Bit 2**13 (bidirectional)	C7/C8
Data Bit 2**14 (bidirectional)	C9/C10
Data Bit 2**15 (bidirectional)	D1/D2
Data Parity (bidirectional)	D3/D4
Active Out	D5/D6
Inactive Out	D7/D8
Full Out	D9/D10
Empty Out	E1/E2
Inactive In	E3/E4
Full In	E5/E6
Empty In	E7/E8
Function	E9/E10
Master Clear	F1/F2
Error In	F3/F4
Not Used	F5-F8

Table 5.3-1 CYBER 180 Channel Signal Definitions

5.3.5.6.3 CYBER 180 MAINTENANCE CHANNEL

5.3.5.6.3.1 Signals and Cables

The differential signals and the cable used for the CYBER 180 Maintenance Channel are identical to those for the CYBER 180 channel. The signals are summarized in Table 5.3-2.

Signal Name	Connector Pins
Data-Out Bit 2**0 (unidirectional)	A1/A2
Data-Out Bit 2**1 (unidirectional)	A3/A4
Data-Out Bit 2**2 (unidirectional)	A5/A6
Data-Out Bit 2**3 (unidirectional)	A7/A8
Data-Out Bit 2**4 (unidirectional)	A9/A10
Data-Out Bit 2**5 (unidirectional)	B1/B2
Data-Out Bit 2**6 (unidirectional)	B3/B4
Data-Out Bit 2**7 (unidirectional)	B5/B6
Data-Out Parity (unidirectional)	B7/B8
Data-In Bit 2**0 (unidirectional)	C1/C2
Data-In Bit 2**1 (unidirectional)	C3/C4
Data-In Bit 2**2 (unidirectional)	C5/C6
Data-In Bit 2**3 (unidirectional)	C7/C8
Data-In Bit 2**4 (unidirectional)	C9/C10
Data-In Bit 2**5 (unidirectional)	D1/D2
Data-In Bit 2**6 (unidirectional)	D3/D4
Data-In Bit 2**7 (unidirectional)	D5/D6
Data-In Parity (unidirectional)	D7/D8
Function-Out	E1/E2
Ready-Out	E3/E4
Spare	E5/E6
Active-Out	E7/E8
Inactive-Out	E9/E10
Ready-In	F1/F2
Spare	F3/F4
Inactive-In	F5/F6
Summary-Status-In	F7/F8
Exchange-Accept-In	D9/D10
Error-In	B9/B10

Table 5.3-2 Maintenance Channel Signal Definitions

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE 5-109

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE 5-110

### 5.3.6 DATA TRANSMISSION ERRORS

#### 5.3.6.1 Data-In Transmission

Data-In transmissions are checked twice for parity errors. The first check occurs when the channel register is full. Errors detected here cause the Channel Error Flag to set and, if the Fault Status Mask bit for that channel is clear, then the appropriate Channel Error bit is set in the Fault Status Register, and the Uncorrected Error and Summary Status bits are set in the Status Summary Register. Parity checking on each CYBER 170 channel may be disabled by means of a switch. The second check occurs when the PP receives the data. A parity error detection here causes the Channel Error Flag to set and causes a flag bit to set in the Fault Status Register. This is determined on a model dependent basis and details are to be found in the appropriate Engineering Specifications.

For data-in transmissions the data is always stored with regenerated, correct parity in PP memory.

#### 5.3.6.2 Data-Out Transmission

Data-Out transmissions are checked for parity at the channel register and, on a device dependent basis, at the receiving external device. When a parity error is detected at the channel register the Channel Error Flag is set and, if the Fault Status Mask bit for that channel is clear, then the appropriate Channel Error bit is set in the Fault Status Register, and the Uncorrected Error and Summary Status bits are set in the Status Summary Register. Parity checking on each CYBER 170 channel may be disabled by means of a switch. If the external device on the CYBER 180 channel detects a parity error, then the Error-In line will be set, which will cause the Channel Error Flag to set.

The combination of the error bits in the Fault Status Register and the Channel Error Flag permit the device drivers to detect errors and initiate recovery algorithms. In addition, these flags and error bits permit differentiation between errors arising on the channel itself, and errors arising on transmissions between a PP and the Channel register.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-111

#### 5.4 CACHE INVALIDATION

Note: The following is pertinent only for those processors having cache memory.

Cache invalidation requests are sent by the IOU to the CPU designated to be a CYBER 170 state processor. These requests are used by the CPU to perform cache purges for data words stored by the IOU. Requests are sent upon completion of the write operations in central memory under the following conditions.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 5-112

#### 5.4.1 CENTRAL WRITE TO (A) FROM d

For this instruction (0062), an invalidation request is sent each time it is executed.

#### 5.4.2 CENTRAL WRITE (d) WORDS TO (A) FROM m

For this instruction (0063), an invalidation request is sent each time the address is equal modulo 4 and when the last word of the transfer is written.

Note: execution of instructions 1000, 1001, 1062, and 1063 does not invalidate the cache.

## 5.5 INITIALIZATION

Initialization of the IOU precedes all other system initialization. The IOU requires no external aid (hardware or software) to initialize itself. Upon completion of self-initialization, the IOU utilizes the system storage device to provide initialization programs and data for other system elements. A deadstart program consisting of sixteen 16-bit words can be read into PP0 to allow setting of unique installation parameters. This program may be modified by the operator.

The IOU relies on the following facilities for self-initialization:

- Deadstart switch to be activated by an operator
- A read only memory (ROM) accessed by the deadstart PP (logical PP0)
- A deadstart program of 16 words accessed by logical PP0
- Switches for the selection of logical PP0

The deadstart sequence operates as follows:

1. Operator initiates the sequence by activating the deadstart switch.
2. All IOU activity ceases.
3. All data channels present set active and empty. Channels 15B and 17B are set active and empty, channel 14B is set active and full, and channel 16B is set inactive.

## 4. All PPs are set to the following conditions:

- a. The A-register set to 4096 (decimal).
- b. 071 instruction initiated on the channel corresponding to the PP number. (PP 2 inputs on channel 2 etc.)
- c. The P-register is set to 7777B, except for PP0 whose value is determined by the position of the long-short deadstart switch.

### Long Deadstart

When this option is selected with the long-short deadstart switch, the P-register for PP0 is set to 6000B. During the long deadstart sequence (LDS), all references made to memory having addresses from 6000B to 7777B will refer to those locations in the long deadstart ROM. The long deadstart ROM is linked directly to the instruction execution unit. Any address under 6000B will refer to the PP0 random access memory (RAM). At the completion of the LDS, the short deadstart sequence is initiated, which will read the deadstart program into PP memory and execute that program.

### Short Deadstart

For this option, PP0 is set to 7777B and the deadstart program is read into PP0 and the program is executed.

- d. The long deadstart option clears all bits in the maintenance register necessary to ensure a successful deadstart, and also clears the fault status register. The short deadstart sequence clears only those maintenance register bits necessary to ensure successful deadstart.

## 5. Via the system console and deadstart options, the IOU may then perform any or all of the following:

- a. Load CPU control store.
- b. Dump CPU control store.
- c. Initialize OS Bounds Register.
- d. Initialize central memory.
- f. Run CPU 'quick-look' test.
- g. Run central memory 'quick-look' test.
- h. Begin Maintenance System load.
- i. Begin Operating System load.

## 5.6 IOU MAINTENANCE ACCESS CONTROL

### 5.6.1 FUNCTIONS

The IOU Maintenance Access Control utilizes only the 4-bit operation code portion of the 8-bit function code sent by the Maintenance Channel Interface in the function word. The 4-bit type code is not needed and is ignored by the Maintenance Access Control. The operation codes and the function performed by each of the codes are listed in Table 5.6-1.

Operation Code (HEX)	Function
0-3	Not used
4	Read
5	Write
6	Master clear ADU
7	Clear fault status register
8	Echo
9-B	Not used
C	Request Summary Status
D-F	Not used

Table 5.6-1 IOU Maintenance Access Control operation codes

### 5.6.1.1 Effects of Deadstart on Maintenance Registers

Both long and short deadstart clears only those maintenance register bits required to guarantee a successful deadstart. All other bits must be initialized by software. In addition the long deadstart clears the fault status register. The OS Bounds register must be initialized before any write/exchange/lock references to CM occur.

### 5.6.1.2 Clear Error

A clear error function shall set the IOU fault status register to its null state indicating no errors.

### 5.6.1.3 Master Clear ADU

This function master clears the entire Assembly Disassembly Unit (ADU) and all PP R-registers. It is intended that this function be used at system initialization time prior to any central memory references.

5.6.2 MAINTENANCE REGISTERS

The maintenance register contents are detailed in the sections below. These registers are read under selective control of the Maintenance Control Unit (MCU).

5.6.2.1 Status Summary (SS)

The status summary register provides a concise summary of the status of the IOU as follows:

```

5 5 5 5 6 6 6 6
6 7 8 9 0 1 2 3
+++++
| | | | | | | |
| | | | | | | |
+++++
| | | | | | | |
| | | | | | | | +- Physical Environment Warning
| | | | | | | | +- Unused
| | | | | | | | +- Uncorrectable Error
| | | | | | | | +- Processor Halt
| | | | | | | | +- Summary Status
| | | | | | | | +- Unused
| | | | | | | | +- Unused
+++++
| | | | | | | |
| | | | | | | |
+++++

```

Summary status: If this bit is set, it indicates that an error has been detected in one of the system elements connected to the Maintenance Channel. This includes the IOU itself.

Processor Halt: If this bit is set, it indicates that a PP has halted.

Uncorrectable error: If this bit is set, it indicates that an uncorrectable error has been detected in the IOU. These errors are as follows:

- PP memory parity error
- Execution unit error
- Channel error
- Central memory access error

Physical environment warning: If this bit is set, it indicates that a long warning environmental failure has been detected by the IOU. See 8.3 for a description of the failures that set this bit.

While any bit other than the summary status bit remains set in the IOU SS Register, the summary status bit is set in the IOU SS Register as well.

5.6.2.2 Element Identifier (EID)

The element identifier register is a 32-bit register that uniquely identifies the IOU. See 1.5 for the format of this register.

5.6.2.3 Options Installed (OI)

The options installed register is a 64-bit that register provides the means to identify the options installed in the IOU. Bits 0-7 specify the number of PPs installed. Bits 8-15 specify the number of channels installed. (See 1.5)

5.6.2.4 Fault Status Register (FS)

The fault status register provides a means of indicating an uncorrectable fault in the IOU. The register indicates such failures as:

- Which PP memory had a parity error
- Which channel had a parity error
- Which part of the execution unit failed
- Indication of where in the Central Memory Access logic the error happened

5.6.2.5 Fault Status Mask (FSM)

The fault status mask register provides a means of masking out known constant fault conditions by the fault status register. As a result, these faults are not reported continually by the summary status bit. Faults which may be masked include PP and channel errors.

5.6.2.6 Environment Control (EC)

The environment control register contains bits to control such features as:

- Timing margins
- Enable Test Mode Register
- Deadstart PP
- Dump PP
- Idle PP
- Register to allow transfers to and from the A, P, and other internal registers of a selected PP
- Reconfiguration Switches status
- Stop on Error condition bits
- Long deadstart bit status

5.6.2.7 Test Mode (TM)

The test mode register provides the means of forcing faults in the IOU in order to test its hardware fault sensing logic. This register provides a means of individually testing each fault sensing mechanism in the IOU.

5.6.2.8 OS Bounds (OSB)

The OS Bounds Register physically divides central memory address space into an upper and lower region for system protection during dual-state operation. An errant PP in one state then cannot alter contents of memory in the other state, thus giving some added protection to the system. A bit in the OS Bounds Register for each PP indicates into which region central memory writes and exchanges may occur. A set bit indicates the lower region: PP CM address < OS Boundry, while a cleared bit indicates the upper region: OS Boundry <= PP CM address. If the PP attempts to access its prohibited region and if the Enable OS Bounds Checking bit is set then:

- . the write or exchange will not occur
- . the OS Bounds Fault will be set in the Fault Status Register
- . the PP will be idled if the Enable Error Stop is set in the Environment Control Register.

The 8-byte OS Bounds Register is updated through a maintenance channel write a byte at time. Thus one must plan for a possible indeterminant state to occur. The Enable OS Bounds Checking bit is cleared during deadstart. This will initially inhibit OS Bounds checking and allow PP's total access to central memory. The OS Bounds Register is not initialized during deadstart but must be set by software before use.

Bit Position	Byte	I2	I1
0-2	0	Not Used	Not Used
3-7	0	PPs 4-0 Barrel 0	PPs 4-0
8-10	1	Not Used	Not Used
11-15	1	PPs 4-0 Barrel 1	PPs 9-5
16-18	2	Not Used	Not Used
19-23	2	PPs 4-0 Barrel 2	Not Used
24-26	3	Not Used	Not Used
27-31	3	PPs 4-0 Barrel 3	Not Used
32-45	4,5	Not Used	Not Used
46-63	5,6,7	OS Boundry x 2**10	Same

Table 5.6-2 OS Bounds Register (MR 21)

The PPs represented in the OS Bounds Register are numbered physically, not logically. Software may use the hardware reconfiguration switches to translate from logical to physical numbering.



5.6.2.9 Register Definitions for MCU Access

The register numbers shown in Table 5.6-3 are the "addresses" specified by the MCU in the control word. See section 6 for further descriptions of the maintenance channel.

Register Number (Hex)	Register Name	Reference	MCU Access
00	Status Summary	5.6.2.1	Read
10	Element ID	5.6.2.2	Read
12	Options Installed	5.6.2.3	Read
18	Fault Status Mask	5.6.2.5	Read/Write
21	OS Bounds	5.6.2.8	Read/Write
30	Environment Control	5.6.2.6	Read/Write
40	Status Register		Read
80-81	Fault Status	5.6.2.4	Read/Write
A0	Test Mode	5.6.2.7	Read/Write

Table 5.6-3 Register Definitions for MCU Access

## 5.7 RAM FEATURES

### 5.7.1 ERROR DETECTION

#### 5.7.1.1 PP

The PP memory generates and checks parity (1 bit/word) for all data transferred between the PP memory and the PP. A parity error causes the appropriate PP memory parity error bit to be set in the IOU maintenance registers.

#### 5.7.1.2 I/O Channels

Each parallel data channel generates and checks parity (1 bit/word) for all data transferred on the channel. A parity error causes the channel error flag and a channel parity error bit in the Fault Status Register to be set.

#### 5.7.1.3 Central Memory Access

The central memory access generates and checks parity (1 bit/word) for each word transferred to or from central memory. A parity error causes the appropriate PP central memory error bit to be set in the IOU maintenance registers.

### 5.7.2 ERROR RECOVERY

The IOU maintenance registers allow a PP to be halted when a particular error condition is detected. Each error condition bit has a matching control bit. When both the error and control bits are set, the PP operation halts. The action of halting any PP due to an error condition will not halt or otherwise interfere with the operation of any other PP, unless another PP is awaiting some action to be performed by the halted PP. A software deadstart must be executed on the halted PP to regain control of that PP.

5.8 INTERFACES TO OTHER SYSTEM ELEMENTS

5.8.1 MEMORY/IOU

The IOU provides access to a single memory element. This interface is via a standard 64-bit memory port and utilizes a subset of the signals and functions available at the port. The IOU performs resynchronization of memory signals to the IOU clock.

5.8.1.1 Signals

Signals not described below are the same as those described in section 4.1.

5.8.1.1.1 MARK LINES

No partial write operations are performed by the IOU. These lines, therefore, will be zeroes with correct parity on read operations, and ones with correct parity on write operations.

5.8.1.2 Functions

The following memory functions are utilized by the IOU. See 4.2.

0000	Read
0010	Write
0100	Read and Set Lock
0101	Read and Clear Lock
1100	Interrupt

5.8.2 CPU/IOU

In the S2 system the IOU provides an interface to the CPU in the system which is designated as the CYBER 170 state CPU. This interface is used to provide cache invalidation requests and CYBER 170 exchange requests. For the S3 system, these requests are made through the memory port.

The transmission scheme shall be the standard ECL 10K DC differential scheme. The maximum wire length between transmitter and receiver shall be 15 feet.

5.8.2.1 S2 Signals

S2 Signals

Signals from IOU to P2

Address	21 lines + 3 lines (parity)
Buss	1 line
Exchange Code	2 lines

Signals from P2 to IOU

Exchange accept	1 line
Busy	1 line

Table 5.8-1 Signals between IOU and CPU

5.8.2.1.1 ADDRESS

The address lines transmit the CYBER 170 exchange address and the addresses for cache invalidation.

5.8.2.1.2 BUSS

The buss line is used to signify that an address is being transmitted on the address lines.

5.8.2.1.3 EXCHANGE CODE

The exchange code lines carry a 2-bit code to the CPU to indicate the type of exchange:

00	= EXN (260 instruction)
01	= MXN (261 instruction)
10	= MAN (262 instruction)

An exchange code of 11 is used to indicate that the address on the address lines is a cache invalidation address.

5.8.2.1.4 EXCHANGE ACCEPT

The exchange accept line is used to signify that the previous exchange jump request has been honored.

5.8.2.1.5 BUSY

The busy line is used to signify that the CPU cannot accept further cache addresses.

#### 5.8.2.2 S3 Signals

##### Signals from M3 to P3

Address	21 lines + 3 lines parity
Exchange Code	2 lines
Invalidate	1 line

##### Signals from P3 to the IOU

Exchange Accept	1 line
-----------------	--------

Table 5.8-2 Signals between IOU, P3 and M3

##### 5.8.2.2.1 ADDRESS

The address lines transmit the CYBER 170 exchange address and the addresses for each cache invalidation.

##### 5.8.2.2.2 EXCHANGE CODE

On an exchange request the IOU sends the exchange code through the central memory port. The most significant bit of the tag field indicates an exchange request when the memory function is equal to "0000" (READ). The next two bits of the tag field indicate the type of exchange:

00	= EXN (260 instruction)
01	= MXN (261 instruction)
10	= MAN (262 instruction)

M3 sends a response back to the IOU in exactly the same manner as it would for any other read or write. These exchange codes are then routed by M3 to the P3 processor.

##### 5.8.2.2.3 INVALIDATE

The invalidate signal is sent by the IOU through the central memory port. The most significant bit of the tag field indicates a purge request to P3 when the memory function is equal to "0010" (WRITE). M3 sends a response back to the IOU in exactly the same manner as it would for any other read or write. M3 then sends the purge request to P3.

##### 5.8.2.2.4 EXCHANGE ACCEPT

The exchange accept line is used to indicate that the previous exchange jump request has been honored.

#### 5.8.2.3 General Signals

##### 5.8.2.3.1 SUMMARY STATUS

The summary status static signal is sent from an external device to the IOU while any bit remains set in the status summary register for that external device. It sets the summary status bit in the IOU Status Summary Register.

## 5.9 PERFORMANCE MONITORING

Performance monitoring in the IOU is accomplished by means of a combination of hardware and software techniques. Hardware oriented data can be gathered from test points on circuit paks with an external hardware monitor. Software oriented data can be supplied by the PP programs themselves.

### 5.9.1 TEST POINTS PROVIDED FOR PERFORMANCE MONITORING

#### 5.9.1.1 Channel Activity

Test points are provided on the channel circuit paks to allow monitoring of the four channel status signals (active, full, function and flag).

#### 5.9.1.2 PP Program Activity

A test point is provided that allows the sensing of the execution of the 0027 instruction. This allows a keypoint monitoring of particular PP programs.

#### 5.9.1.3 PP to Central Memory Activity

Test points are provided to allow the monitoring of the following PP to Central Memory activity:

- PP requests to central memory
- Type of request
- PP requests that are blocked from access to central memory

## 6.0 MAINTENANCE CHANNEL

Each system element, such as the CPU, Memory, IOU, and Configuration Environment Monitor (CEM), contains facilities for any or all of the following operations:

- Initialization of registers, controls and memories
- Monitoring and recording of error information
- Reconfiguration
- Verification of error detection and correction hardware

These operations are under control of a PP in the IOU that has been programmed to act as the Maintenance Control Unit (MCU). The MCU uses the Maintenance Channel Subsystem to access each system element. This Subsystem consists of the Maintenance Channel Interface that is permanently connected to IOU channel 17B, a Maintenance Access Control (MAC) located in each system element, and a set of interconnecting maintenance channels.

The Maintenance Channel Interface contains a selector that specifies one of up to seven maintenance channels for data transmission. Each maintenance channel may service one or more system elements through a MAC. A unique identifier (connect code) is assigned to each MAC. The Maintenance Access Controls are connected to the selector by separate maintenance channel cables. The result is a radial or fan-out connection that allows all of the system elements serviced by any MAC to be removed or shut down without affecting communication with other elements.

A Maintenance Access Control responds to function words sent by the MCU over the Maintenance Channel. These function words indicate the operation to be performed, and which facilities are involved. The function words also provide the connect code to allow the selector to access the proper system element.

## 6.1 FUNCTION WORD

The channel function word has the following format:

4	6							
8	3							
+-----+-----+-----+-----+								
	u		c		o		t	
+-----+-----+-----+-----+								

The fields in the function word are defined as follows.

- u 4 bits; unused.
- c 4 bits; connect code.
- o 4 bits; operation code.
- t 4 bits; data type code.

### 6.1.1 CONNECT CODE

The connect code is utilized by the Maintenance Channel Interface in the IOU to select the radial connection to be used for communication. The connect code is not transmitted by the interface. The system element remains connected to the interface until a function signal is received with a different connect code. Any connect code from 8 to F will deselect the Maintenance Channel Interface from IOU channel 17B, allowing the IOU to use channel 17B for inter-PP communications with no time-out restrictions.

### 6.1.2 OPERATION CODE

The operation code specifies the action to be performed by the Maintenance Access Control of the connected system element. Table 6.1-1 specifies the model-independent operation codes. Codes D - F may be assigned meaning on a model-dependent basis.

Operation Code (HEX)	Function
0	Stop processor execution
1	Start processor execution
2	Not used
3	Not used
4	Read
5	Write
6	Master clear element
7	Clear error
8	Echo
9-B	Not used
C	Request Summary Status
D-F	Model dependent functions

Table 6.1-1 Maintenance Access Control operation codes

#### 6.1.2.1 Stop Processor Execution

The STOP PROCESSOR EXECUTION function shall cause the processor to stop at the end of the current instruction and set bit 60 (Processor Halted) of the processor summary status register.

#### 6.1.2.2 Start Processor Execution

The START PROCESSOR EXECUTION function shall cause the processor to begin execution and clear bit 60 of the processor summary status register.

### 6.1.2.3 STOP/START Capabilities

The following capabilities shall be provided by each processor.

1. The PP shall be able to issue a STOP PROCESSOR EXECUTION, test for the halt, perform any of the functions listed below and then restart the halted process by issuing a START PROCESSOR EXECUTION without damaging the process. The restart of "the halted processor without damage to the process" shall include the integrity of inter-element communications of the halted processor such as C170 Exchange Request and central memory communications as well as the process state.

The only functions which may be issued to the processor between the STOP and START (when resuming the process rather than the half exchange described in 2) are:

READ PROCESSOR STATUS SUMMARY  
FAULT STATUS  
CORRECTED ERROR LOGS  
OPTION INSTALLED  
EQUIPMENT ID

CLEAR ERRORS  
READ/WRITE PROCESSOR DEC\*  
TEST MODE\*

\* Processor Engineering specs to provide detailed description of these registers and any restrictions on writing them.

2. The PP shall be able to issue a STOP PROCESSOR EXECUTION, wait for the halt and initiate any of the following:

Cause the processor to execute a half exchange storing away the current process at JPS or MPS, depending on the monitor flag. The monitor flag shall not be altered.

Read or write any register as indicated in table 2.6-1.

Cause the processor to execute a half exchange loading the exchange package from the locations pointed to by MPS, and set the C180 Monitor mode flag.

The sequence of Maintenance Channel operations required to provide the capabilities in paragraph 2 are model dependent. The model independent requirement is to provide the capability.

### 6.1.2.4 Read/Write Functions

Read or Write operations on the Maintenance Channel shall meet the following requirements:

The normal transfer both to and from the maintenance register shall be on an 8-byte basis. [For the processor, this includes all registers in table 2.6-1 (with the exception of Register 22 PMF which is 48 bytes in length - Section 2.11); for memories 4.5-1; and IOU's 5.6-2]. Registers smaller than 8 bytes will be right justified with zero fill with one exception. Each of the 8 bytes obtained when reading the Status Summary register shall contain a copy of the one byte SS register.

The IOU may deactivate the Maintenance Channel after any number of bytes; less than 8, on a Read operation and not effect subsequent Maintenance Channel activities.

The IOU may deactivate the Maintenance Channel after a one byte write to the Corrected Error Log or to the Uncorrectable Error Logs and not effect subsequent maintenance channel activities.

Attempts via the IOU to write a read only register shall result in data transfer as in a normal write but the read only register shall not be altered.

Attempts via the IOU to read a non-existent register shall result in zero data being returned to the IOU.

Attempts via the IOU to write a non-existent register shall result in data transfer as in a normal write but no register shall be altered.

Read or Write operations which do not meet these requirements shall be considered abnormal requests and shall be documented in the appropriate model-dependent Engineering Specifications. This description shall include at a minimum:

Attempt to write less than 8 bytes  
Attempt to write more than 8 bytes  
Attempt to read more than 8 bytes



CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 6-7

#### 6.1.3 ECHO

When an ECHO function is issued it should be followed by two control words. When data is read back duplicate copies of the second control word are returned.

#### 6.1.4 DATA TYPE CODE

The data type code specifies the data involved in the operation to be performed. Codes are used on a model-dependent basis to refer to maintenance registers, control stores, initialization data, and other required data.

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE 6-8

#### 6.2 CONTROL WORDS

Following a read or write operation code, two additional control words are transmitted to specify the 16-bit address of the data to be read/written. The first control word specifies the most significant 8 bits of the address; the second control word specifies the least significant 8 bits.

#### 6.3 DATA WORD

Data words are 8-bit fields copied from bits 56-63 of a PP word to an external device, and are read from an external device into bits 56-63 of a PP word. On a read bits 48-55 of the PP word are cleared.

#### 6.4 MAINTAINABILITY

RAM features such as complement parity at the radial interface will be implemented on the maintenance channel via the IOU Maintenance Registers.

6.5 CODING EXAMPLES

The coding examples which follow are for example only, and may not apply to all models. Note: The following coding examples will hang if the channel 17B deadman-timer times out.

6.5.1 IMMEDIATE OPERATIONS

These operations require only a single function code.

6.5.1.1 Master Clear, Element 1

EXAMPLE ONLY

0020	LDC	0#160	Load Function Word into A Register Connect Code = 1 Op. Code = 6 Type Code = Not used
00760	FAN	MCH	Function (A) on Maintenance Channel

The operation is identical for START, STOP and CLEAR ERROR.

6.5.2 CHECK MAC INTERFACE

6.5.2.1 Echo Check, element 1

This operation simply turns around an output word to verify that the MAC interface is functioning correctly.

EXAMPLE ONLY

0020	LDC	0#180	Load Function Word into A Register Connect Code = 1 Op. Code = 8 Type Code = Not used
00760	FAN	MCH	Function (A) on Maint. Channel
00740	ACN	MCH	Activate Maintenance Channel
0014	LDN	0	Load First Test Control Word
00720	OAN	MCH	Output the First Control Word (not returned)
0020	LDC	0#55	Load the Second Test Control Word
00720	OAN	MCH	Output the Second Control Word
0066	FJM	*,MCH	Loop on Channel Full
00750	DCN	MCH	Deactivate Channel
00740	ACN	MCH	Activate Channel
0014	LDN	4	Load Channel Byte Count into A
0071	IAM	BUFF,MCH	Read four copies of the second control word
00750	DCN	MCH	Deactivate Channel

6.5.3 READ PER CONTROL WORD 1 AND CONTROL WORD 2

This operation will allow the MCU to read a maintenance register from a system element, or to read a process state register or control memory from a processor.

6.5.3.1 Read Processor Fault Status from Element 1

EXAMPLE ONLY

0020	LDC	0#140	Load Function Word into A Register Connect Code = 1 Op. Code = 4 Type Code = Not used
00760	FAN	MCH	Function (A) on Maint.Channel
00740	ACN	MCH	Activate Maintenance Channel
0014	LDN	0	Load First Control Word
00720	OAN	MCH	Output the First Control Word
0020	LDC	0#80	Load the Second Control Word
00720	OAN	MCH	Output the Second Control Word
0066	FJM	*,MCH	Loop on Channel Full
00750	DCN	MCH	Deactivate Channel
00740	ACN	MCH	Activate Channel
0014	LDN	8	Load Channel Byte Count into A
0071	IAM	BUFF,MCH	Read the Processor Fault Status Register
00750	DCN	MCH	Deactivate Channel

6.5.4 WRITE PER CONTROL WORD 1 AND CONTROL WORD 2

This operation will allow the MCU to write a maintenance register of an element, or to write a process state register or control store of a processor.

6.5.4.1 Write Micrands into Soft Control Store (P3) in Element 7

EXAMPLE ONLY

0020	LDC	0#754	Load Function Word into A Register Connect Code = 7 Op. Code = 5 Type Code = 4
00760	FAN	MCH	Function (A) on Maint.Channel
00740	ACN	MCH	Activate Maintenance Channel
0014	LDN	0	Load Control Words with beginning address in control store
00720	OAN	MCH	Output the First Control Word
00720	OAN	MCH	Output the Second Control Word
0066	FJM	*,MCH	Loop on Channel Full
00750	DCN	MCH	Deactivate Channel
00740	ACN	MCH	Activate Channel
0014	LDN	0#3F	Load Channel Byte Count into A
0073	OAM	BUFF,MCH	Write the Soft Control Memory from BUFF
0066	FJM	*,MCH	Loop on Channel Full
00750	DCN	MCH	Deactivate Channel

7.0 CYBER 170 State

CYBER 170 State shall provide an environment within which a user may execute programs which are comprised of CYBER 170 instructions and which use CYBER 170 data formats. This state is not intended to support unmodified software which is sensitive to small changes in hardware speed.

The C170 State is defined only when the C180 Monitor Flag is clear. This fact is presumed throughout this specification and any attempt to initiate a C170 environment with the C180 Monitor Flag set is undefined.

There are places within Section 7 where it is necessary for clarity to use the CYBER 170 numbering convention rather than or in addition to the convention described in 2.1.3.6. e/f. At each of these points, the expression C170 bit number X or CYBER 170 bit number X is used.

7.1 Operating System (CYBER 180 Monitor)

A CYBER 180 Monitor establishes the environment for CYBER 170 State, and provides recovery facilities for hardware and software errors (see 7.6). The minimum capabilities of the CYBER 180 Monitor are as follows:

- (a) It builds the Page Table, Segment Table, and Exchange packages for CYBER 170 State.
- (b) It exchanges to CYBER 170 State processes (or calls or returns to a CYBER 170 State procedure).
- (c) It analyzes the reasons for any exchange made back to CYBER 180 State (Job Timer, Page Fault, hardware error, etc.) and takes appropriate action.

7.2 CYBER 170 State Memory

7.2.1 Word Format.

The 60-bit CYBER 170 words shall be mapped right-justified into 64-bit CYBER 180 central memory words: CYBER 170 bit 59 shall be mapped into CYBER 180 bit 4 and CYBER 170 bit 0 shall be mapped into CYBER 180 bit 63. CYBER 180 bits 0-3 shall be undefined.

C180 Bit Number	0	1	2	3	4	5	...	...	62	63
C170 Bit Number	...	Undef.	...	...	59	58	...	...	1	0

7.2.2 RAC, FLC, RAE and FLE

C170 registers, RAC, FLC, RAE and FLE are contained in the 32-bit BN portion of specific C180 A registers as shown in figures 7.4-1 and 7.4-2 for the C180 Exchange Package and Stack Frame Save Area. These registers shall be stored into the C170 Exchange Package as shown in figure 7.5-1 and shall be limited in size as specified in paragraphs 7.4.2.3, 7.4.2.5, and 7.5.4.

7.2.3 C170 P Register

The C170 P register shall be 18 bits (7.5.1, 7.6.3). The sum of this C170 P register plus RAC (21 bits) shall be contained in the C180 P register as described in 7.4.2.1 and 7.6.4. Thus it is possible for the processor to allow the C170 P to increment beyond 18 bits; however, the processor operation in C170 State is defined only when:

$$C170 P < 777,777_8.$$

7.2.4 CYBER 170 Memory Facilities

The CYBER 170 State within the CYBER 180 shall have provisions for the following types of memories, as illustrated in Figure 7.2-1.




Figure 7.2-1 CYBER 170 Memories

The areas in Central Memory defined by RAC/FLC and RAE/FLE may overlap. If they do, however, this affects the results of the block copy instructions, as described in 7.3.4.

7.2.4.1 C170 Central Memory (CM)

The C170 State Central Memory is that executable portion of the C170 Memory Image Segment that is addressable via RAC and FLC. The processor operation in C170 State is defined only when:

$$RAC+FLC < 10,000,000_8 \text{ (} 2,097,152_{10} \text{ words)}$$

7.2.4.2 Extended Memory

The C170 State extended memory consists of those classes of memory whose address space is defined by the parameters RAE and FLE. These include the following:

- . Extended Core Storage (ECS)
- . Extended Semiconductor Memory (ESM)
- . Unified Extended Memory (UEM)
  - UEM (ECS mode)
  - UEM (ESM mode)

Unified Extended Memory may operate in two modes, one analogous to ECS and the other analogous to ESM. The C170 State of C180 shall always have Central Memory and Unified Extended Memory (ECS Mode). Extended Core Storage and Extended Semiconductor Memory (ECS mode) are available only as QSE options on some configurations. Supported configurations are listed in Table 7.2-1.

	S1	S2	S3	THETA
ECS	No	QSE	QSE	No
ESM (ECS mode)	No	QSE	QSE	No
ESM (ESM mode)	No	No	No	No
UEM (ECS mode)	Yes	Yes	Yes	Yes
UEM (ESM mode)	No	No	Yes	No

Table 7.2-1 C170 State Extended Memory

The selection of extended memory is controlled by three flags in the C170 State.

ECS Authorized (EA)	word 2, bit 4	} C180 exchange package
UEM Enable	word 4, bit 23	
ESM Mode	word 4, bit 24	

These flags shall be interpreted as shown in Table 7.2-2. See also Figures 7.3-1 and 7.3-2, and Table 7.4-1.

Flag			Result of O11, O12, O14 or O15 inst. execution:	Treated as illegal inst. if:
ECS Authorized	UEM Enable	ESM Mode		
0	0	0	Illegal inst.	(always)
1	0	0	ECS reference	ECS not installed
X	0	1	Illegal inst.	(always)
X	1	0	UEM (ECS mode) ref.	(never)
X	1	1	UEM (ESM mode) ref.	UEM (ESM mode) not installed

Table 7.2-2 Extended Memory Flags

7.2.4.2.1 Extended Core Storage (ECS)

The Extended Core Storage is an equipment external to the C180 processor and central memory. It is available as a QSE on S2 and S3 only. ECS is accessed via the C180 ECS Coupler (7.13) using the C170 O11 or O12 Block Copy instructions, or the O14 or O15 Direct Read/Write instructions.

#### 7.2.4.2.2 Extended Semiconductor Memory (ESM)

The Extended Semiconductor Memory is an equipment external to the C180 processor and central memory. It is available only as an optional replacement for ECS. ESM is software compatible with ECS except for the following additional ESM features:

- . Additional maintenance features are available via the high-speed port. (See Table 7.3-1, O1X Read or Write.)
- . Additional Flag Register features are available. (See ESM Spec. 91915140.)
- . A "side-door" maintenance facility is available via a channel from the IOU. This port does not have a pass-on, and shall be supported in software only to the extent described in the AO/R (ARH1688).

#### 7.2.4.2.3 Unified Extended Memory (ECS mode)

That portion of the C180 Memory Image Segment accessed by RAE and FLE in a manner analogous to accessing ECS in a C170 system is called the ECS mode of Unified Extended Memory - UEM (ECS mode). UEM (ECS mode) shall always be present in C170 State for all systems. The processor operation in C170 State is defined for UEM (ECS mode) only when RAE and FLE fall within the ranges defined in 7.4.2.5. The processor operation in C170 State is defined for data transfers to or from UEM (ECS mode) only when:

$$\text{RAE} + \text{FLE} < 10,000,000_8 \text{ (2,097,152}_{10} \text{ words)}$$

See Table 7.3-2, 000 Read or Write.

UEM (ECS mode) may be accessed using the C170 O11 or O12 Block Copy instructions, or the O14 or O15 Direct Read/Write instructions.

#### 7.2.4.2.4 Unified Extended Memory (ESM Mode)

That portion of the C170 Memory Image Segment accessed by RAE and FLE in a manner analogous to accessing ESM in a C170 system is called ESM mode of Unified Extended Memory - UEM (ESM mode). UEM (ESM mode) is a standard feature on all S3 systems, but it is not supported in any other C180 configurations. The processor operation in C170 State is defined for UEM (ESM mode) only when RAE and FLE fall within the ranges defined in 7.4.2.5. The processor operation in C170 state is defined for data transfers to or from UEM (ESM mode) only when:

$$\text{RAE} + \text{FLE} < 2,000,000,000_8 \text{ (268,435,556}_{10} \text{ words)}$$

See Table 7.3-3, 0 Read or Write

UEM (ESM mode) may be accessed using the C170 O11 or O12 Block Copy instructions, or the O14 or O15 Direct Read/Write instructions.

#### 7.2.5 CYBER 170 Memory Image Segment

The entire CYBER 170 State memory image, including C170 CM and UEM shall be addressed as a single CYBER 180 segment.

The C170 word address after RAC, RAE addition in C170 State is left-shifted 3 places (with zero insertion) to become the BN of the PVA for the segment containing the C170 memory image.

##### 7.2.5.1 P Ring/Segment Number

The segment number and ring number from the current C180 P register is used for all processor generated memory references while in C170 State. These include:

- . Instruction Fetch
- . Load/Store
- . UEM transfer
- . Conversion of MA to a PVA on CEJ and MAN Exchanges
- . Conversion of Bj+K to a PVA on CEJ Exchanges
- . Conversion of PP supplied Exchange address to PVA on MXN and EXN Exchanges

The only C180 State Processor generated addresses not treated as a PVA are those transmitted to the ECS Coupler (when the ECS QSE is present) which are in turn converted to RMAs and used to address central memory.

Further, the ring number and segment number for the C180 P register are derived from the same source as the P byte number upon entering C170 State and they do not change while within C170 State.

The C170 P register contents come from:

- . the C180 Exchange Package when exchanging into C170 State.
- . the Code Base Pointer when entering C170 State via a Call.  
(P ring number generated as described in paragraph 2.6.1.2.)
- . the Stack Frame Save Area when entering C170 State via a Return.

#### 7.2.5.2 Page Faults

Page Faults may occur within a C170 environment on any processor generated reference (see list in previous paragraph). Those page faults not the result of an address out of range as described in 7.6.4 shall set MCR57 and place the address (including ring and segment number) in the Untranslatable Pointer Register. When the setting of MCR57 results in a C180 Exchange, the C170 environment is restartable only when the page fault resulted from a reference to UEM using the 011, 012, 014, 015 instructions. The C170 environment is not required to be restartable following a page fault resulting from any other reference.

When the Page Fault does not occur on the initial word transferred, the 011,012 instructions may or may not transfer some data before the Page Fault is detected. In either event, the entire transfer will be restarted from the beginning when the C170 environment is reinitiated.

#### 7.2.5.3 Address Spec Error, Invalid Segment, Access Violation

These conditions are tested on each memory reference in the C170 State. This C170 State task need not be restartable following these faults.

#### 7.2.5.4 Cache Purge

The processor in C170 State shall reference the Segment Table and Page Table and shall purge cache on processor stores into Central Memory just as in C180 State.

There shall be provision to purge cache for IOU 60-bit store operations into Central Memory. The RMA from the IOU shall be catenated with an ASID of FFFF<sub>16</sub> and this SVA shall then be used to purge any matching entry in cache. (Note that the intended use of this is for pages mapped 1:1, BN=RMA as described in the following paragraph.)

The ASID value of FFFF<sub>16</sub> shall be globally reserved to support this cache invalidation hardware.

#### 7.2.5.5 Mapping

All processor generated memory references in C170 State are PVA's and are translated via the mapping inherent in the Page Table (with the single exception of addresses (PVA's) which are sent to the ECS Coupler and are directly converted to RMA's-BN from PVA used as RMA). Thus pages of a C170 environment need not be mapped 1:1 except as required to facilitate PP interaction (esp. cache invalidation on I/O Writes) or to facilitate the use of ECS.

The following two paragraphs indicate how these features might be used. Note that the hardware performs the same in both cases.

##### • Mapping 1:1 A170 NOS, NOS/BE

This mapping of the segment utilizes the processor cache invalidation hardware and requires the following:

- a. The Page Table shall be set up by software such that the CYBER 170 memory image addresses map 1:1 to real memory; i.e., the RMA obtained from the Page Table shall equal BN from the PVA when in CYBER 170 State.
- b. The Segment Table shall be set up by software such that the ASID obtained in CYBER 170 State shall be FFFF.
- c. The processor hardware shall invalidate those entries in the cache whose ASID is equal to FFFF and whose BN is equal to the RMA supplied by the IOU on a 60-bit write to CYBER 180 central memory.
- d. Any 64-bit writes to central memory by the IOU do not purge the cache and thus can cause erroneous results if referencing CYBER 170 State memory

• Other Mapping (not 1:1)

Another mapping for the CYBER 170 memory image is possible using software cache invalidation. For this case the following would be implemented:

- a. The page table could be set up by software such that the CYBER 170 Memory image segment (other than perhaps portions of central memory involved in transfers with physical ECS) need not map 1:1 to real memory addresses. Any PP or ECS Coupler interaction with C170 memory would require special attention by software.
- b. The management of cache purging in support of I/O operations would be done by software.
- c. The software could generate IOU central memory write instructions for 64-bit words because an IOU 60-bit write would activate the same cache invalidation hardware as previously described thus causing unnecessary CPU performance degradation.

7.3 Central Processor Instruction Set

In CYBER 170 State the central processor shall execute instructions and produce arithmetic results in the absence of error conditions according to CDC-SPEC 19063000 {CYBER 170/173 Engineering Specification} with the exceptions listed below and in 7.6 and 7.7.

7.3.1 Compare/Move Instructions

Every CYBER 170 Compare/Move instruction {op codes 464 through 467} shall be detected as an Unimplemented Instruction, setting bit 49 of the User Condition Register. This results in either a Trap or an Exchange {see Table 2.8-2} to the CYBER 180 state environment, with the PVA stored in word zero of the Stack Frame Save Area or in the Exchange Package pointing at the Compare/Move instruction in the CYBER 170 state environment. This is true regardless of the parcel in which the Compare/Move instruction appears. If other than parcel 0, the software is responsible for recognizing it as an Illegal instruction.

7.3.2 TRAP180 Instruction

The CYBER 170 Op code 017jk shall be redefined as the TRAP 180 instruction and shall cause the Privileged Instruction Fault bit (UCR48) to be set in the User Condition Register. This will cause an interrupt to occur as defined in Table 2.8-2.

7.3.3 Direct Read/Write Central Memory

Two 15-bit CYBER 170 Mode CPU instructions shall be added that permit a CYBER 170 X register to be loaded from or stored to any location in CM. These instructions are:

- . 660jk Read CM at {Xk} to Xj
- . 670jk Write Xj into CM at {Xk}

The rightmost 21 bits of Xk specify the memory address relative to RAC. C170 bits 21 through 29 must be set to zero or the operation of this instruction is undefined. Undefined in this instance means specifically that setting any of bits 21 through 29 may cause an Address Out of Range condition to be reported. When Xk ≥ FLC the instruction shall detect Address Out of Range (see 7.6-1). C170 bits 30 through 59 are ignored.



7.3.4 Block Copy Instructions


- . 011jK Block Copy Bj+K words from (XO+RAE) to (AO+RAC)
- . 012jK Block Copy Bj+K words from (AO+RAC) to (XO+RAE)

The 011 and 012 Block Copy instructions operate in one of three modes selected as described in figure 7.3-1 and the following paragraphs:


- ECS (7.3.4.1)
- UEM (ECS mode) (7.3.4.2)
- UEM (ESM mode) (7.3.4.3)

When the Block Copy Flag (see Table 7.4-1) from the Exchange Package is set, the 011 and 012 instructions select XO Upper (C170 bits 30-50) instead of AO for addressing Central Memory. In this case, XO shall be interpreted as follows:

XO(ECS mode):



XO(ESM mode):



C170 bits 51-59 are reserved and must be set to zero.

The corresponding field length testing for CM shall be:

$$XO(21 \text{ bits}) + Bj(18 \text{ bits}) + K(18 \text{ bits}) \leq FLC(21 \text{ bits})$$

When the Block Copy Flag is clear in ESM mode, AO is selected for addressing central memory and C170 bits 30 through 59 are ignored. When the Block Copy Flag is clear in ECS mode, AO is selected for addressing central memory and C170 bits 24 through 59 are ignored. The corresponding field length testing for CM shall be:

$$AO(18 \text{ bits}) + Bj(18 \text{ bits}) + K(18 \text{ bits}) \leq FLC(21 \text{ bits})$$

All field length testing for block copy instructions must ensure that the entire block transferred falls within the address fields defined by RAC/FLC or RAE/FLE.

When the input and output fields overlap in physical memory addresses, and the starting address of the output field is larger than the starting address of the input field, the final contents of the output field are undefined.

The following CYBER 170 terms are used in the 011 and 012 instruction descriptions and are defined in the CYBER 170 Hardware Reference Manual and Engineering Spec.

- ILLEGAL INSTRUCTION
- HALF EXIT
- FULL EXIT
- ERROR EXIT

The 011 and 012 instructions shall be implemented as indicated in Figure 7.3-1 and Tables 7.3-1, 7.3-2, 7.3-3 and the following paragraphs.




Figure 7.3-1 011, 012 Instructions

#### 7.3.4.1 ECS

These instructions shall be block copy instructions when either bit 23 of XO or bit 23 of FLE is clear, and shall be Flag Register instructions when bit 23 of XO and bit 23 of FLE are both set. These instructions shall be software compatible (except where specifically noted) to the O11 and O12 instructions on a CY173 with the AT280 ECS Coupler when referencing ECS. Registers AO, XO and Bj are not altered by the execution of these instructions.

- Block Copy

As a block copy instruction, O11 reads a block of Bj+K 60-bit words from consecutive addresses that begin at (XO) + RAE in ECS into consecutive addresses that begin at (AO) + RAC in central memory. Likewise, the O12 instruction writes a block of Bj+K 60-bit words into consecutive addresses in ECS.

- Flag Register

As Flag Register instructions, both the O11 and O12 instructions perform a Flag Register operation in ECS. In this case, XO (rather than XO + RAE) is transmitted to the ECS Coupler.

The CYBER 170 State shall perform Flag Register operations as defined in the CYBER 170 ECS Hardware Reference Manual, (60430000) with the following exceptions.

- The CYBER 173 performs an ERROR EXIT with condition bit 51 set when a parity error is detected in the transfer of the address/word count from the processor to the ECS Coupler or in the address (function word) from the ECS Coupler to the ECS Controller.
- The CYBER 180 in CYBER 170 State shall do the following when a parity error in the address/word count is detected either by the ECS Coupler or Controller.
  1. The ECS Coupler shall transmit an ERROR END OF OPERATION signal to the processor and shall set bit 61 of the ECS Coupler Status Summary register.
  2. The ERROR END OF OPERATION from the ECS Coupler shall cause the processor to set the DUE bit in the Monitor Condition Register. See Table 2.8-1.

- 4 Million Word ECS QSE

The 4 Million Word ECS systems use 22 bits of XO for the ECS address. In addition, C170 bit 22 when set on an ECS write causes the write to take place in both the upper and lower 2 Million words of ECS.

The installation of a 4 Million Word ECS QSE will require a change in the processor to delete the test for C170 bit 21 and the subsequent Fake READ.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-16

NOTE: This table must be used in conjunction with Figure 7.3-1.

ECS Starting Address C170 bits 23, 22, 21	CYBER 173	CYBER 180 in CYBER 170 State
000 (Read or Write ECS)		
1. ERROR FREE TRANSFER Bj+K>0 XD*Bj+K≠FLE AD*Bj+K≠FLC	Complete Entire Transfer  FULL EXIT	
2. ECS Bank not available . maintenance mode . lost power . not in system	No additional data is transferred (including current record)  HALF EXIT	
3. Parity error in Address or Word count from Processor to ECS Coupler	No data is transferred HALF EXIT	ECS Coupler shall immediately transmit ERROR END OF OP to Processor - see Note 1. Since the ECS transfer is broken into blocks and the ECS Coupler is initialized before each block, it is very possible that several blocks may have been transferred before the error occurs.
4. Parity error in Address from Processor to central memory controller	Data is transferred to erroneous address FULL EXIT	N/A

Table 7.3-1 ECS Block Copy

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-17

NOTE: This table must be used in conjunction with Figure 7.3-1.

ECS Starting Address C170 bits 23, 22, 21	CYBER 173	CYBER 180 in CYBER 170 State
000 (Read ECS)		
1. Parity error in address from ECS Coupler to ECS Controller	Complete entire transfer with zero data (proper parity) to CM from point of error. HALF EXIT	Terminate transfer of current block of data. Any additional data blocks may be transferred without error. HALF EXIT
2. Parity Error in address from Central Memory Control (CMC) to Central Storage Unit (CSU).	Complete entire transfer. No data stored in Central Memory for those words whose associated address had a parity error. HALF EXIT	Analogous type of error will result in the ECS Coupler transmitting an ERROR END OF OPERATION to the processor immediately as shown in item 5 below. See Note 1.
3. Parity error in data detected by ECS Controller or ECS Coupler	Complete entire transfer including erroneous data HALF EXIT See Note 2	
4. Parity error in data from ECS Coupler detected by Central Memory Controller	Complete entire transfer including erroneous data HALF EXIT	Analogous type of error will send immediate ERROR END OF OPERATION to processor as shown in item 5 below. See Note 1.
5. Any response from Central Memory on ECS Read other than WRITE RESPONSE WRITE CORRECTED ERROR RESPONSE	N/A	ECS Coupler shall immediately transmit ERROR END OF OP to Processor - see Note 1
6. Read of block of data starting within physically installed ECS but continuing into nonexistent memory	Transfer ECS data until nonexistent address is encountered, then complete transfer with zero data (proper parity) to CM HALF EXIT	
7. Read of block of data starting above physically installed ECS	Complete entire transfer with zero data (proper parity) to CM HALF EXIT	

Table 7.3-1 ECS Block Copy (Cont'd)

NOTE: This table must be used in conjunction with Figure 7.3-1

ECS Starting Address C170 bits 23, 22, 21	CYBER 173	CYBER 180 in CYBER 170 State
000 (Write ECS)		
1. Parity error in address from ECS Coupler to ECS Controller	No additional data is transferred (including current ECS record) HALF EXIT	
2. Parity Error in address from CNC to CSU	Complete entire transfer. All ones data to ECS for words associated with parity error. HALF EXIT	Analogous type of error will send immediate ERROR END OF OPERATION to processor as shown in item 7 below. See Note 1.
3. Corrected error in data read from central memory	Complete entire transfer FULL EXIT	Complete entire transfer ECS Coupler shall cause bit 14 of MCR to be set FULL EXIT
4. Uncorrectable error in data read from central memory	Complete entire transfer including erroneous data HALF EXIT	ECS Coupler shall immediately transmit ERROR END OF OP to processor See Note 1
5. Parity error in data from central memory detected at ECS Coupler	Not tested	Complete only current data block including erroneous data HALF EXIT
6. Parity error in data from ECS Coupler detected by ECS Controller	Complete entire transfer including erroneous data HALF EXIT	Complete only current data block including erroneous data HALF EXIT
7. Any response from Central Memory on ECS Write other than READ RESPONSE READ RESPONSE CORRECTED ERROR	N/A	ECS Coupler shall transmit ERROR END OF OP to Processor See Note 1
8. Write of block of data starting within physically installed ECS but continuing into nonexistent memory.	Transfer data until nonexistent address is encountered and then stop data transfer HALF EXIT	
9. Write of block of data starting at address above physically installed ECS	No data transfer HALF EXIT	

Table 7.3-1 ECS Block Copy (Cont'd)

NOTE: This table must be used in conjunction with Figure 7.3-1

ECS Starting Address bits 23, 22, 21	CYBER 173	CYBER 180 in CYBER 170 State
001 Read	Complete entire transfer with zero data (proper parity) to CM HALF EXIT See Note 3	
001 Write	No data transfer HALF EXIT See Note 4	
01X Read	<u>ECS</u> Complete entire transfer with zero data (proper parity) to CM HALF EXIT  <u>ESM in ECS Mode</u> Complete entire transfer with zero data (proper parity) to CM. Perform Maintenance function(s) in ESM. FULL EXIT See Notes 5, 6	<u>ESM in ECS Mode</u> No data transfer Perform 1 maintenance function in ESM. FULL EXIT See Notes 6, 7
01X Write	<u>ECS</u> No data transfer HALF EXIT  <u>ESM in ECS Mode</u> No data transfer. Perform maintenance function(s) in ESM. FULL EXIT See Notes 6, 8	<u>ESM in ECS Mode</u> No data transfer. Perform 1 maintenance function in ESM. FULL EXIT See Notes 6, 7

Table 7.3-1 ECS Block Copy (Cont'd)

Notes for Table 7.3-1

1. The ERROR END OF OPERATION from the ECS Coupler shall cause the DUE bit in the Monitor Condition Register to be set. See Table 2.8-1.
2. Parity Error on ECS Read  
The actions given in the table for data parity errors on ECS Read refer specifically to parity errors on data to be transferred to central memory. If the parity error were on data beyond that required by the word count, the parity error will be ignored. For example, a single word Read of word 4 from ECS Record that has parity errors in words 3 and 5 shall not HALF EXIT, etc.
3. When executing the O11 instruction, the C180 processor shall detect whether or not C170 bit 21 is set in the ECS address (XO+RAE), and when set shall transfer zeros to Central Memory without involving the ECS coupler. However, the ECS Coupler shall be able to convert this address into a False Read as explained in 7.3.4.2. The CPU in effect shall handle this as shown in Table 7.3-1 001 Read (including the interrupt restrictions in note 1).
4. When executing the O12 instruction, the C180 processor may but need not detect whether or not C170 bit 21 is set in the ECS address (XO+RAE). The processor shall do whatever is most efficient on a model-dependent basis. The instruction shall HALF EXIT with no data transferred whether or not the ECS Coupler is initiated. (See 7.3.4.2)
5. Transfer Bj+K words consisting of zeroes into the CY173 central memory and FULL EXIT (assuming no malfunction occurs which would cause HALF EXIT). The ESM (in ECS mode) will interpret each ECS address sent by the coupler to specify a Maintenance function as defined in the ESM Spec 91915140. More than one ECS address (function of Bj+K and Starting ECS address) may be sent to ESM (in ECS mode), each of which may set up Maintenance functions.  
  
Note that it is also possible for the ECS address to increment such that a 100 or Flag Register code is sent to ESM (in ECS mode).
6. The Maintenance functions in ESM (in ECS mode) are such that subsequent references to the high speed port are affected; i.e., an "accidental" Maintenance function will typically cause subsequent references to produce erroneous data.
7. The CYBER 180 ECS Coupler will detect this code and operate much like a Flag Register Operation in that no data is transferred and only one ECS Starting Address (or Maintenance function) is sent to ESM (in ECS mode). A FULL EXIT will occur at the end of this operation.

8. The CYBER 173 will read Bj+K words from its central memory and transmit them to ESM (in ECS mode). The ESM (in ECS mode) will ignore the data and perform a Maintenance function (as defined in the ESM Spec) for each ECS address received. The CYBER 173 will then FULL EXIT at the end of this operation assuming that no malfunctions (such as SECEDED error on central memory read) have occurred. Note that incrementing the ECS address could result in a 100 or Flag Register code being sent to ESM (in ECS mode).
9. ESM in ECS Mode  
The ESM in ECS mode is explicitly covered only in Table 7.3-1 where it is known to be different from ECS.
10. Multiple Failures  
In the event of multiple failures during a block transfer, the following priority shall be observed relative to the signals from the ECS coupler (see 7.13).
  1. ERROR END OF OPERATION
  2. HALF EXIT
  3. FULL EXIT
11. There are other conditions in the CYBER 170 State of CYBER 180 such as ECS Coupler Buffer parity error which will produce ERROR END OF OPERATION that have no analogous case in CY173 (see C180 ECS Coupler Spec).
12. Simultaneous Field Length Error and PP Exchange Request  
On CYBER 173, a simultaneous field length error and PP Exchange Request do not store the exit condition bits at RAC even though the P register has been cleared (see Table 5-7 of the CYBER 170 Hardware Reference Manual). The CYBER 175 stores the exit condition bit at RAC as specified. The CYBER 170 State of CYBER 180 will store the exit condition bits for this case rather than track the CYBER 173.

7.3.4.2 UEM (ECS mode)

As a block copy instruction, the O11 reads a block of Bj+K 60-bit words from consecutive addresses that begin at (XO+RAE) in Unified Memory into consecutive addresses that begin at (AO+RAC) in Central Memory. Likewise, the O12 writes a block of Bj+K 60-bit words into consecutive addresses in UEM.

For the block copy in UEM (ECS mode), the field length testing for UEM shall be: XO(24 bits)+Bj(18 bits)+K (18 bits)  $\leq$  FLE(23 bits). The 23 rightmost bits of FLE are used in the compare, with zero extension as necessary. The leftmost bit of FLE is ignored.

NOTE: This table and associated notes must be used in conjunction with Figure 7.3-1.

UEM Starting Address {XO+RAE} C170 bits 23, 22, 21	CYBER 180 in CYBER 170 State
ODD Read or Write $B_j + K > 0$ $XO + B_j + K \leq FLE$ $AO + B_j + K \leq FLC$	Complete entire transfer FULL EXIT See Note 1
ODD Read OR ODX Read	Fake Read Complete entire transfer with zero data {proper parity} to CM. {See Notes 1 and 5} HALF EXIT
ODD Write OR ODX Write	No data transfer HALF EXIT

TABLE 7.3-2 UEM {ECS mode} Block Copy

Notes for Tables 7.3-2 and 7.3-3

1. The O11 and O12 instructions when referencing UEM shall divide transfers greater than 64 words in length into a series of shorter data blocks (not to exceed 64 words each) so as to provide greater interrupt response. The processor shall respond to bits which set in the MCR or UCR by terminating the transfer between two of these data blocks and taking the appropriate action as defined in Tables 2.8-1 and 2.8-2 of the MIGDS. When the interrupted program is restarted, the data transfer will be restarted from the beginning.

These data blocks shall be chosen such that the transfer will be interrupted only between the equivalent of ECS records and not between the last two records. ECS records begin at ECS word addresses equal to 0, modulo 8; thus the equivalent records in UEM begin at UEM word addresses equal to 0, modulo 8.

2. The O11 and O12 instruction exits, HALF or FULL, shall be as defined in Tables 7.3-2 and 7.3-3 when referencing UEM in the absence of Uncorrected Errors. Any Corrected Error shall cause the specified exit with the Corrected Error bit set in the MCR (2.7.1.15 of the MIGDS). Any Uncorrected Error shall cause the setting of the Detected Uncorrectable Error bit in the MCR and the program interruption specified in Table 2.8-1 of the MIGDS.

3. Page Faults, if encountered in UEM, on the O11 or O12 instruction will always occur between the equivalent of ECS records because the page boundaries occur between ECS records. It remains then for the processor to pretest or prevalidate the last ECS record appropriately to assure that the transfer will not be interrupted between the last two records.

4. On the CYBER 173, a simultaneous field length error and PP Exchange Request does not store the exit condition bits at RAC even though the P register has been cleared (see Table 5-7 of the CYBER 170 Hardware Reference Manual). The CYBER 175 stores the exit condition bit at RAC as specified. The CYBER 170 state of CYBER 180 will store the exit condition bits for this case rather than track the CYBER 173.

5. A block transfer whose starting address (XO+RAE) does not have the appropriate Fake Read bits set initially, but whose length is such that these bits set during the transfer, nevertheless completes the entire transfer with FULL exit. The Fake Read or No Data Transfer with HALF exit operations are invoked only when the appropriate bits are set in the starting address.

6. Read operations from ECS which start in existent memory but continue into addresses for which no memory exists will be converted into zero-fill transfers on the C173. Read transfers from UEM which start in existent memory as defined in the Page Table but then continue into addresses having no Page Table definition will result in Page Faults rather than zero fill.

7.3.4.3 UEM (ESM mode)

As a block copy instruction, the O11 reads a block of Bj+K 60-bit words from consecutive addresses that begin at (XO+RAE) in Unified Extended Memory into consecutive addresses that begin at (AO+RAE) in Central Memory. Likewise, the O12 writes a block of Bj+K 60-bit words into consecutive addresses in UEM.

For the block copy in UEM (ESM mode), the field length testing for UEM shall be:  $XO(30 \text{ bits}) + Bj(18 \text{ bits}) + K(18 \text{ bits}) \leq FLE(29 \text{ bits})$ . The 29 rightmost bits of FLE are used in the compare, with zero extension as necessary. The leftmost bit of FLE is ignored.

NOTE: This table and associated notes must be used in conjunction with Figure 7.3-1.

UEM Starting Address {XO+RAE} C170 bit 28	CYBER 180 in CYBER 170 State
0 Read or Write $Bj + K > 0$ $XO + Bj + K \leq FLE$ $AO + Bj + K \leq FLC$	Complete entire transfer FULL EXIT See Note 1
1 Read	Fake Read Complete entire transfer with zero data {proper parity} to CM. {See Notes 1 and 5} HALF EXIT
1 Write	No data transfer HALF EXIT

TABLE 7.3-3 UEM {ESM mode} Block Copy

The notes for Table 7.3-3 are identical to those for Table 7.3-2, and are found in paragraph 7.3.4.2.



### 7.3.5 Direct Read/Write Extended Memory

- . 014jk Read one word from (Xk+RAE) to Xj
- . 015jk Write one word from Xj to (Xk+RAE)

The 014 and 015 Direct Read/Write instructions operate in one of three modes (ECS, UEM (ECS mode), or UEM (ESM mode)) selected as described in paragraph 7.2.3 and figure 7.3-2.

The 014 instruction shall read the 60-bit word from the address in extended memory formed by Xk+RAE and load it into register Xj. The 015 instruction shall write the 60-bit word from register Xj into the address in extended memory formed by Xk+RAE.

Register Xk is not altered by the execution of this instruction.

Field length testing shall be as follows:

- ECS and UEM(ECS mode)  
A 24-bit compare of Xk and FLE, with C170 bit 23 of FLE interpreted as zero.
- UEM (ESM mode)  
A 30-bit compare of Xk and FLE, with C170 bit 29 of FLE interpreted as zero.

The 014 and 015 instructions do not support Flag Register operations. When the Flag Register bit (C170 bit 23 in ECS mode, C170 bit 29 in ESM mode) of both Xk and FLE is set, these instructions will set Address Out of Range. See Table 7.6-2.

The 014 and 015 instructions do not perform any special testing in support of fake read. When referencing UEM, there is no fake read (zero fill). When referencing ECS, 014 will fake read and 015 will cause no write whenever the address in Xk (after field length test) requests an address above the installed, available memory size. See Table 7.3-1.

After appropriate field length testing when referencing UEM, the 014 and 015 instructions will transmit the Byte Number to Central Memory for UEM (ECS mode) this is 24 bits of Xk with zero fill. For UEM (ESM mode), this is 30 bits of Xk with zero fill.

C170 bits 24-59 of Xk are ignored for ECS and UEM (ECS mode).  
C170 bits 30-59 of Xk are ignored for UEM (ESM mode).

Page Faults, if encountered, in UEM on the 014 or 015 instruction shall cause a program interruption as defined in Table 2.8-1 of the MIGDS.

The 014 or 015 instructions exit to the next parcel in the absence of Uncorrected errors. (Any Corrected Error shall cause the normal exit with the Corrected Error bit set in the MCR.) Any Uncorrected Error shall cause the setting of the Detected Uncorrectable Error bit in the MCR and the program interruption specified in Table 2.8-1 of the MIGDS.

These instructions shall be executed as indicated in Figure 7.3-2.

### 7.3.6 Read Free Running Counter

- 016jk Read Free Running Counter

This instruction shall transfer the current 48-bit contents of the current 48-bit contents of the Free Running Counter (4.2.3.4) into the Xj register. The leftmost twelve bits of Xj shall be cleared to zeroes. The k field of the instruction shall be ignored.

This single parcel instruction may be located in any parcel.




Figure 7.3-2 014, 015 Instructions

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-28

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-29

- 7.4 State Switching between CYBER 180 and CYBER 170 (C180 & C170)
- A C170 State process or procedure may be initiated from C180 State in one of two ways:
- (a) The C180 Monitor may exchange to a C170 State process, and initialize that process by means of the contents of the C180 Exchange Package which defines that process.
  - (b) A C180 Job process may call or return to a C170 State procedure. The procedure is initialized by means of the contents of the A and X Registers of the caller, or by the stack frame save area if returning.

The processor may switch from C170 State to C180 State either via a C180 Exchange (7.4.3) or via a Trap (7.4.5).

The Monitor Mode bit in the Status Summary (SS) register shall be toggled between Monitor Process State (MPS) and Job Process State (JPS) during each C180 Exchange operation, whether from C170 State to C180 State or vice versa.

7.4.1 VMID

The process or procedure being initiated is defined to be in C170 State when the new VMID has a value of 1. (See 2.5.1 and 2.5.2.26.)

7.4.2 CYBER 180 Monitor to CYBER 170 State Exchange

The exchange shall be performed as defined in 2.6.1.6 and 2.8.5.2. Detection of the VMID value of 1 shall define the job process as a C170 State process. The C170 registers (A, B, X and miscellaneous) shall appear in the Exchange Package in the locations defined for C180 A and X Registers. See Figure 7.4-1 for the format of this package. It will be noted that this is a C180 Exchange Package, because it exists within the C180 environment, and is the means by which the C180 Monitor communicates with the C170 State process. C180 bit numbering is used. The contents of the package are defined in the following paragraphs.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION


Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-30

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-31



\*For EM and Flags, see Table 7.4-1.

Figure 7.4-1 CYBER 170 State Exchange Package Mapping

Location in C180 Exch. Pkg.		Bit Name	Location in C170 Exch. Pkg.	
Word	Bit		Word	Bit
4	20	EM-Parity Error (7.4.2.4)	3	59
	21	EM-Parity Error (7.4.2.4)		58
	22	EM-Parity Error (7.4.2.4)		57
	23	UEM Enable Flag		56
4	24	ESM Mode Flag	3	55
	25	Block Copy Flag		54
	26	Software Flag		53
	27	Inst. Stack Purge Flag		52
4	28	Software Flag	3	51
	29	EM-Indefinite Operand		50
	30	EM-Infinite Operand		49
	31	EM-Address out of Range		48
5	31	C170 Monitor Flag		(not present)
6	31	Exit Mode Halt		(not present)

Table 7.4-1 Exchange Package Flags

#### 7.4.2.1 P Register

The CYBER 180 P register shall be located in bits 00-63 of word 0 in the C180 Exchange Package. It shall contain keys, a ring number, and a segment number as defined in 2.1.1.1. The C180 P Register also contains the PVA within the CYBER 170 State process where execution is to begin. As such, the BN field of the C180 P Register is not the C170 P address of a CYBER 170 job or monitor process. Instead bits 40-60 of C180 P contain the C170 P address of a CYBER 170 job or monitor process plus RAC of that process. Bits 32-39 and bit 63 shall contain zeros.

Bits 61 and 62 denote the C170 instruction parcel at which execution is to begin. C180 Exchange or Trap operations from C170 State to C180 State may occur between any two C170 instructions. When a C180 Exchange or Trap occurs, these bits shall be set as defined in sections 2.8.1 and 2.8.3.

An ECS instruction shall be interrupted between ECS Records (see 7.3.4 and 7.13) to provide faster interrupt response. When this occurs, the P stored shall point to the ECS instruction that was interrupted.

#### 7.4.2.2 Stack Pointers

Registers A0 (C180), A1 (C180), and A2 (C180) shall be 48-bit CYBER 180 registers. They shall be located in bits 16-63 of words 1-3 respectively in the C180 Exchange Package. The contents of these registers are required to maintain stack integrity (See 7.4.4 and 7.4.5). In addition, they provide the capability to perform a Trap operation to a CYBER 180 procedure.

#### 7.4.2.3 RAC, FLC, MA

C170 registers RAC, FLC and MA shall be located in bits 32 through 63 of C180 registers A3, A4 and A5 respectively. The processor operation is undefined when:

$RAC \geq 10,000,000_8$  or  
 $FLC \geq 10,000,000_8$  or  
 $MA \geq 1,000,000_8$ .

#### 7.4.2.4 Exit Mode

The Exit Mode (EM) field holds the C170 exit mode selections for a CYBER 170 State process. This field shall be located in bits 20-22 and 29-31 of word 4 of the CYBER 180 Exchange Package. The bits are defined as follows:

Bit 20: Parity Error (not used)	EM C170 Bit 59
Bit 21: Parity Error (not used)	EM C170 Bit 58
Bit 22: Parity Error (not used)	EM C170 Bit 57
Bit 29: Indefinite operand	EM C170 Bit 50
Bit 30: Infinite operand	EM C170 Bit 49
Bit 31: Address out of range	EM C170 Bit 48

Note that bits 20-22 refer to parity error conditions in CYBER 170. In the CYBER 170 State environment, these errors shall be handled by setting bit 48 of the Monitor Condition Register. (See section 7.6.) Bits 20-22 are loaded when entering the C170 environment and are copied through (stored unaltered) when leaving the C170 environment.

#### 7.4.2.5 RAE, FLE

C170 registers RAE and FLE shall be located in bits 32 through 63 of C180 registers A6 and A7 respectively.

In UEM (ECS mode) or in ECS, the processor operation is undefined for the execution of the 011, 012, 014 and 015 instructions when:

$RAE \geq 10,000,000_8$  (2,097,152<sub>10</sub> words)  
OR

$FLE \geq 100,000,000_8$   
OR

the lower six bits of RAE or FLE are nonzero.

(Note that additional limits are placed on data transfer instructions, see 7.2.4.2.3.)

In UEM (ESM mode), the processor operation is undefined for the execution of the 011, 012, 014 and 015 instructions when:

$RAE \geq 10,000,000,000_8$  (1,073,741,824<sub>10</sub> words)  
OR

$FLE \geq 4,000,000,000_8$  (536,870,912<sub>10</sub> words)  
OR

the lower six bits of RAE or FLE are nonzero.

(Note that additional limits are placed on data transfer instructions, see 7.2.4.2.4.)

7.4.2.6 AO-A7

Registers AO-A7 shall be 18-bit CYBER 170 registers. They shall be located right-justified in bits 46-63 of words 9-16 in the CYBER 180 Exchange Package.

7.4.2.7 B1-B7

Registers B1-B7 shall be 18-bit CYBER 170 registers. They shall be located right-justified in bits 46-63 of words 18-24 in the Exchange Package. Register B0 is defined to be zero and does not exist in the CYBER 180 Exchange Package.

7.4.2.8 XO-X7

Registers XO-X7 shall be 60-bit CYBER 170 registers. They shall be located right-justified in bits 4-63 of words 25-32 in the Exchange Package. Bits 0-3 of each X Register shall contain the sign extension of bit 4. On a C180 Exchange from C170 State to C180 State, the processor shall store the C180 Exchange Package into memory with sign-extended X Registers. On a C180 Exchange from C180 State to C170 State, the processor may assume X Register sign extension in the C180 Exchange Package read from memory.

7.4.2.9 Control Flags

The following control flags shall be located in the exchange package:

Bit 23, Word 4: UEM Enable Flag. In the one state, this flag shall enable the O11, O12, O14 and O15 instructions to access Unified Extended Memory rather than Extended Core Storage (see 7.2.3).

Bit 24, Word 4: ESM Mode Flag. In the one state this flag shall select ESM mode rather than ECS mode in Unified Extended Memory (see 7.2.3). This flag being set in a processor having only the ECS mode shall cause the O11, O12, O14 and O15 instructions to be ILLEGAL (as shown in Table 7.2-2 and Figure 7.3-1 and 7.3-2) and shall not change the interpretation of RAE and FLE in the C170 Exchange Package (7.5.4).

Bit 25, Word 4: Block Copy Flag. In the one state, this flag indicates that C170 bits 30-50 of XO shall be used instead of AO to provide central memory addressing on O11 and O12 instructions. See 7.3.4.

Bit 26, Word 4: Software Flags. The specific definitions for these two reserved flags shall be contained in the software documentation. The two bits shall map respectively into C170 bits 53 & 51 of word 3 of the C170 Exchange Package, are loaded when entering the C170 environment and are copied through (stored unaltered) when leaving the C170 environment.

Bit 27, Word 4: CYBER 170 Instruction Stack Purge Flag. In the one state, this flag indicates that the additional instruction stack purges described in paragraph 7.7 are to be performed.

Bit 31, Word 5: CYBER 170 Monitor Flag. In the one state, this flag shall indicate that the CYBER 170 State process is to begin (or resume) executing in CYBER 170 Monitor Mode. (Refer to the CYBER 170/173 Engineering Specification for the definition of the Monitor Flag.)

Bit 31, Word 6: Exit Mode Halt. In the one state, this flag indicates that a CYBER 170 State process was interrupted by a programming error condition which would have caused a CYBER 170 processor to halt. See 7.6 for details. The Exit Mode Halt flag is a message from a CYBER 170 State process to the C180 Monitor.

The processor shall ignore the state of this flag. However, if this flag is set in the C180 exchange package for a process beginning execution, then the final state of this flag when the process ceases execution is undefined.

NOTE: This bit will not be set for hardware error exits which would have caused a CYBER 170 processor to halt.

7.4.2.10 CYBER 180 Ring Numbers

The CYBER 180 A Register ring number must not be altered in CYBER 170 State.

7.4.3 CYBER 170 State to CYBER 180 Monitor Exchange

An exchange from a CYBER 170 State process to CYBER 180 Monitor may be initiated by either of two conditions:


- (a) Setting of an MCR and/or UCR bit as defined in Tables 2.8.1 and 2.8.2.
- (b) Any programming error within the CYBER 170 State process which would cause a CYBER 170 central processor to halt. See 7.6 for a list of these errors.

The exchange from the CYBER 170 State process to CYBER 180 Monitor shall proceed as described in 2.8.5.1. The format of the C180 Exchange Package which is stored in central memory shall be according to Figure 7.4-1. Except for those situations described in paragraphs 7.2.5.2 and 7.2.5.3, the CYBER 170 State process may be reinitiated by the CYBER 180 Monitor at a later time by means of the procedure specified in 7.4.2. The contents of the CYBER 170 Exchange Packages within the CYBER 170 State process are not updated during the exchange from the CYBER 170 State process to CYBER 180 Monitor. (See 7.5.) Only the CYBER 180 Exchange Package which defines the CYBER 170 State process shall be modified.

7.4.4 Call to a CYBER 170 State Procedure from a CYBER 180 Job

The Call operation shall be performed as described in 2.6.1.2. Parameters shall be passed to the CYBER 170 procedure by means of the CYBER 180 A and X Registers. Figure 7.4-2 defines the format expected in these registers at the time of the Call operation. The leftmost four bits of the 64-bit X Registers within the processor are undefined at the beginning of the Call operation. Thus, they do not necessarily contain sign extension from the 60-bit X Registers. Register B0 is defined to be zero.

The BN field of the Code Base Pointer (which becomes the BN for the P of the called CYBER 170 process) is not the P address of the CYBER 170 process but, instead, bits 40-60 contain the P word address plus the RAC of that process. Bits 32-39 and 61-63 shall contain zeroes.



\* Notes: For EM and Flags, see Table 7.4-1.  
 For RAE and FLE, see paragraph 7.5.4.

Figure 7.4-2 C180 Stack Frame Save Area Containing C170 Environment

The format for a CALL and TRAP are identical except that UCR and MCR are stored only on a TRAP. Undefined fields in the Stack Frame Save Area may be changed to undefined values during the execution of CALL instructions and shall be ignored during the execution of a Return instruction.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-38

7.4.5 Trap from CYBER 170 State to CYBER 180 State

A Trap condition arising during a C170 State process shall result in a Trap operation as described in section 2.8.6. The C170 registers (A, B, X and miscellaneous) shall be stored into the Stack Frame Save area in the locations normally defined for the C180 A and X Registers. The format for the C170 registers is shown in Figure 7.4-2. The leftmost four bits of the 64-bit X Registers within both the Stack Frame Save Area and the processor are undefined at the conclusion of the Trap operation.

The BN of the P stored into the Stack Frame Save Area is not the P address of the interrupted CYBER 170 process but, instead, bits 40-63 contain the P address plus the RAC of that process. Bits 32-39 and bit 63 shall contain zeroes. Bits 61 and 62 shall denote the CYBER 170 instruction parcel as defined in 2.8.

7.4.6 Return to a CYBER 170 Process

A Return operation from CYBER 180 to CYBER 170 shall be performed as specified in 2.6.1.4. The VMID from the Stack Frame Save Area having a value of 1 shall cause the process being reinitiated to be interpreted as a CYBER 170 process. The initiating segment must have global privileges to initiate a Return to CYBER 170. The CYBER 170 registers (A, B, X and miscellaneous) shall be taken from the Save Area (or from the final values of the CYBER 180 A and X Registers after the Return operation) according to the format shown in Figure 7.4-2.

The BN of the PVA in P taken from the Stack Frame Save Area is not the P address of the CYBER 170 process but, instead, bits 40-63 contain the P address plus the RAC of that process. Bits 32-39 and bit 63 shall contain zeroes. Bits 61 and 62 of the BN denote the CYBER 170 instruction parcel at which execution is to begin.



7.5 CYBER 170 Exchange

7.5.1 CYBER 170 Exchange Packages

The CYBER 170 exchange packages shall exist within the CYBER 170 Memory Image (7.2). The format of the CYBER 170 Exchange Package shall conform to Figure 7.5-1.

The contents of one CYBER 170 Exchange Package shall be in the processor registers during the execution of a CYBER 170 Mode process. Any C170 environment which is not being executed shall be represented by a C170 Exchange Package mapped into either a C180 Exchange Package or Stack Frame Save Area (see 7.4-1, 7.4-2).

C170 BIT:				WORD		
59	56	53	47	36 35	18 17	8
P		AD				0
RAc		A1		B1		1
FLc		A2		B2		2
EM Flags*	EM	A3		B3		3
RAe		A4		B4		4
FLe		A5		B5		5
MA		A6		B6		6
		A7		B7		7
X0						8
X1						9
X2						10
X3						11
X4						12
X5						13
X6						14
X7						15

\* Notes: For EM and Flags, see Table 7.4-1.  
 For RAE and FLE, see paragraph 7.5.4.

Figure 7.5-1 CYBER 170 Exchange Package

7.5.2 CYBER 170 Exchange Jump

The CYBER 170 Exchange Jump shall be initiated according to CDC 19063000, i.e., the exchange shall be initiated by:

- (a) CPU op code 013 when executing a procedure or process which has VMID equal to 1.
- (b) PPU op codes 2600, 2610, 2620 when the CPU is executing a procedure or process which has VMID equal to 1. (See 7.12.) When a PP initiates a CYBER 170 exchange, the CPU shall complete executing instructions within the current instruction word that are not ECS or ESM data transfer instructions before performing that exchange.
- (c) Illegal instructions or software Exit Mode conditions within a CYBER 170 job process as defined in CDC 19063000.

The CYBER 170 Exchange Jump shall perform an Exchange Jump between two CYBER 170 programs.

The exchange shall proceed as follows:

- (a) The CYBER 170 registers (A, B, X and miscellaneous) of the current job shall be packed into the 16-word format of Figure 7.5-1.
- (b) This 16-word package shall be swapped with the 16-word package at the exchange address. I/O initiated references to Central memory need not be blocked during the C170 Exchange operation.
- (c) The register values in the new package shall be unpacked and loaded into the processor's registers.
- (d) The C170 Monitor Flag shall be toggled, unless the exchange was initiated by PPU op code 2600, in which case it is unchanged.



The C180 Monitor Mode bit of the CYBER 180 Processor Status Summary register shall not be altered by this action (2.5.1.13). Similarly, the contents of the CYBER 180 Exchange Package (at JPS) associated with the CYBER 170 State process shall not be altered.

7.5.3 Undefined Fields



All fields which are indicated to be undefined in Figure 7.5-1 are stored into memory as zeroes and are ignored when loaded into the processor's registers. In addition, Register BO is defined to be zero.

7.5.4 RAE, FLE

Processors without UEM (ESM mode), or processors with UEM (ESM mode) installed and the ESM Mode flag clear shall interpret RAE and FLE to and from the C170 Exchange Package as follows:



Processors with UEM (ESM mode) installed and the ESM Mode flag set shall interpret RAE and FLE to and from the C170 Exchange Package as follows:



Note that RAE and FLE for UEM (ESM mode) are right shifted six bit positions from their representations when not using UEM (ESM mode).

7.6 Error Handling in CYBER 170 State

Error handling shall comply with CDC 19063000 except as detailed below.

7.6.1 Program Errors which Cause CPU Halt

Within a CYBER 170 State process, program errors which are defined in CDC 19063000 to result in a CPU halt shall, instead, cause the processor to store the Exit Mode bits and the P register contents in location RAC and then to perform a C180 Exchange to C180 Monitor. These errors are:

- (a) Illegal instruction with Monitor Flag set.
- (b) Read or Write Address Out of Range with Monitor Flag set and Exit Mode selected for this error.
- (c) RNI or Branch Address Out of Range with Monitor Flag set.
- (d) Infinite or Indefinite with Monitor Flag set and Exit Mode selected for this error.
- (e) 00 instruction with Monitor Flag set.

The Exit Mode Halt Flag shall be set in the CYBER 180 Exchange Package associated with the CYBER 170 State process. The contents of P stored into the C180 Exchange Package shall point to the instruction as specified in Table 7.6-1.

7.6.2 Hardware Errors

Hardware errors which set bits 48 or 50 of the Monitor Condition Register shall cause the interrupt specified in Table 2.8-1. (These errors shall not set the Exit Mode bits and the P Register contents in location RAC of a currently executing CYBER 170 State process.)

7.6.3 Error Exit - C173/C170 State of C180

See Table 7.6-1, sheets 1, 2 and 3.

## Architectural Design and Control

Error Conditions	Mode	C173		C170 State of C180	
		Error Response		Error Response	
		Exit Mode Selected	Exit Mode Not Selected	Exit Mode Selected	Exit Mode Not Selected
Illegal instructions. See Note 1.	Monitor	<ol style="list-style-type: none"> <li>Execute illegal instruction as a pass.</li> <li>Stop CP.</li> <li>Store P and exit condition bits at location RAC. P will point either to the word containing the illegal instruction or to the following word.</li> <li>Clear P.</li> </ol>		<ol style="list-style-type: none"> <li>The illegal instruction is not executed.</li> <li>Store C170P and exit condition bits at location RAC. C170P at location RAC will point to the word containing the illegal instruction.</li> <li>Perform C180 Exchange with C180P = (RAC + address of illegal instruction).</li> </ol>	
	Job	Identical to Monitor Mode with this additional action: <ol style="list-style-type: none"> <li>Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.</li> </ol>		Identical to C173 except that C170P at location RAC will always point to the word containing the illegal instruction.	
Exit condition C170 bit 48 set by an increment read with an address out of range (AOR).	Monitor	<ol style="list-style-type: none"> <li>Read all zeros to selected X register.</li> <li>The A register contains the AOR address.</li> <li>Stop CP.</li> <li>Store P and exit condition bits at location RAC. P will point either to the word containing the increment instruction or to the following word.</li> <li>Clear P.</li> </ol>	<ol style="list-style-type: none"> <li>Read all zeros to selected X register.</li> <li>Continue execution. See Note 2.</li> </ol>	<ol style="list-style-type: none"> <li>The X register is unchanged.</li> <li>The A register contains the AOR address.</li> <li>Store C170P and exit condition bits at location RAC. C170P at location RAC will point to either the word containing the interrupt or to the following word.</li> <li>Perform C180 Exchange with C180P=(RAC + address of increment instruction) OR (RAC + address of instruction following the increment).</li> </ol>	Identical to C173 except that the selected X register is unchanged. See Note 2.
	Job	Identical to Monitor Mode with this additional action: <ol style="list-style-type: none"> <li>Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.</li> </ol>		Identical to C173 except that the selected X register is unchanged. C170P at location RAC always points either to the word containing the increment instruction or to the following word as is the case for the C173. However, this broad definition does not imply that RAC will necessarily be identical to the C173 RAC in all cases.	
Exit condition C170 bit 48 set by an increment write with an address out of range (AOR).	Monitor	<ol style="list-style-type: none"> <li>Block write operation; content of CM is unchanged.</li> <li>The A register contains the AOR address.</li> <li>Stop CP.</li> <li>Store P and exit condition bits at location RAC. P will point either to the word containing the increment instruction or to the following word.</li> <li>Clear P.</li> </ol>	<ol style="list-style-type: none"> <li>Block write operation; content of CM is unchanged.</li> <li>The A register contains the AOR address.</li> <li>Continue execution. See Note 2.</li> </ol>	<ol style="list-style-type: none"> <li>Block write operation; content of CM is unchanged.</li> <li>The A register contains the AOR address.</li> <li>Store C170P and exit condition bits at location RAC. C170P at location RAC will point to either the word containing the interrupt or to the following word.</li> <li>Perform C180 Exchange with C180P=(RAC + address of increment instruction) OR (RAC + address of instruction following the increment).</li> </ol>	Identical to C173. See Note 2.
	Job	Identical to Monitor Mode with this additional action: <ol style="list-style-type: none"> <li>Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.</li> </ol>		Identical to C173. C170P at location RAC always points either to the word containing the increment instruction or to the following word as is the case for the C173. However, this broad definition does not imply that RAC will necessarily be identical to the C173 RAC in all cases.	
Exit condition C170 bit 48 set by an RNI or branch address out of range.	Monitor	<ol style="list-style-type: none"> <li>Stop CP.</li> <li>Store P and exit condition bits at location RAC. P will point either to the word required by the RNI or to the word at the branch destination.</li> <li>Clear P.</li> </ol>		<ol style="list-style-type: none"> <li>Store C170P and exit condition bits at location RAC. C170P at location RAC will point either to the word required by the RNI or to the word at the branch destination.</li> <li>Perform C180 Exchange with C180P=(RAC + address of the instruction required by the RNI) OR (RAC + address of the branch destination instruction).</li> </ol>	
	Job	Identical to Monitor Mode with this additional action: <ol style="list-style-type: none"> <li>Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.</li> </ol>		Identical to C173. C170P at location RAC always points either to the word containing the branch instruction or to the following word as is the case for the C173. However, this broad definition does not imply that RAC will necessarily be identical to the C173 RAC in all cases.	

Table 7.6-1 Error Exits, C170 Monitor &amp; Job Modes (1 of 3)

Systems Development  
Architectural Design and Control

		C173		C170 State of C180	
Error Conditions	Mode	Error Response		Error Response	
		Exit Mode Selected	Exit Mode Not Selected	Exit Mode Selected	Exit Mode Not Selected
Exit condition C170 bit 48 set on CMU instruction (models 172 through 174 only). 1. C1 or C2 greater than 9. 2. K1 or K2 address out of range.	Monitor	<ol style="list-style-type: none"> <li>1. Error condition 1 causes instruction to execute as a pass. Error condition 2 causes instruction moves or compares up the point of address out of range.</li> <li>2. Stop CP.</li> <li>3. Store P and exit condition bits at location RAC.</li> <li>4. Clear P.</li> </ol>	<ol style="list-style-type: none"> <li>1. Error condition 1 causes instruction to execute as a pass. Error condition 2 instruction moves or compares up to the point of address out of range.</li> <li>2. Continue with next 60-bit instruction. See Note 2.</li> </ol>	Hardware executes the CMU instructions only to the extent described in paragraph 7.3.1. Also refer to GID No. ARH2949: "C180 State Interface Software for the A170 Computer".	
	Job	Identical to Monitor Mode with this additional action: 5. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.			
Exit condition C170 bit 48 set by an ECS address range check for instructions 011 and 012.	Monitor	<ol style="list-style-type: none"> <li>1. Execute ECS instruction as a pass.</li> <li>2. Stop CP.</li> <li>3. Store P and exit condition bits at location RAC. P will point to the word following the ECS instruction.</li> <li>4. Clear P.</li> </ol>	<ol style="list-style-type: none"> <li>1. Execute ECS instruction as a pass.</li> <li>2. Exit to next 60-bit word and continue execution. See Note 2.</li> </ol>	<ol style="list-style-type: none"> <li>1. Execute ECS instruction as a pass.</li> <li>2. Store C170P and exit condition bits at location RAC. C170P at location RAC will point to the word following the ECS instruction.</li> <li>3. Perform C180 Exchange with C180P = (RAC + address of word following the ECS instruction).</li> </ol>	Identical to C173. See Note 2.
	Job	Identical to Monitor Mode with this additional action: 5. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.		Identical to C173.	
Exit condition C170 bit 48 set by an ECS address range check for instructions 014 and 015.	Monitor	Instructions 014 and 015 are executed as illegal instructions.		<ol style="list-style-type: none"> <li>1. Execute ECS instruction as a pass.</li> <li>2. Store C170P and exit condition bits at location RAC. C170P at location RAC will point to the word containing the ECS instruction or to the following word.</li> <li>3. Perform C180 Exchange with C180P = (RAC + address of parcel following the ECS instruction).</li> </ol>	<ol style="list-style-type: none"> <li>1. Execute ECS instruction as a pass.</li> <li>2. Exit to next parcel and continue execution.</li> </ol> <p>See Note 2.</p>
	Job			<ol style="list-style-type: none"> <li>1. Execute ECS instruction as a pass.</li> <li>2. Stop CP.</li> <li>3. Store C170P and exit condition bits at location RAC. C170P at location RAC will point to the word following the ECS instruction.</li> <li>4. Clear C170P.</li> <li>5. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.</li> </ol>	
Breakpoint signal from CMC	Monitor	<ol style="list-style-type: none"> <li>1. Execute remaining parcels of 60-bit word currently executing.</li> <li>2. Stop CP.</li> <li>3. Store P and exit condition bits at location RAC.</li> <li>4. Clear P.</li> </ol>	No hardware breakpoint is available.		
	Job	Identical to Monitor Mode with this additional action: 5. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.	Identical to C173. C170P at location RAC always points either to the word containing the 00 instruction or to the following word as is the case for the C173. However, this broad definition does not imply that RAC will necessarily be identical to the C173 RAC in all cases.		

Table 7.6-1 Error Exits, C170 Monitor & Job Modes (2 of 3)

Error Conditions	Mode	C173		C170 State of C180	
		Error Response		Error Response	
		Exit Mode Selected	Exit Mode Not Selected	Exit Mode Selected	Exit Mode Not Selected
Infinite condition, C170 bit 49. Indefinite condition, C170 bit 50. ECS flag register parity, C170 bit 51. CMC to CPU data parity error or double error, C170 bit 53.	Monitor	<ol style="list-style-type: none"> <li>1. Stop CP.</li> <li>2. Store P and exit condition bits at location RAC. P will point either to the word containing the arithmetic instruction or to the following word.</li> <li>3. Clear P.</li> </ol>	Continue execution. See Note 2.	<p><u>C170 bits 49/50:</u></p> <ol style="list-style-type: none"> <li>1. Store C170P and exit condition bits at location RAC. C170P at location RAC will point either to the word containing the arithmetic instruction or to the following word.</li> <li>2. Perform C180 Exchange with C180P = (RAC + address of arithmetic instruction) OR (RAC + address of instruction following the arithmetic instruction).</li> </ol>	<p><u>C170 bits 49/50:</u> Identical to C173. See Note 2.</p>
	Job	<ol style="list-style-type: none"> <li>1. Execute instruction.</li> <li>2. Update Xi.</li> <li>3. Stop CP.</li> <li>4. Store P and exit condition bits at location RAC. P will point either to the word containing the arithmetic instruction or to the following word.</li> <li>5. Clear P.</li> <li>6. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.</li> </ol>	Continue execution. See Note 2.	<p><u>C170 bits 49/50:</u> Identical to C173. C170P at location RAC always points either to the word containing the arithmetic instruction or to the following word as is the case for the C173. However, this broad definition does not imply that RAC will necessarily be identical to the C173 RAC in all cases.</p>	<p><u>C170 bits 49/50:</u> Identical to C173. See Note 2.</p>
CPU to CMC address or data parity error, or CPU to CM address parity error, C170 bit 52.	Monitor	<ol style="list-style-type: none"> <li>1. Block write operation; content of CM is unchanged.</li> <li>2. Block read operation forces read data to all ones.</li> <li>3. Stop CP.</li> <li>4. Store P and exit condition bits at location RAC.</li> <li>5. Clear P.</li> </ol>	<ol style="list-style-type: none"> <li>1. Block write operation, content of CM is unchanged.</li> <li>2. Block read operation forces read data to all ones.</li> <li>3. Continue execution. See Note 2.</li> </ol>	1. Set Detected Uncorrectable Error, MCR bit 48. See Table 2.8-1.	
	Job	Identical to Monitor Mode with this additional action: 6. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.			
CPU to CMC address parity error on exchange jump address, C170 bit 52.	Monitor	<ol style="list-style-type: none"> <li>1. Write operation is not blocked.</li> <li>2. Block read operation of first word forces read data to all ones.</li> <li>3. Stop CP.</li> <li>4. Store P and exit condition bits at location RAC.</li> <li>5. Clear P.</li> </ol>	<ol style="list-style-type: none"> <li>1. Write operation is not blocked.</li> <li>2. Block read operation of first word forces read data to all ones.</li> <li>3. Rest of exchange jump executes normally. See Note 2.</li> </ol>	1. Set Detected Uncorrectable Error, MCR bit 48. See Table 2.8-1.	
	Job	Identical to Monitor Mode with this additional action: 6. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.			
OO instruction	Monitor	<ol style="list-style-type: none"> <li>1. Stop CP.</li> <li>2. Store P and exit condition bits at location RAC. P will point either to the word containing the OO instruction or to the following word.</li> <li>3. Clear P.</li> </ol>		<ol style="list-style-type: none"> <li>1. The OO instruction is not executed.</li> <li>2. Store C170P and exit condition bits at location RAC. C170P at location RAC will point either to the word containing the OO instruction or to the following word.</li> <li>3. Perform C180 Exchange with C180P=(RAC + address of OO instruction).</li> </ol>	
	Job	Identical to Monitor mode with this additional action: 4. Exchange jump to MA and set MF; resume execution. C170P stored into the C170 Exchange Package equals zero.		Identical to C173. C170P at location RAC always points either to the word containing the OO instruction or to the following word as is the case for the C173. However, this broad definition does not imply that RAC will necessarily be identical to the C173 RAC in all cases.	

Table 7.6-1 Error Exits, C170 Monitor & Job Modes (3 of 3)

Notes for Error Exit Charts

1. The ILLEGAL instructions in the C170 State of C180 are:

- . O11-O13 at parcel 1, 2 or 3
- . O11, O12 for certain error conditions described in Figure 7.3-1.
- . O14, O15 for certain error conditions described in Figure 7.3-2.
- . Any 30 bit instruction in parcel 3.

The ILLEGAL instructions in C173 are:

- . O14, O15, O16, O17
- . O11-O13 at parcel 1, 2 or 3
- . O11, O12 and no ECS present
- . Any 30 bit instruction in parcel 3

(Note that the C173 does "execute" these instructions, see C170 Reference Manual.)

2. When an Exit Condition occurs and the corresponding Exit Mode bit is not set and therefore execution continues, the Exit Condition bit may but need not be retained until either the next:

Error Exit at which time, the bit for which Exit Mode was not selected will be stored at RAC along with the bit which caused the Error Exit.

Exchange (C170 or C180) or Trap operation at which time the bit for which Exit Mode was not selected will be discarded.

This is a difference between C173 and the C170 State of 180 because in C170 the Exit Condition bit would remain set, at least to the end of an instruction word. Not only is there no requirement to retain the Exit Condition bit that is not selected, but also note that in the C170 State of C180, a C180 interrupt may occur between any two C170 instructions and the Exit bit, even if retained, will be discarded because of the interrupt.


7.6.4 Address-Out-of-Range

An Address-Out-of-Range condition shall be detected and appropriate action taken as described in 7.6.3 whenever

$$C170 \text{ Address} \geq \text{FLC}$$

Refer to Figures 7.3-1 and 7.3-2 for the handling of Address-Out-of-Range conditions in ECS/ESM.


An Address-Out-of-Range because of FLC or FLE violations when the memory references would also cause a Page Table Search without Find shall Error Exit or Pass as specified for the C170 rather than react to the Page Fault by setting MCR Bit 57.



The C173 address arithmetic is 18 bit ones complement. In the C170 State of C180, the address arithmetic for incrementing P+RAC and for adding an address to RAC has been extended to 21 bits to support the up to 2M word Central Memory portion of the C170 Memory Image. The following points should be noted.

$$\text{RAC} + \text{FLC} > 777,777_8$$

In the C173, a combination of RAC and FLC for which  $\text{RAC} + \text{FLC} > 777,777_8$  will allow central memory references to wrap around as shown in the example below. These same combinations in the C170 State of C180, as shown below, will not wrap around.



C170 P > 777,777<sub>8</sub>

In the C173, P is never greater than 777,777<sub>8</sub> because C170 P is 18 bits and also because C170 P must be less than FLC which is 18 bits. The extension of FLC to 21 bits in the C170 State of C180 allows P to increment to values greater than 777,777<sub>8</sub>. If P is greater than 777,777<sub>8</sub> and a C170 Exchange occurs, the P stored into the C170 Exchange Package is truncated to 18 bits.

RAC = 200,000  
 FLC = 2,000,000

	P relative to RAC "C170-like"	P+RAC "C180-like"	
P	777,776	1,177,776	} A C170 Exchange during this period cannot store the actual C170 P into the C170 Exchange Package because it now exceeds 18 bits.
incrementing ↓	1,000,000	1,200,000	
	1,000,001	1,200,001	
	1,000,002	1,200,002	

Last Word of 262K Memory

In the C173, the last word, 777,777<sub>8</sub> of central memory cannot be accessed from the processor. This same word is accessible in C170 State of C180 as follows:

INSTRUCTION FETCH

<u>C173</u>	<u>C170 STATE</u>
FLC = 200 000	FLC = 0 200 000
RAC = 700 000	RAC = 0 700 000
P = 77 776	P = 0 077 776
P+RAC = 777 776	P+RAC = 0 777 776
P+1+RAC = 000 000	P+1+RAC = 0 777 777
P+2+RAC = 000 000	P+2+RAC = 1 000 000

OPERAND ADDRESS ARITHMETIC

<u>C173</u>	<u>C170 STATE</u>
FLC = 100 000	FLC = 0 100 000
RAC = 700 000	RAC = 0 700 000
Operand Address = 077 777	Operand Address = 077 777
Address + RAC = 000 000	Address + RAC = 0 777 777

Last Word of the Central Memory Portion of the C170 Memory Image Segment

The RAC and FLC restrictions in paragraph 7.2.3 exclude the last word (address 7,777,777<sub>8</sub>) in the 2M word C170 Memory Image and all addresses above that word from the usable C170 Memory Space. In the case of RAE and FLE, the last 64<sub>10</sub> words are excluded when in UEM (ECS mode).

0 000 000	
⋮	
7 777 677 <sub>8</sub>	Highest Address Available via RAE/FLE in UEM (ECS mode)
7 777 700 <sub>8</sub>	
⋮	
7 777 776 <sub>8</sub>	Highest Address Accessible via RAC/FLC
7 777 777 <sub>8</sub>	Last word of 2M word C170 Memory Image
⋮	
11 000 377 675 <sub>8</sub>	Highest Address Accessible via RAE/FLE in UEM (ESM mode)

Available only via RAE/FLE in UEM(ESM mode)

RAE 7 777 777 700  
 XO 1 777 777 777  
 Block Size -1      377 776  
 11 000 377 675<sub>8</sub>



7.6.5 Parcel Boundaries

Tests will be performed on 30-bit instructions to ensure that they do not begin in the last parcel of a word and hence cross word boundaries. Tests will be performed on 60-bit instructions and the O11, O12 instructions to ensure that they begin in parcel 0. CYBER 170 State instructions which cross word boundaries are defined as illegal.

7.7 Code Modification in CYBER 170 State

Any model-dependent instruction stacks shall always be purged by execution of a CYBER 170 Return Jump, ECS Read, Exchange Jump, or Long Jump instruction (op codes O10, O11, O13, O2).

If the Instruction Stack Purge flag (7.4.2.9) is set, the instruction stack and the instruction pipeline shall also be purged immediately following the execution of the instructions listed below:

1. Any conditional jump instruction (op code O3 through O7)
2. Any CPU store instruction (op code 50-57, i=6,7).

Note: For the case of a store instruction in parcel 0, 1 or 2 which modifies its own location in central memory (the address of the store is equal to the current value of P), the execution is different from the C170 processors. The C170 state of C180 will always execute the modified instruction word following the completion of the store instruction when the Instruction Stack Purge Flag is set and may execute the modified word if a C180 interrupt occurs even when the Purge Flag is not set. (The C170 processor will always execute the unmodified remaining parcels in the instruction word.)

7.8 CEJ/MEJ

All CYBER 170 instructions which are defined to be conditional on the state of the CEJ/MEJ switch shall assume that this switch is permanently enabled.

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 7-53

7.9 Debug/Performance Monitoring

The CYBER 180 Debug feature shall not be supported in CYBER 170 State.

The CYBER 180 Performance Monitoring Keypoint feature shall not be supported in CYBER 170 State. Other performance monitoring information, however, shall be collected via the maintenance channel.

7.10 CYBER 170 Breakpoint

The CYBER 170 breakpoint features shall not be supported.

7.11 Read CYBER 170 P Register


This feature is not supported by the hardware. Hence it is not possible for the IOU to directly read the CYBER 170 relative P address {CYBER 170 PPU instruction 27x}.

Note that the IOU may read the CPU P address {a PVA} by using the Maintenance Channel.

7.12 CYBER 170 PP Exchange Requests

There are three PP exchange instructions defined for CYBER 170 Mode: Exchange Jump (2600), Monitor Exchange Jump (2610), and Monitor Exchange Jump to MA (2620). The IOU shall initiate each instruction by setting its Exchange Busy bit and sending an Exchange Request signal to the CPU. The Exchange Busy bit, which is cleared by an Exchange Accept signal from the CPU, prevents overlapping of Exchange Request processing within the CPU. The three exchange instructions are further described in paragraphs 7.12.1 to 7.12.3 and 5.8.2.

The C170 Exchange Request signal from the IOU shall set bit 53 of the Monitor Condition Register and then initiate the following action.



- . When the processor is in C170 Monitor Mode with MM 53 clear and the C170 Exchange Request is a MAN or MXN, no C170 Exchange operation is required. The processor shall return the Exchange Accept to the IOU with no significant processor performance degradation. (A small time penalty, less than the time required for a C170 Exchange operation incurred once during each contiguous time period spent in C170 Monitor would not be considered significant. Any time penalty incurred upon each MXN or MAN would be considered significant).
- . When a C170 Exchange operation results from the C170 Exchange Request:
  1. The C170 Exchange operation shall occur only between C170 instruction words or between data blocks for ECS instructions (see paragraph 7.13.4).
  2. The Exchange Accept shall be sent to the IOU at the completion of the C170 Exchange.
- . The hardware will examine the C170 Exchange Request before execution of any C170 instructions when returning to C170, calling into C170 or executing a C180 Exchange to C170 with the starting P address on a C170 word boundary. When executing a C180 Exchange to C170 with the starting P address not on a C170 instruction word boundary, any required C170 Exchange will not occur until the beginning of the next C170 instruction word.
- . C180 Exception conditions shall result in an Exchange or Trap between any two C170 instructions or shall cause the termination of an ECS instruction (which would then be restarted from the beginning upon return to the interrupted C170 procedure, see 7.13.4). The C180 Exchange or Trap shall have priority over the C170 Exchange Request if present.

#### 7.12.1 Exchange Jump

For an Exchange Jump instruction {2b00}, the IOU shall send an Exchange Request signal, a 00 Exchange Code, and an 18-bit Exchange Address {word address} to the CPU. This address, which is the starting location of the CYBER 170 Exchange operation, shall be left-shifted three places by the CPU and used as the BN portion of an address in the segment used for CYBER 170 State execution. The state of the Monitor Flag is unaffected by this exchange. See 7.5.2. An Exchange Accept signal is returned to the IOU at the completion of the C170 Exchange.

#### 7.12.2 Monitor Exchange Jump

For a Monitor Exchange Jump instruction {2b10}, the IOU shall send an Exchange Request signal, a 01 Exchange Code, and an 18-bit Exchange Address {word address} to the CPU. If the Monitor Flag is clear, the exchange is performed as described in paragraphs 7.12.1 and 7.5.2, with the exception that the Monitor Flag is then set. If the Monitor Flag is already set, the exchange is not performed. An Exchange Accept signal is returned to the IOU at the completion of the C170 Exchange or immediately when already in C170 Monitor Mode.

#### 7.12.3 Monitor Exchange Jump to MA

For a Monitor Exchange Jump instruction {2b20}, the IOU shall send an Exchange Request signal, a 10 Exchange Code, but no 18-bit address to the CPU. The MA register shall be used as an 18-bit word address which is the starting location of the CYBER 170 Exchange operation. If the Monitor Flag is clear, the exchange is performed as described in paragraph 7.5.2, and the Monitor Flag is then set. If the Monitor Flag is already set, the exchange is not performed. An Exchange Accept signal is returned to the IOU at the completion of the C170 Exchange or immediately when already in C170 Monitor Mode.

#### 7.13 Extended Core Storage (ECS) Coupler

Transfers of data between ECS and the central memory shall be initiated by the CPU and driven by the ECS coupler. The coupler shall be a physical equipment located remote from the CPU and central memory, and shall be connected to both by coaxial cables. When ECS is present, execution of ECS instructions, as seen by standard software, shall be as specified in 7.3.

A detailed description of the CYBER 180 ECS Coupler and of the CYBER 180 CPU/Coupler interface is contained in the CYBER 180 ECS Coupler Equipment Specification, CDC 11897699.

##### 7.13.1 Interface to Central Memory

The ECS coupler shall interface to central memory by the standard memory port defined in section 4.1.3 of this specification. External Interrupts appearing on this port shall be ignored. The CYBER 180 ECS Coupler Interface Requirements specification, CDC 11896624, covers the handling by the coupler of error response codes received from the central memory port.

##### 7.13.2 Interface to CPU

The interface to the CPU shall consist of 12 coaxial lines. The interface shall use the synchronous AC transmission scheme defined in CDC 52318500 (CYBER 180 Processor/Memory Transmission Scheme Specification). Transmissions shall be synchronized to the clock of the memory port to which the coupler is connected (and hence to the clock of the CPU).

The signals of this interface are defined as follows:

##### a. Signals from CPU to Coupler

Control Byte	8 bits (+ 1 Parity)
Request	1 bit

##### b. Signals from Coupler to CPU

Full Exit	1 bit
Half Exit	1 bit
Error End of Operation	1 bit
Corrected Error	1 bit

7.13.3 Initiating or Terminating from CPU

The CPU shall initiate or terminate transfers by sending a block of 8 Control Bytes to the coupler. The 8 Control Bytes shall contain the values of: the starting address in central memory, the starting address in ECS (which includes flag operation information), the length of the transfer, and a Write ECS bit. The control information is packed as shown in Figure 7.13-1; byte number 0 is transmitted first.

The Write ECS bit, when set, shall indicate that the ECS transfer is to proceed from central memory to ECS. When clear, the transfer shall proceed from ECS to central memory.

The processor shall divide transfers greater than 64 words in length into a series of shorter blocks (none of which shall exceed 64 words in length) so as to provide greater interrupt response. For each of these blocks, the processor shall transmit the control bytes (Figure 7.13-1) to the ECS Coupler and then wait for the coupler to appropriately respond when finished. Before initiating the transfer of another block, the processor shall then test for any outstanding interrupt, and if present, interrupt the ECS instruction. When an ECS instruction is interrupted and subsequently restarted, it must be executed completely from the beginning.

The processor shall:

1. Continue initiating data blocks until  $Bj+K=0$  on ECS READ whenever HALF or FULL EXIT is received at the end of each data block.
2. Stop initiating data blocks whenever an ERROR END OF OPERATION is received at the end of a data block on either ECS READ or WRITE.
3. Stop initiating data blocks whenever a HALF EXIT is received at the end of a data block on ECS WRITE.
4. Continue initiating data blocks until  $Bj+K=0$  on ECS WRITE whenever FULL EXIT is received at the end of each data block.

The processor shall set up the word count for the data blocks such that any interrupt that occurs will be taken only between ECS Records but never between the last two ECS Records.

The CPU shall do all of the RA and FL range checking for ECS instructions.

When the ECS starting address for an ECS Read has C170 bit 21 set, then the processor shall transfer zeroes directly to central memory without involving the ECS coupler. When the ECS starting address for an ECS Read is less than  $2^{21}$  and the transfer terminates in nonexistent memory (including not physically installed), the ECS Coupler/Controller shall execute the zero transfer as required.




Figure 7.13-1 ECS Protocol

7.13.4 Cache Purge

After initiating an ECS transfer which copies data into central memory from physical ECS, the CPU shall purge the associated addresses in its Cache buffer.

7.13.5 Maintenance Channel and Registers

The ECS Coupler shall have its own maintenance registers and maintenance channel interface.

8.0 Reliability, Availability, Maintainability (RAM)

The scope of reliability is to reduce failure rates of hardware and software, increasing the availability of the system to the customer, and minimize component faults from becoming element and system failures. Fault-tolerant and graceful degradation techniques which yield the greatest increase in reliability per cost, and which are within the guidelines of total expenditures for RAM features should be used.

8.1 States of Hardware

8.1.1 Fully Operational

Hardware capable of rated throughput with no faults present.

8.1.2 Fault-tolerant Operation

Fault has occurred, but hardware is capable of recovery from and operating with fault having no discernable impact on throughput.

8.1.3 Degraded Operation

Operating with a fault occurrence and not achieving fully acceptable throughput with maintenance action in progress.

8.1.4 Down

Fault occurrence which prevents acceptable work.

8.2 Minimum Fault - tolerant and Degradable Operation Features

8.2.1 MCU

The presence of another processor referred to as a Maintenance Control Unit (MCU) on all systems is required to ensure that the maintenance personnel or program can interrogate the system in the case of a failure of the central processors.

8.2.2 SEC/DED

Shall be implemented on main memory with flags to the MCU and Operating System (O.S.) when error correcting and whether single error or double error has occurred.

8.2.3 Parity Checking

Parity shall be checked on all data paths, address paths, channels, and registers.

8.2.4 Degradable Cache and Map

Cache buffer and Map buffer shall have the capability of having portions of them degraded.

The CPU shall also have the capability of bypassing Cache or Map or both (degraded operation).

8.2.5 Fault Isolation

Error signals which localize faults shall be provided for O.S. and MCU so that appropriate degradation or reconfiguration may take place and maintenance action time can be minimized. 70% of solid errors shall allow error isolation to be possible to a module level by use of hardware and software to localize a single fault. Error detection circuitry shall be designed so that errors do not propagate beyond the next interface in the system before they are detected, which will minimize the hardware checks required to localize the fault.

When an error signal is detected, diagnostics shall determine if the machine or detection circuits have failed.

8.2.6 Reconfiguration and Degradation

When permanent failures occur, the system shall be reconfigured by a combination of hardware and software techniques (goal is to be fully automatic).

All functional components (adders, busses, etc.) shall be designed with reconfiguration and degradation ideas in mind in case of failure. If an arithmetic operation such as a divide were to fail, reconfiguration in the form of subtraction could possibly be used to emulate the divide.

Reconfiguration due to failing hardware shall include, to the fullest extent practical, suppression or elimination of any error indication from the failing hardware which has been reconfigured out of use.

Reconfiguration is a way of maintaining availability by avoiding a down state. Reconfiguration/Emulation within the CPU is only possible if the error detection logic can localize the fault so that ambiguity does not exist as to what is to be reconfigured. This becomes more difficult when failures occur outside a well defined unit such as an adder with error detection, etc.

8.2.7 Instruction Retry

A combination of hardware and software techniques shall be used to retry failing instructions. At a minimum, the hardware shall detect failing instructions by use of error detecting circuitry {SEC/DED, parity, residue, coding, if used, etc.} and provide error signal to the O.S. and MCU for software implemented retry of instructions and logging of error type that has occurred. Error signals shall cause an interrupt to an error handling routine {software}. This shall occur during the failing instruction so as not to allow following instructions to alter registers or memory. The address of instruction which caused the error interrupt shall be included in the exchange package.

An error status register shall be implemented with access by MCU and O.S., which will indicate what type of error occurred; such as instruction failure, memory read error, single or double error, etc.

8.2.8 Micro-Step Mode

An MCU controlled Micro Step Mode shall be implemented so as to allow micro program control instruction execution starting at any micro code address. Any number of micro instructions can then be executed, including single micro instructions.

The Error Correction Code {ECC} shall also be checked on each address contents.

8.2.9 Time Out

Whenever one system facility is connected to another via command/response protocol, a time-out mechanism shall be provided to ensure continuing operation of the system.

8.2.10 Power Supplies

All cabinets shall have individual power supplies, and circuit breakers shall be used in place of fuses. This philosophy will extent to all fused circuits in the machine.

8.2.11 Packaging

The number of module types shall be held to a minimum so as to reduce spares cost, increasing the likelihood of available module types on hand in the event of failure. All like modules shall be fully interchangeable and replaceable when power is on.

Circuit board differences within the module {if more than one circuit card per module} shall also be held to a minimum to simplify manufacturing. Chip layout on the circuit boards shall be standardized for the purpose of reducing hole patterns to be drilled, therefore, reducing artwork layout costs and manufacturing costs.

The largest reasonable number of test points shall be provided in a standardized pattern on all modules. Access to all circuit chip pins shall be provided for probing each chip signal directly or with module extenders. Packaging and logic design shall provide the ability of using module extenders on all modules at some degraded clock speed which is unknown at this time.

8.2.12 Forced Errors

For all checking circuits {Parity, SEC/DED, etc.} and status register indications, there shall be a method of forcing conditions {programmable} so that checks can be made of the reliability circuitry.

8.2.13 Programmable Clock Margins

Clock frequency must be  $\pm 2\%$  program adjustable {via Maintenance Channel}.

For the purposes of Design Verification, the clock frequency must be  $\pm 3\%$  program adjustable.

8.2.14 Component Failure Rates

Component failure rates shall be obtained from the latest revision to CDC Standards Bulletin D001.

8.2.15 Additional Considerations

Other possible considerations are residual coding for double error detection in arithmetic units or redundant arithmetic units which may be more feasible if MSI and LSI are used, and redundancy in registers and other control areas.

### 8.3 Environmental Failures

CYBER 180 mainframe components (central processors, central memories and the IOU) shall monitor local environmental conditions such as local power, temperature, etc. The 50Hz/60Hz power source to the MG set shall also be monitored. In addition, CYBER 80 systems may optionally include a Configuration Environment Monitor (CEM) which shall monitor environmental conditions on peripheral equipment and in the computer room.

Environmental faults detected shall be divided into three classes:

- . Faults which give no prior warning
- . Faults which give short warning (2.5 secs)
- . Faults which give long warning (several seconds to several minutes)

#### 8.3.1 Systems without Optional CEM

All systems, whether or not they include the CEM, shall detect the following environmental faults:

##### 8.3.1.1 Short Warning

These faults shall set bit 50 of the processor or processors monitor condition register, and the corresponding program interruption, if enabled, shall occur (see 2.8.1.3).

- . System power failure - loss of 50Hz/60Hz power source to the MG set.

For central processors, central memories, and I/O Units:

- . Local 50Hz/60Hz power failure.
- . High temperature fault.
- . Condensing unit fault.

and if not treated as a long warning without the CEM:

- . Low temperature fault.
- . Blower fault.

#### 8.3.1.2 Long Warning

These faults shall be registered in bit 63 of the Status Summary (SS) registers of these equipments.

Mainframe components shall monitor the following conditions, as applicable:

- . High temperature warning

and if not treated as a short warning without the CEM:

- . Low temperature fault.
- . Blower fault.



Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 8-7

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE 8-8

### 8.3.2 Systems with Optional CEM

In addition to the environmental faults described in 8.3.1, systems that include the optional CEM shall also monitor the following environmental status as determined on an installation by installation basis:

#### 8.3.2.1 Short Warning

These faults shall set bit 50 of the processor or processors monitor condition register, and the corresponding program interruption, if enabled, shall occur (see 2.8.1.3).

- . Local 50Hz/60Hz power supply failure to peripheral devices with ride-through capabilities (most importantly the system disk drive and controller).
- . 50Hz/60Hz power source to the computer room for the following failures:
  - a) total loss of power
  - b) insufficient power
  - c) wave form distortion
  - d) brown out conditions
  - e) over voltage conditions

#### 8.3.2.2 Long Warning

These conditions shall be registered in a Status Summary Register in the CEM.

- . Computer room ambient temperature.

For central processors, central memories, and I/O Units:

- . High temperature fault
- . Condensing unit fault

and if treated as a short warning without the CEM:

- . Low temperature fault
- . Blower fault.

For peripherals, as applicable:

- . Low temperature fault
- . High temperature fault
- . High temperature warning

APPENDIX A

Ref.	Instruction Name	Op. Code	Mnemonic	Page
001	Load Bytes, Immediate	DSjkID	LBYTES,S (S=0-7)	2-10
002				
003	Store Bytes, Immediate	DSjkID	SBYTS,S (S=8-F)	2-10
004				
005	Load Word, Indexed	A2jkID	LXI	2-11
006	Load Word	82jkQ	LX	2-11
007	Store Word, Indexed	A3jkID	SXI	2-11
008	Store Word	83jkQ	SX	2-11
009	Load Bytes	A4jkID	LBYT,XO	2-12
010				
011	Store Bytes	A5jkID	SBYT,XO	2-12
012				
013	Load Bytes, Relative	86jkQ	LBYTP,j	2-12
014	Load Bit	88jkQ	LBIT	2-13
015	Store Bit	89jkQ	SBIT	2-13
016	Load Address, Indexed	A0jkID	LAI	2-14
017	Load Address	84kQ	LA	2-14
018	Store Address, Indexed	A1jkID	SAI	2-14
019	Store Address	85jkQ	SA	2-14
020	Load Multiple	80jkQ	LMULT	2-15
021	Store Multiple	81jkQ	SMULT	2-15
022	Integer Sum	24jk	ADDX	2-20
023	Integer Difference	25jk	SUBX	2-20
024	Integer Product	26jk	MULX	2-21
025	Integer Quotient	27jk	DIVX	2-22
026				
027	Half Word Integer Sum	20jk	ADDR	2-23
028	Half Word Integer Sum, Signed Immediate	8AjKQ	ADDRQ	2-23
029	Half Word Integer Sum, Immediate	28jk	INCR	2-23
030	Half Word Integer Difference	21jk	SUBR	2-24
031	Half Word Integer Difference, Immediate	29jk	DECR	2-24
032	Half Word Integer Product	22jk	MULR	2-24
033	Half Word Integer Product, Signed Immediate	8CjkQ	MULRQ	2-24
034	Half Word Integer Quotient	23jk	DIVR	2-25
035	Integer Compare	2Djk	CMPX	2-26
036	Half Word Integer Compare	2Cjk	CMPR	2-26
037	Branch on Equal	94jkQ	BRXEQ	2-27
038	Branch on Not Equal	95jkQ	BRXNE	2-27
039	Branch on Greater Than	96jkQ	BRXGT	2-27
040	Branch on Greater Than or Equal	97jkQ	BRXGE	2-27
041	Branch on Half Word Equal	90jkQ	BRREQ	2-28

Ref.	Instruction Name	Op. Code	Mnemonic	Page
042	Branch on Half Word Not Equal	91jkQ	BRRNE	2-28
043	Branch on Half Word Greater Than	92jkQ	BRRGT	2-28
044	Branch on Half Word Greater Than or Equal	93jkQ	BRRGE	2-28
045	Branch and Increment	9CjkQ	BRINC	2-29
046	Branch on Segments Unequal	9DjkQ	BRSEG	2-29
047	Branch Relative	2Ejk	BRREL	2-30
048	Inter-Segment Branch	2Fjk	BRDIR	2-31
049	Copy Full Word	0Djk	CPYXX	2-32
050	Copy Address, A to X	0Bjk	CPYAX	2-32
051	Copy Address, A to A	09jk	CPYAA	2-32
052	Copy Address, X to A	0Ajk	CPYXA	2-32
053	Copy Half Word	0Cjk	CPYRR	2-32
054	Address Increment, Signed Immediate	8EjkQ	ADDAQ	2-33
055	Address Relative	8FjkQ	ADDPXQ	2-33
056	Address Increment, Indexed	2AjK	ADDAX	2-34
057	Enter Immediate Positive	3Djk	ENTP	2-35
058	Enter Immediate Negative	3Ejk	ENTN	2-35
059	Enter Xk Signed Immediate	8DjkQ	ENTE	2-35
060	Enter X0, Immediate Logical	3Fjk	ENTL	2-35
	Enter Zeros	1Fjk	ENTZ	2-36
061	Enter Ones	1Fjk	ENTO	2-36
	Enter Signs	1Fjk	ENTS	2-36
062	Shift Word Circular	A8jkID	SHFC	2-38
063	Shift Word End-off	A9jkID	SHFX	2-38
064	Shift Half Word End-off	AAjkID	SFFR	2-38
065	Logical Sum	18jk	IORX	2-39
066	Logical Difference	19jk	XORX	2-39
067	Logical Product	1AjK	ANDX	2-39
068	Logical Complement	1Bjk	NOTX	2-40
069	Logical Inhibit	1Cjk	INHx	2-40
070	Isolate Bit Mask	ACjkID	ISOM	2-42
071	Isolate	ADjkID	ISOB	2-42
072	Insert	AEjkID	INSB	2-42
073				
074	Decimal Sum	70jk (2)	ADDN,AJ,XO	2-58
075	Decimal Difference	71jk (2)	SUBN,AJ,XO	2-58
076	Decimal Product	72jk (2)	MULN,AJ,XO	2-58
077	Decimal Quotient	73jk (2)	DIVN,AJ,XO	2-58
078	Decimal Scale	E4jkID (2)	SCLN,AJ,XO	2-60
079	Decimal Scale, Rounded	E5jkID (2)	SCLR,AJ,XO	2-60
080				
081				
082				
083	Decimal Compare	74jk (2)	CMPN,AJ,XO	2-64
084	Byte Compare	77jk (2)	CMPB,AJ,XO	2-66
085	Byte Compare, Collated	E9jkID (2)	CMPC,AJ,XO	2-66
086	Byte Scan While Nonmember	F3jkID (1)	SCNB,XO	2-68
087				
088	Byte Translate	EBjkID (2)	TRANB,AJ,XO	2-69
089	Move Bytes	76jk (2)	MOVB,AJ,XO	2-69

Systems Development  
Architectural Design and Control

Systems Development  
Architectural Design and Control

Ref.	Instruction Name	Op. Code	Mnemonic	Page
090				
091	Edit	EDjkiD(2)	EDIT,Aj,X0	2-70
092	Numeric Move	75jk(2)	MOVN,Aj,X0	2-62
093				
094				
095				
096	Calculate Subscript and Add	F4jkiD(1)	MOVI,Xi,D	2-79
097	Convert from Integer to Floating Point	3AjK	CNIF	2-93
098	Convert from Floating Point to Integer	3BjK	CNFI	2-94
099	Floating Point Sum	30jK	ADDF	2-95
100	Floating Point Difference	31jK	SUBF	2-95
101				
102				
103	Floating Point Product	32jK	MULF	2-99
104	Floating Point Quotient	33jK	DIVF	2-101
105	Double Precision Floating Point Sum	34jK	ADDD	2-103
106	Double Precision Floating Point Difference	35jK	SUBD	2-103
107	Double Precision Floating Point Product	36jK	MULD	2-107
108	Double Precision Floating Point Quotient	37jK	DIVD	2-110
109	Floating Point Branch on Equal	98jkQ	BRFEQ	2-126
110	Floating Point Branch on Not Equal	99jkQ	BRFNE	2-126
111	Floating Point Branch on Greater Than	9AjKQ	BRFGT	2-126
112	Floating Point Branch on Greater Than or Equal	9BjkQ	BRFGE	2-126
113	Floating Point Branch on Overflow	9EjkQ	BROVR	2-127
113	Floating Point Branch on Underflow	9EjkQ	BRUND	2-127
113	Floating Point Branch on Indefinite	9EjkQ	BRINF	2-127
114	Floating Point Compare	3CjK	CMPF	2-128
115	Call Indirect	B5jkQ	CALLSEG	2-154
116	Call Relative	B0jkQ	CALLREL	2-157
117	Return	04jK	RETURN	2-159
118	Pop	06jK	POP	2-162
119				
120	Exchange	02jK	EXCHANGE	2-165
121	Program Error	00jK	HALT	2-153
122	Processor Interrupt	03jK	INTRUPT	2-175
123				
124	Test and Set Bit	14jK	LBSET	2-169
125	Compare Swap	B4jkQ	CMPXA	2-167
126	Test and Set Page	16jK	TPAGE	2-170

Ref.	Instruction Name	Op. Code	Mnemonic	Page
127	Load Page Table Index	17jK	LPAGE	2-172
128				
129				
130	Copy from State Register	0EjK	CPYSX	2-181
131	Copy to State Register	0FjK	CPYSX	2-181
132	Copy Free Running Counter	08jK	CPYTX	2-170
133				
134	Branch on Condition Register	9FjkQ	BRCR	2-177
135				
136	Keypoint	B1jkQ	KEYPOINT	2-166
137				
138	Purge Buffer	05jK	PURGE	2-182
139	Execute Algorithm	CSjkiD	EXECUTE,S (S=0-7)	2-171
140				
141				
142				
143	Integer, Signed Immediate	8BjkQ	ADDXQ	2-20
144				
145	Mark to Boolean	1EjK	MARK	2-43
146				
147				
148				
149				
150				
151				
152				
153				
154	Move Immediate Data	F9jkiD(1)	MOVI,Xi,D	2-80
155	Compare Immediate Data	FAjkiD(1)	CMPI,Xi,D	2-81
156	Add Immediate Data	FBjkiD(1)	ADDI,Xi,D	2-83
157				
158				
159				
160				
161	Address Increment, Modulo	A7jkiD	ADDAD	2-34
162				
163				
164	Enter X1, Immediate Logical	39jK	ENTX	2-35
165	Enter X1, Signed Immediate	87jkQ	ENTC	2-36
166	Integer Sum, Immediate	10jK	INCX	2-20
167	Integer Difference, Immediate	11jK	DECX	2-20
168	Integer Product, Signed Immediate	B2jkQ	MULXQ	2-21
169	Enter X0, Signed Immediate	B3jkQ	ENTA	2-36
170	(Reserved Op. Code)	BEjkQ		2-171
171	(Reserved Op. Code)	BFjkQ		2-171
172	Integer Vector Sum	44jkiD	ADDXV	2-254
173	Integer Vector Difference	45jkiD	SUBXV	2-254
174	Integer Vector Product	46jkiD	MULXV	2-254
175	Integer Vector Quotient	47jkiD	DIVXV	2-254

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE A-5

<u>Ref.</u>	<u>Instruction Name</u>	<u>Op. Code</u>	<u>Mnemonic</u>	<u>Page</u>
176	Integer Vector Compare, Equal	50jkiD	CMPEQV	2-255
177	Integer Vector Compare, Less Than or Equal	51jkiD	CMPLV	2-255
178	Integer Vector Compare, Greater Than or Equal	52jkiD	CMPEV	2-255
179	Integer Vector Compare, Not Equal	53jkiD	CMPLV	2-255
180	Shift Vector Circular	4DjkiD	SHFV	2-255
181	Logical Vector Sum	48jkiD	IORV	2-256
182	Logical Vector Difference	49jkiD	XORV	2-256
183	Logical Vector Product	4AjkiD	ANDV	2-256
184	Convert Vector from Integer to Floating Point	4BjkiD	CNIFV	2-256
185	Convert Vector from Floating Point to Integer	4CjkiD	CNFIV	2-256
186	Floating Point Vector Sum	40jkiD	ADDFV	2-257
187	Floating Point Vector Difference	41jkiD	SUBFV	2-257
188	Floating Point Vector Product	42jkiD	MULFV	2-257
189	Floating Point Vector Quotient	43jkiD	DIVFV	2-257
190	Floating Point Vector Summation	57jkiD	SUMFV	2-257
191	Merge Vector	54jkiD	MRGV	2-258
192	Gather Vector	55jkiD	GTHV	2-259
193	Scatter Vector	56jkiD	SCTV	2-259
194	Scope Loop Sync	01jk	SYNC	2-171

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE B-1

APPENDIX B

FORMAT: jk

Op.	Instruction Name	Mnemonic	Address	Page
00	Program Error	HALT	(blank)	2-153
01	Scope Loop Sync	SYNC	(blank)	2-171
02	Exchange	EXCHANGE	(blank)	2-165
03	Processor Interrupt	INTRUPT	Xk	2-175
04	Return	RETURN	(blank)	2-159
05	Purge Buffer	PURGE	Xj,k	2-182
06	Pop	POP	(blank)	2-162
07				
08	Copy Free Running Counter	CPYTX	Xk,Xj	2-170
09	Copy Address, A to A	CPYAA	Ak,Aj	2-32
0A	Copy Address, X to A	CPYXA	Ak,Xj	2-32
0B	Copy Address, A to X	CPYAX	Xk,Aj	2-32
0C	Copy Half Word	CPYRR	Xk,Xj	2-32
0D	Copy Full Word	CPYXX	Xk,Xj	2-32
0E	Copy from State Register	CPYSX	Xk,Xj	2-181
0F	Copy to State Register	CPYXS	Xk,Xj	2-181
10	Integer Sum, Immediate	INCX	Xk,j	2-20
11	Integer Difference, Immediate	DECX	Xk,j	2-20
12				
13				
14	Test and Set Bit	LBSET	Xk,Aj,X0	2-169
15				
16	Test and Set Page	TPAGE	Xk,Aj	2-170
17	Load Page Table Index	LPAGE	Xk,Xj,X1	2-172
18	Logical Sum	IORX	Xk,Xj	2-39
19	Logical Difference	XORX	Xk,Xj	2-39
1A	Logical Product	ANDX	Xk,Xj	2-39
1B	Logical Complement	NOTX	Xk,Xj	2-40
1C	Logical Inhibit	INHx	Xk,Xj	2-40
1D				
1E	Mark to Boolean	MARK	Xk,X1,j	2-43
1F	Enter Zeros/Ones/Signs	ENTZ/O/S	Xk	2-36

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE B-2

FORMAT: jk

Op.	Instruction Name	Mnemonic	Address	Page
20	Half Word Integer Sum	ADDR 4	Xk,Xj	2-23
21	Half Word Integer Difference	SUBR 4	Xk,Xj	2-24
22	Half Word Integer Product	MULR 12	Xk,Xj	2-24
23	Half Word Integer Quotient	DIVR 40	Xk,Xj	2-25
24	Integer Sum	ADDX 4	Xk,Xj	2-20
25	Integer Difference	SUBX 4	Xk,Xj	2-20
26	Integer Product	MULX 12	Xk,Xj	2-21
27	Integer Quotient	DIVX 72	Xk,Xj	2-22
28	Half Word Integer Sum, Immediate	INCR 4	Xk,j	2-23
29	Half Word Integer Difference, Immediate	DECR 4	Xk,j	2-24
2A	Address Increment, Indexed	ADDAX	Ak,Xj	2-34
2B				
2C	Half Word Integer Compare	CMPR	X1,Xj,Xk	2-26
2D	Integer Compare	CMPX	X1,Xj,Xk	2-26
2E	Branch Relative	BRREL	Xk	2-30
2F	Inter-Segment Branch	BRDIR	Aj,Xk	2-31
30	Floating Point Sum	ADDF 8	Xk,Xj	2-95
31	Floating Point Difference	SUBF 8	Xk,Xj	2-95
32	Floating Point Product	MULF 12	Xk,Xj	2-99
33	Floating Point Quotient	DIVF 36	Xk,Xj	2-101
34	DP Floating Point Sum	ADDD 148	XXk,XXj	2-103
35	DP Floating Point Difference	SUBD 148	XXk,XXj	2-103
36	DP Floating Point Product	MULD 148	XXk,XXj	2-107
37	DP Floating Point Quotient	DIVD 760	XXk,XXj	2-110
38				
39	Enter X1, Immediate Logical	ENTX	X1,jk	2-35
3A	Convert from Integer to Floating Point	CNIF 8	Xk,Xj	2-93
3B	Convert from Floating Point to Integer	CNFI 16	Xk,Xj	2-94
3C	Floating Point Compare	CMPF	X1,Xj,Xk	2-128
3D	Enter Immediate Positive	ENTP 4	Xk,j	2-35
3E	Enter Immediate Negative	ENTN 4	Xk,j	2-35
3F	Enter X0, Immediate Logical	ENTL	X0,jk	2-35

16  
28  
P3 P2  
Cycles Cycles

FORMAT: jkiD

Op.	Instruction Name	Mnemonic	Address	Page
40	Floating Point Vector Sum	ADDFV		2-257
41	Floating Point Vector Difference	SUBFV		2-257
42	Floating Point Vector Product	MULFV		2-257
43	Floating Point Vector Quotient	DIVFV		2-257
44	Integer Vector Sum	ADDXV	Ak,Aj,Ai,D	2-254
45	Integer Vector Difference	SUBXV	or	2-254
46	Integer Vector Product	MULXV	Ak,Xj,Ai,B,D	2-254
47	Integer Vector Quotient	DIVXV		2-254
48	Logical Vector Sum	IORV		2-256
49	Logical Vector Difference	XORV		2-256
4A	Logical Vector Product	ANDV		2-256
4B	Convert Vector from Integer to FP	CNIFV	Ak,Aj,D	2-256
4C	Convert Vector from FP to Integer	CNFIV	or Ak,Xj,B,D	2-256
4D	Shift Vector Circular	SHFV	Ak,Aj,Ai,D	2-255
4E			or	
4F			Ak,Xj,Ai,B,D	
50	Integer Vector Compare, Equal	COMPEQV		2-255
51	Integer Vector Compare, Less Than or Equal	CMPLV		2-255
52	Integer Vector Compare, Greater Than or Equal	CMPGEV	Ak,Aj,Ai,D	2-255
53	Integer Vector Compare, Not Equal	CMPNEV	or Ak,Xj,Ai,B,D	2-255
54	Merge Vector	MRGV		2-258
55	Gather Vector	GTHV	Ak,Aj,Xi,D or	2-259
56	Scatter Vector	SCTV	Ak,Xj,Xi,B,D	2-259
57	Floating Point Vector Summation	SUMFV	Xk,Ai,D	2-257

FORMAT: jkiD

Op.	Instruction Name	Mnemonic	Address	Page
60				
.				
.				
6F				

FORMAT: jk(2)

Op.	Instruction Name	Mnemonic	Address	Page
70	Decimal Sum	ADDN,Aj,X0	Ak,X1	2-58
71	Decimal Difference	SUBN,Aj,X0	Ak,X1	2-58
72	Decimal Product	MULN,Aj,X0	Ak,X1	2-58
73	Decimal Quotient	DIVN,Aj,X0	Ak,X1	2-58
74	Decimal Compare	CMPN,Aj,X0	Ak,X1	2-64
75	Numeric Move	MOVN,Aj,X0	Ak,X1	2-62
76	Move Bytes	MOVB,Aj,X0	Ak,X1	2-69
77	Byte Compare	CMPB,Aj,X0	Ak,X1	2-66
78				
79				
7A				
7B				
7C				
7D				
7E				
7F				

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE B-5

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE B-b

FORMAT: jkQ

Op.	Instruction Name	Mnemonic	Address	Page
80	Load Multiple	LMULT	Xk,Aj,Q	2-15
81	Store Multiple	SMULT	Xk,Aj,Q	2-15
82	Load Word	LX	Xk,Aj,Xi,D	2-11
83	Store Word	SX	Xk,Aj,Xi,D	2-11
84	Load Address	LA	Ak,Aj,Xi,D	2-14
85	Store Address	SA	Ak,Aj,Xi,D	2-14
86	Load Bytes, Relative	LBYPt,j	Xk,Q	2-12
87	Enter Xl,Signed Immediate	ENTC	Xl,jkQ	2-36
88	Load Bit	LBIT	Xk,Aj,Q,X0	2-13
89	Store Bit	SBIT	Xk,Aj,Q,X0	2-13
8A	Half Word Integer Sum, Signed Immediate	ADDRQ 4	Xk,Xj,Q	2-23
8B	Integer Sum, Signed Immediate	ADDXQ	Xk,Xj,Q	2-20
8C	Half Word Integer Product, Signed Immediate	MULRQ	Xk,Xj,Q	2-24
8D	Enter Xk Signed Immediate	ENTE	Xk,Q	2-35
8E	Address Increment, Signed Immediate	ADDAQ	Ak,Aj,Q	2-33
8F	Address Relative	ADDPXQ	Ak,Xj,Q	2-33
90	Branch on Half Word Equal	BRREQ	Xj,Xk,LABEL	2-28
91	Branch on Half Word Not Equal	BRRNE	Xj,Xk,LABEL	2-28
92	Branch on Half Word Greater Than	BRRGT	Xj,Xk,LABEL	2-28
93	Branch on Half Word Greater Than or Equal	BRRGE	Xj,Xk,LABEL	2-28
94	Branch on Equal	BRXEQ	Xj,Xk,LABEL	2-27
95	Branch on Not Equal	BRXNE	Xj,Xk,LABEL	2-27
96	Branch on Greater Than	BRXGT	Xj,Xk,LABEL	2-27
97	Branch on Greater Than or Equal	BRXGE	Xj,Xk,LABEL	2-27
98	Floating Point Branch on Equal	BRFEQ	Xj,Xk,LABEL	2-126
99	Floating Point Branch on Not Equal	BRFNE	Xj,Xk,LABEL	2-126
9A	Floating Point Branch on Greater Than	BRFGT	Xj,Xk,LABEL	2-126
9B	Floating Point Branch on Greater Than or Equal	BRFGE	Xj,Xk,LABEL	2-126
9C	Branch and Increment	BRINC	Xj,Xk,LABEL	2-29
9D	Branch on Segments Unequal	BRSEG	Xk	2-29
9E	Floating Point Branch on Exception	BR---	Xk,LABEL	2-127
9F	Branch on Condition Register	BRCR	j,k,LABEL	2-177

FORMAT: jkiD

Op.	Instruction Name	Mnemonic	Address	Page
A0	Load Address, Indexed	LAI	Ak,Aj,Xi,D	2-14
A1	Store Address, Indexed	SAI	Ak,Aj,Xi,D	2-14
A2	Load Word, Indexed	LXI	Xk,Aj,Xi,D	2-11
A3	Store Word, Indexed	SXI	Xk,Aj,Xi,D	2-11
A4	Load Bytes	LBYPt,X0	Xk,Aj,Xi,D	2-12
A5	Store Bytes	SBYPt,X0	Xk,Aj,Xi,D	2-12
A6				
A7	Address Increment, Modulo	ADDAD	Ak,Aj,D,j	2-34
A8	Shift Word Circular	SHFC 4 4	Xk,Xj,Xi,D	2-38
A9	Shift Word End-Off	SHFX 4 8	Xk,Xj,Xi,D	2-38
AA	Shift Half Word End-off	SHFR 4 4	Xk,Xj,Xi,D	2-38
AB				
AC	Isolate Bit Mask	ISOM 12 12	Xk,Xi,D	2-42
AD	Isolate	ISOB 12 12	Xk,Xj,Xi,D	2-42
AE	Insert	INSB 12 20	Xk,Xj,Xi,D	2-42
AF				

FORMAT: jkQ

Op.	Instruction Name	Mnemonic	Address	Page
B0	Call Relative	CALLREL	LABEL,Aj,Ak	2-157
B1	Keypoint	KEYPOINT	j,Xk,Q	2-166
B2	Integer Product, Signed Immediate	MULXQ	Xk,Xj,Q	2-21
B3	Enter X0, Signed Immediate	CNTA	X0,jkQ	2-36
B4	Compare Swap	CMPSA	Xk,Aj,X0,Q	2-167
B5	Call Indirect	CALLSEG	LABEL,Aj,Ak	2-154
B6				
B7				
B8				
B9				
BA				
BB				
BC				
BD				
BE	(Reserved Op. Code)			2-171
BF	(Reserved Op. Code)			2-171

FORMAT: Sjkid

Op.	Instruction Name	Mnemonic	Address	Page
C0	Execute Algorithm 0	EXECUTE,S (S=0-7)	j,k,i,D	2-171
C1	Execute Algorithm 1			
C2	Execute Algorithm 2			
C3	Execute Algorithm 3			
C4	Execute Algorithm 4			
C5	Execute Algorithm 5			
C6	Execute Algorithm 6			
C7	Execute Algorithm 7			
C8				
C9				
CA				
CB				
CC				
CD				
CE				
CF				
D0	Load Bytes, Immediate	LBYTS,S (S=0-7)	Xk,Aj,Xi,D	2-10
D1	Load Bytes, Immediate			
D2	Load Bytes, Immediate			
D4	Load Bytes, Immediate			
D5	Load Bytes, Immediate			
D6	Load Bytes, Immediate			
D7	Load Bytes, Immediate			
D8	Store Bytes, Immediate	SBYTS,S (S=8-F)	Xk,Aj,Xi,D	2-10
D9	Store Bytes, Immediate			
DA	Store Bytes, Immediate			
DB	Store Bytes, Immediate			
DC	Store Bytes, Immediate			
DD	Store Bytes, Immediate			
DE	Store Bytes, Immediate			
DF	Store Bytes, Immediate			

FORMAT: jkid(2)

Op.	Instruction Name	Mnemonic	Address	Page
E0				
E1				
E2				
E3				
E4	Decimal Scale	SCLN,Aj,X0	Ak,X1,Xi,D	2-60
E5	Decimal Scale, Rounded	SCLR,Aj,X0	Ak,X2,Xi,D	2-60
E6				
E7				
E8				
E9	Byte Compare, Collated	CMPC,Aj,X0	Ak,X1,Ai,D	2-66
EA				
EB	Byte Translate	TRANB,Aj,X0	Ak,X1,Ai,D	2-69
EC				
ED	Edit	EDIT,Aj,X0	Ak,X1,Ai,D	2-70
EE				
EF				

FORMAT: jkid(1)

Op.	Instruction Name	Mnemonic	Address	Page
F0				
F1				
F2				
F3	Byte Scan While Nonmember	SCNB,X0	Ak,X1,Ai,D	2-68
F4	Calculate Subscript and Add	CALDDF,Aj,X0	Xk,Ai,D	2-79
F5				
F6				
F7				
F8				
F9	Move Immediate Data	MOVI,Xi,D	Ak,X1,j	2-80
FA	Compare Immediate Data	CMPI,Xi,D	Ak,X1,j	2-81
FB	Add Immediate Data	ADDI,Xi,D	Ak,X1,j	2-83
FC				
FD				
FE				
FF				

0191Y



CDC CYBER 180 MAINFRAME  
 MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
 Architectural Design and Control

DOC. ARH1700  
 REV. T  
 DATE Oct. 15, 1981  
 PAGE C-1

CDC CYBER 180 MAINFRAME  
 MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
 Architectural Design and Control

DOC. ARH1700  
 REV. T  
 DATE Oct. 15, 1981  
 PAGE C-2

Appendix C: Edit Examples  
 Edit Masks 1 through 25

Mask No.	Cobol Picture	Edit Mask {Hexadecimal with insertion characters * , # , 0 , / , 1 , b , C and R shown as alphanumerics}
1	*ZZ.ZZ9.99	08 96 72 C4 72 01 95 02
2	*ZZ.ZZZ.99	07 96 72 C4 73 95 02
3	*ZZ.ZZZ.ZZ	08 96 72 C4 73 95 02 FA
4	-ZZZZ9.99	06 83 74 01 95 02
5	ZZZZ9.99+	07 74 01 95 02 52 98
6	ZZ.999.99	06 72 C5 03 94 02 {Decimal Point is Comma}
7	####.99CR	08 61 # 73 80 95 02 62 C R B8
8	###.###.##	0A 61 # 72 C4 73 80 95 02 FA
9	####99.99CR	0C 61 # 73 80 02 94 02 62 C R B8
10	###.##9.99	0A 61 # 72 C4 72 80 01 95 02
11	*99.99	05 96 02 95 02
12	***.***.99	0A 96 D1 * 72 C4 72 01 95 02
13	***.***.***BCR	11 96 D1 * 72 94 73 95 02 63 b C R B8 F7 95 E5
14	***.***.##	0C 96 D1 * 72 C4 73 95 02 F7 95 E2
15	**.*.***.***	0D D1 * 72 C4 73 95 02 52 98 F6 95 E3
16	--99999.99	07 50 71 80 05 94 02
17	----.99	06 50 73 80 95 02
18	+++99	05 52 73 80 02
19	00999.00	09 42 0 0 03 95 42 0 0
20	99.999	05 02 C4 03 F6 {Blank When Zero}
21	XX/XX/XX	08 12 41 / 12 41 / 12
22	88899.99-	09 43 b b b 02 95 02 83
23	999.00	06 03 95 42 0 0
24	999.B8	06 03 95 42 b b
25	98989	06 01 91 01 91 01 or 08 01 41 b 01 41 b 01

Appendix C: Edit Examples  
 Edit Examples 1 through 31 using Edit Masks 1 through 8

Example No.	Source {logical contents}	Mask No.	Destination {result}
1	00000.00	1	*bbbb0.00
2	00000.01	1	*bbbb0.01
3	00000.10	1	*bbbb0.10
4	00001.00	1	*bbbb1.00
5	00010.00	1	*bbbb10.00
6	00100.00	1	*bbbb100.00
7	01000.00	1	*b1.000.00
8	10000.00	1	*10.000.00
9	00000.00	2	*bbbbbb.00
10	00000.00	3	bbbbbbbbbb
11	00000.01	3	*bbbbbb.01
12	00001.00	3	*bbbbbb1.00
13	10000.00	3	*10.000.00
14	-00000.00	4	-bbbb0.00
15	+00000.00	4	bbbb00.00
16	-12345.67	5	12345.67-
17	+00012.34	5	bbb12.34+
18	00000.00	6	bbb000.00
19	01000.00	6	b1.000.00
20	-123.45	7	*123.45CR
21	-23.45	7	b*23.45CR
22	003.45	7	bb*3.45bb
23	000.45	7	bbb*.45bb
24	00000.00	8	bbbbbbbbbb
25	00000.01	8	bbbbbb*.01
26	00000.10	8	bbbbbb*.10
27	00001.00	8	bbbbbb*1.00
28	00010.00	8	bbbbbb*10.00
29	00100.00	8	bbb*100.00
30	01000.00	8	*1.000.00
31	10000.00	8	*10.000.00

Systems Development  
 Architectural Design and Control

Systems Development  
 Architectural Design and Control

Appendix C: Edit Examples  
 Edit Examples 32 through 61 using Edit Masks 9 through 16

Example No.	Source {logical contents}	Mask No.	Destination {result}
32	-0000000	9	bbb*00.00CR
33	0010000	9	bb*100.00bb
34	0100000	9	b*1000.00bb
35	-1000000	9	*10000.00CR
36	00000.00	10	bbbb*0.00
37	10000.00	10	*10.000.00
38	00.00	11	*00.00
39	12.34	11	*12.34
40	00000.00	12	*****0.00
41	00000.01	12	*****0.01
42	00000.10	12	*****0.10
43	00001.00	12	*****1.00
44	00010.00	12	*****10.00
45	00100.00	12	***100.00
46	01000.00	12	*1.000.00
47	10000.00	12	*10.000.00
48	00000.00	13	*****.*****
49	-00000.01	13	***.***.01bCR
50	00000.01	13	***.***.01bbb
51	-00000.00	13	*****.*****
52	00000.00	14	*****.***
53	-00000.01	14	*****.01
54	00000.00	15	*****.***
55	-00000.00	15	*****.***
56	12345.67	15	12.345.67+
57	-12345.67	15	12.345.67-
58	-00000000	16	b-00000.00
59	-12345678	16	-123456.78
60	00000000	16	bb00000.00
61	12345678	16	b123456.78

Appendix C: Edit Examples  
 Edit Examples 62 through 89 using Edit Masks 17 through 25

Example No.	Source {logical contents}	Mask No.	Destination {result}
62	-000.00	17	bbb-.00
63	000.00	17	bbbb.00
64	-001.00	17	bb-1.00
65	010.00	17	bb10.00
66	-100.00	17	-100.00
67	00000	18	bbb+00
68	-00000	18	bbb-00
69	00012	18	bbb+12
70	-00123	18	bb-123
71	01234	18	b+1234
72	-12345	18	-12345
73	000	19	00000.00
74	-123	19	00123.00
75	123	19	00123.00
76	00000	20	bbbbbb
77	00001	20	00.001
78	HMMSS	21	HH/MM/SS
79	-00.00	22	bbb00.00-
80	00.00	22	bbb00.00b
81	12.34	22	bbb12.34b
82	000	23	000.00
83	-123	23	123.00
84	123	23	123.00
85	000	24	000.bb
86	-123	24	123.bb
87	123	24	123.bb
88	000	25	0b0b0
89	123	25	1b2b3

CDC CYBER 180 MAINFRAME  
MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE C-5

Appendix C: Edit Examples  
Edit Examples 90 and 91 using Edit Mask 26

Edit Mask No. 26

Cobol  
Picture: \* \* \* \* , \* \* \* , \* \* \* , \* \* \* . \* \* \* , \* \* \*  
Edit Mask: 11 61 \* 73 C4 73 C4 73 C4 73 80 95 03 94 03 FF E9

Example No. 90 using Edit Mask No. 26

Source  
{logical contents}: 0 0 0 0 0 0 0 0 0 0 0 0 . 0 0 0 0 0 0  
Destination  
{result}: b

Example No. 91 using Edit Mask No. 26

Source  
{logical contents}: 1 2 3 4 5 6 7 8 9 0 1 2 . 6 5 4 3 2 1  
Destination  
{result}: \* 1 2 3 , 4 5 6 , 7 8 9 , 0 1 2 . 6 5 4 , 3 2 1

Note: For the examples in this appendix, the destination field is assumed to have the same length and decimal point position as the source field except for the differences necessitated by insertion characters.

APPENDIX D: Interrupt Conditions

INTERRUPT CONDITIONS - 0X

jk INSTRUCTION FORMAT

0	8	12	15
OP	j	k	

OP	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION																									
			MCR48	MCR51	MCR52	MCR54	MCR55	MCR57	MCR58	MCR60	MCR61	UCR48	UCR49	UCR52	UCR53	UCR54	UCR55	UCR56	UCR57	UCR58	UCR59	UCR60	UCR61	UCR62	UCR63			
00	HALT	PROGRAM ERROR	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
01	SYNC	SCOPE LOOP SYNC	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
02	EXCHANGE	EXCHANGE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
03	INTRUPT	PROCESSOR INTERRUPT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
04	RETURN	RETURN	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
05	PURGE	PURGE BUFFER	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
06	POP	POP	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
07	POP	POP	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
08	CPYTX	COPY FREE RUNNING COUNTER	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
09	CPYAA	COPY ADDRESS A TO A	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0A	CPYXA	COPY ADDRESS X TO A	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0B	CPYAX	COPY ADDRESS A TO X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0C	CPYXR	COPY HALF WORD	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0D	CPYXX	COPY FULL WORD	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0E	CPYSX	COPY FROM STATE REGISTER	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
0F	CPYSX	COPY TO STATE REGISTER	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Conditions which may result from instruction fetch are marked with an "X".  
Conditions which may result from instruction execution are marked with an "X".

INTERRUPT CONDITIONS - 1X

jk INSTRUCTION FORMAT

0	8	12	15
OP	j	k	

OP	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION																									
			MCR48	MCR51	MCR52	MCR54	MCR55	MCR57	MCR58	MCR60	MCR61	UCR48	UCR49	UCR52	UCR53	UCR54	UCR55	UCR56	UCR57	UCR58	UCR59	UCR60	UCR61	UCR62	UCR63			
10	INCC	INTEGER SUM IMMEDIATE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
11	DECC	INTEGER DIFFERENCE IMM.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
12																												
13																												
14	LBSET	TEST AND SET BIT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
15	TPAGE	TEST AND SET PAGE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
16	LPAGE	LOAD PAGE TABLE INDEX	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
17																												
18	IORX	LOGICAL SUM	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
19	XORX	LOGICAL DIFFERENCE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1A	ANDX	LOGICAL PRODUCT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1B	NOTX	LOGICAL COMPLEMENT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1C	INHx	LOGICAL INHIBIT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1D	MARK	MARK TO BOOLEAN	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1E	MARK	MARK TO BOOLEAN	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1F	ENT-	ENTER ZEROS/ONES/SIGNS	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Conditions which may result from instruction fetch are marked with an "X".  
Conditions which may result from instruction execution are marked with an "X".






Systems Development  
Architectural Design and Control

Systems Development  
Architectural Design and Control


**INTERRUPT CONDITIONS - 7X**



OP	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION																								
			MCR48	MCR51	MCR52	MCR54	MCR55	MCR57	MCR58	MCR60	MCR61	UCR48	UCR49	UCR52	UCR53	UCR54	UCR55	UCR56	UCR57	UCR58	UCR59	UCR60	UCR61	UCR62	UCR63		
70	ADDN, A <sub>i</sub> , X0	DECIMAL SUM	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
71	SUBN, A <sub>i</sub> , X0	DECIMAL DIFFERENCE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
72	MULN, A <sub>i</sub> , X0	DECIMAL PRODUCT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
73	DIVN, A <sub>i</sub> , X0	DECIMAL QUOTIENT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
74	CMFN, A <sub>i</sub> , X0	DECIMAL COMPARE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
75	MOVN, A <sub>i</sub> , X0	DECIMAL MOVE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
76	MOVB, A <sub>i</sub> , X0	MOVE BYTES	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
77	CMFB, A <sub>i</sub> , X0	BYTE COMPARE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
78																											
79																											
7A																											
7B																											
7C																											
7D																											
7E																											
7F																											

Conditions which may result from instruction fetch are marked with an "\*".  
Conditions which may result from instruction execution are marked with an "X".

**INTERRUPT CONDITIONS - 8X**



OP	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION																								
			MCR48	MCR51	MCR52	MCR54	MCR55	MCR57	MCR58	MCR60	MCR61	UCR48	UCR49	UCR52	UCR53	UCR54	UCR55	UCR56	UCR57	UCR58	UCR59	UCR60	UCR61	UCR62	UCR63		
80	LMULT	LOAD MULTIPLE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
81	SMULT	STORE MULTIPLE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
82	LX	LOAD WORD	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
83	SX	STORE WORD	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
84	LA	LOAD ADDRESS	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
85	SA	STORE ADDRESS	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
86	LBYP, j	LOAD BYTES RELATIVE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
87	ENTC	ENTER XT SIGNED IMM.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
88	LBIT	LOAD BIT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
89	SBIT	STORE BIT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8A	ADDRQ	HALF WD INTEGER SUM SIGNED IMM.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8B	ADDXO	INTEGER SUM SIGNED IMM.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8C	MULRO	HALF WD INTEGER PROD. SIGNED IMM.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8D	ENTE	ENTER SIGNED IMMEDIATE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8E	ADDAQ	ADDRESS INCR. SIGNED IMM.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8F	ADDPXO	ADDRESS RELATIVE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Conditions which may result from instruction fetch are marked with an "\*".  
Conditions which may result from instruction execution are marked with an "X".

**INTERRUPT CONDITIONS - AX**

**IKD INSTRUCTION FORMAT**

0	8	12	16	20	24	31
Op	j	k	i		D	

Op	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION																								
			MCR48	MCR51	MCR52	MCR54	MCR55	MCR57	MCR58	MCR60	MCR61	UCR48	UCR49	UCR52	UCR53	UCR54	UCR55	UCR56	UCR57	UCR58	UCR59	UCR60	UCR61	UCR62	UCR63		
A0	LAI	LOAD ADDRESS INDEXED	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A1	SAI	STORE ADDRESS INDEXED	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A2	LXI	LOAD WORD INDEXED	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A3	SXI	STORE WORD INDEXED	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A4	LBVT, X0	LOAD BYTES	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A5	SBVT, X0	STORE BYTES	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A6	ADDDA	ADDRESS INCREMENT, MODULO	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A7																											
A8	SHFC	SHIFT WORD CIRCULAR	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
A9	SHFX	SHIFT WORD END-OFF	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
AA	SHFR	SHIFT HALF WORD END-OFF	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
AB																											
AC	ISOM	ISOLATE BIT MASK	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
AD	ISOB	ISOLATE	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
AE	INSB	INSERT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
AF																											

Conditions which may result from instruction fetch are marked with an "X".  
Conditions which may result from instruction execution are marked with an "X".

**INTERRUPT CONDITIONS - 9X**


**IKD INSTRUCTION FORMAT**

0	8	12	16	20	24	31
Op	j	k	i		Q	

Op	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION																								
			MCR48	MCR51	MCR52	MCR54	MCR55	MCR57	MCR58	MCR60	MCR61	UCR48	UCR49	UCR52	UCR53	UCR54	UCR55	UCR56	UCR57	UCR58	UCR59	UCR60	UCR61	UCR62	UCR63		
90	BRREQ	BRANCH ON HALF WORD =	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
91	BRRNE	BRANCH ON HALF WORD ≠	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
92	BRRTG	BRANCH ON HALF WORD >	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
93	BRBRE	BRANCH ON HALF WORD ≥	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
94	BRXEO	BRANCH ON =	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
95	BRXNE	BRANCH ON ≠	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
96	BRXGT	BRANCH ON >	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
97	BRXGE	BRANCH ON ≥	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
98	BRFEQ	FP BRANCH ON =	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
99	BRFNE	FP BRANCH ON ≠	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9A	BRFGT	FP BRANCH ON >	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9B	BRFGE	FP BRANCH ON ≥	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9C	BRINC	BRANCH AND INCREMENT	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9D	BRSEG	BRANCH ON SEGMENTS UNEQUAL	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9E	BR...	FP BRANCH ON EXCEPTION	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
9F	BRCHR	BRANCH ON CONDITION REG.	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Conditions which may result from instruction fetch are marked with an "X".  
Conditions which may result from instruction execution are marked with an "X".






INTERRUPT CONDITIONS - CX, DX

Op	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION	
C0	EXECUTE, S	EXECUTE ALGORITHM 0	MCR48	DET. UNCORR. ERR. *
C7		EXECUTE ALGORITHM 7	MCR51	INST. SPEC. ERR.
C8			MCR52	ADDR. SPEC. ERR. *
CF			MCR54	ACCESS VIOLATION
D0	LBYS, S	LOAD BYTES, IMMEDIATE	MCR55	ENV. SPEC. ERR.
D7			MCR57	PT SEARCH WO FIND*
D8	SBYS, S	STORE BYTES, IMMEDIATE	MCR58	SYSTEM CALL
Df			MCR60	INV. SEG/RN 0
			MCR61	OUT. CALL/IN. RET.
			UCR48	PRIV. INST. FAULT
			UCR49	UNIMPL'D. INST.
			UCR52	INTER-RING POP
			UCR53	CRIT. FRAME FLAG
			UCR54	KEYPOINT
			UCR55	DIVIDE FAULT
			UCR56	DEBUG *
			UCR57	ARITH. OVERFLOW
			UCR58	EXP. OVERFLOW
			UCR59	EXP. UNDERFLOW
			UCR60	FP LOSS OF SIG.
			UCR61	FP INDEFINITE
			UCR62	ARITH. LOSS OF SIG.
			UCR63	INV. BDP DATA

Conditions which may result from instruction fetch are marked with an "X".  
Conditions which may result from instruction execution are marked with an "X".



INTERRUPT CONDITIONS - BX

Op	MNEMONIC	INSTRUCTION NAME	INTERRUPT CONDITION	
B0	CALLREL	CALL RELATIVE	MCR48	DET. UNCORR. ERR. *
B1	KEYPOINT	KEYPOINT	MCR51	INST. SPEC. ERR.
B2	MULXO	INTEGER PROD. SIGNED IMM.	MCR52	ADDR. SPEC. ERR. *
B3	ENTA	ENTER X0 SIGNED IMM.	MCR54	ACCESS VIOLATION
B4	CMPTXA	COMPARE SWAP	MCR55	ENV. SPEC. ERR.
B5	CALLSEG	CALL INDIRECT	MCR57	PT SEARCH WO FIND*
B7			MCR58	SYSTEM CALL
B8			MCR60	INV. SEG/RN 0
B9			MCR61	OUT. CALL/IN. RET.
BA			UCR48	PRIV. INST. FAULT
BB			UCR49	UNIMPL'D. INST.
BC			UCR52	INTER-RING POP
BD			UCR53	CRIT. FRAME FLAG
BE			UCR54	KEYPOINT
BF		(RESERVED OP CODE) (RESERVED OP CODE)	UCR55	DIVIDE FAULT
			UCR56	DEBUG *
			UCR57	ARITH. OVERFLOW
			UCR58	EXP. OVERFLOW
			UCR59	EXP. UNDERFLOW
			UCR60	FP LOSS OF SIG.
			UCR61	FP INDEFINITE
			UCR62	ARITH. LOSS OF SIG.
			UCR63	INV. BDP DATA

Conditions which may result from instruction fetch are marked with an "X".  
Conditions which may result from instruction execution are marked with an "X".



APPENDIX E: PP Instructions

Code	Description	Code	Description
0000	Pass	1000d	Central read and set lock from d to (A)
0001dm	Long jump to m+(d)	1001d	Central read and clear lock from d to (A)
0002dm	Return jump to m+(d)	1002	Pass
0003d	Unconditional jump d	1003	Pass
0004d	Zero jump d	1004	Pass
0005d	Nonzero jump d	1005	Pass
0006d	Plus jump d	1006	Pass
0007d	Minus jump d	1007	Pass
0010d	Shift d	1010	Pass
0011d	Logical difference d	1011	Pass
0012d	Logical product d	1012	Pass
0013d	Selective clear d	1013	Pass
0014d	Load d	1014	Pass
0015d	Load complement d	1015	Pass
0016d	Add d	1016	Pass
0017d	Subtract d	1017	Pass
0020dm	Load dm	1020	Pass
0021dm	Add dm	1021	Pass
0022dm	Logical product dm	1022d	Logical Product (d) long
0023dm	Logical difference dm	1023d	Logical Product ((d)) long
002400	Pass	1024dm	Logical Product (A) (m+(d)) long
0024d	Load R register		
002500	Pass	1025	Pass
0025d	Store R register		
00260x	Exchange jump	1026d	Interrupt processor on memory port d
00261x	Monitor exchange jump		
00262x	Monitor exchange jump toMA		
0027x	Keypoint	1027	Pass
0030d	Load (d)	1030d	Load (d) long
0031d	Add (d)	1031d	Add (d) long
0032d	Subtract (d)	1032d	Subtract (d) long
0033d	Logical difference (d)	1033d	Logical difference (d) long
0034d	Store (d)	1034d	Store (d) long
0035d	Replace add (d)	1035d	Replace add (d) long
0036d	Replace add one (d)	1036d	Replace add one (d) long
0037d	Replace subtract one (d)	1037d	Replace subtract one (d) long

Code	Description	Code	Description
0040d	Load ((d))	1040d	Load ((d)) long
0041d	Add ((d))	1041d	Add ((d)) long
0042d	Subtract ((d))	1042d	Subtract ((d)) long
0043d	Logical difference A and ((d))	1043d	Logical difference A and ((d)) long
0044d	Store ((d))	1044d	Store ((d)) long
0045d	Replace add ((d))	1045d	Replace add ((d)) long
0046d	Replace add one ((d))	1046d	Replace add one ((d)) long
0047d	Replace subtract one ((d))	1047d	Replace subtract one ((d)) long
0050dm	Load (m+(d))	1050dm	Load (m+(d)) long
0051dm	Add (m+(d))	1051dm	Add (m+(d)) long
0052dm	Subtract (m+(d))	1052dm	Subtract (m+(d)) long
0053dm	Logical difference (m+(d))	1053dm	Logical difference (m+(d)) long
0054dm	Store (m+(d))	1054dm	Store (m+(d)) long
0055dm	Replace add (m+(d))	1055dm	Replace add (m+(d)) long
0056dm	Replace add one (m+(d))	1056dm	Replace add one (m+(d)) long
0057dm	Replace subtract one (m+(d))	1057dm	Replace subtract one (m+(d)) long
0060d	Central read from (A) to d	1060d	Central read from (A) to d long
0061dm	Central read (d) words from (A) to m	1061dm	Central read (d) words from (A) to m long
0062d	Central write to (A) from d	1062d	Central write to (A) from d long
0063dm	Central write (d) words to (A) from m	1063dm	Central write (d) words to (A) from m long
00640cm	Jump to m if channel c active	1064Xcm	Jump to m if channel c flag set
00641cm	Test and set channel c flag		
00650cm	Jump to m if channel c inactive	1065Xcm	Jump to m if channel c flag clear
00651cm	Clear channel c flag		
00660cm	Jump to m if channel c full	1066	Pass
00661cm	Test and clear channel c error flag set		

Systems Development  
 Architectural Design and Control

Code	Description	Code	Description
00670cm	Jump to m if channel c empty	1067	Pass
00671cm	Test and clear channel c error flag clear		
00700c	Input to A from channel c when active and full	1070	Pass
00701c	Input to A from channel c if active		
0071Xcm	Input A words to m from channel c	1071Xcm	Input A words to m from channel c packed
00720c	Output from A on channel c when active	1072	Pass
00721c	Output from A on channel c if active		
0073Xcm	Output A words from m channel c	1073Xcm	Output A words from m on channel c packed
00740c	Activate channel c when inactive	1074	Pass
00741c	Unconditionally activate channel c		
00750c	Deactivate channel c	1075	Pass
00751c	Unconditionally deactivate channel c		
00760c	Function A on channel c when inactive	1076	Pass
00761c	Function A on channel c if inactive		
00770cm	Function m on channel c when inactive	1077	Pass
00771cm	Function m on channel c if inactive		

PP Instructions

0194Y

APPENDIX F: PP Instruction Address Modes

Instruction Type	Addressing Mode				
	No Address	Constant	Direct	Indirect	Memory
Load	0014	0020	0030,1030	0040,1040	0050,1050
Add	0016	0021	0031,1031	0041,1041	0051,1051
Subtract	0017	-	0032,1032	0042,1042	0052,1052
Logical Difference	0011	0023	0033,1033	0043,1043	0053,1053
Store	-	-	0034,1034	0044,1044	0054,1054
Replace Add	-	-	0035,1035	0045,1045	0055,1055
Replace Add One	-	-	0036,1036	0046,1046	0056,1056
Replace Subtract One	-	-	0037,1037	0047,1047	0057,1057
Long Jump	-	-	-	-	0001
Return Jump	-	-	-	-	0002
Unconditional Jump	0003	-	-	-	-
Zero Jump	0004	-	-	-	-
Nonzero Jump	0005	-	-	-	-
Positive Jump	0006	-	-	-	-
Negative Jump	0007	-	-	-	-
Shift	0010	-	-	-	-
Logical Product	0012	0022	1022	1023	1024
Selective Clear	0013	-	-	-	-
Load Complement	0015	-	-	-	-

PP Instruction Address Modes

APPENDIX G: Debug Conditions

Bit 0 - Data Read

Op	Ref	Instruction	Debug When
DS	001	Load Bytes, Immediate	LO < Aj+Xi+D < HI
A2	005	Load Word, Indexed	LO < Aj+8*Xi+8*D < HI
82	006	Load Word	LO < Aj+8*Q < HI
A4	009	Load Bytes	LO < Aj+Xi+D < HI
86	013	Load Bytes, Relative	LO < P+Q < HI
88	014	Load Bit	LO < Aj+Q+X0/8 < HI
A0	016	Load Address, Indexed	LO < Aj+Xi+D < HI
84	017	Load Adress	LO < Aj+Q < HI
80	020	Load Multiple	LO < Aj+8*Q < HI
-----			
70	074	Decimal Sum	} LO ≤ Aj+01 } ≤ HI
71	075	Decimal Difference	
72	076	Decimal Product	
73	077	Decimal Quotient	
-----			
E4	078	Decimal Scale	} LO ≤ Aj+01 ≤ HI
E5	079	Decimal Scale, Rounded	
-----			
74	083	Decimal Compare	} LO ≤ Aj+01 } ≤ HI
77	084	Byte Compare	
-----			
E9	085	Byte Compare, Collated	LO ≤ Aj+01 } ≤ HI Ak+02 Ai+D
-----			
F3	086	Byte Scan While Nonmember	LO ≤ Ak+01 } ≤ HI Ai+D
-----			
EB	088	Byte Translate	LO ≤ Aj+01 } ≤ HI Ai+D
-----			
76	089	Move Bytes	LO ≤ Aj+01 ≤ HI
-----			
ED	091	Edit	LO ≤ Aj+01 } ≤ HI Ai+D
-----			
75	092	Numeric Move	LO ≤ Aj+01 ≤ HI
-----			
F4	096	Calculate Subscript and Add	LO ≤ Aj+01 } ≤ HI Ai+D
-----			
B5	115	Call Indirect	LO ≤ Aj+8*Q ≤ HI
-----			
04	117	Return	} LO ≤ A2 ≤ HI
06	118	Pop	

APPENDIX G: Debug Conditions

Op	Ref	Instruction	Debug When
14	124	Test and Set Bit	LO ≤ Aj+X0/8 < HI
B4	125	Compare Swap	LO ≤ Aj < HI
-----			
FA	155	Compare Immediate Data	} LO ≤ Ak+01 < HI
FB	156	Add Immediate Data	
-----			
44	172	Integer Vector Sum	} LO ≤ Ai } ≤ HI Aj *
45	173	Integer Vector Difference	
46	174	Integer Vector Product	
47	175	Integer Vector Quotient	
50	176	Integer Vector Compare EQ	
51	177	Integer Vector Compare LE	
52	178	Integer Vector Compare GE	
53	179	Integer Vector Compare NE	
4D	180	Shift Vector Circular	
48	181	Logical Vector Sum	
49	182	Logical Vector Difference	
4A	183	Logical Vector Product	
-----			
4B	184	Convert Vector Int to FP	} LO ≤ Aj * ≤ HI
4C	185	Convert Vector FP to Int.	
-----			
40	186	FP Vector Sum	} LO ≤ Ai } ≤ HI Aj *
41	187	FP Vector Difference	
42	188	FP Vector Product	
43	189	FP Vector Quotient	
-----			
57	190	FP Vector Summation	LO ≤ Ai ≤ HI
-----			
54	191	Merge Vector	LO ≤ Ai } ≤ HI Aj *
-----			
55	192	Gather Vector	} LO ≤ Aj * ≤ HI
56	193	Scatter Vector	

\* Aj is not used as an operand for Debug when broadcast is selected (see 2.12.1.3).

APPENDIX G: Debug Conditions

Bit 1 - Data Write

Op	Ref	Instruction	Debug When
DS	003	Store Bytes, Immediate	LO < Aj+Xi+D < HI
A3	007	Store Word, Indexed	LO < Aj+8*Xi+8*D < HI
83	008	Store Word	LO < Aj+8*Q < HI
A5	011	Store Bytes	LO < Aj+Xi+D < HI
89	015	Store Bit	LO < Aj+Q+X0/8 < HI
A1	018	Store Address, Indexed	LO < Aj+Xi+D < HI
85	019	Store Address	LO < Aj+Q < HI
81	021	Store Multiple	LO < Aj+8*Q < HI
-----			
70	074	Decimal Sum	} LO ≤ Ak+02 < HI
71	075	Decimal Difference	
72	076	Decimal Product	
73	077	Decimal Quotient	
E4	078	Decimal Scale	
E5	079	Decimal Scale, Rounded	
EB	088	Byte Translate	
76	089	Byte Move	
ED	091	Edit	
75	092	Numeric Move	
-----			
B5	115	Call Indirect	} LO ≤ A0+7, mod 8 < HI
B0	116	Call Relative	
-----			
14	124	Test and Set Bit	LO < Aj+X0/8 < HI
B4	125	Compare Swap	LO < Aj < HI
-----			
F9	154	Move Immediate Data	} LO ≤ Ak+01 < HI
FB	156	Add Immediate Data	

APPENDIX G: Debug Conditions

Op	Ref	Instruction	Debug When
44	172	Integer Vector Sum	} LO ≤ Ak < HI
45	173	Integer Vector Difference	
46	174	Integer Vector Product	
47	175	Integer Vector Quotient	
50	176	Integer Vector Compare EQ	
51	177	Integer Vector Compare LE	
52	178	Integer Vector Compare GE	
53	179	Integer Vector Compare NE	
4D	180	Shift Vector Circular	
48	181	Logical Vector Sum	
49	182	Logical Vector Difference	
4A	183	Logical Vector Product	
4B	184	Convert Vector Int. to FP	
4C	185	Convert Vector FP to Int.	
40	186	FP Vector Sum	
41	187	FP Vector Difference	
42	188	FP Vector Product	
43	189	FP Vector Quotient	
54	191	Merge Vector	
55	192	Gather Vector	
56	193	Scatter Vector	

Bit 2 - Instruction Fetch

All instructions are eligible for a debug trap on this condition, providing they fall within an address bracket defined in the debug list.

- The Load Bytes, Relative (Op.86) reference to P+Q shall not be detected.
- Unimplemented Instruction, Program Error, and Execute Algorithm shall not necessarily be detected.
- The descriptors for BDP instructions shall not be detected.
- This test is applied for each instruction rather than for each instruction word.

APPENDIX G: Debug Conditions

Bit 3 - Branching Instruction

Op	Ref	Instruction	Debug When
94	037	Branch on Equal	} LO $\leq$ P+2*Q $\leq$ HI
95	038	Branch on Not Equal	
96	039	Branch on Greater Than	
97	040	Branch on Greater Than or Equal	
90	041	Branch on Half Word EQ	
91	042	Branch on Half Word NE	
92	043	Branch on Half Word GT	
93	044	Branch on Half Word GE	
9C	045	Branch and Increment	
9D	046	Branch on Segments Unequal	
-----			
2E	047	Branch Relative	LO $\leq$ P+2*Xk $\leq$ HI
2F	048	Branch Inter-segment	LO $\leq$ Aj+2*Xk $\leq$ HI
-----			
98	109	FP Branch on EQ	} LO $\leq$ P+2*Q $\leq$ HI
99	110	FP Branch on NE	
9A	111	FP Branch on GT	
9B	112	FP Branch on GE	
9C	113	FP Branch on Exception	
-----			
04	117	Return	LO $\leq$ FINAL P $\leq$ HI
9F	134	Branch on Condition Register	LO $\leq$ P+2*Q $\leq$ HI


Bit 4 - CALL Instruction

Op	Ref	Instruction	Debug When
B5	115	Call Indirect	LO $\leq$ CBP $\leq$ HI
B0	116	Call Relative	LO $\leq$ P+8*Q, mod 8 $\leq$ HI

0186Y



APPENDIX H: Edit Flowcharts




EDIT INSTRUCTION

APPENDIX H: Edit Flowcharts

Key to Symbols Used in the Following Flowcharts

- i Index for the source field in bytes for data type 9 and in digits for all other data types (skipping slack digits on data type 1, 3 and 13 and skipping separate sign on data types 2, 3, 6, 8 and 12).
- j Index for destination field, initialized to 0.
- k Index for mask, initialized to 0.
- SC<sub>i</sub> The source character addressed by base of source field indexed by i.
- SD<sub>i</sub> The source digit addressed by base of source field indexed by i.
- DC<sub>j</sub> The destination byte addressed by base of destination field indexed by j.
- MCK The mask byte addressed by base of mask field indexed by k.
- ES End suppression toggle (initialized False and then set True when end suppression occurs).
- ZF Zero field toggle (initialized True and then set False when nonzero source digit is processed).
- SN Sign toggle (initialized False and then set True if source field is negative).
- SCT Special character table.
- SCT<sub>n</sub> The (n + 1)th entry in the SCT (n must be 0-7).
- SV Specification value.
- SM The symbol.
- SM<sub>c</sub> The cth symbol character.
- L<sub>s</sub> Length of source field in digits (or in characters for type 9)
- L<sub>m</sub> Length of edit mask in bytes.
- L<sub>d</sub> Length of destination of field in bytes.
- L<sub>sm</sub> Length of the symbol in bytes, initialized to 0.
- r A loop counting mechanism associated with SV.
- t A loop counting mechanism associated with L<sub>sm</sub>.


Systems Development  
Architectural Design and Control



INVALID BDP DATA - These flowcharts do not describe any specific step following the detection of Invalid BDP Data because the individual processor is free either to terminate the instruction immediately or to continue until the END instruction conditions are met. (In either case bit 63 of the UCR is set and the output field is undefined unless the trap is taken.)

EDIT OVERVIEW, INCLUDING INITIALIZATION


Systems Development  
Architectural Design and Control



Notes:

1. This MOP translates 1-15 digits in the source field to their equivalent ASCII characters and copies them to the destination field.
2. The function NUMERIC is flow-charted elsewhere, and insures that the data being translated is valid, numeric data.
3. Set ES true if SV ≠ 0.


Systems Development  
Architected Design and Control



Notes:  
1. This MOP copies 1-15 characters from the source field to the destination field.

MOP 1 - MOVE SOURCE CHARACTERS

Systems Development  
Architectural Design and Control




**MOP 4 - MOVE MASK CHARACTERS**

**Notes:**

1. This MOP moves 1-15 characters from the edit mask (in essence a micro-op string) to the destination field.
2. Any of the source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.

Systems Development  
Architectural Design and Control




MOP5 - SELECT SIGN AS SYMBOL

Notes:

1. This MOP sets the symbol to a single character representing the sign of the source data field.
2. If the source data field is negative, then the sign is either set to minus {default value in the SCT} or to the value which has been stored in SCT{3}.
3. If the source data field is positive, then the sign is set to a value selected from the SCT indexed by the least significant three bits of the specification value. Assuming a default SCT SV would normally have a value equal to 1 or 2 corresponding to blank and plus.
4. All values of SV are legal although only the rightmost three bits are interpreted when SV is used as an index.
5. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.

Systems Development  
Architectural Design and Control




MOP 6 - SELECT MASK CHARACTERS AS SYMBOL

Notes:

1. This MOP copies 1-15 characters from the edit mask to the symbol.
2. All values of SV are legal for this MOP.
3. Any of the source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.

Systems Development  
 Architectural Design and Control




**MOP 7 - MOVE SOURCE  
 DIGITS OR SUPPRESS  
 WITH FLOATING SYMBOL**

**Notes:**

1. This MOP translates 1-15 digits from the source field to their ASCII equivalent and copies them to the destination field. Leading zeros are suppressed - replaced by SCT{1} which defaults to a blank - and the first nonzero digit is preceded by the characters {if any} in the symbol.
2. The test for SDi = 0 is for the value 0. For example, a code of 3C on type 5 has the value 0.




Systems Development  
 Architectural Design and Control



Notes:

1. If the End Suppression flag {ES} is not set, then this MOP copies the characters in the symbol to the destination field.
2. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.


Systems Development  
 Architectural Design and Control



MOP 9 - INSERT SYMBOL OR SCT CHARACTER

Notes:

1. This MOP either inserts the symbol characters or a character from the SCT into the destination field.
2. This MOP is controlled by the SV field. The most significant bit of this field is used as a flag. If set, then the symbol is inserted into the destination field, otherwise the SV<sup>th</sup> character from the SCT is inserted into the destination field.
3. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.



MOP A - INSERT SYMBOL OR SCT CHARACTER IF SOURCE IS POSITIVE, ELSE INSERT BLANKS


Notes:

1.  $SV > 7$   
 Copy the Symbol to the destination field when the source field is positive, otherwise copy  $SCT_0$  once for each character in the Symbol.
2.  $SV \leq 7$   
 Copy  $SCT_{SV}$  once to the destination field when the source field is positive, otherwise copy  $SCT_0$  once.
3. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.

CDC CYBER 180 MAINFRAME  
 MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
 Architectural Design and Control

DOC. ARH1700  
 REV. T  
 DATE Oct. 15, 1981  
 PAGE H-13




**MOP B - INSERT SYMBOL OR SCT CHARACTER IF SOURCE IS NEGATIVE, ELSE INSERT BLANKS**

- Notes: 1. This MOP is identical in all respects to MOP A except that the blank insertion occurs for a positive rather than negative source field.
2. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.

CDC CYBER 180 MAINFRAME  
 MODEL-INDEPENDENT GENERAL DESIGN SPECIFICATION

Systems Development  
 Architectural Design and Control


DOC. ARH1700  
 REV. T  
 DATE Oct. 15, 1981  
 PAGE H-14



MOP C - INSERT SYMBOL OR SCT CHARACTER, UNLESS SUPPRESSION

- Notes: 1. This MOP is identical in all respects to MOP A except that the blank insertion occurs only when zero suppression is in effect.
2. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, or 13 are legal for this MOP.


Systems Development  
Architectural Design and Control



MOP D - WRITE SCT ENTRY

- Notes:
1. This MOP copies the next character from the edit mask into the SV<sup>th</sup> character of the SCT.
  2. Only the low-order three bits of the SV are used by this MOP.
  3. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.


Systems Development  
Architectural Design and Control



MOP E - SPREAD SUPPRESSION CHARACTER

- Notes: 1. This MOP copies the suppression character {from SCT{1}} into the destination field SV times.
2. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, or 13 are legal for this MOP.

Systems Development  
 Architectural Design and Control




**MOP F - RESET AND SUPPRESS ON ZERO FIELD**


- Notes: 1. This MOP functions only for source fields with a zero value. A non-zero source field when  $SV \neq 0$  causes the termination of the edit instruction (not just this MOP).
2. For a zero source field, SV suppression characters are copied into the destination field.
3. Any of source data types 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 13 are legal for this MOP.



Systems Development  
 Architectural Design and Control



Systems Development  
 Architectural Design and Control



**EXAMINE SIGN**

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit				UTP CONTENTS	48 bit PVA except where noted for Op. 05 and 17.
	MCR60 Invalid Segment/Ring No.=0	MCR54 Access Violation	MCR52 Address Spec. Error	MCR57 Page Fault		
Instruction fetch due to sequential execution or new P due to Return (04), Branch Relative (2E), Intersegment Branch (2F), Conditional Branch (90-9E), Branch on Condition Reg. (9F), Call Relative (B0), Compare/Swap (B4), Call Indirect (B5) or Trap.						
Final P is < 8000-0 but a portion of the instruction or the BDP descriptor is $\geq$ 8000-0	C	X			Final P	
Final P points to an instruction whose first portion is in memory but whose latter portion or BDP descriptor causes a Page Fault	C		X		Final P	
Instruction fetch due to sequential execution on any instruction						
Final P is $\geq$ 8000-0	I		X		Final P	
Final P has Page Fault	I		X		Final P	
<u>Debug</u>						
Debug List Pointer accesses Invalid Segment	I	X			} Debug List Pointer OR Debug List Pointer plus Index	
Debug List Pointer points to a nonreadable segment (RP=00)	I	X				
Debug List Pointer.RN > R2	I	X				
Debug List Pointer key/lock test not met (when test selected)	I	X				
Debug List Pointer plus Index has bit 32=1	I		X			
Debug List Pointer $\neq$ 0, mod 8	I		X			
Debug List Pointer plus Index points to entry not in memory - Page Fault	I		X			

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit				UTP CONTENTS	48 bit PVA except where noted for Op. 05 and 17.
	MCR60 Invalid Segment/Ring No.=0	MCR54 Access Violation	MCR52 Address Spec. Error	MCR57 Page Fault		
04 Return						
Final P accesses Invalid Segment	I	X			Final P	
Initial A2 accesses Invalid Segment	I	X			Initial A2	
Load of an A register from SFSA with RN=0	C	X			(Not altered)	
Initial A2 points to nonreadable segment (RP=00)	I	X			} Initial A2 plus any index up to 256	
Initial A2.RN > R2	I	X				
Initial A2 keys $\neq$ locks for SFSA (if keylock test selected)	I	X				
Final P points to nonexecutable segment	I	X			} Final P	
Final P local key $\neq$ local lock in SDE for final P	I	X				
Final P global key $\neq$ global lock in SDE for final P	I	X				
Final P.RN is > R2 or < R1	I	X				
Initial A2 $\neq$ 0, mod 8	I		X		Initial A2	
Initial A2 + any of the indices into the SFSA (up to potentially 256) has bit 32=1	I		X		Initial A2 plus any index up to 256 which causes bit 32 to = 1	
Final P has bit 32=1	I		X		Final P	
Final P has bit 63=1	I		X		Final P	
Initial A2 + any of the indices into the SFSA (up to potentially 256) has a Page Fault	I		X		Initial A2 plus any index up to 256 which causes a Page Fault	
Final P has Page Fault	C		X		} Final P	
	P3,0 P1,P2	I	X			

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit				UTP CONTENTS	48 bit PVA except where noted for Op. 05 and 17.
	MCR60 Invalid Segment/Ring No.=0	MCR54 Access Violation	MCR52 Address Spec. Error	MCR57 Page Fault		
<u>05 Purge Buffer</u>						
PVA in Xj accesses Invalid Segment (k=3-7,A,B)	I X				PVA from Xj	
PVA in Xj has bit 32=1 (k=3-7,A,B)	I	X			PVA from Xj	
SVA in Xj has bit 32=1 (k=0,1,8,9)	I	X			SVA from Xj	
<u>06 Pop</u>						
Initial A2 accesses Invalid Segment	I X				Initial A2 plus any index up to 24	
A1 or A2 from SFSA has RN=0	C X				(Not altered)	
Initial A2 points to nonreadable segment (RP=00)	I	X			Initial A2 plus any index to 24	
Initial A2.RN > R2	I	X				
Initial A2 keys ≠ locks for SFSA (if key/lock test selected)	I	X				
Initial A2 ≠ 0, mod 8	I	X			Initial A2	
Initial A2 plus 0, 8, 16 or 24 has bit 32=1	I	X			Initial A2 plus the index	
Initial A2 plus 0, 8, 16 or 24 has Page Fault	I		X		PVA of any missing portion of SFSA	
<u>14 Test and Set Bit</u>						
Aj + XOR/8 accesses invalid segment	I X				Aj + XOR/8	
Aj + XOR/8 points to nonreadable or nonwritable segment	I	X				
(Aj + XOR/8).RN > R2	I	X				
Aj + XOR/8 keys ≠ locks for SDE (if key/lock test selected)	I	X				
Aj + XOR/8 has bit 32=1	I	X				
Aj + XOR/8 has Page Fault	I		X			
<u>16 Test and Set Page</u>						
Aj access invalid segment	I X				Aj	
Aj has bit 32=1	I	X			Aj	

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit				UTP CONTENTS	48 bit PVA except where noted for Op. 05 and 17.
	MCR60 Invalid Segment/Ring No.=0	MCR54 Access Violation	MCR52 Address Spec. Error	MCR57 Page Fault		
<u>17 Load Page Table Index</u>						
Xj has bit 32=1	I	X			Rightmost 48 bits of Xj (SVA)	
<u>2E Branch Relative</u>						
Final P has bit 32=1		P1,P2 P3,θ	I	X	Final P	
Final P has Page Fault		P3,θ P1,P2	C	X		
<u>2F Intersegment Branch</u>						
Final P accesses Invalid Segment	I X				Final P	
Final P accesses nonexecutable segment	I	X				
Final P.RN > R2 or < R1	I	X				
Final P Global key/lock test not met	I	X				
Final P has bit 32=1	I	X				
Initial Aj ≠ 0, mod 2	I	X			Initial Aj	
Final P has Page Fault		P3,θ P1,P2	C	X	Final P	

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit				UTP CONTENTS	48 bit PVA except where noted for Op. 05 and 17.
	MCR60 Invalid Segment/Ring No.=0	MCR54 Access Violation	MCR52 Address Spec. Error	MCR57 Page Fault		
4X, 5X Vectors 70-77, EX, FX BDP 80-86, 88, 89 Load/Store A0-A5, DX Load/Store						
A register as loaded from memory has RN=0 (Op. 80, 84, A0)	C	X			(Not altered)	
Address accesses Invalid Segment	I	X			Address	
Attempt to read a nonreadable segment	I	X			Any of the addresses generated by this instruction which point into the segment having the access violation	
Attempt to write a nonwritable segment	I	X				
Attempt to read when RN > R2	I	X				
Attempt to write when RN > R1	I	X				
Key/lock test not met (when test selected)	I	X				
Address has bit 32=1	I		X		Address **	
Address ≠ 0, mod 8 (Op. 4X, 5X, 80, 81, F4)	I		X		Address **	
Instruction execution requires data which is not totally in memory	I			X	Any of the addresses generated by this instruction which point into a missing page.	
90-9E Conditional Branch Instructions 9F Branch On Condition Register						
Final P has bit 32=1 (Branch taken)*	P1	I	X		Final P	
	P2, P3, 0	C		X		
Final P has Page Fault (Branch Taken)*	P1	I		X	Final P	
	P2, P3, 0	C		X		

\* Branch not taken is described on page 1 under sequential fetch.

\*\* Any of the addresses generated by this instruction which have an Address Spec. Error.

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit				UTP CONTENTS	48 bit PVA except where noted for Op. 05 and 17.
	MCR60 Invalid Segment/Ring No.=0	MCR54 Access Violation	MCR52 Address Spec. Error	MCR57 Page Fault		
B0 Call Relative						
A0 accesses invalid segment	I	X			A0 or A0 Rounded Up	
A0 points to nonwritable segment	I	X			A0 plus index up to SFSA length	
A0.RN > R1	I	X				
A0 keys ≠ locks for SFSA (if key/lock test selected)	I	X				
A0 + any of the indices into the SFSA (up to the Stack Frame length) has bit 32=1	I		X		A0 plus any index into SFSA which causes bit 32=1	
Final P has bit 32=1	I		X		Final P	
A0 + any of the indices into the SFSA (up to the Stack Frame length) has Page Fault	I		X		A0 plus any index into SFSA portion which has Page Fault	
Final P has Page Fault (Branch taken)	P1, P2 P3, 0	I		X	Final P	
		C		X		
B4 Compare/Swap						
Aj access Invalid Segment	I	X			Aj	
Aj accesses nonreadable or nonwritable segment	I	X				
Aj.RN > R2 on read access	I	X				
Aj.RN > R1 on write access	I	X				
Aj keys ≠ locks (if key/lock test selected)	I	X				
Aj ≠ 0, mod 8	I		X			
Aj has bit 32=1	I		X			
Final P has bit 32=1	P1, P2 P3, 0	I		X	Final P	
		C		X		
Final P has Page Fault	P3, 0	C		X	Final P	
	P1, P2	I		X		
Aj has Page Fault	I		X		Aj	

Systems Development  
 Architectural Design and Control

APPENDIX I: Exception Conditions-UTP

EXCEPTION CONDITION	Complete or Inhibit			
	MCR60	MCR54	MCR52	MCR57
				Invalid Segment/Ring No.=0
				Access Violation
				Address Spec. Error
				Page Fault
				48 bit PVA except where noted for Op. 05 and 17.
<hr/>				
B5 Call Indirect Trap *				
Final P accesses Invalid Segment	I	X		Final P
Aj+8*Q accesses Invalid Segment	I	X		Aj+8*Q
AO accesses Invalid Segment	I	X		AO (Rounded Up) plus any index into SFSA
Aj+8*Q does not access binding section	I	X		Aj+8*Q
Aj+8*Q > R2	I	X		
(Aj+8*Q).RN > R3	I	X		
Initial P non-master global key ≠ SDE global lock	I	X		Final P
Final P accesses nonexecutable seg. (XP test)	I	X		
AO accesses nonwritable segment	I	X		AO (Rounded Up) plus any index into SFSA
AO.RN > R1	I	X		
AO keys ≠ locks (when test selected)	I	X		
Aj+8*Q has bit 32=1	I	X		Aj+8*Q
Aj+8*Q ≠ 0, mod 8	I	X		Aj+8*Q
AO (Rounded Up) plus any of the indices into the SFSA up to the SFSA length has bit 32=1	I	X		AO (Rounded Up) plus any index up to SFSA length which causes bit 32=1
Final P ≠ 0, mod 8	I	X		Final P
Final P has bit 32=1	I	X		Final P
Aj+8*Q+8 has bit 32=1 (when External Procedure is selected)	I	X		Aj+8*Q+8
Aj+8*Q has Page Fault	I	X		Aj+8*Q
Aj+8*Q+8 has Page Fault (when External Procedure is selected)	I	X		Aj+8*Q+8
AO (Rounded Up) plus any of the indices into the SFSA up to the SFSA length has Page Fault	I	X		AO (Rounded Up) plus any index up to SFSA length which causes Page Fault
Final P has Page Fault	P3,0	C	X	Final P
	P1,P2	I	X	

\* The above descriptions refer to the Call instruction. For a Trap, substitute the Trap Pointer for Aj+8\*Q, and substitute the Trap Pointer +8 for Aj+8\*Q+8.

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE Index-1

A register (CPU, see Address register)  
A register (PP, see Arithmetic register)  
Access, 2-5, 2-47, 3-4  
Access protection, 3-20  
Access validation, 3-8, 3-25  
Access violation, 2-8, 2-31, 2-155, 2-158 through 2-160, 2-162, 2-170,  
2-173, 2-183, 2-194, 2-201, 2-204, 2-217, 2-220 through 2-222,  
2-252, 7-7, D-1 through D-14, I-1 through I-7  
Active segment identifier (ASID), 2-182, 2-183, 3-1, 3-2, 3-6, 3-8  
through 3-10, 3-13 through 3-17  
Address arithmetic, 2-7, 2-33, 2-148  
Address exception, 2-8  
Address register (A register), 2-1, 2-2, 2-6, 2-9, 2-18, 2-137, 2-138,  
2-148, 2-149, 3-22  
Address specification error, 2-5, 2-8, 2-11, 2-17, 2-31, 2-79, 2-155,  
2-158 through 2-160, 2-162, 2-170, 2-173, 2-183, 2-185, 2-194,  
2-201, 2-203, 2-217, 2-220, 2-222, 2-252, 3-6, 4-10, 7-7, D-1  
through D-14, I-1 through I-7  
Algorithm, 2-171  
ALU (see Arithmetic logic unit)  
Argument pointer, 2-148, 2-154, 2-157  
Arithmetic, 5-14 through 5-17  
Arithmetic logic unit (ALU), 5-4  
Arithmetic loss of significance, 2-57, 2-61, 2-63, 2-81, 2-94, 2-195,  
2-197, 2-201, 2-213, 2-223, 2-250, 2-253, D-1 through D-14  
Arithmetic register (A register), 5-3, 5-9  
Arithmetic overflow, 2-20 through 2-25, 2-57, 2-59, 2-83, 2-197, 2-211,  
2-221, 2-223, 2-250, 2-253, D-1 through D-14  
ASID (see Active segment identifier)  
Base constant (BC), 2-137, 2-141, 2-180, 7-30  
BC (see Base constant)  
BDP (see Business data processing)  
Binding section pointer, 2-148, 2-150, 2-154, 2-155, 2-157, 2-217  
Binding section segment, 2-150, 3-7  
Bit, 2-7  
Bit string descriptor, 2-41  
Block copy flag, 7-11, 7-31, 7-35  
BN (see Byte number)  
Bounds register, 4-23, 4-32, 4-24  
Branch, 2-27 through 2-31, 5-29, 5-30  
Broadcast, 2-249  
Business data processing (BDP) instructions, 2-1, 2-4, 2-44 through  
2-83, 2-240, 2-243  
Byte (8 bits), 2-7  
Byte number (BN), 2-2, 2-8, 2-30, 2-31, 2-48, 2-150, 2-150, 2-182,  
2-185, 3-1, 3-2, 3-6, 3-9 through 3-12, 7-36

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE Index-2

Cache buffer, 2-182, 2-214, 2-226  
Cache bypass segment, 3-7  
Cache corrected error log, 2-180  
Cache invalidation, 5-111  
Cache purge, 7-7, 7-59  
CBP (see Code base pointer)  
CEM (see Configuration environment monitor)  
Central memory (CM), 1-1 through 1-11, 2-9, 2-227, 4-1 through 4-36,  
5-127, 6-1, 7-2, 7-3, 7-10, 7-57  
Central memory access, 5-31 through 5-40  
Central memory control (CMC), 1-3, 4-6, 4-13  
Central processing unit (CPU), 1-1 through 1-11, 2-1, 2-227, 5-123, 6-1,  
7-10, 7-57, 7-58  
CFF (see Critical frame flag)  
Clock, 1-2, 4-3 through 4-7, 4-24, 4-26, 5-55, 5-63 through 5-65, 5-90,  
5-95, 8-4  
CM (see Central memory)  
CMC (see Central memory control)  
Code base pointer (CBP), 2-150, 2-151, 2-154, 2-155, 2-201, 2-217,  
2-218, 3-22, 7-36  
Compass mnemonic, 5-10  
Configuration, 1-2 through 1-9, 4-8  
Configuration environment monitor (CEM), 1-11, 6-1, 8-5, 8-7  
Configuration switch, 4-10, 4-22, 4-27 through 4-29  
Control field, 3-7, 3-14  
Control store, 2-180  
Control store corrected error log, 2-180  
Copy, 2-32  
Corrected error, 2-133, 2-134, 2-207, 4-23 through 4-25, 4-31 4-34  
CPU (see Central processing unit)  
Critical frame flag (CFF), 2-137, 2-139, 2-149, 2-160, 2-162, 2-163,  
2-180, 2-195, 2-201, 2-209, 2-222, 2-225, D-1 through D-14  
CSF (see Current stack frame pointer)  
Current stack frame pointer (CSF), 2-147, 2-148, 2-154, 2-155, 2-157,  
2-161, 2-163, 2-164, 2-218  
CYBER 170 state, 7-1 through 7-59  
Data descriptors, 2-48  
DC (see Debug code)  
Deadstart (see System deadstart)  
Debug, 2-184 through 2-192, 2-195, 2-201, 2-210, 2-223, 2-252, 7-53, D-1  
through D-14, G-1 through G-5  
Debug code (DC), 2-185, 2-186  
Debug index (DI), 2-137, 2-144, 2-180, 2-187, 2-188 through 2-192, 7-30  
Debug list, 2-185, 2-187, 2-188  
Debug list pointer (DLP), 2-136, 2-137, 2-144, 2-180, 2-185, 2-187, 7-30  
Debug mask (DM), 2-137, 2-141, 2-180, 2-187, 7-30  
DEC (see Dependent environment control)  
Dependent environment control (DEC), 2-129, 2-132, 2-180  
Detected uncorrectable error (DUE), 2-194, 2-200, 2-201, 2-222, 2-252,  
D-1 through D-14

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE Index-3

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

DOC. ARH1700  
REV. T  
DATE Oct. 15, 1981  
PAGE Index-4

DI (see Debug index)  
Distributors, 4-1, 4-2, 4-20  
Divide fault, 2-22, 2-25, 2-57, 2-58, 2-101, 2-110, 2-113, 2-195, 2-197,  
2-201, 2-210, 2-223, 2-250, 2-253, D-1 through D-14  
DLP (see Debug list pointer)  
Double precision, 2-84, 2-85, 2-92  
DSP (see Dynamic space pointer)  
DUE (see Detected uncorrectable error)  
Dynamic space pointer (DSP), 2-147, 2-148, 2-154, 2-157, 2-164, 2-218  
  
EA (see ECS authorized)  
EC (see Environment control)  
ECC (see Error correction code)  
ECS (see Extended core storage)  
ECS authorized (EA), 2-137, 2-140, 7-4, 7-13, 7-27  
Edit flowcharts, H-1 through H-19  
Edit mask, 2-73, C-1 through C-5, H-1, H-2  
EID (see Element identifier)  
Element identifier (EID), 1-10, 1-11, 2-129, 2-131, 2-180, 4-23, 4-26,  
5-118, 5-121  
EM (see Exit mode)  
End suppression toggle (ES), 2-71, 2-73  
Enter, 2-35, 2-36  
Environment control (EC), 4-21, 4-23 through 4-25, 4-30, 5-119 through  
5-121  
Environment specification error, 2-151, 2-152, 2-155, 2-159, 2-160,  
2-162, 2-194, 2-201, 2-204, 2-214, 2-217, 2-218, 2-221, 2-222,  
2-252, D-1 through D-14  
EPF (see External procedure flag)  
Error correction code (ECC), 8-3  
Error exit, 7-42 through 7-47  
Error log, 4-24, 4-25, 4-31 through 4-34  
ES (see End suppression toggle)  
ESM (see Extended semiconductor memory)  
ESM mode, 7-4, 7-13, 7-24, 7-27, 7-31, 7-34, 7-41  
Exception conditions, I-1 through I-7  
Exchange operations, 2-3, 2-145, 2-213 through 2-216, 2-220, 2-245  
Exchange package, 2-135, 2-137, 2-161, 2-163, 2-166, 2-193, 2-175,  
2-214, 2-215, 2-216 through 2-218, 7-1, 7-28, 7-30, 7-36, 7-39  
through 7-42  
Exchange request, 2-194, 2-201, 2-203, 2-223  
Exit mode (EM), 7-30, 7-31, 7-33, 7-37, 7-39  
Exit mode halt, 7-31, 7-35, 7-46  
Exponent overflow, 2-89, 2-91, 2-95, 2-97, 2-99 through 2-104, 2-107,  
2-108, 2-110, 2-111, 2-113, 2-127, 2-128, 2-195, 2-201, 2-211,  
2-223, 2-253, D-1 through D-14  
Exponent underflow, 2-88, 2-91, 2-98, 2-100, 2-102, 2-106, 2-109, 2-111,  
2-113, 2-127, 2-128, 2-195, 2-201, 2-211, 2-223, 2-253, D-1 through  
D-14  
Extended memory, 7-3

Extended semiconductor memory (ESM), 7-3, 7-5, 7-11, 7-20, 7-21  
Extended core storage (ECS), 1-3 through 1-7, 1-11, 7-2 through 7-5,  
7-11, 7-14 through 7-21, 7-23, 7-25, 7-32, 7-57 through 7-59  
Extended core storage authorized (see ECS authorized)  
External interface, 5-92 through 5-108  
External interrupt, 2-194, 2-201, 2-205, 2-223, 2-245  
External procedure flag (EPF), 2-150, 2-218  
  
Fault isolation, 8-2  
Fault status mask, 5-118, 5-121  
Fault status register (FS), 5-118, 5-121  
Field length, 2-8  
Flag register, 7-14  
Floating point indefinite, 2-95, 2-99, 2-103, 2-107, 2-110, 2-113, 2-126  
through 2-128, 2-195, 2-201, 2-212, 2-223, 2-250, 2-253, D-1 through  
D-14  
Floating point instructions, 2-1, 2-84 through 2-128, 2-257, 2-258  
Floating point loss of significance, 2-88, 2-97, 2-105, 2-113, 2-128,  
2-195, 2-201, 2-212, 2-223, 2-253, D-1 through D-14  
Formats, 2-4, 2-5, 2-44, 2-45, 2-84 through 2-86, 2-248, 2-249, 5-5,  
6-2, 7-1  
Free flag, 2-195, 2-196, 2-201, 2-209, 2-223  
Free running counter, 2-170, 4-16, 4-23, 4-24, 4-35, 7-26  
Frequency select (see Oscillator select)  
FS (see Fault status register)  
FSM (see Fault status mask)  
  
General instructions, 2-1, 2-9 through 2-43  
GK (see Global key)  
GL (see Global lock)  
Global key (GK), 2-2, 2-31, 2-137, 2-160, 3-24, 3-26  
Global lock (GL), 2-160, 3-24  
  
Halfword (32 bits), 2-7  
  
Initialization, 5-113  
Input/output, 5-41 through 5-49  
Input/output channels, 5-1, 5-41, 5-52, 5-106, 5-122  
Input/output drivers, 5-1, 5-2  
Input/output unit (IOU), 1-2, 1-4 through 1-8, 1-11, 2-134, 2-172,  
2-228, 2-246, 2-247, 5-1 through 5-127, 6-1, 6-2, 7-6  
Instruction retry, 8-3  
Instruction specification error, 2-41, 2-50, 2-56, 2-83, 2-153, 2-155,  
2-158, 2-176, 2-178, 2-179, 7-173, 2-197, 2-201, 2-202, 2-222,  
2-248, 2-252, D-1 through D-14  
Instruction stack, 2-3, 2-226  
Instruction stack purge flag, 7-31, 7-35  
Integer arithmetic, 2-19 through 2-26, 2-254  
Inter-ring pop, 2-162, 2-195, 2-201, 2-209, 2-222, D-1 through D-14  
Internal interface, 5-53 through 5-55



CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE Index-5

Interrupts, 2-193, 2-213, 2-217, 2-219 through 2-222, 2-224, 2-240,  
2-250, 4-17, D-1 through D-3  
Invalid BDP data, 2-47, 2-57, 2-78 through 2-80, 2-83, 2-195, 2-197,  
2-201, 2-213, 2-223, D-1 through D-14  
Invalid segment, 2-8, 2-31, 2-155, 2-158, 2-159, 2-160, 2-162, 2-170,  
2-173, 2-183, 2-194, 2-201, 2-206, 2-217, 2-220 through 2-222,  
2-252, 7-7, D-1 through D-14, I-1 through I-7  
IOU (see Input/output unit)

Job mode, 2-152, 2-165, 2-195, 2-216, 7-43 through 7-45  
Job process state, 2-165, 2-206, 2-213, 2-215, 2-216, 7-28  
Job process state pointer (JPS), 2-129, 2-130, 2-180, 7-28  
Job process state register, 2-147  
JPS (see Job process state pointer)

KC (see Keypoint code)  
KCN (see Keypoint class number)  
KEF (see Keypoint enable flag)  
Key/lock facility, 3-4, 3-20, 3-23 through 3-28  
Keypoint bit, 2-195, 2-201, 2-210, 2-223, D-1 through D-14  
Keypoint class number (KCN), 2-137, 2-139, 2-166, 2-180, 2-184, 2-230  
through 2-236, 2-246, 2-247, 7-30  
Keypoint code (KC), 2-137, 2-141, 2-180, 2-184, 2-230, 2-231, 2-234,  
2-246, 2-247, 7-30  
Keypoint enable flag (KEF), 2-137, 2-139, 2-166, 2-180, 2-225  
Keypoint mask (KM), 2-137, 2-141, 2-166, 2-180, 2-246, 7-30  
Keypoint timer, 2-247  
KM (see Keypoint mask)

Largest ring number (LRN), 2-137, 2-145, 7-30  
Last processor identification (LPID), 2-137, 2-143, 7-30  
Length, 2-248  
Length of the symbol (LSM), 2-73  
LK (see Local key)  
LL (see local lock)  
Load and store, 2-9 through 2-18, 5-11 through 5-13  
Local key (LK), 2-2, 2-31, 2-137, 2-160, 3-24, 3-26  
Local lock (LL), 2-160, 3-24  
Logical, 2-39, 2-40, 2-256, 5-18 through 5-21  
Long warning, 2-133, 2-134, 4-24, 4-25, 8-6, 8-8  
LPID (see Last processor identification)  
LRN (see Largest ring number)  
LSM (see Length of the symbol)

MAC (see Maintenance access control)  
Maintenance access control (MAC), 2-215, 2-246, 5-92, 5-96, 5-115, 6-1,  
6-3, 6-10  
Maintenance channel, 1-4, 2-179, 2-193, 2-228, 2-229, 2-232, 2-233,  
2-236, 2-237, 2-246, 5-92, 5-96, 5-102, 5-104, 5-108, 6-1 through  
6-12, 7-59

CDC CYBER 180 MAINFRAME | DOC. ARH1700  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION | REV. T  
Systems Development | DATE Oct. 15, 1981  
Architectural Design and Control | PAGE Index-6

Maintenance channel interface (MCI), 2-133, 4-36, 5-93, 5-96, 5-115,  
6-1, 6-2  
Maintenance control unit (MCU), 1-4, 2-133, 2-179, 2-220, 5-102, 5-104,  
5-117, 5-121, 6-1, 6-11, 6-12, 8-1, 8-3  
Maintenance registers, 4-23 through 4-35, 5-116, 5-117  
Map buffer, 2-170, 2-173, 2-182, 2-226  
Map corrected error log, 2-180  
Mapping, 7-8, 7-9, 7-30  
Mark to Boolean, 2-43  
Master clear, 4-36, 5-95  
MCI (see Maintenance channel interface)  
MCR (see Monitor condition register)  
MCU (see Maintenance control unit)  
MDF (see Model-dependent flags)  
MDW (see Model-dependent word)  
Memory functions, 4-14  
Memory maintenance register, 2-1  
Memory operations, 4-15  
Memory responses, 4-14  
Micro-operator (MOP), 2-72 through 2-78, H-4 through H-17  
Mixed mode, 2-177  
MM (see Monitor mask)  
Model-dependent flags (MDF), 2-137, 2-142, 2-180, 7-30  
Model-dependent word (MDW), 2-137, 2-145, 2-180, 7-30  
Monitor condition register (MCR), 2-137, 2-140, 2-146, 2-148, 2-149,  
2-165, 2-177, 2-178, 2-180, 2-193, 2-194, 2-196 through 2-198, 2-200  
through 2-207, 2-214, 2-216 through 2-221, 7-20, 7-30, 7-36, 7-37,  
7-42  
Monitor flag, CYBER 170, 7-30, 7-31, 7-35, 7-54  
Monitor mask (MM), 2-137, 2-140, 2-180, 2-193, 2-194, 2-208, 2-221, 7-30  
Monitor mode, 2-133, 2-134, 2-152, 2-165, 2-176, 2-178, 2-179, 2-194,  
2-195, 2-215, 2-216, 2-218, 2-240, 2-245, 7-43 through 7-45  
Monitor process state, 2-165, 2-206, 2-213, 2-215, 2-216, 7-28  
Monitor process state pointer (MPS), 2-129, 2-130, 2-180  
Monitor process state register, 2-147  
MOP (see Micro-operator)  
MPS (see Monitor process state pointer)  
Multi-mainframe, 1-9, 4-8  
Negative sign toggle (SN), 2-71  
Non-interleaved mode, 4-21, 4-30  
Occurrence number, 2-79  
OCF (see On condition flag)  
OI (see Options installed)  
On condition flag (OCF), 2-137, 2-139, 2-149, 2-163, 2-180, 2-225  
Operating system bounds (OSB), 5-120  
Options installed (OI), 1-10, 1-12, 2-129, 2-134, 2-180, 4-23, 4-26  
through 4-29, 5-118, 5-121  
OS bounds (see Operating system bounds)

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE Index-7

OSB (see Operating system bounds)  
Oscillator select, 4-24, 4-26  
Outward call/inward return, 2-155, 2-160, 2-194, 2-201, 2-207, 2-222,  
D-1 through D-14  
Overlap, 2-47

P register (see Program address register)  
Page, 3-1, 3-3  
Page descriptor, 3-13 through 3-19  
Page fault (see Page table search without find)  
Page frame address (PFA), 3-14, 3-17  
Page number (PN), 3-2, 3-11 through 3-17  
Page offset (PO), 3-2, 3-11, 3-12, 3-17  
Page size mask (PSM), 2-129, 2-131, 2-180, 3-11, 3-12  
Page table (see System page table)  
Page table address (PTA), 2-129, 2-130, 2-172, 2-180, 3-13, 3-16 through  
3-17  
Page table length (PTL), 2-129, 2-130, 2-172, 2-180, 3-13, 3-16 through  
3-17  
Page table search without find, 2-5, 2-8, 2-31, 2-155, 2-158, 2-159,  
2-162, 2-170, 2-173, 2-183, 2-194, 2-201, 2-205, 2-217, 2-220,  
2-222, 2-240, 2-242, 2-252, 3-18, D-1 through D-14, I-1 through I-7  
Parcel (16 bits), 2-7  
Parity, 4-21, 4-33, 5-54, 5-109, 7-16 through 7-18, 7-20, 8-2  
PEP (see ECS authorized)  
Performance monitoring, 5-127, 7-53  
Performance monitoring facility (PMF), 2-166, 2-180, 2-184, 2-228  
through 2-247  
Peripheral processor (PP), 5-1 through 5-3, 5-57, 5-62, 5-98, 5-100,  
5-122, 5-127, E-1 through E-3, F-1  
PFA (see Page frame address)  
PFS (see Processor fault status)  
PID (see Processor identifier)  
PIT (see Process interval timer)  
PMF (see Performance monitoring facility)  
PN (see Page number)  
PND (see Process not damaged)  
PO (see Page offset)  
Ports, 1-3 through 1-7, 2-170, 2-175, 2-227, 4-1, 4-3 through 4-7, 4-17,  
4-20, 4-33, 4-35  
PP (see Peripheral processor)  
Previous save area pointer (PSA), 2-147, 2-148, 2-154, 2-157, 2-163, 2-164  
Privilege, 2-152, 2-172, 2-174, 2-177, 2-178, 2-181  
Privileged instruction fault, 2-152, 2-173, 2-175, 2-179, 2-183, 2-195,  
2-201, 2-208, 2-222, D-1 through D-14  
Process interval timer (PIT), 2-137, 2-141, 2-146, 2-180, 2-195, 2-201,  
2-209, 2-223, 7-30  
Process not damaged (PND), 2-137, 2-139  
Process segment table, 3-1, 3-2, 3-4, 3-6, 3-20, 7-1, 7-8  
Process state register, 2-1, 2-129, 2-135 through 2-145, 2-147, 2-228

CDC PRIVATE

CDC CYBER 180 MAINFRAME  
MODEL INDEPENDENT GENERAL DESIGN SPECIFICATION  
Systems Development  
Architectural Design and Control

| DOC. ARH1700  
| REV. T  
| DATE Oct. 15, 1981  
| PAGE Index-8

Process virtual address (PVA), 2-2, 2-8, 2-10 through 2-17, 2-27, 2-31,  
2-48, 2-79, 2-159, 2-162, 2-163, 2-150, 2-167, 2-169, 2-178, 2-182,  
2-183, 2-188, 2-175, 2-202 through 2-214, 3-1, 3-2, 3-5, 3-8, 3-9,  
3-22  
Processor (see Central processing unit)  
Processor fault status (PFS), 2-129, 2-132, 2-180  
Processor halt, 2-133, 2-134  
Processor identifier (PID), 2-129, 2-131, 2-180  
Processor state register, 2-1, 2-129 through 2-134, 2-124, 2-228  
Processor test mode (PTM), 2-129, 2-132, 2-180  
Program address register (P register), 2-1, 2-2, 2-5, 2-27, 2-30, 2-31,  
2-136 through 2-138, 2-148, 2-157, 2-150, 2-180 3-24 through 3-26,  
5-4, 5-9, 7-2, 7-30, 7-32, 7-37  
Program interruptions, 2-172 through 2-223  
Program monitoring, 2-184  
PSA (see Previous save area pointer)  
PSM (see Page size mask)  
PTA (see Page table address)  
PTL (see Page table length)  
PTM (see Processor test mode)  
PVA (see Process virtual address)

R register (see Relocation register)  
RAM (see Reliability, Availability, Maintainability)  
Real memory address (RMA), 2-170, 2-227, 3-1, 3-4, 3-13, 3-16, 3-17,  
3-19, 4-10, 4-28, 4-32, 7-48  
Reconfiguration switch, 5-119, 5-120  
Reference numbers, 2-8, A-1 through A-5  
Register bit string, 2-41  
Reliability, Availability, Maintainability (RAM), 4-21, 5-122, 6-8, 8-1  
through 8-8  
Relocation register (R register), 5-4, 5-9  
Replace, 5-22 through 5-28  
Retry corrected error log, 2-180  
Ring number (RN), 2-2, 2-79, 2-150, 2-161, 3-1, 3-2, 3-4, 3-5, 3-9, 3-20  
through 3-22, 7-6, 7-30, 7-35, 7-37  
Ring number zero, 2-15, 2-17, 2-161, 2-163, 2-194, 2-201, 2-206, 2-217,  
2-220, 3-5, 7-7, D-1 through D-14, I-1 through I-7  
RMA (see Real memory address)  
RN (see Ring number)

S/PAGEID (see Segment page identifier)  
SCT (see Special characters table)  
SECDED (see Single error correction/double error detection)  
SEG (see Segment number)  
Segment, 3-2, 3-3, 3-20  
Segment descriptor, 2-161, 3-6, 3-20, 3-25  
Segment number (SEG), 2-2, 2-29 through 2-31, 2-79, 2-150, 2-172, 2-174,  
2-182, 2-185, 3-1, 3-2, 3-6, 3-9, 3-10, 7-6  
Segment page identifier (SPID), 3-14 through 3-16, 3-18

CDC PRIVATE

Segment table (see Process segment table)  
Segment table address (STA), 2-137, 2-143, 2-180, 3-6, 3-9, 7-30  
Segment table length (STL), 2-137, 2-142, 2-180, 3-6  
SFSA (see Stack frame save area)  
Shared memory, 1-9, 4-6, 4-8, 2-254  
Shift, 2-37, 2-38, 2-60, 2-255  
Short warning, 2-133, 2-134, 2-194, 2-201, 2-202, 2-223, 8-5, 8-7  
Sign toggle (see Negative sign toggle)  
Single error correction/double error detection (SECDED), 4-21, 4-30, 8-1  
Single precision, 2-84, 2-85  
SIT (see System interval timer)  
SM (see Symbol)  
SN (see Negative sign toggle)  
Soft error, 2-194, 2-201, 2-207, 2-223  
Special characters table (SCT), 2-71, 2-73  
Specification value (SV), 2-72, 2-73  
SPID (see Segment page identifier)  
SPT (see System page table)  
SRT (see Subscript range table)  
SS (see Status summary)  
STA (see Segment table address)  
Stack frame save area (SFSA), 2-147 through 2-150, 2-157, 2-158 through 2-163, 2-188, 2-175, 2-214, 3-5, 7-2, 7-37  
Stack frame save area descriptor, 2-161  
Stacks, 2-147  
Status summary (SS) - IOU, 2-134, 5-117, 5-121, 5-126  
Status summary (SS) - Memory, 4-23 through 4-25  
Status summary (SS) - Processor, 2-129, 2-132 through 2-134, 2-152, 2-180, 2-195, 2-215, 7-28  
STL (see Segment table length)  
Storage unit, 4-1, 4-2  
Subscript range table (SRT), 2-79  
SV (see Specification value)  
SVA (see System virtual address)  
Symbol (SM), 2-71  
System call, 2-165, 2-194, 2-201, 2-206, 2-223, D-1 through D-14  
System deadstart, 2-152, 5-79, 5-80, 5-113, 5-114, 5-116, 5-119  
System instructions, 2-1  
System interval timer (SIT), 2-129, 2-131, 2-146, 2-180, 2-194, 2-201, 2-206, 2-223  
System page table (SPT), 2-170, 2-173, 3-1, 3-13 through 3-19, 7-1, 7-8, 7-9  
System virtual address (SVA), 2-172, 2-182, 2-183, 2-214, 3-1, 3-2, 3-5, 3-8 through 3-11, 3-13 through 3-19  
TE (see Trap enable)  
TED (see Trap enable delay)  
TEF (see Trap enable flip-flop)  
Test mode (TM), 5-119, 5-121  
Timing, 1-10

Timeout, 5-96  
TM (see Test mode)  
Top of stack (TOS), 2-137, 2-145, 2-147, 2-154, 2-161, 2-163, 2-164, 2-218, 7-30, I-1 through I-7  
TOS (see Top of stack)  
TP (see Trap pointer)  
Trap enable (TE), 2-137, 2-144, 2-180, 2-225, 2-245, 7-30  
Trap enable delay (TED), 2-137, 2-144, 2-194, 2-217, 2-225  
Trap enable flip-flop (TEF), 2-137, 2-144, 2-194, 2-217  
Trap exception, 2-194, 2-201, 2-207, 2-223  
Trap interrupt, 2-193, 2-217, 2-245  
Trap pointer (TP), 2-137, 2-144, 2-180, 7-30  
Two-port multiplexer, 5-56 through 5-91  
UCR (see User condition register)  
UEM (see Unified extended memory)  
UEM enable, 7-4, 7-13, 7-27, 7-31, 7-34  
UM (see User mask)  
Uncorrectable error, 2-133, 2-134, 4-23 through 4-25, 4-34  
Undefined, 2-3, 2-124, 2-148, 2-156, 2-158, 2-184, 2-229, 2-239, 2-253, 2-257, 2-259, 4-9, 4-11, 4-12, 7-1, 7-38, 7-41  
Unified extended memory (UEM), 7-2, 7-3, 7-5, 7-6, 7-11, 7-22 through 7-25, 7-41, 7-50  
Unimplemented instruction, 2-195, 2-201, 2-208, 2-222  
Untranslatable pointer (UTP), 2-137, 2-143, 2-161, 2-163, 2-180, 7-30  
Untranslatable virtual machine identifier (UVMID), 2-137, 2-145, 2-151, 7-30  
Unused bits, 2-6  
User condition register (UCR), 2-92, 2-137, 2-140, 2-146, 2-148, 2-149, 2-166, 2-177, 2-178, 2-180, 2-193, 2-195 through 2-198, 2-201, 2-208 through 2-186, 2-214, 2-216, 2-218, 7-30, 7-36, 7-37  
User mask (UM), 2-92, 2-137, 2-140, 2-148, 2-180, 2-187, 2-189, 2-190, 2-192, 2-193, 2-213, 2-218, 2-221, 7-30, 7-37  
UTP (see Untranslatable pointer)  
UVMID (see Untranslatable virtual machine identifier)  
Vector, 2-4, 2-219, 2-248 through 2-263  
Virtual machine, 2-151  
Virtual machine capability list (VMCL), 2-129, 2-133, 2-145, 2-151, 2-160, 2-180, 2-214  
Virtual machine identifier (VMID), 2-137, 2-145, 2-148, 2-150, 2-151, 2-160, 2-214, 7-28 through 7-30, 7-37  
Virtual memory mechanism, 1-1, 2-5, 2-173, 2-183, 3-1 through 3-28  
VMCL (see Virtual machine capability list)  
VMID (see Virtual machine identifier)  
Word (64 bits), 2-7  
X register, 2-1, 2-6, 2-9, 2-18, 2-35, 2-137, 2-138, 2-148, 2-149  
Zero field toggle (ZF), 2-71, 2-78  
ZF (see Zero field toggle)