

**CONTROL DATA®**  
**AC104-A CENTRAL PROCESSOR**  
**DC111-A COMMUNICATIONS MODULE**

Volume 2

**DIAGRAMS**  
**CABLE TABS**

**CONTROL DATA**  
CORPORATION

**CUSTOMER ENGINEERING MANUAL**

D. LEIGH.

**CONTROL DATA®**  
**AC104-A CENTRAL PROCESSOR**  
**DC111-A COMMUNICATIONS MODULE**

Volume 2

**DIAGRAMS**  
**CABLE TABS**



## REVISION RECORD

REVISION	DESCRIPTION
01 (9-15-67)	Preliminary Edition. Information in this manual current through Product Designation CPU01-A01 and CHB01-A01.
02 (1-29-68)	Engineering/Publication Change Order 17631. New Product Designation CPU01-A02. Pages revised: 5-31, 5-37, 5-43, 5-49, 6-61, 6-63, 6-67, 6-69, 6-73, 6-75, 6-79 and 6-81.
03 (1-20-68)	Publications Change Order 18576 which incorporates Engineering Change Orders 17786, 17830 and 18343. New Product Designations are AC104-A03, CR105-A01 and DC111-A01. Pages revised: Cover, Title Page, Contents, 1-1, 1-5, 1-7, 2-3, 2-5, 2-7, 2-9, 2-11, 2-13, 2-17, 2-19, 2-21, 2-23, 2-27, 2-37, 2-41, 2-43, 2-45, 2-47, 2-49, 2-51, 2-53, 3-i, 3-19, 3-23, 3-29, 3-41, 4-1, 4-3, 4-5, 4-7, 4-9, 4-11, 4-13, 4-15, 4-17, 4-19, 4-21, 4-23, 4-25, 4-27, 4-29, 4-31, 4-33, 4-35, 4-37, 4-41, 4-43, 4-45, 4-47, 4-49, 4-51, 4-53, 4-55, 4-57, 4-59, 4-67, 4-69, 4-73, 4-77, 4-79, 4-81, 4-83, 4-85, 5-7, 5-33, 5-35, 5-39, 5-41, 5-45, 5-47, 5-51, 5-53, 5-89, 6-59, 6-65, 6-71, 6-77 and 6-83. Pages added: 1-9, 1-11, 4-i, 6-197, 6-199, 6-201, 7-0, 7-1, 8-1, 8-3, 8-5, 8-7, 8-9, 8-11, 8-13, 8-15, 8-17, 9-1, 9-2, 9-3, 9-4, 9-5, 9-7, 9-8, 9-9, 9-11, 9-13, 9-14, 9-15, 9-17, 9-19, 9-21, 9-23, 9-25, 9-27, 9-29, 9-31, 9-33, 9-35, 9-37, 9-39, and 9-41.
A (10-9-68)	Manual released; includes Field Change Order 18461, equipment level AC104-A05 and Engineering Change Order 20696, publications change only. This printing obsoletes all previous editions.
B (12-13-68)	Manual not affected. Engineering Change Order 20639.
C (12-13-68)	Manual revised. Engineering Change Order 20704, publication change only. Page 8-7 revised.
D (12-13-68)	Manual not affected. Engineering Change Order 20736.
E	Manual revised. Engineering Change Order 21229, to incorporate
Publication No. 60181000	

REVISION	DESCRIPTION
E (Cont'd) (12-13-68)	Engineering Change Orders 19601, 19861 and 19960 into this manual. Pages 1-14, 1-15, 2-1, 2-5, 2-8, 2-19, 2-23, 2-29, 2-37, 2-51, 2-52, 2-53, 2-65, 3-1, 3-3, 3-7, 3-9, 3-11, 3-13, 3-17, 3-19, 3-23, 3-29, 3-35, 3-41, 3-43, 3-45, 3-51, 3-63, 3-75, 3-77, 3-93, 3-97, 3-101, 3-103, 3-105, 3-111, 3-115, 3-117, 3-119, 3-121, 3-123, 3-127, 3-135, 4-3, 4-5, 4-7, 4-9, 4-11, 4-13, 4-15, 4-19, 4-22, 4-33, 4-37, 4-41, 4-43, 4-45, 4-49, 4-51, 4-53, 4-67, 4-79, 4-83, viii, ix, 6-5, 6-7, 6-11, 6-13, 6-17, 6-51, 6-52, 6-57, 6-109, 6-121, 6-123, 6-131, 6-133, 6-135, 6-137, 6-139, 6-167, 6-169, 6-171, 6-173, 6-175, 6-197, 8-5 and 8-7 revised.
F (2-28-69)	Manual revised; includes Engineering Change Order 21227, publication change only. Pages 10-17, 10-19 and 10-21 revised.
G (2-28-69)	Manual revised; includes Engineering Change Order 21773, publication change only. Pages 1-5, 1-7, 1-15, 2-1, 2-19, 2-37, 3-5, 3-7, 3-9, 3-11, 3-13, 3-19, 3-35, 3-43, 3-47, 4-1, 4-5, 4-7, 4-11, 4-13, 4-15, 4-19, 4-21, 4-31, 4-33, viii, 5-31, 5-33, 5-37, 5-39, 5-43, 5-45, 5-49, 5-51, 6-61, 6-63, 6-67, 6-69, 6-73, 6-75, 6-79, 6-81, 10-3, 10-4, 10-5 and 10-7 revised.
H (6-12-69)	Manual revised; includes Engineering Change Order 21714, equipment level CR105-A02. Pages 10-5 and 10-7 revised.
J (10-8-70)	Field Change Order 22076, equipment level AC104-A06. Page 1-4, 1-5, 2-3, 2-7, 2-9, 2-15, 2-17, 2-19, 2-21, 2-34, 2-35, 2-36, 2-37, 2-42, 2-43, 2-48, 2-49, 2-70, 2-71, 3-3, 3-5, 3-7, 3-9, 3-11, 3-12, 3-13, 3-14, 3-15, 3-23, 3-29, 3-40, 3-41, 3-107, 3-111, 3-113, 3-125, 3-127, 4-1, 4-3, 4-5, 4-8, 4-9, 4-10, 4-11, 4-14, 4-15, 4-16, 4-17, 4-18, 4-19, 4-20, 4-21, 4-25, 4-26, 4-27, 4-29, 4-30, 4-31, 4-33, 4-35, 4-37, 4-39, 4-44, 4-45, 4-48, 4-49, 4-51, 4-53, 4-57, 4-59, 4-61, 4-67, 4-69, 4-79, 4-83 and 9-1 changed. Pages 2-6, 2-14, 2-16, 2-18, 2-20, 3-22, 3-106, 3-108, 3-110, 3-112, 3-124, 3-126, 4-0, 4-4, 4-24, 4-28, 4-32, 4-34, 4-38, 4-50, 4-52, 4-56, 4-58, 4-60, 4-66, 4-68, 9-21, 9-22, 9-23 and 9-24 added.
K (10-8-70)	Field Change Order 23184, equipment level AC104-A07. Page 2-11 changed.
L (10-8-70)	Field Change Order 24499, equipment level AC104-A08. Pages 1-14, 1-15, viii, ix, 5-23, 6-iii, 6-119, 8-1, 8-3, 8-5, and 8-9 changed.
N (10-8-70)	Field Change Order 25019, equipment level CR105-A04. Pages 1-9, 10-17, 10-19 and 10-21 changed.
P	FC025308 CR105 - A04.

Address comments concerning this manual to:

Control Data Corporation  
Technical Publications Department  
4201 North Lexington Avenue  
Arden Hills, Minnesota 55112

or use Comment Sheet in the back of this manual.





TITLE: AC106-A, CR106-A, DC111-A, AT124-A CE Diagrams

C.E. TRAINING COPY

REASON FOR CHANGE:

Field Change Order 23466, equipment level AC106-A01 thru A10 and AT124-A01 and A02. To (1) improve the reliability and maintainability and to (2) reduce the manufacturing cost of the 3514 Computer System by replacing the present HSSP with one of a new design.

INSTRUCTIONS: Replace the following pages with the attached revised pages:

Rec of Revs

4-31	4-53	5-79
4-33	5-61	5-81
4-35	5-63	5-83
4-37	5-65	
4-39	5-67	10-31
4-41	5-69	10-33
4-43	5-71	
4-45	5-73	
4-47	5-75	
4-49	5-77	
4-51		

Note: These prints were drawn for the AC-106. To be used on a AC-104 the page numbers will have to be changed. RB

New HSSP  
F116 - P/N 5231 5000  
- P/N 1855 2500

ORIGINATED BY \_\_\_\_\_ APPROVED \_\_\_\_\_ DATE \_\_\_\_\_



## FOREWORD

This manual contains customer engineering material for the CONTROL DATA® AC104-A Central Processor, DC111-A Communications Channel and CR105-A Console. It consists primarily of logic and power diagrams. A maintenance section will be added later on.

The manual is intended for use as a maintenance aid by personnel who have attended the CONTROL DATA training course on the above devices. It is not primarily a training manual and thus does not contain a detailed explanation of theory.

The following CONTROL DATA publications will also be useful in maintaining the above devices.

- 3500 Computer System Reference Manual
- 3500 Computer System Site Preparation Manual
- 3300/3500 Computer Systems Instruction Codes
- 3L00 System Maintenance Monitor Reference Manual
- Parts Data for AC104-A, DC111-A and CR105-A
- Maintenance Aids for AC104-A (Command Timing Charts)
- Maintenance Aids for AC104-A, DC111-A and CR105 (Module Striptabs and Maps)
- INTEBRID® Circuits Manual
- 3000 Series Computer Systems Input/Output Specification IBM Selectric Series 73 Reference Manual (Applies to Console Typewriter)



GENERAL CONTENTS

VOLUME 1	Part 1.	General Information
	Part 2.	Main Control Section
	Part 3.	Arithmetic Section
	Part 4.	Business Data Processor Section
VOLUME 2	Part 5.	Relocation Section
	Part 6.	Block Control Section
	Part 7.	Maintenance Panel and I/O Switch Panel
	Part 8.	Central Processor Power Wiring
	Part 9.	Central Processor Cable Tabs
	Part 10.	Console
	Part 11.	Maintenance

CONTENTS - VOLUME 2

Part 5. Relocation Section		D4 Control	6-15
Block Diagram - Main Control and Block Control Interface with Page File	5-i	Miscellaneous Controls	6-17
Block Diagram - Page File and Storage Interface Address Bits	5-iii	I/O Enables (Chan 0-7)	6-19
Page File Control 1 - Priority and Address Change Compare	5-1	F0 and D0 Translations	6-23
Page File Control 2 - Illegal Write and Read/Write	5-3	Register File Address Translations and Search Buffer Register	6-25
Page File Control 3 - Storage and Data Enables	5-5	Typewriter O Register and Typewriter Switches	6-27
Page File Address Decoding and Timing Stage Delay Chain	5-7	Data Bus Register (D4)	6-29
Storage Address Register Bits 00-05, 07, and 08, and Address Parity Generator	5-9	Block Control Timing Chain (T150-T157)	6-41
Storage Address Register and Address Holding Register Bits 09 and 10, and Partial Page Adder	5-13	Z0 Control	6-43
Storage Address Register and Address Holding Register Bits 11-16 and RD/WR PF Addr Bits 0-5	5-15	Z0 Register	6-45
Storage Address Register Bits 06 and 17, Addr Holding Reg Bit 17, Ill. WR Sensed, and RD/WR PF Addr Bit 06	5-21	Z0 Translations	6-57
Storage Protect, No Response, and Parity Generator	5-23	S0 Register and Address Translations	6-59
Block Diagram - PF → (A00-11)	5-25	Register File Locations 00-77	6-61
Block Diagram - (A00-11) → PF	5-27	Chan B Control (Ext Stat Bits 00-11 → Fan-In and Ext Line Ints 0-7 → Fan-In)	6-85
Read/Write Page Address Bits	5-28	F0 Translations (B Control)	6-101
Page File Sense/Digit Line Configuration and Address Structure	5-29	Common Control (Chan 0-7) and Int Mask Register Bits 00-07	6-103
Page File Quadrants 0-3	5-31	Channel Coupler Control	6-107
Block Diagram - Data Flow in Relocation Section	5-55	Interrupt Priority	6-109
Data Bus and Data Parity Generator/Checker	5-57	Interrupt Fan-In	6-113
Data Bus Parity Bits 24-27	5-73	Internal Faults and Interrupt Mask Reg Bits 08-11	6-117
Par. Err Ident and Int Code Bits 0-6, Part. WR Bits 0-4, and Data to PF (Write 13th Bit)	5-75	Block Diagram - Status Control	6-119
TCS to DTL Conversion for Displays	5-79	Status Fan-In	6-121
		Chan 0-3 A Control	6-125
		Chan 0-3 C Control	6-133
		O Register (Chan 0-3)	6-141
		O Register Fan-In (Chan 0-3)	6-157
		Chan 4-7 A Control	6-161
		Chan 4-7 C Control	6-169
		O Register (Chan 4-7)	6-177
		O Register Fan-In (Chan 4-7)	6-193
		Communication Channel Dummy Modules	6-197
Part 6. Block Control Section			
Block Diagram - Block Control Data and Control	6-i		
Block Diagrams - Block Control I/O Channels, Reg File, and Interrupt Priority	6-ii		
Block Control Timing Chain (T158-T166 and T265-T268)	6-1		
Block Control Priority	6-5		
Clear Sequence and Connect/Function Cont	6-9		
Typewriter, Clock, and Program Controls	6-10		
D4 I/O and SRCH/MOVE Control	6-13		



Part 7. Maintenance Panel and I/O Switch Panel

I/O Switch Panel	7-i
Tabs for Maintenance Panel	7-2
Computer Maintenance Panel Schematic	7-3

Part 8. Central Processor Power Wiring

Typical Power Distribution	8-1
Inter-Unit Power Connections	8-3
Central Computer Assemblies	8-5
CPU AC and Terminator Power Distribution	8-7
Power Control and Logic Chassis Schematic	8-9
Logic Power Supply Schematic	8-11
Terminator Supply Schematic (40V, 20 amp)	8-13
Emergency Off Panel Schematic	8-15
Power Control Panel Schematic	8-17

Part 9. Central Processor Cable Tabs

Part 10. Console

Console Assembly and Cabling Diagram	10-1
Tabs for Display Panel	10-2
Display Panel Assembly Schematic	10-3
Tabs for Console Switch Panel	10-4
Schematic-Console Switch Panel, Assembly A3	10-5
Schematic-Console Display Panel, Assembly A2	10-7
Tabs for Typewriter Logic Chassis	10-8
Typewriter Logic Chassis Schematic	10-9

Light Driver Card	10-10
Octal Translator Schematic	10-11
Block Diagram - Typewriter	10-13
Typewriter Logic Interface	10-14
Selectric Typewriter Wiring Diagram	10-15
Typewriter Timing and Control	10-17
Case Control and Decoding and Type Code Print Enables	10-19
O Register Bits 0-5 and BCD Char to Storage Transmit Enable	10-23
Real-Time Clock, Auto-Step OSC and Typewriter to BCD Word Line Select	10-25
Typewriter to BCD Diode-Matrix Memory Translator	10-31
BCD to Typewriter-Word Line Select	10-33
BCD to Typewriter-Diode Matrix Memory Translator	10-35
Relay Drivers	10-37
Type Load Timing	10-38
Type Dump Timing	10-39

Part 11. Maintenance

Introduction	11-1
Instruments, Tools, and Materials	11-1
3500-T CEM Tool Kit	11-1
Publications	11-1
Maintenance Panel	11-2
Channel Coupler	11-4
Maintenance Mode	11-6
Margin Testing	11-9
Scheduled Maintenance	11-10
Emergency Maintenance Procedures	11-23





MAIN CONTROL									
0	1	2	3	4	5	6	7	8	9
184626	184630	184626	184630	184626	184630	184626	184630	184626	184630
004	004	003	003	002	002	001	001	000	000
2-63	2-83	2-61	2-81	2-59	2-79	2-57	2-77	2-55	2-75
A									
DO, P1, P3, P6 BITS 12-14									
184584	184709	184884	183710	184584	183710	184884	183985	184884	
01	01	01	01	01	01	01	01	01	
004	000	003	001	002	000	001	000	000	
2-73	2-85	2-71	2-89	2-69	2-87	2-67	2-91	2-65	
B									
CO, FO, F1, S6 BITS 12-14									
B6 CARRY NETWORK									
CO, FO, F1, S6 BITS 09-11									
S6 GATES									
CO, FO, F1, S6 BITS 06-08									
C3 GATES									
CO, FO, F1, S6 BITS 03-05									
P6 CARRY NETWORK									
CO, FO, F1, S6 BITS 00-02									

ARITHMETIC									
0	1	2	3	4	5	6	7	8	9
184394	184394	184394	184008	184008	184008	184400	184008	184008	184008
01	01	01	01	01	01	02	01	01	01
005	004	003	011	010	009	000	008	007	006
3-89	3-87	3-95	3-63	3-61	3-59	3-77	3-57	3-55	3-53
A									
IO, I1, E1, E2 BITS 20-23									
IO, I1, E1, E2 BITS 16-19									
IO, I1, E1, E2 BITS 12-15									
A1, A2, A3 ADDER BITS 20-23									
A1, A2, A3 ADDER BITS 16-19									
A1, A2, A3 ADDER BITS 12-15									
GROUP CARRY INTERCHANGE									
A1, A2, A3 ADDER BITS 08-11									
A1, A2, A3 ADDER BITS 04-07									
A1, A2, A3 ADDER BITS 00-03									
B									
IO, I1, E1, E2 BITS 06-11									
IO, I1, E1, E2 BITS 04-07									
IO, I1, E1, E2 BITS 00-03									
Q1, Q2, Q3 ADDER BITS 20-23									
Q1, Q2, Q3 ADDER BITS 16-19									
Q1, Q2, Q3 ADDER BITS 12-15									
ADDER CONTROLS									
Q1, Q2, Q3 ADDER BITS 08-11									
Q1, Q2, Q3 ADDER BITS 04-07									
Q1, Q2, Q3 ADDER BITS 00-03									

BDP									
0	1	2	3	4	5	6	7	8	9
186090	186032	185850	186031	184635	184635	202934	186087	186094	
01	01	01	01	01	01	00	01	01	
000	000	000	000	000	001	000	000	000	
4-27	4-11	4-9	4-1	4-3	4-7	4-13	4-5	4-21	
A									
MAINTENANCE REGISTER									
MEMORY REQUEST									
MEMORY REQUEST TRANSLATIONS									
START CONTROL									
RNI 2 TIMING									
RNI 3 TIMING									
MAIN TIMING									
INTERRUPT STOP									
BLOCK RESTART									
B									
D5 AND D6 CONTROL									
CAC 2 AND 3									
CAC 1									
W 3, 4, 5, AND 6 CONTROL									
FUNCTION TRANSLATIONS									
FUNCTION TRANSLATIONS									
FUNCTION TRANSLATIONS									
BCD FAULT									
CONDITION REGISTER									
OPERATION COMPLETE									

MAIN CONTROL									
0	1	2	3	4	5	6	7	8	9
184688	184688	184688	184710	185134	184691	184629	185220	184753	
01	01	01	02	02	01	01	01	02	
002	001	000	000	000	000	000	000	000	
2-35	2-33	2-31	2-21	2-1	2-29	2-25	2-15	2-13	
A									
CO, DO, FO, F1 BITS 21-23									
CO, DO, FO, F1 BITS 18-20									
CO, DO, FO, F1 BITS 15-17									
S6, P6 CONTROLS									
MAIN TIMING CHAIN									
FUNCTION TRANSLATION - 3									
FUNCTION TRANSLATION - 1									
B6 ADD CYCLE CONTROLS									
B5 ADD CHAIN CONTROLS									
B									
MISCELLANEOUS CONTROLS									
C3, D2, D0 CONTROLS									
MAIN CHAIN CYCLE EXITS									
START ARITHMETIC MEMORY REQUEST									
MAIN CHAIN CYCLE FFS									
FUNCTION TRANSLATION - 2									
FO, F1, FB, P1, P3 CONTROLS									
ADD TIMING CHAIN									
B1, B2, B3, B4, B6 CONTROLS									

ARITHMETIC									
0	1	2	3	4	5	6	7	8	9
184395	184395	184395	184395	184779	183981	184395	184395	184395	
01	01	01	01	01	01	01	01	01	
003	002	001	000	000	000	007	006	005	004
3-105	3-103	3-101	3-99	3-95	3-97	3-113	3-111	3-109	3-107
A									
X1, X2, I4 BITS 18-23									
X1, X2, I4 BITS 12-17									
X1, X2, I4 BITS 06-11									
X1, X2, I4 BITS 00-05									
Z2 - I5 ENABLE - A									
Z2 - I5 ENABLE - B									
X2, X3, I5 BITS 18-23									
X2, X3, I5 BITS 12-17									
X2, X3, I5 BITS 06-11									
X2, X3, I5 BITS 00-05									
B									
EXPONENT ADDER AND REGISTER BITS 21-23									
EXPONENT ADDER AND REGISTER BITS 18-20									
EXPONENT ADDER AND REGISTER BITS 15-17									
EXPONENT ADDER AND REGISTER BITS 12-14									
EXPONENT CONTROLS									
CHARACTER DISASSEMBLY									
SHIFT COUNT ADDER									
CONSTANT GENERATOR									
MAINTENANCE REGISTER BITS 08-15 AND 20-23									
MAINTENANCE REGISTER BITS 00-07 AND 16-19									

BDP									
0	1	2	3	4	5	6	7	8	9
185530	185531	185572	185680	186092	186091	186010	184472	185533	
01	01	02	01	02	02	03	02	01	
000	000	000	000	000	000	000	000	000	
4-59	4-53	4-49	4-51	4-41	4-43	4-45	4-67	4-69	
A									
D5 BITS 00-05 AND 12-17									
C5 COMPARE NETWORK									
J3, J5, AND J7									
J4, D7, Z2 AND Z3									
W2 A FIELD C LOOK-AHEAD									
W2 C FIELD CURRENT CHARACTER									
W2 EDIT CONTROLS									
L1									
L2									
B									
D5 BITS 06-11 AND BITS 18-23									
J8 AND J9									
D6 BITS 00-31									
D6 BITS 32-55									
BCD ADDER									
W2 CHARACTER GENERATOR									
W3 BITS 00-05 W4 BITS 00-05									
W5 BITS 00-05 W6 BITS 00-05									
W3 BITS 06-11 W4 BITS 06-11									
W5 BITS 06-11 W6 BITS 06-11									

MAIN CONTROL			BDP			ARITHMETIC			
0	1	2	3	4	5	6	7	8	9
184754	185237	185111	184830	186640	187050	184582	184874	184874	
02	01	01	01	00	00	01	02	02	
000	000	000	000	000	000	000	002	003	
2-37	2-43	2-53	2-39	2-41	4-79, 81	4-83, 85	3-1	3-9	3-11
A									
STORAGE CONTROLS									
INTERRUPT CONTROL									
DIGIT COUNTER									
ISR, OSR, CIR AND CONDITION REGISTER BITS 0, 1, 2									
INTERRUPT CONTROLS AND CONDITION REGISTER BITS 3, 4, 5									
W0 ASCII TO BCD									
W1 BCD TO ASCII									
MANUAL CONTROL									
TIMING CHAIN T2 AND T3 MASTER									
TIMING CHAIN T2 AND T3 SLAVE									
B									
INTERRUPT MODE CYCLE CONTROLS									
KEYBOARD CONTROLS									
AUTO LOAD									
GO, STOP, AND MASTER CLEAR									

ARITHMETIC									
0	1	2	3	4	5	6	7	8	9
185277	185461	184729	184885	185275	185113	185534	185482	185135	185626
02	01	03	01	02	01	01	03	02	02
000	000	000	000	000	000	000	003	002	000
3-43	3-45	3-47	3-49	3-31	3-33	3-35	3-37	3-39	3-41
A									
I0 AND I1 ENABLES									
I2 AND I3 ENABLES									
I4 AND I5 ENABLES									
I6 AND I7 ENABLES									
FLOATING POINT ADD/SUBTRACT SEQUENCE									
MULTIPLY SEQUENCE									
DIVIDE SEQUENCE									
COMPLEMENT AND MERGE									
I4, I5 IAI SEQUENCE									
66.0 BDP SEQUENCE									
B									
FUNCTION TRANSLATION - A									
FUNCTION TRANSLATION - B									
FUNCTION TRANSLATION - C									
FUNCTION TRANSLATION - D									
CONSTANT DERIVATIONS									
TIMING FANOUT									
CYCLE COUNT									
COUNT TRANSLATIONS									
FAULTS AND CONDITIONS FOR BRANCHING									

ARITHMETIC									
0	1	2	3	4	5	6	7	8	9
184399	184399	184399	184398	184397	184397	184397	184397	184397	
01	01	01	01	01	01	01	01	01	
002	001	000	000	005	004	003	002	001	000
3-133	3-131	3-129	3-149	3-147	3-145	3-143	3-141	3-139	3-137
A									
E3, E4 BITS 16-23									
E3, E4 BITS 08-15									
E3, E4 BITS 00-07									
NORMALIZE SENSE TRANSLATIONS									
SHIFT NETWORK LOWER 1, 2, 4 BITS 40-47									
SHIFT NETWORK LOWER 1, 2, 4 BITS 32-39									
SHIFT NETWORK LOWER 1, 2, 4 BIT 24-31									
SHIFT NETWORK LOWER 1, 2, 4 BITS 16-23									
SHIFT NETWORK LOWER 1, 2, 4 BITS 08-15									
SHIFT NETWORK LOWER 1, 2, 4 BITS 00-07									
B									
MBI AND MBO REGISTERS									
SHIFT NETWORK UPPER 8, 16, 32 BITS 07, 15, 23, 31, 39, 47									
SHIFT NETWORK UPPER 8, 16, 32 BITS 06, 14, 22, 30, 38, 46									
SHIFT NETWORK UPPER 8, 16, 32 BITS 05, 13, 21, 29, 37, 45									
SHIFT NETWORK UPPER 8, 16, 32 BITS 04, 12, 20, 28, 36, 44									
SHIFT NETWORK UPPER 8, 16, 32 BITS 03, 11, 19, 27, 35, 43									
SHIFT NETWORK UPPER 8, 16, 32 BITS 02, 10, 18, 26, 34, 42									
SHIFT NETWORK UPPER 8, 16, 32 BITS 01, 09, 17, 25, 33, 41									
SHIFT NETWORK UPPER 8, 16, 32 BITS 00, 08, 16, 24, 32, 40									

NOTE: (1) BDP MODULE (2) THE 50-PAK PART NUMBER IS 8 DIGITS; THE LAST 2 DIGITS REPRESENT THE REVISION LEVEL OF THE 50-PAK. WHEN ORDERING A 50-PAK, USE THE 8-DIGIT PART NUMBER.

CONTROL DATA CORPORATION			CHASSIS MAP, UNIT I	
DEVELOPMENT DIVISION			MAIN CONTROL, ARITHMETIC, AND BDP	
DRAWING NO. C 60181000		PAGE VIII		REV. 7

BLOCK CONTROL									
0	1	2	3	4	5	6	7	8	9
184003	184003	185437	185437	183980		185437	185437	184003	184003
01	01	01	01	01		01	01	01	01
003	002	003	002	000		001	000	001	000
6-153	6-149	6-139	6-137	6-157		6-135	6-133	6-145	6-141
CHANNEL 3 B LOWER	CHANNEL 2 B LOWER	CHANNEL 3 C CONTROLS	CHANNEL 2 C CONTROLS	B LOWER FAN-IN		CHANNEL 1 C CONTROLS	CHANNEL 0 C CONTROLS	CHANNEL 1 B LOWER	CHANNEL 0 B LOWER
184003	184003	185415	185415		183980	185415	185415	184003	184003
01	01	01	01		01	01	01	01	01
011	010	003	002		001	001	000	009	008
6-155	6-151	6-131	6-129		6-159	6-127	6-125	6-147	6-143
CHANNEL 3 B UPPER	CHANNEL 2 B UPPER	CHANNEL 3 A CONTROLS	CHANNEL 2 A CONTROLS	B UPPER FAN-IN		CHANNEL 1 A CONTROLS	CHANNEL 0 A CONTROLS	CHANNEL 1 B UPPER	CHANNEL 0 B UPPER

BLOCK CONTROL									
0	1	2	3	4	5	6	7	8	9
185301	185301	185301	185301	184660	183984	183984	183984	184700	
00	00	00	00	01	01	01	01	00	
003	002	001	000	000	000	001	002	000	
6-79	6-73	6-67	6-61	6-59	6-47	6-49	6-51	6-55	
6-81	6-75	6-69	6-63						
6-85	6-77	6-71	6-65						
REGISTER FILE LOCATIONS 40-77, UPPER 12	REGISTER FILE LOCATIONS 40-77, LOWER 12	REGISTER FILE LOCATIONS 00-37, UPPER 12 AND 2 CONTROL	REGISTER FILE LOCATIONS 00-37, LOWER 12 AND 2 CONTROL	Z0 TRANSLATION	Z0 REGISTER BITS 00-03	Z0 CONTROL	TIMING CHAIN T100-T157	Z0 REGISTER BITS 16-19	
185161	185379			185161	185379	185380	184854	184853	
01	00			01	01	01	01	01	
000	000			000	000	000	000	000	
6-57	6-45			6-43	6-41			6-53	

RELOCATION									
0	1	2	3	4	5	6	7	8	9
185301	185301	185301	185301	184699	184992	185210	184875	183374	183374
00	00	00	00	02	01	00	01	01	01
007	006	005	004	000	000	000	000	000	001
5-49	5-43	5-37	5-31	5-7	5-3	5-1	5-5	5-9	5-11
5-51	5-45	5-39	5-33						
5-53	5-47	5-41	5-35						
PAGE FILE QUADRANT 3	PAGE FILE QUADRANT 2	PAGE FILE QUADRANT 1	PAGE FILE QUADRANT 0	ADDRESS BUS BITS 06 AND 17, AND ILLEGAL WRITE	ADDRESS BUS BITS 15 AND 16	ADDRESS BUS BITS 13 AND 14	ADDRESS BUS BITS 11 AND 12	ADDRESS BUS BITS 09 AND 10	ILLEGAL WRITE SWITCH COMPARE
				185236	184755	184755	184755	184663	186443
				01	01	01	01	01	01
				000	002	001	000	000	000
				5-21	5-19	5-17	5-15	5-13	5-23

BLOCK CONTROL									
0	1	2	3	4	5	6	7	8	9
184658	184658	184658	184658	183986	183987	183987	184659	185416	185649
01	01	01	01	01	01	01	01	01	01
003	002	001	000	000	001	000	000	000	000
6-91	6-89	6-87	6-85	6-103	6-123	6-121	6-117	6-109	6-101
CHANNEL 3 B CONTROLS	CHANNEL 2 B CONTROLS	CHANNEL 1 B CONTROLS	CHANNEL 0 B CONTROLS	CHANNEL 0,1,4,5 COMMON CONTROLS	ODD STATUS FAN-IN	EVEN STATUS FAN-IN	INTERNAL MASK AND INTERRUPT	INTERRUPT PRIORITY 1 AND 4	FO TRANSLATIONS B CONTROLS
184658	184658	184658	184658	183986	185677	183983	183983	185293	
01	01	01	01	01	01	01	01	01	
007	006	005	004	001	000	001	000	000	
6-99	6-97	6-95	6-93	6-105	6-107	6-115	6-113	6-111	
CHANNEL 7 B CONTROLS	CHANNEL 6 B CONTROLS	CHANNEL 5 B CONTROLS	CHANNEL 4 B CONTROLS	CHANNEL 2,3,6,7 COMMON CONTROL	CHANNEL COUPLER CONTROL	ODD INTERRUPT FAN-IN	EVEN INTERRUPT FAN-IN	INTERRUPT PRIORITY 2 AND 3	

BLOCK CONTROL									
0	1	2	3	4	5	6	7	8	9
185304	185438	183988	183988	183988	183982	185458	184854	185414	185460
01	01	00	00	00	01	01	01	01	01
000	000	005	004	003	000	000	001	000	000
6-5	6-25	6-39	6-37	6-35	6-19	6-13	6-1	6-17	6-23
BLOCK CONTROL PRIORITY 1 AND 4	REGULAR FILE ADDRESS TRANSLATION AND SEARCH BUFFER	D4 REGISTER BITS 05,11,17,23	D4 REGISTER BITS 04,10,16,22	D4 REGISTER BITS 03,09,15,21	I/O ENABLES CHANNEL 0-3	D4 I/O AND SEARCH/ MOVE CONTROL	TIMING CHAIN T158-T165	MISCELLANEOUS CONTROL	FO TRANSLATION
185304	185417	183988	183988	183988	183982	185413	185391	185459	185281
01	01	00	00	00	01	02	01	01	01
001	000	002	001	000	001	000	000	000	000
6-7	6-9	6-33	6-31	6-29	6-21	6-15	6-3	6-11	6-27
BLOCK CONTROL PRIORITY 2 AND 3	CLEAR SEQUENCE AND CONNECT/ FUNCTION CONTROL	D4 REGISTER BITS 02,08,14,20	D4 REGISTER BITS 01,07,13,19	D4 REGISTER BITS 00,06,12,18	I/O ENABLES CHANNEL 4-7	D4 CONTROL	TIMING CHAIN T166 AND T265-T268	TYPEWRITER, CLOCK, AND PROGRAM CONTROL	TYPEWRITER REGISTER AND SWITCHES

RELOCATION									
0	1	2	3	4	5	6	7	8	9
184668	184668	184668	184668	184668	183989	184668	184668	184668	184668
01	01	01	01	01	01	01	01	01	01
007	006	005	004	000	000	003	002	001	000
5-71	5-69	5-67	5-65	5-73	5-63	5-61	5-59	5-57	
DATA BUS BITS 21-23	DATA BUS BITS 16-20	DATA BUS BITS 15-17	DATA BUS BITS 12-14	DATA BUS PARITY BITS 24-27	DATA BUS BITS 09-11	DATA BUS BITS 08-08	DATA BUS BITS 03-05	DATA BUS BITS 00-02	
185392	185392	185392	185392	185392	185392	185392	185136	185136	
00	00	00	00	00	00	00	00	00	
005	004	003	002	001	000	000	001	000	
5-89	5-87	5-85	5-83	5-81	5-79	5-77	5-75		
CONSOLE LIGHT DRIVERS: CHANNEL STATUS AND MISCELLANEOUS	CONSOLE LIGHT DRIVERS: CHANNEL STATUS AND MISCELLANEOUS	CONSOLE LIGHT DRIVERS: F UPPER	CONSOLE LIGHT DRIVERS: B8 AND F LOWER	CONSOLE LIGHT DRIVERS: MISCELLANEOUS	CONSOLE LIGHT DRIVERS: A/Q/E REGISTER	PARTIAL WRITE BITS 2-4 AND INTERRUPT CODE BITS 3, 5, 6	PARTIAL WRITE BITS 0 AND 1 AND INTERRUPT CODE BITS 0,1,2,4		


BLOCK CONTROL									
0	1	2	3	4	5	6	7	8	9
184003	184003	185415	185415		183980	185415	185415	184003	184003
01	01	01	01		01	01	01	01	01
015	014	007	006		003	005	004	013	012
6-191	6-187	6-167	6-165		6-195	6-163	6-161	6-183	6-179
CHANNEL 7 B UPPER	CHANNEL 6 B UPPER	CHANNEL 7 A CONTROLS	CHANNEL 6 A CONTROLS	B LOWER FAN-IN		CHANNEL 5 A CONTROLS	CHANNEL 4 A CONTROLS	CHANNEL 5 B UPPER	CHANNEL 4 B UPPER
184003	184003	185437	185437	183980		185437	185437	184003	184003
01	01	01	01	01		01	01	01	01
007	006	007	006	002		005	004	005	004
6-189	6-185	6-175	6-173	6-193		6-171	6-169	6-181	6-177
CHANNEL 7 B LOWER	CHANNEL 6 B LOWER	CHANNEL 7 C CONTROLS	CHANNEL 6 C CONTROLS	B UPPER FAN-IN		CHANNEL 5 C CONTROLS	CHANNEL 4 C CONTROLS	CHANNEL 5 B LOWER	CHANNEL 4 B LOWER

MAINTENANCE PANEL									
0	1	2	3	4	5	6	7	8	9
SEE PAGE 7-1									


RELOCATION									
0	1	2	3	4	5	6	7	8	9
SEE PAGE 7-1									

- NOTES:
- ① DUMMY MODULE PART NO. 186944--
  - ② DUMMY MODULE PART NO. 186943--
  - ③ DUMMY MODULE PART NO. 186942--
  - 4. DUMMY MODULES REPLACE A, B, AND C CONTROL MODULES WHEN A PARTICULAR CHANNEL(S) IS NOT PRESENT.
  - 5. JACK LOCATIONS FOR B UPPER AND B LOWER MODULES ARE EMPTY WHEN A CHANNEL IS NOT PRESENT.
  - ⑥ THE 50-PAK PART NUMBER IS 8 DIGITS; THE LAST 2 DIGITS REPRESENT THE REVISION LEVEL OF THE 50-PAK. WHEN ORDERING A 50-PAK, USE THE 8-DIGIT PART NUMBER. EXAMPLE: 18400301











CONTROL DATA		TITLE	PRODUCT	
DEVELOPMENT DIVISION		BLOCK DIAGRAM PAGE FILE AND STORAGE INTERFACE ADDRESS BITS	SIZE	REV.
			C 60181000	A
			SHEET	PAGE 5-iii



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2A284-M1	5- 21		NOT MAIN CONTROL ADDR, COMPARE
B3	2A288-J3	5- 13		NOT MAIN CONTROL ADDR, COMPARE
C0	2A186-L1	6- 43		
C1	2A186-L0	6- 43		RC PAGE FILE REQUEST
C3	2A287-O3	5- 15		NOT MAIN CONTROL ADDR, COMPARE
D0	2B1A8-L1	6- 17		

(Allows bursts of 11us approx) of block control (I/O) priority)

D1	2R1A8-L0	6-17	NOT PC RESERVE TO PAGE FILE
D2	2A2B6-Q3	5-17	NOT MAIN CONTROL ADDR. COMPARE
D3	2A2B5-Q3	5-19	NOT MAIN CONTROL ADDR. COMPARE
E2	2A2B8-I3	5-13	EXECUTIVE MODE
E3	2A2A5-X2	5-3	2A2A5-RW ADDRESS CHANGE DETECTED
F2	2A2B5-H3	5-19	EXECUTIVE MODE
F3	2A2A5-E1	5-3	2A2A5-AV EXECUTIVE MODE
G0	2A2A5-L3	5-3	NOT STORAGE BUS REQUEST
G2	2A2B7-H3	5-15	EXECUTIVE MODE
G3	2A2A4-I1	5-7	EXECUTIVE MODE
H0	2A1A06J06D-07		MC REQUEST PAGE FILE
H1	1R0B4-R1	2-7	
H2	2A1A06J06D-08		NOT (EXECUTIVE MODE)
H3	1A4A06P01D-08		
I0	1R0B4-R0	2-7	
I1	2A1A06P03F-03		
I2	1A4A06J20F-03		
I3	1C0B0-F1	2-45	
J0	2A1A06P03F-04		
J1	1A4A06J20F-04		
J2	1C0B0-F0	2-45	
J3	2A1A06P03F-06		
K0	1A4A06J20F-06		
K1	1C0B3-H3	2-49	NOT (MASTER CLR + INTERNAL CLR)
K2	2A1A06P03F-05		
K3	1A4A06J20F-05		
L0	1C0B3-H2	2-49	
L1	2A2A7-R0	5-5	NOT LOAD S FROM BLOCK CONTROL
L2	2A2B6-H3	5-17	EXECUTIVE MODE
L3	2R2B9-D1	5-75	
M0	2R2B9-D0	5-75	BLOCK CONTROL PRIORITY
M1	2A2A5-U3	5-3	LOAD S FROM MAIN CONTROL
M2	2A2A7-V1	5-5	NOT LOAD S FROM MAIN CONTROL
M3	2A2A5-H3	5-3	MAIN CONTROL PRIORITY
N0	2A2A7-L3	5-5	BLOCK CONTROL PRIORITY
N1	2A2B4-I3	5-21	
N2	2A2R6-P3	5-17	ROP + STOR COMPARE BIT 14
N3	2A2B6-S0	5-17	2A2A6-RG ROP + STOR COMPARE BIT 13
O0	2A2B8-S1	5-13	BLOCK CONTROL PRIORITY
O1	2A2B5-M0	5-19	MAIN CONTROL PRIORITY
O2	2A2B5-S0	5-19	ROP + STOR COMPARE BIT 15
O3	2A2B5-P3	5-19	ROP + STOR COMPARE BIT 16
P0	2A2B6-M0	5-17	MAIN CONTROL PRIORITY
P1	2A2A9-T0	5-11	BLOCK CONTROL PRIORITY
P2	2A2B8-I2	5-13	NOT BLOCK CONTROL ADDR COMP EN
P3	2A2B7-P2	5-15	NOT BLOCK CONTROL ADDR COMP EN
Q0	2A2B7-H0	5-15	MAIN CONTROL PRIORITY
Q1	2A2A8-T0	5-9	BLOCK CONTROL PRIORITY
Q2	2A2B4-J0	5-21	NOT BLOCK CONTROL ADDR COMP EN
Q3	2A2A7-R1	5-5	2A2A6-BJ NOT STORAGE ADDR REPLY TIME
R0	2A2B8-S0	5-13	LOAD S REGISTER
R1	2A2B4-K3	5-21	NOT LOAD S REGISTER
R2	2A2B5-B0	5-19	BLOCK CONTROL COMPARE BIT 10
R3	2A2B8-G0	5-13	BLOCK CONTROL COMPARE BIT 09
S0	2A2B8-E0	5-13	2A2A6-RN BLOCK CONTROL COMPARE BIT 09
S1	2A2A8-T1	5-9	2A2A8-AM LOAD S REGISTER
S2	2A2B7-B0	5-15	NOT LOAD S REGISTER
S3	2A2B6-P2	5-17	NOT BLOCK CONTROL ADDR COMP EN
T0	2A2B7-R1	5-15	BLOCK CONTROL COMPARE BIT 11
T1	2A2B6-B0	5-17	NOT LOAD S REGISTER
T2	2A2A9-T1	5-11	2A2A9-AM LOAD S REGISTER
T3	2A2B7-I2	5-15	BLOCK CONTROL COMPARE BIT 12
U0	2A2B5-P2	5-19	NOT BLOCK CONTROL ADDR COMP EN
U1	2R2B9-X0	5-75	
U2	2R2B9-X1	5-75	NOT LOAD S REG
U3	2A2B6-I2	5-17	BLOCK CONTROL COMPARE BIT 14
V0	2A2B5-R1	5-19	BLOCK CONTROL COMPARE BIT 15
V1	2A2A4-L0	5-7	2A2A4-RY PAGE FILE BUSY
V2	2A2A5-G3	5-3	2A2A6-AU OPERAND ADDRESS COMPARE ENABLE
V3	2A2A5-E2	5-3	2A2A6-RP BLOCK CONTROL ADDR COMPARE EN
W0	2A2B5-I2	5-19	BLOCK CONTROL COMPARE BIT 16
W1	2A1A06J06D-09		PF ADDR REPLY TO MN CONTROL
W2	1A4A06P01D-09		
W3	1R0B7-S1	2-19	
X0	2A1A06J06D-10		
X1	1A4A06P01D-10		
X2	1R0B7-S0	2-19	
X3	2A2R8-I0	5-13	2A2A6-RU RNI + RADR COMPARE BIT 09
Y0	2A2R6-R1	5-17	2A2A6-RS BLOCK CONTROL COMPARE BIT 13
Y1	2A2A5-X3	5-3	2A2A6-AW NOT PAGE FILE TIME 5
Y2	2A2A7-A3	5-5	MASTER CLEAR PAGE FILE
Y3	2A2B8-H0	5-13	RNI + RADR COMPARE BIT 10
Z0	2A2B7-S1	5-15	RNI + RADR COMPARE BIT 11
Z1	2A2R8-D0	5-13	2A2A6-AY ROP + STOR COMPARE BIT 09
Z2	2A2B8-A0	5-13	ROP + STOR COMPARE BIT 10
Z3	2A2B6-N2	5-17	RNI + RADR COMPARE BIT 14
Z4	2A2B7-N2	5-15	RNI + RADR COMPARE BIT 12
Z5	2A2B7-P3	5-15	ROP + STOR COMPARE BIT 12
Z6	2A2B7-S0	5-15	ROP + STOR COMPARE BIT 11
Z7	2A2R5-S1	5-19	RNI + RADR COMPARE BIT 15
Z8	2A2R5-N2	5-19	RNI + RADR COMPARE BIT 16
Z9	2R1A8-J1	6-17	2A2A6-RZ INSTRUCTION ADDR COMPARE EN
Z10	2A2A5-F3	5-3	2A2A6-RY RNI + RADR COMPARE BIT 13
Z11	2A2R6-S1	5-17	




Starts Timing Chain.

Address Change Detect

CONTROL DATA	PAGE FILE CONTROL I	PRODUCT
DEVELOPMENT DIVISION	PRIORITY AND ADDRESS CHANGE COMPARE	SIZE DRAWING NO. C 60181000
	LOC:2A2A6 PART NO.185210 SER.000	REV. AA
		SHEET 5-1


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2B5-U3	5	19	ENABLE ILLEGAL WRITE SWITCHES
A3	2A2A4-J0	5	7	2A2A4-AJ WRITE PAGE FILE
B0	2A2B9-M3	5	23	2A2A5-AB STOR PROTECT COMP TO ILL. WR
B2	2A2R7-V1	5	15	NOT OPERAND REFERENCE
B3	2A2R8-Q0	5	13	SAVE NEW (S) RFG UNTIL CHANGE
C0	2A2B6-T0	5	17	AUTO LOAD/AUTO DUMP ADDRESS OR EXECUTIVE MODE
C1	2A2R4-M0	5	21	AUTO LOAD/AUTO DUMP ADDR. EN.
C2	2A2R6-V1	5	17	NOT OPERAND REFERENCE
C3	2A2R5-V1	5	19	NOT OPERAND REFERENCE
D0	2A2R4-A0	5	21	2A2A5-AF PAGE FILE ILLEGAL WRITE SENSED
D1	2A2R7-U3	5	15	PAGE 0 OR NOT EXECUTIVE MODE
D2	2A2R4-L3	5	21	NOT OPERAND REFERENCE
D3	2A2R8-V1	5	13	NOT OPERAND REFERENCE
E0	2A2A4-M3	5	7	NOT PAGE FILE TIME 0
E1	2A2A6-F3	5	1	2A2A5-AV EXECUTIVE MODE
E2	2A2A6-S2	5	1	2A2A6-BP BLOCK CONTROL ADDR COMPARE EN
E3	2A2B4-D2	5	21	BLOCK CONTROL COMPARE BIT 17
F0	2A1A06J06E-06			
	1A4A06P01E-06			
	1A2A1-B2	4	11	
F1	2A1A06J06E-05			READ C OPERAND REQUEST(EDIT+ 67(0+1))
	1A4A06P01F-05			
	1A2A1-B3	4	11	
F2	2A2R4-D3	5	21	RNI + RADR COMPARE BIT 17
F3	2A2A6-X2	5	1	2A2A6-BZ INSTRUCTION ADDR COMPARE EN
G0	2A2B5-T2	5	19	NOT BLOCK CONTROL OR MON STATE
G1	2A2B9-U0	5	23	RUS REQUEST
G2	2A2R4-C3	5	21	POP + STOR COMPARE BIT 17
G3	2A2A6-S1	5	1	2A2A6-AU OPERAND ADDRESS COMPARE ENABLE
H0	2A2B4-P0	5	21	WRITE INTO STORAGE
H1	2A2B9-V1	5	23	2A2B9-AV RD/WR PAGE FILE ADDR REPLY
H2	2A2B5-O1	5	19	SAVE NEW (S) REG UNTIL CHANGE
H3	2A2R6-O1	5	17	SAVE NEW (S) REG UNTIL CHANGE
I0	2A1A06P03R-06			
	1A4A06J20R-06			
	1C0A0-L1	2	37	
I1	2A1A06P03R-05			STORE CYCLE, INT. PROCESSING
	1A4A06J20R-05			





12 1C0A0=L0 2- 37  
 2A1A06J06D-06  
 1A4A06P01D-06  
 1B0AB=T2 2- 13  
 13 2A1A06J06D-05  
 1A4A06P01D-05  
 1B0AB=T3 2- 13  
 J0 2A1A06P03A-07  
 1A4A06J20A-07  
 1C0A0=Q0 2- 37  
 J1 2A1A06P03A-08  
 1A4A06J20A-08  
 1C0A0=Q1 2- 37  
 J2 2A1A06P05D-04  
 1A4A06J14D-04  
 1B0B5=U3 2- 5  
 J3 2A1A06P05D-03  
 1A4A06J14D-03  
 1B0B5=U2 2- 5  
 K0 2B2B6=H1 5- 81  
 K1 2B2B6=H0 5- 81  
 K2 2A2A7=Q0 5- 5  
 K3 2A2B4=J3 5- 21  
 L0 2B2B6=C2 5- 81  
 L1 2B2B6=C3 5- 81  
 L2 2A2A4=X3 5- 7  
 L3 2A2A6=G0 5- 1  
 2A2A5-RK  
 2A2A6-AD  
 M0 2A1A06P03A-09  
 1A4A06J20A-09  
 1C0A0=I1 2- 37  
 M1 2A1A06P03A-10  
 1A4A06J20A-10  
 1C0A0=I0 2- 37  
 M3 2A2A6=K0 5- 1  
 N0 2B1A7=C3 6- 1  
 N1 2B1A7=C2 6- 1  
 N3 2A2A7=T2 5- 5  
 2A2A5-RR  
 2A2A5-RN  
 O0 2A1A06J16D-01  
 O1 2A1A06J16D-03  
 O2 2A2B6=A0 5- 17  
 O3 2A2B7=A0 5- 15  
 P0 2A2A4=R3 5- 7  
 P1 2A2A7=B3 5- 5  
 P2 2A2B5=N3 5- 19  
 P3 2A2R4=U0 5- 21  
 Q0 2A1A06P03A-01  
 1A4A06J20A-01  
 1C0A1=X3 2- 43  
 O1 2A1A06P03A-02  
 1A4A06J20A-02  
 1C0A1=X2 2- 43  
 Q2 2A2A4=F1 5- 7  
 Q3 2A2B6=N3 5- 17  
 R0 2A2A7=T3 5- 5  
 R1 2A2A7=V0 5- 5  
 R2 2A2B8=L2 5- 13  
 R3 2A2B7=N3 5- 15  
 S0 2B0B7=O3 6-113  
 S1 2B0B7=O2 6-113  
 S2 2A2B5=A0 5- 19  
 S3 2A2R7=O1 5- 15  
 T0 2A2A4=K0 5- 7  
 T1 2A2A7=W2 5- 5  
 T2 2A2A7=B1 5- 5  
 T3 2A2B4=P3 5- 21  
 U0 2A2A7=H0 5- 5  
 U2 2A2A4=Q3 5- 7  
 U3 2A2A6=J2 5- 1  
 2A2A5-AM  
 2A2A7-RZ  
 2A2A5-RP  
 V0 2A1A06J06E-03  
 1A4A06P01F-03  
 1A2A1=L0 4- 11  
 V1 2A1A06J06E-04  
 1A4A06P01F-04  
 1A2A1=L1 4- 11  
 V2 2A1A06P03R-01  
 1A4A06J20R-01  
 1C0A0=O1 2- 37  
 V3 2A1A06P03R-02  
 1A4A06J20R-02  
 1C0A0=O0 2- 37  
 W0 2A1A06J06E-09  
 1A4A06P01E-09  
 1B0B7=X0 2- 19  
 W1 2A1A06J06E-10  
 1A4A06P01F-10  
 1B0B7=X1 2- 19  
 W2 2A1A06P03R-03  
 1A4A06J20R-03  
 1C0A0=H1 2- 37  
 W3 2A1A06P03R-04  
 1A4A06J20R-04  
 1C0A0=H0 2- 37  
 X0 2A2B4=K1 5- 21  
 X1 2A2A7=B0 5- 5  
 X2 2A2A6=E3 5- 1  
 X3 2A2A6=U0 5- 1  
 2A2A5-RW  
 2A2A6-AW

(FIRST OPERAND)(DP INST.)  
 MONITOR STATE  
 OPERAND REFERENCE  
 DISABLE STOR PROTECT INDICATOR  
 BLOCK CONTROL PRIORITY DELAYED  
 SAVE NEW (S) REG UNTIL CHANGE  
 ENTER AUTO PROGRAM INDICATOR  
 PAGE FILE TIME 2  
 NOT STORAGE BUS REQUEST  
 MAIN CONT WRITE SIGNAL TO PF  
 MAIN CONTROL PRIORITY  
 NOT RC MCS WRITE TO PF  
 NOT STOR ADDR REPLY DELAYED  
 DISABLE STORAGE PROTECT SWITCH  
 ENTER AUTO PROGRAM SWITCH  
 READ/WRITE PAGE FILE  
 PAGE FILE TIME 4  
 MASTER CLEAR PAGE FILE  
 ENABLE PAGE FILE TO DATA BUS  
 ENABLE PAGE FILE TO DATA BUS  
 SET ILLEGAL WRITE  
 PAGE FILE TIME 3  
 ENABLE PAGE FILE TO DATA BUS  
 NOT BLOCK CONTROL BUS REQUEST  
 NOT STORAGE DATA ENABLE ON  
 ENABLE PAGE FILE TO DATA BUS  
 ENABLE PAGE FILE TO DATA BUS  
 SET ILLEGAL WRITE STATUS FF  
 READ/WRITE PAGE FILE  
 SAVE NEW (S) REG UNTIL CHANGE  
 PAGE FILE TIME 1  
 NOT DATA REPLY TO MAIN CONTROL  
 NOT RD/WR PAGE FILE PRIORITY  
 READ/WRITE PAGE FILE  
 SET TRANSMITTER ENABLE  
 PAGE FILE TIME 5  
 LOAD S FROM MAIN CONTROL  
 LEGAL WRITE FOR RDP  
 WRITE PF  
 (PF TIME 5)(MAIN CONT PRIORITY  
 IN PF)  
 READ PF  
 DOUBLE PRECISION FIRST OPERAND  
 STORAGE BUS REQUEST  
 ADDRESS CHANGE DETECTED  
 NOT PAGE FILE TIME 5





NOTE:  
 ① THE SET ILLEGAL WRITE FF  
 CONDITIONS ARE DESCRIBED  
 ON PAGE 5-23

CONTROL DATA		PAGE FILE CONTROL 2 ILLEGAL WRITE AND READ/WRITE PF CONTROLS		PRODUCT	
DEVELOPMENT DIVISION		LOC-2A2A5 PART NO.184992 SER.000		SIZE C 60181000	REV. A
				SHEET	PAGE 5-3

See Page 5-2 also


→ Data claim 82.5 NS



(Start Timing Chain)  
From Storage

pseudo operation

PIN	ORIGIN/DEST	PAGE	TEST POINT	SIGNAL DEFINITION
A3	2A2A6-U1	5- 1		MASTER CLEAR PAGE FILE
B0	2A2A5-X1	5- 3		STORAGE BUS REQUEST
B1	2A2A5-T2	5- 3		NOT RD/WR PAGE FILE PRIORITY
B3	2A2A5-P1	5- 3		MASTER CLEAR PAGE FILE
C0	2A2B9-W3	5- 23		NOT STOR ADDR REPLY
C2	2A1A06J05E-10			ADDR REPLY FROM INT STOR B
C3	2A1A06J05E-09			ADDR REPLY FROM INT STOR A
D0	2B2A5-U3	5- 73		NOT RC DATA XMIT ENABLE
D1	2B2A5-U2	5- 73		ADDR REPLY FROM INT STOR A
D2	2A1A06J03E-10			EXTERNAL STORAGE ADDR. REPLY
D3	2A1A06J03E-09			
E2	2A1A06J07E-09			
E3	2A1A06J08E-09			
F0	2A1A06J07E-10			
F1	2A1A06J08E-10			
F3	2A2B9-V0	5- 23	2A2A7-PA	REQUEST TO INTERNAL STORAGE A
G3	2A2B9-G1	5- 23		INITIATE PSEUDO STORAGE REPLY
H3	2A1A06J05E-08			MASTER CLEAR PAGE FILE
I0	2A1A06J05E-07			REQUEST TO INTERNAL STORAGE B
I1	2A1A06J07E-07			REQUEST TO EXTERNAL STORAGE
J0	2A1A06J08E-07			
J1	2A1A06J07E-08			
J3	2A1A06J08E-08			
L0	2A2A4-K3	5- 7		NOT PAGE FILE FAST MODE SLAVE
L1	2B2B8-R2	5- 77		
L3	2A2A6-K1	5- 1		EN PARTIAL WRITE BITS TO STOR
M2	2A2B4-I3	5- 21		BLOCK CONTROL PRIORITY
M3	2A2A4-L1	5- 7		BLOCK CONTROL PRIORITY
N0	2B2A5-R1	5- 73		NOT MASTER CLEAR PAGE FILE
N1	2B2A5-R0	5- 73		
P3	2A2A4-L3	5- 7		DATA TRANSMITTERS ON
Q0	2A2A5-K2	5- 3		NOT PAGE FILE SLOW MODE SLAVE
R0	2A2A6-I2	5- 1		BLOCK CONTROL PRIORITY DELAYED
R1	2A2A6-N3	5- 1	2A2A6-BJ	NOT LOAD S FROM BLOCK CONTROL
S0	2B2B9-G0	5- 75		NOT STORAGE ADDR REPLY TIME
S1	2B2B9-G1	5- 75		NOT STOR ADDR REPLY TIME
S2	2B2B9-S3	5- 75		SELECT MAIN CONT PAR WR BITS
S3	2B2B9-S2	5- 75		
T0	2B1B7-F3	6- 3		
T1	2B1B7-F2	6- 3		
T2	2A2A5-N3	5- 3	2A2A5-RN	DATA REPLY TO BLOCK CONTROL
T3	2A2A5-R0	5- 3		NOT STOR ADDR REPLY DELAYED
U0	2B2B9-R2	5- 75		NOT BLOCK CONTROL BUS REQUEST
U1	2R2B9-R3	5- 75		EN PARTIAL WRITE BITS TO STOR
U2	2B2B8-S3	5- 77		
U3	2B2B8-S2	5- 77		
V0	2A2A5-R1	5- 3		SELECT MAIN CONT PAR WR BITS
V1	2A2A6-J3	5- 1		NOT STORAGE DATA ENABLE ON
V2	2B2A5-X0	5- 73		NOT LOAD S FROM MAIN CONTROL
V3	2B2A5-X1	5- 73		STORRE STORAGE PARITY CHECK
W0	2A2A5-U0	5- 3		SET TRANSMITTER FNABLE
W2	2A2A5-T1	5- 3	2A2A7-RZ	NOT DATA REPLY TO MAIN CONTROL
W3	2A2B9-R0	5- 23	2A2B9-AP	PSEUDO REPLY DELAYED
X0	2B2B8-X1	5- 77		NOT STORAGE DATA REPLY TIME
X1	2B2B8-X0	5- 77		
X2	2A1A06J06E-02			
X3	1A4A06P01E-02			
	1B0B7-W2	2- 19		
	2A1A06J06E-01			
	1A4A06P01E-01			
	1B0B7-W3	2- 19		



1 for 300NS

Read M.C. can Sample Data from Storage  
Write - Stop R.x. Data & M.C. can continue.

gate data to Storage

ROFFEN (Pg 2-19)



Data Timing Chain

82 1/2 NS

NOTES:  
1. ALL TTDL DELAYS HAVE SAME DELAY TIMES ON RESPECTIVE PINS.


CONTROL DATA		PAGE FILE CONTROL 3		PRODUCT	
DEVELOPMENT DIVISION		STORAGE AND DATA CONTROL DATA TIMING CHAIN.		SIZE DRAWING NO. C 60181000	
LOC-2A2A7 PART NO.184875 SER.000		REV. A		SHEET PAGE 5-5	

29



B<sup>2</sup>

P6 Request



S6 Register



Relocation Section (S bus)




S Register



Address into PIF


ADDRESSING SCHEME

Address bits



0 = Lower address  
1 = Upper address

- NOTES:
1. Bit  $2^0$  selects the SECTION 0 = SEC. 1, 1 = SEC. 0
  2. Bits  $2^3$  and  $2^4$  SELECT THE WORD FOR QUAD. 0 and 1 and the GROUP FOR QUAD. 2 and 3.
  3. Bits  $2^5$  and  $2^6$  SELECT THE GROUP FOR QUAD. 0 and 1 and the WORD for QUAD. 2 and 3.



PHYSICAL LOCATION

2A2A0 B0

2A2A1 B1

2A2A2 B2

2A2A3 B3



6 5 4 3 2 1 0  
 X X Quad Sector  
 0 1 1 0 0 1 1


3X21Y2  
 3Y11X1  
 1S21S3  
 1D31D0

NOT Bits


Octal Translations

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2A0-D1	5-49		QUADRANT 3 Y=1, QUADRANT 1 X=1
A0	2A2A2-C1	5-37		QUADRANT 3 X=3, QUADRANT 1 Y=3
A3	2A2A2-G0	5-37		QUADRANT 2 Y=2, QUADRANT 0 X=2
A3	2A2A0-K1	5-49		QUADRANT 3 X=1, QUADRANT 1 Y=1
B0	2A2A1-I1	5-43		QUADRANT 3 Y=0, QUADRANT 1 X=0
B3	2A2A2-D1	5-37		QUADRANT 2 Y=1, QUADRANT 0 X=1
C0	2A2A0-C1	5-49		QUADRANT 3 X=0, QUADRANT 1 Y=0
C0	2A2A0-G1	5-49		QUADRANT 2 X=0, QUADRANT 0 Y=0
C3	2A2A2-B1	5-37		QUADRANT 2 Y=1, QUADRANT 0 X=1
C3	2A2A3-F1	5-31		QUADRANT 3 X=0, QUADRANT 1 Y=0
D0	2A2A1-B1	5-43		QUADRANT 2 Y=1, QUADRANT 0 X=1
D0	2A2A1-D1	5-43		QUADRANT 2 Y=1, QUADRANT 0 X=1
D3	2A2A3-C1	5-31		QUADRANT 3 X=0, QUADRANT 1 Y=0
D3	2A2A2-G1	5-37		QUADRANT 3 X=0, QUADRANT 1 Y=0
E0	2A2A0-B1	5-49		QUADRANT 2 Y=1, QUADRANT 0 X=1
E0	2A2B4-D1	5-21		NOT PAGE FILE ADDRESS BIT 06
E3	2A2B6-H2	5-17		NOT PAGE FILE ADDRESS BIT 03
F0	2A2A1-G1	5-43		QUADRANT 2 Y=0, QUADRANT 0 X=0
F1	2A2A3-B1	5-31		PAGE FILE TIME 3
F3	2A2A5-O2	5-3		QUADRANT 2 X=1, QUADRANT 0 Y=1
F3	2A2A3-D1	5-31		QUADRANT 2 X=1, QUADRANT 0 Y=1
G0	2A2A1-C1	5-43		QUADRANT 2 Y=1, QUADRANT 0 X=1
G0	2A2B5-H2	5-19		NOT PAGE FILE ADDRESS BIT 05
G3	2A2B5-E0	5-19		NOT PAGE FILE ADDRESS BIT 04
H0	2A2A0-I1	5-49		QUADRANT 3 Y=2, QUADRANT 1 X=2
H1	2A2A2-K0	5-37		QUADRANT 3 Y=3, QUADRANT 1 X=3
H3	2A2A0-G0	5-49		QUADRANT 2 X=3, QUADRANT 0 Y=3
H3	2A2A3-Q0	5-31		QUADRANT 2 X=3, QUADRANT 0 Y=3
I0	2A2A1-K1	5-43		QUADRANT 2 Y=3, QUADRANT 0 X=3
I0	2A2A1-Q0	5-43		QUADRANT 2 Y=3, QUADRANT 0 X=3
I1	2A2A3-K1	5-31		EXECUTIVE MODE
I3	2A2A6-G3	5-1		QUADRANT 3 X=2, QUADRANT 1 Y=2
J0	2A2A2-I1	5-37		EXECUTIVE MODE
J0	2A2A0-K0	5-49		QUADRANT 3 X=2, QUADRANT 1 Y=2
J1	2A2A5-A3	5-3	2A2A4-AJ	WRITE PAGE FILE
J1	2A2B6-E0	5-17		NOT PAGE FILE ADDRESS BIT 02
J3	2A2A3-I1	5-31		QUADRANT 2 X=2, QUADRANT 0 Y=2
J3	2A2A1-K0	5-43		QUADRANT 2 X=2, QUADRANT 0 Y=2
K0	2A2A5-T0	5-3	2A2A5-AM	PAGE FILE TIME 1
K1	2A2B2-C1	5-37		QUADRANT 1 DIGIT GATE 3 AND QUADRANT 1 DIGIT GATE 0
K1	2A2B2-F0	5-39		QUADRANT 1 DIGIT GATE 3 AND QUADRANT 1 DIGIT GATE 0
K3	2A2A7-J3	5-5		NOT PAGE FILE FAST MODE SLAVE
L0	2A2A6-S0	5-1	2A2A4-RV	PAGE FILE BUSY
L1	2A2A7-H3	5-5		NOT MASTER CLEAR PAGE FILE
L3	2A2A7-P3	5-5		NOT PAGE FILE SLOW MODE SLAVE
M0	2A2B7-E0	5-15		NOT PAGE FILE ADDRESS BIT 00
M1	2A2B3-D1	5-33		QUADRANT 0 DIGIT GATE 1 AND QUADRANT 3 DIGIT GATE 2
M3	2A2B0-F1	5-49		QUADRANT 0 DIGIT GATE 1 AND QUADRANT 3 DIGIT GATE 2
N0	2A2A5-E0	5-3		NOT PAGE FILE TIME 0
N0	2A2B3-C1	5-31		QUADRANT 0 DIGIT GATE 3 AND QUADRANT 0 DIGIT GATE 0
N1	2A2B3-F0	5-33		QUADRANT 0 DIGIT GATE 3 AND QUADRANT 0 DIGIT GATE 0
N1	2A2B0-C1	5-49		QUADRANT 3 DIGIT GATE 3 AND QUADRANT 3 DIGIT GATE 0
N1	2A2B0-F0	5-51		QUADRANT 3 DIGIT GATE 3 AND QUADRANT 3 DIGIT GATE 0
N3	2A2A04J03F-03	5-15		NOT PAGE FILE SLOW MODE
O0	2A2B7-H2	5-15		NOT PAGE FILE ADDRESS BIT 01
P0	2A2R2-D0	5-39		QUADRANT 1 DIGIT GATE 1 AND QUADRANT 0 DIGIT GATE 2
P3	2A2B3-F1	5-31		QUADRANT 0 DIGIT GATE 2
P3	2A2A04J03E-03	5-15		NOT PAGE FILE FAST MODE
Q0	2A2B1-D0	5-45		QUADRANT 2 DIGIT GATE 1 AND QUADRANT 1 DIGIT GATE 2
Q0	2A2B2-F1	5-37		QUADRANT 2 DIGIT GATE 1 AND QUADRANT 1 DIGIT GATE 2
Q3	2A2A5-U2	5-3		PAGE FILE TIME 5
R0	2A2B1-C1	5-43		QUADRANT 2 DIGIT GATE 3 AND QUADRANT 2 DIGIT GATE 0
R3	2A2B1-F0	5-45		QUADRANT 2 DIGIT GATE 3 AND QUADRANT 2 DIGIT GATE 0
R3	2A2A5-P0	5-3		PAGE FILE TIME 4
S0	2A2B0-D0	5-51		QUADRANT 3 DIGIT GATE 1 AND QUADRANT 2 DIGIT GATE 2
T0	2A2B1-F1	5-43		QUADRANT 2 DIGIT GATE 2
T0	2A2R2-I1	5-39		QUADRANT 1 SENSE GATE 0 AND QUADRANT 1 SENSE GATE 1
U0	2A2B2-J0	5-37		QUADRANT 1 SENSE GATE 1
U0	2A2B3-G1	5-33		QUADRANT 0 SENSE GATE 2 AND QUADRANT 0 SENSE GATE 3
V0	2A2R3-I1	5-33		QUADRANT 0 SENSE GATE 0 AND QUADRANT 0 SENSE GATE 1
V0	2A2R3-J0	5-31		QUADRANT 0 SENSE GATE 1
V1	2A2B2-G1	5-39		QUADRANT 1 SENSE GATE 2 AND QUADRANT 1 SENSE GATE 3
V1	2A2B2-J1	5-37		QUADRANT 1 SENSE GATE 3
W0	2A2R1-G1	5-45		QUADRANT 2 SENSE GATE 2 AND QUADRANT 2 SENSE GATE 3
W1	2A2R1-J1	5-43		QUADRANT 2 SENSE GATE 3
W1	2A2B0-I1	5-51		QUADRANT 3 SENSE GATE 0 AND QUADRANT 3 SENSE GATE 1
X0	2A2B0-J0	5-49		QUADRANT 3 SENSE GATE 1
X0	2A2B0-G1	5-51		QUADRANT 3 SENSE GATE 2 AND QUADRANT 3 SENSE GATE 3
X1	2A2B1-I1	5-45		QUADRANT 3 SENSE GATE 3
X1	2A2R1-J0	5-43		QUADRANT 2 SENSE GATE 0 AND QUADRANT 2 SENSE GATE 1
X3	2A2A5-L2	5-3	2A2A5-BK	PAGE FILE TIME 2

TRANSLATION MISLEADING



Timing Chain 82.5 uS long




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2A9-H0	5- 11		NOT STOR ADDR BIT 07 TO PAR, GENERATOR AND IND DRIVER
A3	2A2A8-13	5- 9		NOT STOR ADDR BIT 02 TO PAR, GENERATOR AND IND DRIVER



B0 2A2A04J01H-01  
 B1 2A2A04J01H-02  
 B2 2A2A04J01C-01  
 B3 2A2A04J01C-02  
 C0 2A2B4-B3 5- 21  
 C2 2A2A04J01D-02  
 C3 2A2A04J01D-01  
 D0 2A2A04J01J-02  
 D1 2A2A04J01J-01  
 D2 2A2A9-G2 5- 11  
 D3 2A2A8-G2 5- 9  
 E0 2A2A04J01G-02  
 E1 2A2A04J01G-01  
 E2 2A2A04J01B-02  
 E3 2A2A04J01B-01  
 F0 2A2A9-X1 5- 11  
 F1 2A2A8-H0 5- 9  
 F3 2A2A9-I3 5- 11  
 G2 2A2A8-D3 5- 9  
 H0 2A2A8-F1 5- 9  
 H1 2A2B5-H0 5- 19  
 H2 2A2A04J01A-01  
 H3 2A2A04J01A-02  
 I3 2A2A8-A3 5- 9  
 J0 2A2A04J01F-02  
 J1 2A2A04J01F-01  
 J2 2A2A8-X1 5- 9  
 K0 2A1A06J05A-10  
 K1 2A1A06J05A-09  
 K2 2A2A04J01E-02  
 K3 2A2A04J01E-01  
 L0 2A1A06J05B-08  
 L1 2A1A06J05B-07  
 M0 2A1A06J03B-07  
 M1 2A1A06J03B-08  
 M2 2A2B9-F0 5- 23  
 M3 2A2B9-G0 5- 23  
 N0 2A1A06J07B-08  
 N1 2A1A06J07B-07  
 O0 2A1A06J06B-07  
 O1 2A1A06J07A-10  
 P0 2A1A06J08A-10  
 P1 2A1A06J03A-10  
 P2 2A1A06J05A-01  
 P3 2A1A06J05A-02  
 Q0 2A2B4-L0 5- 21  
 Q2 2A1A06J05A-06  
 Q3 2A1A06J05A-05  
 R0 2A2B5-B1 5- 19 2A2A8-AS  
 R2 2A1A06J03A-05  
 R3 2A1A06J03A-06  
 S0 2A2B4-M2 5- 21  
 S2 2A1A06J07A-06  
 S3 2A1A06J08A-06  
 T0 2A1A06J08A-05  
 T1 2A2A6-N1 5- 1  
 T2 2A2A6-P0 5- 1 2A2A8-AM  
 T3 2A1A06J07A-02  
 U0 2A1A06J08A-01  
 U1 2A1A06J06B-07  
 U2 2A1A06J06B-08  
 U3 1A4A06P01B-07  
 V0 1A0B4-S3 2- 69  
 V1 2A1A06J06B-08  
 V2 2A1A06P01B-08  
 V3 1A0B4-S2 2- 69  
 W0 2A1A06J03A-01  
 W1 2A1A06J03A-02  
 W2 2A1A6-B3 6- 49  
 W3 2A1A6-B2 6- 49  
 X0 2A1B7-U1 6- 41  
 X1 2A1B7-U0 6- 41  
 X2 2A1A5-B3 6- 47  
 X3 2A1A5-B2 6- 47  
 X4 2A1A5-B0 6- 47  
 X5 2A1A5-B1 6- 47  
 X6 2A2A8-J2 5- 9  
 X7 2A2B7-B1 5- 15 2A2A8-RZ  
 X8 2A2B6-B1 5- 17 2A2A8-RV

STOR ADDR BIT 07 TO INDICATOR  
 STOR ADDR BIT 02 TO INDICATOR  
 NOT STOR ADDR BIT 06 TO PAR.  
 GENERATOR AND IND DRIVER  
 STOR ADDR BIT 03 TO INDICATOR  
 STOR ADDR BIT 08 TO INDICATOR  
 NOT STOR ADDR BIT 01 TO PAR.  
 GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 00 TO PAR.  
 GENERATOR AND IND DRIVER  
 STOR ADDR BIT 06 TO INDICATOR  
 STOR ADDR BIT 01 TO INDICATOR  
 NOT STOR ADDR BIT 05 TO PAR.  
 GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 08 TO PAR.  
 GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 03 TO PAR.  
 GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 00 TO PAR.  
 GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 08 TO PAR.  
 GENERATOR AND IND DRIVER  
 ADDR BIT 15 TO TERMINATE  
 STOR ADDR BIT 00 TO INDICATOR  
 NOT STOR ADDR BIT 02 TO PAR.  
 GENERATOR AND IND DRIVER  
 STOR ADDR BIT 05 TO INDICATOR  
 NOT STOR ADDR BIT 04 TO PAR.  
 GENERATOR AND IND DRIVER  
 ADDR BIT 04 TO INTERNAL STOR B  
 STOR ADDR BIT 04 TO INDICATOR  
 ADDR BIT 08 TO INTERNAL STOR B  
 ADDR BIT 08 TO INTERNAL STOR A  
 ADDR PAR, GENERATE  
 ADDR PAR, GENERATE  
 ADDR BIT 08 TO EXTERNAL STOR  
 ADDR BIT 04 TO EXTERNAL STOR  
 ADDR BIT 04 TO INTERNAL STOR A  
 ADDR BIT 00 TO INTERNAL STOR B  
 ADDR BIT 00 TO DETECT ILL, WR,  
 ADDR BIT 02 TO INTERNAL STOR B  
 MAIN CONTROL S BIT 04 SHIFTED  
 ADDR BIT 02 TO INTERNAL STOR A  
 ADDR, BITS 00, 02, AND 04 SET  
 ADDR BIT 02 TO EXTERNAL STOR  
 BLOCK CONTROL PRIORITY  
 LOAD S REGISTER  
 ADDR BIT 00 TO EXTERNAL STOR  
 S6(S BUS) BIT 08  
 ADDR BIT 00 TO INTERNAL STOR A  
 RC S BUS BIT 08 TO PAGE FILE  
 RC S BUS BIT 00 TO PAGE FILE  
 RC S BUS BIT 04 TO PAGE FILE  
 RC S BUS BIT 02 TO PAGE FILE  
 NOT STOR ADDR BIT 04 TO PAR.  
 GENERATOR AND IND DRIVER  
 MAIN CONTROL S BIT 00 SHIFTED  
 MAIN CONTROL S BIT 02 SHIFTED



CONTROL DATA	STORAGE ADDRESS REGISTER	PRODUCT
	BITS .00, .02, .04, .08 AND ADDRESS PARITY GENERATOR	SIZE
DEVELOPMENT DIVISION	LOC: 2A2A8 PART NO. I83374	DRAWING NO. C 60181000
	SER. 000	REV. A
		SHEET PAGE 5-7


Bd 6 on page 521  
 100  
 Y see above

136

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2B5-13	5- 19		NOT STOR ADDR BIT 16 TO PAR, GENERATOR AND IND DRIVER
A3	2A2B7-K0	5- 15		NOT STOR ADDR BIT 11 TO PAR, GENERATOR AND IND DRIVER
B0	2A2A04J017-01			RELOC ADDR BIT 16 TO INDICATOR

B1 2A2A04J01T-02  
 B2 2A2A04J01M-01  
 B3 2A2A04J01M-02  
 C0 2A2B5=K0 5- 19  
 C2 2A2A04J01N-02  
 C3 2A2A04J01N-01  
 D0 2A2A04J01U-02  
 D1 2A2A04J01U-01  
 D2 2A2B8=T2 5- 13  
 D3 2A2B8=T3 5- 13  
 E0 2A2A04J01S-02  
 E1 2A2A04J01S-01  
 E2 2A2A04J01L-02  
 E3 2A2A04J01L-01  
 F0 2A2B6=I3 5- 17  
 F1 2A2B4=I2 5- 21  
 F3 2A2B7=I3 5- 15  
 G2 2A2A8=D2 5- 9  
 H0 2A2A8=A0 5- 9  
 H1 2A2B5=X0 5- 19  
 H2 2A2A04J01K-01  
 H3 2A2A04J01K-02  
 I3 2A2A8=F3 5- 9  
 J0 2A2A04J01P-02  
 J1 2A2A04J01R-01  
 J2 2A2B6=K0 5- 17  
 K0 2A1A06J05B-02  
 K1 2A1A06J05B-01  
 K2 2A2A04J01P-02  
 K3 2A2A04J01P-01  
 L0 2A1A06J05B-06  
 L1 2A1A06J05B-05  
 M0 2A1A06J03B-05  
 M1 2A1A06J03B-06  
 W2 2A2B9=E0 5- 23  
 W3 2A2B9=F1 5- 23  
 N0 2A1A06J07B-06  
 N1 2A1A06J08B-06  
 N2 2A1A06J07B-05  
 O0 2A1A06J08B-05  
 O1 2A1A06J07B-02  
 O2 2A1A06J08B-01  
 O3 2A1A06J07B-01  
 O4 2A1A06J08B-01  
 P0 2A1A06J03B-02  
 P1 2A1A06J03B-01  
 P2 2A1A06J05A-03  
 P3 2A1A06J05A-04  
 Q0 2A2B4=L1 5- 21  
 Q2 2A1A06J05A-08  
 Q3 2A1A06J05A-07  
 R0 2A2B5=C3 5- 19 2A2A9-AS  
 R2 2A1A06J03A-07  
 R3 2A1A06J03A-08  
 S0 2A2B4=H3 5- 21  
 S2 2A1A06J07A-08  
 S3 2A1A06J08A-08  
 S4 2A1A06J07A-07  
 S5 2A1A06J08A-07  
 T0 2A2A6=M1 5- 1  
 T1 2A2A6=Q1 5- 1 2A2A9-AH  
 T2 2A1A06J07A-04  
 T3 2A1A06J08A-04  
 T4 2A1A06J07A-03  
 T5 2A1A06J08A-03  
 U0 2A1A06J06B-05  
 U1 1A4A06P01B-05  
 U2 1A0B4=P2 2- 69  
 U3 2A1A06J06B-06  
 U4 1A4A06P01B-06  
 U5 1A0B4=P3 2- 69  
 U6 2A1A06J03A-03  
 U7 2A1A06J03A-04  
 V0 2A1A6=G1 6- 49  
 V1 2A1A6=G0 6- 49  
 V2 2A1B7=X1 6- 41  
 V3 2A1B7=X0 6- 41  
 W0 2A1A5=F2 6- 47  
 W1 2A1A5=F3 6- 47  
 W2 2A1A5=G1 6- 47  
 W3 2A1A5=G0 6- 47  
 X0 2A2B7=V0 5- 15  
 X1 2A2A8=F0 5- 9  
 X2 2A2B7=C3 5- 15 2A2A9-PZ  
 X3 2A2B6=C3 5- 17 2A2A9-RY

RELOC ADDR BIT 11 TO INDICATOR  
 NOT STOR ADDR BIT 15 TO PAR, GENERATOR AND IND DRIVER  
 RELOC ADDR BIT 12 TO INDICATOR  
 RELOC ADDR BIT 17 TO INDICATOR  
 NOT STOR ADDR BIT 10 TO PAR, GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 09 TO PAR, GENERATOR AND IND DRIVER  
 RELOC ADDR BIT 15 TO INDICATOR  
 RELOC ADDR BIT 10 TO INDICATOR  
 NOT STOR ADDR BIT 14 TO PAR, GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 17 TO PAR, GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 12 TO PAR, GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 01 TO PAR, GENERATOR AND IND DRIVER  
 NOT STOR ADDR BIT 07 TO PAR, GENERATOR AND IND DRIVER  
 ADDR BIT 16 TO TERMINATE RELOC ADDR BIT 09 TO INDICATOR  
 NOT STOR ADDR BIT 03 TO PAR, GENERATOR AND IND DRIVER  
 RELOC ADDR BIT 14 TO INDICATOR  
 NOT STOR ADDR BIT 13 TO PAR, GENERATOR AND IND DRIVER  
 ADDR BIT 05 TO INTERNAL STOR B  
 RELOC ADDR BIT 13 TO INDICATOR  
 ADDR BIT 07 TO INTERNAL STOR B  
 ADDR BIT 07 TO INTERNAL STOR A  
 ADDR PAR, GENERATE  
 ADDR PAR, GENERATE  
 ADDR BIT 07 TO EXTERNAL STOR  
 ADDR BIT 05 TO EXTERNAL STOR  
 ADDR BIT 05 TO INTERNAL STOR A  
 ADDR BIT 01 TO INTERNAL STOR B  
 ADDR BIT 07 TO DETECCY ILL, WR,  
 ADDR BIT 03 TO INTERNAL STOR B  
 MAIN CONTROL S BIT 05 SHIFTED  
 ADDR BIT 03 TO INTERNAL STOR A  
 ADDR, BITS 01, 05, AND 05 SET  
 ADDR BIT 03 TO EXTERNAL STOR  
 BLOCK CONTROL PRIORITY  
 LOAD S REGISTER  
 ADDR BIT 01 TO EXTERNAL STOR  
 S6(S BUS) BIT 07  
 ADDR BIT 01 TO INTERNAL STOR A  
 RC S BUS BIT 07 TO PAGE FILE  
 RC S BUS BIT 01 TO PAGE FILE  
 RC S BUS BIT 05 TO PAGE FILE  
 RC S BUS BIT 03 TO PAGE FILE  
 ADDR BIT 05 TO DETECCY ILL, WR,  
 NOT STOR ADDR BIT-05 TO PAR, GENERATOR AND IND DRIVER  
 MAIN CONTROL S BIT 01 SHIFTED  
 MAIN CONTROL S BIT 03 SHIFTED




CONTROL DATA DEVELOPMENT DIVISION	STORAGE ADDRESS REGISTER BITS 01, 03, 05, 07 AND ADDRESS PARITY GENERATOR	PRODUCT
	LOC: 2A2A9 PART NO. 163374 SER.001	SIZE: DRAWING NO. C 60181000 SHEET PAGE 5-11

Bit 6 on Page 5-21 see above  
 37



PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2A6-V1	5- 1		ROP + STOR COMPARE BIT 10
A3	2A2B3-S0	5- 35		NOT BIT 01 FROM PF QUADRANT 0
B0	2A2A04J02P-02			
B1	2A2A04J02P-01			STOR ADDR BIT 10 TO INDICATOR
B2	2A2B2-S0	5- 41		NOT BIT 01 FROM PF QUADRANT 1
B3	2A2B0-S0	5- 53		NOT BIT 01 FROM PF QUADRANT 3
C0	2A2A04J02N-02			
C1	2A2A04J02N-01			STOR ADDR BIT 09 TO INDICATOR
C2	2A2B1-S0	5- 47		NOT BIT 01 FROM PF QUADRANT 2
C3	2A2B7-Q2	5- 15		NOT PAGE 0 TO ENABLE PAGE FILE QUADRANT BITS 2,3
D0	2A2A6-V0	5- 1	2A2A6-AY	ROP + STOR COMPARE BIT 09
D2	2A2B6-Q2	5- 17		NOT PAGE 0 TO ENABLE PAGE FILE QUADRANT BITS 4,5
D3	2A2B7-U2	5- 15		PAGE 0 TO DISABLE BITS 0 TO 8
E0	2A2A6-Q3	5- 1	2A2A6-RN	BLOCK CONTROL COMPARE BIT 09
E2	2A2B5-Q2	5- 19		NOT PAGE 0 TO ENABLE PAGE FILE QUADRANT BITS 6,7
E3	2A2B4-Q2	5- 21		NOT PAGE 0 TO ENABLE PAGE FILE QUADRANT BIT 8
F2	2A2B3-T1	5- 35		NOT BIT 00 FROM PF QUADRANT 0
F3	2A2B2-T1	5- 41		NOT BIT 00 FROM PF QUADRANT 1
G0	2A2A6-Q2	5- 1		BLOCK CONTROL COMPARE BIT 10
G2	2A2B1-T1	5- 47		NOT BIT 00 FROM PF QUADRANT 2
G3	2A2B0-T1	5- 53		NOT BIT 00 FROM PF QUADRANT 3
H0	2A2A6-U2	5- 1	2A2A6-RU	RNI + RADR COMPARE BIT 10
I0	2A2A6-T2	5- 1		NOT BLOCK CONTROL ADDR COMP EN EXECUTIVE MODE
I2	2A2A6-M2	5- 1		PAGE FILE OUT BITS 0 TO 7 = 0
I3	2A2A6-E2	5- 1		NOT MAIN CONTROL ADDR, COMPARE ENABLE PAGE FILE TO DATA BUS
J2	2A2B4-P1	5- 21		PAGE FILE OUT BITS 6 TO 7 = 0
J3	2A2A6-B3	5- 1		NOT ADDRESS BIT 10
L2	2A2A5-R2	5- 3		BIT 00 OUT OF PF TO DB XMTR
L3	2A2B5-T3	5- 19		
M0	2A2B4-H1	5- 21		
M2	2B2A9-H3	5- 57		
M3	2B2A9-H2	5- 57		
N0	2A2B4-J1	5- 21		NOT ADDRESS BIT 00
N2	2B2A9-G2	5- 57		
N3	2B2A9-G3	5- 57		
O2	2A2B6-T3	5- 17		
O3	2A2B7-T3	5- 15		
P2	2A2A04J02B-01			
P3	2A2A04J02B-02			
Q0	2A2A5-B3	5- 3		SAVE NEW (S) REG UNTIL CHANGE BIT 00 OUT OF PF TO INDICATOR
Q2	2A2A04J02A-01			
Q3	2A2A04J02A-02			
R2	2A1A06J03C-01			ADDR BIT 10 TO INTERNAL STOR A
R3	2A1A06J03C-02			
S0	2A2A6-Q0	5- 1		LOAD S REGISTER
S1	2A2A6-L0	5- 1		BLOCK CONTROL PRIORITY
S2	2A1A06J03B-09			ADDR BIT 09 TO INTERNAL STOR A
S3	2A1A06J03B-10			
T0	2A1A06J06C-01			S6(S BUS) BIT 10
T1	1A0B2-P2	2- 71		
T2	2A2A9-D2	5- 11		NOT STOR ADDR BIT 10 TO PAR, GENERATOR AND IND DRIVER
T3	2A2A9-D3	5- 11		NOT STOR ADDR BIT 09 TO PAR, GENERATOR AND IND DRIVER
U0	2A1A7-B0	6- 51		RC S BUS BIT 10 TO PAGE FILE
U1	2A1A7-B1	6- 51		
U2	2A1A06J05B-10			
U3	2A1A06J05B-09			ADDR BIT 09 TO INTERNAL STOR B
V0	2A2B4-K3	5- 21		LOAD S REGISTER
V1	2A2A5-D3	5- 3		NOT OPERAND REFERENCE
V2	2A1A06J07B-10			
V3	2A1A06J07B-09			ADDR BIT 09 TO EXTERNAL STOR
W0	2A1A06J06B-09			S6(S BUS) BIT 09
W1	1A0B2-M2	2- 71		
W2	2A1A06J06B-10			
W3	1A4A06P01B-10			
X0	2A1A6-F2	6- 49		RC S BUS BIT 09 TO PAGE FILE
X1	2A1A6-F3	6- 49		
X2	2A1A06J05C-02			
X3	2A1A06J05C-01			ADDR BIT 10 TO INTERNAL STOR B




- NOTES:
- ① BC ADDR HOLDING REGISTER
  - ② INST ADDR HOLDING REGISTER
  - ③ MAIN CONT OPER ADDR HOLDING REGISTER
  - ④ BC ADDR RELOC HOLDING REGISTER
  - ⑤ MAIN CONT INST ADDR RELOC HOLDING REG
  - ⑥ MAIN CONT OPER ADDR RELOC HOLDING REG

CONTROL DATA	STORAGE ADDRESS REGISTER AND ADDRESS HOLDING REGISTERS BITS 09 AND 10, AND PARTIAL PAGE ADDER		PRODUCT	
	DEVELOPMENT DIVISION	LOC: 2A2B0 PART NO. 184663	SER. 000	
			SIZE C 60181000	REV. A
			SHEET	PAGE 5-13

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	242A5-03	5- 3		READ/WRITE PAGE FILE

A3 2A2B3-S1 5- 35  
 B0 2A2A6-P1 5- 1  
 B1 2A2A8-X2 5- 9  
 B2 2A2B2-S1 5- 41  
 B3 2A2R1-S1 5- 47  
 C0 2A1A06J06C-03  
 1A4A06P01C-03  
 1A0R2-S3 2- 71  
 C1 2A1A06J06C-04  
 1A4A06P01C-04  
 1A0R2-S2 2- 71  
 2A2R0-S1 5- 53  
 C2 2A2A9-X2 5- 11  
 C3 2A1A7-G0 6- 51  
 D0 2A1A7-G1 6- 51  
 D2 2A1A7-B2 6- 51  
 D3 2A1A7-B3 6- 51  
 E0 2A2A4-M0 5- 7  
 E2 2A1A06J06C-06  
 1A4A06P01C-06  
 1A0B0-M3 2- 73  
 E3 2A1A06J06C-05  
 1A4A06P01C-05  
 1A0B0-M2 2- 73  
 F2 2A1A06J06A-01  
 1A4A06P01A-01  
 1A0B8-M2 2- 65  
 F3 2A1A06J06A-02  
 1A4A06P01A-02  
 1A0B8-M3 2- 65  
 G2 2A1A06J06A-03  
 1A4A06P01A-03  
 1A0B8-P2 2- 65  
 G3 2A1A06J06A-04  
 1A4A06P01A-04  
 1A0B8-P3 2- 65  
 H0 2A2B9-A3 5- 23  
 H2 2A2A4-O0 5- 7  
 H3 2A2A6-G2 5- 1  
 I0 2A2A04J02R-01  
 I1 2A2A04J02R-02  
 I2 2A2A6-O2 5- 1  
 I3 2A2A9-F3 5- 11  
 J0 2A1A06J03C-04  
 J1 2A1A06J03C-03  
 J2 2A1A06J03C-05  
 J3 2A1A06J03C-06  
 K0 2A2A9-A3 5- 11  
 K2 2A1A06J05C-06  
 K3 2A1A06J05C-05  
 L0 2A1A06J05C-04  
 L1 2A1A06J05C-03  
 L2 2A1A06J07C-06  
 L3 2A1A06J06C-06  
 2A1A06J07C-05  
 2A1A06J06C-05  
 M0 2A2A6-N0 5- 1  
 M2 2B2A8-H3 5- 59  
 M3 2B2A8-H2 5- 59  
 N0 2A1A06J07C-04  
 2A1A06J08C-04  
 N1 2A1A06J07C-03  
 2A1A06J08C-03  
 N2 2A2A6-V3 5- 1  
 N3 2A2A9-R3 5- 3  
 O1 2A2A9-S3 5- 3  
 O2 2B2A9-R1 5- 57  
 O3 2B2A9-R0 5- 57  
 P2 2A2A6-M3 5- 1  
 P3 2A2A6-W0 5- 1  
 Q2 2A2B8-C3 5- 13  
 Q3 2A2A6-C3 5- 1  
 R1 2A2A6-P3 5- 1  
 R2 2A2A04J02S-01  
 R3 2A2A04J02S-02  
 S0 2A2A6-W1 5- 1  
 S1 2A2A6-U3 5- 1  
 S2 2A2A04J02D-01  
 S3 2A2A04J02D-02  
 T0 2A2B6-V0 5- 17  
 T3 2A2B8-O3 5- 13  
 U2 2A2B8-D3 5- 13  
 U3 2A2A5-D1 5- 3  
 V0 2A2A9-X0 5- 11  
 V1 2A2A5-B2 5- 3  
 V2 2A2A04J02C-01  
 V3 2A2A04J02C-02  
 W2 2A2B3-X0 5- 35  
 W3 2A2B2-X0 5- 41  
 X0 2A2B9-B3 5- 23  
 X1 2A2B6-U2 5- 17  
 X2 2A2R1-X0 5- 47  
 X3 2A2B0-X0 5- 33

NOT BIT 02 FROM PF QUADRANT 0  
 NOT LOAD S REGISTER  
 MAIN CONTROL S BIT 00 SHIFTED  
 NOT BIT 02 FROM PF QUADRANT 1  
 NOT BIT 02 FROM PF QUADRANT 2  
 S6(S BUS) BIT 11  
 NOT BIT 02 FROM PF QUADRANT 3  
 MAIN CONTROL S BIT 01 SHIFTED  
 RC S BUS BIT 11 TO STORE FILE  
 RC S BUS BIT 12 TO PAGE FILE  
 NOT PAGE FILE ADDRESS BIT 00  
 S6(S BUS) BIT 12  
 S6(S BUS) BIT 00  
 S6(S BUS) BIT 01  
 ADDR BIT 11 TO STORE PROTECT  
 NOT PAGE FILE ADDRESS BIT 01  
 EXECUTIVE MODE  
 STORE ADDR BIT 11 TO INDICATOR  
 BLOCK CONTROL COMPARE BIT 12  
 NOT STORE ADDR BIT 12 TO PAR.  
 GENERATOR AND IND DRIVER  
 ADDR BIT 11 TO INTERNAL STORE A  
 ADDR BIT 12 TO INTERNAL STORE A  
 NOT STORE ADDR BIT 11 TO PAR.  
 GENERATOR AND IND DRIVER  
 ADDR BIT 12 TO INTERNAL STORE B  
 ADDR BIT 11 TO INTERNAL STORE B  
 ADDR BIT 12 TO EXTERNAL STORE  
 MAIN CONTROL PRIORITY  
 BIT 03 OUT OF PF TO DB XMTR  
 ADDR BIT 11 TO EXTERNAL STORE  
 RNI + RADR COMPARE BIT 12  
 ENABLE PAGE FILE TO DATA BUS  
 SAVE NEW (S) REG UNTIL CHANGE  
 BIT 02 OUT OF PF TO DB XMTR  
 NOT BLOCK CONTROL ADDR COMP EN  
 ROP + STORE COMPARE BIT 12  
 NOT PAGE 0 TO ENABLE PAGE  
 FILE QUADRANT BITS 2,3  
 NOT MAIN CONTROL ADDR. COMPARE  
 BLOCK CONTROL COMPARE BIT 11  
 STORE ADDR BIT 12 TO INDICATOR  
 ROP + STORE COMPARE BIT 11  
 RNI + RADR COMPARE BIT 11  
 BIT 03 OUT OF PF TO INDICATOR  
 SENSE AUTO LOAD/AUTO DUMP ADDR  
 PAGE FILE OUT BITS 2 TO 3 = 0  
 PAGE 0 TO DISABLE BITS 0 TO 8  
 PAGE 0 OR NOT EXECUTIVE MODE  
 ADDR BIT 05 TO DETECT ILL. WR.  
 NOT OPERAND REFERENCE  
 BIT 02 OUT OF PF TO INDICATOR  
 NOT BIT 03 FROM PF QUADRANT 0  
 NOT BIT 03 FROM PF QUADRANT 1  
 ADDR BIT 12 TO STORE PROTECT  
 NOT ADDRESS BITS 13 TO 17  
 NOT BIT 03 FROM PF QUADRANT 2  
 NOT BIT 03 FROM PF QUADRANT 3




address bit 11-17 are zero.

41

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	242A5-02	5- 3		READ/WRITE PAGE FILE



A3	2A2B3-X1	5- 35	NOT RIT 04 FROM PF QUADRANT 0
B0	2A2A6-Q0	5- 1	NOT LOAD S REGISTER
B1	2A2A8-X3	5- 9	2A2A8-RY MAIN CONTROL S BIT 02 SHIFTED
B2	2A2B2-X1	5- 41	NOT RIT 04 FROM PF QUADRANT 1
B3	2A2B1-X1	5- 47	NOT RIT 04 FROM PF QUADRANT 2
C0	2A1A06J06C-07		S6(S BUS) BIT 13
	1A4A06P01C-07		
	1A0B0-P2	2- 73	
C1	2A1A06J06C-08		
	1A4A06P01C-08		
	1A0B0-P3	2- 73	
C2	2A2B0-X1	5- 53	NOT RIT 04 FROM PF QUADRANT 3
C3	2A2A9-X3	5- 11	2A2A9-RY MAIN CONTROL S BIT 03 SHIFTED
D0	2A1A7-F3	6- 51	
D1	2A1A7-F2	6- 51	RC S BUS BIT 13 TO PAGE FILE
D2	2A1B8-F0	6- 53	
D3	2A1B8-F1	6- 53	RC S BUS BIT 14 TO PAGE FILE
E0	2A2A4-J1	5- 7	NOT PAGE FILE ADDRESS BIT 02
E2	2A1A06J06C-10		
	1A4A06P01C-10		
	1A0B0-S2	2- 73	S6(S BUS) BIT 14
E3	2A1A06J06C-09		
	1A4A06P01C-09		
	1A0B0-S3	2- 73	S6(S BUS) BIT 02
F2	2A1A06J06A-05		
	1A4A06P01A-05		
	1A0B8-S3	2- 65	
F3	2A1A06J06A-06		
	1A4A06P01A-06		
	1A0B8-S2	2- 65	
G2	2A1A06J06A-07		
	1A4A06P01A-07		
	1A0B6-M2	2- 67	S6(S BUS) BIT 03
G3	2A1A06J06A-08		
	1A4A06P01A-08		
	1A0B6-M3	2- 67	
H0	2A2B9-K3	5- 23	ADDR BIT 13 TO STOR PROTECT
H2	2A2A4-E3	5- 7	NOT PAGE FILE ADDRESS BIT 03
H3	2A2A6-I3	5- 1	EXECUTIVE MODE
I0	2A2A04J02T-01		STOR ADDR BIT 13 TO INDICATOR
I1	2A2A04J02T-02		
I2	2A2A6-R2	5- 1	BLOCK CONTROL COMPARE BIT 14
I3	2A2A9-F0	5- 11	NOT STOR ADDR BIT 14 TO PAR. GENERATOR AND IND DRIVER
J0	2A1A06J03C-08		
J1	2A1A06J03C-07		ADDR BIT 13 TO INTERNAL STOR A
J2	2A1A06J03C-09		ADDR BIT 14 TO INTERNAL STOR A
J3	2A1A06J03C-10		
K0	2A2A9-J2	5- 11	NOT STOR ADDR BIT 13 TO PAR. GENERATOR AND IND DRIVER
K2	2A1A06J05C-10		
K3	2A1A06J05C-09		ADDR BIT 14 TO INTERNAL STOR B
L0	2A1A06J05C-08		
L1	2A1A06J05C-07		ADDR BIT 13 TO INTERNAL STOR B
L2	2A1A06J07C-10		
L3	2A1A06J08C-10		ADDR BIT 14 TO EXTERNAL STOR
	2A1A06J07C-09		
	2A1A06J08C-09		
M0	2A2A6-H0	5- 1	MAIN CONTROL PRIORITY
M2	2B2A8-R1	5- 59	BIT 05 OUT OF PF TO DB XMTR
M3	2B2A8-R0	5- 59	
N0	2A1A06J07C-08		
N1	2A1A06J08C-08		ADDR BIT 13 TO EXTERNAL STOR
	2A1A06J07C-07		
	2A1A06J08C-07		
N2	2A2A6-V2	5- 1	RNI + RADR COMPARE BIT 14
N3	2A2A5-Q3	5- 3	ENABLE PAGE FILE TO DATA BUS
O1	2A2A5-H3	5- 3	SAVE NEW (S) REG UNTIL CHANGE
O2	2B2A8-G3	5- 59	RIT 04 OUT OF PF TO DB XMTR
O3	2B2A8-G2	5- 59	
P2	2A2A6-P2	5- 1	NOT BLOCK CONTROL ADDR COMP EN
P3	2A2A6-K2	5- 1	ROP + STOR COMPARE BIT 14
Q2	2A2B8-D2	5- 13	NOT PAGE 0 TO ENABLE PAGE FILE QUADRANT BITS 4,5
Q3	2A2A6-D2	5- 1	NOT MAIN CONTROL ADDR. COMPARE
R1	2A2A6-T3	5- 1	2A2A6-RS BLOCK CONTROL COMPARE BIT 13
R2	2A2A04J02U-01		STOR ADDR BIT 14 TO INDICATOR
R3	2A2A04J02U-02		
S0	2A2A6-K3	5- 1	2A2A6-RG ROP + STOR COMPARE BIT 13
S1	2A2A6-X3	5- 1	2A2A6-RY RNI + RADR COMPARE BIT 13
S2	2A2A04J02F-01		BIT 05 OUT OF PF TO INDICATOR
S3	2A2A04J02F-02		
T0	2A2A5-C0	5- 3	AUTO LOAD/AUTO DUMP ADDRESS OR EXECUTIVE MODE
T3	2A2B8-02	5- 13	PAGE FILE OUT RITS 4 TO 5 = 0
U2	2A2B7-X1	5- 15	NOT ADDRESS RITS 13 TO 17
V0	2A2B7-T0	5- 15	SENSE AUTO LOAD/AUTO DUMP ADDR
V1	2A2A5-C2	5- 3	NOT OPERAND REFERENCE
V2	2A2A04J02E-01		RIT 04 OUT OF PF TO INDICATOR
V3	2A2A04J02E-02		
W2	2A2B3-W0	5- 35	NOT RIT 05 FROM PF QUADRANT 0
W3	2A2B2-W0	5- 41	NOT RIT 05 FROM PF QUADRANT 1
X0	2A2B9-P3	5- 23	ADDR BIT 14 TO STOR PROTECT
X1	2A2B9-U2	5- 19	NOT ADDRESS RITS 15 TO 17
X2	2A2B1-W0	5- 47	NOT RIT 05 FROM PF QUADRANT 2
X3	2A2B0-W0	5- 53	NOT RIT 05 FROM PF QUADRANT 3




- NOTES:
- ① BC ADDR HOLDING REGISTER
  - ② INST ADDR HOLDING REGISTER
  - ③ MAIN CONT OPER ADDR HOLD REGISTER
  - ④ BC ADDR RELOC HOLDING REGISTER
  - ⑤ MAIN CONT INST ADDR RELOC HOLD REGISTER
  - ⑥ MAIN COUNT OPER ADDR RELOC HOLD REGISTER

CONTROL DATA DEVELOPMENT DIVISION	STORAGE ADDRESS REGISTER AND ADDRESS HOLDING REGISTER BITS 13 AND 14, AND RD/WR PF ADDR BITS 2 AND 3	PRODUCT	
		SIZE: 60181000 C 60181000	REV. A
LOC: 2A2B6 PART NO. 184755		SER. 001	PAGE 5-17



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2A5-S2	5- 3		READ/WRITE PAGE FILE





F2 2A2B4 H3 5-21 S 1235  
 J2 2A2B7-F3 S9,13  
 J3 2A2A9G3 S10,11,12,14  
 S0 2A2B4 H2 S9,4+S4,9+14 5-2


5-9

SMP15 > H1 14 TERM TE2 A12  
 TERM TE2 B12 2-43A

STORAGE ADDRESS REGISTER BITS 00,02,04,08 AND ADDRESS PARITY GENERATOR		PRODUCT C 60181000	
DEVELOPMENT DIVISION		PAGE 5-9	
LOC: 2A2A8 PART NO. 183374		SER.000	

2-43B

A3	2A2B3-N1	5- 33	NOT BIT 06 FROM PF QUADRANT 0
B0	2A2A6-O1	5- 1	NOT LOAD S REGISTER
B1	2A2A8-R0	5- 9	2A2A8-AS MAIN CONTROL S BIT 04 SHIFTED
B2	2A2B2-N1	5- 39	NOT BIT 06 FROM PF QUADRANT 1
B3	2A2B1-N1	5- 45	NOT BIT 06 FROM PF QUADRANT 2
C0	2A1A06P03D-01		C4 FAN IN BIT 0(S BUS BIT 15)
	1A4A06J20D-01		
C1	1C0A3-M0	2- 39	
	2A1A06P03D-02		
	1A4A06J20D-02		
C2	1C0A3-M1	2- 39	
C3	2A2R0-N1	5- 51	2A2A9-AS NOT BIT 06 FROM PF QUADRANT 3
D0	2A1A8-K0	6- 55	MAIN CONTROL S BIT 05 SHIFTED
D1	2A1A8-K1	6- 55	BC S BUS BIT 15 TO PAGE FILE
D2	2A1A8-I0	6- 55	BC S BUS BIT 16 TO PAGE FILE
D3	2A1A8-I1	6- 55	RC S BUS BIT 16 TO PAGE FILE
E0	2A2A4-G3	5- 7	NOT PAGE FILE ADDRESS BIT 04
E2	2A1A06P03D-04		
	1A4A06J20D-04		
	1C0A3-T1	2- 39	
E3	2A1A06P03D-03		C4 FAN IN BIT 1(S BUS BIT 16)
	1A4A06J20D-03		
F2	1C0A3-T0	2- 39	
	2A1A06J06A-09		S6(S BUS) BIT 04
	1A4A06P01A-09		
F3	1A0B6-P2	2- 67	
	2A1A06J06A-10		
	1A4A06P01A-10		
G2	1A0B6-P3	2- 67	
	2A1A06J06B-01		S6(S BUS) BIT 05
	1A4A06P01B-01		
G3	1A0B6-S3	2- 67	
	2A1A06J06B-02		
	1A4A06P01B-02		
H0	1A0B6-S2	2- 67	
H2	2A2A8-H1	5- 9	ADDR BIT 15 TO TERMINATE
H3	2A2A4-G0	5- 7	NOT PAGE FILE ADDRESS BIT 05
I0	2A2A04J02V-01	5- 1	EXECUTIVE MODE
I1	2A2A04J02V-02	5- 1	STOR ADDR BIT 15 TO INDICATOR
I2	2A2A6-S3	5- 1	
I3	2A2A9-A0	5- 11	BLOCK CONTROL COMPARE BIT 16
J0	2A1A06J03D-02		NOT STOR ADDR BIT 16 TO PAR,
J1	2A1A06J03D-01		GENERATOR AND IND DRIVER
J2	2A1A06J03D-03		
J3	2A1A06J03D-04		
K0	2A2A9-C0	5- 11	ADDR BIT 15 TO INTERNAL STOR A
K2	2A1A06J05D-04		ADDR BIT 16 TO INTERNAL STOR B
K3	2A1A06J05D-03		
L0	2A1A06J05D-02		
L1	2A1A06J05D-01		
L2	2A1A06J07D-04		
L3	2A1A06J08D-04		ADDR BIT 15 TO INTERNAL STOR B
	2A1A06J07D-03		
	2A1A06J08D-03		
M0	2A2A6-L1	5- 1	ADDR BIT 16 TO EXTERNAL STOR
M2	2B2A7-G3	5- 61	
M3	2B2A7-G2	5- 61	
N0	2A1A06J07D-02		
	2A1A06J08D-02		
	2A1A06J07D-01		
	2A1A06J08D-01		
N2	2A2A6-H3	5- 1	ADDR BIT 15 TO EXTERNAL STOR
N3	2A2A5-P2	5- 3	
O1	2A2A5-H2	5- 3	RNI * RADR COMPARE BIT 16
O2	2B2A7-H3	5- 61	ENABLE PAGE FILE TO DATA BUS
O3	2B2A7-H2	5- 61	SAVE NEW (S) REG UNTIL CHANGE
P2	2A2A6-Q3	5- 1	BIT 06 OUT OF PF TO DB XMTR
P3	2A2A6-L3	5- 1	
Q2	2A2B8-E2	5- 13	NOT BLOCK CONTROL ADDR COMP EN
Q3	2A2A6-D3	5- 1	ROP * STOR COMPARE BIT 16
R1	2A2A6-R3	5- 1	NOT PAGE 0 TO ENABLE PAGE
R2	2A2A04J03A-01		FILE QUADRANT BITS 6,7
R3	2A2A04J03A-02		
S0	2A2A6-L2	5- 1	NOT MAIN CONTROL ADDR. COMPARE
S1	2A2A6-W2	5- 1	BLOCK CONTROL COMPARE BIT 15
S2	2A2A04J02H-01		STOR ADDR BIT 16 TO INDICATOR
S3	2A2A04J02H-02		
T0	2A2B4-A3	5- 21	
T2	2A2A5-G0	5- 3	EXECUTIVE MODE
T3	2A2B8-L3	5- 13	NOT BLOCK CONTROL OR MON STATE
U2	2A2B6-X1	5- 17	PAGE FILE OUT BITS 6 TO 7 = 0
U3	2A2A5-A0	5- 3	NOT ADDRESS BITS 15 TO 17
V1	2A2A5-C3	5- 3	ENABLE ILLEGAL WRITE SWITCHES
V2	2A2A04J02G-01		NOT OPERAND REFERENCE
V3	2A2A04J02G-02		BIT 06 OUT OF PF TO INDICATOR
W2	2A2B3-M0	5- 33	
W3	2A2B2-M0	5- 39	NOT BIT 07 FROM PF QUADRANT 0
X0	2A2A9-H1	5- 11	NOT BIT 07 FROM PF QUADRANT 1
X1	2A2B4-J2	5- 21	ADDR BIT 16 TO TERMINATE
X2	2A2R1-M0	5- 45	NOT ADDRESS BIT 17
X3	2A2B0-M0	5- 51	NOT BIT 07 FROM PF QUADRANT 2
			NOT BIT 07 FROM PF QUADRANT 3



CONTROL DATA	STORAGE ADDRESS REGISTER AND ADDRESS HOLDING REGISTERS		PRODUCT
	BITS 15 AND 16, AND RD/WR PF ADDR BITS 4 AND 5		SIZE: 60x1000
DEVELOPMENT DIVISION	LOC: 2A2B5 PART NO. 184755	SER. 002	REV. A
			PAGE 5-19


45



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2A5-D0	5- 3	2A2A5-AF	PAGE FILE ILLEGAL WRITE SENSED
A3	2A2B5-T0	5- 19		EXECUTIVE MODE
B0	2A1A06J03B-04			
B1	2A1A06J03B-03			ADDR BIT 06 TO INTERNAL STOR A
B2	2A2B3-M1	5- 33		NOT BIT 08 FROM PF QUADRANT 0
B3	2A2A8-C0	5- 9		NOT STOR ADDR BIT 06 TO PAR, GENERATOR AND IND DRIVER
C0	2A1A06J05B-04			
C1	2A1A06J05B-03			ADDR BIT 06 TO INTERNAL STOR B
C2	2A2B3-K0	5- 31		NOT BIT 12 FROM PF QUADRANT 0
C3	2A2A5-G2	5- 3		ROP * STOR COMPARE BIT 17

5-21

MC 2A2H0 30 S-1  
H3 2A2H0 F2



- NOTES:
- ① BC ADDR HOLDING REGISTER
  - ② INST ADDR HOLD REGISTER
  - ③ MAIN CONT OPER ADDR HOLDING REGISTER
  - ④ BC ADDR RELOC HOLD REGISTER
  - ⑤ MAIN CONT INST ADDR RELOC HOLD REGISTER
  - ⑥ MAIN CONT OPER ADDR RELOC HOLD REGISTER

- TERM TE2 B32
- TERM TE2 B33
- TERM TE2 B34
- TERM TE2 B10
- TERM TE2 B11
- TERM TE2 B12
- TERM TE2 A10
- TERM TE2 A20
- TERM TE2 A10

DEVELOPMENT DIVISION	STORAGE ADDRESS REGISTER	PRODUCT
	BITS 06 AND 17, ADDR HOLDING REG BIT 17, ILL.WR SENSED, AND RD/WR PF ADDR BIT 06	DWG NO. C 60181000
	LOC: 2A2B4 PART NO. 1B5236 SER. 000	SHEET 5-21


2-47A

3 178







D0 2A2B9-C1 5- 23 2A2B9-AK NOT ADDR BIT 10 TO STOR PROT  
 D1 2A2A4-E0 5- 7 NOT PAGE FILE ADDRESS BIT 06  
 D2 2A2A5-E3 5- 3 HLOCK CONTROL COMPARE BIT 17  
 D3 2A2A5-F2 5- 3 RNI + RADR COMPARE BIT 17  
 E0 2A1A06J06R-04  
 1A4A06P01R-04  
 1A0R4-M3 2- 69  
 E1 2A1A06J06R-03 S6(S BUS) BIT 06  
 1A4A06P01R-03  
 1A0R4-M2 2- 69  
 E2 2A2R3-Q0 5- 33 NOT BIT 11 FROM PF QUADRANT 0  
 E3 2A2R2-Q0 5- 39 NOT BIT 11 FROM PF QUADRANT 1  
 F0 2A1A6-B0 6- 49 RC S BUS BIT 06 TO PAGE FILE  
 F1 2A1A6-B1 6- 49 RC S BUS BIT 17 TO PAGE FILE  
 F2 2A1A8-S1 6- 55  
 F3 2A1A8-S0 6- 55  
 G1 2A2B9-B0 5- 23  
 G2 2A1A06P03D-05 ADDR BIT 10 TO STOR PROTECT  
 1A4A06J20D-05 C4 FAN IN BIT 2(S BUS BIT 17)  
 1C0A3-S0 2- 39  
 G3 2A1A06P03D-06  
 1A4A06J20D-06  
 1C0A3-S1 2- 39  
 H1 2A2B8-M0 5- 13  
 H2 2A2A8-S0 5- 9  
 H3 2A2A9-S0 5- 11  
 I0 2A2B9-A0 5- 23 2A2B9-AE  
 I1 2A2B9-B1 5- 23 NOT ADDR BIT 09 TO STOR PROT  
 I2 2A2A9-F1 5- 11 NOT STOR ADDR BIT 17 TO PAR.  
 I3 2A2A9-F1 5- 11 GENERATOR AND IND DRIVER  
 BLOCK CONTROL PRIORITY  
 J0 2A2A7-M2 5- 5  
 J1 2A2A6-K1 5- 1 NOT BLOCK CONTROL ADDR COMP EN  
 J2 2A2A6-N2 5- 1 NOT ADDRESS BIT 09  
 J3 2A2B8-N0 5- 13 NOT ADDRESS BIT 17  
 K0 2A2B5-X1 5- 19 SAVE NEW (S) REG UNTIL CHANGE  
 K1 2A2A5-K3 5- 3 NOT BIT 10 FROM PF QUADRANT 0  
 K2 2A2B3-R1 5- 33 DOUBLE PRECISION FIRST OPERAND  
 K3 2A2A5-X0 5- 3 NOT BIT 12 FROM PF QUADRANT 1  
 L0 2A2B2-K0 5- 37 LOAD S REGISTER  
 L1 2A2A6-V0 5- 13  
 L2 2A2A6-00 5- 1  
 L3 2A2A8-00 5- 9 ADDR BIT 08 TO DETECT ILL. WR.  
 M0 2A2A9-00 5- 11 ADDR BIT 07 TO DETECT ILL. WR.  
 M1 2A2B2-H1 5- 39 NOT BIT 08 FROM PF QUADRANT 1  
 M2 2A2A5-D2 5- 3 NOT OPERAND REFERENCE  
 M3 2A2A5-C1 5- 3 AUTO LOAD/AUTO DUMP ADDR. EN.  
 N0 2A2A6-A3 5- 1 NOT MAIN CONTROL ADDR. COMPARE  
 N1 2A2B1-M1 5- 45 NOT BIT 08 FROM PF QUADRANT 2  
 N2 2A2B0-M1 5- 51 NOT BIT 08 FROM PF QUADRANT 3  
 N3 2A1A06J07B-03 ADDR BIT 06 TO EXTERNAL STOR  
 N4 2A1A06J08B-03  
 N5 2A1A06J07B-04  
 N6 2A1A06J08B-04  
 O0 2A2A04J03B-01  
 O1 2A2A04J03R-02  
 O2 2A2A5-H0 5- 3  
 O3 2A2B8-J2 5- 13  
 P0 2A2B1-Q0 5- 45  
 P1 2A2A5-T3 5- 3  
 P2 2A2A04J02K-01  
 P3 2A2A04J02K-02  
 Q0 2A2B8-E3 5- 13  
 Q1 2A2B0-Q0 5- 51  
 Q2 2A2B2-R0 5- 39  
 Q3 2A2B3-R0 5- 33  
 R0 2A1A06J03D-06  
 R1 2A1A06J03D-05  
 R2 2A2B0-R0 5- 51  
 R3 2A2B1-R0 5- 45  
 S0 2B2A7-R1 5- 61  
 S1 2B2A7-R0 5- 61  
 S2 2R2A6-H2 5- 63  
 S3 2R2A6-H3 5- 63  
 T0 2A2A04J02J-02  
 T1 2A2A04J02J-01  
 T2 2A2A5-P3 5- 3  
 T3 2A2B2-R1 5- 39  
 U0 2R2A6-R1 5- 63  
 U1 2R2A6-R0 5- 63  
 U2 2A2B0-R1 5- 51  
 U3 2A2B1-R1 5- 45  
 V0 2A2A04J02M-01  
 V1 2A2A04J02M-02  
 V2 2R2A6-G3 5- 63  
 V3 2R2A6-G2 5- 63  
 W0 2A1A06J07D-05  
 W1 2A1A06J08D-05  
 W2 2A1A06J07D-06  
 W3 2A1A06J08D-06  
 X0 2A2A04J02L-02  
 X1 2A2A04J02L-01  
 X2 2A1A06J05D-06  
 X3 2A1A06J05D-05

NOT ADDR BIT 10 TO STOR PROT  
 NOT PAGE FILE ADDRESS BIT 06  
 HLOCK CONTROL COMPARE BIT 17  
 RNI + RADR COMPARE BIT 17  
 S6(S BUS) BIT 06  
 NOT BIT 11 FROM PF QUADRANT 0  
 NOT BIT 11 FROM PF QUADRANT 1  
 RC S BUS BIT 06 TO PAGE FILE  
 RC S BUS BIT 17 TO PAGE FILE  
 ADDR BIT 10 TO STOR PROTECT  
 C4 FAN IN BIT 2(S BUS BIT 17)  
 NOT ADDRESS BIT 10  
 ADDR, BITS 00, 02, AND 04 SET  
 ADDR, BITS 01, 03, AND 05 SET  
 ADDR BIT 09 TO STOR PROTECT  
 NOT ADDR BIT 09 TO STOR PROT  
 NOT STOR ADDR BIT 17 TO PAR.  
 GENERATOR AND IND DRIVER  
 BLOCK CONTROL PRIORITY  
 NOT BLOCK CONTROL ADDR COMP EN  
 NOT ADDRESS BIT 09  
 NOT ADDRESS BIT 17  
 SAVE NEW (S) REG UNTIL CHANGE  
 NOT BIT 10 FROM PF QUADRANT 0  
 DOUBLE PRECISION FIRST OPERAND  
 NOT BIT 12 FROM PF QUADRANT 1  
 LOAD S REGISTER  
 ADDR BIT 08 TO DETECT ILL. WR.  
 ADDR BIT 07 TO DETECT ILL. WR.  
 NOT BIT 08 FROM PF QUADRANT 1  
 NOT OPERAND REFERENCE  
 AUTO LOAD/AUTO DUMP ADDR. EN.  
 NOT MAIN CONTROL ADDR. COMPARE  
 NOT BIT 08 FROM PF QUADRANT 2  
 NOT BIT 08 FROM PF QUADRANT 3  
 ADDR BIT 06 TO EXTERNAL STOR  
 NOT BIT 12 FROM PF QUADRANT 2  
 NOT BIT 12 FROM PF QUADRANT 3  
 STOR ADDR BIT 17 TO INDICATOR  
 WRITE INTO STORAGE  
 PAGE FILE OUT BITS 0 TO 7 = 0  
 NOT BIT 11 FROM PF QUADRANT 2  
 READ/WRITE PAGE FILE  
 BIT 09 OUT OF PF TO INDICATOR  
 NOT PAGE 0 TO ENABLE PAGE  
 FILE QUADRANT BIT 8  
 NOT BIT 11 FROM PF QUADRANT 3  
 NOT BIT 09 FROM PF QUADRANT 1  
 NOT BIT 09 FROM PF QUADRANT 0  
 ADDR BIT 17 TO INTERNAL STOR A  
 NOT BIT 09 FROM PF QUADRANT 3  
 NOT BIT 09 FROM PF QUADRANT 2  
 BIT 08 OUT OF PF TO DB XMTR  
 BIT 09 OUT OF PF TO DB XMTR  
 BIT 08 OUT OF PF TO INDICATOR  
 ENABLE PAGE FILE TO DATA BUS  
 NOT BIT 10 FROM PF QUADRANT 1  
 BIT 11 OUT OF PF TO DB XMTR  
 NOT BIT 10 FROM PF QUADRANT 3  
 NOT BIT 10 FROM PF QUADRANT 2  
 BIT 11 OUT OF PF TO INDICATOR  
 BIT 10 OUT OF PF TO DB XMTR  
 ADDR BIT 17 TO EXTERNAL STOR  
 BIT 10 OUT OF PF TO INDICATOR  
 ADDR BIT 17 TO INTERNAL STOR



CONTROL DATA	STORAGE ADDRESS REGISTER	PRODUCT
	REG BIT 06 AND 17, ADDR HOLDING	SIZE: DRAWING NO. 60181000
DEVELOPMENT DIVISION	AND RD/WR PF ADDR BIT 06	SHEET PAGE 5-21
	LOC: 2A2B4 PART NO. 185236 SER. 000	


see above  
47



*Test Mode Stop Go Mask Clear*

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2B4-10	5- 21		ADDR BIT 09 TO STOR PROTECT
A3	2A2B7-H0	5- 15		ADDR BIT 11 TO STOR PROTECT
B0	2A2B4-G1	5- 21		ADDR BIT 10 TO STOR PROTECT
B1	2A2R4-11	5- 21	2A2B9-AE	NOT ADDR BIT 09 TO STOR PROT
B3	2A2B7-X0	5- 15		ADDR BIT 12 TO STOR PROTECT
C0	2A2A04J02B-03			LWR STOR PROTECT BIT 09 SW = 1
C1	2A2B4-D0	5- 21	2A2B9-AK	NOT ADDR BIT 10 TO STOR PROT
C3	2A2A04J02F-03			LWR STOR PROTECT BIT 11 SW = 1
D0	2A2A04J01B-03			UP, STOR PROTECT BIT 09 SW = 1
D1	2A2A04J02D-03			LWR STOR PROTECT BIT 10 SW = 1
D3	2A2A04J01F-03			UP, STOR PROTECT BIT 11 SW = 1
E0	2A2A9-H2	5- 11		ADDR PAR, GENERATE
E1	2A2A04J01D-03			UP, STOR PROTECT BIT 10 SW = 1
F0	2A2AB-H2	5- 9		ADDR PAR, GENERATE
F1	2A2A9-H3	5- 11		ADDR PAR, GENERATE
G0	2A2AB-H3	5- 9		ADDR PAR, GENERATE
G1	2A2A9-H3	5- 11		ADDR PAR, GENERATE
H0	2A1A06J05F-05			ADDR LWR PAR BIT TO INT STOR B
H1	2A1A06J05F-06			UP, STOR PROTECT BIT 12 SW = 1
H3	2A2A04J01H-03			ADDR LWR PAR, BIT TO INDICATOR
I0	2A2A04J01V-01			LWR STOR PROTECT BIT 12 SW = 1
I1	2A2A04J01V-02			MASTER CLEAR INTERNAL STOR A
I3	2A2A04J02H-03			LWR STOR PROTECT BIT 12 SW = 1
J0	2A1A06J03F-03			MASTER CLEAR INTERNAL STOR A
J1	2A1A06J03F-04			MASTER CLEAR INTERNAL STOR A
K3	2A2B6-H0	5- 17		ADDR BIT 13 TO STOR PROTECT
L0	2A1A06J03F-05			ADDR LWR PAR BIT TO INT STOR A
L1	2A1A06J03F-06			ADDR LWR PAR BIT TO INT STOR A
M0	2R2B9-U2	5- 75		STOR PROTECT COMP TO ILL, WR
M1	2R2B9-U3	5- 75		ADDR LWR PAR, BIT TO EXT STOR
M3	2A2A5-B0	5- 3	2A2A5-AB	STOR PROTECT COMP TO ILL, WR
N0	2A1A06J07F-05			ADDR LWR PAR, BIT TO EXT STOR
N1	2A1A06J08F-05			ADDR LWR PAR, BIT TO EXT STOR
N1	2A1A06J07F-06			ADDR LWR PAR, BIT TO EXT STOR
N1	2A1A06J08F-06			ADDR LWR PAR, BIT TO EXT STOR
N3	2A2A04J02K-03			LWR STOR PROTECT BIT 13 SW = 1
O0	2A1A06J05F-03			MASTER CLEAR INTERNAL STOR B
O1	2A1A06J05F-04			MASTER CLEAR INTERNAL STOR B
O3	2A2A04J01K-03			UP, STOR PROTECT BIT 13 SW = 1
P0	2A1A06J07F-03			MASTER CLEAR EXTERNAL STORAGE
P1	2A1A06J08F-03			MASTER CLEAR EXTERNAL STORAGE
P1	2A1A06J07F-04			MASTER CLEAR EXTERNAL STORAGE
P3	2A2B6-X0	5- 17		ADDR BIT 14 TO STOR PROTECT
Q0	2A1A06P05F-04			STORAGE NO RESPONSE
Q0	1A4A06J14F-04			STORAGE NO RESPONSE
Q1	1B0B1-F2	2- 9		STORAGE NO RESPONSE
Q1	1A4A06P05F-03			STORAGE NO RESPONSE
Q1	1A4A06J14F-03			STORAGE NO RESPONSE
R0	1R0B1-F3	2- 9		STORAGE NO RESPONSE
R0	2A2A7-W3	5- 5	2A2B9-AP	PSEUDO REPLY DELAYED
S3	2A2A04J01H-03			UP, STOR PROTECT BIT 14 SW = 1
T0	2A1A06J07F-08			UP, STOR PROTECT BIT 14 SW = 1
T0	2A1A06J08F-08			UP, STOR PROTECT BIT 14 SW = 1
T1	2A1A06J07F-07			UP, STOR PROTECT BIT 14 SW = 1
T1	2A1A06J08F-07			UP, STOR PROTECT BIT 14 SW = 1
T3	2A2A04J02H-03			LWR STOR PROTECT BIT 14 SW = 1
U0	2A2A5-G1	5- 3		BUS REQUEST
V0	2A2A7-G3	5- 5	2A2A7-RA	INITIATE PSEUDO STORAGE REPLY
V1	2A2A5-H1	5- 3	2A2B9-AV	RD/WR PAGE FILE ADDR REPLY
V2	2R1B1-K0	6- 9		SWITCH, POWER ON MASTER CLEAR
V3	2A1A06J16D-07			SWITCH, TEST MODE
V3	2A2A04J02S-03			SWITCH, TEST MODE
W0	2A1A06J03F-07			INTERNAL STOR A NO RESPONSE
W1	2A1A06J03F-08			INTERNAL STOR A NO RESPONSE
W2	2A1A06P09E-09			SWITCH, TEST MODE
W2	1A4A06J12E-09			SWITCH, TEST MODE
W2	1C0B2-Q0	2-51		SWITCH, TEST MODE
X0	2A2A7-C0	5- 5		NOT STOR ADDR REPLY
X0	2A1A06J05F-07			INTERNAL STOR R NO RESPONSE
X1	2A1A06J05F-08			INTERNAL STOR R NO RESPONSE
X2	2A1A06J15C-08			INTERNAL STOR R NO RESPONSE
X2	2A1A06J16C-08			INTERNAL STOR R NO RESPONSE
X3	2A1A06J15C-07			STOR ADDR REPLY
X3	2A1A06J16C-07			STOR ADDR REPLY

PAGE 5-23




DEVELOPMENT DIVISION	STORAGE PROTECT, NO RESPONSE, AND PARITY GENERATOR	PRODUCT
	LOC:2A2B9 PART NO.186433 SER.000	DRAWING NO. C 60181000
		SHEET PAGE 5-23

*Next Page is a Rev. Y*

49


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A2B4-I0	5-21		ADDR BIT 09 TO STOR PROTECT
A3	2A2B7-H0	5-15		ADDR BIT 11 TO STOR PROTECT
B0	2A2B4-G1	5-21		ADDR BIT 10 TO STOR PROTECT
B1	2A2R4-I1	5-21	2A2B9-AE	NOT ADDR BIT 09 TO STOR PROT
B3	2A2R7-X0	5-15		ADDR BIT 12 TO STOR PROTECT
C0	2A2A04J02R-03			LWR STOR PROTECT BIT 09 SW = 1
C1	2A2B4-D0	5-21	2A2B9-AK	NOT ADDR BIT 10 TO STOR PROT
C3	2A2A04J02F-03			LWR STOR PROTECT BIT 11 SW = 1
D0	2A2A04J01B-03			UP, STOR PROTECT BIT 09 SW = 1
D1	2A2A04J02D-03			LWR STOR PROTECT BIT 10 SW = 1
D3	2A2A04J01F-03			UP, STOR PROTECT BIT 11 SW = 1
E0	2A2A9-H2	5-11		ADDR PAR, GENERATE
E1	2A2A04J01D-03			UP, STOR PROTECT BIT 10 SW = 1
F0	2A2A8-H2	5-9		ADDR PAR, GENERATE
F1	2A2A9-H3	5-11		ADDR PAR, GENERATE
G0	2A2A8-H3	5-9		ADDR PAR, GENERATE
G1	2A2A7-H3	5-5		MASTER CLEAR PAGE FILE
H0	2A1A06J05F-05			ADDR LWR PAR BIT TO INT STOR B
H1	2A1A06J05F-06			
H3	2A2A04J01H-03			UP, STOR PROTECT BIT 12 SW = 1
I0	2A2A04J01V-01			ADDR LWR PAR BIT TO INDICATOR
I1	2A2A04J01V-02			
I3	2A2A04J02H-03			LWR STOR PROTECT BIT 12 SW = 1
J0	2A1A06J03F-03			MASTER CLEAR INTERNAL STOR A
J1	2A1A06J03F-04			
K3	2A2R6-H0	5-17		ADDR BIT 13 TO STOR PROTECT
L0	2A1A06J03F-05			ADDR LWR PAR BIT TO INT STOR A
L1	2A1A06J03F-06			
H0	2R2B9-U2	5-75		STORAGE NO RESPONSE
H1	2R2B9-U3	5-75		STOR PROTECT COMP TO ILL. WR
H3	2A2A5-H0	5-3	2A2A5-AR	ADDR LWR PAR, BIT TO EXT STOR
N0	2A1A06J07F-05			
N1	2A1A06J08F-05			
N3	2A1A06J07F-06			
O0	2A2A04J02K-03			LWR STOR PROTECT BIT 13 SW = 1
O1	2A1A06J05F-04			MASTER CLEAR INTERNAL STOR B
O3	2A2A04J01K-03			UP, STOR PROTECT BIT 13 SW = 1
P0	2A1A06J07F-03			MASTER CLEAR EXTERNAL STORAGE
P1	2A1A06J08F-03			
P1	2A1A06J07F-04			
P3	2A1A06J08F-04			ADDR BIT 14 TO STOR PROTECT
Q0	2A1A06P05F-04	5-17		
Q1	1A4A06J14F-04			
R0	1R0R1-F2	2-9		STORAGE NO RESPONSE
R0	2A1A06P05F-03			
R0	1A4A06J14F-03			
R0	1R0R1-F3	2-9		
R0	2A2A7-H3	5-5	2A2B9-AP	PSEUDO REPLY DELAYED
S3	2A2A04J01H-03			UP, STOR PROTECT BIT 14 SW = 1
T0	2A1A06J07F-08			
T1	2A1A06J08F-08			
T1	2A1A06J07F-07			EXT STOR NO RESPONSE
T1	2A1A06J08F-07			
T3	2A2A04J02H-03			LWR STOR PROTECT BIT 14 SW = 1
U0	2A2A5-G1	5-3		MUS REQUEST
V0	2A2A7-G3	5-5	2A2A7-RA	INITIATE PSEUDO STORAGE REPLY
V1	2A2A5-H1	5-3	2A2B9-AV	RD/WR PAGE FILE ADDR REPLY
V2	2R1B1-K0	6-9		SWITCH, POWER ON MASTER CLEAR
W3	2A1A06J16B-07			SWITCH, TEST MODF
W3	2A2A04J02S-03			INTERNAL STOR A NO RESPONSE
W0	2A1A06J03F-07			
W1	2A1A06J03F-08			
W2	2A1A06P09F-09			SWITCH, TEST MODF
X0	1A4A06J12E-09			
X0	1C0B2-Q0	2-51		
X3	2A2A7-C0	5-5		NOT STOR ADDR REPL
X0	2A1A06J05F-07			INTERNAL STOR R NO RESPONSE
X1	2A1A06J05F-08			
X2	2A1A06J15C-08			
X2	2A1A06J16C-08			
X3	2A1A06J15C-07			STOR ADDR REPLY
X3	2A1A06J16C-07			



CONTROL DATA		STORAGE PROTECT, NO RESPONSE, AND PARITY GENERATOR		PRODUCT	
DEVELOPMENT DIVISION	LOC:2A2B9 PART NO.186443 SER.000	SIZE C	DRAWING NO. 60181000	SHEET	PAGE 5-23

F3 2A2A8-I2 5-9  
G3 2A2A8-J3 5-9

*Previous bus correction and updated* 51




*Handwritten notes:*  
 A1  
 ↑  
 I4I6  
 ↑  
 DO  
 ↑  
 D2  
 ↑  
 C3  
 ↑  
 R0  
 ↑  
 Reloc DataTx  
 PIF..

KEY:  
 — DATA  
 - - - CONTROL  
 (12) NUMBER OF BITS

<b>CONTROL DATA</b>		TITLE	PRODUCT	
DEVELOPMENT DIVISION		BLOCK DIAGRAM PF → (A00-11)	SIZE C	DRAWING NO. 60181000
			SHEET	REV.
			PAGE	5-25





NOTE:  
 ① A<sub>00-11</sub> APPEARS ON THE UPPER 12 BITS AND LOWER 12 BITS OF THE DATA BUS DURING (A<sub>00-11</sub>) → PF.

② Same INFO in upper & lower 12 bits)  
 ① DATA BITS FROM MAIN CONTROL


KEY:  
 — DATA  
 — CONTROL  
 ② NUMBER OF BITS

<b>CONTROL DATA</b>		TITLE <b>BLOCK DIAGRAM (A<sub>00-11</sub>) → PF</b>		PRODUCT	
DEVELOPMENT DIVISION		C 60181000		REV.	
		PAGE 5-27		55	

**READ**

ON A READ OPERATION, THE DECODED PAGE ADDRESS BITS (0-2) TURN ON THE SENSE LINES WITHIN THE UPPER OR LOWER HALF OF THE SELECTED QUADRANT FOR A 14-BIT READ (12-BIT INDEX, 1-BIT LOOK AHEAD, AND 1-BIT SPARE).

**TYPICAL ADDRESS**



**SENSE SELECT TRANSLATIONS**

- ① 0 = LOWER HALF OF QUADRANT
- ② 01 = QUADRANT 1
- ③ Y = 11 = WORD 3
- ④ X = 01 = GROUP 1
- ⑤ BITS 3 & 4 = (Y FOR QUADRANTS 0 & 1) AND (X FOR QUADRANTS 2 & 3)
- ⑥ BITS 5 & 6 = (X FOR QUADRANTS 0 & 1) AND (Y FOR QUADRANTS 2 & 3)


**WRITE**

ON A WRITE OPERATION, THE DECODED PAGE ADDRESS BITS (0-2) TURN ON THE DIGIT LINES IN ONE OF TWO WAYS: (1) IF THE UPPER HALF OF A QUADRANT IS SELECTED, A 12-BIT WRITE OCCURS IN THAT HALF AND A 2-BIT WRITE OCCURS IN THE LOWER HALF, OR (2) IF THE LOWER HALF OF A QUADRANT IS SELECTED, A 12-BIT WRITE OCCURS IN THAT HALF AND A 2-BIT WRITE OCCURS IN THE UPPER HALF OF THE PRECEDING QUADRANT.

THE PURPOSE OF HAVING 2 DISTINCTIVE WRITE OPERATIONS IS TO ALLOW A LOOK AHEAD BIT TO BE WRITTEN INTO THE 13TH BIT POSITION OF EACH WORD INDEX. IF A "1" IS WRITTEN INTO THE 13TH BIT, THE FOLLOWING WORD INDEX CONTAINS 4000, AND IF "0" IS WRITTEN INTO THE 13TH BIT, THE FOLLOWING WORD INDEX CONTAINS A QUANTITY OTHER THAN 4000. A WORD INDEX OF 4000 DEFINES AN UNADDRESSABLE PAGE WHERE READING AND WRITING ARE PROHIBITED.

IF THE FIRST OPERAND FOR A DOUBLE PRECISION INSTRUCTION IS TO BE READ FROM THE LAST AVAILABLE STORAGE LOCATION SPECIFIED BY PL, OR IF FROM THE LAST STORAGE LOCATION WHEN PL SPECIFIES A FULL PAGE AND THE NEXT INDEX TO BE USED CONTAINS 4000, THE DOUBLE PRECISION INSTRUCTION WILL NOT BE PROCESSED. THE 13TH BIT OF THE WORD INDEX OF THE FIRST OPERAND CONTAINS A "1" LOOK AHEAD INDICATOR FOR TERMINATING THE DOUBLE PRECISION IN ADVANCE, THUS AVOIDING PARTIAL COMPLETION OF THE INSTRUCTION.

**TYPICAL ADDRESS**



**\* DIGIT SELECT TRANSLATIONS**

- ① 010 = QUADRANT 1 LOWER AND QUADRANT 0 UPPER
- ② Y = 11 = SELECT WORD 3 - QUAD 1 AND SELECT WORD 3 - QUAD 0
- ③ X = 01 = SELECT GROUP 1 - QUAD 1 AND SELECT GROUP 1 - QUAD 0
- ④ BITS 3 & 4 = Y FOR QUADRANTS 0 & 1 AND X FOR QUADRANTS 2 & 3
- ⑤ BITS 5 & 6 = X FOR QUADRANTS 0 & 1 AND Y FOR QUADRANTS 2 & 3

\* THE PAGE ADDRESS BITS ARE ALWAYS DECODED FOR TWO HALF QUADRANTS ON A WRITE OPERATION

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	PRODUCT
	READ/WRITE PAGE ADDRESS BITS	SIZE DRAWING NO. C 60181000
		REV. A
		PAGE 5-28

**CIRCLE DIAGRAM**

1. D0 - D3 = DIGIT LINES (WRITE)
2. S0 - S3 = SENSE LINES (READ)
- ③ 2 BITS (2<sup>13</sup> 2<sup>12</sup>) (2<sup>12</sup> LA)
- ④ 12 BITS
- ⑤ UPPER HALF OF QUADRANT
- ⑥ LOWER HALF OF QUADRANT
7. ALL QUADRANTS ARE IDENTICALLY STRUCTURED.
8. IT IS IMPORTANT TO NOTE THAT THE 14-BIT WORD INDEX STORAGE IS DIVIDED INTO A 12-BIT PORTION AND A 2-BIT PORTION, EACH WITH ITS OWN SENSE LINES FOR READING AND DIGIT LINES FOR WRITING.


**READ**

IF A READ OPERATION OCCURS, WITH QUADRANT 3 UPPER SELECTED, SENSE LINE S3 IS TURNED ON FOR A 12-BIT READ AND SENSE LINE S2 IS TURNED ON FOR A 2-BIT READ. THE CONTROLS FOR THE SENSE LINES ARE SEPARATE YET SIMULTANEOUSLY OPERATING WITHIN THE SAME HALF QUADRANT. THE SENSE LINES READ A FULL 14-BIT WORD INDEX.

**WRITE**

IF A WRITE OPERATION OCCURS, WITH QUADRANT 3 UPPER AND QUADRANT 3 LOWER SELECTED, DIGIT LINE D3 IS TURNED ON FOR A 12-BIT WRITE AND DIGIT LINE D0 IS TURNED ON FOR A 2-BIT WRITE. THE CONTROLS FOR THE DIGIT LINES ARE SEPARATE YET SIMULTANEOUSLY OPERATING WITHIN TWO HALF QUADRANTS BECAUSE THE DIGIT LINES MUST WRITE A "1" IN THE 13TH BIT POSITION OF THE WORD INDEX PRECEDING A WORD INDEX CONTAINING 4000 AND THEY MUST WRITE A "0" FOR ALL OTHER QUANTITIES. THE 13TH BIT, A LOOK AHEAD BIT, IS USED ON SPECIFIC DOUBLE PRECISION OPERATIONS TO INDICATE A TOTALLY EXCLUDED PAGE IN STORAGE WHERE READING AND WRITING ARE PROHIBITED. SEE THE TYPICAL ADDRESS AND WRITE ON PAGE \_\_\_\_\_ FOR A MORE DETAILED EXPLANATION OF THE LOOK AHEAD FEATURE.

NOTE THE DISTINCTIVE DIFFERENCES BETWEEN THE READ AND WRITE SENSE/DIGIT LINES.



**PAGE ADDRESS BITS FOR**


QUADRANT 0		QUADRANT 1		QUADRANT 2		QUADRANT 3	
LOWER	UPPER	LOWER	UPPER	LOWER	UPPER	LOWER	UPPER
0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1	0 0 0 0 0 0 1 0	0 0 0 0 0 0 1 1	0 0 0 0 0 1 0 0	0 0 0 0 1 0 0 1	0 0 0 0 1 1 0 0	0 0 0 0 1 1 1 1
0 0 0 1 0 0 0 0	0 0 0 1 0 0 0 1	0 0 0 1 0 0 1 0	0 0 0 1 0 0 1 1	0 0 0 1 0 1 0 0	0 0 0 1 0 1 0 1	0 0 0 1 0 1 1 0	0 0 0 1 0 1 1 1
0 0 1 0 0 0 0 0	0 0 1 0 0 0 0 1	0 0 1 0 0 0 1 0	0 0 1 0 0 0 1 1	0 0 1 0 0 1 0 0	0 0 1 0 0 1 0 1	0 0 1 0 0 1 1 0	0 0 1 0 0 1 1 1
0 0 1 1 0 0 0 0	0 0 1 1 0 0 0 1	0 0 1 1 0 0 1 0	0 0 1 1 0 0 1 1	0 0 1 1 0 1 0 0	0 0 1 1 0 1 0 1	0 0 1 1 0 1 1 0	0 0 1 1 0 1 1 1
0 1 0 0 0 0 0 0	0 1 0 0 0 0 0 1	0 1 0 0 0 0 1 0	0 1 0 0 0 0 1 1	0 1 0 0 0 1 0 0	0 1 0 0 0 1 0 1	0 1 0 0 0 1 1 0	0 1 0 0 0 1 1 1
0 1 0 1 0 0 0 0	0 1 0 1 0 0 0 1	0 1 0 1 0 0 1 0	0 1 0 1 0 0 1 1	0 1 0 1 0 1 0 0	0 1 0 1 0 1 0 1	0 1 0 1 0 1 1 0	0 1 0 1 0 1 1 1
0 1 1 0 0 0 0 0	0 1 1 0 0 0 0 1	0 1 1 0 0 0 1 0	0 1 1 0 0 0 1 1	0 1 1 0 0 1 0 0	0 1 1 0 0 1 0 1	0 1 1 0 0 1 1 0	0 1 1 0 0 1 1 1
0 1 1 1 0 0 0 0	0 1 1 1 0 0 0 1	0 1 1 1 0 0 1 0	0 1 1 1 0 0 1 1	0 1 1 1 0 1 0 0	0 1 1 1 0 1 0 1	0 1 1 1 0 1 1 0	0 1 1 1 0 1 1 1
1 0 0 0 0 0 0 0	1 0 0 0 0 0 0 1	1 0 0 0 0 0 1 0	1 0 0 0 0 0 1 1	1 0 0 0 0 1 0 0	1 0 0 0 0 1 0 1	1 0 0 0 0 1 1 0	1 0 0 0 0 1 1 1
1 0 0 1 0 0 0 0	1 0 0 1 0 0 0 1	1 0 0 1 0 0 1 0	1 0 0 1 0 0 1 1	1 0 0 1 0 1 0 0	1 0 0 1 0 1 0 1	1 0 0 1 0 1 1 0	1 0 0 1 0 1 1 1
1 0 1 0 0 0 0 0	1 0 1 0 0 0 0 1	1 0 1 0 0 0 1 0	1 0 1 0 0 0 1 1	1 0 1 0 0 1 0 0	1 0 1 0 0 1 0 1	1 0 1 0 0 1 1 0	1 0 1 0 0 1 1 1
1 0 1 1 0 0 0 0	1 0 1 1 0 0 0 1	1 0 1 1 0 0 1 0	1 0 1 1 0 0 1 1	1 0 1 1 0 1 0 0	1 0 1 1 0 1 0 1	1 0 1 1 0 1 1 0	1 0 1 1 0 1 1 1
1 1 0 0 0 0 0 0	1 1 0 0 0 0 0 1	1 1 0 0 0 0 1 0	1 1 0 0 0 0 1 1	1 1 0 0 0 1 0 0	1 1 0 0 0 1 0 1	1 1 0 0 0 1 1 0	1 1 0 0 0 1 1 1
1 1 0 1 0 0 0 0	1 1 0 1 0 0 0 1	1 1 0 1 0 0 1 0	1 1 0 1 0 0 1 1	1 1 0 1 0 1 0 0	1 1 0 1 0 1 0 1	1 1 0 1 0 1 1 0	1 1 0 1 0 1 1 1
1 1 1 0 0 0 0 0	1 1 1 0 0 0 0 1	1 1 1 0 0 0 1 0	1 1 1 0 0 0 1 1	1 1 1 0 0 1 0 0	1 1 1 0 0 1 0 1	1 1 1 0 0 1 1 0	1 1 1 0 0 1 1 1
1 1 1 1 0 0 0 0	1 1 1 1 0 0 0 1	1 1 1 1 0 0 1 0	1 1 1 1 0 0 1 1	1 1 1 1 0 1 0 0	1 1 1 1 0 1 0 1	1 1 1 1 0 1 1 0	1 1 1 1 0 1 1 1
1 1 1 1 1 0 0 0	1 1 1 1 1 0 0 1	1 1 1 1 1 0 1 0	1 1 1 1 1 0 1 1	1 1 1 1 1 1 0 0	1 1 1 1 1 1 0 1	1 1 1 1 1 1 1 0	1 1 1 1 1 1 1 1

- NOTES:
- ① FIRST ADDRESS = PAGE INDEX 0<sub>10</sub>
  - ② LAST ADDRESS = PAGE INDEX 128<sub>10</sub>
  - ③ UPPER 7 BITS OF 18-BIT ADDRESS
  - ④ LOWER = WORDS 1-16
  - ⑤ UPPER = WORDS 17-32


CONTROL DATA	TITLE	PRODUCT
	DEVELOPMENT DIVISION	PAGE FILE SENSE/DIGIT LINE CONFIGURATION AND ADDRESS STRUCTURE
		SHEET PAGE 5-29

# 'A Reg to Page File'

Instruction path (Data) 58








*New Scratch Pad Memory Module  
Used In Page File & Reg File*

<b>CONTROL DATA</b>		<b>NEW HSSP</b>		<b>EQUIPMENT</b>	
CORPORATION		<b>B-BOARD MAP</b>		SIZE	DRAWING NO.
DEVELOPMENT DIVISION				C	60289500
				SHEET	REV
					N
				PAGE	31




<b>CONTROL DATA</b>		NEW H55P		PRODUCT
DEVELOPMENT DIVISION		A-BOARD MAP		SIZE DRAWING NO. C 60289500
				REV. 17
				PAGE 10
				3

1B1 242A1-F1 4- 43  
 242A4-F0 4- 7  
 1C1 242A1-E1 4- 43  
 242A4-D0 4- 7  
 1D1 242A4-F3 4- 7  
 1E1 242A1-C1 4- 43  
 1F1 242A4-C3 4- 7  
 1G0 242A4-M3 4- 7  
 1G1 242A1-D1 4- 43  
 1H0 242A1-K1 4- 43  
 1I1 242A4-J3 4- 7  
 1J1 242A1-K0 4- 43  
 1K0 242A1-J1 4- 43  
 242A4-B0 4- 7  
 1K1 242A1-M0 4- 43  
 242A4-I0 4- 7  
 1M0 242A4-D2 4- 75  
 1M1 242A4-C3 4- 75  
 2C1 242A4-V0 4- 7  
 2F0 242B3-C0 4- 33  
 242A4-V0 4- 7  
 2F1 242B2-D1 4- 33  
 242A4-P0 4- 7  
 2J0 242B3-I0 4- 33  
 242A4-V0 4- 7  
 2J1 242B3-G0 4- 33  
 242A4-U0 4- 7  
 2K0 242B3-C2 4- 21

QUADRANT 2 Y=0, QUADRANT 0 X=0  
 QUADRANT 2 Y=1, QUADRANT 0 X=1  
 QUADRANT 2 X=1, QUADRANT 0 Y=1  
 QUADRANT 2 X=1, QUADRANT 0 Y=1  
 QUADRANT 2 X=0, QUADRANT 0 Y=0  
 QUADRANT 2 X=3, QUADRANT 0 Y=3  
 QUADRANT 2 X=0, QUADRANT 0 Y=0  
 QUADRANT 2 X=3, QUADRANT 0 Y=3  
 QUADRANT 2 X=2, QUADRANT 0 Y=2  
 QUADRANT 2 X=2, QUADRANT 0 Y=2  
 QUADRANT 2 Y=2, QUADRANT 0 X=2  
 QUADRANT 2 Y=3, QUADRANT 0 X=3  
 DATA TO PF QUADRANT 0, BIT 12  
 QUADRANT 0 DIGIT GATE 3 AND  
 QUADRANT 0 DIGIT GATE 0  
 QUADRANT 0 DIGIT GATE 3 AND  
 QUADRANT 0 DIGIT GATE 0  
 QUADRANT 1 DIGIT GATE 1 AND  
 QUADRANT 0 DIGIT GATE 2  
 QUADRANT 0 SENSE GATE 0 AND  
 QUADRANT 0 SENSE GATE 1  
 QUADRANT 0 SENSE GATE 1  
 QUADRANT 0 SENSE GATE 2 AND  
 QUADRANT 0 SENSE GATE 3  
 NOT BIT 12 FROM PF QUADRANT 0

2-62A



SELECT 1 OF 4  
GROUPS IN A QUAD



SELECT 1 OF 4  
WORDS IN A SECT.

ADDR  
BITS  
384  
DECODED





NOTES  
① ADDR BITS 0-2 DECODED.



<b>CONTROL DATA</b>		TITLE	PRODUCT
CORPORATION		PAGE FILE QUAD 0 ADDRESSES XX0, XX1	SIZE DRAWING NO. REV. C 60289500 W
DEVELOPMENT DIVISION	2A2A3 LOC 2A2B3	PART NO. 185301	SER. 504
PAGE 4-31			





63





up for write

up for Read & Write




1B1	2A2A0-F1	4-49	QUADRANT 3 Y=0; QUADRANT 1 X=0
	2A2A4-C0	4-7	
1C1	2A2A0-E1	4-49	QUADRANT 3 Y=1; QUADRANT 1 X=1
	2A2A4-A0	4-7	
1D1	2A2A4-H3	4-7	QUADRANT 3 X=1; QUADRANT 1 Y=1
1E1	2A2A0-C1	4-49	QUADRANT 3 X=1; QUADRANT 1 Y=1
1F1	2A2A0-H1	4-49	QUADRANT 3 X=0; QUADRANT 1 Y=0
1G0	2A2A4-A3	4-7	QUADRANT 3 X=3; QUADRANT 1 Y=3
1G1	2A2A4-U3	4-7	QUADRANT 3 X=0; QUADRANT 1 Y=0
1H0	2A2A0-K1	4-49	QUADRANT 3 X=3; QUADRANT 1 Y=3
1I1	2A2A4-I3	4-7	QUADRANT 3 X=2; QUADRANT 1 Y=2
1J1	2A2A0-K0	4-49	QUADRANT 3 X=2; QUADRANT 1 Y=2
1K0	2A2A0-J1	4-49	QUADRANT 3 Y=2; QUADRANT 1 X=2
	2A2A4-H0	4-7	
1K1	2A2A0-H0	4-49	QUADRANT 3 Y=3; QUADRANT 1 X=3
	2A2A4-H1	4-7	
1M0	2B2B9-P2	4-75	
1M1	2B2B9-P3	4-75	
2C1	2A2A4-K1	4-7	DATA TO PF QUADRANT 1, BIT 12
			QUADRANT 1 DIGIT GATE 3 AND
2F0	2A2B2-C0	4-39	QUADRANT 1 DIGIT GATE 0
	2A2A4-K1	4-7	QUADRANT 1 DIGIT GATE 3 AND
2F1	2A2B1-D1	4-45	QUADRANT 1 DIGIT GATE 0
	2A2A4-U0	4-7	QUADRANT 2 DIGIT GATE 1 AND
2J0	2A2B2-I0	4-39	QUADRANT 1 DIGIT GATE 2
	2A2A4-T0	4-7	QUADRANT 1 SENSE GATE 0 AND
2J1	2A2B2-G0	4-39	QUADRANT 1 SENSE GATE 1
	2A2A4-V1	4-7	QUADRANT 1 SENSE GATE 2 AND
2K0	2A2H4-K2	4-21	QUADRANT 1 SENSE GATE 3
			NOT BIT 12 FROM PF QUADRANT 1


2-68A

Rev W Page 4-36


SELECT 1 OF 4 GROUPS IN A QUAD.




SELECT 1 OF 4 WORDS IN A QUAD.



NOTES:  
① ADDR BITS 0-2 DECODED.



① SECT. 0 2-BIT RD LWR  
SECT. 1 2-BIT RD UP







① SECT. 0 2-BIT WR LWR  
SECT. 1 2-BIT WR UP

69







1B1	2A2A3-G1	4-	31
	2A2A4-C3	4-	7
1C1	2A2A3-E1	4-	31
	2A2A4-F3	4-	7
1D1	2A2A4-D0	4-	7
1E1	2A2A3-C1	4-	31
1F1	2A2A3-H1	4-	31
1G0	2A2A4-I0	4-	7
1G1	2A2A4-F0	4-	7
1H0	2A2A3-K1	4-	31
1I1	2A2A4-B0	4-	7
1J1	2A2A3-K0	4-	31
1K0	2A2A3-J1	4-	31
	2A2A4-J3	4-	7
1K1	2A2A3-H0	4-	31
	2A2A4-H3	4-	7
1M0	2B2B8-O2	4-	77
1M1	2B2B8-O3	4-	77
2C1	2A2A4-H0	4-	7
2F0	2A2B1-C0	4-	45
	2A2A4-H0	4-	7
2F1	2A2B0-D1	4-	51
	2A2A4-S0	4-	7
2J0	2A2B1-I0	4-	45
	2A2A4-X1	4-	7
2J1	2A2B1-G0	4-	45
	2A2A4-W0	4-	7
2K0	2A2B4-N2	4-	21

QUADRANT 2 X=0, QUADRANT 0 Y=0  
 QUADRANT 2 X=1, QUADRANT 0 Y=1  
 QUADRANT 2 Y=1, QUADRANT 0 X=1  
 QUADRANT 2 Y=1, QUADRANT 0 X=1  
 QUADRANT 2 Y=0, QUADRANT 0 X=0  
 QUADRANT 2 Y=3, QUADRANT 0 X=3  
 QUADRANT 2 Y=0, QUADRANT 0 X=0  
 QUADRANT 2 Y=3, QUADRANT 0 X=3  
 QUADRANT 2 Y=2, QUADRANT 0 X=2  
 QUADRANT 2 Y=2, QUADRANT 0 X=2  
 QUADRANT 2 X=2, QUADRANT 0 Y=2  
 QUADRANT 2 X=3, QUADRANT 0 Y=3

DATA TO PF QUADRANT 2, BIT 12  
 QUADRANT 2 DIGIT GATE 3 AND  
 QUADRANT 2 DIGIT GATE 0  
 QUADRANT 2 DIGIT GATE 3 AND  
 QUADRANT 2 DIGIT GATE 0  
 QUADRANT 3 DIGIT GATE 1 AND  
 QUADRANT 2 DIGIT GATE 2  
 QUADRANT 2 SENSE GATE 0 AND  
 QUADRANT 2 SENSE GATE 1  
 QUADRANT 2 SENSE GATE 2 AND  
 QUADRANT 2 SENSE GATE 3  
 NOT BIT 12 FROM PF QUADRANT 2


2-74A

Rev W

Pg 4-42


SELECT 1 OF 4  
GROUPS IN A QUAD

ADDR  
BITS  
5, 6, 6  
DECODED




SELECT 1 OF 4  
WORDS IN A SECT





ADDR  
BITS  
3, 3, 4  
DECODED







NOTES:  
① ADDR BITS 0-2 DECODED.







holes punched wrong




1B1	2A2A2-F1	4-	37
	2A2A4-D3	4-	7
1C1	2A2A2-E1	4-	37
	2A2A4-B3	4-	7
1D1	2A2A4-A1	4-	7
1E1	2A2A2-C1	4-	37
1F1	2A2A2-H1	4-	37
1G0	2A2A4-H1	4-	7
1G1	2A2A4-C0	4-	7
1H0	2A2A2-K1	4-	37
1I1	2A2A4-H0	4-	7
1J1	2A2A2-K0	4-	37
1K0	2A2A2-J1	4-	7
	2A2A4-I3	4-	7
1K1	2A2A2-H0	4-	37
	2A2A4-A3	4-	7
1M0	2B2B8-P2	4-	77
1M1	2B2B8-P3	4-	77
2C1	2A2A4-N1	4-	7
2F0	2A2H0-C0	4-	51
	2A2A4-N1	4-	7
2F1	2A2B3-D0	4-	33
	2A2A4-M1	4-	7
2J0	2A2B0-I0	4-	51
	2A2A4-W1	4-	7
2J1	2A2B0-G0	4-	51
	2A2A4-X0	4-	7
2K0	2A2B4-N3	4-	21

QUADRANT 3 X=0, QUADRANT 1 Y=0  
 QUADRANT 3 X=1, QUADRANT 1 Y=1  
 QUADRANT 3 Y=1, QUADRANT 1 X=1  
 QUADRANT 3 Y=1, QUADRANT 1 X=1  
 QUADRANT 3 Y=0, QUADRANT 1 X=0  
 QUADRANT 3 Y=3, QUADRANT 1 X=3  
 QUADRANT 3 Y=0, QUADRANT 1 X=0  
 QUADRANT 3 Y=3, QUADRANT 1 X=3  
 QUADRANT 3 Y=2, QUADRANT 1 X=2  
 QUADRANT 3 Y=2, QUADRANT 1 X=2  
 QUADRANT 3 X=2, QUADRANT 1 Y=2  
 QUADRANT 3 X=3, QUADRANT 1 Y=3  
 DATA TO PF QUADRANT 3, BIT 12  
 QUADRANT 3 DIGIT GATE 3 AND  
 QUADRANT 3 DIGIT GATE 0  
 QUADRANT 3 DIGIT GATE 3 AND  
 QUADRANT 3 DIGIT GATE 0  
 QUADRANT 0 DIGIT GATE 1 AND  
 QUADRANT 3 DIGIT GATE 2  
 QUADRANT 3 SENSE GATE 0 AND  
 QUADRANT 3 SENSE GATE 1  
 QUADRANT 3 SENSE GATE 2 AND  
 QUADRANT 3 SENSE GATE 3  
 NOT BIT 12 FROM PF QUADRANT 3

2-80A

Rev W  
4-48


SELECT 1 OF 4 GROUPS IN A QUAD.



SELECT 1 OF 4 WORDS IN A SECT.

ADDR BITS 384 DECODED





NOTES:  
① ADDR BITS 0-2 DECODED.







① SECT. 0 2-BIT RD LWR  
SECT. 1 2-BIT RD UP

① SECT. 0 2-BIT WR LWR  
SECT. 1 2-BIT WR UP





83







85

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION
IRI	2A1A2-GI	5-67		S BITS 01/00 = 0 TO RF 00-37
	2A1A4-HI	5-59		
ICI	2A1A2-DI	5-67		S BITS 01/00 = 1 TO RF 00-37
	2A1A4-40	5-59		
IOI	2A1A4-01	5-59		S BITS 04/02 = 1 TO RF 00-37
IF1	2A1A2-01	5-67		S BITS 04/02 = 1 TO RF 00-37
IF1	2A1A2-M1	5-67		S BITS 04/02 = 0 TO RF 00-37
IO0	2A1A4-K0	5-57		S BITS 04/02 = 3 TO RF 00-37
IO1	2A1A4-00	5-57		S BITS 04/02 = 0 TO RF 00-37
IHO	2A1A2-K1	5-67		S BITS 04/02 = 3 TO RF 00-37
II1	2A1A4-J1	5-59		S BITS 04/02 = 2 TO RF 00-37
II1	2A1A2-K0	5-67		S BITS 04/02 = 2 TO RF 00-37
IX0	2A1A2-J1	5-67		S BITS 01/00 = 2 TO RF 00-37
	2A1A4-A0	5-57		
IX1	2A1A2-H0	5-67		S BITS 01/00 = 3 TO RF 00-37
	2A1A4-E1	5-59		
IL0	2A1A4-X3	5-21		
IL1	2A1A4-X2	5-21		DIGIT DRIVE 25 TO RF 00-37
IHO	2A1A4-J3	5-21		
IHI	2A1A4-J2	5-21		DIGIT DRIVE 24 TO RF 00-37
2G1	2A1A4-W0	5-59		WRITE RF 04 AND 2X CONT. BITS
2F0	2A1A2-F1	5-67		WRITE RF 1X AND 2X CONT. BITS
2G0	2A1A4-G1	5-57		SENSE RF 00-37 NOT(BIT 24)
2X1	2A1A4-02	5-57		SENSE RF 00-37 NOT(BIT 25)
2L0	2A1A8-J1	5-53	2A1A4-WP	SENSE REG FILE 00-37 BIT 25
2L1	2A1A4-K1	5-57		SENSE REG FILE 00-37 BIT 24





2-86A

Rev. W Page 5-60




87








89



FROM PREVIOUS PAGE






91





19I	2A1A3-F1	5- 61	S BITS 04/02 = 0 TO RF 00-37
	2A1A4-G0	5- 59	
1C1	2A1A3-E1	5- 61	S BITS 04/02 = 1 TO RF 00-37
	2A1A4-G1	5- 59	
1D1	2A1A3-C1	5- 61	S BITS 01/00 = 1 TO RF 00-37
1E1	2A1A4-H0	5- 59	S BITS 01/00 = 1 TO RF 00-37
1F1	2A1A4-B1	5- 59	S BITS 01/00 = 0 TO RF 00-37
1G1	2A1A4-E1	5- 59	S BITS 01/00 = 3 TO RF 00-37
1H1	2A1A3-D1	5- 61	S BITS 01/00 = 0 TO RF 00-37
1J1	2A1A3-K1	5- 61	S BITS 01/00 = 3 TO RF 00-37
1K1	2A1A4-A0	5- 59	S BITS 01/00 = 2 TO RF 00-37
	2A1A3-K0	5- 61	S BITS 01/00 = 2 TO RF 00-37
	2A1A3-J1	5- 61	S BITS 04/02 = 2 TO RF 00-37
	2A1A4-J0	5- 59	
1L1	2A1A3-H0	5- 61	S BITS 04/02 = 3 TO RF 00-37
	2A1A4-K0	5- 59	
1M1	2B1A7-F2	5- 1	DIGIT DRIVE 27 TO RF 00-37
1N1	2B1A7-F3	5- 1	
1O1	2B1A9-T3	5- 23	DIGIT DRIVE 26 TO RF 00-37
1P1	2A1A9-T2	5- 23	WRITE RF 0X AND 2X CONF. BITS
2F1	2A1A3-F0	5- 61	
	2A1A4-G0	5- 59	
2K0	2A1A4-X0	5- 57	SENSE RF 00-37 NOT BIT 26
2K1	2A1A4-J1	5- 57	SENSE RF 00-37 NOT BIT 27
2L0	2A1A4-S0	5- 57	SENSE REG FILE 00-37 BIT 26
2L1	2A1A4-Q1	5- 55	SENSE REG FILE 00-37 BIT 26

2A1A8-AU

2-92A

Rear W 5-66








PIN	ORIGIN/ DEST.	PAGE	TEST POINT
1B1	2A1A0-F1	5- 79	
	2A1A4-E0	5- 59	
1C1	2A1A0-E1	5- 79	
	2A1A4-R0	5- 59	
1D1	2A1A4-L0	5- 59	
	2A1A0-C1	5- 77	
1E1	2A1A0-B1	5- 77	
	2A1A4-N0	5- 59	
1G0	2A1A4-F0	5- 59	
	2A1A0-K1	5- 77	
1H0	2A1A4-K1	5- 59	
	2A1A0-K0	5- 77	
1J1	2A1A0-J1	5- 77	
	2A1A4-F1	5- 59	
1K0	2A1A0-H0	5- 77	
	2A1A4-J1	5- 59	

SIGNAL DEFINITION.




- S BITS 01/00 = 0 TO RF 40-77
- S BITS 01/00 = 1 TO RF 40-77
- S BITS 04/02 = 1 TO RF 40-77
- S BITS 04/02 = 1 TO RF 40-77
- S BITS 04/02 = 0 TO RF 40-77
- S BITS 04/02 = 3 TO RF 40-77
- S BITS 04/02 = 0 TO RF 40-77
- S BITS 04/02 = 3 TO RF 40-77
- S BITS 04/02 = 2 TO RF 40-77
- S BITS 04/02 = 2 TO RF 40-77
- S BITS 01/00 = 2 TO RF 40-77
- S BITS 01/00 = 3 TO RF 40-77




2-96A

Rew W  
5-72







FROM PREVIOUS PAGE









<b>CONTROL DATA</b>		TITLE		PRODUCT	
DEVELOPMENT DIVISION		REGISTER FILE LOCATIONS 40-77 LOWER 12		C 60289500 W	
LOC 2A1A1, 2A1B1 PART NO. 185301. SER002		PAGE		5-73	





101












IS1	2A1A1-F1	5- 7
	2A1A4-F2	5- 59
IC1	2A1A1-E1	5- 73
	2A1A4-L1	5- 59
ID1	2A1A4-D1	5- 59
IF1	2A1A1-C1	5- 73
IF1	2A1A1-H1	5- 73
IG1	2A1A4-J1	5- 59
IH1	2A1A4-E1	5- 59
IH1	2A1A1-K1	5- 73
II1	2A1A4-F1	5- 59
IJ1	2A1A1-K1	5- 73
IK1	2A1A1-J1	5- 73
	2A1A4-K1	5- 59
	2A1A1-M1	5- 73
	2A1A4-N1	5- 59

S HITS 04/02 = 0 TO HF 40-77
S HITS 04/02 = 1 TO HF 40-77
S HITS 01/00 = 1 TO HF 40-77
S HITS 01/00 = 1 TO HF 40-77
S HITS 01/00 = 0 TO HF 40-77
S HITS 01/00 = 3 TO HF 40-77
S HITS 01/00 = 3 TO HF 40-77
S HITS 01/00 = 3 TO HF 40-77
S HITS 01/00 = 2 TO HF 40-77
S HITS 01/00 = 2 TO HF 40-77
S HITS 04/02 = 2 TO HF 40-77
S HITS 04/02 = 3 TO HF 40-77

2-104A





Rev W 5-78





CONTROL DATA		REGISTER FILE LOCATIONS 40-77 UPPER 12	DEV. DIVISION	2A1A0	LOC. 2A1B0	PART NO.	SER. 003	SIZE	DRAWING NO.	REV.
								C	60289500	V
										5-81


107




109



(upper address = "1") (lower address = "0")



PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1B1	2A2A1-F1	5-43	QUADHANT 2 Y=0, QUADRANT 0 X=0
	2A2A4-F0	5-7	
1C1	2A2A1-E1	5-43	QUADHANT 2 Y=1, QUADRANT 0 X=1
	2A2A4-D0	5-7	
1D1	2A2A4-F3	5-7	QUADHANT 2 X=1, QUADRANT 0 Y=1
1E1	2A2A1-C1	5-43	QUADHANT 2 X=1, QUADRANT 0 Y=1
1F1	2A2A4-C3	5-7	QUADHANT 2 X=0, QUADRANT 0 Y=0
1G0	2A2A4-H3	5-7	QUADHANT 2 X=3, QUADRANT 0 Y=3
1G1	2A2A1-H1	5-43	QUADHANT 2 X=0, QUADRANT 0 Y=0
1H0	2A2A1-K1	5-43	QUADHANT 2 X=3, QUADRANT 0 Y=3
1I1	2A2A4-J3	5-7	QUADHANT 2 X=2, QUADRANT 0 Y=2
1J1	2A2A1-K0	5-43	QUADHANT 2 X=2, QUADRANT 0 Y=2
1K0	2A2A1-J1	5-43	QUADHANT 2 Y=2, QUADRANT 0 X=2
	2A2A4-H0	5-7	
1K1	2A2A1-H0	5-43	QUADHANT 2 Y=3, QUADRANT 0 X=3
	2A2A4-I0	5-7	
1M0	2B2B9-02	5-75	DATA TO PF QUADRANT 0, BIT 12
1M1	2B2B9-03	5-75	
2C1	2A2A4-N0	5-7	QUADHANT 0 DIGIT GATE 3
	QUADHANT 0 DIGIT GATE 0		
2F0	2A2H3-C0	5-33	QUADHANT 0 DIGIT GATE 3
	QUADHANT 0 DIGIT GATE 0		
2F1	2A2B2-D1	5-39	QUADHANT 1 DIGIT GATE 1
	QUADHANT 0 DIGIT GATE 2		
2J0	2A2H3-I0	5-33	QUADHANT 0 SENSE GATE 0
	QUADHANT 0 SENSE GATE 1		
2J1	2A2H3-G0	5-33	QUADHANT 0 SENSE GATE 2
	QUADHANT 0 SENSE GATE 3		
2K0	2A2H4-U0	5-7	QUADHANT 0 SENSE GATE 3
	QUADHANT 0 SENSE GATE 2		
	2A2H4-C2	5-21	NOT BIT 12 FROM PF QUADRANT 0




NOTES:  
 ① TO INTERNAL TERMINATING RESISTOR.  
 ② ADDR BITS 0-2 DECODED.  
 ③ ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION		TITLE		PRODUCT	
DEVELOPMENT DIVISION		PAGE FILE QUAD. 0 ADDRESSES XX0, XXI		SIZE C 60181000	
2A2A3 LOC: 2A2B3		PART NO. 1B5301		REV. 6	
SER.004		PAGE 5-31		SHEET	




PIN	ORIGIN/ DEST	PAGE	SIGNAL DEFINITION
1N0	2B2A6-M1	5- 63	
1N1	2B2A6-M0	5- 63	DATA TO PF QUADRANT 0, BIT 10
100	2B2A6-T0	5- 63	
101	2B2A6-T1	5- 63	DATA TO PF QUADRANT 0, BIT 11
1P0	2B2A6-G1	5- 63	
1P1	2B2A6-G0	5- 63	DATA TO PF QUADRANT 0, BIT 09
1Q0	2B2A7-T0	5- 61	
1Q1	2B2A7-T1	5- 61	DATA TO PF QUADRANT 0, BIT 08
1R0	2B2A7-M1	5- 61	
1R1	2B2A7-M0	5- 61	DATA TO PF QUADRANT 0, BIT 07
1S0	2B2A7-G1	5- 61	
1S1	2B2A7-G0	5- 61	DATA TO PF QUADRANT 0, BIT 06
2C0	2A2B3-F0	5- 31	QUADKANT 0 DIGIT GATE 3
	2A2A4-N0	5- 7	QUADKANT 0 DIGIT GATE 0
2D0	2A2B0-F1	5- 49	QUADKANT 0 DIGIT GATE 1 QUADKANT 3 DIGIT GATE 2
2D1	2A2A4-M1	5- 7	QUADKANT 0 DIGIT GATE 1 QUADKANT 3 DIGIT GATE 2
2G0	2A2H3-J1	5- 31	QUADKANT 0 SENSE GATE 2 QUADKANT 0 SENSE GATE 3
2G1	2A2A4-U0	5- 7	QUADKANT 0 SENSE GATE 2 QUADKANT 0 SENSE GATE 3
2I0	2A2H3-J0	5- 31	QUADKANT 0 SENSE GATE 0 QUADKANT 0 SENSE GATE 1
2I1	2A2A4-V0	5- 7	QUADKANT 0 SENSE GATE 0 QUADKANT 0 SENSE GATE 1
2M0	2A2B5-W2	5- 19	NOT BIT 07 FROM PF QUADRANT 0
2M1	2A2B4-W2	5- 21	NOT BIT 08 FROM PF QUADRANT 0
2N1	2A2H5-A3	5- 19	NOT BIT 06 FROM PF QUADRANT 0
2Q0	2A2B4-E2	5- 21	NOT BIT 11 FROM PF QUADRANT 0
2R0	2A2B4-R1	5- 21	NOT BIT 09 FROM PF QUADRANT 0
2R1	2A2B4-K0	5- 21	NOT BIT 10 FROM PF QUADRANT 0



NOTE  
 (1) TO INTERNAL TERMINATING RESISTOR  
 (2) ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

113


PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
110	2B2A8-G1	5- 59	
111	2B2A8-G0	5- 59	DATA TO PF QUADRANT 0, BIT 03
100	2B2A8-M1	5- 59	
101	2B2A8-M0	5- 59	DATA TO PF QUADRANT 0, BIT 04
100	2B2A8-T0	5- 59	
101	2B2A8-T1	5- 59	DATA TO PF QUADRANT 0, BIT 05
100	2B2A9-T0	5- 57	
101	2B2A9-T1	5- 57	DATA TO PF QUADRANT 0, BIT 02
100	2B2A9-M1	5- 57	
101	2B2A9-M0	5- 57	DATA TO PF QUADRANT 0, BIT 01
200	2B2A9-G1	5- 57	
201	2B2A9-G0	5- 57	DATA TO PF QUADRANT 0, BIT 00
200	2A2H6-A3	5- 13	NOT BIT 01 FROM PF QUADRANT 0
201	2A2H7-A3	5- 15	NOT BIT 02 FROM PF QUADRANT 0
211	2A2H8-F2	5- 13	NOT BIT 00 FROM PF QUADRANT 0
200	2A2H6-W2	5- 17	NOT BIT 05 FROM PF QUADRANT 0
200	2A2H7-W2	5- 15	NOT BIT 03 FROM PF QUADRANT 0
201	2A2H6-A3	5- 17	NOT BIT 04 FROM PF QUADRANT 0



115



*Real example  
Write into Page File #063*



PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1B1	2A2A0-F1	5-49	QUADHANT 3 Y=0, QUADRANT 1 X=0
	2A2A4-C0	5-7	
1C1	2A2A0-E1	5-49	QUADHANT 3 Y=1, QUADRANT 1 X=1
	2A2A4-A0	5-7	
	2A2A4-H3	5-7	QUADHANT 3 X=1, QUADRANT 1 Y=1
1E1	2A2A0-C1	5-49	QUADHANT 3 X=1, QUADRANT 1 Y=1
1F1	2A2A0-B1	5-49	QUADHANT 3 X=0, QUADRANT 1 Y=0
1G0	2A2A4-A3	5-7	QUADHANT 3 X=3, QUADRANT 1 Y=3
1G1	2A2A4-D3	5-7	QUADHANT 3 X=0, QUADRANT 1 Y=0
1H0	2A2A0-K1	5-49	QUADHANT 3 X=3, QUADRANT 1 Y=3
1I1	2A2A4-I3	5-7	QUADHANT 3 X=2, QUADRANT 1 Y=2
1J1	2A2A0-K0	5-49	QUADHANT 3 X=2, QUADRANT 1 Y=2
1K0	2A2A0-J1	5-49	QUADHANT 3 Y=2, QUADRANT 1 X=2
	2A2A4-H0	5-7	
1K1	2A2A0-H0	5-49	QUADHANT 3 Y=3, QUADRANT 1 X=3
	2A2A4-H1	5-7	
1M0	2B2H9-P2	5-75	DATA TO PF QUADRANT 1, BIT 12
1M1	2B2H9-P3	5-75	
2L1	2A2A4-K1	5-7	QUADHANT 1 DIGIT GATE 3
			QUADHANT 1 DIGIT GATE 0
2F0	2A2H2-C0	5-39	QUADHANT 1 DIGIT GATE 3
	2A2A4-K1	5-7	QUADHANT 1 DIGIT GATE 0
2F1	2A2B1-D1	5-45	QUADHANT 2 DIGIT GATE 1
	2A2A4-G0	5-7	QUADHANT 1 DIGIT GATE 2
2J0	2A2H2-I0	5-39	QUADHANT 1 SENSE GATE 0
	2A2A4-I0	5-7	QUADHANT 1 SENSE GATE 1
2J1	2A2H2-S0	5-39	QUADHANT 1 SENSE GATE 2
	2A2A4-V1	5-7	QUADHANT 1 SENSE GATE 3
2K0	2A2H4-K2	5-21	NOT BIT 12 FROM PF QUADRANT 1

ADDR BITS 5 & 6 DECODED

ADDR BITS 3 & 4 DECODED


SELECT 1 OF 4 WORDS IN A SECT.

- NOTES:
- TO INTERNAL TERMINATING RESISTOR.
  - ADDR BITS 0-2 DECODED.
  - ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	PAGE FILE QUAD. 1 ADDRESSES XX2, XX3	PRODUCT
	2A2A2 LOC. 2A2B2 PART NO. 1B5301	SER.005	SIZE DRAWING NO. 60181000 REV. C
			SHEET PAGE 5-37

*Sense Amp.*

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2B2A6-A0	5- 63	
1N1	2B2A6-A1	5- 63	DATA TO PF QUADRANT 1, BIT 10
1U0	2B2A6-W1	5- 63	
1U1	2B2A6-W0	5- 63	DATA TO PF QUADRANT 1, BIT 11
1P0	2B2A6-T0	5- 63	
1P1	2B2A6-T1	5- 63	DATA TO PF QUADRANT 1, BIT 09
1W0	2B2A7-W1	5- 61	
1W1	2B2A7-W0	5- 61	DATA TO PF QUADRANT 1, BIT 08
1M0	2B2A7-N0	5- 61	
1M1	2B2A7-N1	5- 61	DATA TO PF QUADRANT 1, BIT 07
1S0	2B2A7-T0	5- 61	
1S1	2B2A7-T1	5- 61	DATA TO PF QUADRANT 1, BIT 06
2L0	2A2H2-F0	5- 37	QUADRANT 1 DIGIT GATE 3
	2A2A4-K1	5- 7	QUADRANT 1 DIGIT GATE 0
2U0	2A2A4-P0	5- 7	QUADRANT 1 DIGIT GATE 1
			QUADRANT 0 DIGIT GATE 2
2U1	2A2H3-F1	5- 37	QUADRANT 1 DIGIT GATE 1
			QUADRANT 0 DIGIT GATE 2
2U0	2A2H2-J1	5- 37	QUADRANT 1 SENSE GATE 2
			QUADRANT 1 SENSE GATE 3
2U1	2A2A4-V1	5- 7	QUADRANT 1 SENSE GATE 2
			QUADRANT 1 SENSE GATE 3
2I0	2A2H2-J	5- 37	QUADRANT 1 SENSE GATE 0
			QUADRANT 1 SENSE GATE 1
2I1	2A2A4-T0	5- 7	QUADRANT 1 SENSE GATE 0
			QUADRANT 1 SENSE GATE 1
2M0	2A2H5-W3	5- 19	NOT BIT 07 FROM PF QUADRANT 1
2M1	2A2H4-L2	5- 21	NOT BIT 08 FROM PF QUADRANT 1
2N1	2A2H5-H2	5- 19	NOT BIT 06 FROM PF QUADRANT 1
2W0	2A2H4-E3	5- 21	NOT BIT 11 FROM PF QUADRANT 1
2M0	2A2H4-H0	5- 21	NOT BIT 09 FROM PF QUADRANT 1
2N1	2A2H4-U1	5- 21	NOT BIT 10 FROM PF QUADRANT 1





NOTE  
 ① TO INTERNAL TERMINATING RESISTOR  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

119

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
2n0	282A9-I0	5- 57	
2n1	282A9-I1	5- 57	DATA TO PF QUADRANT 1, BIT 00
2s0	2A2H8-H2	5- 13	NOT BIT 01 FROM PF QUADRANT 1
2s1	2A2H7-H2	5- 15	NOT BIT 02 FROM PF QUADRANT 1
2i1	2A2H8-F3	5- 13	NOT BIT 06 FROM PF QUADRANT 1
2r0	2A2H6-W3	5- 17	NOT BIT 05 FROM PF QUADRANT 1
2r0	2A2H7-W3	5- 15	NOT BIT 03 FROM PF QUADRANT 1
2r1	2A2H6-H2	5- 17	NOT BIT 04 FROM PF QUADRANT 1
1i0	282A8-I0	5- 59	
1i1	282A8-I1	5- 59	DATA TO PF QUADRANT 1, BIT 03
1j0	282A8-A0	5- 59	
1j1	282A8-A1	5- 59	DATA TO PF QUADRANT 1, BIT 04
1v0	282A8-V1	5- 59	
1v1	282A8-W0	5- 59	DATA TO PF QUADRANT 1, BIT 05
1w0	282A9-W1	5- 57	
1w1	282A9-W0	5- 57	DATA TO PF QUADRANT 1, BIT 02
1a0	282A9-A0	5- 57	
1a1	282A9-A1	5- 57	DATA TO PF QUADRANT 1, BIT 01







PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1b1	2A2A3-G1	5-31	QUADRANT 2 X=0, QUADRANT 0 Y=0
	2A2A4-C3	5-7	
1c1	2A2A3-E1	5-31	QUADRANT 2 X=1, QUADRANT 0 Y=1
	2A2A4-F3	5-7	
1u1	2A2A4-D0	5-7	QUADRANT 2 Y=1, QUADRANT 0 X=1
1t1	2A2A3-C1	5-31	QUADRANT 2 Y=1, QUADRANT 0 X=1
1f1	2A2A3-B1	5-31	QUADRANT 2 Y=0, QUADRANT 0 X=0
1u0	2A2A4-I0	5-7	QUADRANT 2 Y=3, QUADRANT 0 X=3
1u1	2A2A4-F0	5-7	QUADRANT 2 Y=0, QUADRANT 0 X=0
1h0	2A2A3-K1	5-31	QUADRANT 2 Y=3, QUADRANT 0 X=3
1i1	2A2A4-H0	5-7	QUADRANT 2 Y=2, QUADRANT 0 X=2
1j1	2A2A3-K0	5-31	QUADRANT 2 Y=2, QUADRANT 0 X=2
1k0	2A2A3-J1	5-31	QUADRANT 2 X=2, QUADRANT 0 Y=2
	2A2A4-J3	5-7	
1k1	2A2A3-H0	5-31	QUADRANT 2 X=3, QUADRANT 0 Y=3
	2A2A4-H3	5-7	
1m0	2B2H8-O2	5-77	DATA TO PF QUADRANT 2, BIT 12
1m1	2B2H8-O3	5-77	DATA TO PF QUADRANT 2, BIT 12
2c1	2A2A4-H0	5-7	QUADRANT 2 DIGIT GATE 3
			QUADRANT 2 DIGIT GATE 0
2f0	2A2H1-C0	5-45	QUADRANT 2 DIGIT GATE 3
			QUADRANT 2 DIGIT GATE 0
2f1	2A2H0-U1	5-51	QUADRANT 3 DIGIT GATE 1
	2A2A4-S0	5-7	QUADRANT 2 DIGIT GATE 2
2j0	2A2H1-I0	5-45	QUADRANT 2 SENSE GATE 0
	2A2A4-X1	5-7	QUADRANT 2 SENSE GATE 1
2j1	2A2H1-G0	5-45	QUADRANT 2 SENSE GATE 2
	2A2A4-W0	5-7	QUADRANT 2 SENSE GATE 3
2A0	2A2H4-N2	5-21	NOT BIT 12 FROM PF QUADRANT 2

ADDR  
BITS  
5 8 6  
DECODED

ADDR  
BITS  
5 8 4  
DECODED

SELECT 1 OF 4  
GROUPS IN A QUAD.

SELECT 1 OF 4  
WORDS IN A SECT.


- NOTES:
- TO INTERNAL TERMINATING RESISTOR.
  - ADDR BITS 0-2 DECODED.
  - ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE PAGE FILE QUAD. 2 ADDRESSES XX4, XX5	PRODUCT
	2A2A1 LOC: 2A2B1 PART NO. 1B5301 SER 006	
SIZE C 60181000	DRAWING NO.	REV. C
SHEET	PAGE	5-43

TO NEXT  
PAGE

123

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2H2A1-M1	5- 71	
1N1	2H2A1-M0	5- 71	DATA TO PF QUADRANT 2, BIT 10
1U0	2H2A1-T0	5- 71	
1U1	2H2A1-T1	5- 71	DATA TO PF QUADRANT 2, BIT 11
1P0	2H2A1-G1	5- 71	
1P1	2H2A1-G0	5- 71	DATA TO PF QUADRANT 2, BIT 09
1W0	2H2A2-T0	5- 69	
1W1	2H2A2-T1	5- 69	DATA TO PF QUADRANT 2, BIT 08
1K0	2H2A2-M1	5- 69	
1K1	2H2A2-M0	5- 69	DATA TO PF QUADRANT 2, BIT 07
1S0	2H2A2-G1	5- 69	
1S1	2H2A2-G0	5- 69	DATA TO PF QUADRANT 2, BIT 06
2C0	2A2B1-F0	5- 43	QUADRANT 2 DIGIT GATE 3
	2A2A4-R0	5- 7	QUADRANT 2 DIGIT GATE 0
2U0	2A2A4-Q0	5- 7	QUADRANT 2 DIGIT GATE 1
			QUADRANT 1 DIGIT GATE 2
2U1	2A2H2-F1	5- 37	QUADRANT 2 DIGIT GATE 1
			QUADRANT 1 DIGIT GATE 2
2G0	2A2B1-J1	5- 43	QUADRANT 2 SENSE GATE 2
			QUADRANT 2 SENSE GATE 3
2G1	2A2A4-W0	5- 7	QUADRANT 2 SENSE GATE 2
			QUADRANT 2 SENSE GATE 3
2I0	2A2B1-J0	5- 43	QUADRANT 2 SENSE GATE 0
			QUADRANT 2 SENSE GATE 1
2I1	2A2A4-X1	5- 7	QUADRANT 2 SENSE GATE 0
			QUADRANT 2 SENSE GATE 1
2M0	2A2H5-X2	5- 19	NOT BIT 07 FROM PF QUADRANT 2
2M1	2A2B4-P2	5- 21	NOT BIT 08 FROM PF QUADRANT 2
2N1	2A2B5-B3	5- 19	NOT BIT 06 FROM PF QUADRANT 2
2V0	2A2B4-P2	5- 21	NOT BIT 11 FROM PF QUADRANT 2
2M0	2A2B4-S1	5- 21	NOT BIT 09 FROM PF QUADRANT 2
2M1	2A2B4-V1	5- 21	NOT BIT 10 FROM PF QUADRANT 2



FROM PREVIOUS PAGE

TO NEXT PAGE

TO NEXT PAGE

NOTE  
 ① 75 OHM INTERNAL TERMINATING RESISTOR  
 ② 54 EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.


CONTROL DATA DEVELOPMENT DIVISION	TITLE PAGE FILE QUAD. 2 ADDRESSES XX4, XX5 2A2A1 LOC: 2A2B1 PART NO. 185301	REV. ①
	PROPERTY SER 006	REV. ①

252253 TO F18A  
2S02S1 TO F18B

125



PIN	ORIGIN/ DEST	PAGE	SIGNAL DEFINITION
1T0	2H2A3-G1	5- 67	
1I1	2H2A3-G0	5- 67	DATA TO PF QUADRANT 2, BIT 03
1U0	2H2A3-M1	5- 67	
1U1	2H2A3-M0	5- 67	DATA TO PF QUADRANT 2, BIT 04
1V0	2H2A3-T0	5- 67	
1V1	2H2A3-T1	5- 67	DATA TO PF QUADRANT 2, BIT 05
1W0	2H2A4-T0	5- 65	
1W1	2H2A4-T1	5- 65	DATA TO PF QUADRANT 2, BIT 02
1A0	2H2A4-M1	5- 65	
1A1	2H2A4-M0	5- 65	DATA TO PF QUADRANT 2, BIT 01
2G0	2H2A4-G1	5- 65	
2G1	2H2A4-G0	5- 65	DATA TO PF QUADRANT 2, BIT 00
2>0	2A2H8-C2	5- 13	NOT BIT 01 FROM PF QUADRANT 2
2>1	2A2H7-H3	5- 15	NOT BIT 02 FROM PF QUADRANT 2
2I1	2A2H8-G2	5- 13	NOT BIT 00 FROM PF QUADRANT 2
2W0	2A2R6-X2	5- 17	NOT BIT 05 FROM PF QUADRANT 2
2A0	2A2H7-X2	5- 15	NOT BIT 03 FROM PF QUADRANT 2
2A1	2A2R6-H3	5- 17	NOT BIT 04 FROM PF QUADRANT 2




FROM PREVIOUS PAGE

FROM PREVIOUS PAGE

127

Upper Address  
Lower Address




PIN	ORIGIN/PAGE	SIGNAL DEFINITION
1B1	2A2A2-F1 5-37	QUADRANT 3 X=0, QUADRANT 1 Y=0
1C1	2A2A2-E1 5-37	QUADRANT 3 X=1, QUADRANT 1 Y=1
1U1	2A2A4-A0 5-7	QUADRANT 3 Y=1, QUADRANT 1 X=1
1E1	2A2A2-C1 5-37	QUADRANT 3 Y=1, QUADRANT 1 X=1
1F1	2A2A2-H1 5-37	QUADRANT 3 Y=0, QUADRANT 1 X=0
1G0	2A2A4-M1 5-7	QUADRANT 3 Y=3, QUADRANT 1 X=3
1G1	2A2A4-C0 5-7	QUADRANT 3 Y=0, QUADRANT 1 X=0
1H0	2A2A2-K1 5-37	QUADRANT 3 Y=3, QUADRANT 1 X=3
1I1	2A2A4-H0 5-7	QUADRANT 3 Y=2, QUADRANT 1 X=2
1J1	2A2A2-K0 5-37	QUADRANT 3 Y=2, QUADRANT 1 X=2
1K0	2A2A2-J1 5-37	QUADRANT 3 X=2, QUADRANT 1 Y=2
1K1	2A2A2-H0 5-37	QUADRANT 3 X=3, QUADRANT 1 Y=3
1M0	2B2B8-P2 5-77	DATA TO PF QUADRANT 3, BIT 12
2C1	2A2A4-N1 5-7	QUADRANT 3 DIGIT GATE 3
2F0	2A2H0-C0 5-57	QUADRANT 3 DIGIT GATE 3
2F1	2A2H3-00 5-33	QUADRANT 0 DIGIT GATE 1
2G1	2A2A4-M1 5-7	QUADRANT 3 DIGIT GATE 2
2J0	2A2H0-I0 5-57	QUADRANT 3 SENSE GATE 0
2J1	2A2A4-Wi 5-7	QUADRANT 3 SENSE GATE 1
2J2	2A2H0-G0 5-57	QUADRANT 3 SENSE GATE 2
2K0	2A2A4-X0 5-7	QUADRANT 3 SENSE GATE 3
2K1	2A2H4-N3 5-21	NOT BIT 12 FROM PF QUADRANT 3

ADDR BITS 5 & 6 DECODED

ADDR BITS 3 & 4 DECODED

TO NEXT PAGE

SELECT 1 OF 4 WORDS IN A SECT.



- NOTES:
- ① TO INTERNAL TERMINATING RESISTOR.
  - ② ADDR BITS 0-2 DECODED.
  - ③ ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.


CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	PAGE FILE QUAD. 3 ADDRESSES XX6, XX7	PRODUCT
	2A2A0 LOC: 2A2B0 PART NO. 1B5301	SER 007	SIZE DRAWING NO. C 60181000
			SHEET PAGE 5-49

129



PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2B2A1-N0	5- 71	
1N1	2B2A1-N1	5- 71	DATA TO PF QUADRANT 3, BIT 10
1U0	2B2A1-W1	5- 71	
1U1	2B2A1-W0	5- 71	DATA TO PF QUADRANT 3, BIT 11
1P0	2B2A1-I0	5- 71	
1P1	2B2A1-I1	5- 71	DATA TO PF QUADRANT 3, BIT 09
1U0	2B2A2-W1	5- 69	
1U1	2B2A2-W0	5- 69	DATA TO PF QUADRANT 3, BIT 08
1N0	2B2A2-N0	5- 69	
1N1	2B2A2-N1	5- 69	DATA TO PF QUADRANT 3, BIT 07
1S0	2B2A2-I0	5- 69	
1S1	2B2A2-I1	5- 69	DATA TO PF QUADRANT 3, BIT 06
2C0	2A2H0-F0	5- 49	QUADKANT 3 DIGIT GATE 3
	2A2A4-N1	5- 7	QUADKANT 3 DIGIT GATE 0
2U0	2A2A4-S0	5- 7	QUADKANT 3 DIGIT GATE 1
			QUADKANT 2 DIGIT GATE 2
2U1	2A2R1-F1	5- 43	QUADKANT 3 DIGIT GATE 1
			QUADKANT 2 DIGIT GATE 2
2G0	2A2H0-J1	5- 49	QUADKANT 3 SENSE GATE 2
			QUADKANT 3 SENSE GATE 3
2G1	2A2A4-X0	5- 7	QUADKANT 3 SENSE GATE 2
			QUADKANT 3 SENSE GATE 3
2I0	2A2H0-J	5- 49	QUADKANT 3 SENSE GATE 0
			QUADKANT 3 SENSE GATE 1
2I1	2A2A4-W1	5- 7	QUADKANT 3 SENSE GATE 0
			QUADKANT 3 SENSE GATE 1
2M0	2A2H5-X3	5- 19	NOT BIT 07 FROM PF QUADRANT 3
2M1	2A2H4-W3	5- 21	NOT BIT 04 FROM PF QUADRANT 3
2N1	2A2H5-C2	5- 19	NOT BIT 06 FROM PF QUADRANT 3
2W0	2A2H4-O3	5- 21	NOT BIT 11 FROM PF QUADRANT 3
2W1	2A2H4-S0	5- 21	NOT BIT 09 FROM PF QUADRANT 3
2K1	2A2H4-V0	5- 21	NOT BIT 17 FROM PF QUADRANT 3





FROM PREVIOUS PAGE

TO NEXT PAGE


TO NEXT PAGE

NOTE  
 (1) TO INTERNAL TERMINATING RESISTOR  
 (2) ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.


CONTROL DATA	TITLE	PAGE FILE QUAD. 3
	ADDRESSES	XX6, XX7
DEVELOPMENT DIVISION	LOC: 2A2A0	PART NO. 1B5301
	SER. 007	
SIZE	DRAWING NO.	REV.
C	60181000	6
SHEET	PAGE	5-51

131

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
110	2B2A3-I0	5- 67	
111	2B2A3-I1	5- 67	DATA TO PF QUADRANT 3, BIT 03
100	2B2A3-A0	5- 67	
101	2B2A3-A1	5- 67	DATA TO PF QUADRANT 3, BIT 04
100	2B2A3-A1	5- 67	
101	2B2A3-W0	5- 67	DATA TO PF QUADRANT 3, BIT 05
100	2B2A4-W1	5- 65	
101	2B2A4-W0	5- 65	DATA TO PF QUADRANT 3, BIT 02
100	2B2A4-A0	5- 65	
101	2B2A4-A1	5- 65	DATA TO PF QUADRANT 3, BIT 01
200	2B2A4-I0	5- 65	
201	2B2A4-I1	5- 65	DATA TO PF QUADRANT 3, BIT 00
200	2A2H8-H3	5- 13	NOT HIT 01 FROM PF QUADRANT 3
201	2A2H7-C2	5- 15	NOT HIT 02 FROM PF QUADRANT 3
211	2A2H8-G3	5- 13	NOT HIT 00 FROM PF QUADRANT 3
200	2A2H6-X3	5- 17	NOT HIT 05 FROM PF QUADRANT 3
200	2A2H7-X3	5- 15	NOT HIT 03 FROM PF QUADRANT 3
201	2A2H6-C2	5- 17	NOT HIT 04 FROM PF QUADRANT 3



133



See Pages 5-75  
5-77

KEY:  
 — DATA  
 - - - CONTROL


CONTROL DATA	TITLE	PRODUCT
	DATA FLOW IN RELOCATION SECTION	
DEVELOPMENT DIVISION	SIZE	DRAWING NO.
	C	60181000
	SHEET	REV.
	PAGE 5-55	A

135



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2R2A5-E0	5- 73	2B2A5-AH	PARITY CHECK, CHARACTER 3 EVEN
B2	2R1B4-E0	6- 29		
B3	2R1B4-E1	6- 29		NOT RC READ BIT 00
C0	2R2A5-S8	5- 73	2B2A9-A0	DATA TRANSMITTERS ON
C2	2A1A06J13A-01			BIT 00 TO INTERNAL STORAGE B
C3	2A1A06J13A-02			
D0	2R1B4-E2	6- 29		
D1	2R1B4-E3	6- 29		NOT D4 BIT 00 TO MCS VIA FI
D2	2A1A06J11A-02			
D3	2A1A06J11A-01			BIT 00 TO INTERNAL STORAGE A
E0	2A1A06P01D-01			NOT D0 REGISTER BIT 00
	1A4A06J04D-01			
	1A0A8-C1	2- 55		
E1	2A1A06P01D-02			
	1A4A06J04D-02			
	1A0A8-C0	2- 55		
E2	2A1A06P01A-01			NOT MAIN CONTROL READ, BIT 00
	1A4A06J04A-01			
	1A0B8-E1	2- 65		
E3	2A1A06P01A-02			
	1A4A06J04A-02			
	1A0B8-E0	2- 65		

F0	2B2A5-R2	5- 73	LINK MN CONT/BC DB REG THRU DB
F1	2B2A5-P3	5- 73	BLOCK CONTROL DATA XMIT ENABLE
F2	2A1A06J09A-01		RIT 00 TO/FROM EXTERNAL STOR
F3	2A1A06J10A-01		
	2A1A06J09A-02		
	2A1A06J10A-02		
G0	2A2B3-B1	5- 35	DATA TO PF QUADRANT 0, BIT 00
G1	2A2B3-B0	5- 35	
G2	2A2B8-N2	5- 13	RIT 01 OUT OF PF TO DB XMTR
G3	2A2B8-N3	5- 13	MAIN CONTROL DATA BITS 00-02=0
H0	2B2B9-H1	5- 75	2B2B9-RU
H1	2B2A9-S0	5- 57	2B2A9-AL
H2	2A2B8-M3	5- 13	
H3	2A2B8-M2	5- 13	
I0	2A2B2-B0	5- 41	RIT 00 OUT OF PF TO DB XMTR
I1	2A2B2-B1	5- 41	
I2	2A1A06J14A-04		DATA TO PF QUADRANT 1, BIT 00
I3	2A1A06J14A-03		
J0	2B2A8-K1	5- 59	2B2A8-AM
J1	2B2A8-J0	5- 59	2B2A8-AH
J2	2A1A06J12A-04		BIT 01 FROM INTERNAL STORAGE B
J3	2A1A06J12A-03		PARITY GENERATOR, GROUP 0 EVEN
K0	2B2A8-K0	5- 59	2B2A8-AM
K1	2B2A8-K1	5- 59	2B2A8-AH
K2	2A1A06J14A-02		PARITY GENERATOR, GROUP 0 ODD
K3	2A1A06J14A-01		PARITY GENERATOR, GROUP 1 EVEN
L0	2B2A5-N0	5- 73	2B2A5-AU
L2	2A1A06J12A-01		BIT 01 FROM INTERNAL STORAGE A
L3	2A1A06J12A-02		PARITY GEN., CHARACTER 3 EVEN
M0	2A2A3-X1	5- 35	DATA TO PF QUADRANT 0, BIT 01
M1	2A2A3-X0	5- 35	
M2	2B1B3-E0	6- 31	NOT RC READ BIT 01
M3	2B1B3-E1	6- 31	
N0	2A2A2-X0	5- 41	DATA TO PF QUADRANT 1, BIT 01
N1	2A2A2-X1	5- 41	NOT MAIN CONTROL READ, BIT 01
N2	2A1A06P01A-03		
	1A4A06J04A-03		
N3	1A0B8-F1	2- 65	
	1A0B8-F0	2- 65	
O0	2B1B3-E2	6- 31	NOT D4 BIT 02 TO MCS VIA F1
O1	2B1B3-E3	6- 31	BIT 01 TO/FROM EXTERNAL STOR
O2	2A1A06J09A-03		
O3	2A1A06J10A-03		
P0	2A1A06J09A-04		
	2A1A06J10A-04		
	2A1A06P01D-03		
	1A4A06J04D-03		
P1	1A0A8-B1	2- 55	NOT D0 REGISTER BIT 01
	2A1A06P01D-04		
	1A4A06J04D-04		
	1A0A8-B0	2- 55	
P2	2A1A06J13A-03		BIT 01 TO INTERNAL STORAGE B
P3	2A1A06J13A-04		
Q0	2B1B2-E3	6- 33	NOT D4 BIT 02 TO MCS VIA F1
Q1	2B1B2-E2	6- 33	
Q2	2A1A06J14A-06		RIT 02 FROM INTERNAL STORAGE B
Q3	2A1A06J14A-05		
R0	2A2B7-03	5- 15	RIT 02 OUT OF PF TO DB XMTR
R1	2A2B7-02	5- 15	
R2	2A1A06J12A-06		RIT 02 FROM INTERNAL STORAGE A
R3	2A1A06J12A-05		NOT MAIN CONTROL DATA BIT 02
S0	2B2A9-H1	5- 57	2B2A9-AL
S2	2A1A06J11A-04		BIT 01 TO INTERNAL STORAGE A
S3	2A1A06J11A-03		
T0	2A2A3-W0	5- 35	DATA TO PF QUADRANT 0, BIT 02
T1	2A2A3-W1	5- 35	
T2	2B1B2-E0	6- 33	NOT RC READ BIT 02
T3	2B1B2-E1	6- 33	
U0	2A1A06J11A-06		BIT 02 TO INTERNAL STORAGE A
U1	2A1A06J11A-05		PARITY CHECK, GROUP 0 ODD
U2	2B2A8-V2	5- 59	2B2A8-AY
U3	2B2A8-U2	5- 59	2B2A8-AZ
V0	2A1A06J13A-05		BIT 02 TO INTERNAL STORAGE B
V1	2A1A06J13A-06		
V2	2B2A8-V3	5- 59	2B2A9-AY
V3	2B2A8-U3	5- 59	2B2A8-AZ
W0	2A2A2-W1	5- 41	PARITY CHECK, GROUP 1 EVEN
W1	2A2A2-W0	5- 41	PARITY CHECK, GROUP 0 EVEN
W2	2A1A06P01A-05		DATA TO PF QUADRANT 1, BIT 02
	1A4A06J04A-05		NOT MAIN CONTROL READ, BIT 02
	1A0B8-W0	2- 65	
W3	2A1A06P01A-06		
	1A4A06J04A-06		
	1A0B8-W1	2- 65	
X0	2A1A06P01D-05		NOT D0 REGISTER BIT 02
	1A4A06J04D-05		
	1A0A8-H1	2- 55	
X1	2A1A06P01D-06		
	1A4A06J04D-06		
	1A0A8-H0	2- 55	
X2	2A1A06J09A-05		BIT 02 TO INTERNAL STORAGE A
	2A1A06J10A-05		PARITY CHECK, GROUP 0 EVEN
X3	2A1A06J09A-06		DATA TO PF QUADRANT 1, BIT 02
	2A1A06J10A-06		



CONTROL DATA	DATA BUS BITS 00-02	PRODUCT
	AND DATA PARITY	SIZE DRAWING NO.
DEVELOPMENT DIVISION	GENERATOR/CHECKER	C 60181000
	LOC: 2B2A9 PART NO. 184668	SER. 000
		REV. A
		SHEET PAGE
		5-57

137

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B2A5-E1	5- 73	2B2A5-A0	PARITY CHECK, CHARACTER 3 ODD
B2	2B1A4-E0	6- 35		
B3	2B1A4-E1	6- 35		NOT BC READ BIT 03
C0	2B2A5-00	5- 73	2B2A8-A0	DATA TRANSMITTERS ON
C2	2A1A06J13A-07			BIT 03 TO INTERNAL STORAGE B
C3	2A1A06J13A-08			
D0	2B1A4-E2	6- 35		
D1	2B1A4-E3	6- 35		NOT D4 BIT 03 TO MCS VIA F1
D2	2A1A06J11A-08			
D3	2A1A06J11A-07			BIT 03 TO INTERNAL STORAGE A
E0	2A1A06P01D-07			NOT D0 REGISTER BIT 03
	1A4A06J04D-07			
	1A0A6-C1	2- 57		
E1	2A1A06P01D-08			
	1A4A06J04D-08			
	1A0A6-C0	2- 57		
E2	2A1A06P01A-07			NOT MAIN CONTROL READ, BIT 03
	1A4A06J04A-07			
	1A0B6-E1	2- 67		
E3	2A1A06P01A-08			
	1A4A06J04A-08			

F0 1A0B6-E0 2= 67  
 F1 2B2A5-S3 5= 73  
 F2 2R2A5-W3 5= 73  
 F3 2A1A06J09A-07  
 2A1A06J10A-07  
 2A1A06J09A-08  
 2A1A06J10A-08  
 G0 2A2A3-T1 5= 35  
 G1 2A2A3-T0 5= 35  
 G2 2A2B6-O3 5= 17  
 G3 2A2B6-O2 5= 17  
 H0 2B2B9-H0 5= 75 2B2B9-RS  
 H1 2R2A8-S0 5= 59 2B2A8-AL  
 H2 2A2B7-H3 5= 15  
 H3 2A2B7-H2 5= 15  
 I0 2A2A2-T0 5= 41  
 I1 2A2A2-T1 5= 41  
 I2 2A1A06J14A-10  
 I3 2A1A06J14A-09  
 J0 2B2A9-J1 5= 57 2B2A9-AM  
 J1 2R2A9-K0 5= 57 2B2A8-AM  
 J2 2A1A06J12A-10  
 J3 2A1A06J12A-09  
 K0 2B2A9-K1 5= 57 2B2A9-AM  
 K1 2B2A9-J0 5= 57 2B2A8-AM  
 K2 2A1A06J14A-08  
 K3 2A1A06J14A-07  
 L2 2A1A06J12A-07  
 L3 2A1A06J12A-08  
 M0 2A2A3-U1 5= 35  
 M1 2A2A3-U0 5= 35  
 M2 2B1A3-E0 6= 37  
 M3 2B1A3-E1 6= 37  
 N0 2A2A2-U0 5= 39  
 N1 2A2A2-U1 5= 39  
 N2 2A1A06P01A-09  
 1A4A06J04A-09  
 1A0B6-F1 2= 67  
 N3 2A1A06P01A-10  
 1A4A06J04A-10  
 O0 1A0B6-F0 2= 67  
 O1 2B1A3-E2 6= 37  
 O2 2R1A3-E3 6= 37  
 O3 2A1A06J09A-09  
 2A1A06J10A-09  
 2A1A06J09A-10  
 2A1A06J10A-10  
 P0 2A1A06P01D-09  
 1A4A06J04D-09  
 1A0A6-B1 2= 57  
 P1 2A1A06P01D-10  
 1A4A06J04D-10  
 1A0A6-B0 2= 57  
 P2 2A1A06J13A-09  
 P3 2A1A06J13A-10  
 Q0 2B1A2-E3 6= 39  
 Q1 2R1A2-E2 6= 39  
 Q2 2A1A06J14B-02  
 Q3 2A1A06J14B-01  
 R0 2A2B6-H3 5= 17  
 R1 2A2B6-H2 5= 17  
 R2 2A1A06J12B-02  
 R3 2A1A06J12B-01  
 S0 2B2A8-H1 5= 59 2B2A8-AL  
 S2 2A1A06J11A-10  
 S3 2A1A06J11A-09  
 T0 2A2A3-V0 5= 35  
 T1 2A2A3-V1 5= 35  
 T2 2B1A2-E0 6= 39  
 T3 2R1A2-E1 6= 39  
 U0 2A1A06J11B-02  
 U1 2A1A06J11B-01  
 U2 2B2A9-U3 5= 57 2B2A9-AZ  
 U3 2B2A9-V3 5= 57 2B2A8-AZ  
 V0 2A1A06J13B-01  
 V1 2A1A06J13B-02  
 V2 2B2A9-U2 5= 57 2B2A8-AY  
 V3 2R2A9-V2 5= 57 2B2A9-AY  
 W0 2A2A2-V1 5= 41  
 W1 2A2A2-V0 5= 41  
 W2 2A1A06P01B-01  
 1A4A06J04B-01  
 1A0B6-W0 2= 67  
 W3 2A1A06P01B-02  
 1A4A06J04B-02  
 1A0B6-W1 2= 67  
 X0 2A1A06P01E-01  
 1A4A06J04E-01  
 1A0A6-H1 2= 57  
 X1 2A1A06P01E-02  
 1A4A06J04E-02  
 1A0A6-H0 2= 57  
 X2 2A1A06J09B-01  
 2A1A06J10B-01  
 2A1A06J09B-02  
 2A1A06J10B-02

LINK MN CONT/BC DB REG THRU DB  
 BLOCK CONTROL DATA XMIT ENAB  
 BIT 03 TO/FROM EXTERNAL STOR

DATA TO PF QUADRANT 0, BIT 03

BIT 04 OUT OF PF TO DB XMTR  
 MAIN CONTROL DATA BITS 03=05=0  
 NOT MAIN CONTROL DATA BIT 05

BIT 03 OUT OF PF TO DB XMTR

DATA TO PF QUADRANT 1, BIT 03

BIT 04 FROM INTERNAL STORAGE B  
 PARITY GENERATOR, GROUP 1 ODD  
 PARITY GENERATOR, GROUP 0 ODD

BIT 04 FROM INTERNAL STORAGE A  
 PARITY GENERATOR, GROUP 1 ODD  
 PARITY GENERATOR, GROUP 0 EVEN

BIT 03 FROM INTERNAL STORAGE B  
 BIT 03 FROM INTERNAL STORAGE A

DATA TO PF QUADRANT 0, BIT 04

NOT RC READ BIT 04

DATA TO PF QUADRANT 1, BIT 04  
 NOT MAIN CONTROL READ, BIT 04

NOT D4 BIT 04 TO MCS VIA F1  
 BIT 04 TO/FROM EXTERNAL STOR

NOT D0 REGISTER BIT 04

BIT 04 TO INTERNAL STORAGE B  
 NOT D4 BIT 05 TO MCS VIA F1

BIT 05 FROM INTERNAL STORAGE B  
 BIT 05 OUT OF PF TO DB XMTR

BIT 05 FROM INTERNAL STORAGE A  
 NOT MAIN CONTROL DATA BIT 05

BIT 04 TO INTERNAL STORAGE A

DATA TO PF QUADRANT 0, BIT 05

NOT BC READ BIT 05


BIT 05 TO INTERNAL STORAGE A  
 PARITY CHECK, GROUP 1 ODD  
 PARITY CHECK, GROUP 0 EVEN  
 BIT 05 TO INTERNAL STORAGE B

PARITY CHECK, GROUP 0 ODD  
 PARITY CHECK, GROUP 1 EVEN  
 DATA TO PF QUADRANT 1, BIT 05

NOT MAIN CONTROL READ, BIT 05

NOT D0 REGISTER BIT 05

BIT 05 TO/FROM EXTERNAL STOR




CONTRO ATA		DATA BUS BITS 03-05 AND DATA PARITY GENERATOR/CHECKER		PRODUCT	
DEVELOPMENT DIVISION		LOC: 2B2A8 PART NO. 184668 SER. 001		SIZE C 60181000	REV. A
				SHEET	PAGE 5-52



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B2A5-J1	5= 73	2B2A5-AR	PARITY CHECK, CHARACTER 2 EVEN
B2	2B1B4-X1	6= 29		
B3	2B1B4-X0	6= 29		NOT BC READ BIT 06
C0	2B2A5-U1	5= 73	2B2A7-AD	DATA TRANSMITTERS ON
C2	2A1A06J13B-03			BIT 06 TO INTERNAL STORAGE B
C3	2A1A06J13B-04			
D0	2B1B4-K2	6= 29		
D1	2B1B4-K3	6= 29		NOT D4 BIT 06 TO MCS VIA FI
D2	2A1A06J11B-04			
D3	2A1A06J11B-03			BIT 06 TO INTERNAL STORAGE A
E0	2A1A06P01F-03			NOT DD REGISTER BIT 06
	1A4A06J04E-03			
	1A0A4-C1	2= 59		
E1	2A1A06P01E-04			
	1A4A06J04E-04			
	1A0A4-C0	2= 59		
E2	2A1A06P01B-03			NOT MAIN CONTROL READ, BIT 06
	1A4A06J04B-03			
	1A0B4-E1	2= 69		
E3	2A1A06P01B-04			
	1A4A06J04B-04			
	1A0B4-E0	2= 69		


F0	2R2A5-S2	5-73	LINK MN CONT/BC DB REG THRU DB
F1	2R2A5-N3	5-73	BLOCK CONTROL DATA XMIT ENABLE
F2	2A1A06J09B-03		BIT 06 TO/FROM EXTERNAL STOR
F3	2A1A06J10R-03		
	2A1A06J09B-04		
	2A1A06J10R-04		
G0	2A2A3-S1	5-33	DATA TO PF QUADRANT 0, BIT 06
G1	2A2A3-S0	5-33	
G2	2A2B5-M3	5-19	
G3	2A2B5-M2	5-19	
H0	2B2B9-J0	5-75	2B2B9-RT
H1	2B2A7-S0	5-61	2B2A7-AL
H2	2A2B5-O3	5-19	
H3	2A2B5-O2	5-19	
I0	2A2A2-S0	5-39	
I1	2A2A2-S1	5-39	DATA TO PF QUADRANT 1, BIT 06
I2	2A1A06J14R-06		
I3	2A1A06J14B-05		BIT 07 FROM INTERNAL STORAGE B
J0	2B2A6-K1	5-63	2B2A6-AN
J1	2B2A6-J0	5-63	2B2A7-AH
J2	2A1A06J12B-06		
J3	2A1A06J12R-05		BIT 07 FROM INTERNAL STORAGE A
K0	2B2A6-K1	5-63	2B2A6-AH
K1	2B2A6-K0	5-63	2B2A7-AN
K2	2A1A06J14B-04		
K3	2A1A06J14R-03		BIT 06 FROM INTERNAL STORAGE B
L0	2B2A5-A0	5-73	2B2A5-AB
L2	2A1A06J12R-03		
L3	2A1A06J12B-04		
M0	2A2A3-R1	5-33	DATA TO PF QUADRANT 0, BIT 07
M1	2A2A3-R0	5-33	
M2	2B1B3-X1	6-31	
M3	2B1B3-X0	6-31	NOT BC READ BIT 07
N0	2A2A2-R0	5-39	
N1	2A2A2-R1	5-39	DATA TO PF QUADRANT 1, BIT 07
N2	2A1A06P01B-05		NOT MAIN CONTROL READ, BIT 07
	1A4A06J04R-05		
	1A0B4-F1	2-69	
N3	2A1A06P01B-06		
	1A4A06J04R-06		
	1A0B4-F0	2-69	
O0	2B1B3-K2	6-31	
O1	2B1B3-K3	6-31	NOT D4 BIT 07 TO MCS VIA F1
O2	2A1A06J09B-05		BIT 07 TO/FROM EXTERNAL STOR
O3	2A1A06J10R-05		
O4	2A1A06J09B-06		
P0	2A1A06J10B-06		NOT D0 REGISTER BIT 07
	2A1A06P01E-05		
	1A4A06J04E-05		
	1A0A4-B1	2-59	
P1	2A1A06P01E-06		
	1A4A06J04E-06		
	1A0A4-B0	2-59	
P2	2A1A06J13B-05		BIT 07 TO INTERNAL STORAGE B
P3	2A1A06J13R-06		
Q0	2B1B2-K3	6-33	NOT D4 BIT 08 TO MCS VIA F1
Q1	2B1B2-K2	6-33	
Q2	2A1A06J14R-08		
Q3	2A1A06J14B-07		BIT 08 FROM INTERNAL STORAGE B
R0	2A2B4-S3	5-21	
R1	2A2B4-S2	5-21	BIT 08 OUT OF PF TO DB XMTR
R2	2A1A06J12B-08		
R3	2A1A06J12R-07		BIT 08 FROM INTERNAL STORAGE A
S0	2R2A7-H1	5-61	2B2A7-AL
S2	2A1A06J11B-06		
S3	2A1A06J11R-05		BIT 07 TO INTERNAL STORAGE A
T0	2A2A3-O0	5-33	DATA TO PF QUADRANT 0, BIT 08
T1	2A2A3-O1	5-33	
T2	2B1B2-X1	6-33	
T3	2B1B2-X0	6-33	NOT RC READ BIT 08
U0	2A1A06J11B-08		
U1	2A1A06J11R-07		BIT 08 TO INTERNAL STORAGE A
U2	2B2A6-V2	5-63	2B2A6-AY
U3	2B2A6-U2	5-63	2B2A7-AZ
V0	2A1A06J13B-07		BIT 08 TO INTERNAL STORAGE B
V1	2A1A06J13R-08		
V2	2B2A6-V3	5-63	2B2A7-AY
V3	2B2A6-U3	5-63	2B2A6-AZ
W0	2A2A2-Q1	5-39	DATA TO PF QUADRANT 1, BIT 08
W1	2A2A2-Q0	5-39	
W2	2A1A06P01B-07		NOT MAIN CONTROL READ, BIT 08
	1A4A06J04R-07		
	1A0B4-H0	2-69	
W3	2A1A06P01B-08		
	1A4A06J04R-08		
	1A0B4-H1	2-69	
X0	2A1A06P01E-07		NOT D0 REGISTER BIT 08
	1A4A06J04E-07		
	1A0A4-H1	2-59	
X1	2A1A06P01E-08		
	1A4A06J04E-08		
	1A0A4-H0	2-59	
X2	2A1A06J09B-07		BIT 08 TO/FROM EXTERNAL STOR
	2A1A06J10R-07		
X3	2A1A06J09B-08		
	2A1A06J10R-08		



CONTROL DATA DEVELOPMENT DIVISION	DATA BUS BITS 06-08 AND DATA PARITY GENERATOR/CHECKER	PRODUCT											
	LOC: 2B2A7 PART NO. 164668 SER. 002	<table border="1"> <tr> <td>SIZE</td> <td>DRAWING NO.</td> <td>REV.</td> </tr> <tr> <td>C</td> <td>60181000</td> <td>8</td> </tr> <tr> <td>SHEET</td> <td></td> <td>PAGE</td> </tr> <tr> <td></td> <td></td> <td>5-61</td> </tr> </table>	SIZE	DRAWING NO.	REV.	C	60181000	8	SHEET		PAGE		
SIZE	DRAWING NO.	REV.											
C	60181000	8											
SHEET		PAGE											
		5-61											

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B2A5-J0	5- 73	2B2A5-AP	PARITY CHECK, CHARACTER 2 ODD
B2	2B1A4-X1	6- 35		
B3	2B1A4-X0	6- 35		NOT RC READ BIT 09
C0	2B2A5-Q0	5- 73	2B2A6-A0	DATA TRANSMITTERS ON
C2	2A1A06J13B-09			BIT 09 TO INTERNAL STORAGE B
C3	2A1A06J13B-10			
D0	2B1A4-K2	6- 35		
D1	2B1A4-K3	6- 35		NOT D4 BIT 09 TO MCS VIA F1
D2	2A1A06J11B-10			
D3	2A1A06J11B-09			BIT 09 TO INTERNAL STORAGE A
E0	2A1A06P01E-09			NOT D0 REGISTER BIT 09
	1A4A06J04E-09			
	1A0A2-C1	2- 61		
E1	2A1A06P01E-10			
	1A4A06J04E-10			
	1A0A2-C0	2- 61		
E2	2A1A06P01B-09			NOT MAIN CONTROL READ, BIT 09
	1A4A06J04B-09			
	1A0B2-E1	2- 71		
E3	2A1A06P01B-10			
	1A4A06J04B-10			

F0	1A0B2-E0	2- 71	LINK MN CNT/BC DB REG THRU DB
F1	2B2A5-Y3	5- 73	BLOCK CONTROL DATA XMIT ENABLE
F2	2R2A5-Q2	5- 73	RIT 09 TO/FROM EXTERNAL STOR
F3	2A1A06J09B-09		
	2A1A06J10B-09		
	2A1A06J09B-10		
	2A1A06J10B-10		
G0	2A2A3-P1	5- 33	DATA TO PF QUADRANT 0, BIT 09
G1	2A2A3-P0	5- 33	
G2	2A2B4-W1	5- 21	RIT 10 OUT OF PF TO DB XMTR
G3	2A2B4-W0	5- 21	
H0	2B2B9-B1	5- 75	2B2B9-RR MAIN CONTROL DATA BITS 09=11=4
H1	2B2A6-S1	5- 63	2B2A6-AL MAIN CONTROL DATA BIT 11
H2	2A2B4-T0	5- 21	
H3	2A2B4-T1	5- 21	
I0	2A2A2-P0	5- 39	RIT 09 OUT OF PF TO DB XMTR
I1	2A2A2-P1	5- 39	
I2	2A1A06J14C-02		DATA TO PF QUADRANT 1, BIT 09
I3	2A1A06J14C-01		
J0	2B2A7-J1	5- 61	2B2A7-AM RIT 10 FROM INTERNAL STORAGE B
J1	2B2A7-K0	5- 61	2B2A6-AM PARITY GENERATOR, GROUP 2 ODD
J2	2A1A06J12C-02		
J3	2A1A06J12C-01		
K0	2B2A7-K1	5- 61	2B2A7-AN RIT 10 FROM INTERNAL STORAGE A
K1	2B2A7-J0	5- 61	2B2A6-AN PARITY GENERATOR, GROUP 2 EVEN
K2	2A1A06J14B-10		
K3	2A1A06J14B-09		
L2	2A1A06J12B-09		RIT 09 FROM INTERNAL STORAGE B
L3	2A1A06J12B-10		RIT 09 FROM INTERNAL STORAGE A
M0	2A2A3-N1	5- 33	DATA TO PF QUADRANT 0, BIT 10
M1	2A2A3-N0	5- 33	
M2	2B1A3-X1	6- 37	NOT BC READ BIT 10
M3	2B1A3-X0	6- 37	
N0	2A2A2-N0	5- 39	DATA TO PF QUADRANT 1, BIT 10
N1	2A2A2-N1	5- 39	NOT MAIN CONTROL READ, BIT 10
N2	2A1A06P01C-01		
	1A4A06J04C-01		
N3	1A0B2-F1	2- 71	
	2A1A06P01C-02		
	1A4A06J04C-02		
O0	1A0B2-F0	2- 71	
O1	2B1A3-K2	6- 37	NOT D4 BIT 10 TO MCS VIA F1
O2	2B1A3-K3	6- 37	BIT 10 TO/FROM EXTERNAL STOR
O3	2A1A06J09C-01		
	2A1A06J10C-01		
	2A1A06J09C-02		
	2A1A06J10C-02		
P0	2A1A06P01F-01		NOT D0 REGISTER BIT 10
	1A4A06J04F-01		
P1	1A0A2-B1	2- 61	
	2A1A06P01F-02		
	1A4A06J04F-02		
P2	1A0A2-B0	2- 61	BIT 10 TO INTERNAL STORAGE B
P3	2A1A06J13C-01		
P4	2A1A06J13C-02		
Q0	2B1A2-K3	6- 39	NOT D4 BIT 11 TO MCS VIA F1
Q1	2B1A2-K2	6- 39	
Q2	2A1A06J14C-04		RIT 11 FROM INTERNAL STORAGE B
Q3	2A1A06J14C-03		
R0	2A2B4-U3	5- 21	RIT 11 OUT OF PF TO DB XMTR
R1	2A2B4-U2	5- 21	
R2	2A1A06J12C-04		
R3	2A1A06J12C-03		
S1	2B2A6-H1	5- 63	2B2A6-AL RIT 11 FROM INTERNAL STORAGE A
S2	2A1A06J11C-02		MAIN CONTROL DATA BIT 11
S3	2A1A06J11C-01		
T0	2A2A3-O0	5- 33	BIT 10 TO INTERNAL STORAGE A
T1	2A2A3-O1	5- 33	DATA TO PF QUADRANT 0, BIT 11
T2	2B1A2-X1	6- 39	PARITY CHECK, GROUP 3 ODD
T3	2B1A2-X0	6- 39	PARITY CHECK, GROUP 2 EVEN
U0	2B1A2-X0	6- 39	BIT 11 TO INTERNAL STORAGE B
U1	2A1A06J11C-03		
U2	2B2A7-U3	5- 61	2B2A7-AZ PARITY CHECK, GROUP 3 ODD
U3	2B2A7-V3	5- 61	2B2A6-AZ PARITY CHECK, GROUP 2 EVEN
V0	2A1A06J13C-03		BIT 11 TO INTERNAL STORAGE B
V1	2A1A06J13C-04		
V2	2B2A7-U2	5- 61	2B2A6-AY PARITY CHECK, GROUP 2 ODD
V3	2B2A7-V2	5- 61	2B2A7-AY PARITY CHECK, GROUP 3 EVEN
W0	2A2A2-O1	5- 39	DATA TO PF QUADRANT 1, BIT 11
W1	2A2A2-O0	5- 39	NOT MAIN CONTROL READ, BIT 11
W2	2A1A06P01C-03		
	1A4A06J04C-03		
W3	1A0B2-W0	2- 71	
	2A1A06P01C-04		
	1A4A06J04C-04		
X0	1A0B2-W1	2- 71	NOT D0 REGISTER BIT 11
	2A1A06P01F-03		
	1A4A06J04F-03		
X1	1A0A2-H1	2- 61	
	2A1A06P01F-04		
	1A4A06J04F-04		
	1A0A2-H0	2- 61	
X2	2A1A06J09C-03		BIT 11 TO/FROM EXTERNAL STOR
	2A1A06J10C-03		
X3	2A1A06J09C-04		
	2A1A06J10C-04		




DEVELOPMENT DIVISION	CONTROL DATA	DATA BUS BITS 09-11 AND DATA PARITY GENERATOR/CHECKER	PRODUCT
	LOC: 2B2A6 PART NO. 184668	SER. 003	SHEET PAGE 5-63

143



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B2A5-V1	5- 73	2B2A5-RH	PARITY CHECK, CHARACTER 1 EVEN
B2	2B1B4-D0	6- 29		
B3	2B1B4-D1	6- 29		NOT BC READ BIT 12
C0	2B2A5-P0	5- 73	2B2A4-A0	DATA TRANSMITTERS ON
C2	2A1A06J13C-05			BIT 12 TO INTERNAL STORAGE B
C3	2A1A06J13C-06			
D0	2B1B4-02	6- 29		
D1	2B1B4-03	6- 29		NOT D4 BIT 12 TO MCS VIA FI
D2	2A1A06J11C-06			
D3	2A1A06J11C-05			BIT 12 TO INTERNAL STORAGE A
E0	2A1A06P01F-05			NOT DO REGISTER BIT 12
	1A4A06J04F-05			
	1A0A0-C1	2- 63		
E1	2A1A06P01F-06			
	1A4A06J04F-06			
	1A0A0-C0	2- 63		

E2	2A1A06P01C-05	NOT MAIN CONTROL READ, BIT 12
	1A4A06J04C-05	
	1A0B0-E1	2- 73
E3	2A1A06P01C-06	
	1A4A06J04C-06	
	1A0B0-E0	2- 73
F0	2B2A5-P2	5- 73
F1	2B2A5-N2	5- 73
F2	2A1A06J09C-05	
	2A1A06J10C-05	
F3	2A1A06J09C-06	
	2A1A06J10C-06	
G0	2A2B1-B1	5- 47
G1	2A2B1-B0	5- 47
H0	2B2B8-RU	5- 77
H1	2B2A4-S0	5- 65
I0	2A2B0-B0	5- 53
I1	2A2B0-B1	5- 53
I2	2A1A06J14C-08	
I3	2A1A06J14C-07	
J0	2B2A3-K1	5- 67
J1	2B2A3-J0	5- 67
J2	2A1A06J12C-08	
J3	2A1A06J12C-07	
K0	2B2A3-J1	5- 67
K1	2B2A3-K0	5- 67
K2	2A1A06J14C-06	
K3	2A1A06J14C-05	
L0	2B2A5-K2	5- 73
L2	2A1A06J12C-05	
L3	2A1A06J12C-06	
M0	2A2A1-X1	5- 47
M1	2A2A1-X0	5- 47
M2	2B1B3-D0	6- 31
M3	2B1B3-D1	6- 31
N0	2A2A0-X0	5- 53
N1	2A2A0-X1	5- 53
N2	2A1A06P01C-07	
	1A4A06J04C-07	
	1A0B0-F1	2- 73
N3	2A1A06P01C-08	
	1A4A06J04C-08	
	1A0B0-F0	2- 73
O0	2B1B3-O2	6- 31
O1	2B1B3-O3	6- 31
O2	2A1A06J09C-07	
O3	2A1A06J10C-07	
O4	2A1A06J09C-08	
O5	2A1A06J10C-08	
P0	2A1A06P01F-07	
	1A4A06J04F-07	
	1A0A0-B1	2- 63
P1	2A1A06P01F-08	
	1A4A06J04F-08	
	1A0A0-B0	2- 63
P2	2A1A06J13C-07	
P3	2A1A06J13C-08	
Q0	2B1B2-O3	6- 33
Q1	2B1B2-O2	6- 33
Q2	2A1A06J14C-10	
Q3	2A1A06J14C-09	
R2	2A1A06J12C-10	
R3	2A1A06J12C-09	
S0	2B2A4-H1	5- 65
S2	2A1A06J11C-08	
S3	2A1A06J11C-07	
T0	2A2A1-W0	5- 47
T1	2A2A1-W1	5- 47
T2	2B1B2-D0	6- 33
T3	2B1B2-D1	6- 33
U0	2A1A06J11C-10	
U1	2A1A06J11C-09	
U2	2B2A3-V2	5- 67
U3	2B2A3-U2	5- 67
V0	2A1A06J13C-09	
V1	2A1A06J13C-10	
V2	2B2A3-V3	5- 67
V3	2B2A3-U3	5- 67
W0	2A2A0-W1	5- 53
W1	2A2A0-W0	5- 53
W2	2A1A06P01C-09	
	1A4A06J04C-09	
	1A0B0-W0	2- 73
W3	2A1A06P01C-10	
	1A4A06J04C-10	
	1A0B0-W1	2- 73
X0	2A1A06J06E-07	
	1A4A06P01E-07	
	1A0A0-H1	2- 63
X1	2A1A06J06E-08	
	1A4A06P01E-08	
	1A0A0-H0	2- 63
X2	2A1A06J09C-09	
	2A1A06J10C-09	
X3	2A1A06J09C-10	
	2A1A06J10C-10	




CONTROL DATA	DATA BUS BITS 12-14	PRODUCT
	AND DATA PARITY	SIZE DRAWING NO. C 60181000
DEVELOPMENT DIVISION	GENERATOR/CHECKER	REV. A
	LOC: 2B2A4 PART NO. 184668	SER.004
		PAGE 5/65

145

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION
A3	2B2A5-K3	5- 73	2B2A5-RS	PARITY CHECK, CHARACTER 1 ODD
B2	2B1A4-D0	6- 35		
B3	2B1A4-D1	6- 35		NOT BC READ BIT 15
C0	2B2A5-01	5- 73	2B2A3-A0	DATA TRANSMITTERS ON
C2	2A1A06J13D-01			BIT 15 TO INTERNAL STORAGE B
C3	2A1A06J13D-02			
D0	2B1A4-02	6- 35		
D1	2B1A4-03	6- 35		NOT D4 BIT 15 TO MCS VIA FI
D2	2A1A06J11D-02			
D3	2A1A06J11D-01			BIT 15 TO INTERNAL STORAGE A
E0	2A1A06P04E-03			DO REGISTER BIT 15
	1A4A06J10E-03			
	1B0A2-F0	2- 31		
E1	2A1A06P04E-04			
	1A4A06J10E-04			

E2	180A2-F1	2- 31	NOT MAIN CONTROL READ, BIT 15
	2A1A06P04C-05		
	1A4A06J10C-05		
E3	180A2-Q0	2- 31	
	2A1A06P04C-06		
	1A4A06J10C-06		
	180A2-Q1	2- 31	
F0	2B2A5-Q3	5- 73	LINK MN CONT/BC DB REG THRU DB
F1	2B2A5-R3	5- 73	BLOCK CONTROL DATA XMIT ENABLE
F2	2A1A06J09D-01		BIT 15 TO/FROM EXTERNAL STOR
	2A1A06J10D-01		
F3	2A1A06J09D-02		
	2A1A06J10D-02		
G0	2A2A1-T1	5- 47	DATA TO PF QUADRANT 2, BIT 03
G1	2A2A1-T0	5- 47	
H0	2B2B8-M0	5- 77	2B2B8-RS MAIN CONTROL DATA BITS 03-05=0
H1	2B2A3-S0	5- 67	2B2A3-AL NOT MAIN CONTROL DATA BIT 17
I0	2A2A0-T0	5- 53	
I1	2A2A0-T1	5- 53	DATA TO PF QUADRANT 3, BIT 03
I2	2A1A06J14D-04		
I3	2A1A06J14D-03		
J0	2B2A4-J1	5- 65	2B2A4-AM BIT 16 FROM INTERNAL STORAGE B
J1	2B2A4-K0	5- 65	2B2A4-AM PARITY GENERATOR, GROUP 4 EVEN
J2	2A1A06J12D-04		
J3	2A1A06J12D-03		
K0	2B2A4-K1	5- 65	2B2A4-AM BIT 16 FROM INTERNAL STORAGE A
K1	2B2A4-J0	5- 65	2B2A4-AM PARITY GENERATOR, GROUP 5 ODD
K2	2A1A06J14D-02		
K3	2A1A06J14D-01		
L2	2A1A06J12D-01		
L3	2A1A06J12D-02		
M0	2A2A1-U1	5- 47	DATA TO PF QUADRANT 2, BIT 04
M1	2A2A1-U0	5- 47	
M2	2B1A3-D0	6- 37	
M3	2B1A3-D1	6- 37	NOT BC READ BIT 16
N0	2A2A0-U0	5- 53	
N1	2A2A0-U1	5- 53	DATA TO PF QUADRANT 3, BIT 04
N2	2A1A06P04C-07		NOT MAIN CONTROL READ, BIT 16
	1A4A06J10C-07		
N3	180A2-E3	2- 31	
	2A1A06P04C-08		
	1A4A06J10C-08		
O0	180A2-E2	2- 31	
O1	2B1A3-Q2	6- 37	
O2	2B1A3-Q3	6- 37	
O2	2A1A06J09D-03		NOT D4 BIT 16 TO MCS VIA F1
O3	2A1A06J10D-03		BIT 16 TO/FROM EXTERNAL STOR
	2A1A06J09D-04		
	2A1A06J10D-04		
P0	2A1A06P04E-05		DO REGISTER BIT 16
	1A4A06J10E-05		
P1	180A2-Q1	2- 31	
	2A1A06P04E-06		
	1A4A06J10E-06		
P2	180A2-Q0	2- 31	
P3	2A1A06J13D-03		BIT 16 TO INTERNAL STORAGE B
Q0	2A1A06J13D-04		
Q0	2B1A2-Q3	6- 39	NOT D4 BIT 17 TO MCS VIA F1
Q1	2B1A2-Q2	6- 39	
Q2	2A1A06J14D-06		
Q3	2A1A06J14D-05		
R2	2A1A06J12D-06		
R3	2A1A06J12D-05		
S0	2B2A3-H1	5- 67	2B2A3-AL BIT 17 FROM INTERNAL STORAGE B
S2	2A1A06J11D-04		NOT MAIN CONTROL DATA BIT 17
S3	2A1A06J11D-03		BIT 16 TO INTERNAL STORAGE A
T0	2A2A1-V0	5- 47	BIT 16 TO INTERNAL STORAGE A
T1	2A2A1-V1	5- 47	DATA TO PF QUADRANT 2, BIT 05
T2	2B1A2-D0	6- 39	
T3	2B1A2-D1	6- 39	NOT BC READ BIT 17
U0	2A1A06J11D-06		
U1	2A1A06J11D-05		
U2	2B2A4-U3	5- 65	2B2A4-AZ BIT 17 TO INTERNAL STORAGE A
U3	2B2A4-V3	5- 65	2B2A4-AZ PARITY CHECK, GROUP 4 EVEN
V0	2A1A06J13D-05		BIT 17 TO INTERNAL STORAGE B
V1	2A1A06J13D-06		
V2	2B2A4-U2	5- 65	2B2A3-AY PARITY CHECK, GROUP 4 ODD
V3	2B2A4-V2	5- 65	2B2A4-AY PARITY CHECK, GROUP 5 EVEN
W0	2A2A0-V1	5- 53	DATA TO PF QUADRANT 3, BIT 05
W1	2A2A0-V0	5- 53	
W2	2A1A06P04C-09		NOT MAIN CONTROL READ, BIT 17
	1A4A06J10C-09		
W3	180A2-V2	2- 31	
	2A1A06P04C-10		
	1A4A06J10C-10		
X0	180A2-V3	2- 31	
	2A1A06P04E-07		DO REGISTER BIT 17
	1A4A06J10E-07		
X1	180A2-X1	2- 31	
	2A1A06P04E-08		
	1A4A06J10E-08		
X2	180A2-X0	2- 31	
	2A1A06J09D-05		BIT 17 TO/FROM EXTERNAL STOR
	2A1A06J10D-05		
X3	2A1A06J09D-06		
	2A1A06J10D-06		




CONT: 174	DATA BUS BITS 15-17 AND DATA PARITY GENERATOR/CHECKER		PRODUCT	
	DEVELOPMENT DIVISION	LOC: 2B2A3 PART NO. 184668	SIZE: C 60181000	REV: A
	SER. 005	PAGE 5-67		

147

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B2A5-J3	5- 73	2B2A5-R0	PARITY CHECK, CHARACTER 0 EVEN
B2	2B1B4-J0	6- 29		
B3	2B1B4-J1	6- 29		NOT BC READ RIT 18
C0	2B2A5-P1	5- 73	2B2A2-A0	DATA TRANSMITTERS ON
C2	2A1A06J13D-07			RIT 18 TO INTERNAL STORAGE B
C3	2A1A06J13D-08			
D0	2B1B4-L2	6- 29		
D1	2B1B4-L3	6- 29		NOT D4 BIT 18 TO MCS VIA FI
D2	2A1A06J11D-08			
D3	2A1A06J11D-07			RIT 18 TO INTERNAL STORAGE A
E0	2A1A06P04E-09			DO REGISTER BIT 18
	1A4A06J10E-09			
	1B0A1-F0	2- 33		
E1	2A1A06P04E-10			
	1A4A06J10E-10			
	1B0A1-F1	2- 33		



E2	2A1A06P04D-01 1A4A06J10D-01	2- 33	NOT MAIN CONTROL READ, BIT 18
E3	2A1A06P04D-02 1A4A06J10D-02	2- 33	
F0	2B2A5-X3 2R2A5-03	5- 73	LINK HN CONT/BC DB REG THRU DB
F1	2A1A06J09D-07 2A1A06J10D-07	5- 69	BLOCK CONTROL DATA XMIT ENABLE
F2	2A1A06J09D-08 2A1A06J10D-08	5- 51	BIT 18 TO/FROM EXTERNAL STOR
F3	2A2A1-S1 2A2A1-S0	5- 45	
G0	2B2B8-J0 2B2A2-S0	5- 77	DATA TO PF QUADRANT 2, BIT 06
G1	2A1A06J14D-10 2A1A06J14D-09	5- 51	
H0	2B2A1-K1 2B2A1-K0	5- 71	MAIN CONTROL DATA BITS 06*08=0
H1	2B2A2-AM 2B2A2-AL	5- 71	NOT MAIN CONTROL DATA BIT 20
I0	2A2A0-S0 2A2A0-S1	5- 51	
I1	2A1A06J14D-10 2A1A06J14D-09	5- 51	DATA TO PF QUADRANT 3, BIT 06
I2	2B2A1-K1 2B2A1-K0	5- 71	BIT 19 FROM INTERNAL STORAGE B
J0	2B2A2-AM 2B2A2-AH	5- 71	PARITY GENERATOR, GROUP 6 EVEN
J1	2A1A06J12D-10 2A1A06J12D-09	5- 71	PARITY GENERATOR, GROUP 7 EVEN
J2	2B2A1-AM 2B2A1-J1	5- 71	BIT 19 FROM INTERNAL STORAGE A
J3	2B2A2-AM 2B2A1-K0	5- 71	PARITY GENERATOR, GROUP 6 ODD
K0	2A1A06J14D-08 2A1A06J14D-07	5- 73	PARITY GEN., CHARACTER 0 EVEN
K1	2B2A5-A3 2A1A06J12D-07	5- 73	BIT 18 FROM INTERNAL STORAGE B
K2	2A1A06J12D-08 2A2A1-R1	5- 45	BIT 18 FROM INTERNAL STORAGE A
K3	2A2A1-R0 2B1B3-J0	5- 45	DATA TO PF QUADRANT 2, BIT 07
L0	2B1B3-J1 2R1B3-J1	6- 31	
L1	2A2A0-R0 2A2A0-R1	5- 51	NOT BC READ BIT 19
L2	2A1A06P04D-03 1A4A06J10D-03	2- 33	DATA TO PF QUADRANT 3, BIT 07
L3	1B0A1-E3 1A4A06J10D-04	2- 33	NOT MAIN CONTROL READ, BIT 19
M0	1B0A1-E2 2B1B3-L2	6- 31	
M1	2B1B3-L3 2A1A06J09D-09	6- 31	NOT D4 BIT 19 TO MCS VIA F1
M2	2A1A06J10D-09 2A1A06J10D-10	6- 31	BIT 19 TO/FROM EXTERNAL STOR
M3	2A1A06J09D-10 2A1A06J10D-10	6- 31	
N0	2A1A06P04F-01 1A4A06J10F-01	2- 33	DO REGISTER BIT 19
N1	1B0A1-01 1A4A06J10F-02	2- 33	
N2	1B0A1-00 2A1A06J13D-09	2- 33	BIT 19 TO INTERNAL STORAGE B
O0	2A1A06J13D-10 2R1B2-L3	6- 33	
O1	2B1B2-L2 2A1A06J14E-02	6- 33	NOT D4 BIT 20 TO MCS VIA F1
O2	2A1A06J14E-01 2A1A06J12E-02	6- 33	
O3	2A1A06J12E-01 2B2A2-H1	5- 69	BIT 20 FROM INTERNAL STORAGE B
P0	2B2A2-H1 2A1A06J11D-10	5- 69	BIT 20 FROM INTERNAL STORAGE A
P1	2A1A06J11D-09 2A2A1-Q0	5- 45	NOT MAIN CONTROL DATA BIT 20
P2	2A2A1-Q0 2A2A1-Q1	5- 45	BIT 19 TO INTERNAL STORAGE A
P3	2B1B2-J0 2B1B2-J1	6- 33	DATA TO PF QUADRANT 2, BIT 08
Q0	2A1A06J11E-02 2A1A06J11E-01	6- 33	NOT BC READ BIT 20
Q1	2B2A1-V2 2B2A1-U2	5- 71	
Q2	2B2A2-AZ 2A1A06J13E-01	5- 71	BIT 20 TO INTERNAL STORAGE A
Q3	2A1A06J13E-02 2A1A06J13E-02	5- 71	PARITY CHECK, GROUP 6 ODD
R0	2R2A1-V3 2R2A1-U3	5- 71	PARITY CHECK, GROUP 7 ODD
R1	2A2A0-O1 2A2A0-O0	5- 51	BIT 20 TO INTERNAL STORAGE B
R2	2A2A0-O0 2A1A06P04D-05	5- 51	PARITY CHECK, GROUP 7 EVEN
R3	1A4A06J10D-05 1B0A1-V2	2- 33	DATA TO PF QUADRANT 3, BIT 08
S0	1B0A1-V3 1A4A06J10D-06	2- 33	NOT MAIN CONTROL READ, BIT 20
S1	1B0A1-X1 1A4A06J10F-04	2- 33	
S2	1B0A1-X0 2A1A06P04F-03	2- 33	DO REGISTER BIT 20
S3	2A1A06J10F-03 1A4A06J10F-03	2- 33	
X0	1B0A1-X1 2A1A06P04F-04	2- 33	
X1	2A1A06J10F-04 1B0A1-X0	2- 33	
X2	2A1A06J09E-01 2A1A06J10E-01	5- 71	BIT 20 TO/FROM EXTERNAL STOR
X3	2A1A06J09E-02 2A1A06J10E-02	5- 71	




CONTROL DATA DEVELOPMENT DIVISION	DATA BUS BITS 18-20 AND DATA PARITY GENERATOR/CHECKER	PRODUCT
	LOC: 2B2A2 PART NO. 184668 SER.006	SIZE: DRAWING NO. C 60181000 REV. A PAGE 5-69

149

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B2A5-I2	5- 73	2B2A5-BR	PARITY CHECK, CHARACTER 0 ODD
B2	2B1A4-J0	6- 35		
B3	2B1A4-J1	6- 35		NOT BC READ BIT 21
C0	2B2A5-O1	5- 73	2B2A1-A0	DATA TRANSMITTERS ON
C2	2A1A06J13E-03			BIT 21 TO INTERNAL STORAGE B
C3	2A1A06J13E-04			
D0	2B1A4-L2	6- 35		
D1	2B1A4-L3	6- 35		NOT D4 BIT 21 TO MCS VIA FI
D2	2A1A06J11E-04			
D3	2A1A06J11E-03			BIT 21 TO INTERNAL STORAGE A
E0	2A1A06P04P-05			DO REGISTER BIT 21
	1A4A06J10P-05			
E1	1B0A0-F0	2- 35		
	2A1A06P04P-06			
	1A4A06J10P-06			

E2	2A1A06P04D=07 1A4A06J10D=07	2= 35	NOT MAIN CONTROL READ, BIT 21
E3	1B0A0=Q0 2A1A06P04D=08 1A4A06J10D=08	2= 35	
F0	1B0A0=Q1 2B2A5=X2 2B2A5=T2	2= 35 5= 73 5= 73	LINK MN CONT/BC DB REG THRU DB BLOCK CONTROL DATA XMIT ENABLE BIT 21 TO/FROM EXTERNAL STOR
F2	2A1A06J09E=03 2A1A06J10E=03 2A1A06J09E=04 2A1A06J10E=04	5= 45 5= 45 5= 45 5= 45	DATA TO PF QUADRANT 2, BIT 09
F3	2A1A06J10E=04	5= 45	
G0	2A2A1=P1	5= 45	
G1	2A2A1=P0	5= 45	
H0	2B2B8=RR	5= 77	MAIN CONTROL DATA BITS 09=11=4
H1	2B2A1=S1	5= 71	MAIN CONTROL DATA BIT 23
I0	2A2A0=P0	5= 51	
I1	2A2A0=P1	5= 51	
I2	2A1A06J14E=06	5= 69	
I3	2A1A06J14E=05	5= 69	
J0	2B2A2=J1	5= 69	BIT 22 FROM INTERNAL STORAGE B
J1	2B2A2=K0	5= 69	PARITY GENERATOR, GROUP 7 EVEN
J2	2A1A06J12E=06	5= 69	
J3	2A1A06J12E=05	5= 69	
K0	2B2A2=K1	5= 69	BIT 22 FROM INTERNAL STORAGE A
K1	2B2A2=J0	5= 69	PARITY GENERATOR, GROUP 6 ODD
K2	2A1A06J14E=04	5= 69	
K3	2A1A06J14E=03	5= 69	
L2	2A1A06J12E=03	5= 69	BIT 21 FROM INTERNAL STORAGE B
L3	2A1A06J12E=04	5= 69	BIT 21 FROM INTERNAL STORAGE A
M0	2A2A1=N1	5= 45	
M1	2A2A1=N0	5= 45	
M2	2B1A3=J0	6= 37	
M3	2B1A3=J1	6= 37	
N0	2A2A0=N0	5= 51	
N1	2A2A0=N1	5= 51	
N2	2A1A06P04D=09 1A4A06J10D=09	2= 35	DATA TO PF QUADRANT 3, BIT 10 NOT MAIN CONTROL READ, BIT 22
N3	1B0A0=E3 2A1A06P04D=10 1A4A06J10D=10	2= 35	
O0	1B0A0=E2	2= 35	
O1	2B1A3=L2	6= 37	
O2	2B1A3=L3	6= 37	
O3	2A1A06J09E=05 2A1A06J10E=05 2A1A06J09E=06 2A1A06J10E=06	5= 45 5= 45 5= 45 5= 45	NOT D4 BIT 22 TO MCS VIA F1 BIT 22 TO/FROM EXTERNAL STOR
P0	2A1A06P04F=07 1A4A06J10F=07	2= 35	DO REGISTER BIT 22
P1	1B0A0=Q1 2A1A06P04F=08 1A4A06J10F=08	2= 35	
P2	1B0A0=Q0	2= 35	
P3	2A1A06J13E=05 2A1A06J13E=06	5= 69	BIT 22 TO INTERNAL STORAGE B
Q0	2B1A2=L3	6= 39	
Q1	2B1A2=L2	6= 39	
Q2	2A1A06J14E=08	5= 69	
Q3	2A1A06J14E=07	5= 69	
R2	2A1A06J12E=08	5= 69	
R3	2A1A06J12E=07	5= 69	
S1	2B2A1=N1	5= 71	BIT 23 FROM INTERNAL STORAGE A
S2	2A1A06J11E=06	5= 69	MAIN CONTROL DATA BIT 23
S3	2A1A06J11E=05	5= 69	BIT 22 TO INTERNAL STORAGE A
T0	2A2A1=O0	5= 45	
T1	2A2A1=O1	5= 45	
T2	2B1A2=J0	6= 39	
T3	2B1A2=J1	6= 39	
U0	2A1A06J11E=08	5= 69	
U1	2A1A06J11E=07	5= 69	
U2	2B2A2=U3	5= 69	BIT 23 TO INTERNAL STORAGE A
U3	2B2A2=V3	5= 69	PARITY CHECK, GROUP 7 ODD
V0	2A1A06J13E=07	5= 69	BIT 23 TO INTERNAL STORAGE B
V1	2A1A06J13E=08	5= 69	
V2	2B2A2=U2	5= 69	PARITY CHECK, GROUP 6 ODD
V3	2B2A2=V2	5= 69	PARITY CHECK, GROUP 7 EVEN
W0	2A2A0=O1	5= 51	
W1	2A2A0=O0	5= 51	
W2	2A1A06P04E=01 1A4A06J10E=01	2= 35	DATA TO PF QUADRANT 3, BIT 11 NOT BC READ BIT 23
W3	1B0A0=V2 2A1A06P04E=02 1A4A06J10E=02	2= 35	
X0	1B0A0=V3 2A1A06P05F=05 1A4A06J14F=05	2= 35	DO REGISTER BIT 13
X1	1B0A0=X1 2A1A06P05F=06 1A4A06J14F=06	2= 35	
X2	1B0A0=X0 2A1A06J09E=07 2A1A06J10E=07	2= 35	
X3	2A1A06J09E=08 2A1A06J10E=08	2= 35	BIT 23 TO/FROM EXTERNAL STOR



CONTROL DATA	DATA BUS BITS 21-23		PRODUCT	
	AND DATA PARITY GENERATOR/CHECKER		SIZE	DRAWING NO.
DEVELOPMENT DIVISION	LOC: 2B2A1 PART NO. 1B4668		C 60181000	REV. A
	SER. 007	PAGE 5-71		


SECRET

1. This document contains information of a classified nature.  
 2. It is to be controlled and distributed in accordance with the  
 3. instructions of the originating agency.  
 4. It is to be stored in accordance with the instructions of the  
 5. originating agency.  
 6. It is to be destroyed when it is no longer required.  
 7. It is to be handled in accordance with the instructions of the  
 8. originating agency.  
 9. It is to be kept in a secure place.  
 10. It is to be protected from unauthorized access.  
 11. It is to be protected from unauthorized disclosure.  
 12. It is to be protected from unauthorized use.  
 13. It is to be protected from unauthorized reproduction.  
 14. It is to be protected from unauthorized transmission.  
 15. It is to be protected from unauthorized copying.  
 16. It is to be protected from unauthorized alteration.  
 17. It is to be protected from unauthorized destruction.  
 18. It is to be protected from unauthorized disposal.  
 19. It is to be protected from unauthorized disposal.  
 20. It is to be protected from unauthorized disposal.



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B2A7-L0	5- 61	2B2A5-AB	PARITY GEN., CHARACTER 2 EVEN
A3	2B2A2-L0	5- 69	2B2A9-RB	PARITY GEN., CHARACTER 0 EVEN
B0	2A1A06J11F-02			
B1	2A1A06J11F-01			RIT 25 TO INTERNAL STORAGE A
B2	2A1A06J11F-05			RIT 27 TO INTERNAL STORAGE A
B3	2A1A06J11F-06			

C0	2A1A06J09F-01		BIT 25 TO/FROM EXTERNAL STOR
C1	2A1A06J10F-01		
C2	2A1A06J10F-02		
C3	2A1A06J13F-06		BIT 27 TO INTERNAL STORAGE B
D0	2A1A06J13F-05		BIT 25 TO INTERNAL STORAGE B
D1	2A1A06J13F-01		
D2	2A1A06J09F-06		
D3	2A1A06J10F-06		BIT 27 TO/FROM EXTERNAL STOR
	2A1A06J09F-05		
E0	2A1A06J10F-05		
E1	2B2A9-A3	5- 57	2B2A5-AH PARITY CHECK, CHARACTER 3 EVEN
E2	2B2A8-A3	5- 59	2B2A5-AO PARITY CHECK, CHARACTER 3 ODD
E3	2A1A06J14F-05		BIT 27 FROM INTERNAL STORAGE B
F0	2A1A06J12F-01		BIT 25 FROM INTERNAL STORAGE A
F1	2A1A06J12F-02		BIT 27 FROM INTERNAL STORAGE A
F2	2A1A06J12F-05		BIT 25 FROM INTERNAL STORAGE B
F3	2A1A06J12F-06		BIT 26 FROM INTERNAL STORAGE B
G0	2A1A06J14F-01		BIT 24 FROM INTERNAL STORAGE B
G1	2A1A06J14F-02		BIT 26 FROM INTERNAL STORAGE B
G2	2A1A06J14F-03		BIT 24 FROM INTERNAL STORAGE B
G3	2A1A06J14F-04		BIT 26 FROM INTERNAL STORAGE A
H0	2A1A06J14E-09		BIT 24 FROM INTERNAL STORAGE A
H1	2A1A06J14E-10		PARITY CHECK, CHARACTER 0 ODD
H2	2A1A06J12F-03		PARITY CHECK, CHARACTER 0 EVEN
H3	2A1A06J12F-04		PARITY CHECK, CHARACTER 2 ODD
I0	2A1A06J12E-10		PARITY CHECK, CHARACTER 2 EVEN
I1	2A1A06J12E-09		BIT 26 TO INTERNAL STORAGE A
I2	2B2A1-A3	5- 71	2B2A5-RR PARITY GEN., CHARACTER 1 EVEN
I3	2B2A2-A3	5- 69	2B2A5-R0 PARITY CHECK, CHARACTER 0 EVEN
J0	2B2A6-A3	5- 63	2B2A5-AP PARITY CHECK, CHARACTER 2 ODD
J1	2B2A7-A3	5- 61	2B2A5-AR PARITY CHECK, CHARACTER 2 EVEN
J2	2A1A06J11F-03		BIT 24 TO INTERNAL STORAGE A
J3	2A1A06J11F-04		BIT 26 TO INTERNAL STORAGE B
K0	2A1A06J11E-09		BIT 24 TO/FROM EXTERNAL STOR
K1	2A1A06J11E-10		BIT 26 TO/FROM EXTERNAL STOR
K2	2B2A4-L0	5- 65	2B2A5-BV PARITY GEN., CHARACTER 1 EVEN
K3	2B2A3-A3	5- 67	2B2A5-BS PARITY CHECK, CHARACTER 1 ODD
L0	2A1A06J13E-09		BIT 24 TO INTERNAL STORAGE B
L1	2A1A06J13E-10		BIT 26 TO INTERNAL STORAGE B
L2	2A1A06J13F-03		
L3	2A1A06J13F-04		
M0	2A1A06J09E-10		
M1	2A1A06J10E-10		
M2	2A1A06J09E-09		
M3	2A1A06J10E-09		
N0	2A1A06J09F-03		
N1	2A1A06J10F-03		
N2	2A1A06J09F-04		
N3	2A1A06J10F-04		
O0	2B2A9-L0	5- 57	2B2A5-AU PARITY GEN., CHARACTER 3 EVEN
O1	2B2A4-F1	5- 65	2B2A5-AO BLOCK CONTROL DATA XMIT ENABLE
O2	2B2A7-F1	5- 61	2B2A3-AO DATA TRANSMITTERS ON
O3	2B2A8-C0	5- 59	2B2A3-AO DATA TRANSMITTERS ON
P0	2B2A3-C0	5- 67	2B2A3-AO BLOCK CONTROL DATA XMIT ENABLE
P1	2B2A2-F1	5- 69	2B2A4-AO DATA TRANSMITTERS ON
P2	2B2A4-C0	5- 65	2B2A2-AO DATA TRANSMITTERS ON
P3	2B2A2-C0	5- 69	2B2A2-AO LINK MN CONT/BC DB REG THRU DB
Q0	2B2A4-F0	5- 65	2B2A6-AO BLOCK CONTROL DATA XMIT ENABLE
Q1	2B2A9-F1	5- 57	2B2A1-AO DATA TRANSMITTERS ON
Q2	2B2A6-C0	5- 63	2B2A1-AO BLOCK CONTROL DATA XMIT ENABLE
Q3	2B2A1-C0	5- 71	2B2A1-AO LINK MN CONT/BC DB REG THRU DB
R0	2A2A7-N1	5- 5	2A2A7-N0 DATA TRANSMITTERS ON
R1	2A2A7-N0	5- 5	
R2	2B2A9-F0	5- 57	2B2A9-AO LINK MN CONT/BC DB REG THRU DB
R3	2B2A3-F1	5- 67	2B2A9-AO BLOCK CONTROL DATA XMIT ENABLE
S0	2B2A9-C0	5- 57	2B2A9-AO DATA TRANSMITTERS ON
S1	2B2B9-J1	5- 75	2B2B9-AJ PARITY ERROR TO/FROM STORAGE
S2	2A2A7-F0	5- 61	2B2A7-F0 LINK MN CONT/BC DB REG THRU DB
S3	2B2A8-F0	5- 59	2B2A8-F0 LINK MN CONT/BC DB REG THRU DB
T0	2A1A06P03A-05		STORAGE PARITY ERROR INTERRUPT
	1A4A06J20A-05		
T1	1C0B3-W0	2- 49	
	2A1A06P03A-06		
	1A4A06J20A-06		
U2	1C0B3-H1	2- 49	
U3	2B2A1-F1	5- 71	2B2A7-AO BLOCK CONTROL DATA XMIT ENABLE
U4	2B2A6-F0	5- 63	2B2A7-AO LINK MN CONT/BC DB REG THRU DB
U5	2B2A7-C0	5- 61	2B2A7-AO DATA TRANSMITTERS ON
U6	2A2A7-D1	5- 5	2A2A7-D0 NOT BC DATA XMIT ENABLE
U7	2A2A7-D0	5- 5	
V0	2B2B8-U1	5- 77	2B2A5-AX STORAGE ADDRESS PARITY ERROR
V1	2B2A4-A3	5- 65	2B2A5-BH PARITY CHECK, CHARACTER 1 EVEN
V2	2B1A6-F0	6- 13	
V3	2B1A6-F1	6- 13	LINK D0 AND D4 TO PAGE FILE
W0	2B2B9-L2	5- 75	NOT STOR PAR; ERR, DISABLE
W1	2B2B9-L3	5- 75	STOR PARITY ERROR DISABLE
W2	2B2A8-F1	5- 59	BLOCK CONTROL DATA XMIT ENABLE
X0	2A2A7-V2	5- 5	STROBE STORAGE PARITY CHECK
X1	2A2A7-V3	5- 5	
X2	2B2A1-F0	5- 71	LINK MN CONT/BC DB REG THRU DB
X3	2B2A2-F0	5- 69	LINK MN CONT/BC DB REG THRU DB



CONTROL DATA		DATA BUS PARITY BITS 24-27		PRODUCT	
DEVELOPMENT DIVISION		LOC:2B2A5 PART NO.183989 SER.000		SIZE: C	DRAWING NO. 60181000
				REV. A	PAGE 5-73

W2 2A2A7-H3 Page 5-5 MCLPFC



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R2B9-S0	5- 75		STORAGE ADDRESS RPLY TIME
B0	2R2R8-S0	5- 77		STORAGE ADDRESS REPLY TIME
B1	2R2A6-H0	5- 63	2B2B9-RR	MAIN CONTROL DATA BITS 09=11=4
B2	2A1A06J03D-07			PART. WR. BIT 0 TO INT STOR A
B3	2A1A06J03D-08			
C0	2A1A06P05D-06			
	1A4A06J14D-06			
	1R0B5-E1	2- 5		
C1	2A1A06P05D-05			OPERAND REFERENCE
	1A4A06J14D-05			
	1R0B5-E0	2- 5		
C2	2A1A06J05D-07			PART. WR. BIT 0 TO INT STOR B
C3	2A1A06J05D-08			
D0	2A2A6-J1	5- 1		BLOCK CONTROL PRIORITY
D1	2A2A6-J0	5- 1		
D2	2A1A06J05D-10			
D3	2A1A06J05D-09			PART. WR. BIT 1 TO INT STOR B
E0	2A1A4-D0	6- 59		
E1	2A1A4-D1	6- 59		BC IDENT. TO PF = MCS PE CODE
E2	2A1A06J03D-10			
E3	2A1A06J03D-09			PART. WR. BIT 1 TO INT STOR A
F0	2A1A06P03C-10			
	1A4A06J20C-10			
	1C0A1-N3	2- 43		
F1	2A1A06P03C-09			NOT READ ADDRESS CYCLE
	1A4A06J20C-09			
	1C0A1-N2	2- 43		
F2	2A1A06J07D-10			
	2A1A06J08D-10			
F3	2A1A06J07D-09			PART. WR BIT 1 TO EXT STORAGE
	2A1A06J08D-09			
G0	2A2A7-S0	5- 5		NOT STOR ADDR REPLY TIME
G1	2A2A7-S1	5- 5		
G2	2A1A06J07D-08			
	2A1A06J08D-08			
G3	2A1A06J07D-07			PART. WR BIT 0 TO EXT STORAGE
	2A1A06J08D-07			
H0	2R2B8-T1	5- 77		
H1	2R2A9-H0	5- 57	2B2B9-RU	MAIN CONTROL PRIORITY
H2	2A1B4-I2	6- 57		MAIN CONTROL DATA BITS 00=02=0
H3	2A1B4-I3	6- 57		
I0	2A1A06P08D-03			BC PARTIAL WRITE BIT 01 TO PF
	1A4A06J08D-03			INTERRUPT CODE BIT 1
	1A0A2-H3	2- 61		
I1	2A1A06P08D-04			
	1A4A06J08D-04			
	1A0A2-H2	2- 61		

Partial write Bits  
PWB


	0	1	2	3	4
X	X	X	X		
		X	X	X	X
			X	X	X
X	X	X	X	X	
					X

full word  
17 bits  
15 bit  
Character  
Dest. (Destructive Load "A")

block control only uses this




12	2A1A06P03B-10 1A4A06J20B-10	2* 37	MC PARTIAL WRITE BIT 0
13	2A1A06P03B-09 1A4A06J20B-09	2* 37	MC PARTIAL WRITE BIT 0
J0	1C0A0-U3	2* 37	2B2B9-RT MAIN CONTROL DATA BITS 06-08=0
J1	2B2A5-S1	5* 73	2B2B9-AJ PARITY ERROR TO/FROM STORAGE
J2	2A1B4-H2	6* 57	RC PARTIAL WRITE BIT 00 TO PF
J3	2A1B4-H3	6* 57	
K0	2B0B8-V0	6*111	
K1	2B0B8-V1	6*111	NOT NORMAL INT CODE BIT 04
K2	2A1A06P03C-01 1A4A06J20C-01	2* 37	MC PARTIAL WRITE BIT 1
K3	1C0A0-R2 2A1A06P03C-02 1A4A06J20C-02	2* 37	
L0	1C0A0-R3 2A1A06P08D-10 1A4A06J08D-10	2* 37	
L1	1A0A9-G0 2A1A06P08D-09 1A4A06J08D-09	2* 75	INTERRUPT CODE BIT 4
L2	1A0A9-G1 2B2A5-W0	2* 75	NOT STOR PAR, ERR, DISABLE
L3	2B2A5-W1	5* 73	STOR PARITY ERROR DISABLE
M0	2B2A8-H0	5* 59	2B2B9-RS MAIN CONTROL DATA BITS 03-05=0
M1	2B2B8-V0	5* 77	NOT STORAGE NO RESPONSE
M2	2A1A06J12F-07		DISABLE ADR PAR CHK, INT STOR A
M3	2A1A06J12F-08		
N0	2A1A06P08D-05 1A4A06J08D-05		INTERRUPT CODE BIT 2
N1	1A0A0-N3 2A1A06P08D-06 1A4A06J08D-06	2* 63	
N2	1A0A0-N2 2A1A06J14F-07	2* 63	DISABLE ADR PAR CHK, INT STOR B
N3	2A1A06J14F-08		
O0	2B0A8-Q0	6*109	NORMAL INTERRUPT CODE BIT 02
O1	2B0A8-Q1	6*109	
O2	2A2A3-M0	5* 31	DATA TO PF QUADRANT 6, BIT 12
O3	2A2A3-M1	5* 31	
P0	2B0A8-X1	6*109	NORMAL INTERRUPT CODE BIT 00
P1	2B0A8-X0	6*109	
P2	2A2A2-H0	5* 37	DATA TO PF QUADRANT 1, BIT 12
P3	2A2A2-H1	5* 37	
Q0	2A1A06P08D-02 1A4A06J08D-02		
Q1	1A0A2-N2 2A1A06P08D-01 1A4A06J08D-01	2* 61	INTERRUPT CODE BIT 0
Q2	1A0A2-N3	2* 61	
Q3	2A1A06J09F-08 2A1A06J10F-08		DISABLE ADR PAR CHK, EXT STOR
R0	2A1A06J09F-07 2A1A06J10F-07		BLOCK CONTROL PRIORITY
R1	1A4A06J20A-03 1C0A1-N1 2A1A06P03A-04 1A4A06J20A-04	2* 43	
R2	1C0A1-N0	2* 43	EN PARTIAL WRITE BITS TO STOR
R3	2A2A7-U0	5* 5	
S0	2A2A7-U1	5* 5	
S1	2B2B9-A0	5* 75	STORAGE ADDRESS REPLY TIME
S2	2B2B9-V1	5* 75	LOAD S REGISTER TIME
S3	2A2A7-S3	5* 5	
T0	2A2A7-S2	5* 5	SELECT MAIN CONT PAR WR BITS
T2	2B2B8-V1	5* 77	STORAGE DATA REPLY TIME
T3	2A1A06P06C-02 1A4A06J18C-02		
U0	1C0B2-R1 2A1A06P06C-01 1A4A06J18C-01	2* 51	AUTO-STEP OSCILLATOR
U2	1C0B2-R0	2* 51	
U3	2B2B8-S1	5* 77	LOAD S REGISTER TIME
V0	2A2B9-M0	5* 23	STORAGE NO RESPONSE
V1	2A2B9-M1	5* 23	NOT STORAGE PARITY ERROR
V2	2B2B8-M1	5* 77	LOAD S REGISTER TIME
V3	2B2B9-S1	5* 75	
X0	2A1A06P03F-08 1A4A06J20F-08		
X1	1C0B3-S0	2* 49	DISABLE MEMORY PARITY ERROR
X2	1C0B3-S1	2* 49	
X3	2B2B8-A0	5* 77	NOT ENABLE PARITY ERROR CODE
X4	2B2B8-J1	5* 77	SET NO RESPONSE BIT IN CODE
X5	2B0A8-S0	6*109	NORMAL INTERRUPT CODE BIT 01
X6	2B0A8-S1	6*109	
X7	2A2A6-R0	5* 1	
X8	2A2A6-R1	5* 1	NOT LOAD S REG
X9	2A1A06J15C-06 2A1A06J16C-06		UTO-STEP OSCILLATOR PROM
X10	2A1A06J15C-05 2A1A06J16C-05		ONSOLE



155

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B2B9-W0	5- 75		NOT ENABLE PARITY ERROR CODE
A3	2R2B8-W0	5- 77		CODE BIT 2 FROM INT SCAN, XLTN
B0	2R2B8-W0	5- 77		NOT ENABLE PARITY ERROR CODE
B1	2R2A1-W0	5- 71	2B2B8-RR	MAIN CONTROL DATA BITS 09=11=4
B2	2A1A06J03E-01			PART, WR, BIT 2 TO INT STOR A
B3	2A1A06J03E-02			
C0	2A1A4-C0	6- 59		
C1	2A1A4-C1	6- 59		RC IDENT, TO PF = MCS PE CODE
C2	2A1A06J05E-01			PART, WR, BIT 2 TO INT STOR B
C3	2A1A06J05E-02			
D0	2A1A4-I0	6- 59		
D1	2A1A4-I1	6- 59		BC IDENT, TO PF = MCS PE CODE
D2	2A1A06J05E-04			
D3	2A1A06J05E-03			PART, WR, BIT 3 TO INT STOR B
E0	2A1A4-M0	6- 59		
E1	2A1A4-M1	6- 59		BC IDENT, TO PF = MCS PE CODE
E2	2A1A06J03E-04			
E3	2A1A06J03E-03			PART, WR, BIT 3 TO INT STOR A
F2	2A1A06J07E-04			

F3	2A1A06J08E-04	2A1A06J07E-03	2A1A06J08F-03	6- 3	3	PART, WR BIT 3 TO EXT STORAGE	
G0	2B1B7-E1	2B1B7-E0	6- 3	3	3	ENABLE MCS PF CODE TO PF	
G2	2A1A06J07E-02	2A1A06J08E-02	2A1A06J07E-01	2A1A06J08E-01	5- 77	PART, WR BIT 2 TO EXT STORAGE	
H0	2B2B8-A3	2B2A4-H0	5- 65	2B2B8-RU	5- 65	CODE BIT 2 FROM INT SCAN, XLTN	
H1	2A1B4-J2	2A1B4-J3	6- 57	6- 57	6- 57	MAIN CONTROL DATA BITS 00=02=0	
H2	2A1A06P03C-04	1A4A06J20C-04	1C0A0-T2	2- 37	2- 37	BC PARTIAL WRITE BIT 03 TO PF	
I2	2A1A06P03C-03	1A4A06J20C-03	1C0A0-S2	2- 37	2- 37	MC PARTIAL WRITE BIT 2	
J0	1C0A0-T3	2B2A2-H0	2B2B9-W1	5- 75	2B2B8-RY	MAIN CONTROL DATA BITS 06=08=0	
J1	2B2B9-W1	2A1B4-G2	2A1B4-G3	6- 57	2B2B8-AJ	SET NO RESPONSE BIT IN CODE	
J2	2A1B4-G2	2B0B8-U0	2B0B8-U1	6-111	6-111	BC PARTIAL WRITE BIT 02 TO PF	
J3	2A1B4-G3	2A1A06P03C-05	1A4A06J20C-05	1C0A0-S2	2- 37	NORMAL INTERRUPT CODE BIT 06	
K0	2B0B8-U0	2A1A06P03C-06	1A4A06J20C-06	1C0A0-S3	2- 37	MC PARTIAL WRITE BIT 3	
K1	2B0B8-U1	2A1A06P03C-07	1A4A06J20C-07	1C0A0-H1	2- 43	INTERRUPT CODE BIT 6	
K2	2A1A06P03C-05	1A4A06J20C-05	1C0A0-H0	2- 43	2B2B8-RS	MAIN CONTROL DATA BITS 03=05=0	
K3	2A1A06P03C-06	1A4A06J20C-06	2B2A3-H0	5- 67	5- 67	NOT STORAGE PARITY ERROR	
L0	2A1A06P03C-07	1A4A06J20C-07	2B2B9-V0	5- 75	5- 75	BC PARTIAL WRITE BIT 02 TO PF	
L1	2A1A06P03B-08	1A4A06J20B-08	1C0A1-W1	2- 43	2- 43	NORMAL INTERRUPT CODE BIT 06	
L2	2A1A06P03B-07	1A4A06J20B-07	2A1A06J03E-05	2A1A06J03E-06	2A1A06P08D-07	1A4A06J08D-07	MC PARTIAL WRITE BIT 3
M0	1C0A1-W0	2- 43	1A0A0-H3	2- 63	2- 63	MAIN CONTROL DATA BITS 03=05=0	
M1	2B2A3-H0	5- 67	2A1A06P08D-08	1A4A06J08D-08	1A0A0-H2	2- 63	NOT STORAGE PARITY ERROR
M2	2B2B9-V0	5- 75	2A1A06P08D-07	1A4A06J08D-07	1A0A0-H1	2- 63	BC PARTIAL WRITE BIT 02 TO PF
M3	2A1A06J03E-05	2A1A06J03E-06	2A1A06P08D-07	1A4A06J08D-07	1A0A0-H3	2- 63	MC PARTIAL WRITE BIT 3
N0	2A1A06P08D-07	1A4A06J08D-07	1A0A0-H2	2- 63	2- 63	NOT STORAGE PARITY ERROR	
N1	1A0A0-H3	2- 63	2A1A06J05E-05	2A1A06J05F-06	2B0B8-W3	6-111	BC PARTIAL WRITE BIT 02 TO PF
N2	2A1A06J05E-05	2A1A06J05F-06	2B0B8-W2	6-111	6-111	MC PARTIAL WRITE BIT 3	
N3	2A1A06J05F-06	2A2A1-H0	5- 5	5- 5	5- 5	NOT STORAGE PARITY ERROR	
O0	2B0B8-W3	6-111	2A2A1-H1	5- 5	5- 5	BC PARTIAL WRITE BIT 02 TO PF	
O1	2B0B8-W2	6-111	2B0B8-P1	6-111	6-111	MC PARTIAL WRITE BIT 3	
O2	2A2A1-H0	5- 5	2A2A0-H0	5- 49	5- 49	NOT STORAGE PARITY ERROR	
O3	2A2A1-H1	5- 5	2A1A06P08E-02	1A4A06J08E-02	1A0A7-G0	2- 77	BC PARTIAL WRITE BIT 02 TO PF
P0	2B0B8-P1	6-111	2A1A06P08E-01	1A4A06J08E-01	1A0A7-G1	2- 77	MC PARTIAL WRITE BIT 3
P1	2B0B8-P0	6-111	2A1A06J08E-01	1A4A06J08E-01	1A0A7-G1	2- 77	NOT STORAGE PARITY ERROR
P2	2A2A0-H0	5- 49	2A1A06J07E-06	2A1A06J08E-06	2A1A06J08E-05	2A1A06J08E-05	BC PARTIAL WRITE BIT 02 TO PF
P3	2A2A0-H1	5- 49	2A1A06J07E-05	2A1A06J08E-05	2A1A06J08E-05	2A1A06J08E-05	MC PARTIAL WRITE BIT 3
Q0	2A1A06P08E-02	1A4A06J08E-02	2A2A7-L1	5- 5	5- 5	NOT STORAGE PARITY ERROR	
Q1	1A0A7-G0	2- 77	2A2A7-L0	5- 5	5- 5	BC PARTIAL WRITE BIT 02 TO PF	
Q2	2A1A06P08E-01	1A4A06J08E-01	2B2B9-B0	5- 75	5- 75	MC PARTIAL WRITE BIT 3	
Q3	1A0A7-G1	2- 77	2B2B9-U0	5- 77	5- 77	NOT STORAGE PARITY ERROR	
R0	2A1A06J07E-06	2A1A06J08E-06	2A2A7-U3	5- 5	5- 5	BC PARTIAL WRITE BIT 02 TO PF	
R1	2A1A06J08E-06	2A1A06J08E-05	2A2A7-U2	5- 5	5- 5	MC PARTIAL WRITE BIT 3	
R2	2A1A06J08E-05	2A2A7-L1	5- 5	5- 5	5- 5	NOT STORAGE PARITY ERROR	
R3	2A2A7-L0	5- 5	2B2B8-U0	5- 77	5- 77	BC PARTIAL WRITE BIT 02 TO PF	
S0	2B2B9-B0	5- 75	2B2B9-H0	5- 75	5- 75	MC PARTIAL WRITE BIT 3	
S1	2B2B9-U0	5- 75	2B2B8-T0	5- 77	5- 77	NOT STORAGE PARITY ERROR	
S2	2A2A7-U3	5- 5	2B2A5-V0	5- 73	2B2A5-AX	BC PARTIAL WRITE BIT 02 TO PF	
S3	2A2A7-U2	5- 5	2A1A06J03F-02	2A1A06J03F-01	2B2B9-M1	5- 75	MC PARTIAL WRITE BIT 3
T0	2B2B8-U0	5- 77	2B2B9-T0	5- 75	5- 75	NOT STORAGE PARITY ERROR	
T1	2B2B9-H0	5- 75	2A1A06P03C-08	1A4A06J20C-08	1C0A0-H2	2- 37	BC PARTIAL WRITE BIT 02 TO PF
U0	2B2B8-T0	5- 77	2A1A06P03C-07	1A4A06J20C-07	1C0A0-H3	2- 37	MC PARTIAL WRITE BIT 3
U1	2B2A5-V0	5- 73	1C0A0-H2	2- 37	2- 37	NOT STORAGE PARITY ERROR	
U2	2A1A06J03F-02	2A1A06J03F-01	2B2B8-B0	5- 77	5- 77	BC PARTIAL WRITE BIT 02 TO PF	
U3	2A1A06J03F-01	2B2B9-M1	5- 75	5- 75	5- 75	MC PARTIAL WRITE BIT 3	
V0	2B2B9-M1	5- 75	2A1A06J05F-02	2A2A7-X1	5- 5	5- 5	NOT STORAGE PARITY ERROR
V1	2B2B9-T0	5- 75	2A1A06J05F-01	2A2A7-X0	5- 5	5- 5	BC PARTIAL WRITE BIT 02 TO PF
V2	2A1A06P03C-08	1A4A06J20C-08	2A1A06J07F-01	2A1A06J08F-01	2A1A06J07F-02	2A1A06J08F-02	MC PARTIAL WRITE BIT 3
V3	1C0A0-H2	2- 37	2A1A06J07F-01	2A1A06J08F-01	2A1A06J07F-02	2A1A06J08F-02	NOT STORAGE PARITY ERROR
W0	2B2B8-B0	5- 77	2A1A06J08F-01	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	BC PARTIAL WRITE BIT 02 TO PF
W1	2A1A06J08F-01	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	MC PARTIAL WRITE BIT 3
W2	2A1A06J07F-01	2A1A06J08F-01	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	NOT STORAGE PARITY ERROR
W3	2A1A06J05F-02	2A2A7-X1	5- 5	5- 5	5- 5	5- 5	BC PARTIAL WRITE BIT 02 TO PF
X0	2A2A7-X1	5- 5	2A1A06J08F-01	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	MC PARTIAL WRITE BIT 3
X1	2A2A7-X0	5- 5	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	NOT STORAGE PARITY ERROR
X2	2A1A06J07F-01	2A1A06J08F-01	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	BC PARTIAL WRITE BIT 02 TO PF
X3	2A1A06J07F-02	2A1A06J08F-02	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	MC PARTIAL WRITE BIT 3
	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	2A1A06J08F-02	2A1A06J07F-02	NOT STORAGE PARITY ERROR



CONTROL DATA	PAR. ERR IDENT AND INTERRUPT CODE BITS 3, 5, & 6, PARTIAL WRITE BITS 2-4, AND DATA TO PF (WRITE 13TH BIT).	PRODUCT
DEVELOPMENT DIVISION	LOC: 2B2B8 PART NO. 185136 SER.001	SIZE: DRAWING NO. C 60181000 REV. A
		SHEET PAGE 5-77

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1A06J18A-01			A/Q/E REG DISPLAY BIT 00
A3	2A1A06J18B-05			A/Q/E REG DISPLAY BIT 14
B0	2A1A06J18A-03			A/Q/E REG DISPLAY BIT 02
B1	2A1A06J18A-02			A/Q/E REG DISPLAY BIT 01
B2	2A1A06J18B-06			A/Q/E REG DISPLAY BIT 15
B3	2A1A06J18B-07			A/Q/E REG DISPLAY BIT 16
C0	2A1A06J17A-06 1A4A06P02A-06 1A1R2-T3	3-	79	
C1	2A1A06J17A-05 1A4A06P02A-05 1A1R2-T2	3-	79	NOT BIT 02 OF A1+Q1+E1+E2
C2	2A1A06J17C-10 1A4A06P02C-10 1A1A2-T3	3-	85	
C3	2A1A06J17C-09 1A4A06P02C-09 1A1A2-T2	3-	85	NOT BIT 14 OF A1+Q1+E1+E2
D0	2A1A06J17A-04 1A4A06P02A-04 1A1B2-U1	3-	79	
D1	2A1A06J17A-03 1A4A06P02A-03 1A1B2-U0	3-	79	NOT BIT 01 OF A1+Q1+E1+E2
D2	2A1A06J17D-02 1A4A06P02D-02 1A1A2-U3	3-	85	
D3	2A1A06J17D-01 1A4A06P02D-01 1A1A2-U2	3-	85	NOT BIT 15 OF A1+Q1+E1+E2
E0	2A1A06J17A-01 1A4A06P02A-01 1A1B2-T0	3-	79	NOT BIT 00 OF A1+Q1+E1+E2
E1	2A1A06J17A-02 1A4A06P02A-02 1A1B2-T1	3-	79	
E2	2A1A06J17D-03 1A4A06P02D-03 1A1A1-T0	3-	87	NOT BIT 16 OF A1+Q1+E1+E2
E3	2A1A06J17D-04 1A4A06P02D-04 1A1A1-T1	3-	87	
F0	2A1A06J18A-05			A/Q/E REG DISPLAY BIT 04
F1	2A1A06J18A-04			A/Q/E REG DISPLAY BIT 03
F2	2A1A06J18B-08			A/Q/E REG DISPLAY BIT 17
F3	2A1A06J18B-09			A/Q/E REG DISPLAY BIT 18
G1	2A1A06J18A-06			A/Q/E REG DISPLAY BIT 05
G3	2A1A06J18B-10			A/Q/E REG DISPLAY BIT 19
H0	2A1A06J17B-02 1A4A06P02B-02 1A1B1-U1	3-	81	
H1	2A1A06J17B-01 1A4A06P02B-01 1A1B1-U0	3-	81	NOT BIT 05 OF A1+Q1+E1+E2
H2	2A1A06J17D-06 1A4A06P02D-06 1A1A1-U1	3-	87	
H3	2A1A06J17D-05 1A4A06P02D-05 1A1A1-U0	3-	87	NOT BIT 17 OF A1+Q1+E1+E2
I0	2A1A06J17A-10 1A4A06P02A-10 1A1B1-T1	3-	81	
I1	2A1A06J17A-09 1A4A06P02A-09 1A1B1-T0	3-	81	NOT BIT 04 OF A1+Q1+E1+E2
I2	2A1A06J17D-08 1A4A06P02D-08 1A1A1-T3	3-	87	
I3	2A1A06J17D-07 1A4A06P02D-07 1A1A1-T2	3-	87	NOT BIT 18 OF A1+Q1+E1+E2



J0 2A1A06J17A-07  
1A4A06P02A-07  
1A1B2=U2 3= 79

J1 2A1A06J17A-08  
1A4A06P02A-08  
1A1B2=U3 3= 79

J2 2A1A06J17B-09  
1A4A06P02B-09  
1A1A1=U2 3= 87

J3 2A1A06J17D-10  
1A4A06P02D-10  
1A1A1=U3 3= 87

K0 2A1A06J18A-08  
K1 2A1A06J18A-09  
K2 2A1A06J18C-01  
K3 2A1A06J18C-02  
L0 2A1A06J18A-07  
L3 2A1A06J18C-03  
M0 2A1A06J17B-08  
1A4A06P02B-08  
1A1B0=T1 3= 83

M1 2A1A06J17B-07  
1A4A06P02B-07  
1A1B0=T0 3= 83

M2 2A1A06J17E-02  
1A4A06P02E-02  
1A1A0=T1 3= 89

M3 2A1A06J17E-01  
1A4A06P02E-01  
1A1A0=T0 3= 89

N0 2A1A06J17B-06  
1A4A06P02B-06  
1A1B1=U3 3= 81

N1 2A1A06J17B-05  
1A4A06P02B-05  
1A1B1=U2 3= 81

N2 2A1A06J17E-04  
1A4A06P02E-04  
1A1A0=U1 3= 89

N3 2A1A06J17E-03  
1A4A06P02E-03  
1A1A0=U0 3= 89

O0 2A1A06J17B-03  
1A4A06P02B-03  
1A1B1=T2 3= 81

O1 2A1A06J17B-04  
1A4A06P02B-04  
1A1B1=T3 3= 81

O2 2A1A06J17E-05  
1A4A06P02E-05  
1A1A0=T2 3= 89

O3 2A1A06J17E-06  
1A4A06P02E-06  
1A1A0=T3 3= 89

P0 2A1A06J18B-01  
P1 2A1A06J18B-02  
P2 2A1A06J18C-04  
Q0 2A1A06J18A-10  
R0 2A1A06J17C-04  
1A4A06P02C-04  
1A1B0=U3 3= 83

R1 2A1A06J17C-03  
1A4A06P02C-03  
1A1B0=U2 3= 83

R2 2A1A06J17E-08  
1A4A06P02E-08  
1A1A0=U3 3= 89

R3 2A1A06J17E-07  
1A4A06P02E-07  
1A1A0=U2 3= 89

S0 2A1A06J17C-02  
1A4A06P02C-02  
1A1B0=T3 3= 83

S1 2A1A06J17C-01  
1A4A06P02C-01  
1A1B0=T2 3= 83

T0 2A1A06J17B-10  
1A4A06P02B-10  
1A1B0=U1 3= 83

T1 2A1A06J17B-09  
1A4A06P02B-09  
1A1B0=U0 3= 83

U0 2A1A06J18B-03  
U1 2A1A06J18B-04  
W0 2A1A06J17C-08  
1A4A06P02C-08  
1A1A2=U1 3= 85

W1 2A1A06J17C-07  
1A4A06P02C-07  
1A1A2=U0 3= 85

X0 2A1A06J17C-06  
1A4A06P02C-06  
1A1A2=T1 3= 85

X1 2A1A06J17C-05  
1A4A06P02C-05  
1A1A2=T0 3= 85

NOT BIT 03 OF A1+Q1+E1+E2

NOT BIT 19 OF A1+Q1+E1+E2

A/Q/E REG DISPLAY BIT 07  
A/Q/F REG DISPLAY BIT 08  
A/Q/E REG DISPLAY BIT 20  
A/Q/F REG DISPLAY BIT 21  
A/Q/E REG DISPLAY BIT 06

NOT BIT 08 OF A1+Q1+E1+E2

NOT BIT 20 OF A1+Q1+E1+E2

NOT BIT 07 OF A1+Q1+E1+E2

NOT BIT 21 OF A1+Q1+E1+E2

NOT BIT 06 OF A1+Q1+E1+E2

NOT BIT 22 OF A1+Q1+E1+E2

A/Q/E REG DISPLAY BIT 10  
A/Q/F REG DISPLAY BIT 11  
A/Q/E REG DISPLAY BIT 23  
A/Q/F REG DISPLAY BIT 09

NOT BIT 11 OF A1+Q1+E1+E2

NOT BIT 23 OF A1+Q1+E1+E2


NOT BIT 10 OF A1+Q1+E1+E2

NOT BIT 09 OF A1+Q1+E1+E2

A/Q/E REG DISPLAY BIT 12  
A/Q/F REG DISPLAY BIT 13

NOT BIT 13 OF A1+Q1+E1+E2

NOT BIT 12 OF A1+Q1+E1+E2






CONTROL DATA	TCS TO DTL CONVERSION FOR CONSOLE DISPLAYS PART I	PRODUCT	
		SIZE DRAWING NO. C 160181000	REV. A
DEVELOPMENT DIVISION	LOC:2B2B7 PART NO.165392	PAGE 5-79	SHEET

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1A06J18C-07			GATE FOR A/Q, B REG, DISPLAYS
A3	2A1A06J18E-01			ENTER AUTO PROGRAM DISPLAY
B0	2A1A06J18C-09			F GATE MIDDLE DISPLAY
B1	2A1A06J18C-08			F GATE LOWER DISPLAY
C0	2A1A06P09F-04			
	1A4A06J12F-04			
	1C0A2-J3	2= 53		
C1	2A1A06P09F-03			GATE C + F DIGIT 4
	1A4A06J12F-03			
	1C0A2-J2	2= 53		
C2	2A2A5-L0	5= 3		
C3	2A2A5-L1	5= 3		ENTER AUTO PROGRAM INDICATOR
D0	2A1A06P09F-02			
	1A4A06J12F-02			
	1C0A2-J3	2= 53		
D1	2A1A06P09F-01			GATE C + F DIGITS 0-3
	1A4A06J12F-01			
	1C0A2-J2	2= 53		
E0	2A1A06J21C-03			GATE A,Q,E REGISTER DISPLAY
	1A4A06P04C-03			
	1C0A2-L3	2= 53		
E1	2A1A06J21C-04			
	1A4A06P04C-04			
	1C0A2-L2	2= 53		
F1	2A1A06J18C-10			F GATE UPPER DISPLAY
G1	2A1A06J18D-02			RO INDICATOR = CONSOLE SWITCH
H0	2A1A06J21D-04			
	1A4A06P04D-04			
	1C0B3-J1	2= 49		
H1	2A1A06J21D-03			NOT (GO FF)
	1A4A06P04D-03			
	1C0B3-J0	2= 49		
J0	2A1A06P09F-05			GATE C + F DIGITS 5-7
	1A4A06J12F-05			
	1C0A2-C2	2= 53		
J1	2A1A06P09F-06			
	1A4A06J12F-06			
	1C0A2-C3	2= 53		
K0	2A1A06J18D-04			SWEEP/ENTER CONTINUOUS IND
K1	2A1A06J18D-05			STOP SWITCH INDICATOR
K3	2A1A06J18F-02			BACKGROUND LIGHT IN OSR
L0	2A1A06J18D-03			INDICATOR FOR DISPLAY C

L3 2A1A06J18F-03  
M0 2A1A06J21D-06  
1A4A06P04D-06  
1C0B3-L1 2= 49  
M1 2A1A06J21D-05  
1A4A06P04D-05  
1C0B3-L0 2= 49  
N0 2A1A06J21D-02  
1A4A06P04D-02  
1C0B1-F0 2= 47  
N1 2A1A06J21D-01  
1A4A06P04D-01  
1C0B1-F1 2= 47  
N2 2A1A06P06C-10  
1A4A06J18C-10  
1C0A0-E0 2= 37  
N3 2A1A06P06C-09  
1A4A06J18C-09  
1C0A0-E1 2= 37  
O0 2A1A06J21E-01  
1A4A06P04E-01  
1C0A2-G2 2= 53  
O1 2A1A06J21E-02  
1A4A06P04E-02  
1C0A2-G3 2= 53  
O2 2A1A06J21A-07  
1A4A06P04A-07  
1C0A3-J0 2= 39  
O3 2A1A06J21A-08  
1A4A06P04A-08  
1C0A3-J1 2= 39  
P0 2A1A06J18D-07  
P1 2A1A06J18D-08  
P2 2A1A06J18F-04  
P3 2A1A06J18F-05  
Q0 2A1A06J18D-06  
Q3 2A1A06J18F-06  
R0 2B1A0-M0 6= 5  
R1 2B1A0-M1 6= 5  
R2 2A1A06J21A-10  
1A4A06P04A-10  
1C0A3-Q1 2= 39  
R3 2A1A06J21A-09  
1A4A06P04A-09  
1C0A3-Q0 2= 39  
S0 2A1A06J21B-10  
1A4A06P04B-10  
1C0B2-N1 2= 51  
S1 2A1A06J21B-09  
1A4A06P04B-09  
1C0B2-N0 2= 51  
S2 2A1A06J21B-02  
1A4A06P04B-02  
1C0A3-L1 2= 39  
S3 2A1A06J21B-01  
1A4A06P04B-01  
1C0A3-L0 2= 39  
T0 2A1A06J21C-02  
1A4A06P04C-02  
1C0B2-L0 2= 51  
T1 2A1A06J21C-01  
1A4A06P04C-01  
1C0B2-L1 2= 51  
T2 2A1A06J21A-02  
1A4A06P04A-02  
1C0A3-O1 2= 39  
T3 2A1A06J21A-01  
1A4A06P04A-01  
1C0A3-O0 2= 39  
U0 2A1A06J18D-09  
U1 2A1A06J18D-10  
U2 2A1A06J18F-08  
U3 2A1A06J18F-07  
W0 2A2A5-K1 5= 3  
W1 2A2A5-K0 5= 3  
W2 2A1A06J21A-04  
1A4A06P04A-04  
1C0A3-N0 2= 39  
W3 2A1A06J21A-03  
1A4A06P04A-03  
1C0A3-N1 2= 39  
X0 2B1A7-C0 6= 1  
X1 2B1A7-C1 6= 1  
X2 2A1A06J21A-06  
1A4A06P04A-06  
1C0A3-P1 2= 39  
X3 2A1A06J21A-05  
1A4A06P04A-05  
1C0A3-P0 2= 39

OSR BIT 0 TO CONSOLE DISPLAY  
STOP FF  
SWEEP=ENTER CONTINUOUS FF SET  
OSR BACKGROUND LIGHT  
CO DISPLAY INDICATOR  
OSR ,BIT 0  
AUTO LOAD SWITCH INDICATOR  
TYPEWRITER FINISH INDICATOR  
OSR BIT 1 TO CONSOLE DISPLAY  
OSR BIT 2 TO CONSOLE DISPLAY  
TO AUTO-DUMP-SWITCH LAMP  
ISR BIT 0 TO CONSOLE DISPLAY  
NOT TYPEWRITER FINISH LIGHT DR  
OSR BIT 1  
AUTO LOAD LIGHT  
OSR ,BIT 2  
AUTO DUMP LIGHT  
ISR ,BIT 0  
TYPEWRITER REPEAT INDICATOR  
DISABLE STOR PROTECT INDICATOR  
SET SWITCH, ISR, BIT 2  
ISR BIT 1 TO CONSOLE DISPLAY  
SET SWITCH, ISR, BIT 1  
DISABLE STOR PROTECT INDICATOR  
ISR ,BIT 1  
NOT TH REPEAT LIGHT DRIVER  
ISR ,BIT 2



CONTROL DATA	TCS TO DTL CONVERSION FOR CONSOLE DISPLAYS PART 2	PRODUCT	
		SIZE DRAWING NO. C 160181000	REV. A
DEVELOPMENT DIVISION	LOC: 2B2B6 PART NO. 1B5392	SHEET PAGE	5-81

161

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2A1A06J20R-03			P BIT 12 TO CSL DISPLAY
B0	2A1A06J20A-01			P BIT 00 TO CSL DISPLAY
B2	2A1A06J20B-04			P BIT 13 TO CSL DISPLAY
B3	2A1A06J20R-05			P BIT 14 TO CSL DISPLAY
C0	2A1A06J21R-04 1A4A06P04R-04			
C1	1C0A3-V3 2= 39 2A1A06J21R-03 1A4A06P04R-03			R DISPLAY, BIT 0
C2	1C0A3-V2 2= 39 2A1A06P07E-10 1A4A06J02F-10			
C3	1A0A1-T1 2= 83 2A1A06P07E-09 1A4A06J02E-09			R8 BIT 12
D2	1A0A1-T0 2= 83 2A1A06P07F-02 1A4A06J02F-02			
D3	1A0A1-L2 2= 83 2A1A06P07F-01 1A4A06J02F-01			R8 BIT 13
E2	1A0A1-L3 2= 83 2A1A06P07F-03 1A4A06J02F-03			R8 BIT 14
E3	1A0A1-S1 2= 83 2A1A06P07F-04 1A4A06J02F-04			
F0	1A0A1-S0 2= 83 2A1A06J20A-03			P BIT 02 TO CSL DISPLAY
F1	2A1A06J20A-02			P BIT 01 TO CSL DISPLAY
F2	2A1A06J20B-07			C/F BIT 00 TO CONSOLE DISPLAY
F3	2A1A06J20R-08			C/F BIT 01 TO CONSOLE DISPLAY
G1	2A1A06J20A-04			P BIT 03 TO CSL DISPLAY
G3	2A1A06J20B-09			C/F BIT 02 TO CONSOLE DISPLAY
H0	2A1A06P07D-02 1A4A06J02D-02			
H1	1A0A7-T1 2= 77 2A1A06P07D-01 1A4A06J02D-01			R8 BIT 3
H2	1A0A7-T0 2= 77 2A1A06P08A-02 1A4A06J08A-02			
H3	1A0R8-P0 2= 65 2A1A06P08A-01 1A4A06J08A-01			C2 BIT 0
I0	1A0R8-P1 2= 65 2A1A06J21B-08 1A4A06P04R-08			
I1	1C0A3-M2 2= 39 2A1A06J21B-07 1A4A06P04R-07			R DISPLAY, BIT 2
I2	1C0A3-M3 2= 39 2A1A06P08A-04 1A4A06J08A-04			
I3	1A0R8-T0 2= 65 2A1A06P08A-03 1A4A06J08A-03			C2 BIT 1
J0	1A0R8-T1 2= 65 2A1A06J21B-05 1A4A06P04R-05			R DISPLAY, BIT 1
J1	1C0A3-P3 2= 39 2A1A06J21B-06 1A4A06P04R-06			
J2	1C0A3-P2 2= 39 2A1A06P08A-05 1A4A06J08A-05			C2 BIT 2
J3	1A0R8-Q1 2= 65 2A1A06P08A-06 1A4A06J08A-06			
K0	1A0R8-Q0 2= 65 2A1A06J20A-06			P BIT 05 TO CSL DISPLAY
K1	2A1A06J20A-07			P BIT 06 TO CSL DISPLAY
K2	2A1A06J20B-10			BACKGROUND DIGIT 0 C DISPLAY
K3	2A1A06J20C-01			C/F BIT 03 TO CONSOLE DISPLAY
L0	2A1A06J20A-05			P BIT 04 TO CSL DISPLAY
L3	2A1A06J20C-02			C/F BIT 04 TO CONSOLE DISPLAY
M0	2A1A06P07D-08 1A4A06J02D-08			
M1	1A0A5-T1 2= 79 2A1A06P07D-07 1A4A06J02D-07			R8 BIT 6
M2	1A0A5-T0 2= 79 2A1A06J21E-06 1A4A06P04E-06			
M3	1C0A2-V0 2= 53 2A1A06J21E-05			BOUNCING BALL, OCTAL DIGIT 0

1A4A0AP04E-05  
1C0A2-V1 2= 53  
N0 2A1A06P07D-06  
1A4A06J02D-06  
1A0A7-S0 2= 77  
N1 2A1A06P07D-05  
1A4A06J02D-05  
1A0A7-S1 2= 77  
N2 2A1A06P08A-08  
1A4A06J08A-08  
1A0B6-P0 2= 67  
N3 2A1A06P08A-07  
1A4A06J08A-07  
1A0B6-P1 2= 67  
O0 2A1A06P07D-03  
1A4A06J02D-03  
1A0A7-L3 2= 77  
O1 2A1A06P07D-04  
1A4A06J02D-04  
1A0A7-L2 2= 77  
O2 2A1A06P08A-09  
1A4A06J08A-09  
1A0B6-T1 2= 67  
O3 2A1A06P08A-10  
1A4A06J08A-10  
1A0B6-T0 2= 67  
P0 2A1A06J20A-09  
P1 2A1A06J20A-10  
P2 2A1A06J20C-03  
P3 2A1A06J20C-04  
Q0 2A1A06J20A-08  
Q3 2A1A06J20C-05  
R0 2A1A06P07E-04  
1A4A06J02E-04  
1A0A3-T1 2= 81  
R1 2A1A06P07E-03  
1A4A06J02E-03  
1A0A3-T0 2= 81  
R2 2A1A06P08B-02  
1A4A06J08B-02  
1A0B6-Q0 2= 67  
R3 2A1A06P08B-01  
1A4A06J08B-01  
1A0B6-Q1 2= 67  
S0 2A1A06P07E-02  
1A4A06J02E-02  
1A0A5-S0 2= 79  
S1 2A1A06P07E-01  
1A4A06J02E-01  
1A0A5-S1 2= 79  
S2 2A1A06J21E-08  
1A4A06P04E-08  
1C0A2-W1 2= 53  
S3 2A1A06J21E-07  
1A4A06P04E-07  
1C0A2-W0 2= 53  
T0 2A1A06P07D-10  
1A4A06J02D-10  
1A0A5-L2 2= 79  
T1 2A1A06P07D-09  
1A4A06J02D-09  
1A0A5-L3 2= 79  
T2 2A1A06P08B-04  
1A4A06J08B-04  
1A0B4-P0 2= 69  
T3 2A1A06P08B-03  
1A4A06J08B-03  
1A0B4-P1 2= 69  
U0 2A1A06J20B-01  
U1 2A1A06J20B-02  
U2 2A1A06J20C-07  
U3 2A1A06J20C-06  
W0 2A1A06P07E-08  
1A4A06J02E-08  
1A0A3-S0 2= 81  
W1 2A1A06P07E-07  
1A4A06J02E-07  
1A0A3-S1 2= 81  
W2 2A1A06P08B-06  
1A4A06J08B-06  
1A0B4-T0 2= 69  
W3 2A1A06P08B-05  
1A4A06J08B-05  
1A0B4-T1 2= 69  
X0 2A1A06P07E-06  
1A4A06J02E-06  
1A0A3-L2 2= 81  
X1 2A1A06P07E-05  
1A4A06J02E-05  
1A0A3-L3 2= 81  
X2 2A1A06P08B-08  
1A4A06J08B-08  
1A0B4-Q0 2= 69  
X3 2A1A06P08B-07  
1A4A06J08B-07  
1A0B4-Q1 2= 69

PAGE 5-83




BB BIT 5  
C2 BIT 3  
BB BIT 4  
C2 BIT 4  
BB BIT 9  
C2 BIT 5  
BB BIT 8  
BOUNCING BALL, OCTAL DIGIT 1  
BB BIT 7  
C2 BIT 6  
BB BIT 11  
C2 BIT 7  
BB BIT 10  
C2 BIT 8

P BIT 08 TO CSL DISPLAY  
P BIT 09 TO ESL DISPLAY  
C/F BIT 05 TO CONSOLE DISPLAY  
BACKGROUND DIGIT 1 C DISPLAY  
P BIT 07 TO CSL DISPLAY  
C/F BIT 06 TO CONSOLE DISPLAY

P BIT 10 TO CSL DISPLAY  
P BIT 11 TO ESL DISPLAY  
C/F BIT 08 TO CONSOLE DISPLAY  
C/F BIT 07 TO CONSOLE DISPLAY

*Address Bits  
in "P" Register*

*Address Bits  
in "P" Register*




163



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1A06J20C-08			BACKGROUND DIGIT 2 C DISPLAY
A3	2A1A06J20E-02			C/F BIT 19 TO CONSOLE DISPLAY
B0	2A1A06J20C-10			C/F BIT 10 TO CONSOLE DISPLAY
B1	2A1A06J20C-09			C/F BIT 09 TO CONSOLE DISPLAY
B2	2A1A06J20E-03			C/F BIT 20 TO CONSOLE DISPLAY
B3	2A1A06J20E-04			BACKGROUND DIGIT 6 C DISPLAY
C0	2A1A06P08C-02			
	1A4A06J08C-02			
	1A0B2-T0	2= 71		
C1	2A1A06P08C-01			C2 BIT 10
	1A4A06J08C-01			
	1A0B2-T1	2= 71		
C2	2A1A06P09C-02			
	1A4A06J12C-02			
	1R0A1-J1	2= 33		
C3	2A1A06P09C-01			C2 BIT 19
	1A4A06J12C-01			
	1R0A1-J0	2= 33		
D0	2A1A06P08B-10			
	1A4A06J08B-10			
	1A0B2-P0	2= 71		
D1	2A1A06P08B-09			C2 BIT 9
	1A4A06J08B-09			
	1A0B2-P1	2= 71		
D2	2A1A06P09C-04			
	1A4A06J12C-04			
	1R0A1-T0	2= 33		
D3	2A1A06P09C-03			C2 BIT 20
	1A4A06J12C-03			
	1R0A1-T1	2= 33		
E0	2A1A06J21E-09			BOUNCING BALL, OCTAL DIGIT 2
	1A4A06P04E-09			
	1C0A2-02	2= 53		
E1	2A1A06J21E-10			
	1A4A06P04E-10			
	1C0A2-03	2= 53		
E2	2A1A06J21F-07			BOUNCING BALL, OCTAL DIGIT 6
	1A4A06P04F-07			
	1C0A2-W3	2= 53		
E3	2A1A06J21F-08			
	1A4A06P04F-08			
	1C0A2-W2	2= 53		
F0	2A1A06J20D-02			BACKGROUND DIGIT 3 C DISPLAY
F1	2A1A06J20D-01			C/F BIT 11 TO CONSOLE DISPLAY
F2	2A1A06J20E-05			C/F BIT 21 TO CONSOLE DISPLAY
F3	2A1A06J20E-06			C/F BIT 22 TO CONSOLE DISPLAY
G1	2A1A06J20D-03			C/F BIT 12 TO CONSOLE DISPLAY
G3	2A1A06J20E-07			C/F BIT 23 TO CONSOLE DISPLAY
H0	2A1A06P08C-06			
	1A4A06J08C-06			
	1A0B0-P0	2= 73		

H1	2A1A06P08C-05 1A4A06J08C-05 1A0B0-P1	2= 73	C2 BIT 12
H2	2A1A06P09C-06 1A4A06J12C-06 1B0A0-C1	2= 35	C2 BIT 21
H3	2A1A06P09C-05 1A4A06J12C-05 1B0A0-C0	2= 35	C2 BIT 22
I0	2A1A06J21F-02 1A4A06P04F-02 1C0A2-P2	2= 53	BOUNCING BALL, OCTAL DIGIT 3
I1	2A1A06J21F-01 1A4A06P04F-01 1C0A2-P3	2= 53	C2 BIT 11
I2	2A1A06P09C-08 1A4A06J12C-08 1B0A0-J1	2= 35	C2 BIT 23
I3	2A1A06P09C-07 1A4A06J12C-07 1B0A0-J0	2= 35	C/F BIT 14 TO CONSOLE DISPLAY BACKGROUND DIGIT 4 C DISPLAY BACKGROUND DIGIT 7 C DISPLAY C/F BIT 13 TO CONSOLE DISPLAY
J0	2A1A06P08C-03 1A4A06J08C-03 1A0B2-Q1	2= 71	BOUNCING BALL, OCTAL DIGIT 4
J1	2A1A06P08C-04 1A4A06J08C-04 1A0B2-Q0	2= 71	BOUNCING BALL, OCTAL DIGIT 7
J2	2A1A06P09C-09 1A4A06J12C-09 1B0A0-T1	2= 35	C2 BIT 14
J3	2A1A06P09C-10 1A4A06J12C-10 1B0A0-T0	2= 35	C2 BIT 13
K0	2A1A06J20D-05		C/F BIT 16 TO CONSOLE DISPLAY C/F BIT 17 TO CONSOLE DISPLAY C/F BIT 15 TO CONSOLE DISPLAY
K1	2A1A06J20D-06		C2 BIT 17
K2	2A1A06J20E-08		C2 BIT 16
L0	2A1A06J20D-04 1A4A06P04F-04 1C0A2-R3	2= 53	C2 BIT 15
M1	2A1A06J21F-03 1A4A06P04F-03 1C0A2-R2	2= 53	BACKGROUND DIGIT 5 C DISPLAY C/F BIT 18 TO CONSOLE DISPLAY
M2	2A1A06J21E-04 1A4A06P04E-04 1C0A2-V3	2= 53	C2 BIT 18
M3	2A1A06J21E-03 1A4A06P04E-03 1C0A2-V2	2= 53	BOUNCING BALL, OCTAL DIGIT 5
N0	2A1A06P08C-10 1A4A06J08C-10 1A0B0-Q0	2= 73	
N1	2A1A06P08C-09 1A4A06J08C-09 1A0B0-Q1	2= 73	
O0	2A1A06P08C-07 1A4A06J08C-07 1A0B0-T1	2= 73	
O1	2A1A06P08C-08 1A4A06J08C-08 1A0B0-T0	2= 73	
P0	2A1A06J20D-08		
P1	2A1A06J20D-09		
Q0	2A1A06J20D-07 1A4A06P09B-08 1A4A06J12R-08 1B0A2-T0	2= 31	
R1	2A1A06P09B-07 1A4A06J12R-07 1B0A2-T1	2= 31	
S0	2A1A06P09B-06 1A4A06J12R-06 1B0A2-J1	2= 31	
S1	2A1A06P09B-05 1A4A06J12R-05 1B0A2-J0	2= 31	
T0	2A1A06P09B-04 1A4A06J12R-04 1B0A2-C1	2= 31	
T1	2A1A06P09B-03 1A4A06J12R-03 1B0A2-C0	2= 31	
U0	2A1A06J20D-10		
U1	2A1A06J20E-01		
W0	2A1A06P09B-10 1A4A06J12R-10 1B0A1-C1	2= 33	
W1	2A1A06P09B-09 1A4A06J12R-09 1B0A1-C0	2= 33	
X0	2A1A06J21F-06 1A4A06P04F-06 1C0A2-S3	2= 53	
X1	2A1A06J21F-05 1A4A06P04F-05 1C0A2-S2	2= 53	































CONTROL DATA DEVELOPMENT DIVISION	TCS TO DTL CONVERSION FOR CONSOLE DISPLAYS PART 4	PRODUCT
	LOC:2B2B4 PART NO.185392 SER:003	SIZE DRAWING NO. C 60181000 REV. A
		SHEET PAGE 5-85

165

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1A06J22F-06			CHAN 7 WRITE INDICATOR, CONSOLE
A3	2A1A06J22B-02			CHANNEL 5 INTERRUPT INDICATOR
B0	2A1A06J22F-08			CHANNEL 1 REJECT INDICATOR
B1	2A1A06J22F-07			CHANNEL 0 REJECT INDICATOR
B2	2A1A06J22R-03			CHANNEL 6 INTERRUPT INDICATOR
B3	2A1A06J22B-04			CHANNEL 7 INTERRUPT INDICATOR
C0	2B0A2-R1	6-87		CHL 1 REJECT LIGHT DRIVER
C1	2B0A2-R0	6-87		
C2	2B0B2-B3	6-95		CHL 5 INTERRUPT LIGHT DRIVER
C3	2B0B2-B2	6-95		
D0	2B0A3-R1	6-85		CHAN 0 REJECT INDICATOR DRIVER
D1	2B0A3-R0	6-85		
D2	2B0B1-B3	6-97		NOT CHL 6 INT LIGHT DRIVER
D3	2B0B1-B2	6-97		CHL 7 WRITE LIGHT DRIVER
E0	2B0B0-L1	6-99		
E1	2B0B0-L0	6-99		NOT CHAN 7 INT LIGHT DRIVER
E2	2B0B0-B2	6-99		
E3	2B0B0-B3	6-99		
F0	2A1A06J22A-02			CHANNEL 3 REJECT INDICATOR
F1	2A1A06J22A-01			CHANNEL 2 REJECT INDICATOR
F2	2A1A06J22B-05			CHANNEL 0 PAR, ERR, INDICATOR
F3	2A1A06J22B-06			CHANNEL 1 PAR, ERR, INDICATOR
G1	2A1A06J22A-03			CHANNEL 4 REJECT INDICATOR
G3	2A1A06J22B-07			CHANNEL 2 PAR, ERR, INDICATOR
H0	2B0B3-R1	6-93		CHL 4 REJECT LIGHT DRIVER
H1	2B0B3-R0	6-93		
H2	2B0A3-B0	6-85		CHAN 0 PARITY ERROR LIGHT
H3	2B0A3-B1	6-85		
I0	2B0A0-R1	6-91		CHL 3 REJECT LIGHT DRIVER
I1	2B0A0-R0	6-91		
I2	2B0A2-B0	6-87		CHAN 1 PARITY ERR, LY DRIVER
I3	2B0A2-B1	6-87		CHL 2 REJECT LIGHT DRIVER
J0	2B0A1-R0	6-89		
J1	2B0A1-R1	6-89		CHAN 2 PARITY ERR, LY DRIVER
J2	2B0A1-B1	6-89		
J3	2B0A1-B0	6-89		
K0	2A1A06J22A-05			CHANNEL 6 REJECT INDICATOR
K1	2A1A06J22A-06			CHANNEL 7 REJECT INDICATOR
K2	2A1A06J22B-08			CHANNEL 3 PAR, ERR, INDICATOR
K3	2A1A06J22B-09			CHANNEL 4 PAR, ERR, INDICATOR
L0	2A1A06J22A-04			CHANNEL 5 REJECT INDICATOR
L3	2A1A06J22B-10			CHANNEL 5 PAR, ERR, INDICATOR
M0	2B0B0-R1	6-99		CHL 7 REJECT LIGHT DRIVER
M1	2B0B0-R0	6-99		
M2	2B0A0-B0	6-91		CHAN 3 PARITY ERR, LY DRIVER
M3	2B0A0-B1	6-91		
N0	2B0B1-R1	6-97		CHL 6 REJECT LIGHT DRIVER
N1	2B0B1-R0	6-97		
N2	2B0B3-B0	6-93		CHAN 4 PARITY ERR, LY DRIVER
N3	2B0B3-B1	6-93		CHL 5 REJECT LIGHT DRIVER
O0	2B0B2-R0	6-95		
O1	2B0B2-R1	6-95		CHL 5 PARITY ERROR LIGHT DRIVE
O2	2B0B2-B1	6-95		
O3	2B0B2-B0	6-95		
P0	2A1A06J22A-08			CHANNEL 1 INTERRUPT INDICATOR
P1	2A1A06J22A-09			CHANNEL 2 INTERRUPT INDICATOR
P2	2A1A06J22C-01			CHANNEL 6 PAR, ERR, INDICATOR
P3	2A1A06J22C-02			CHANNEL 7 PAR, ERR, INDICATOR
Q0	2A1A06J22A-07			CHANNEL 0 INTERRUPT INDICATOR
R0	2B0A1-B3	6-89		NOT CHAN 2 INT LIGHT DRIVER
R1	2B0A1-B2	6-89		
R2	2B0B1-B0	6-97		CHAN 6 PARITY ERR, LY DRIVER
R3	2B0B1-B1	6-97		
S0	2B0A2-B3	6-87		NOT CHAN 1 INT LIGHT DRIVER
S1	2B0A2-B2	6-87		
S2	2B0B0-B0	6-99		CHAN 7 PARITY ERR, LY DRIVER
S3	2B0B0-B1	6-99		
T0	2B0A3-B3	6-85		NOT CHAN 0 INT LIGHT DRIVER
T1	2B0A3-B2	6-85		CHANNEL 3 INTERRUPT INDICATOR
U0	2A1A06J22A-10			CHANNEL 4 INTERRUPT INDICATOR
U1	2A1A06J22B-01			
W0	2B0B3-B3	6-93		NOT CHL 4 INT LIGHT DRIVER
W1	2B0B3-B2	6-93		
X0	2B0A0-B3	6-91		CHL 3 INTERRUPT LIGHT DRIVER
X1	2B0A0-B2	6-91		

PAGE 5-87



CONTROL DATA		TCS TO DTL CONVERSION FOR CONSOLE DISPLAYS PART 5		PRODUCT	
DEVELOPMENT DIVISION		LOC: 2B2B3 PART NO. 185392		SER: 004	
DRAWING NO. C 60181000		REV. A		PAGE 5-87	

167

168

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1A06J22C-08			MONITOR STATE INDICATOR
A3	2A1A06J22E-02			CHAN 1 READ INDICATOR, CONSOLE
B0	2A1A06J22C-10			INTERRUPT ENABLED INDICATOR
B1	2A1A06J22C-09			PROGRAM STATE INDICATOR
B2	2A1A06J22E-03			CHAN 2 READ INDICATOR, CONSOLE
B3	2A1A06J22E-04			CHAN 3 READ INDICATOR, CONSOLE
C0	2A1A06P06C-08 1A4A06J18C-08 1C0A4-F3	2- 41		INTERRUPT ENABLED FF
C1	2A1A06P06C-07 1A4A06J18C-07 1C0A4-F2	2- 41		
C2	2B0A2-W0	6- 87		
C3	2B0A2-W1	6- 87		CHL 1 READ LIGHT DRIVER
D0	2A1A06P06D-04 1A4A06J18D-04 1C0A0-S0	2- 37		
D1	2A1A06P06D-03 1A4A06J18D-03 1C0A0-S1	2- 37		PROGRAM STATE

D2 2B0A1-H0 6- 89  
D3 2B0A1-H1 6- 89  
E0 2A1A06P09D-09  
1A4A06J12D-09  
1C0A0-T1 2- 37  
E1 2A1A06P09D-10  
1A4A06J12D-10  
1C0A0-T0 2- 37  
E2 2B0A0-H1 6- 91  
E3 2B0A0-H0 6- 91  
F0 2A1A06J22D-02  
F1 2A1A06J22D-01  
F2 2A1A06J22E-05  
F3 2A1A06J22E-06  
G1 2A1A06J22D-03  
G3 2A1A06J22E-07  
H0 2A1A06P09B-02  
1A4A06J12R-02  
1B0B5-M1 2- 5  
H1 2A1A06P09B-01  
1A4A06J12R-01  
1B0B5-M0 2- 5  
H2 2B0B3-H0 6- 93  
H3 2B0B3-H1 6- 93  
I0 2A1A06P09A-10  
1A4A06J12A-10  
1B0B5-V0 2- 5  
I1 2A1A06P09A-09  
1A4A06J12A-09  
1B0B5-V1 2- 5  
I2 2B0B2-H0 6- 95  
I3 2B0B2-H1 6- 95  
J0 2A1A06P09A-07  
1A4A06J12A-07  
1B0B5-N1 2- 5  
J1 2A1A06P09A-08  
1A4A06J12A-08  
1B0B5-N0 2- 5  
J2 2B0B1-H1 6- 97  
J3 2B0B1-H0 6- 97  
K0 2A1A06J22D-05  
K1 2A1A06J22D-06  
K2 2A1A06J22E-08  
K3 2A1A06J22E-09  
L0 2A1A06J22D-04  
L3 2A1A06J22E-10  
M0 2B0A7-F2 6-117  
M1 2B0A7-F3 6-117  
M2 2B0B0-H0 6- 99  
M3 2B0B0-H1 6- 99  
N0 2B0A7-C2 6-117  
N1 2B0A7-C3 6-117  
N2 2B0A3-L0 6- 85  
N3 2B0A3-L1 6- 85  
O0 2A1A06P06D-01  
1A4A06J18D-01  
1C0A0-G0 2- 37  
O1 2A1A06P06D-02  
1A4A06J18D-02  
1C0A0-G1 2- 37  
O2 2B0A2-L1 6- 87  
O3 2B0A2-L0 6- 87  
P0 2A1A06J22D-08  
P1 2A1A06J22D-09  
P2 2A1A06J22F-01  
P3 2A1A06J22F-02  
Q0 2A1A06J22D-07  
Q3 2A1A06J22F-03  
R0 2B0B4-J3 6-105  
R1 2B0B4-J2 6-105  
R2 2B0A1-L0 6- 89  
R3 2B0A1-L1 6- 89  
S0 2B0A7-C1 6-117  
S1 2B0A7-C0 6-117  
S2 2B0A0-L0 6- 91  
S3 2B0A0-L1 6- 91  
T0 2B0A7-D0 6-117  
T1 2B0A7-D1 6-117  
T2 2B0B3-L0 6- 93  
T3 2B0B3-L1 6- 93  
U0 2A1A06J22D-10  
U1 2A1A06J22E-01  
U2 2A1A06J22F-05  
U3 2A1A06J22F-04  
W0 2B0A3-H0 6- 85  
W1 2B0A3-H1 6- 85  
W2 2B0B2-L0 6- 95  
W3 2B0B2-L1 6- 95  
X0 2A1A06J21D-08  
1A4A06P04D-08  
1C0B3-00 2- 49  
X1 2A1A06J21D-07  
1A4A06P04D-07  
1C0B3-01 2- 49  
X2 2B0B1-L0 6- 97  
X3 2B0B1-L1 6- 97

CHL 2 READ LIGHT DRIVER  
MONITOR STATE

CHL 3 READ LIGHT DRIVER

RADR CYCLE INDICATOR  
RNI CYCLE INDICATOR  
CHAN 4 READ INDICATOR, CONSOLE  
CHAN 5 READ INDICATOR, CONSOLE  
ROP CYCLE INDICATOR  
CHAN 6 READ INDICATOR, CONSOLE

NOT(ROP1 OR ROP2 CYCLE)

CHL 4 READ LIGHT DRIVER

NOT (RAD CYCLE FF)

CHL 5 READ LIGHT DRIVER  
RNI CYCLE LIGHT

CHL 6 READ LIGHT DRIVER

ARITHMETIC OVERFLOW INDICATOR  
DIVIDE FAULTY INDICATOR  
CHAN 7 READ INDICATOR, CONSOLE  
CHANNEL 0 WRITE INDICATOR  
STOR CYCLE INDICATOR  
CHAN 1 WRITE INDICATOR, CONSOLE

DIVIDE FAULTY INDICATOR DRIVER

CHL 7 READ LIGHT DRIVER

ARITH OVFL INDICATOR

CHAN 0 WRITE INDICATOR DRIVER  
STOR CYCLE TO INDICATOR

CHL 1 WRITE LIGHT DRIVER

BCD FAULTY INDICATOR  
ILLEGAL WRITE INDICATOR  
CHAN 2 WRITE INDICATOR, CONSOLE  
CHAN 3 WRITE INDICATOR, CONSOLE  
EXPONENT OVERFLOW INDICATOR  
CHAN 4 WRITE INDICATOR, CONSOLE

NOT ILLEGAL WRITE TO LIGHT DR

CHL 2 WRITE LIGHT DRIVER

BDP FAULTY INDICATOR

CHL 3 WRITE LIGHT DRIVER

EXPONENT OVERFLOW IND DRIVER





























CHL 4 WRITE LIGHT DRIVER  
STORAGE PARITY ERROR INDICATOR  
CHAN 0 READ INDICATOR, CONSOLE  
CHAN 6 WRITE INDICATOR, CONSOLE  
CHAN 5 WRITE INDICATOR, CONSOLE

CHAN 0 READ INDICATOR DRIVER

CHL 5 WRITE LIGHT DRIVER

MEMORY ERROR FF

CHL 6 WRITE LIGHT DRIVER



189







DATE	DESCRIPTION	AMOUNT	BALANCE
1968-01-01	...	...	...
1968-01-02	...	...	...
1968-01-03	...	...	...
1968-01-04	...	...	...
1968-01-05	...	...	...
1968-01-06	...	...	...
1968-01-07	...	...	...
1968-01-08	...	...	...
1968-01-09	...	...	...
1968-01-10	...	...	...
1968-01-11	...	...	...
1968-01-12	...	...	...
1968-01-13	...	...	...
1968-01-14	...	...	...
1968-01-15	...	...	...
1968-01-16	...	...	...
1968-01-17	...	...	...
1968-01-18	...	...	...
1968-01-19	...	...	...
1968-01-20	...	...	...
1968-01-21	...	...	...
1968-01-22	...	...	...
1968-01-23	...	...	...
1968-01-24	...	...	...
1968-01-25	...	...	...
1968-01-26	...	...	...
1968-01-27	...	...	...
1968-01-28	...	...	...
1968-01-29	...	...	...
1968-01-30	...	...	...
1968-01-31	...	...	...


041

...





Channel Coupler  
Page 6-107



BLOCK CONTROL PRIORITY 1 AND 4

TYPEWRITER 0 REGISTER (6 BITS)

SEARCH BUFFER REGISTER (6 BITS)

DATA BUS REGISTER D4 (24 BITS)

BLOCK CONTROL PRIORITY 2 AND 3

STATUS SELECT AND FAN-IN

INTERNAL FAULT FAN-IN

INTERRUPT FAN-IN (EVEN)

INTERRUPT FAN-IN (ODD)

S0 REGISTER (6 BITS)


REGISTER FILE (64 X 28)

Z0 REGISTER



- NOTES:
- ① BUFFER BETWEEN D<sup>4</sup> AND DTL LOGIC IN TYPEWRITER.
  - ② ±1, ±2, AND ±4.
  - ③ 3507-SINGLE BYTE BFR; MAX BYTE SIZE OF 24 BITS PLUS TWO PARITY BITS; INTERFACE TO PERIPHERALS AND 3504 IS 26 BITS.  
3506-TWO BYTE BFR; BYTE SIZE OF 12 BITS PLUS ONE PARITY BIT PER BYTE; INTERFACE IS 13 BITS TO PERIPHERALS AND 26 BITS TO THE 3504.

KEY:  
 — DATA  
 - - - CONTROL  
 (6) NUMBER OF BITS

<b>CONTROL DATA</b>		<b>TITLE</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		BLOCK DIAGRAM BLOCK CONTROL DATA AND CONTROL		C 60181000	
				REV. A	
				PAGE 6-i	



<b>CONTROL DATA CORPORATION</b>		<b>TITLE BLOCK DIAGRAM I/O CHANNELS AND REG FILE PART I</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		SIZE	DRAWING NO.	REV.	
			D 60181000		
		SHEET	PAGE		
			11		



<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		BLOCK DIAGRAM		BLOCK CONTROL	
DEVELOPMENT DIVISION		BLOCK CONTROL		INTERRUPT PRIORITY	
		PART 2			
SIZE	DRAWING NO.	REV.			
D	60181000	L			
SHEET	PAGE				
	6-111				

175



**Test BUSY**  
Gain Prog. Cont.  
Priority

Set/Clear PRGCON FF (6-25)  
Set SBUSY  
Set BUS LINK FF

Set. Chan. Enable  
Set MCS Read FF. Enables  
D0 Inputs to D4.

Input (D0) into D4  
This is the CON +  
SEL code.  
Set Chan. BUSY  
Lockout.


Bring Up DCENAB  
Set BUS to O FF  
Send Clr O to Chan.  
Clear MCS Read, Bus  
LINK FF and Chan. Enable.

(I/O With Storage)  
PFDRBC

(IOWA) + (CON + SEL)  
DCENAB

Set. CONT EN FF to generate  
CORFEO after 250ns. \*(See


Inset) Set BUSOEO  
and send (D4) to the  
O Reg. From T266  
through 268



SBUSY Could Come Up  
Again If A BFRSTT  
Cycle Starts.

Another PROG  
CONT Cycle Will  
Not Be Able To  
Start Until After  
BCRPY1\* (See  
Inset)

\* Inset



Resets the  
B/C Priority  
Scanner

Allows the Scanner to  
Resolve Priority for the  
Next Cycle.

D4BUSY Will Prevent  
the Next Cycle From  
Going Beyond T157 If  
It Is A BFRSTT Except  
CLK, or T153 If It Is A  
PROG. CONT. Cycle.


DBUSY Will Allow A PROG.  
CONT Cycle to Start or A BFRSTT  
Cycle to Go Beyond T153

SBUSY Will Allow A BFRSTT to Start the  
Timing Chain.

SBUSY Prevents Another Cycle  
From Starting Down the T. C.  
PROG. CONT. FF Could Extend  
DBUSY if the Previous Cycle  
Was A BFRST Cycle.  
SADBSY Will Prevent A Master  
Clear During This Cycle.

DBUSY Will Prevent Any  
Other Cycle Except CLK  
From Going Past T153

MISC. CONT. TIMING  
For  
CON + SEL INSTRUCTION  
(For Training Only)



Set Early PF Reserve Gain BFRSTT Priority (Request Generated in the Channel)

Put Address 0X in S Reg.  
Read 0X and Put Address on BUS.  
Set SBUSY and I/O Cont. FF.  
Incr/Decr (0X)  
Set PF Reserve FF


Incr/Decr (0X) to Z.  
Set PF Request FF  
Set Chan. Enable and Resume, Set Char. Desig. FF's  
Wait for PFARBC.

Set S03 and Read (1X)  
Compare (1X) to (Z)  
Set Strip/Duplicate  
Write (Z) into (0X)  
Clear PF Request FF

Input to D4 from Storage or D0 Reg. if IOWA.  
Test Operation Complete.  
Send Clear O Reg. to Chan.  
Set MCS Read FF

(I/O With Storage) PFDRBC  
(I/O With A) DCENAB

Set BUSOEO and Transfer Data from D4 to Chan. O Reg. from T266 through T268.  
Clear MCS Read FF



MISC. CONT. TIMING For Buffer Output (For Training Only)

SBUSY Prevents Another Cycle From Starting Down the Timing Chain.

SADBSY Will Prevent A Master Clear During This Cycle.

Resets the B/C Priority Scanner

DBUSY Will Prevent Any Other Cycle Except CLK From Going Beyond T153

SBUSY Will Allow A BFRSTT to Start the Timing Chain.

D4BUSY Will Prevent the Next Cycle from going Beyond T157 if it is A BFRSTT Cycle, Except For CLK, or T153 if it is A PROG. CONT. Cycle.

DBUSY Will Allow A PROG. CONT. Cycle to Start or A BFRSTT Cycle to Continue Past T153.

If This Cycle is followed by a PROG. CONT. Cycle DBUSY Will Come Up Again to Ensure That the PROG. CONT. Cycle Does Not Get Past T153.

Allows the Scanner to Resolve Priority for the Next Cycle

Set Early PF Reserve  
Gain BFRSTT Priority  
(Request generated  
in the channel)

Put Addr. 0X in S Reg.  
Read 0X and Put Addr. on BUS  
Set SBUSY and Control Logic  
Incr/Decr. (0X)  
Set PF Reserve FF


Incr/Decr (0X) into Z.  
Set PF Request FF  
Set Chan. Enable and  
Resume  
Set Char. Desig. FF

Set S03 and Read (1X)  
Compare (1X) to (Z).  
Set Strip/Duplicate  
Set MCS Write FF  
Write (Z) Int 0X

Input to D4 from Chan. and Gate the  
Data to D0 or Storage Via Reloc.  
Section.  
Send Clear O Reg. to Chan. (I/O With A)  
Set PW FFs., Test Op. Compl. DCENAB

(I/O With Storage)

Clear Data Bus Required FF  
Clear MCS Write



SBUSY Prevents Another  
Cycle From Starting Down  
the Timing Chain  
SADBSY Will Prevent A  
Master Clear During This  
Cycle.

Resets the B/C  
Priority Scanner

Allows the Scanner  
to Resolve Priority  
for the Next Cycle.

DBUSY Will Prevent Any  
Other Cycle Except CLK  
from Going Beyond T153

SBUSY Will Allow A BFRSTT  
to Start the Timing Chain.

D4BUSY Will Prevent  
the Next Cycle from  
Going Beyond T157  
if it is A BFRSTT Cycle,  
Except For CLK, or T153  
if it is A PROG. CONT.  
Cycle.

If This Cycle is  
Followed by A PROG.  
CONT. Cycle, DBUSY  
Will Come Up Again to  
Insure the Prog. Cycle  
Does Not Get Past T153.  
DBUSY Will Allow A  
PROG. CONT. Cycle to  
Start or A BFRSTT  
Cycle to Continue Past  
T153.

MISC. CONT. TIMING  
For  
Buffer Input  
(For Training Only)

DBDRA  
 DVDDRA  
 DVOC COMI LL  
 DV BDBA LL  
 DVLY BDB BDB LL  
 COMI BDBA LL  
 BDBOVI LL  
 BDBRA LL



*Reg File & cycle control Time*  
 Page 6-41

*Data Xfer*  
 Page 6-183

*Special Data Xfer from*  
*M from D4*  
 Page 6-3

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100

((DBDRA)) 1000000 - 1000000  
 1000000

((BDBA))  
 1000000

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100


OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100

OPR 0 IPRONTY 4' OPR' 1339 94 5 10  
 ((BDBELL)) 10 1000000 100



IN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1B6-I3	6-15		NOT (I/O WITH A XLTN)
A3	2B1B6-P3	6-15	2B1A7-RA	NOT(MCS WRITE) TO FAN OUT
B0	2B1A8-H2	6-17	2B1A8-RX	MAINT MODE REG BIT 09
B1	2A1A6-H3	6-13		I/O WITH A XLTN
B2	2A1B4-M2	6-57		NOT EN SET OF PARTIAL WRITES
B3	2A1B4-M3	6-57		
C0	2B2B6-X0	5-81		NOT TW REPEAT LIGHT DRIVER
C1	2B2B6-X1	5-81		
C2	2A2A5-N1	5-3		NOT RC MCS WRITE TO PF
C3	2A2A5-N0	5-3		NOT(EXT CLR + MASTER CLR REQ)
D0	2B1B1-H0	6-9	2B1B1-AP	T159 TO Z PANEL = TEST COMPARE
D2	2A1B4-F0	6-57		
D3	2A1B4-F1	6-57		
E0	2A1A06P06B-02			
E1	1A4A06J18B-02			
E2	1C0B3-T2	2-49		NOT (MASTER CLR + EXTERNAL CLR)
E3	2A1A9-G3	6-23	2B1A7-RE	
F0	2A1B4-H1	6-57		
F1	2A1B4-H0	6-57		I/O WITH A XLTN
F2	2A1A2-L0	6-67		
F3	2A1A2-L1	6-67		
G0	2B0A6-P1	6-121		DIGIT DRIVE 27 TO RF 00-37
G1	2B0A6-P0	6-121		NOT TW REPEAT TO STATUS FI
G2	2A1B8-V3	6-53		INPUT TO Z REG BIT 1A
G3	2A1B8-V2	6-53		
H0	2A1A06P06A-05			NOT BIT 09 OF MAINT. REGISTER
H1	1A4A06J18A-05			
H2	1C1B7-S0	3-15		
H3	2B1A6-C3	6-13		T159 TO ACT; AND SEARCH FFS
I0	2B1A8-Q3	6-17	2B1A7-AF	NOT(CHL WRITE XLTN)
I1	2B1B9-R2	6-27	2B1A7-AE	T157 = INPUT TO T158 DELAY
I3	2B1B1-K1	6-9	2B1B1-AM	TWR REPEAT XLTN TO FAN OUT
J0	2B1B7-Q2	6-3		NOT(INT CLR + MASTER CLR REQ)
J1	2B1B7-Q3	6-3		
J2	2A1B6-H2	6-43		NORMAL TIMING SELECT
J3	2A1B6-H3	6-43		T160 TO Z PANEL = CLR RF WRITE
K0	2B1B7-X3	6-3		NOT FAST TIMING SELECT
K1	2B1B7-X2	6-3		
K3	2B1B6-V1	6-15		T159 TO BC REPLY TO MAIN
L0	2A1B4-N3	6-57		CONTROL XLTN
L1	2A1B4-N2	6-57		T158 TO Z PANEL = CLR/SET
L2	2A1A06P06B-04			PARTIAL WRITE
L3	1C0B3-S2	2-49		NOT (MASTER CLR + INTERNAL CLR)
M1	2B1B6-L1	6-15		T158 TO INPUT TO D4 XLTN
M2	2A1B4-V1	6-57		I/O WRITE XLTN
M3	2A1B4-V0	6-57		
N0	2B1A8-H1	6-17	2B1A8-A0	NOT(T158) CLR CHL RESUME
N1	2B1A8-H2	6-17	2B1A7-AG	TIMING CHAIN ENABLE 4
N2	2B1B8-O1	6-11		T160 = SET TWR DATA EN
N3	2B1A6-D3	6-13		T158 CLR/SET D4 CONT = S/M
O2	2A0A4-V0	6-157		CONTROL
O3	2A0A4-V1	6-157		TEST OPR COMPL/PE TO CHAN 0-3
P1	2B1A8-C2	6-17	2B1A8-RC	T161 TO READ MCS XLTN
P2	2C0B4-V1	6-193		
P3	2C0B4-V0	6-193		TEST OPR COMPL/PE TO CHAN 4-7
Q0	2B1B6-P2	6-15		T161 TEST MAINT MODE RF ERROR
Q1	2B1B7-F1	6-3	2B1A7-AR	NOT(T166) = CLEAR T165
Q2	2B1A8-I3	6-17	2B1A8-RN	T160 = SET DATA TIMING BUSY
Q3	2B1A9-C2	6-23	2B1A7-BQ	NOT(LOCK CHAN TEST SIGNAL)
R2	2B1B6-V0	6-15		T162 TO BC REPLY TO MAIN
R3	2B1B1-P3	6-9		CONTROL XLTN
S0	2A1B6-L3	6-43		T160 = SET CONN + FCW DATA EN
S1	2A1B6-L2	6-43		
T0	2B1A8-A0	6-17	2B1A8-AB	T161 TO Z PANEL = CLR S BUSY
T1	2B1B7-A3	6-3		NOT(T164) TO CLR 0 REG XLTN
T2	2B1B6-O3	6-15		T164 TO START DATA TIMING XLTN
T3	2B1A8-D1	6-17		NOT(T160) = CLR/SET MISC CONTS,
U3	2B1B8-R0	6-11		NOT(T163) TO CLR 0 REG XLTN
V2	2B1A6-R3	6-13		NOT(T163) TO CLR TWR LOCKOUT
W0	2B1B6-G0	6-15		NOT (T162) = CLR D TO Z/BLINK
W3	2B1A8-G2	6-17	2B1A8-RH	T164 TO CLR PRG R00 XLTN
X2	2B1B7-G3	6-3		NOT(T165) TO CLR CONTROL BUSY
X3	2B1B7-G2	6-3		
				T165 TO T166 DELAY AND XLTNS



CONTROL DATA DEVELOPMENT DIVISION	TIMING CHAIN T158 - T165	PRODUCT
	LOC: 2B1A7 PART NO. 184854	SIZE: 60181000
SER. 001	REV. A	DRAWING NO. 60181000
	PAGE 6-1	


185

Pg 5-5

Pg 6-15

Pg 6-1


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1B5-P0	6- 21		NOT(CLR CHL ENABLES 4-7)
A3	2B1A7-T1	6- 1		T164 TO START DATA TIMING XLTN
B2	2B1B6-S3	6- 15	2B1B7-PA	DATA TIMING CHAIN ENABLE FOR CONN + FUNC + INA + OTA
C0	2B1A5-P0	6- 19		NOT(CLR CHL ENABLES 6-3)
C3	2B1B6-Q0	6- 15		T154 TO INPUT TO D4 XLTN
D0	2B0B6-P2	6-115		
D1	2B0B6-P3	6-115		
D3	2B1A8-A3	6- 17	2B1A8-RO	INTERRUPTS ENABLED
E0	2B2B8-G1	5- 77		NOT(DELAYED DATA REPLY)
E1	2B2B8-G0	5- 77		ENABLE MCS PE CODE TO PF
E2	2A1B7-P2	6- 41		
E3	2A1B7-P3	6- 41		
F0	2B1A8-V1	6- 17	2B1B7-AH	T154
F1	2B1A7-Q1	6- 1	2B1A7-AR	NOT(POWER FAILURE INTERRUPT)
F2	2A2A7-T1	5- 5		NOT(T166) - CLEAR T185
F3	2A2A7-T0	5- 5		DATA REPLY TO BLOCK CONTROL
G0	2A1A06P03E-01			NOT(FN PAR ERR CODE + M CLR)
G1	1A4A06J20E-01			
G2	1C0A1-D3	2- 43		
G3	2A1A06P03E-02			
H0	1A4A06J20E-02			
H1	1C0A1-D2	2- 43		
H2	2B1A7-X3	6- 1		T165 TO T166 DELAY AND XLTNS
H3	2B1A7-X2	6- 1		
H4	2A1A06P03E-05			INTERRUPT ENABLED FF
H5	1A4A06J20E-05			
H6	1C0A4-C3	2- 41		
H7	2A1A06P03E-06			
H8	1A4A06J20E-06			
H9	1C0A4-C2	2- 41		
H10	2B1B8-M0	6- 11		T265 = TO TWR BFR CONTROLS
H11	2B1A6-M3	6- 13		NOT (T155) = TO S/M BFR CONT
H12	2B1B1-Q3	6- 9		T265 = SET CONTROL ENABLE F/F
H13	2B1B8-W0	6- 11		T155 = TO CLOCK/TW/PROG CONT
H14	2B1A6-L3	6- 13		T266 = TEST SEARCH COMPL, XLTN
H15	2B1A8-E1	6- 17	2B1A8-AD	NOT(T266) = TO BUS TO 0 XLTNS
H16	2B1A0-Q1	6- 5	2B1B7-AL	NOT(CHL 0-3 BC REQUEST)
H17	2B1B6-J1	6- 15		T266 = TO CLR BLINK XLTN
H18	2B1B1-P2	6- 9		NOT (T266) = CLR CONN + FCN DATA ENABLE
L0	2B1B0-Q1	6- 7	2B1B7-AH	NOT(CHL 4-7 BC REQUEST)
L1	2B1A8-O1	6- 17	2B1A8-AQ	NOT(EARLY PF RESERVE)
L2	2B1A8-Q1	6- 17	2B1A8-AT	NOT(T267) = TO BUS TO 0 XLTNS
L3	2A1B7-S2	6- 41		T155
L4	2A1B7-S3	6- 41		
L5	2B1A8-G1	6- 17	2B1B7-AS	PAGE FILE RESERVED BY RC
L6	2B1B6-L3	6- 15		NOT(T267) = CLEAR MISC CONTROL
L7	2B1B5-M0	6- 21		NOT(CLR BUS TO 0 REG EN 4-7)
L8	2B1A6-B3	6- 13		NOT(T267) = CLR SEARCH DATA
L9	2B1A8-Q0	6- 17	2B1A8-AU	T268 = TO BUS TO 0 XLTNS
L10	2B1A8-I2	6- 17	2B1A8-RH	NOT(T268) = CLR D4 TIMING BUSY
L11	2B1A7-J0	6- 1		
L12	2B1A7-J1	6- 1		
L13	2B1A5-M0	6- 19		NORMAL TIMING SELECT
L14	2B1B1-G0	6- 9	2B1B7-AX	NOT(CLR BUS TO 0 REG EN 0-3)
L15	2A1B7-D2	6- 41		T151
L16	2A1B7-D3	6- 41		
L17	2A1B7-J1	6- 41		
L18	2A1B7-J0	6- 41		
L19	2B1A8-M0	6- 17	2B1A8-AR	NOT(T156) = CLR PF RESERVE F/F
L20	2B1A6-X3	6- 13		T156 = CLR/SET D4 STRIP CONT.
L21	2B1B8-P0	6- 11		NOT(T268) = CLR TWR DATA ENABLE
L22	2B1B6-J0	6- 15		T156 = TO INPUT TO D4 XLTN
L23	2A1B7-K0	6- 41		FAST TIMING SELECT TO Z PANEL
L24	2A1B7-K1	6- 41		
L25	2A1A06P03E-03			NORMAL INT XLTN TO MN CONT
L26	1A4A06J20E-03			
L27	1C0A1-S0	2- 43		
L28	2A1A06P03E-04			
L29	1A4A06J20E-04			
L30	1C0A1-S1	2- 43		
L31	2A2A04J03W-03			
L32	2B0A8-E2	6-109		NOT(BC SLOW TIMING SELECTED)
L33	2B0A8-E3	6-109		(NORMAL INTERRUPTS)(NOT ARITH)
L34	2A2A04J03G-03			
L35	2A1B7-V0	6- 41		NOT(BC FAST TIMING SELECTED)
L36	2A1B7-V1	6- 41		T156
L37	2B1A7-K1	6- 1		
L38	2B1A7-K0	6- 1		NOT FAST TIMING SELECT



<b>CONTROL DATA</b>		<b>TIMING CHAIN</b>		<b>PRODUCT</b>	
		<b>T166 AND T265-T268</b>			
<b>DEVELOPMENT DIVISION</b>		LOC: 2B1B7 PART NO. 185391		SER.000	
SIZE DRAWING NO. <b>C 60181000</b>		REV. <b>A</b>		SHEET <b>6-3</b>	

187

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B1B3-W3	6-31		SUM OF 12/13/18/19= ODD TOTAL
B0	2B1A2-T1	6-39		REG. FILE TO D4 REG. - BIT 17
B1	2B1A2-T1	6-39		SUM OF 14/15/20/21= ODD TOTAL
B2	2B1A4-W3	6-35		SUM OF 16/17/22/23= EVEN TOTAL
B3	2B1A2-S3	6-39		NOT (CHAN 2 INITIAL RC PRIO)
C0	2B1A1-C2	6-25		NOT (CHAN 2 INITIAL RC PRIO)
C1	2B1A1-R0	6-25		SEARCH EQUALITY
C2	2A7B1-D0	6-151		NOT UPPER PARITY BIT TO CHAN 2
C3	2A7B1-D1	6-151		NOT (CHAN 0 INITIAL RC PRIO)
D0	2B1A1-A3	6-25		NOT (CHAN 1 INITIAL RC PRIO)
D1	2B1A1-D2	6-25		NOT (CHAN 1 INITIAL RC PRIO)
D2	2A7B0-D0	6-155		NOT UPPER PARITY BIT TO CHAN 3
D3	2A7B0-D1	6-155		NOT (CHAN 3 INITIAL RC PRIO)
E0	2B1A1-C3	6-25		UPPER PARITY BIT TO CHANNEL 1
E2	2A7B0-D0	6-147		RF SENSE AMP BIT 17 TO D4 REG
E3	2A7B0-D1	6-147		
F0	2A1B8-K1	6-53		
F1	2A1B8-K2	6-53		
F2	2A7B9-D0	6-143		
F3	2A7B9-D1	6-143		
G0	2B1A0-T0	6-5	2B1A0-BY	UPPER PARITY BIT TO CHANNEL 0 (CHL 0-3 BC REQ) (NOT RESCAN)
G2	2B1A2-W3	6-39		SUM OF 16/17/22/23= ODD TOTAL
G3	2B1B3-S3	6-31		SUM OF 12/13/18/19= EVEN TOTAL
H0	2A7A3-Q0	6-137		CHL 2 BLOCK CONTROL REQUEST
H1	2A7A3-Q1	6-137		
H2	2C7A1-D0	6-187		NOT UPPER PARITY BIT TO CHL 6
H3	2C7A1-D1	6-187		
I0	2A7A7-Q0	6-133		CHL 0 BLOCK CONTROL REQUEST
I1	2A7A7-Q1	6-133		
I2	2C7A0-D0	6-191		NOT UP. PAR. BIT TO CHAN 7
I3	2C7A0-D1	6-191		CHL 1 BLOCK CONTROL REQUEST
J0	2A7A6-Q1	6-135		
J1	2A7A6-Q0	6-135		
J2	2C7A8-D0	6-183		UPPER PARITY BIT TO CHANNEL 5
J3	2C7A8-D1	6-183		CHL 3 BLOCK CONTROL REQUEST
K0	2A7A2-Q1	6-139		
K1	2A7A2-Q0	6-139		
K2	2C7A9-D0	6-179		UPPER PARITY BIT TO CHANNEL 4
K3	2C7A9-D1	6-179		TWR FINISH XLTN TO FAN OUT
L0	2B1B9-Q2	6-27		NOT (CHL 0-3 BC PRIORITY XLTN)
L1	2B1A1-U1	6-25		SUM OF 14/15/20/21= EVEN TOTAL
L2	2B1A4-S3	6-35		NOT (CHL 3 BC PRIORITY XLTN)
L3	2B1A5-X3	6-19	2B1A5-BZ	
M0	2B2B6-R0	5-81		
M1	2B2B6-R1	5-81		
M2	2B1A5-W3	6-19	2B1A5-BX	NOT TYPEWRITER FINISH LIGHT DR
M3	2B1B1-S2	6-7		NOT (CHL 1 BC PRIORITY XLTN)
N0	2B1B8-Q3	6-11		CHAN 0-3 24-BIT MODE PRIORITY
N1	2B1A1-W1	6-5		TRANSLATION
N2	2B1A5-V2	6-19	2B1A5-BW	NOT (SPECIAL SCAN BC PRIO 4)
N3	2B1A5-V3	6-19	2B1A5-BY	CHL 0-3 FINAL BC PRIORITY
O0	2B7A5-P0	6-123		NOT (CHL 0 BC PRIORITY XLTN)
O1	2B7A5-P1	6-123		NOT (CHL 2 BC PRIORITY XLTN)
O2	2A4A15J016-Q2			NOT TW FINISH STATUS BIT 09
O3	2A4A15J01E-Q2			
P0	2B1B0-T3	6-7		CHAN 3 24-BIT MODE
P1	2B1B0-T3	6-7		CHAN 2 24-BIT MODE
P2	2A4A15J01A-Q2			I/O CONTROL - EN CHAN 0-3 XLTN
P3	2A4A15J01C-Q2			I/O CONTROL - EN CHAN 4-7 XLTN
Q0	2B1A1-R1	6-25		CHAN 0 24-BIT MODE
Q1	2B1B7-K1	6-3	2B1B7-AL	CHAN 1 24-BIT MODE
Q2	2B1A1-V1	6-25	2B1A1-AZ	I/O CONTROL XLTN TO FANOUT
Q3	2A4A15J01F-Q2			NOT (CHL 0-3 HC REQUEST)
R0	2B1A8-U0	6-17	2B1A8-AV	12-BIT MODE CHAN PRIORITY
R1	2B1B6-D3	6-15		CHAN 2 12-BIT MODE
R2	2A4A15J01B-Q2			I/O CONTROL - EN CHAN RESUME
R3	2A4A15J01D-Q2			I/O CONTROL - EN I/O R/W XLTN
S0	2B1B8-Q2	6-11		CHAN 0 12-BIT MODE
S1	2B1B8-Q3	6-11	2B1A0-AQ	CHAN 1 12-BIT MODE
S2	2B1B0-M3	6-7		RESCAN TO RC PRIORITY 1 AND 4
S3	2A4A15J01H-Q2			INTERNAL OPR REQ TO RC PRI. 4
T0	2B1A0-G0	6-5	2B1A0-BY	CHAN 4-7 12-BIT MODE PRIO XLTN
T1	2B1B1-C0	6-9		CHAN 3 12-BIT MODE
T2	2B1A1-P1	6-25		(CHL 0-3 BC REQ) (NOT RESCAN)
T3	2B1A1-P0	6-25		MASTER CLEAR FINAL BC PRIORITY
U0	2B1A1-J3	6-25		CHAN 0-3 A/D PRIORITY XLTN
U1	2B1A1-E2	6-25		I/O CONTROL - EN CHAN 0-3 XLTN
U2	2A7A3-T1	6-137		NOT (INTERNAL OPR FINAL BC PRIORITY)
U3	2A7A3-T0	6-137		INTERNAL OPR FINAL BC PRIORITY
V0	2B1B1-P1	6-9	2B1A0-AV	NOT ((CH 2) (12-BIT MODE) (A/D))
V1	2A7A6-T1	6-135	2B1A0-AW	(CHL 4-7 BC REQ) (NOT RESCAN)
V2	2A7A6-T0	6-135		MASTER CLEAR REQ TO RC PRI. 4
W0	2B1A1-R3	6-25		NOT ((CH 1) (12-BIT MODE) (A/D))
W1	2B1A1-N1	6-25		NOT (CHL 0-3 FINAL BC PRIORITY)
W2	2A7A7-T1	6-133		CHL 0-3 FINAL BC PRIORITY
W3	2A7A7-T0	6-133		
X0	2B1A1-H3	6-25		NOT ((CH 0) (12-BIT MODE) (A/D))
X1	2B1B1-N1	6-7		NOT (CHL 4-7 FINAL BC PRIORITY)
X2	2A7A2-T0	6-139		CHL 4-7 FINAL BC PRIORITY
X3	2A7A2-T1	6-139		NOT ((CH 3) (12-BIT MODE) (A/D))



Priority:	Group 1	Group 2	Group 3
	chan. 0-3	chan 4-5	PROGRAM Real Time Typewriter Searchmouse

<b>CONTROL DATA</b>		<b>BLOCK CONTROL PRIORITY 1 AND 4</b>		<b>PRODUCT</b>	
CORPORATION		Parity Bit to Channel		SIZE	DRAWING NO.
DEVELOPMENT DIVISION		LOC: 2B1A0 PART NO. 1B5304		C	60181000
		SER. 000		REV	E
				SHEET	PAGE
					6-5

Parity Upper 189

PIN	ORIGIN/ DEST	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2B1A9-R2	6- 23	2B1A9-RR	EXECUTIVE MODE TO CONTROL XLTN
A3	2B1B4-W3	6- 29		SUM OF 00/01/06/07= ODD TOTAL

B0 2A1AR-W0 6- 55  
 B1 2A1AR-W1 6- 55  
 B2 2B1B2-W3 6- 33  
 B3 2B1A2-S3 6- 37  
 C0 2B1A1-G3 6- 25  
 C1 2B1A9-Q3 6- 23  
 C2 2A2A1-D0 6-149  
 C3 2A2A1-D1 6-149  
 D0 2B1A1-H2 6- 25  
 D1 2B1A1-F3 6- 25  
 D2 2A2A1-D0 6-153  
 D3 2A2A1-D1 6-153  
 E0 2B1A1-G2 6- 25  
 E2 2A2A8-D0 6-145  
 E3 2A2A8-D1 6-145  
 F0 2A1A06P0A-A09  
 1A4A06J18A-A09  
 F1 1C0B0-C1 2- 45  
 2A1A06P0A-A10  
 1A4A06J18A-A10  
 F2 1C0B0-C0 2- 45  
 2A2A9-D0 6-141  
 2A2A9-D1 6-141  
 G0 2B1A6-V0 6- 5  
 G2 2B1A3-W3 6- 37  
 G3 2B1B4-S3 6- 29  
 H0 2C2B3-Q0 6-173  
 H1 2C2B3-Q1 6-173  
 H2 2C2B1-D0 6-185  
 H3 2C2B1-D1 6-185  
 I0 2C2B7-Q0 6-169  
 I1 2C2B7-Q1 6-169  
 I2 2C2B8-D0 6-189  
 I3 2C2B8-D1 6-189  
 J0 2C2B6-Q1 6-171  
 J1 2C2B6-Q0 6-171  
 J2 2C2B8-D0 6-181  
 J3 2C2B8-D1 6-181  
 K0 2C2B2-Q1 6-175  
 K1 2C2B2-Q0 6-175  
 K2 2C2B9-D0 6-177  
 K3 2C2B9-D1 6-177  
 L0 2B1A8-K0 6- 17  
 L1 2B1A1-V0 6- 25  
 L2 2B1B2-S3 6- 33  
 L3 2B1B5-X3 6- 21  
 M0 2A2A6-W3 6-135  
 M1 2A2A6-W2 6-135  
 M2 2B1B5-W3 6- 21  
 M3 2B1A6-S2 6- 5  
 N0 2B1B8-U3 6- 11  
 N1 2B1A6-X1 6- 5  
 N2 2B1B5-V2 6- 21  
 N3 2B1B5-V3 6- 21  
 O0 2C2B6-W2 6-171  
 O1 2C2B6-W3 6-171  
 O2 2A4A15J01S-A02  
 O3 2A4A15J01P-A02  
 P0 2B1B4-R3 6- 29  
 P1 2B1B3-R3 6- 31  
 P2 2A4A15J01K-A02  
 P3 2A4A15J01M-A02  
 Q0 2B1B8-U2 6- 11  
 Q1 2B1B7-L0 6- 3  
 Q2 2B1A1-U0 6- 25  
 Q3 2A4A15J01N-A02  
 R0 2B1A4-R3 6- 35  
 R1 2B1A3-R3 6- 37  
 R2 2A4A15J01J-A02  
 R3 2A4A15J01L-A02  
 S0 2B1B8-V2 6- 11  
 S1 2B1A6-N1 6- 13  
 S2 2B1A-M3 6- 5  
 S3 2A4A15J01R-A02  
 T0 2B1B8-A0 6- 11  
 T1 2B1A1-E3 6- 25  
 T2 2B1A1-Q0 6- 25  
 T3 2B1A-P1 6- 5  
 U1 2B1A1-K3 6- 25  
 U2 2C2B3-T1 6-173  
 U3 2C2B3-T0 6-173  
 V0 2B1B8-M0 6- 11  
 V1 2B1B8-M3 6- 11  
 V2 2C2B6-T1 6-171  
 V3 2C2B6-T0 6-171  
 W0 2B1A1-I2 6- 25  
 W1 2C2B7-T1 6-169  
 W2 2C2B7-T0 6-169  
 X0 2B1A1-K2 6- 25  
 X1 2C2B2-T0 6-175  
 X2 2C2B2-T1 6-175

HC EXECUTIVE MODE  
 SUM OF 02/08/03/09= ODD TOTAL  
 SUM OF 04/05/10/11= EVEN TOTAL  
 NOT (CHAN 6 INITIAL BC PRIO)  
 NOT (EXEC MODE) TO CONTROL XLTN

NOT LOWER PARITY BIT TO CHAN 2  
 NOT (CHAN 4 INITIAL BC PRIO)  
 NOT (CHAN 5 INITIAL BC PRIO)

NOT LOWER PARITY BIT TO CHAN 3  
 NOT (CHAN 7 INITIAL BC PRIO)

LOWER PARITY BIT TO CHANNEL 1  
 NOT (EXEC MODE) SIGNAL TO B.C.

2B1A0-AV LOWER PARITY BIT TO CHANNEL 0  
 (CHL 4-7 BC REQ) (NOT RESCAN)  
 SUM OF 04/05/10/11= ODD TOTAL  
 SUM OF 00/01/06/07= EVEN TOTAL

2B1B5-BZ CHL 6 BLOCK CONTROL REQUEST

NOT LOW PARITY BIT TO CHL 6

2B1B5-BX CHL 4 BLOCK CONTROL REQUEST

NOT LOW PARITY BIT TO CHL 7

2B1B5-BY CHL 5 BLOCK CONTROL REQUEST

LOWER PARITY BIT TO CHANNEL 5  
 CHL 7 BLOCK CONTROL REQUEST

2B1B5-BW NOT BC RESUME TO CHAN 0-3  
 NOT (CHL 5 BC PRIORITY XLTN)  
 CHAN 4-7 12-BIT MODE PRIO XLTN  
 NOT (SPECIAL SCAN BC PRIO 3)  
 CHL 4-7 FINAL BC PRIORITY

2B1B5-BY NOT (CHL 4 BC PRIORITY XLTN)  
 NOT (CHL 6 BC PRIORITY XLTN)  
 NOT BC RESUME TO CHLS 4-7

2B1B4-HU CHAN 7 12-BIT MODE  
 CHAN 6 12-BIT MODE  
 NOT (ACT. I/O - BLOCK D4  
 BIT 18)

2B1B3-HU NOT (ACT. I/O - BLOCK D4  
 BIT 19)

2A4A15J01K-A02 CHAN 4 12-BIT MODE  
 2A4A15J01M-A02 CHAN 5 12-BIT MODE  
 2B1B8-U2 NOT (PROGRAM LOCKOUT) TO FANOUT  
 2B1B7-L0 NOT (CHL 4-7 HC REQUEST)  
 2B1A1-U0 24-BIT MODE CHAN PRIORITY

2A4A15J01N-A02 CHAN 6 24-BIT MODE  
 2B1A4-R3 NOT (ACT. I/O - BLOCK D4  
 BIT 21)

2B1A3-R3 NOT (ACT. I/O - BLOCK D4  
 BIT 22)

2A4A15J01J-A02 CHAN 4 24-BIT MODE  
 2A4A15J01L-A02 CHAN 5 24-BIT MODE

2B1B8-V2 RESCAN TO BC PRIORITY 2 AND 3  
 2B1A6-N1 S/M REQUEST TO BC PRIORITY 3  
 2B1A-M3 CHAN 0-3 24-BIT MODE PRIORITY  
 TRANSLATION


2B1B9-HY CHAN 7 24-BIT MODE  
 CLOCK BFR REQ TO BC PRIORITY 3  
 MAIN CONT INITIAL BC PRIORITY  
 CHAN 4-7 A/D PRIORITY XLTN  
 I/O CONTROL - EN CHAN 4-7 XLTN  
 SRCH + MOVE - INITIAL BC PRIO

2B1B6-AV NOT (CH 6) (12-BIT MODE) (A/D)  
 2B1B6-AW TWR BFR REQUEST TO BC PRI. 3  
 PROG REQUEST TO BC PRIORITY

NOT (CH 5) (12-BIT MODE) (A/D)  
 NOT (CLOCK INITIAL BC PRIORITY)

NOT (CH 4) (12-BIT MODE) (A/D)  
 NOT (TWR INITIAL BC PRIORITY)

NOT (CH 7) (12-BIT MODE) (A/D)



<b>CONTROL DATA</b>		<b>BLOCK CONTROL</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		Priority 2 AND 3		C 60181000	
		Parity Bit to Channel		REV. E	
		LOC: 2B1B0 PART NO. 185304 SER.001		PAGE 6-7	

*Parity Bit to Channel*  
*Lower 191*



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	28146-J2	6-13		F#71 * ACTIVATE SEARCH
A3	28188-K2	6-11		NOT(CLR FUNCTION READY FF)
B0	28188-T3	6-11		NOT(CLEAR PRIORITY LOGIC)

B2	2R1B5-N2	6-21	TEST CHL 4-7 BUSY
B3	2R1A9-D1	6-23	SPECIAL CLEAR OF TIMED XLTN
C0	2R1A0-T1	6-5	MASTER CLEAR FINAL BC PRIORITY
C1	2R1A8-I1	6-17	NOT(CLEAR D4 BUSY)
C2	2R0A9-X1	6-101	TEST CLEAR TO INTERNAL FAULTS
C3	2R0A9-X0	6-101	
D0	2A1B6-J1	6-43	NOT RC CLEAR
D1	2A1B6-J0	6-43	TEST CHL 0-3 BUSY
D3	2R1A5-N2	6-19	NOT(INTERNAL CLR + MASTER CLR +
E0	2R0A8-L2	6-109	POWER ON MASTER CLR)
E1	2R0A8-L3	6-109	NOT( TEST BUSY) SIG TO R CONT)
E2	2A1A06P05R-09		
	1A4A06J14R-09		
	1R0A4-01	2-1	
E3	2A1A06P05H-10		
	1A4A06J14R-10		
	1R0A4-00	2-1	
F0	2B1A8-K3	6-17	NOT(ADDRESS AND DATA REG BUSY)
G0	2R1B7-R1	6-3	NOT(CLEAR CHAN ENABLES)
G1	2B1A6-V2	6-13	NOT(CLEAR SEARCH/MOVE CONT)
H0	2R1B9-T3	6-27	NOT(CLR TYPEWRITER BFR)
H1	2R1B9-R3	6-27	NOT(CLEAR TW BFR CONTROLS)
H2	2A0A4-F3	6-157	NOT CHAN 0-3 CONN + FCN REPLY
			FAN-IN
H3	2A0A4-F2	6-157	EXT CLEAR I/O THRU CHAN
I0	2R0B6-03	6-115	
I1	2R0B6-02	6-115	
I2	2A0B5-F3	6-159	NOT CHAN 0-3 CONN + FCN EXT
			REJECT FAN-IN
I3	2A0B5-F2	6-159	SWITCH, POWER ON MASTER CLEAR
J1	2A1A06J16D-07		
J2	2C0A5-F2	6-195	
J3	2C0A5-F3	6-195	NOT CHL 4-7 CONN + FCN EXT
K0	2A2B9-V2	5-23	REJECT FAN-IN
			SWITCH, POWER ON MASTER CLEAR
K1	2R1A7-I3	6-1	NOT(INT CLR + MASTER CLR REQ)
K2	2C0R4-F2	6-193	
K3	2C0R4-F3	6-193	
L0	2R1B8-C3	6-11	NOT CHL 4-7 CONN + FCN REPLY
L1	2R1B9-03	6-27	FAN-IN
L2	2R1A5-N3	6-19	NOT(CLEAR PROG/TW CONTROLS)
L3	2R1B5-N3	6-21	NOT(TWR CLEAR REQ) TO CLR BFR
M0	2R1A7-D0	6-1	CONN + FCN TO CONTROL XLTN 0-3
M1	2R1A9-D0	6-23	CONN + FCN TO CONTROL XLTN 4-7
M2	2R1B8-H3	6-11	NOT(EXT CLR + MASTER CLR REQ)
M3	2R1A8-H1	6-17	FUNCTIONS STABLE
N0	2R1A6-U2	6-13	FUNCTIONS STABLE
N1	2R1A6-U3	6-15	T152 = SET PF RESERVE
O1	2R1B6-R3	6-13	T152 = TEST MOVE COMPLETE
O2	2R1A9-01	6-23	NOT(DATA TIMING CHAIN EN ON
			CONN + FCN)
P0	2R1A8-W3	6-17	CONN + FCN XLTN TO CONN + FCN
P1	2R1A0-V1	6-5	CONTROL
P2	2R1B7-K3	6-3	NOT(T152) = RESYNC MAINT M
			REGISTER = BIT 09
P3	2R1A7-R3	6-1	MASTER CLEAR REQ TO BC PRI. 4
Q0	2A1A06P05E-03		NOT(T266) = CLR CONN + FCN
	1A4A06J14E-03		DATA ENARLE
	1R0B2-V2	2-23	T160 = SET CONN + FCN DATA EN
Q1	2A1A06P05E-04		SELECTED CHAN BUSY + REJECT
	1A4A06J14E-04		CONN + FCN
Q2	1R0B2-V3	2-23	
	2R1A6-L1	6-13	S/M BFR BUSY TO MN CONT TEST
Q3	2R1B7-I3	6-3	FAN-IN
R0	2A1B7-J2	6-41	T265 = SET CONTROL ENABLE F/F
R1	2A1B7-J3	6-41	T152
R2	2R1A6-H2	6-13	
R3	2R1B6-U0	6-15	F=71+72 = ENABLE ACTIVATE S/M
			NOT(RC REPLY TO MN CONT ON
			CONN + FCN)
S0	2A1A06P05R-08		
	1A4A06J14R-08		
	1R0A4-S3	2-1	
S1	2A1A06P05B-07		FUNCTION STABLE TO BLOCK CONT
	1A4A06J14R-07		
	1R0A4-S2	2-1	
S3	2R1A9-S2	6-23	NOT(F=71+72) TO Z REG FAN IN
T0	2A1R6-X2	6-43	NOT(F=71)
T1	2A1R6-X3	6-43	
U0	2R1B6-X1	6-15	T153 = TO BC REPLY TO MC XLTN
V0	2R1A6-X2	6-13	T153 = TEST NC MOVE/D TO Z EN
V2	2R1B5-A3	6-21	SELECTED CHANNEL (4-7) BUSY
V3	2R1A5-A3	6-19	SELECTED CHANNEL (0-3) BUSY
W0	2A1B7-F0	6-41	
W1	2A1B7-F1	6-41	NOT(F = 72)
W2	2R1A6-01	6-13	PROG CONT EN = CONN + FCN XLTN
W3	2R1A8-P3	6-17	T157 = SET CHL BUSY LOCKOUT
X0	2A1B7-S1	6-41	T153
X1	2A1B7-S0	6-41	
X2	2R1A9-L0	6-23	NOT(FCN CODE=71) TO FANOUT
X3	2R1A9-K1	6-23	NOT(FCN CODE=72) TO FANOUT

TEST CHL 4-7 BUSY  
 SPECIAL CLEAR OF TIMED XLTN  
 MASTER CLEAR FINAL BC PRIORITY  
 NOT(CLEAR D4 BUSY)

TEST CLEAR TO INTERNAL FAULTS

NOT RC CLEAR  
 TEST CHL 0-3 BUSY

NOT(INTERNAL CLR + MASTER CLR +  
 POWER ON MASTER CLR)  
 NOT( TEST BUSY) SIG TO R CONT)

NOT(ADDRESS AND DATA REG BUSY)  
 NOT(CLEAR CHAN ENABLES)  
 NOT(CLEAR SEARCH/MOVE CONT)  
 NOT(CLR TYPEWRITER BFR)  
 NOT(CLEAR TW BFR CONTROLS)  
 NOT CHAN 0-3 CONN + FCN REPLY  
 FAN-IN

EXT CLEAR I/O THRU CHAN

NOT CHAN 0-3 CONN + FCN EXT  
 REJECT FAN-IN

SWITCH, POWER ON MASTER CLEAR

NOT CHL 4-7 CONN + FCN EXT  
 REJECT FAN-IN  
 SWITCH, POWER ON MASTER CLEAR

NOT(INT CLR + MASTER CLR REQ)

NOT CHL 4-7 CONN + FCN REPLY  
 FAN-IN

NOT(CLEAR PROG/TW CONTROLS)  
 NOT(TWR CLEAR REQ) TO CLR BFR  
 CONN + FCN TO CONTROL XLTN 0-3  
 CONN + FCN TO CONTROL XLTN 4-7  
 NOT(EXT CLR + MASTER CLR REQ)

FUNCTIONS STABLE  
 FUNCTIONS STABLE  
 T152 = SET PF RESERVE  
 T152 = TEST MOVE COMPLETE  
 NOT(DATA TIMING CHAIN EN ON  
 CONN + FCN)  
 CONN + FCN XLTN TO CONN + FCN  
 CONTROL

NOT(T152) = RESYNC MAINT M  
 REGISTER = BIT 09  
 MASTER CLEAR REQ TO BC PRI. 4  
 NOT(T266) = CLR CONN + FCN  
 DATA ENARLE  
 T160 = SET CONN + FCN DATA EN  
 SELECTED CHAN BUSY + REJECT  
 CONN + FCN

S/M BFR BUSY TO MN CONT TEST  
 FAN-IN  
 T265 = SET CONTROL ENABLE F/F  
 T152

F=71+72 = ENABLE ACTIVATE S/M  
 NOT(RC REPLY TO MN CONT ON  
 CONN + FCN)

FUNCTION STABLE TO BLOCK CONT


NOT(F=71+72) TO Z REG FAN IN  
 NOT(F=71)

T153 = TO BC REPLY TO MC XLTN  
 T153 = TEST NC MOVE/D TO Z EN  
 SELECTED CHANNEL (4-7) BUSY  
 SELECTED CHANNEL (0-3) BUSY

NOT(F = 72)

PROG CONT EN = CONN + FCN XLTN  
 T157 = SET CHL BUSY LOCKOUT  
 T153


NOT(FCN CODE=71) TO FANOUT  
 NOT(FCN CODE=72) TO FANOUT



CONTROL DATA	CLEAR SEQUENCE AND CONNECT/FUNCTION CONT	PRODUCT	
		SIZE	DRAWING NO.
DEVELOPMENT DIVISION	LOC:2BIBI PART NO.185417	SER.000	REV. A
		SHEET	PAGE 6-9


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	28180-T0	6- 7	28180-RY	CLOCK BFR REQ TO BC PRIORITY 3
A3	28186-C1	6- 15	28186-AD	READ/WRITE REGISTER FILE CONT
B2	28186-I0	6- 15		CLEAR PROGRAM REQUESTS
B3	281A9-C0	6- 23		NOT(RNI 2) FROM HM CONT TO BC
C0	281A1-X2	6- 25		CLOCK CONT XLTN TO CLOCK BFR
C2	281A9-U1	6- 23		WRITE REGISTER FILE CONTROL

C3 2B181-L1 6- 9 NOT(CLEAR PROG/TW CONTROLS)  
 D0 2A1A06J15C-04 6- 9 CLOCK PULSE=50 USEC EACH MS  
 D1 2A1A06J15C-03 6- 9  
 D2 2A1A06J16C-03 6-109  
 D3 2B7A8-03 6-109 TEST STORAGE AVAILABILITY  
 E2 2A1A06P05B-03 6-109 INIT. RNI 2 CYCLE FF  
 E3 1A4A06J14B-03 2- 5  
 F0 1B7B5-C2 2- 5 2B1A8-BL NOT(CLOCK CONTROL) TO TIMING  
 F2 2A1A06P06B-06 6-17 CHAIN ENABLE 4  
 F3 1A4A06J18B-05 2- 45 READ OR WRITE REGISTER FILE  
 G0 1C8B-F3 2- 45  
 G2 2A1A06P05B-05 6-13 NOT(CLOCK CONTROL) TO D4 CONT  
 G3 1A4A06J14B-05 2- 1 REQUEST BC PULSE  
 H0 1B7A4-V2 2- 1  
 H1 2A1A06P05B-06 2- 1 SWITCH, WRITE STORAGE OR RF  
 H2 1A4A06J14B-06 6-17 WRITE STORAGE SWITCH ON KYBD  
 H3 1B7A4-V3 6-23 SET FUNCTION READY FF  
 I0 2A2A04J02N-03 6- 9 EARL FCN XLTN OF 77  
 I1 2B7A8-B2 6-109 FUNCTIONS STABLE  
 I2 2B7A8-B3 6-109 CLOCK ON FROM MAINT. PANEL SW.  
 J0 2B7B9-B3 6-27 FCN CODE=XX51 TO CLR CHAN XLTN  
 J1 2B7B8-B2 6-111 TYPE IN XLTN TO TWR BFR  
 J2 2B7B8-B3 6-111 (F BIT 09) (NOT F BIT 10)  
 J3 2B7B8-B3 6-111 NOT(CLR FUNCTION READY FF)  
 K2 2B181-A3 6- 9 NOT(BLOCK F XLTN BIT 17)  
 K3 2B1A9-0A 6-23 TYPE OUT XLTN TO TWR BFR  
 L0 2B189-02 6-27  
 L2 2B7A9-03 6-101  
 L3 2B7A9-02 6-101 FCN CODE = 77 AND STABLE  
 M0 2A1A06J15B-05 6-101 EXT TW PRIORITY REQ ON LOAD  
 M1 2A1A06J16B-05  
 M2 2A1A06J15B-06  
 M3 2A1A06J16B-06  
 N2 2B186-A0 6-15 2B186-AA NORMAL PROGRAM CONTROL  
 N3 2B187-V1 6- 7 2B186-AW PROG REQUEST TO BC PRIORITY  
 O0 2B187-V0 6- 7 2B186-AV TWR BFR REQUEST TO BC PRI. 3  
 O1 2B189-01 6-27 NOT(D4 TO TW 0 REG CLR/SET)  
 O2 2B1A6-P1 6-13 NOT (PROG CONT) EN PROG XLTN  
 O3 2B186-U1 6-15 NOT(BC REPLY TO MN CONT ON  
 P0 77.51)  
 P1 T265 - TO TWR BFR CONTROLS  
 P2 2B1A7-N2 6- 3 T16N - SET TWR DATA EN  
 P3 2B1A7-N3 6- 3 RESCAN TO BC PRIORITY 1 AND 4  
 Q0 2B1A7-N4 6- 1 INTERNAL OPR REQ TO BC PRI. 4  
 Q1 2B1A7-N5 6- 1 NOT(T268) - CLR TWR DATA ENABLE  
 Q2 2B1A6-Q3 6-13 TYPE BUSY TO TWR BFR  
 Q3 2B1A6-N0 6-27 NOT (S/M REQ) TO INT REQ  
 R0 2B1A7-U3 6- 1 FAN-IN  
 R1 2B1A1-T3 6-25 NOT(T163) TO CLR TWR LOCKOUT  
 R2 2B1A7-N6 6- 5 TWR CONTROL XLTN TO TWR BFR  
 R3 2B186-F3 6-15 NOT(SPECIAL SCAN BC PRI 0)  
 S0 2B1A6-Q3 6-13 NOT(TYPE OUT BFR CYCLE)  
 S1 2B1B9-P2 6-17 NOT(SEARCH COMPLETE - ADDRESS)  
 S2 2B1B9-J2 6-27 NOT(CLEAR TYPEOUT FF)  
 S3 2B1B9-C2 6-27 NOT(CLEAR TYPEOUT FF)  
 T0 2B1A8-K1 6-17 NOT(TYPE IN) XLTN TO TWR BFR  
 T1 2B1B9-F3 6-27 SET RESCAN F/F  
 T2 2B1B9-C3 6-27 NOT(CLEAR TYPE-IN FF)  
 T3 2B181-B0 6- 9 NOT(TYPE OUT) XLTN TO TWR BFR  
 U0 2A1B4-C2 6-57 NOT(CLEAR PRIORITY LOGIC)  
 U1 2A1B4-C3 6-57 ADDR COMPARE TO SEARCH/TYPE  
 U2 2B187-Q0 6- 7 NOT(PROGRAM LOCKOUT) TO FANOUT  
 U3 2B187-N0 6- 7 NOT(SPECIAL SCAN BC PRI 0)  
 V0 2B7A9-U3 6-101 STOP CLOCK ON PRIORITY PAUSE  
 V1 2B7A9-U2 6-101  
 V2 2B187-S0 6- 7  
 V3 2B1A9-C3 6-23  
 W0 2B187-J0 6- 3 RESCAN TO BC PRIORITY 2 AND 3  
 W1 2B189-F0 6-27 PROGRAM LOCKOUT TO I/O ACT.  
 X0 2A1A06J15C-02 TRANSLATION  
 X1 2A1A06J15C-01 T155 - TO CLOCK/TW/PROG CONT  
 X2 2A1A06J15C-01 TYPE. CONTROL TO TYPE. RCVR  
 Y0 2A1A06J15B-03 TW DATA READY SIGNAL FROM BC  
 Y1 2A1A06J16B-03 TW CONTROL BUSY  
 Z0 2B1A1-L1 6-25 NOT(PROG MODE TO BC PRI 0 XLTN)  
 Z1 2B1A9-T0 6-23 NOT(BLOCK F XLTN OF 7X)



CONTROL DATA		TYPEWRITER, CLOCK, AND PROGRAM CONTROLS		PRODUCT	
DEVELOPMENT DIVISION	LOC: 2B188 PART NO. 185459	SER.000	SHEET	SIZE DRAWING NO. C 60181000	REV. E
			PAGE		6-11

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1B5-QA	6-21	2B1B5-AX	NOT(LEFT SHIFT D4 CHAR MODE)
A7	2B1B5-RA	6-21	2B1B5-AY	RIGHT SHIFT D4 1 CHAR POS
B0	2B1B5-SA	6-21	2B1B5-AZ	NOT(BLOCK XFER TO D4 CHAR 2)
B1	2B1A5-PA	6-19		LEFT SHIFT D4 CHAR MODE
B2	2B1B4-PA	6-29		NOT(SEARCH DATA) TO D4 BIT 18
B3	2B1B7-P3	6-3		NOT(T267) - CLR SEARCH DATA
C0	2B1B5-TA	6-21		BLOCK XFER TO D4 CHAR 0/1
C1	2B1A5-TA	6-19		BLOCK XFER TO D4 CHAR 2
C2	2B1A5-0P	6-19		NOT(RIGHT SHIFT D4 1 CHAR POS)
C3	2B1A7-H2	6-1		T155 TO ACT. AND SEARCH FFS
D0	2B1A5-H0	6-19	2B1A5-AY	RIGHT SHIFT D4 2 CHAR POS
D1	2B1A5-S0	6-19	2B1A5-AZ	NOT(BLOCK XFER TO D4 CHAR 0/1)
D2	2B1A1-T2	6-25		S/M CONTROL XLTN TO S/M BFR
D3	2B1A7-0A	6-1		T158 CLR/SET D4 CONT - S/M CONTROL
E0	2B1B5-P2	6-21		LEFT SHIFT D4 CHAR + BYTE
E1	2B1B5-0P	6-21		NOT(RIGHT SHIFT D4 2 CHAR POS)
E2	2B1B3-PA	6-31		NOT(SEARCH DATA) TO D4 BIT 19
E3	2B1B2-PA	6-33		NOT(SEARCH DATA) TO D4 BIT 20
F0	2B2A5-V2	5-73		LINK D0 AND D4 TO PAGE FILE
F1	2B2A5-V3	5-73		
F2	2A1B6-S2	6-43		
F3	2A1B6-S3	6-43		
G0	2B1B8-00	6-11		Z UPPER 7 = ZERO TO MOVE CONT
G1	2B1A5-0A	6-19	2B1A5-AX	NOT(CLOCK CONTROL) TO D4 CONT
G2	2B1A9-V0	6-101		NOT(LEFT SHIFT D4 CHAR + BYTE)
G3	2B1A9-V1	6-101		CLEAR SEARCH/MOVE CONTROLS
H0	2A1B4-S0	6-57		STRIP/DUPLICATE BYTE
H1	2A1B4-S1	6-57		
H2	2B1B1-R2	6-9		F=71+72 = ENABLE ACTIVATE S/M
H3	2B1A9-B1	6-23		FCN CODE = 73 THRU 76 TO ACT. FF
I0	2A1B4-Q1	6-57		STRIP/DUPLICATE CHAR.
I1	2A1B4-00	6-57		
I2	2B1B6-M3	6-15		SEARCH CONTROL ENABLE MCS READ
I3	2B1A9-N1	6-23		S/M INTERRUPT ON COMPLETE EN
J0	2A1B4-T0	6-57		RIGHT SHIFT 2 TO D4 XLTN FF
J1	2A1B4-T1	6-57		
J2	2B1B1-A0	6-9		F=71 = ACTIVATE SEARCH
J3	2B1A1-D3	6-25		MOVE MODE TO S/M PRIO XLTN
K0	2A1B4-R1	6-57		RIGHT SHIFT 1 TO D4 XLTN FF
K1	2A1B4-R0	6-57		
K2	2A1B6-M3	6-43		
K3	2A1B6-M2	6-43		
L0	2B1A9-R3	6-23		CONSECUTIVE MOVE CYCLE
L1	2B1B1-Q2	6-9		D0 TO Z REG ENABLE TO Z FAN IN
L3	2B1B7-J2	6-3		S/M BFR BUSY TO MN CONT TEST
M0	2C1A2-G0	6-167		FAN-IN
M1	2C1A2-G1	6-167		T26A - TEST SEARCH COMPL. XLTN
M2	2B1B6-F2	6-15	2B1B6-BF	ACT. I/O TO CHAN 4-7 FANOUT
M3	2B1B7-I1	6-3		NOT(MOVE CONTROL - WRITE MCS)
N0	2B1B8-P3	6-11		NOT (T155) - TO S/M BFR CONT
N1	2B1B8-P3	6-11		NOT (S/M REQ) TO INT REQ
N2	2B1B8-S1	6-7	2B1B8-AQ	FAN-IN
N3	2A1B6-E2	6-43		S/M REQUEST TO BC PRIORITY 3
O0	2A1B6-E3	6-43		NON-CONSECUTIVE MOVE CYCLE
O1	2B1A9-I3	6-23		NOT(PROG CONTROL) EN. CHL XLTN
O2	2B1B1-W2	6-9		PROG CONT EN - CONN + FCN XLTN
O3	2B1A7-G2	6-117		
P0	2B1B6-D0	6-15		SET S/M INTERRUPT ON COMPL
P1	2B1B8-N2	6-11		PROG CONTROL ENABLE 7X XLTN
P2	2B1B6-E3	6-15		NOT (PROG CONT) EN PROG XLTN
Q0	2B1A4-P0	6-35		MOVE CONTROL TO READ MCS XLTN
Q1	2B1A1-P2	6-25		NOT(SEARCH DATA) TO D4 BIT 21
Q2	2B1A1-L0	6-25		PROGRAM CONT XLTN TO FAN OUT
Q3	2B1B8-R1	6-11		NOT(SEARCH FIND)
R0	2A1B7-H0	6-41		NOT(SEARCH COMPLETE - ADDRESS)
R1	2A1B7-H1	6-41		D0 TO Z REG ENABLE TO FAN OUT
R3	2B1A7-V2	6-1		
S0	2A1B2-G1	6-131		NOT (T162) - CLR D TO Z/BLINK
S1	2A1B2-G0	6-131		ACT. I/O TO CHAN 0-3 FANOUT
T0	2B1A5-01	6-123		
T1	2B1A5-00	6-123		
U0	2B1A8-R3	6-17	2B1A8-BA	S/M BFR BUSY TO STATUS FAN-IN
U1	2B1A5-J0	6-19		F ADDRESS REGISTER BUSY
U2	2B1B1-01	6-9		
U3	2B1A1-J2	6-25		T152 - TEST MOVE COMPLETE
V0	2B1B4-G0	6-29		MOVE FINAL BC PRIORITY
V1	2B1A9-K0	6-23		NOT (D0 BIT 18) TO SUPPRESS
V2	2B1B1-G1	6-9		A/D XLTN
V3	2B1B6-F0	6-15		F=73+75 TO SUPPR A/D XLTN
W0	2B1B5-J0	6-21		NOT (CLEAR SEARCH/MOVE CONT)
W1	2B1A3-PA	6-37		NOT(CLEAR BLINK FF)
W2	2B1A2-PA	6-39		ACT. SUPPR A/D - CHAN 4-7
W3	2B1A7-B1	6-1		NOT(SEARCH DATA) TO D4 BIT 22
X0	2A1A4-U0	6-59		NOT(SEARCH DATA) TO D4 BIT 23
X1	2A1A4-U1	6-59		I/O WITH A XLTN
X2	2B1B1-V0	6-9		S REG BUSY TO D4 XLTN
X3	2B1B7-T1	6-3		T153 - TEST NC MOVE/D TO Z EN
				T156 - CLR/SET D4 STRIP CONT.




<b>CONTROL DATA</b>		<b>D4 I/O AND SRCH / MOVE CONT</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		LOC: 2B1A6 PART NO. 185458		SER. 000	
SIZE 60181000		SHEET 6-13		REV. E	

197  
See page 24 of Block Control Board




11707DT diag page 6-16.


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1B8-M2	6-11	2B1B6-AA	NORMAL PROGRAM CONTROL
A3	2B1A9-L1	6-23		NOT(FX7) TO MISC CONTROL
B0	2B1A9-U0	6-23	2B1B6-AC	PROGRAM CONTROL RF READ
B1	2B1A9-T1	6-23	2B1B6-AB	PROGRAM CONTROL RF WRITE
B3	2B1A9-N0	6-23		NOT(F BIT 17) TO MISC CONT
C0	2B1A9-O1	6-23		NOT(FCN CODE=7X) TO MISC CONT
C1	2B1B8-A3	6-11	2B1B6-AD	READ/WRITE REGISTER FILE CONT
C3	2B1A7-H3	6-1		NOT(CHL WRITE XLTN)
D0	2B1A6-P0	6-13		PRG CONTROL ENABLE 7X XLTN
D3	2B1A0-R1	6-5		I/O CONTROL = EN I/O R/W XLTN
E0	2B1A9-D2	6-23		F = (71 THRU 76) (NOT INA)
E1	2B1A9-D3	6-23		PROGRAM LOCKOUT TO MISC CONT
E2	2B1B9-E0	6-27	2B1B6-BE	NOT(TYPE CONTROL/WRITE MCS)
E3	2B1A6-P2	6-13		MOVE CONTROL TO READ MCS XLTN
F0	2B1A6-V3	6-13		NOT(CLEAR BLINK FF)
F2	2B1A6-M2	6-13	2B1B6-RF	NOT(MOVE CONTROL = WRITE MCS)
F3	2B1B8-R0	6-11	2B1B6-RL	NOT(TYPE OUT BFR CYCLE)
G0	2B1A7-W0	6-1		T164 TO CLR PRG REQ XLTN
G3	2B1A8-J3	6-17	2B1A8-RP	DATA BUS REQUIRED
H0	2B1A8-C3	6-17	2B1A8-RD	IRT WRITE TO MAINT MODE TEST
H3	2B1A6-I2	6-13		SEARCH CONTROL ENABLE MCS READ
I0	2B1B8-B2	6-11		CLEAR PROGRAM REQUESTS
I3	2B1A7-A0	6-1		NOT (I/O WITH A XLTN)
J0	2B1B7-U1	6-3		T156 = TO INPUT TO D4 XLTN
J1	2B1B7-K2	6-3		T266 = TO CLR BLINK XLTN
J3	2B1B5-M1	6-21		STORE BUS TO 0 ENABLE CHL 4-7
K0	2B1B4-O1	6-29	2B1B4-AQ	INPUT TO D4 TIMING = BIT 00
K1	2B1A4-O1	6-35	2B1A4-AQ	INPUT TO D4 TIMING = BIT 03
K3	2B1A5-M1	6-19		STORE BUS TO 0 ENABLE CHL 0-3
L0	2B1A3-O1	6-37	2B1A3-AQ	INPUT TO D4 TIMING = BIT 04
L1	2B1A7-M1	6-1		T158 TO INPUT TO D4 XLTN
L3	2B1B7-N3	6-3		NOT(T267) - CLEAR MISC CONTROL
M1	2B1A2-O1	6-39	2B1A2-AQ	INPUT TO D4 TIMING = BIT 05
M2	2B1A4-P1	6-35	2B1A4-AR	ENABLE D0 + MCS TO D4 = BIT 03
M3	2B1A3-P1	6-37	2B1A3-AR	ENABLE D0 + MCS TO D4 = BIT 04
N2	2B1B4-P1	6-29	2B1B4-AR	ENABLE D0 + MCS TO D4 = BIT 00
N3	2B1B3-P1	6-31	2B1B3-AR	ENABLE D0 + MCS TO D4 = BIT 01
O0	2B1B3-O1	6-31	2B1B3-AQ	INPUT TO D4 TIMING = BIT 01
O2	2B1B2-P1	6-33	2B1B2-AR	ENABLE D0 + MCS TO D4 + BIT 02
O3	2B1A2-P1	6-39	2B1A2-AR	ENABLE D0 + MCS TO D4 = BIT 05
P1	2B1B2-O1	6-33	2B1B2-AQ	INPUT TO D4 TIMING = BIT 02
P2	2B1A7-Q0	6-1		T161 TEST MAINT MODE RF ERROR
P3	2B1A7-A3	6-1	2B1A7-RA	NOT(MCS WRITE) TO FAN OUT
Q0	2B1B7-C3	6-3		T154 TO INPUT TO D4 XLTN
Q2	2B1A8-B2	6-17		NOT(CLEAR INPUT TO D4 FF)
Q3	2B1A7-T2	6-1		NOT(T160) = CLR+SET MISC CONTS,
R0	2A1A06P05E-01			RC REPLY 1 TO MN CONTY
R1	1A4A06J14E-01			
R1	1B0B1-J2	2-9		
R1	2A1A06P05E-02			
R3	1A4A06J14E-02			
R3	1B0B1-J3	2-9		
R3	2B1B1-O2	6-9		
S3	2B1B7-B2	6-3	2B1B7-RA	NOT(DATA TIMING CHAIN EN ON
U0	2B1B1-R3	6-9		CONN + FCN)
U1	2B1B8-N3	6-11		DATA TIMING CHAIN ENABLE FOR
U3	2B1A8-I0	6-17		CONN + FUNC + INA + OTA
V0	2B1A7-R2	6-1		NOT(RC REPLY TO MN CONT ON
V1	2B1A7-K3	6-1		CONN + FCN)
W0	2A1A06P05D-10			NOT(RC REPLY TO MN CONT ON
X0	1A4A06J14D-10			77,51)
X1	1B0B4-P0	2-7		NOT(CLEAR) TO MISC CONTROLS
X1	2B1A8-O2	6-17		T162 TO RC REPLY TO MAIN
X1	2B1B1-U0	6-9		CONTROL XLTN
X1				T159 TO BC REPLY TO MAIN
X1				CONTROL XLTN



DEVELOPMENT DIVISION		D4 CONTROL		PRODUCT	
LOC: 2B1B6 PART NO. 185413		SER. 000		DRAWING NO. 60181000	
				REV. A	
				PAGE 6-15	




PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1A7-T7	6-1	2B1A8-AB	NOT(T164) TO CLR 0 REG XLTN
A1	2B1B7-D3	6-3	2B1A8-BO	NOT(DELAYED DATA REPLY)
B0	2A2A3-W3	6-137		
B1	2A2A3-W7	6-137		
B2	2B1B6-Q7	6-15		NOT CLR 0 REG TO CHAN 0-3
B3	2B1A6-U4	6-13	2B1A8-BA	NOT(CLEAR INPUT TO D4 FF)
C0	2C2B3-W3	6-173		F ADDRESS REGISTER BUSY
C1	2C2B3-W2	6-173		
C2	2B1A7-P1	6-1	2B1A8-BC	NOT CLR 0 REG TO CHL 4-7
C3	2B1B6-H4	6-15	2B1A8-BD	T161 TO READ MCS XLTN
D0	2B1B5-A4	6-21		IRT WRITE TO MAINT MODE TEST BUS TO 0 REGISTER TIMING
D1	2B1A7-T3	6-1		ENABLE - CHAN 4-7
D2	2B1B7-P2	6-113		NOT(T163) TO CLR 0 REG XLTN
D3	2B1B7-P3	6-113		
E0	2B1A5-A4	6-19		MAINT MODE RF ERROR IRT WRITE BUS TO 0 REGISTER TIMING
E1	2B1B7-J3	6-3	2B1A8-AD	ENABLE - CHAN 0-3
E2	2A1A06P06A-08			NOT(T266) - TO BUS TO 0 XLTNS
E3	1A4A06J18A-08			
	1C1B7-R1	3-15		NOT BIT 10 OF MAINT REGISTER
	2A1A06P06A-07			
	1A4A06J18A-07			
F0	1C1B7-R0	3-15		
F1	2A1B6-I1	6-43		PAGE FILE ADDRESS REPLY TO Z
F2	2A1B6-I0	6-43		
F3	2A1B4-E3	6-57		RF = Z - 24 BITS TO D4 XLTN
G0	2A1B4-E2	6-57		
G1	2B1A1-I3	6-25	2B1A8-AH	NOT(CLOCK FINAL BC PRIORITY)
G2	2B1B7-N0	6-3	2B1B7-AS	PAGE FILE RESERVED BY BC
G3	2B1A7-W3	6-1	2B1A8-BH	NOT(T165) TO CLR CONTROL BUSY
H0	2B1A1-P3	6-25	2B1A8-BK	(PR0G CONT) (T150) TO BUSY XLTN
H1	2B1A1-F2	6-25	2B1A8-AJ	NOT(R/W RF + PR0G) BC PRIORITY
H2	2B1B1-N1	6-9	2B1A8-BY	T152 - SET PF RESERVE
H3	2B1A7-N1	6-1	2B1A7-AG	TIMING CHAIN ENABLE 4
I0	2B1B6-U3	6-15	2B1A8-BL	NOT(CLOCK CONTROL) TO TIMING CHAIN ENABLE 4
I1	2B1B1-C1	6-9	2B1A8-AK	NOT(CLEAR) TO MISC CONTROLS
I2	2B1B7-O1	6-3	2B1A8-BM	NOT(CLEAR D4 BUSY)
I3	2B1A7-O2	6-1	2B1A8-BN	NOT(T268) - CLR D4 TIMING BUSY
J0	2A2A6-X1	5-1		T160 - SET DATA TIMING BUSY
J1	2A2A6-X0	5-1		
J3	2B1B6-Q3	6-15	2B1A8-BP	PAGE FILE ADDR REPLY TO BC DATA BUS REQUIRED
K0	2B1B0-L0	6-7		NOT(CHANNEL RESUME) TO FAN OUT
K1	2B1B8-S3	6-11		SET RESCAN F/F
K3	2B1B1-F0	6-9		NOT(ADDRESS AND DATA REG BUSY)
L0	2A2A6-D1	5-1		NOT BC RESERVE TO PAGE FILE
L1	2A2A6-D0	5-1		
L3	2B1A5-S2	6-19	2B1A5-AW	NOT(PR0G CHAN DES - BIT 02)
M0	2B1B5-P1	6-21		SET SELECTED CHL ENABLE 4-7
M1	2B1A7-N0	6-1	2B1A8-AO	NOT(T158) CLR CHL RESUME
M2	2B1B8-H1	6-11		SET FUNCTION READY FF
M3	2B1B5-S2	6-21		PR0G CHL DESIGNATOR BIT 02
N0	2B1A5-P1	6-19		SET SELECTED CHL ENABLE 0-3
N1	2B1A1-Q1	6-25		NOT(T154) CLR/SET SEARCH BFR
N2	2B1A5-U2	6-19	2B1A5-BV	NOT(PR0G CHAN DES - BIT 02)
N3	2B1B5-U2	6-21		PR0G CHL DESIGNATOR BIT 02
O0	2B1B7-T0	6-3	2B1A8-AR	NOT(T156) - CLR PF RESERVE F/F
O1	2B1B7-L1	6-3	2B1A8-AQ	NOT(EARLY PF RESERVE)
O2	2A1B8-Q3	6-53		
O3	2A1B8-Q2	6-53		NOT CHL SEL BIT 2 TEST BUSY 7X T154
P0	2A1B7-Q2	6-41		
P1	2A1B7-Q3	6-41		
P2	2B1B8-R3	6-11		NOT(T157) - CLR RESCAN F/F
P3	2B1B1-W3	6-9		T157 - SET CHL BUSY LOCKOUT
Q0	2B1B7-Q0	6-3	2B1A8-AU	T268 - TO BUS TO 0 XLTNS
Q1	2B1B7-L3	6-3	2B1A8-AT	NOT(T267) - TO BUS TO 0 XLTNS
Q2	2B1B6-X0	6-15		NOT T157 TO D4 CONTROL ENABLE
Q3	2B1A7-T0	6-1	2B1A7-AF	T157 - INPUT TO T158 DELAY
R0	2B1B5-T2	6-21	2B1B5-BT	NOT(PR0G CHAN DES - BIT 00)
R1	2B1B5-T3	6-21		PR0G CHL DESIGNATOR BIT 00
R2	2B1A5-S3	6-19	2B1A5-AV	NOT(PR0G CHAN DES - BIT 01)
R3	2B1A5-U3	6-19		PR0G CHL DESIGNATOR BIT 01
S0	2B1A5-T2	6-19	2B1A5-BT	NOT(PR0G CHAN DES - BIT 00)
S1	2B1A5-T3	6-19		PR0G CHL DESIGNATOR BIT 00
S2	2B1B5-S3	6-21	2B1B5-AV	NOT(PR0G CHAN DES - BIT 01)
S3	2B1B5-U3	6-21		PR0G CHL DESIGNATOR BIT 01
T0	2A1B8-J3	6-53		
T1	2A1B8-J2	6-53		
T2	2A1B8-N2	6-53		NOT CHL SEL BIT 0 TEST BUSY 7X
T3	2A1B8-N3	6-53		
U0	2B1A0-R0	6-5	2B1A8-AV	NOT CHL SEL BIT 1 TEST BUSY 7X
U2	2A1B7-X3	6-41		I/O CONTROL - EN CHAN RESUME
U3	2A1B7-X2	6-41		T157
V0	2B1A9-G2	6-23	2B1A8-AW	CHAN RESUME EN=(PR0G) (73 + 74)
V1	2B1B7-F0	6-3	2B1B7-AH	NOT(POWER FAILURE INTERRUPT)
V2	2A1B6-Q2	6-43		
V3	2A1B6-D3	6-43		MAINT MODE BLOCK RF INCREMENT
W0	2A2A04J07P-03			
W2	2B1A7-B0	6-1	2B1A8-BX	MAINT MODE REG BIT 09
W3	2B1B1-P0	6-9	2B1A8-BT	NOT (T152) - RESYNC MAINT M REGISTER - BIT 09
X0	2A1A06P06-10			POWER-FAIL INTERRUPT LINE
	2A2A01T2-4			SEE POWER WIRING DIAGRAM ON P.8-7 FOR EXTENSION OF THIS LINE
X2	2A1B6-C1	6-43		
X3	2A1B6-C1	6-43		NOT BC DATA REG BUSY



CONTROL DATA	MISCELLANEOUS CONTROLS	PRODUCT
		SIZE DRAWING NO. C 60181000
DEVELOPMENT DIVISION	LOC: 2B1A8 PART NO. 185414	REV. E
	SER: 000	PAGE 6-17

201

PIN	ORIGIN/DEST	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1A8-E0	6-17		RUS TO 0 REGISTER TIMING ENABLE = CHAN 0-3 SELECTED CHANNEL (0-3) BUSY
A3	2B1B1-V3	6-9		EN CHAN 3 BUS TO 0 XFER/XMIT
B0	2A0A2-V3	6-139		NOT CHAN 0 BUSY TO STATUS FI
B1	2A0A2-V2	6-139		FN CHAN 0 BUS TO 0 XFER/XMIT
B2	2R0A6-E3	6-121		NOT CHAN 1 BUSY TO STATUS FI
B3	2R0A6-E2	6-121		FN CHAN 1 BUS TO 0 XFER/XMIT
C0	2A0A7-V2	6-133		EN CHAN 2 BUS TO 0 XFER/XMIT
C1	2A0A7-V3	6-133		NOT CHAN 2 BUSY TO STATUS FI
C2	2R0A5-E2	6-123		ACT, CHAN 2 SUPPRESS EXT A/D
C3	2R0A5-E3	6-123		NOT CHAN 1 BUSY TO TEST/STATUS
D0	2A0A6-V2	6-135		ACT, CHAN 1 SUPPRESS EXT A/D
D1	2A0A6-V3	6-135		NOT CHAN 0 BUSY TO TEST/STATUS
D2	2A0B7-H2	6-125		ACT, CHAN 0 SUPPRESS EXT A/D
D3	2A0B7-H3	6-125		NOT CHAN 2 BUSY TO STATUS FI
E0	2A0A3-V2	6-137		ACT, SUPPR A/D = CHAN 0-3
E1	2A0A3-V3	6-137		EN CHAN 1 TO COMMON CONTROL
E2	2A0B6-H3	6-127		EN CHAN 3 TO COMMON CONTROL
E3	2A0B6-H2	6-127		NOT CHAN 3 BUSY TO TEST/STATUS
F0	2R0B4-E0	6-105		NOT(CLR BUS TO 0 REG EN 0-3) STORE BUS TO 0 ENABLE CHL 0-3
F1	2R0B4-E1	6-105		EN CHAN 2 TO COMMON CONTROL
F2	2A0R6-D2	6-127		NOT(RIGHT SHIFT D4 1 CHAR POS) RS 1 CHAR POS, TO D4 BIT 05
F3	2A0B6-D3	6-127		NOT(CLR CHL ENABLES 0-3) SET SELECTED CHL ENABLE 0-3
G0	2R0A4-Q1	6-103		LEFT SHIFT D4 CHAR MODE
G1	2R0A4-Q0	6-103		NOT(CHAR MODE) TO D4 BIT 05
G2	2A0B7-D2	6-125		NOT(LEFT SHIFT D4 CHAR + BYTE)
G3	2A0B7-D3	6-125		RS 2 CHAR POS, TO D4 BIT 01
H0	2R0A4-E1	6-103		NOT(CHAR MODE) TO D4 BIT 03
H1	2R0A4-E0	6-103		NOT(CHAR MODE) TO D4 BIT 01
H2	2R0A5-D2	6-123		RIGHT SHIFT D4 2 CHAR POS
H3	2R0A5-D3	6-123		NOT(CHAR+BYTE) TO D4 BIT 01
I0	2R0B4-Q0	6-105		RS 1 CHAR POS, TO D4 BIT 03
I1	2R0B4-Q1	6-105		RS 1 CHAR POS, TO D4 BIT 01
I2	2R0A6-D3	6-121		NOT(RLK XFER TO D4 CHAR 0/1)
I3	2R0A6-D2	6-121		NOT(RLK 00/01) TO D4 BIT 01
J0	2B1A6-U1	6-13		NOT(PROG CHAN DES = BIT 02)
J2	2A0B3-H2	6-129		NOT(PROG CHAN DES = BIT 01)
J3	2A0B3-H3	6-129		RLOCK XFER TO D4 CHAR 2
K0	2A0A6-I1	6-135		NOT(RLK CHAR 02) TO D4 BIT 01
K1	2A0A6-I0	6-135		NOT(PROG CHAN DES = BIT 00)
K2	2A0B2-H3	6-131		PROG CHL DESIGNATOR BIT 00
K3	2A0B2-H2	6-131		NOT(RLK CHAR 02) TO D4 BIT 03
L0	2A0A2-I1	6-139		NOT(RLK CHAR 02) TO D4 BIT 05
L1	2A0A2-I0	6-139		NOT(PROG CHAN DES = BIT 02)
L2	2A0B2-D2	6-131		NOT(PROG CHAN DES = BIT 01)
L3	2A0B2-D3	6-131		PROG CHL DESIGNATOR BIT 01
M0	2B1B7-R0	6-3		NOT(CHAR+BYTE) TO D4 BIT 03
M1	2R1B6-K3	6-15		NOT(CHAR+BYTE) TO D4 BIT 05
M2	2A0B3-D2	6-129		NOT(CHL 0 BC PRIORITY XLTN)
M3	2A0A7-I1	6-133		NOT(CHL 2 BC PRIORITY XLTN)
N0	2A0A7-I0	6-133		RS 2 CHAR POS, TO D4 BIT 03
N1	2B1B1-D3	6-9		RS 2 CHAR POS, TO D4 BIT 05
N2	2B1B1-L2	6-9		NOT(CHL 1 BC PRIORITY XLTN)
N3	2B1B1-L1	6-9		NOT(CHL 3 BC PRIORITY XLTN)
O0	2A0A3-I0	6-137		
O1	2A0A3-I1	6-137		
O2	2B1A6-C2	6-13		
O3	2B1A2-O0	6-39		
P0	2R1B7-C0	6-3		
P1	2B1A8-N0	6-17		
P2	2B1A6-B1	6-13		
P3	2B1A2-J3	6-39		
Q0	2B1A6-G1	6-13		
Q1	2B1B3-G1	6-31		
Q2	2B1A4-J3	6-35		
Q3	2B1B3-J3	6-31		
R0	2B1A6-D0	6-13		
R1	2R1B3-Q2	6-31		
R2	2R1A4-Q0	6-35		
R3	2B1B3-O0	6-31		
S0	2B1A6-D1	6-13		
S1	2B1B3-I2	6-31		
S2	2R1A8-L3	6-17		
S3	2R1A8-R2	6-17		
T0	2R1A6-C1	6-13		
T1	2R1B3-A0	6-31		
T2	2B1A8-S0	6-17		
T3	2B1A8-S1	6-17		
U0	2R1A4-A0	6-35		
U1	2R1A2-A0	6-39		
U2	2B1A8-N2	6-17		
U3	2B1A8-R3	6-17		
V0	2B1A4-Q2	6-35		
V1	2R1A2-Q2	6-39		
V2	2R1A0-N2	6-5		
V3	2R1A0-N3	6-5		
W0	2R1A4-G1	6-35		
W1	2R1A2-G1	6-39		
W3	2R1A0-H2	6-5		
X0	2R1A4-I2	6-35		
X1	2B1A2-I2	6-39		
X2	2B1A9-P1	6-23		
X3	2B1A0-L3	6-5		





A0	2B1A8-D0	6-17
A3	2R1R1-V2	6-9
B0	2C0R2-V3	6-175
B1	2C0R2-V2	6-175
B2	2R0A6-V2	6-121
B3	2R0A6-V3	6-121
C0	2C0R7-V2	6-169
C1	2C0R7-V3	6-169
C2	2R0A5-V3	6-123
C3	2R0A5-V2	6-123
D0	2C0R6-V2	6-171
D1	2C0R6-V3	6-171
D2	2C0A7-H2	6-161
D3	2C0A7-H3	6-161
E0	2C0R3-V2	6-173
E1	2C0R3-V3	6-173
E2	2C0A6-H3	6-163
E3	2C0A6-H2	6-163
F0	2R0B4-D2	6-105
F1	2R0B4-D3	6-105
F2	2C0A6-D2	6-163
F3	2C0A6-D3	6-163
G0	2R0A4-R3	6-103
G1	2R0A4-R2	6-103
G2	2C0A7-D2	6-161
G3	2C0A7-D3	6-161
H0	2R0A4-D3	6-103
H1	2R0A4-D2	6-103
H2	2R0A5-W1	6-123
H3	2R0A5-W0	6-123
I0	2R0B4-R2	6-105
I1	2R0B4-R3	6-105
I2	2R0A6-W0	6-121
I3	2R0A6-W1	6-121
J0	2B1A6-W0	6-13
J2	2C0A3-H2	6-165
J3	2C0A3-H3	6-165
K0	2C0B6-I1	6-171
K1	2C0B6-I0	6-171
K2	2C0A2-H3	6-167
K3	2C0A2-H2	6-167
L0	2C0B2-I1	6-175
L1	2C0B2-I0	6-175
L2	2C0A2-D2	6-167
L3	2C0A2-D3	6-167
M0	2R1B7-P1	6-3
M1	2R1B6-J3	6-15
M2	2C0A3-D3	6-165
M3	2C0A3-D2	6-165
N0	2C0R7-I1	6-169
N1	2C0R7-I0	6-169
N2	2R1B1-B2	6-9
N3	2R1B1-L3	6-9
O0	2C0B3-I0	6-173
O1	2C0B3-I1	6-173
O2	2B1A6-E1	6-13
O3	2B1A3-G1	6-37
P0	2R1B7-A0	6-3
P1	2B1A8-H0	6-17
P2	2B1A6-E0	6-13
P3	2B1A3-Q2	6-37
Q0	2B1A6-A0	6-13
Q1	2B1B4-Q0	6-29
Q2	2R1B2-Q2	6-33
Q3	2R1B4-Q2	6-29
R0	2R1A6-A3	6-13
R1	2R1B4-J3	6-29
R2	2R1B2-G1	6-33
R3	2R1B4-G1	6-29
S0	2R1A6-B0	6-13
S1	2R1B4-A0	6-29
S2	2R1A8-H3	6-17
S3	2R1A8-S2	6-17
T0	2R1A6-C0	6-13
T1	2R1B4-I2	6-29
T2	2R1A8-R0	6-17
T3	2R1A8-R1	6-17
U0	2R1B2-I2	6-33
U1	2R1A3-I2	6-37
U2	2R1A8-N3	6-17
U3	2R1A8-S3	6-17
V0	2R1B2-J3	6-33
V1	2B1A3-J3	6-37
V2	2R1B0-N2	6-7
V3	2R1B0-N3	6-7
W0	2B1B2-Q0	6-33
W1	2R1A3-Q0	6-37
W2	2R1B0-H2	6-7
W3	2R1B2-A0	6-33
X0	2R1A3-A0	6-37
X1	2R1A9-P0	6-23
X2	2R1A9-P1	6-23
X3	2R1B0-L3	6-7

HUS TO 0 REGISTER TIMING  
ENABLE = CMAN 4-7  
SELECTED CHANNEL (4-7) BUSY

FN CHAN 7 BUS TO 0 XPER/XMIT

NOT CHL 4 BUSY TO STAT FAN-IN  
EN CHAN 4 BUS TO 0 XPER/XMIT

NOT CHL 5 BUSY TO STAT FAN-IN  
EN CHAN 5 BUS TO 0 XPER/XMIT

EN CHAN 6 BUS TO 0 XPER/XMIT

ACT, CHAN 6 SUPPR EXY A/D  
NOT CHAN 5 BUSY XLTN TO  
TEST/STATUS

ACT, CHAN 5 SUPPR EXT A/D  
NOT CHAN 4 BUSY XLTN TO  
TEST/STATUS

ACT, CHAN 4 SUPPR EXY A/D

NOT CHL 7 BUSY TO STAT FAN-IN  
ACT, CHAN 7 SUPPR EXY A/D

NOT CHL 6 BUSY TO STAT FAN-IN

ACT, SUPPR A/D = CHAN 4-7

EN CHAN 5 TO COMMON CONTROL

EN CHAN 7 TO COMMON CONTROL

NOT CHL 7 BUSY XLTN TO  
TEST/STATUS


NOT(CLR BUS TO 0 REG EN 4-7)  
STORE BUS TO 0 ENABLE CHL 4-7

NOT CHAN 6 BUSY XLTN TO  
TEST/STATUS

EN CHAN 4 TO COMMON CONTROL

TEST CHL 4-7 BUSY  
CONN + FCN TO CONTROL XLTN 4-7

EN CHAN 6 TO COMMON CONTROL  
NOT(RIGHT SHIFT D4 2 CHAR POS)  
RS 2 CHAR POS, TO D4 BIT 04  
NOT(CLR CHL ENABLES 4-7)  
SET SELECTED CHL ENABLE 4-7  
LEFT SHIFT D4 CHAR + BYTE  
NOT(CHAR+BYTE) TO D4 BIT 04  
NOT(LEFT SHIFT D4 CHAR MODE)  
RS 1 CHAR POS, TO D4 BIT 00  
NOT(CHAR+BYTE) TO D4 BIT 02  
NOT(CHAR+BYTE) TO D4 BIT 00  
RIGHT SHIFT D4 1 CHAR POS  
NOT(CHAR MODE) TO D4 BIT 00  
RS 2 CHAR POS, TO D4 BIT 02  
RS 2 CHAR POS, TO D4 BIT 00  
NOT(BLOCK XFER TO D4 CHAR 2)  
NOT(RLK CHAR 02) TO D4 BIT 00  
PROG CHL DESIGNATOR RIT 02  
NOT(PROG CHAN DES = RIT 01)  
BLOCK XFER TO D4 CHAR 01  
NOT(RLK 00/01) TO D4 BIT 00  
NOT(PROG CHAN DES = RIT 00)  
PROG CHL DESIGNATOR RIT 00  
NOT(RLK 00/01) TO D4 BIT 02  
NOT(RLK 00/01) TO D4 BIT 02  
NOT(RLK 00/01) TO D4 BIT 04  
PROG CHL DESIGNATOR RIT 02  
PROG CHL DESIGNATOR RIT 01  
NOT(CHAR MODE) TO D4 BIT 02  
NOT(CHAR MODE) TO D4 BIT 04  
NOT(CHL 4 BC PRIORITY XLTN)  
NOT(CHL 6 BC PRIORITY XLTN)  
RS 1 CHAR POS, TO D4 BIT 02  
RS 1 CHAR POS, TO D4 BIT 04  
NOT(CHL 5 BC PRIORITY XLTN)  
NOT(RLK CHAR 02) TO D4 BIT 02  
NOT(RLK CHAR 02) TO D4 BIT 04  
PROG CONT=ENABLE CHL 4-7 XLTN  
NOT(CHL 7 BC PRIORITY XLTN)



CONT. DATA		I/O ENABLES CHAN 4-7		PRODUCT	
DEVELOPMENT DIVISION		LOC:2B1B5 PART NO.183982 SER:001		SIZE DRAWING NO. C 60181000	
				REV. A	
				PAGE 6-21	

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A3	2B1B4-R2	6- 29	2B1B4-RV	ACT, I/O CHAN ASSY/DISASSY
B0	2A1A06J16E-07			CONSOLE MANUAL INTERRUPT SW
B1	2B1A6-M3	6- 13		FCN CODE = 73 THRU 76 TO ACT, FF
B2	2B1B3-R2	6- 31	2B1B3-RV	ACT, I/O FORWARD ASSY/DISASSY
B3	2B1B3-G0	6- 31		NOT(DO BIT 19) TO FORWARD XLTN
C0	2B1B8-B3	6- 11		NOT(RNI 2) FROM MN CONT TO BC
C1	2A1A06J16E-08			NOT(CONSOLE MANUAL INT SW)
C2	2B1A7-D3	6- 1	2B1A7-RQ	NOT(LOCK CHAN TEST SIGNAL)
C3	2B1B8-V3	6- 11		PROGRAM LOCKOUT TO I/O ACT, TRANSLATION
D0	2B1B1-M1	6- 9		FUNCTIONS STABLE
D1	2B1B1-B3	6- 9		SPECIAL CLEAR OF TIMED XLTN
D2	2B1B6-E0	6- 15		F = (71 THRU 76)(NOT INA)
D3	2B1B6-E1	6- 15		PROGRAM LOCKOUT TO MISC CONT
E0	2A1B6-X1	6- 43		
E1	2A1B6-X0	6- 43		FCN CODE = 73 = 76 TIMED XLTN
E2	2B1A3-R2	6- 37	2B1A3-RV	ACT, I/O INPUT = I/O READ
E3	2B1A4-R2	6- 35	2B1A4-RV	ACT, I/O OUTPUT = I/O WRITE
F2	2A1B8-U3	6- 53		CODE 19 TO Z REG=D0+P0
F3	2A1B8-U2	6- 53		
G0	2B0A8-T1	6-109		SET MANUAL INTERRUPT
G1	2B0A8-T0	6-109		
G2	2B1A8-V0	6- 17	2B1A8-AW	CHAN RESUME EN=(PROG)(73 * 74)
G3	2B1A7-E3	6- 1	2B1A7-RE	
H0	2A1A06P05A-03			F0 REGISTER BIT 19
	1A4A06J14A-03			
	1B0A1-N0	2- 33		
H1	2A1A06P05A-04			
	1A4A06J14A-04			
	1B0A1-N1	2- 33		
H2	2B1B4-F1	6- 29		D0 BIT 18 TO Z REG FAN IN XLTN

EXT Manual Interrupt

- H3 2B1B3=F1 6- 31
- I0 2A1A06P05A-01 1A4A06J14A-01 1B0A1=E0 2- 33
- 11 2A1A06P05A-02 1A4A06J14A-02 1B0A1=E1 2- 33
- 12 2B1B2=F1 6- 33
- 13 2B1A6=00 6- 13
- J2 2A1A3=M1 6- 61
- J3 2A1A3=M0 6- 61
- K0 2R1A6=V1 6- 13
- K1 2B1B1=X3 6- 9
- K2 2A1A8=G1 6- 55
- K3 2A1A8=G0 6- 55
- L0 2B1B1=X2 6- 9
- L1 2B1B6=A3 6- 15
- L2 2A1A8=H1 6- 55
- L3 2A1A8=H0 6- 55
- M0 2A1A06P05A-05 1A4A06J14A-05 1B0A1=W1 2- 33
- M1 2A1A06P05A-06 1A4A06J14A-06 1B0A1=W0 2- 33
- M2 2B1A4=F1 6- 35
- M3 2B1A3=F1 6- 37
- N0 2B1B6=B3 6- 15
- N1 2B1A6=I3 6- 13
- N2 2A1A8=E0 6- 55
- N3 2A1A8=E1 6- 55
- O0 2B1B8=K3 6- 11
- O1 2B1B1=O3 6- 9
- O2 2A1A06P06D-07 1A4A06J18D-07 1A1B6=O2 3- 51
- O3 2A1A06P06D-08 1A4A06J18D-08 1A1B6=O3 3- 51
- P0 2B1B5=X2 6- 21
- P1 2B1A5=X2 6- 19
- P2 2A1A06P05A-07 1A4A06J14A-07 1B0A0=E0 2- 35
- P3 2A1A06P05A-08 1A4A06J14A-08 1B0A0=E1 2- 35
- Q0 2B1B8=H2 6- 11
- Q1 2B1B6=C0 6- 15
- Q2 2B1A2=F1 6- 39
- Q3 2B1B0=C1 6- 7
- R0 2B0A9=I0 6-101
- R1 2B0A9=I1 6-101
- R2 2B1B0=A0 6- 7
- R3 2R1A6=L0 6- 13
- S0 2A1B6=W1 6- 43
- S1 2A1B6=W0 6- 43
- S2 2B1B1=S3 6- 9
- T0 2R1B8=X3 6- 11
- T1 2B1B6=B1 6- 15
- T2 2A1A2=M1 6- 67
- T3 2A1A2=M0 6- 67
- U0 2B1B6=B0 6- 15
- U1 2B1B8=C2 6- 11
- U2 2A1A8=F1 6- 55
- U3 2A1A8=F0 6- 55
- V0 2A1B8=V1 6- 53
- V1 2A1B8=V0 6- 53
- V2 2A1A06P06E-01 1A4A06J18E-01 1A1B6=T3 3- 51
- V3 2A1A06P06E-02 1A4A06J18E-02 1A1B6=T2 3- 51
- W0 2A1A06P05A-09 1A4A06J14A-09 1B0A0=N0 2- 35
- W1 2A1A06P05A-10 1A4A06J14A-10 1B0A0=N1 2- 35
- W2 2A1A06P06D-09 1A4A06J18D-09 1A1B6=R2 3- 51
- W3 2A1A06P06D-10 1A4A06J18D-10 1A1B6=R3 3- 51
- X0 2A1A06P05B-01 1A4A06J14B-01 1B0A0=H1 2- 35
- X1 2A1A06P05B-02 1A4A06J14B-02 1B0A0=H0 2- 35
- X2 2A1A3=L1 6- 61
- X3 2A1A3=L0 6- 61

DO BIT 19 TO Z REG FAN IN XLTN  
FO REGISTER BIT 18

DO BIT 20 TO Z REG FAN IN XLTN  
NOT(PROG CONTROL) EN; CHL XLTN  
DIGIT DRIVE 24 TO RF 00=37

F= 73+75 TO SUPPR A/D XLTN  
NOT(FCN CODE=72) TO FANOUT  
CODE 20 TO Z REG=D0+P0

NOT(FCN CODE=71) TO FANOUT  
NOT(F=X7) TO MISC CONTROL  
CODE 21 TO Z REG=D0+P0+X0+XLTN  
FO REGISTER BIT 20

DO BIT 21 TO Z REG FAN IN XLTN  
DO BIT 22 TO Z REG FAN IN XLTN  
NOT(F BIT 17) TO MISC CONT  
S/M INTERRUPT ON COMPLETE EN

CODE 22 TO Z REG=D0+P0+X0+XLTN  
NOT(LOCK F XLTN BIT 17)  
CONN + FCN XLTN TO CONN + FCN  
CONTROL  
RIT 00 OF A

PROG CONT=ENABLE CHL 4+7 XLTN  
PROG CONT=ENABLE CHL 0-3 XLTN  
FO REGISTER BIT 21

EARLY FCN XLTN OF 77  
NOT(FCN CODE=7X) TO MISC CONT  
DO BIT 23 TO Z REG FAN IN XLTN  
NOT(EXEC MODE) TO CONTROL XLTN  
NOT FO = BIT 17

EXECUTIVE MODE TO CONTROL XLTN  
DO TO Z REG ENABLE TO Z FAN IN

NOT FCN CODE=74+76 ADDRESS TO  
Z LS2  
NOT(F=71+72) TO Z REG FAN IN  
NOT(BLOCK F XLTN OF 7X)  
PROGRAM CONTROL RF WRITE  
DIGIT DRIVE 26 TO RF 00=37

PROGRAM CONTROL RF READ  
WRITE REGISTER FILE CONTROL  
CODE 23 TO Z REG=D0+P0+X0+XLTN


NOT F BIT 17  
BIT 02 OF A

FO REGISTER BIT 22

BIT 01 OF A

FO REGISTER BIT 28

DIGIT DRIVE 25 TO RF 00=37



CONTROL DATA		PRODUCT	
DEVELOPMENT DIVISION		FO AND DO TRANSLATIONS	
LOC:2BIA9	PART NO.185460	SER:000	
SIZE DRAWING NO. C 60181000	REV. A	SHEET	PAGE 6-23


207

208

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1A2-K1	6- 39		SEARCH BFR NOT(BIT 23) TO D4
A3	2B1A0-D0	6- 5		NOT (CHAN 0 INITIAL RC PRIO)
B0	2B1A4-K1	6- 35		SEARCH BFR NOT(BIT 21) TO D4

B1 2R1A4-K1 6- 29  
 B3 2R1A0-W0 6- 5  
 C0 2R1B2-K1 6- 33  
 C1 2R1B3-K1 6- 31  
 C2 2R1A0-C0 6- 5  
 C3 2R1A0-E0 6- 5  
 D0 2A1A8-C2 6- 55  
 D1 2A1A8-C3 6- 55  
 D2 2R1A0-D1 6- 5  
 D3 2R1A6-J3 6- 13  
 E0 2A1A8-M2 6- 55  
 E1 2A1A8-M3 6- 55  
 E2 2R1A0-U1 6- 5  
 E3 2R1B0-T1 6- 7  
 F0 2A1B8-Q0 6- 53  
 F1 2A1B8-Q1 6- 53  
 F2 2R1A8-H0 6- 17  
 F3 2R1B0-D1 6- 7  
 G0 2A1A8-N3 6- 55  
 G1 2A1A8-N2 6- 55  
 G2 2R1B0-E0 6- 7  
 G3 2R1B0-C0 6- 7  
 H0 2A1B8-M1 6- 53  
 H1 2A1B8-M0 6- 53  
 H2 2R1B0-D0 6- 7  
 H3 2R1A0-X0 6- 5  
 I0 2A1A8-M3 6- 55  
 I1 2A1A8-M2 6- 55  
 I2 2R1B0-W0 6- 7  
 I3 2R1A8-G0 6- 17  
 J0 2R1A3-K1 6- 37  
 J1 2R1A4-I3 6- 35  
 J2 2R1A6-U3 6- 13  
 J3 2R1A0-U0 6- 5  
 K0 2R1A2-I3 6- 39  
 K1 2R1A3-I3 6- 37  
 K2 2R1B0-X0 6- 7  
 K3 2R1B0-U1 6- 7  
 L0 2R1A6-Q2 6- 13  
 L1 2R1B8-X2 6- 11  
 L2 2A1A4-U3 6- 59  
 L3 2A1A4-U2 6- 59  
 M0 2A1A4-P2 6- 59  
 M1 2A1A4-P3 6- 59  
 M2 2A1A4-D3 6- 59  
 M3 2A1A4-D2 6- 59  
 N0 2A1A4-Q3 6- 59  
 N1 2A1A4-Q2 6- 59  
 N2 2A1A4-T2 6- 59  
 N3 2A1A4-T3 6- 59  
 O0 2R1B3-I3 6- 31  
 O1 2R1B4-I3 6- 29  
 O2 2A1A4-C2 6- 59  
 O3 2A1A4-C3 6- 59  
 P0 2R1B2-I3 6- 33  
 P1 2R1A0-T2 6- 5  
 P2 2R1A6-Q1 6- 13  
 P3 2R1A8-G3 6- 17  
 Q0 2R1B0-T2 6- 7  
 Q1 2R1A8-N1 6- 17  
 Q2 2A1B6-N0 6- 43  
 Q3 2A1B6-N1 6- 43  
 R0 2R1A0-C1 6- 5  
 R1 2R1A0-Q0 6- 5  
 R2 2A1B7-L1 6- 41  
 R3 2A1B7-L0 6- 41  
 S0 2A1A4-E0 6- 57  
 S1 2A1B4-E1 6- 57  
 S2 2A1B6-D1 6- 43  
 S3 2A1B6-D0 6- 43  
 T0 2A1B4-O1 6- 57  
 T1 2A1A8-O0 6- 57  
 T2 2R1A6-D2 6- 13  
 T3 2R1B8-O1 6- 11  
 U0 2R1B0-Q2 6- 7  
 U1 2R1A0-L1 6- 5  
 U2 2A1B6-M0 6- 43  
 U3 2A1B6-M1 6- 43  
 V0 2R1B0-L1 6- 7  
 V1 2R1A0-Q2 6- 5  
 V2 2A1B6-E0 6- 43  
 V3 2A1B6-E1 6- 43  
 W0 2A1B4-N1 6- 57  
 W1 2A1B4-N0 6- 57  
 W2 2A1B7-E1 6- 41  
 W3 2A1B7-E0 6- 41  
 X0 2A1B4-U1 6- 57  
 X1 2A1B4-U0 6- 57  
 X2 2R1B8-C0 6- 11

SEARCH BFR NOT(BIT 18) TO D4  
 NOT(CHL 0-3 FINAL BC PRIORITY)  
 SEARCH BFR NOT(BIT 2A) TO D4  
 SEARCH BFR NOT(BIT 19) TO D4  
 NOT (CHAN 2 INITIAL RC PRIO)  
 NOT (CHAN 3 INITIAL RC PRIO)  
 RF SENSE AMP BIT 20 TO D4 REG  
 NOT (CHAN 1 INITIAL RC PRIO)  
 MOVE MODE TO S/M PRIO XLTN  
 RF SENSE AMP BIT 23 TO D4 REG  
 INTERNAL OPR FINAL BC PRIORITY  
 MAIN CONT INITIAL BC PRIORITY  
 RF SENSE AMP BIT 19 TO D4 REG  
 2B1A8-AJ NOT(R/W RF + PROG) BC PRIORITY  
 NOT (CHAN 5 INITIAL RC PRIO)  
 RF SENSE AMP BIT 22 TO D4 REG  
 NOT (CHAN 7 INITIAL BC PRIO)  
 NOT (CHAN 6 INITIAL BC PRIO)  
 RF SENSE AMP BIT 18 TO D4 REG  
 NOT (CHAN 4 INITIAL RC PRIO)  
 NOT(CHL 4-7 FINAL BC PRIORITY)  
 RF SENSE AMP BIT 21 TO D4 REG  
 NOT(CLOCK INITIAL BC PRIORITY)  
 NOT(CLOCK FINAL RC PRIORITY)  
 SEARCH BFR NOT(BIT 22) TO D4  
 SEARCH COMPARE(D4 BIT 03 = D4  
 BIT 21)  
 MOVE FINAL BC PRIORITY  
 NOT(INTERNAL OPR FINAL BC  
 PRIORITY)  
 2B1A8-AH SEARCH COMPARE(D4 BIT 05 = D4  
 BIT 23)  
 SEARCH COMPARE(D4 BIT 04 = D4  
 BIT 22)  
 NOT(TWR INITIAL RC PRIORITY)  
 SRCH + MOVE = INITIAL RC PRIO  
 NOT(SEARCH FIND)  
 NOT(PROG MODE TO BC PRIO XLTN)  
 NOT RF ADDR XLTN BIT 02 TO S  
 R/W REG FILE FINAL BC PRIORITY  
 NOT RF ADDR XLTN BIT 00 TO S  
 PROG CONTROL FINAL BC PRIORITY  
 NOT RF ADDR XLTN BIT 04 TO S  
 SEARCH COMPARE(D4 BIT 01 = D4  
 BIT 19)  
 SEARCH COMPARE(D4 BIT 00 = D4  
 BIT 18)  
 NOT RF ADDR XLTN BIT 01 TO S  
 SEARCH COMPARE(D4 BIT 02 = D4  
 BIT 20)  
 CHAN 0-3 A/D PRIORITY XLTN  
 PROGRAM CONT XLTN TO FAN OUT  
 (PROG CONT)(T150) TO BUSY XLTN  
 CHAN 4-7 A/D PRIORITY XLTN  
 NOT(T154) CLR/SEY SEARCH BFR  
 MOVE CONT XLTN TO Z  
 SEARCH EQUALITY  
 I/O CONTROL XLTN TO FANOUT  
 T150  
 12-BIT MODE CHAN A/D XLTN  
 NOT READY/RC START EN  
 24-BIT MODE I/O CONT XLTN  
 S/M CONTROL XLTN TO S/M BFR  
 TWR CONTROL XLTN TO TWR BFR  
 24-BIT MODE CHAN PRIORITY  
 NOT(CHL 0-3 BC PRIORITY XLTN)  
 SEARCH CONTROL XLTN  
 NOT(CHL 4-7 BC PRIORITY XLTN)  
 12-BIT MODE CHAN PRIORITY  
 PROGRAM CONTROL XLTN  
 12-BIT MODE I/O CONT XLTN  
 CLOCK CONTROL XLTN  
 I/O CONTROL XLTN  
 CLOCK CONT XLTN TO CLOCK BFR




CONTROL DATA	REGISTER FILE ADDRESS	PRODUCT
	TRANSLATIONS, AND SEARCH BFR REGISTER	SIZE DRAWING NO. C 60181000
DEVELOPMENT DIVISION	LOC: 2B1A1 PART NO. 185438	SER.000
	SHEET	PAGE 6-25

209



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1B3-F0	6-31		NOT(TWR BIT 01) CONSOLE TO D4
B0	2R1B4-D2	6-29		D4 BIT 00 TO TYPEWRITER 0 REG
B3	2B1B8-J0	6-11		TYPE IN XLTN TO TWR BFR
C0	2B1B4-F0	6-29		NOT(TWR BIT 00) CONSOLE TO D4
C1	2B1B3-D2	6-31		D4 BIT 01 TO TYPEWRITER 0 REG
C2	2R1B8-S1	6-11		NOT(TYPE IN) XLTN TO TWR BFR
C3	2B1B8-T1	6-11		NOT(TYPE OUT) XLTN TO TWR BFR
D0	2A1A06J15A-02			
D1	2A1A06J16A-02			
D2	2A1A06J15A-01			
D3	2A1A06J16A-01			
D4	2B1B8-L0	6-11		TW 0 REG BIT 00 TO CONSOLE
D5	2A1A06J16F-07			
E0	2R1B6-E2	6-15	2B1B6-RE	TYPE OUT XLTN TO TWR BFR
E3	2A1A06J16F-08			CONSOLE TYPE LOAD SW
F0	2B1B8-W1	6-11		NOT(TYPE CONTROL/WRITE MCS)
F3	2B1B8-T0	6-11		NOT(CONSOLE TYPE LOAD SW)
G0	2A1A06J15A-03			TYPE, CONTROL TO TWR, RCVR
G1	2A1A06J16A-03			NOT(CLEAR TYPE-IN FF)
G2	2A1A06J15A-04			TW 0 REG BIT 01 TO CONSOLE
G3	2A1A06J16A-04			
H0	2R0A6-Q1	6-121		
H3	2R0A6-Q0	6-121		NOT TW BUSY TO STATUS F1
H2	2R1B2-D2	6-33		D4 BIT 02 TO TYPEWRITER 0 REG
H3	2A1A06J15B-07			TW LOAD XLTN TO CONSOLE
H4	2A1A06J16B-07			
H5	2A1A06J15B-08			
H6	2A1A06J16B-08			
I0	2B1A4-F0	6-35		NOT(TWR BIT 03) CONSOLE TO D4
I2	2A1A06J15B-09			TW DUMP XLTN TO CONSOLE
I3	2A1A06J16B-09			
I4	2A1A06J15B-10			
I5	2A1A06J16B-10			
J0	2B1A4-D2	6-35		D4 BIT 03 TO TYPEWRITER 0 REG
J2	2B1B8-S0	6-11		NOT(CLEAR TYPEOUT FF)
J3	2A1A06J16F-05			CONSOLE TYPE DUMP SW
K0	2R1B2-F0	6-33		NOT(TWR BIT 02) CONSOLE TO D4
K2	2A1A06J16F-06			NOT(CONSOLE TYPE DUMP SW)
K3	2R1B8-P1	6-11		TYPE BUSY TO TWR BFR
L0	2A1A06J15A-05			TW 0 REG BIT 02 TO CONSOLE
L1	2A1A06J16A-05			
L2	2A1A06J15A-06			
L3	2A1A06J16F-02			NOT(CONSOLE TYPE FINISH SW)
N0	2R1A3-D2	6-37		CONSOLE TYPE FINISH SW
O0	2B1B8-N1	6-11		D4 BIT 04 TO TYPEWRITER 0 REG
O2	2A1A06J16E-10			NOT(D4 TO TW 0 REG CLR/SET)
O3	2A1A06J16E-09			NOT(CONSOLE TYPE CLEAR SW)
P0	2B0A9-03	6-101		CONSOLE TYPE CLEAR SW
P1	2B0A9-02	6-101		SET TYPE OUT TO TWR CONTROL
P2	2A1A06J16F-04			
P3	2A1A06J16F-03			NOT(CONSOLE TYPE REPEAT SW)
Q0	2B0A9-N2	6-101		CONSOLE TYPE REPEAT SW
Q1	2B0A9-N3	6-101		SET TYPE IN TO TWR CONTROL
Q2	2R1A0-L0	6-5		
Q3	2R1B1-L1	6-9	2B1B1-AN	TWR FINISH XLTN TO FAN OUT
R0	2A1A06J15A-07			NOT(TWR CLEAR REQ) TO CLR BFR
R1	2A1A06J16A-07			TW 0 REG BIT 03 TO CONSOLE
R2	2A1A06J16A-08			
R3	2B1A7-H1	6-1	2B1A7-AE	TWR REPEAT XLTN TO FAN OUT
T0	2B1A2-D2	6-39		NOT(CLEAR TW BFR CONTROLS)
T3	2B1B1-H0	6-9		D4 BIT 05 TO TYPEWRITER 0 REG
U0	2B1A2-F0	6-39		NOT(CLR TYPEWRITER BFR)
U2	2B0A5-B1	6-123		NOT(TWR BIT 05) CONSOLE TO D4
U3	2B0A5-B0	6-123		CLEAR TYPEWRITER FINISH FF
V0	2R1A3-F0	6-37		NOT(TWR BIT 04) CONSOLE TO D4
V2	2B0A6-B1	6-121		CLEAR TYPEWRITER REPEAT FF
V3	2B0A6-B0	6-121		
W0	2A1A06J15B-01			TW 0 REG BIT 05 TO CONSOLE
W1	2A1A06J16B-01			
W2	2A1A06J15R-02			
W3	2A1A06J16R-02			
X0	2R0A9-O0	6-101		CLEAR TYPEWRITER CONTROLS
X1	2R0A9-O1	6-101		
X2	2A1A06J15A-09			TW 0 REG BIT 04 TO CONSOLE
X3	2A1A06J16A-09			
X4	2A1A06J15A-10			
X5	2A1A06J16A-10			




<b>CONTROL DATA</b>		<b>TYPEWRITER 0 REGISTER</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		BITS 0-5, AND TYPEWRITER SWITCHES		C 60181000	
LOC: 2B1B9 PART NO. 1B5281		SER. 000		REV. A	
PAGE 6-27		PAGE 6-27		PAGE 6-27	

211

FAN-OUT

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R1B5=S1	6-21	2B1B4-AL	NOT(RLK CHAR 02) TO D4 BIT 00
A3	2R1B4=V2	6-29		RIT 00 = BIT 06 = D4 REGISTER
B0	2A1B7=L2	6-41		D0 BIT 00 TO Z REG FAN IN
B1	2A1B7=L3	6-41		D4 BIT 00 TO CHL 0-3 FAN OUT
B2	2A0A7=C0	6-133		
B3	2A0A7=C1	6-133		
C0	2A1A7=W1	6-51		
C1	2A1A7=W0	6-51		D0 BIT 12 TO Z REG FAN IN
C2	2C0B7=C0	6-169		D4 BIT 00 TO CHL 4-7 FAN OUT
C3	2C0B7=C1	6-169		
D0	2R2A4=B2	5-65		NOT RC READ BIT 12
D1	2R2A4=B3	5-65		D4 BIT 00 TO TYPewriter 0 REG
D2	2R1B9=B0	6-27		NOT BC READ BIT 00
E0	2R2A9=B2	5-57		
E1	2R2A9=B3	5-57		
E2	2R2A9=D0	5-57		NOT D4 BIT 00 TO MCS VIA F1
E3	2R2A9=D1	5-57		NOT(TWR BIT 00) CONSOLE TO D4
F0	2R1B9=C0	6-27		D0 BIT 18 TO Z REG FAN IN XLTN
F1	2R1A9=W2	6-23		NOT(BIT 00 = BIT 06) D4 REG
F3	2R1B4=S2	6-29	2B1B4-RX	NOT(D0 BIT 18) TO SUPPRESS A/D XLTN
G0	2R1A6=V0	6-13		RS 2 CHAR POS. TO D4 BIT 00
G1	2B1B5=R3	6-21		D4 BIT 06 TO CHL 4-7 FAN OUT
G2	2C0B3=D1	6-173		
G3	2C0B3=D0	6-173		RF SENSE AMP BIT 00 TO D4 REG
H0	2A1B5=R1	6-45		D4 BIT 06 TO CHAN 0-3 FANOUT
H1	2A1B5=R0	6-45		
H2	2A0A3=D1	6-137		
H3	2A0A3=D0	6-137		
I0	2A0A4=L1	6-157		NOT CHL 0-3 RIT 00 F1 TO D4
I1	2A0A4=L0	6-157		NOT(RLK 00/01) TO D4 BIT 00
I2	2R1B5=T1	6-21	2B1B4-A0	SEARCH COMPARE(D4 BIT 00 = D4 BIT 18)
I3	2R1A1=01	6-25		
J0	2R2A2=B2	5-69		NOT RC READ RIT 18
J1	2R2A2=B3	5-69		NOT(CHAR MODE) TO D4 BIT 00
J3	2B1B5=R1	6-21	2B1B4-BJ	SEARCH BFR NOT(BIT 18) TO D4
K1	2R1A1=B1	6-25		
K2	2R2A7=D0	5-61		NOT D4 BIT 06 TO MCS VIA F1
K3	2R2A7=D1	5-61		
L0	2C0A5=L1	6-195		NOT CHL 4-7 BIT 12 F1 TO D4
L1	2C0A5=L0	6-195		
L2	2R2A2=D0	5-69		NOT D4 BIT 18 TO MCS VIA F1
L3	2R2A2=D1	5-69		
M0	2C0B4=P3	6-193		NOT CHL 4-7 BIT 06 F1 TO D4
M1	2C0B4=P2	6-193		D4 BIT 12 TO CHL 0-3 FAN OUT
M2	2A0A7=W2	6-133		
M3	2A0A7=W3	6-133		
N0	2A0A4=P2	6-157		NOT CHAN 0-3 BIT 06 F1 TO D4
N1	2A0A4=P3	6-157		
N3	2B1B3=V2	6-31		(BIT 12 = BIT 18) D4 REG
O0	2R1B5=Q1	6-21		RS 1 CHAR POS. TO D4 BIT 00
O1	2R1B6=K0	6-15	2B1B4-AQ	INPUT TO D4 TIMING = BIT 00
O2	2R2A4=D0	5-65		
O3	2R2A4=D1	5-65		NOT D4 BIT 12 TO MCS VIA F1
P0	2R1A6=B2	6-13		NOT(SEARCH DATA) TO D4 BIT 18
P1	2R1B6=N2	6-15	2B1B4-AR	ENABLE D0 = MCS TO D4 = BIT 00
P2	2C0B7=W2	6-169		D4 BIT 12 TO CHL 4-7 FAN OUT
P3	2C0B7=W3	6-169		
Q0	2A0B5=L1	6-159		NOT CHAN 0-3 BIT 12 F1 TO D4
Q1	2A0B5=L0	6-159		NOT(CHAR+BYTE) TO D4 BIT 00
Q2	2R1B5=Q3	6-21	2B1B4-RN	NOT(RIT 12 = BIT 18) D4 REG
Q3	2R1B3=S2	6-31	2B1B3-RX	
R0	2C0B4=L1	6-193		NOT CHL 4-7 BIT 00 F1 TO D4
R1	2C0B4=L0	6-193		ACT, I/O CHAN ASSY/DISSASSY
R2	2R1A9=A3	6-23	2B1B4-RV	NOT(ACT, I/O = BLOCK D4 BIT 18)
R3	2R1B0=P0	6-7	2B1B4-RU	
S0	2A1A5=L2	6-47		RF SENSE AMP BIT 06 TO D4 REG
S1	2A1A5=L3	6-47		
S2	2R1R4=F3	6-29	2B1B4-RX	NOT(RIT 00 = BIT 06) D4 REG
S3	2R1B0=G3	6-7		SUM OF 00/01/06/07 = EVEN TOTAL
T0	2A1A7=J1	6-51		
T1	2A1A7=J0	6-51		RF SENSE AMP BIT 12 TO D4 REG
T3	2R1B3=A3	6-31		RIT 01 = BIT 07 = D4 REGISTER
U0	2A1A5=U3	6-47		
U1	2A1A5=U2	6-47		D0 BIT 06 TO Z REG FAN IN
U2	2C0A6=G0	6-163		
U3	2C0A6=G1	6-163		D4 BIT 18 TO CHL 4-7 FAN OUT
V0	2A0B5=P3	6-159		
V1	2A0B5=P2	6-159		NOT CHAN 0-3 BIT 18 F1 TO D4
V2	2R1B4=A3	6-29		RIT 00 = BIT 06 = D4 REGISTER
V3	2R1B3=F3	6-31	2B1B4-RW	NOT(RIT 01 = BIT 07) D4 REG
W0	2C0A5=P3	6-195		
W1	2C0A5=P2	6-195		NOT CHL 4-7 BIT 18 F1 TO D4
W3	2R1B0=A3	6-7		SUM OF 00/01/06/07 = ODD TOTAL
X0	2R2A7=B3	5-61		NOT RC READ RIT 06
X1	2R2A7=B2	5-61		
X2	2A0B6=G1	6-127		D4 BIT 18 TO CHL 0-3 FAN OUT
X3	2A0B6=G0	6-127		




<b>CONTROL DATA</b>		<b>DATA BUS REGISTER (D4)</b>		<b>PRODUCT</b>	
		BITS 00, 06, 12, AND 18		SIZE DRAWING NO.	
DEVELOPMENT DIVISION		LOC:2B1B4 PART NO. 183988		C 60181000	
		SER:000		REV. A	
PAGE 6-29				SHEET PAGE	

All characters duplicated on a full sheet

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R1A5-T1	6-19	2B1B3-AL	NOT(RLK CHAR 02) TO D4 BIT 01
A3	2R1B4-T3	6-29		BIT 01 = BIT 07 + D4 REGISTER
B0	2A1B7-H3	6-41		D0 BIT 01 TO Z REG FAN IN
B1	2A1B7-H2	6-41		D4 BIT 01 TO CHL 0-3 FAN OUT
B2	2A0A6-C0	6-135		
B3	2A0A6-C1	6-135		
C0	2A1A7-V1	6-51		
C1	2A1A7-V0	6-51		D0 BIT 13 TO Z REG FAN IN
C2	2C0B6-C0	6-171		D4 BIT 01 TO CHL 4-7 FAN OUT
C3	2C0B6-C1	6-171		
D0	2R2A4-H2	5-65		
D1	2R2A4-H3	5-65		NOT RC READ BIT 13
D2	2R1B9-C1	6-27		D4 BIT 01 TO TYPEWRITER 0 REG
E0	2R2A9-H2	5-57		
E1	2R2A9-H3	5-57		NOT RC READ BIT 01
E2	2R2A9-H0	5-57		
E3	2R2A9-H1	5-57		
F0	2R1B9-A0	6-27		NOT(D4 BIT 01 TO MCS VIA F1
F1	2R1A9-H3	6-23		NOT(YMR BIT 01) CONSOLE TO D4
F3	2R1B4-V3	6-29	2B1B4-RW	D0 BIT 19 TO Z REG FAN IN XLTN
G0	2R1A9-H3	6-23		NOT(BIT 01 = BIT 07) D4 REG
G1	2R1A5-H1	6-19		NOT(D0 BIT 19) TO FORWARD XLTN
G2	2C0B2-D1	6-175		RS 2 CHAR POS, TO D4 BIT 01
G3	2C0B2-D0	6-175		D4 BIT 07 TO CHL 4-7 FAN OUT
H0	2A1B5-U0	6-45		RF SENSE AMP BIT 01 TO D4 REG
H1	2A1B5-U1	6-45		
H2	2A0A2-D1	6-139		D4 BIT 07 TO CHL 0-3 FAN OUT
H3	2A0A2-D0	6-139		
I0	2A0A4-J0	6-157		
I1	2A0A4-J1	6-157		NOT CHAN 0-3 BIT 01 FI TO D4
I2	2R1A5-S1	6-19	2B1B3-A0	NOT(RLK 00/01) TO D4 BIT 01
I3	2R1A1-U0	6-25		SEARCH COMPARE(D4 BIT 01 = D4
J0	2R2A2-H2	5-69		BIT 19)
J1	2R2A2-H3	5-69		
J3	2R1A5-Q3	6-19	2B1B3-BJ	NOT RC READ BIT 19
K1	2R1A1-C1	6-25		NOT(CHAR MODE) TO D4 BIT 01
K2	2R2A7-U0	5-61		SEARCH BFR NOT(BIT 19) TO D4
K3	2R2A7-U1	5-61		
L0	2C0A5-J0	6-195		NOT D4 BIT 07 TO MCS VIA F1
L1	2C0A5-J1	6-195		
L2	2R2A2-U0	5-69		NOT CHL 4-7 BIT 13 FI TO D4
L3	2R2A2-U1	5-69		
M0	2C0B4-O3	6-193		NOT D4 BIT 19 TO MCS VIA F1
M1	2C0B4-O2	6-193		
M2	2A0B7-H3	6-125		NOT CHL 4-7 BIT 07 FI TO D4
M3	2A0B7-H2	6-125		D4 BIT 13 TO CHL 0-3 FAN OUT
N0	2A0A4-O2	6-157		NOT CHAN 0-3 BIT 07 FI TO D4
N1	2A0A4-O3	6-157		
N3	2R1B3-T3	6-31		(BIT 13 = BIT 19) D4 REG
O0	2R1A5-R3	6-19	2B1B3-AQ	RS 1 CHAR POS, TO D4 BIT 01
O1	2R1R6-U0	6-15		INPUT TO D4 TIMING = BIT 01
O2	2R2A4-U0	5-65		
O3	2R2A4-U1	5-65		
P0	2R1A6-E2	6-13	2B1B3-AR	NOT D4 BIT 13 TO MCS VIA F1
P1	2R1R6-N3	6-15		NOT(SEARCH DATA) TO D4 BIT 19
P2	2C0A7-H3	6-161		ENABLE D0 + MCS TO D4 = BIT 01
P3	2C0A7-H2	6-161		D4 BIT 13 TO CHL 4-7 FAN OUT
Q0	2A0B5-J0	6-159		
Q1	2A0B5-J1	6-159		
Q2	2R1A5-R1	6-19	2B1B3-BN	NOT CHAN 0-3 BIT 13 FI TO D4
Q3	2R1B3-V3	6-31	2B1B3-BW	NOT(CHAR-BYTE) TO D4 BIT 01
R0	2C0B4-U0	6-193		NOT(BIT 13 = BIT 19) D4 REG
R1	2C0B4-U1	6-193		
R2	2R1A9-B2	6-23	2B1B3-RV	NOT CHL 4-7 BIT 01 FI TO D4
R3	2R1B0-P1	6-7	2B1B3-RU	ACT, I/O FORWARD ASSY/DISSASSY
S0	2A1A5-L2	6-47		NOT (ACT, I/O = BLOCK D4
S1	2A1A5-L3	6-47		BIT 19)
S2	2R1B4-Q3	6-29	2B1B3-RX	RF SENSE AMP BIT 07 TO D4 REG
S3	2R1A0-Q3	6-5		
T0	2A1A7-L0	6-51		NOT(BIT 12 = BIT 18) D4 REG
T1	2A1A7-L1	6-51		SUM OF 12/13/18/19 = EVEN TOTAL
T3	2R1B3-N3	6-31		
U0	2A1A5-V3	6-47		RF SENSE AMP BIT 13 TO D4 REG
U1	2A1A5-V2	6-47		(BIT 13 = BIT 19) D4 REG
U2	2C0A3-L0	6-165		
U3	2C0A3-L1	6-165		D0 BIT 07 TO Z REG FAN IN
V0	2A0R5-O3	6-159		D4 BIT 19 TO CHL 4-7 FAN OUT
V1	2A0R5-O2	6-159		
V2	2R1B4-N3	6-29	2B1B3-RW	NOT CHAN 0-3 BIT 19 FI TO D4
V3	2R1B3-O3	6-31		(BIT 12 = BIT 18) D4 REG
W0	2C0A5-O3	6-195		NOT(BIT 13 = BIT 19) D4 REG
W1	2C0A5-O2	6-195		
W3	2R1A0-A3	6-5		NOT CHL 4-7 BIT 19 FI TO D4
X0	2R2A7-H3	5-61		SUM OF 12/13/18/19 = ODD TOTAL
X1	2R2A7-H2	5-61		NOT RC READ BIT 07
X2	2A0R3-L1	6-129		
X3	2A0R3-L0	6-129		D4 BIT 19 TO CHL 0-3 FAN OUT


PAGE 6-31



CONTROL DATA	DATA BUS REGISTER (D4) BITS 01, 07, 13, AND 19		PRODUCT
	DEVELOPMENT DIVISION	LOC: 2BIB3 PART NO. 163986	SER:001
SIZE	DRAWING NO.	REV.	
C160181000		A	
SHEET	PAGE		
	6-31		

215


PIN	ORIGIN/DEST	PAU	TEST POINT	SIGNAL DEFINITION
A0	2R1B5-X0	6-21	2B1B2-AL	NOT(RLK CHAR 02) TO D4 BIT 02
A3	2R1B2-V2	6-33		BIT 02 = BIT 08 = D4 REGISTER
B0	2A1B5-E3	6-45		DO BIT 02 TO Z REG FAN-IN
B1	2A1B5-E2	6-45		D4 BIT 02 TO CHL 0-3 FAN OUT
B2	2A0A3-C0	6-137		
B3	2A0A3-C1	6-137		
C0	2A1A7-U3	6-51		DO BIT 14 TO Z REG FAN IN
C1	2A1A7-U2	6-51		D4 BIT 02 TO CHL 4-7 FAN OUT
C2	2C0B3-C0	6-173		
C3	2C0B3-C1	6-173		
D0	2B2A4-T2	5-65		NOT RC READ BIT 14
D1	2R2A4-T3	5-65		D4 BIT 02 TO TYPENRITER 0 REG
D2	2R1B9-H0	6-27		
E0	2B2A9-T2	5-57		NOT RC READ BIT 02
E1	2R2A9-T3	5-57		
E2	2R2A9-Q1	5-57		
E3	2R2A9-Q0	5-57		
F0	2R1B9-K0	6-27		NOT (TMR BIT 02) CONSOLE TO D4
F1	2R1A9-I2	6-23		DO BIT 20 TO Z REG FAN IN XLTN
F3	2R1B2-S2	6-33	2B1B2-RX	NOT (BIT 02 = BIT 08) D4 REG
G1	2R1B5-W2	6-21		RS 2 CHAR POS. TO D4 BIT 02
G2	2C0B7-J0	6-169		D4 BIT 08 TO CHL 4-7 FAN OUT
G3	2C0B7-J1	6-169		
H0	2A1B5-R2	6-45		RF SENSE AMP BIT 02 TO D4 REG
H1	2A1B5-R3	6-45		
H2	2A0A7-J0	6-133		D4 BIT 08 TO CHL 0-3 FAN OUT
H3	2A0A7-J1	6-133		
I0	2A0A4-K0	6-157		
I1	2A0A4-K1	6-157		
I2	2R1B5-U0	6-21	2B1B2-A0	NOT CHAN 0-3 BIT 02 FI TO D4
I3	2R1A1-P0	6-25		NOT (RLK 00/01) TO D4 BIT 02
J0	2B2A2-T2	5-69		SEARCH COMPARE (D4 BIT 02 = D4 BIT 20)
J1	2R2A2-T3	5-69		
J3	2R1B5-V0	6-21	2B1B2-RJ	NOT RC READ BIT 20
K1	2R1A1-C0	6-25		NOT (CHAR MODE) TO D4 BIT 02
K2	2R2A7-Q1	5-61		SEARCH BFR NOT (BIT 20) TO D4
K3	2R2A7-Q0	5-61		
L0	2C0A5-K0	6-195		NOT D4 BIT 08 TO MCS VIA FI
L1	2C0A5-K1	6-195		
L2	2B2A2-Q1	5-69		NOT CHL 4-7 BIT 14 FI TO D4
L3	2R2A2-Q0	5-69		NOT D4 BIT 20 TO MCS VIA FI
M0	2C0B4-N2	6-193		
M1	2C0B4-N3	6-193		NOT CHL 4-7 BIT 08 FI TO D4
M2	2A0A6-W3	6-127		D4 BIT 14 TO CHAN 0-3 FANOUT
M3	2A0A6-W2	6-127		
N0	2A0A4-N3	6-157		NOT CHAN 0-3 BIT 08 FI TO D4
N1	2A0A4-N2	6-157		
N3	2R1A4-T3	6-35		(BIT 14 = BIT 20) D4 REG
O0	2R1B5-W0	6-21		RS 1 CHAR POS. TO D4 BIT 02
O1	2R1B6-P1	6-15	2B1B2-A0	INPUT TO D4 TIMING = BIT 02
O2	2R2A4-Q1	5-65		
O3	2R2A4-Q0	5-65		
P0	2R1A6-E3	6-43		NOT D4 BIT 14 TO MCS VIA FI
P1	2R1A6-E2	6-43		NOT (SEARCH DATA) TO D4 BIT 20
P2	2R1B6-Q2	6-15	2B1B2-AR	ENABLE DD + MCS TO D4 = BIT 02
P3	2C0A6-W3	6-163		D4 BIT 14 TO CHL 4-7 FAN OUT
Q0	2C0A6-W2	6-163		
Q1	2A0B5-K0	6-159		NOT CHAN 0-3 BIT 14 FI TO D4
Q2	2A0B5-K1	6-159		NOT (CHAR-BYTE) TO D4 BIT 02
Q3	2R1A4-V3	6-35	2B1A4-RW	NOT (BIT 14 = BIT 20) D4 REG
R0	2C0B4-K0	6-193		
R1	2C0B4-K1	6-193		NOT CHL 4-7 BIT 02 FI TO D4
S0	2A1A6-J0	6-49		RF SENSE AMP BIT 08 TO D4 REG
S1	2A1A6-J1	6-49		
S2	2R1B2-F3	6-33	2B1B2-RX	NOT (BIT 02 = BIT 08) D4 REG
S3	2R1B0-L2	6-7		SUM OF 02/08/03/09 = EVEN TOTAL
T0	2A1A7-I3	6-51		RF SENSE AMP BIT 14 TO D4 REG
T1	2A1A7-I2	6-51		BIT 03 = BIT 09 = D4 REGISTER
T3	2R1A4-A3	6-35		DO BIT 08 TO Z REG FAN IN
U0	2A1A6-W1	6-49		
U1	2A1A6-W0	6-49		D4 BIT 08 TO Z REG FAN IN
U2	2C0A2-L0	6-167		
U3	2C0A2-L1	6-167		D4 BIT 20 TO CHL 4-7 FAN OUT
V0	2A0B5-N2	6-159		
V1	2A0B5-N3	6-159		NOT CHAN 0-3 BIT 20 FI TO D4
V2	2R1P2-A3	6-33		BIT 02 = BIT 08 = D4 REGISTER
V3	2R1A4-F3	6-35	2B1B2-RW	NOT (BIT 03 = BIT 09) D4 REG
W0	2C0A5-N2	6-195		
W1	2C0A5-N3	6-195		NOT CHL 4-7 BIT 20 FI TO D4
W3	2R1B0-Q2	6-7		SUM OF 02/08/03/09 = ODD TOTAL
X0	2R2A7-T3	5-61		NOT RC READ BIT 08
X1	2R2A7-T2	5-61		
X2	2A0B2-L1	6-131		D4 BIT 20 TO CHAN 0-3 FANOUT
X3	2A0B2-L0	6-131		



CONTROL DATA		DATA BUS REGISTER (D4)		PRODUCT	
		BITS 02,08,14,AND 20			
DEVELOPMENT DIVISION		LOC: 2B1B2 PART NO. 1B3988		DRAWING NO. C 60181000	
		SER: 002		REV. A	
PAGE 6-33				PAGE 6-33	

217


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B1A5-U0	6-19	2B1A4-AL	NOT(RLK CHAR 02) TO D4 BIT 03
A3	2B1B2-T3	6-33		HIT 03 = BIT 09 = D4 REGISTER
B0	2A1B5-D2	6-45		
B1	2A1R5-D3	6-45		D0 BIT 03 TO Z REG FAN IN
B2	2A0A2-C0	6-139		D4 BIT 03 TO CHAN 0-3 FANOUT
B3	2A0A2-C1	6-139		
C0	2A1A7-V3	6-51		D0 BIT 15 TO Z REG FAN IN
C1	2A1A7-V2	6-51		D4 BIT 03 TO CHL 4-7 FAN OUT
C2	2C0B2-C0	6-175		
C3	2C0B2-C1	6-175		
D0	2B2A3-B2	5-67		NOT RC READ BIT 15
D1	2B2A3-B3	5-67		D4 BIT 03 TO TYPEWRITER 0 REG
D2	2B1B9-J0	6-27		
E0	2B2A8-B2	5-59		NOT RC READ BIT 03
E1	2B2A8-B3	5-59		
E2	2B2A8-D0	5-59		NOT D4 BIT 03 TO MCS VIA F1
E3	2B2A8-D1	5-59		NOT(TWR BIT 03) CONSOLF TO D4
F0	2B1B9-I0	6-27		D0 BIT 21 TO Z REG FAN IN XLTN
F1	2B1A9-M2	6-23	2B1B2-RW	NOT(RIT 03 = BIT 09) D4 REG
F3	2B1B2-V3	6-33		RS 2 CHAR POS. TO D4 BIT 03
G1	2B1A5-W0	6-19		D4 BIT 09 TO CHL 4-7 FAN OUT
G2	2C0B6-J0	6-171		
G3	2C0B6-J1	6-171		
H0	2A1B5-U2	6-45		RF SENSE AMP BIT 03 TO D4 REG
H1	2A1B5-U3	6-45		
H2	2A0A6-J0	6-135		D4 BIT 09 TO CHL 0-3 FAN OUT
H3	2A0A6-J1	6-135		
I0	2A0A4-N0	6-157		
I1	2A0A4-N1	6-157		NOT CHAN 0-3 BIT 03 F1 TO D4
I2	2B1A5-X0	6-19	2B1A4-A0	NOT(RLK 00/01) TO D4 BIT 03
I3	2B1A1-J1	6-25		SEARCH COMPARE(D4 BIT 03 = D4 BIT 21)
J0	2B2A1-B2	5-71		
J1	2B2A1-B3	5-71		NOT RC READ BIT 21
J3	2B1A5-O2	6-19	2B1A4-BJ	NOT(CHAR MODE) TO D4 BIT 03
K1	2B1A1-B0	6-25		SEARCH BFR NOT(BIT 21) TO D4
K2	2B2A6-D0	5-63		
K3	2B2A6-D1	5-63		NOT D4 BIT 09 TO MCS VIA F1
L0	2C0A5-N0	6-195		
L1	2C0A5-N1	6-195		NOT CHL 4-7 BIT 15 F1 TO D4
L2	2B2A1-D0	5-71		
L3	2B2A1-D1	5-71		NOT D4 BIT 21 TO MCS VIA F1
M0	2C0B4-M3	6-193		
M1	2C0B4-M2	6-193		NOT CHL 4-7 BIT 09 F1 TO D4
M2	2A0B3-G1	6-129		D4 BIT 15 TO CHAN 0-3 FANOUT
M3	2A0B3-G0	6-129		
N0	2A0A4-M2	6-157		NOT CHAN 0-3 BIT 09 F1 TO D4
N1	2A0A4-M3	6-157		
N3	2B1A4-V2	6-35		(BIT 15 = BIT 21) D4 REG
O0	2B1A5-R2	6-19		RS 1 CHAR POS. TO D4 BIT 03
O1	2B1B6-K1	6-15	2B1A4-AQ	INPUT TO D4 TIMING = BIT 03
O2	2B2A3-D0	5-67		
O3	2B2A3-D1	5-67		NOT D4 BIT 15 TO MCS VIA F1
P0	2B1A6-Q0	6-13		NOT(SEARCH DATA) TO D4 BIT 21
P1	2B1B6-M2	6-15	2B1A4-AR	ENABLE D0 + MCS TO D4 = BIT 03
P2	2C0A3-G1	6-165		D4 BIT 15 TO CHL 4-7 FAN OUT
P3	2C0A3-G0	6-165		
Q0	2A0B5-N0	6-159		
Q1	2A0B5-N1	6-159		NOT CHAN 0-3 BIT 15 F1 TO D4
Q2	2B1A5-V0	6-19	2B1A4-RN	NOT(CHAR+BYTE) TO D4 BIT 03
Q3	2B1A4-S2	6-35	2B1A4-RX	NOT(BIT 15 = BIT 21) D4 REG
R0	2C0B4-N0	6-193		
R1	2C0B4-N1	6-193		NOT CHL 4-7 BIT 03 F1 TO D4
R2	2B1A9-E3	6-23	2B1A4-RV	ACT, I/O OUTPUT = I/O WRITE
R3	2B1B0-R0	6-7	2B1A4-RU	NOT (ACT, I/O = BLOCK D4 BIT 21)
S0	2A1A6-L1	6-49		RF SENSE AMP BIT 09 TO D4 REG
S1	2A1A6-L0	6-49		
S2	2B1A4-Q3	6-35	2B1A4-RX	NOT(RIT 15 = BIT 21) D4 REG
S3	2B1A0-L2	6-5		SUM OF 14/15/20/21 = EVEN TOTAL
T0	2A1A7-L3	6-51		
T1	2A1A7-L2	6-51		RF SENSE AMP BIT 15 TO D4 REG
T3	2B1B2-N3	6-33		(BIT 14 = BIT 20) D4 REG
U0	2A1A6-V1	6-49		
U1	2A1A6-V0	6-49		D0 BIT 09 TO Z REG FAN IN
U2	2C0A7-L0	6-161		
U3	2C0A7-L1	6-161		D4 BIT 21 TO CHL 4-7 FAN OUT
V0	2A0B5-M3	6-159		
V1	2A0B5-M2	6-159		NOT CHAN 0-3 BIT 21 F1 TO D4
V2	2B1A4-N3	6-35		(BIT 15 = BIT 21) D4 REG
V3	2B1B2-Q3	6-33	2B1A4-RW	NOT(RIT 14 = BIT 20) D4 REG
W0	2C0A5-M3	6-195		
W1	2C0A5-M2	6-195		NOT CHL 4-7 BIT 21 F1 TO D4
W3	2B1A0-B2	6-5		SUM OF 14/15/20/21 = ODD TOTAL
X0	2B2A6-B3	5-63		NOT RC READ BIT 09
X1	2B2A6-B2	5-63		
X2	2A0B7-L1	6-125		D4 BIT 21 TO CHL 0-3 FAN OUT
X3	2A0B7-L0	6-125		



219




PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R1P5-X1	6-21	2B1A3-AL	NOT(PLK CHAR 02) TO D4 BIT 04
A3	2R1A3-V2	6-37		HIT 04 = BIT 10 D4 REG
B0	2A1A5-W1	6-47		D0 BIT 04 TO Z RFG FAN IN
B1	2A0A7-D1	6-135		D4 BIT 04 TO CHAN 0-3 FANOUT
B3	2A0A7-D0	6-133		
C0	2A1R8-N1	6-53		D0 BIT 16 TO Z RFG FAN IN
C1	2A1R8-N0	6-53		D4 BIT 04 TO CHL 4-7 FAN OUT
C2	2C0R7-D1	6-169		
C3	2C0R7-D0	6-169		
D0	2R2A3-M2	5-67		NOT PC READ RIT 16
D1	2R2A3-M3	5-67		D4 BIT 04 TO TYPEWRITER 0 REG
D2	2R1R9-N0	6-27		
E0	2R2A8-M2	5-59		NOT PC READ RIT 04
E1	2R2A8-M3	5-59		
E2	2R2A8-O0	5-59		
E3	2R2A8-O1	5-59		NOT D4 BIT 04 TO MCS VIA FI
F0	2R1R9-V0	6-27		NOT(TWR RIT 04) CONSOLF TO D4
F1	2R1A9-M3	6-23		D0 BIT 22 TO Z REG FAN IN XLTN
F3	2R1A3-S2	6-37	2B1A3-RX	NOT(PIT 04 = BIT 10) D4 REG
G1	2R1R5-O3	6-21		RS 2 CHAR POS. TO D4 BIT 04
G2	2C0R3-J0	6-173		D4 BIT 10 TO CHL 4-7 FAN OUT
G3	2A1A5-J0	6-47		WF SFNSE AMP RIT 04 TO D4 REG
H0	2A1A5-J1	6-47		D4 BIT 10 TO CHL 0-3 FAN OUT
H1	2A0A3-J0	6-137		
H3	2A0A3-J1	6-137		
I0	2A0A4-L0	6-157		NOT CHAN 0-3 BIT 04 FI TO D4
I1	2A0A4-L1	6-157		NOT(PLK 00/D1) TO D4 BIT 04
I2	2R1R5-U1	6-21	2B1A3-A0	SEARCH COMPARE(D4 BIT 04 = D4 RIT 22)
I3	2R1A1-K1	6-25		
J0	2R2A1-M2	5-71		NOT PC READ RIT 22
J1	2R2A1-M3	5-71		NOT(CHAR MODE) TO D4 BIT 04
J3	2R1R5-V1	6-21	2B1A3-RJ	SEARCH BFR NOT(BIT 22) TO D4
K1	2R1A1-J0	6-25		
K2	2R2A6-O0	5-63		NOT D4 BIT 10 TO MCS VIA FI
K3	2R2A6-O1	5-63		
L0	2C0A5-L0	6-195		NOT CHL 4-7 RIT 16 FI TO D4
L1	2C0A5-L1	6-195		
L2	2R2A1-O0	5-71		NOT D4 BIT 22 TO MCS VIA FI
L3	2R2A1-O1	5-71		
M0	2C0B4-K2	6-193		NOT CHL 4-7 RIT 10 FI TO D4
M1	2C0R4-K3	6-193		D4 BIT 16 TO CHL 0-3 FAN OUT
M2	2A0R2-W3	6-131		
M3	2A0R2-W2	6-131		
N0	2A0A4-K3	6-157		NOT CHAN 0-3 BIT 10 FI TO D4
N1	2A0A4-K2	6-157		
N3	2R1A2-V2	6-39		(BIT 16 = BIT 22) D4 REG
O0	2R1R5-W1	6-21		RS 1 CHAR POS. TO D4 BIT 04
O1	2R1R6-L0	6-15	2B1A3-A0	INPUT TO D4 TIMING - BIT 04
O2	2R2A3-O0	5-67		NOT D4 BIT 16 TO MCS VIA FI
O3	2R2A3-O1	5-67		NOT(SEARCH DATA) TO D4 BIT 22
P0	2R1A6-W1	6-13	2B1A3-AR	ENABLE D0 + MCS TO D4 - HIT 04
P1	2R1R6-M3	6-15		D4 BIT 16 TO CHL 4-7 FAN OUT
P2	2C0A2-W3	6-167		
P3	2C0A2-W2	6-167		
Q0	2A0R5-L0	6-159		NOT CHAN 0-3 BIT 16 FI TO D4
Q1	2A0R5-L1	6-159		NOT(CHAR+BYTF TO D4 BIT 04
Q2	2R1R5-P3	6-21	2B1A3-RN	NOT(RIT 16 = BIT 22) D4 REG
Q3	2R1A2-S2	6-39	2B1A2-PX	
R0	2C0R4-L0	6-193		NOT CHL 4-7 RIT 04 FI TO D4
R1	2C0R4-L1	6-193		ACT. I/O INPUT - I/O READ
R2	2R1A9-E2	6-23	2B1A3-RV	NOT (ACT, I/O = BLOCK D4 RIT 22)
R3	2R1R0-R1	6-7	2B1A3-RU	WF SFNSE AMP RIT 10 TO D4 REG
S0	2A1A6-I2	6-49		NOT(RIT 04 = BIT 10) D4 REG
S1	2A1A6-I3	6-49		SUM OF 04/05/10/11= EVEN TOTAL
S2	2R1A3-F3	6-37	2B1A3-RX	
S3	2R1R0-B3	6-7		WF SFNSE AMP BIT 16 TO D4 REG
T0	2A1R8-L0	6-53		(BIT 05 = RIT 11) D4 REG
T1	2A1R8-L1	6-53		D0 BIT 10 TO Z RFG FAN IN
T3	2R1A2-A3	6-39		D4 BIT 22 TO CHL 4-7 FAN OUT
U0	2A1A6-U3	6-49		
U1	2A1A6-U2	6-49		
U2	2C0A6-L0	6-163		NOT CHAN 0-3 BIT 22 FI TO D4
U3	2C0A6-L1	6-163		HIT 04 = BIT 10 D4 RFG
V0	2A0R5-K2	6-159		NOT(RIT 05 = BIT 11) D4 REG
V1	2A0R5-K3	6-159		
V2	2R1A3-A3	6-37	2B1A3-RW	NOT CHL 4-7 RIT 22 FI TO D4
V3	2R1A2-F3	6-39		SUM OF 04/05/10/11= ODD TOTAL
W0	2C0A5-K2	6-195		NOT PC READ RIT 10
W1	2R1R0-G2	6-7		
W3	2R2A6-M3	5-63		
X0	2R2A6-M2	5-63		
X1	2A0R6-L1	6-127		D4 BIT 22 TO CHL 0-3 FAN OUT
X2	2A0R6-L0	6-127		
X3	2A0R6-L1	6-127		



CONTROL DATA CORPORATION DEVELOPMENT DIVISION	DATA BUS REGISTER (D4) BITS 04, 10, 16, AND 22	PRODUCT
	LOC: 2B1A3 PART NO. 183988 SER. 004	
	SIZE DRAWING NO. C 60181000	REV. A
	SHEET	PAGE 6-37

221


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R1A5-U1	6-19	2B1A2-AL	NOT(RLK CHAR 02) TO D4 BIT 05 (BIT 05 = BIT 11) D4 REG
A3	2R1A3-T3	6-37		
B0	2A1A5-V1	6-47		
B1	2A1A5-V0	6-47		D0 BIT 05 TO Z REG FAN IN D4 BIT 05 TO CHL 0-3 FAN OUT
B2	2A0A6-D1	6-135		
B3	2A0A6-D0	6-135		
C0	2A1B8-U1	6-53		
C1	2A1B8-U0	6-53		D0 BIT 17 TO Z REG FAN IN D4 BIT 05 TO CHL 4-7 FAN OUT
C2	2C0B6-D1	6-171		
C3	2C0B6-D0	6-171		
D0	2R2A3-T2	5-67		
D1	2R2A3-T3	5-67		NOT RC READ BIT 17 D4 BIT 05 TO TYPENRIYER 0 REG
D2	2R1B9-T0	6-27		
E0	2R2A8-T2	5-59		
E1	2R2A8-T3	5-59		NOT RC READ BIT 05
E2	2R2A8-Q1	5-59		
E3	2R2A8-Q0	5-59		
F0	2B1R9-U0	6-27		NOT D4 BIT 05 TO MCS VIA F1 NOT(TWR BIT 05) CONSOLE TO D4
F1	2R1A9-Q2	6-23	2B1A3-RW	D0 BIT 23 TO Z REG FAN IN XLTN NOT(RIT 05 = BIT 11) D4 REG
F3	2R1A3-V3	6-37		RS 2 CHAR POS. TO D4 BIT 05 D4 BIT 11 TO CHL 4-7 FAN OUT
G1	2R1A5-W1	6-19		
G2	2C0B2-J0	6-175		
G3	2C0B2-J1	6-175		
H0	2A1A5-L1	6-47		RF SENSE AMP BIT 05 TO D4 REG
H1	2A1A5-L0	6-47		
H2	2A0A2-J0	6-139		D4 BIT 11 TO CHL 0-3 FAN OUT
H3	2A0A2-J1	6-139		
I0	2A0A4-M1	6-157		
I1	2A0A4-M0	6-157	2B1A2-A0	NOT CHAN 0-3 BIT 05 F1 TO D4 NOT(RLK 00/01) TO D4 BIT 05
I2	2R1A5-X1	6-19		SEARCH COMPARE(D4 BIT 05 = D4 BIT 23)
I3	2R1A1-K0	6-25		
J0	2R2A1-T2	5-71		
J1	2R2A1-T3	5-71	2B1A2-BJ	NOT RC READ BIT 23 NOT(CHAR MODE) TO D4 BIT 05
J3	2R1A5-P3	6-19		SEARCH BFR NOT(BIT 23) TO D4
K1	2R1A1-A0	6-25		
K2	2R2A6-Q1	5-63		
K3	2R2A6-Q0	5-63		NOT D4 BIT 11 TO MCS VIA F1
L0	2C0A5-M1	6-195		
L1	2C0A5-M0	6-195		NOT CHL 4-7 BIT 17 F1 TO D4
L2	2R2A1-Q1	5-71		
L3	2R2A1-Q0	5-71		NOT D4 BIT 23 TO MCS VIA F1
M0	2C0B4-L2	6-193		
M1	2C0B4-L3	6-193		NOT CHL 4-7 BIT 11 F1 TO D4 D4 BIT 17 TO CHAN 0-3 FANOUT
M2	2A0B7-G1	6-125		
M3	2A0B7-G0	6-125		
N0	2A0A4-L3	6-157		NOT CHAN 0-3 BIT 11 F1 TO D4
N1	2A0A4-L2	6-157		
N3	2R1A2-T3	6-39		(BIT 17 = BIT 23) D4 REG
O0	2R1A5-O3	6-19	2B1A2-A0	RS 1 CHAR POS. TO D4 BIT 05 INPUT TO D4 TIMING = BIT 05
O1	2R1B6-M1	6-15		
O2	2R2A3-Q1	5-67		
O3	2R2A3-Q0	5-67		NOT D4 BIT 17 TO MCS VIA F1 NOT(SEARCH DATA) TO D4 BIT 23
P0	2R1A6-W2	6-13	2B1A2-AR	ENABLE D0 + MCS TO D4 = BIT 05 D4 BIT 17 TO CHL 4-7 FAN OUT
P1	2R1B6-O3	6-15		
P2	2C0A7-G1	6-161		
P3	2C0A7-G0	6-161		
Q0	2A0B5-M1	6-159		
Q1	2A0B5-M0	6-159	2B1A2-RN	NOT CHAN 0-3 BIT 17 F1 TO D4 NOT(CHAR+BYTE) TO D4 BIT 05
Q2	2R1A5-V1	6-19	2B1A2-RW	NOT(RIT 17 = BIT 23) D4 REG
Q3	2R1A2-V3	6-39		
R0	2C0B4-M1	6-193		
R1	2C0B4-M0	6-193		NOT CHL 4-7 BIT 05 F1 TO D4 RF SENSE AMP BIT 11 TO D4 REG
S0	2A1A6-L2	6-49		
S1	2A1A6-L3	6-49	2B1A2-RX	NOT(RIT 16 = BIT 22) D4 REG SUM OF 16/17/22/23 = EVEN TOTAL
S2	2R1A3-Q3	6-37		
S3	2R1A0-B3	6-5		
T0	2R1A0-B0	6-5		
T1	2R1A0-B1	6-5		REG. FILE TO D4 REG. = BIT 17 (BIT 17 = RIT 23) D4 REG
T3	2R1A2-N3	6-39		
U0	2A1A6-V3	6-49		
U1	2A1A6-V2	6-49		D0 BIT 11 TO Z REG FAN IN
U2	2C0A3-W2	6-165		
U3	2C0A3-W3	6-165		D4 BIT 23 TO CHAN 4-7 FANOUT
V0	2A0B5-L2	6-159		
V1	2A0B5-L3	6-159		NOT CHAN 0-3 BIT 23 F1 TO D4 (BIT 16 = RIT 22) D4 REG
V2	2R1A3-N3	6-37	2B1A2-RW	NOT(RIT 17 = BIT 23) D4 REG
V3	2R1A2-O3	6-39		
W0	2C0A5-L2	6-195		
W1	2C0A5-L3	6-195		NOT CHL 4-7 RIT 23 F1 TO D4
X0	2R1A0-G2	6-5		SUM OF 16/17/22/23 = ODD TOTAL
X1	2R2A6-T3	5-63		NOT RC READ BIT 11
X2	2A0B3-W3	6-129		D4 BIT 23 TO CHL 0-3 FAN OUT
X3	2A0B3-W2	6-129		



<b>CONTROL DATA</b>		<b>DATA BUS REGISTER (D4)</b> BITS 05, 11, 17, AND 23		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		LOC: 2B1A2 PART NO. 183988		SER: 005	
SIZE	DRAWING NO.	REV.			
C	60181000	A			
SHEET	PAGE				
	6-39				

223

PIN	ORIGIN/DEST	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2A1B6-V2	6-43		NOT (BC FCN CODE = 72)
A3	2A1B8-W0	6-53	2A1B7-RA	Z REG BIT 17 TO DIGIT FAN OUT
B0	2A1A8-R3	6-55		NOT (F REG TO Z REG) TO FAN OUT
B1	2A1A4-E3	6-59		RC FCN CODE = 72
B2	2A1A0-V0	6-83		
B3	2A1A0-V1	6-83		DIGIT DRIVE 17 TO RF 40-77
C0	2A1A0-R1	6-81		DIGIT DRIVE 19 TO RF 40-77
C1	2A1A0-R0	6-81		
C2	2A1A2-V1	6-71		DIGIT DRIVE 17 TO RF 00-37
C3	2A1A2-V0	6-71		
D0	2A1A8-D0	6-55		NOT (CLOCK CONTROL) TO FAN OUT
D1	2A1B6-K0	6-43		CLOCK CONT TO Z REG CONTROL
D2	2B1B7-S0	6-3		T151
D3	2B1B7-S1	6-3		
E0	2B1A1-W3	6-25		CLOCK CONTROL XLTN
E1	2B1A1-W2	6-25		Z REG BIT 18 TO DIGIT FAN OUT
E3	2A1B8-X1	6-53	2A1B7-RE	
F0	2B1B1-W0	6-9		NOT (F = 72)
F1	2B1B1-W1	6-9		
F2	2A1A2-S0	6-69		DIGIT DRIVE 18 TO RF 00-37
F3	2A1A2-S1	6-69		DIGIT DRIVE 19 TO RF 00-37
G0	2A1A2-R1	6-69		DIGIT DRIVE 18 TO RF 40-77
G1	2A1A2-R0	6-69		
G2	2A1A0-S1	6-81		DIGIT DRIVE 18 TO RF 40-77
G3	2A1A0-S0	6-81		
H0	2B1A6-R0	6-13		D0 TO Z REG ENABLE TO FAN OUT
H1	2B1A6-R1	6-13		
H2	2A1B6-L3	6-43		T151 TO RF WRITE F/F
H3	2A1B6-O3	6-43		NOT (D0 BIT 01) TO WORD MOVE TRANSLATION
I0	2A1A4-S1	6-59	2A1B7-AF	NOT (S REG BUSY) - EN TIMING CHAIN START
I1	2A1B8-W1	6-53	2A1B7-AE	Z REG BIT 19 TO DIGIT FAN OUT
I2	2A1R5-F1	6-45		D0 BIT 01 TO Z REG BIT 01
I3	2A1B6-N2	6-43		NOT (D0 BIT 0) TO WORD MVE XLTN
J0	2B1B7-S3	6-3		
J1	2B1B7-S2	6-3		NORMAL TIMING SEL. TO Z PANEL
J2	2B1B1-R0	6-9		T152
J3	2B1B1-R1	6-9		
K0	2B1B7-U2	6-3		FAST TIMING SELECT TO Z PANEL
K1	2B1B7-U3	6-3		
K2	2A1B5-B0	6-45		D0 BIT 00 TO Z REG BIT 00
L0	2B1A1-R3	6-25		T150
L1	2B1A1-R2	6-25		
L2	2B1B4-B0	6-29		
L3	2B1B4-B1	6-29		D0 BIT 00 TO Z REG FAN IN
M0	2A1B6-L2	6-43		NOT (T190) TO USE S03 F/F XLTN
M2	2B1B3-B1	6-31		D0 BIT 01 TO Z REG FAN IN
M3	2B1B3-B0	6-31		
N1	2A1B6-A3	6-43	2A1B7-AG	ENABLE TIMING CHAIN START XLTN
O0	2A1B6-J3	6-43		T150 TO SET S BUSY/INP TO Z XLTN
O2	2B1A8-P0	6-17		T154
O3	2B1A8-P1	6-17		
P0	2A1B6-A0	6-43	2A1B7-A0	EN T153 TO T154 XLTN TO TIMING CHAIN
P2	2B1B7-E2	6-3		
P3	2B1B7-E3	6-3		T154
Q1	2A1B4-A0	6-57	2A1B7-AR	NOT (T158) TO CLEAR T157
R0	2A1B6-G1	6-43	2A1B7-AS	EN T155 TO T156 XLTN TO TIMING CHAIN
R1	2A1B5-V3	6-45	2A1B7-AV	WORD ADDR BIT 00 TO PF XMTR
R2	2A1B6-K2	6-43		T154 TO USE S03 FF - INPUT TO Z XLTN
S0	2B1B1-X1	6-9		T153
S1	2B1B1-X0	6-9		T155
S2	2B1B7-M0	6-3		
S3	2B1B7-M1	6-3		
T1	2A1B6-R0	6-43		T156 TO SET S03 AND INPUT TO Z XLTN
U0	2A2A8-V3	5-9		
U1	2A2A8-V2	5-9		RC S BUS BIT 00 TO PAGE FILE
U2	2A1B6-F3	6-43		T155 TO PF REQUEST XLTN
V0	2B1B7-X0	6-3		T156
V1	2B1B7-X1	6-3		
V2	2A1R4-R3	6-57		NOT (T154) TO CHAR. AND WRITE STORAGE FFS
V3	2A1B6-G2	6-43		T154 TO PF REQUEST XLTN
W1	2A1B5-M3	6-45	2A1B7-AZ	WORD ADDR BIT 01 TO PF XMTR
W2	2A1B6-K3	6-43		T157 TO RF WRITE AND S/M FFS
W3	2A1B6-F0	6-43		NOT (T157) TO BC PAGE FILE F/FS
X0	2A2A9-V3	5-11		
X1	2A2A9-V2	5-11		RC S BUS BIT 01 TO PAGE FILE
X2	2B1A8-U3	6-17		
X3	2B1A8-U2	6-17		T157




<b>CONTROL DATA</b>		<b>TIMING CHAIN</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		T150-T157		SIZE: DRAWING NO. C 60181000 REV. A	
LOC: 2A1B7 PART NO. 184854		SER. 000		SHEET PAGE 6-41	

2 Reg Bit 19 fan out

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1B7-P0	6- 41	2A1B7-A0	EN T153 TO T154 XLTN TO TIMING CHAIN
A3	2A1B7-N1	6- 41	2A1B7-AG	ENABLE TIMING CHAIN START XLTN
B0	2A1A4-M3	6- 59		NOT(PROGRAM OPR, XLTN)=Z CONT
B1	2A1A4-O3	6- 59		NOT (READ/WRITE RF XLTN) = Z CONTROL
B2	2A1B4-A3	6- 57		NOT (S/M FIRST CYCLE) = BLOCK INT CODE 4
B3	2A1B8-D0	6- 53		MOVE DECR RF U7 XLTN TO GR 4
C0	2R1A8-X2	6- 17		
C1	2R1A8-X3	6- 17		NOT RC DATA REG BUSY
C2	2A1B4-D1	6- 57		WORD MOVE TO INCR/PART. WRITE XLTN
C3	2A1B5-D1	6- 45		NOT (S/M FIRST CYCLE) = BLOCK INT CODE 1
D0	2R1A1-S3	6- 25		NOT READY/BC START EN
D1	2R1A1-S2	6- 25		
D2	2R1A8-V2	6- 17		
D3	2R1A8-V3	6- 17		MAINT MODE BLOCK RF INCREMENT
E0	2R1A1-V2	6- 25		PROGRAM CONTROL XLTN
E1	2R1A1-V3	6- 25		
E2	2R1A6-N2	6- 13		NON-CONSECUTIVE MOVE CYCLE
E3	2R1A6-N3	6- 13		
F0	2A1B7-W3	6- 41		NOT(T157) TO BC PAGE FILE F/FS

F1	2A1A8-D2	6-55	SUM TO Z XLTN TO FAN OUT
F2	2A1B5-K0	6-45	S/M FIRST CYCLE-EN RF SENSE
F3	2A1B7-U2	6-41	AMPL 00
G0	2A1A8-L0	6-55	T155 TO PF REQUEST XLTN
G1	2A1B7-R0	6-41	NOT (S/M BFR XLTN) TO FAN OUT
G2	2A1B7-V3	6-41	EN T155 TO T156 XLTN TO TIMING
G3	2A1A4-V0	6-59	CH1A
H0	2A1A8-X3	6-55	T154 TO PF REQUEST XLTN
H1	2A1B4-O3	6-57	NOT(WRITE REGISTER FILE F/F)
H2	2A1A4-N1	6-59	NOT(ENABLE RF TO D4) TO FANOUT
H3	2A1B8-X2	6-53	SUPPR WORD MARK ON I/O ACT.
I0	2R1A8-F1	6-17	USE S REG BIT 03 = WRITE XLTN
I1	2R1A8-F0	6-17	NOT(WORD MOVE) = BLK SUM 17/18
I2	2A1B7-M0	6-41	
I3	2A1B7-H2	6-41	
J0	2R1B1-D1	6-9	
J1	2R1R1-D0	6-9	
J2	2A1A4-V3	6-59	
J3	2A1B7-O0	6-41	
K0	2A1B7-D1	6-41	
K1	2A1B4-P1	6-57	
K2	2A1B7-R2	6-41	
K3	2A1B7-H2	6-41	
L0	2A2A6-C1	9-1	
L1	2A2A6-C0	9-1	
L2	2R1A7-S1	6-1	
L3	2R1A7-S0	6-1	
M0	2R1A1-U2	6-25	
M1	2R1A1-U3	6-25	
M2	2R1A6-K3	6-13	
M3	2R1A6-K2	6-13	
N0	2R1A1-Q2	6-25	
N1	2R1A1-Q3	6-25	
N2	2A1B7-I3	6-41	
N3	2A1A6-P2	6-49	
O0	2A1B5-W1	6-45	
O1	2A1B4-D0	6-57	
O2	2A1B5-E0	6-45	
O3	2A1B7-H3	6-41	
P0	2A1B8-X3	6-53	
P1	2A1A7-P2	6-51	
P2	2A1R5-K1	6-45	
P3	2A1A4-B3	6-59	
Q0	2A1A8-B3	6-55	
Q1	2A1A5-P2	6-47	
Q2	2A1B8-G0	6-53	
Q3	2A1A4-F2	6-59	
R0	2A1B7-T1	6-41	
R1	2A1A4-N3	6-59	
R2	2A1B8-W0	6-53	
R3	2A1B8-X0	6-53	
S0	2A1A06P05C-04	2-11	
S1	1A4A06J14C-04	2-11	
S2	1R0B8-01	2-11	
S3	2A1A06P05C-03	2-11	
T0	1A4A06J14C-03	2-11	
T1	1R0B8-00	2-11	
T2	2A1A06P05C-02	2-11	
T3	1A4A06J14C-02	2-11	
U0	1R0B8-T1	2-11	
U1	1R0B8-T0	2-11	
U2	2A1A4-F3	6-59	
U3	2A1A4-RX	6-59	
U4	2A1A8-X2	6-55	
U5	2A1A8-Q0	6-55	
U6	2A1B5-U0	6-45	
U7	2A1A4-X0	6-59	
U8	2A1B8-J1	6-53	
U9	2A1B5-M0	6-45	
V1	2A1B8-I3	6-53	
V2	2A1B7-A0	6-41	
V3	2A1A4-Q1	6-59	
W0	2R1A9-S1	6-23	
W1	2R1A9-S0	6-23	
W2	2R1A7-J2	6-1	
W3	2R1A7-J3	6-1	
X0	2R1A9-E1	6-23	
X1	2R1A9-E0	6-23	
X2	2R1B1-T0	6-9	
X3	2R1R1-T1	6-9	

SUM TO Z XLTN TO FAN OUT  
S/M FIRST CYCLE-EN RF SENSE  
AMPL 00  
T155 TO PF REQUEST XLTN  
NOT (S/M BFR XLTN) TO FAN OUT  
EN T155 TO T156 XLTN TO TIMING  
CH1A  
T154 TO PF REQUEST XLTN  
NOT(WRITE REGISTER FILE F/F)  
NOT(ENABLE RF TO D4) TO FANOUT  
SUPPR WORD MARK ON I/O ACT.  
USE S REG BIT 03 = WRITE XLTN  
NOT(WORD MOVE) = BLK SUM 17/18  
PAGE FILE ADDRESS REPLY TO Z  
NOT(T150) TO USE S03 F/F XLTN  
T151 TO RF WRITE F/F  
NOT RC CLEAR  
NOT(ADDRESS BUSY) TO S REG  
T150 TO SET S BUSY/INP TO Z  
XLTN  
CLOCK CONT TO Z REG CONTROL  
NOT(I/O WITH A XLTN) TO CONT  
T154 TO USE S03 FF = INPUT  
TO Z XLTN  
T157 TO RF WRITE AND S/M FFS  
RC PAGE FILE REQUEST  
T161 TO Z PANEL = CLR S BUSY  
SEARCH CONTROL XLTN  
CONSECUTIVE MOVE CYCLE  
MOVE CONT XLTN TO Z  
NOT(DO BIT 0) TO WORD MVE XLTN  
INPUT TO Z REG TIMING =GROUP 2  
INPUT TO Z REG TIMING =GROUP 0  
EN CLOCK INTERRUPT  
NOT(F BIT 00) TO WORD MVE XLTN  
NOT(DO BIT 01) TO WORD MOVE  
TRANSLATION  
INPUT TO Z REG TIMING =GROUP 4  
INPUT TO Z REG TIMING =GROUP 3  
NOT(F BIT 01) TO WORD MVE XLTN  
F BIT 00 TO S REG FAN IN  
INPUT TO Z REG TIMING =GROUP 5  
INPUT TO Z REG TIMING =GROUP 1  
NOT (Z REG BIT 17) TO SENSE  
EQUAL Z  
F BIT 01 TO S REG FAN IN  
T156 TO SET S03 AND INPUT TO  
Z XLTN  
SET S REG BIT 03 = BFR XLTN  
NOT (Z REG BIT 19) TO SENSE  
EQUAL Z  
NOT (Z REG BIT 18) TO SENSE  
EQUAL Z  
DO TO BLOCK CONT, BIT 19  
Z UPPER 7 = ZERO TO MOVE CONT  
DO TO BLOCK CONT, BIT 18  
NOT (F = 71 THROUGH 76) TO S  
INPUT TRANSLATION  
Z UPPER 4 EQUAL ZERO  
F=74 = 76 TO LS2 XLTN FAN-OUT  
FORCP BIT 01 TO Z ON ACTIVATE  
F=71 THRU 76 TO EN RF WRITE  
CONTROL BITS  
RF READ XLTN ON PROG OPERATION  
NOT (BLOCK BIT 00 TO Z ON  
ACT.)  
F=73 THRU 76 TO CHL SEL XLTN  
NOT (BC FCN CODE = 72)  
NOT(F=71+72) TO S INPUT XLTN  
NOT FCN CODE=74+76=ADDRESS TO  
Z LS2  
T160 TO Z PANEL = CLR RF WRITE  
FCN CODE = 73 = 76 TIMED XLTN  
NOT(F=71)



227




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1B4-C0	6-57		INCR + DECR BY 4 TO GRP 0
A3	2A1B3-X0	6-65		SENSE RF 00-37 NOT(BIT 03)
B0	2A1B7-K2	6-41		DO BIT 00 TO Z REG BIT 00
B1	2A1R4-H1	6-57		INCR OR DECR BY 2 TO GROUP 0
B2	2A1R1-X0	6-77		SENSE RF 40-77 NOT(BIT 03)
B3	2A1R4-S3	6-97		INCREMENT RF L17 TO BITS 02/03
C0	2A1R4-O2	6-57		INCREMENT RF L17 TO BITS 00/01
C1	2A1R4-R2	6-57		DECREMENT RF L17 TO BITS 00/01
C2	2A1R4-S2	6-57		DECREMENT RF L17 TO BITS 02/03
C3	2A1B3-S1	6-65		SENSE RF 00-37 NOT(BIT 02)
D0	2A1B3-T1	6-65		SENSE RF 00-37 NOT(BIT 00)
D1	2A1B6-C3	6-43		NOT (S/M FIRST CYCLE) * BLOCK INT CODE 1
D2	2B1A4-B0	6-35		
D3	2B1A4-B1	6-35		DO BIT 03 TO Z REG FAN IN
E0	2A1B6-O2	6-43		NOT(F BIT 00) TO WORD MVE XLTN

A13  
 6 = 1.7V  
 7 = 1.1V  
 where Reg 0 = 7-7  
 Reg 50 = 0-0  
 Reg 0 = 0-0  
 Reg 50 = 7-7

Sense An → Increment by +1 into 20 - RT

Address Increment 1, 2 or 4

E1	2A1R1-T1	6-77	SENSE RF 40-77 NOT(BIT 00)
E2	2R1R2-B1	6-33	NO BIT 02 TO Z REG FAN-IN
E3	2R1R2-B0	6-33	
F0	2A1A5-C0	6-47	RIT 01 GENERATE TO GROUP 1
F1	2A1R7-12	6-41	NO BIT 01 TO Z REG RIT 01
F2	2A1R1-S1	6-77	SENSE RF 40-77 NOT(BIT 02)
F3	2A1A4-A3	6-59	NOT(F BIT 02) TO S REG FAN IN
G0	2R0A8-D0	6-109	
G1	2R0A8-D1	6-109	F BIT 00 TO STATUS COMPARE
G2	2R0A7-R3	6-117	
G3	2R0A7-R2	6-117	
H0	2A1B3-S0	6-65	F BIT 02 TO STATUS COMPARE
H1	2A1A5-C1	6-47	SENSE RF 00-37 NOT(BIT 01)
H2	2A1A8-V3	6-55	BIT 00 GENERATE TO GROUP 1
H3	2A1A6-C1	6-49	NOT(F0 TO Z FAN IN) TO GROUP 0
I0	2A1A06P02D-02		GROUP 0 GENERATE TO GROUP 2
	1A4A06J06D-02		
	1A0B8-B1	2-65	
I1	2A1A06P02D-01		F0 REGISTER BIT 0
	1A4A06J06D-01		
	1A0B8-B0	2-65	
I2	2A1B8-A0	6-53	GROUP 0 GENERATE TO GROUP 4
I3	2A1A7-C1	6-51	GROUP 0 GENERATE TO GROUP 3
J0	2A1B4-P3	6-57	CHARACTER ADDRESS DESIGNATOR 1
J1	2A1B1-S0	6-77	SENSE RF 40-77 NOT(BIT 01)
J2	2A1A06P02D-06		
	1A4A06J06D-06		
	1A0B8-K0	2-65	
J3	2A1A06P02D-05		F0 REGISTER BIT 2
	1A4A06J06D-05		
	1A0B8-K1	2-65	
K0	2A1B6-F2	6-43	S/M FIRST CYCLE-EN RF SENSE
			AMPL 00
K1	2A1B6-P2	6-43	NOT(F BIT 01) TO WORD MVE XLTN
K2	2A1A4-U0	6-59	NOT(F BIT 03) TO S REG FAN IN
K3	2A1A8-U1	6-55	NOT(F0-D0 TO Z LS2) TO GROUP 0
L0	2R0A8-E0	6-109	
L1	2R0A8-E1	6-109	F BIT 01 TO STATUS COMPARE
L2	2R0A7-O2	6-117	F BIT 03 TO STATUS COMPARE
L3	2R0A7-O3	6-117	
M0	2A1B6-V0	6-43	NOT (BLOCK BIT 00 TO Z ON
			ACT.)
M1	2A1B4-C1	6-57	NOT INCR BY 4 TO Z BITS 0/1
M2	2A1A8-E3	6-55	(ADDR TO Z) TO GROUP 0
M3	2A1B7-H1	6-41	WORD ADDR BIT 01 TO PF XMTR
N0	2A1A06P02D-03		F0 REGISTER BIT 1
	1A4A06J06D-03		
	1A0B8-D1	2-65	
N1	2A1A06P02D-04		
	1A4A06J06D-04		
	1A0B8-D0	2-65	
N2	2A1A06P02D-07		F0 REGISTER BIT 3
	1A4A06J06D-07		
	1A0B8-B0	2-67	
N3	2A1A06P02D-08		
	1A4A06J06D-08		
	1A0B8-B1	2-67	
O0	2A1B6-U1	6-43	FORCE BIT 01 TO Z ON ACTIVATE
O1	2A1B4-H1	6-57	RF=Z BIT 01
O2	2A1A5-D1	6-47	RIT 02 GENERATE TO GROUP 1
O3	2A1B4-I1	6-57	RF=Z BIT 03
P0	2A1A3-X0	6-65	
P1	2A1A3-X1	6-65	NOT DIGIT DR 01 TO RF 00-37
P2	2A1A3-T0	6-65	
P3	2A1A3-T1	6-65	NOT DIGIT DR 03 TO RF 00-37
Q0	2A1R1-B1	6-77	DIGIT DRIVE 00 TO RF 40-77
Q1	2A1R1-B0	6-77	
Q2	2A1A1-W0	6-77	
Q3	2A1A1-W1	6-77	DIGIT DRIVE 02 TO RF 40-77
R0	2R1R4-H1	6-29	
R1	2R1B4-H0	6-29	RF SENSE AMP BIT 00 TO D4 REG
R2	2R1B2-H0	6-33	RF SENSE AMP BIT 02 TO D4 REG
R3	2R1B2-H1	6-33	
S0	2A1A1-X1	6-77	DIGIT DRIVE 01 TO RF 40-77
S1	2A1A1-X0	6-77	
S2	2A1A1-T1	6-77	
S3	2A1A1-T0	6-77	DIGIT DRIVE 03 TO RF 40-77
T0	2A1B4-I0	6-57	RF=Z BIT 00
T1	2A1A8-W3	6-55	NOT(EN REG FILE TO D4) TO GR 0
U0	2R1B3-H0	6-31	RF SENSE AMP BIT 01 TO D4 REG
U1	2R1B3-H1	6-31	
U2	2R1A4-H0	6-35	RF SENSE AMP BIT 03 TO D4 REG
U3	2R1A4-H1	6-35	
V0	2A1A5-D0	6-47	RIT 03 GENERATE TO GROUP 1
V1	2A1A8-R0	6-55	NOT (S/M XLTN TO ADDR SEL
			GR 0)
V2	2A1A5-H0	6-47	F0-D0(BIT 03) TO Z REG(BIT 05)
V3	2A1B7-R1	6-57	WORD ADDR RIT 00 TO PF XMTR
W0	2A1B4-L3	6-57	CHARACTER ADDRESS DESIGNATOR 0
X0	2A1B6-O0	6-43	INPUT TO Z REG TIMING GROUP 0
X1	2A1A5-H1	6-47	F0-D0(BIT 02) TO Z REG(BIT 04)
X2	2A1R3-B0	6-65	RF=Z BIT 02
X3	2A1A3-W0	6-65	NOT DIGIT DR 00 TO RF 00-37
	2A1A3-W1	6-65	NOT DIGIT DR 02 TO RF 00-37




CONTROL DATA		Z0 REGISTER		PRODUCT	
DEVELOPMENT DIVISION		BITS 00-03		DRAWING NO.	
				C 160181000	
				REV. A	
LOC: 2A1B5		PART NO. 185379		SER. 000	
				PAGE 6-45	

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1B4-K0	6- 57		RF=Z BITS(04)(05)(06)(07)
B0	2A2A8-W2	5- 9		RC S BUS BIT 02 TO PAGE FILE
B1	2A2A8-W3	5- 9		
B2	2A2A8-W1	5- 9		
B3	2A2A8-W0	5- 9		RC S BUS BIT 04 TO PAGE FILE
C0	2A1B5-F0	6- 45		RIT 01 GENERATE TO GROUP 1
C1	2A1B5-H1	6- 45		RIT 00 GENERATE TO GROUP 1
D0	2A1B5-V0	6- 45		RIT 03 GENERATE TO GROUP 1
D1	2A1B5-O2	6- 45		RIT 02 GENERATE TO GROUP 1

Loc IX - 0 - 0 LWA } compare.  
 Loc 00 20 FWA }

D2	2A1A1-S1	6-75
D3	2A1A1-S0	6-75
E0	2A1A1-U1	6-77
E1	2A1A1-U0	6-77
E2	2A1A3-R1	6-63
E3	2A1A3-R0	6-63
F0	2A1A3-V1	6-65
F1	2A1A3-V0	6-65
F2	2A2A9-W0	5-11
F3	2A2A9-W1	5-11
G0	2A2A9-W2	5-11
G1	2A2A9-W3	5-11
G2	2A1A1-R1	6-75
G3	2A1A1-R0	6-75
H0	2A1A1-V0	6-77
H1	2A1A1-V1	6-77
H2	2A1A3-S0	6-63
H3	2A1A3-S1	6-63
I0	2A1A3-U1	6-65
I1	2A1A3-U0	6-65
I2	2B1B4-S0	6-29
I3	2B1B4-S1	6-29
J0	2B1A3-H0	6-37
J1	2B1A3-H1	6-37
J2	2A1A8-U2	6-55
J3	2A1B8-B1	6-53
K0	2A1A7-C0	6-51
K1	2A1A6-C0	6-49
K2	2A1A6-H0	6-49
K3	2A1A8-R1	6-55
L0	2B1A2-H1	6-39
L1	2B1A2-H0	6-39
L2	2B1B3-S0	6-31
L3	2B1B3-S1	6-31
M0	2A1B5-V2	6-45
M1	2A1B5-W2	6-45
M3	2A1A6-M1	6-49
N0	2A1A4-X3	6-59
N1	2A1A4-W3	6-59
N2	2B0A7-P3	6-117
N3	2B0A7-P2	6-117
O0	2B0A8-C1	6-109
O1	2B0A8-C0	6-109
O2	2B0A7-Q2	6-117
O3	2B0A7-Q3	6-117
P0	2B0A8-F0	6-109
P1	2B0A8-F1	6-109
P2	1A0B4-D1	6-69
Q0	1A4A06J060-09	2-67
Q1	1A0B6-D1	2-67
Q2	2A1A06P02D-10	2-67
Q3	1A4A06J06D-10	2-67
R0	1A0B6-D0	2-67
R1	2A1A06P02E-01	2-69
R2	1A4A06J06E-01	2-69
R3	1A0B4-B0	2-69
S0	2A1A06P02E-02	2-69
S1	1A4A06J06E-02	2-69
S2	1A0B4-B1	2-69
S3	2A1A06P05D-07	2-29
T0	1A4A06J14D-07	2-29
T1	1B0A5-F3	2-29
T2	2A1A06P05D-08	2-29
T3	1A4A06J14D-08	2-29
U0	1B0A5-F2	2-29
U1	2A1A06P02E-03	2-69
U2	1A4A06J06E-03	2-69
U3	1A0B4-D1	2-69
V0	1A0B4-D0	2-69
V1	2A1B3-X1	6-65
V2	2A1B3-W0	6-65
V3	2A1B1-H0	6-75
W0	2A1B3-H0	6-63
W1	2A1B1-H0	6-77
W2	2A1B1-X1	6-77
W3	2A1B1-N1	6-75
X0	2A1B3-N1	6-63
X1	2A1A8-U0	6-55
X2	2A1A8-E2	6-55
X3	2R1B4-U1	6-29
Y0	2B1B4-U0	6-29
Y1	2R1A2-B1	6-39
Y2	2R1A2-B0	6-39
Y3	2R1B3-U1	6-31
Z0	2R1B3-U0	6-31
Z1	2R1A3-B1	6-37
Z2	2R1A3-B0	6-37
Z3	2A1B4-P2	6-57
X0	2A1B4-T3	6-57
X1	2A1B4-T2	6-57
X2	2A1A8-V2	6-55
X3	2A1B4-Q3	6-57

DIGIT DRIVE 06 TO RF 40-77  
 DIGIT DRIVE 04 TO RF 40-77  
 NOT DIGIT DR 07 TO RF 00-37  
 NOT DIGIT DR 05 TO RF 00-37  
 RC S BUS BIT 05 TO PAGE FILE  
 DIGIT DRIVE 07 TO RF 40-77  
 DIGIT DRIVE 05 TO RF 40-77  
 NOT DIGIT DR 06 TO RF 00-37  
 NOT DIGIT DR 04 TO RF 00-37  
 RF SENSE AMP BIT 06 TO D4 REG  
 RF SENSE AMP BIT 04 TO D4 REG  
 FO TO Z FAN-IN TO GROUP 1  
 GROUP 1 GENERATE TO GROUP 4  
 GROUP 1 GENERATE TO GROUP 3  
 GROUP 1 GENERATE TO GROUP 2  
 FO+DO (BIT 07) TO Z REG (BIT 09)  
 S/M XLTN TO ADDR SELECT GR 1  
 RF SENSE AMP BIT 05 TO D4 REG  
 RF SENSE AMP BIT 07 TO D4 REG  
 FO+DO (BIT 03) TO Z REG (BIT 05)  
 FO+DO (BIT 02) TO Z REG (BIT 04)  
 FO+DO (BIT 06) TO Z REG (BIT 08)  
 NOT (F BIT 04) TO S REG FAN IN  
 NOT (F BIT 05) TO S REG  
 FAN-IN  
 F BIT 07 TO STATUS COMPARE  
 F BIT 05 TO STATUS COMPARE  
 F BIT 06 TO STATUS COMPARE  
 F BIT 04 TO STATUS COMPARE  
 INPUT TO Z REG TIMING - GROUP 1  
 FO REGISTER BIT 4  
 FO REGISTER BIT 6  
 FO REGISTER BIT 5  
 FO REGISTER BIT 7  
 SENSE RF 00-37 NOT (BIT 04)  
 SENSE RF 00-37 NOT (BIT 05)  
 SENSE RF 40-77 NOT (BIT 07)  
 SENSE RF 00-37 NOT (BIT 07)  
 SENSE RF 40-77 NOT (BIT 05)  
 SENSE RF 40-77 NOT (BIT 04)  
 SENSE RF 00-37 NOT (BIT 06)  
 SENSE RF 00-37 NOT (BIT 06)  
 (FO+DO TO Z LS2) TO GROUP 1  
 NOT (ADDR TO Z) TO GROUP 1  
 DO BIT 06 TO Z REG FAN IN  
 DO BIT 05 TO Z REG FAN IN  
 DO BIT 07 TO Z REG FAN IN  
 DO BIT 04 TO Z REG FAN IN  
 DECREMENT RF L17 TO BITS 06/07  
 INCREMENT RF L17 TO BITS 04/05  
 DECREMENT RF L17 TO BITS 04/05  
 (ENABLE RF TO D4) TO GROUP 1  
 INCREMENT RF L17 TO BITS 06/07




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1B4-L0	6- 57		RF=Z BITS(0A)(09)(10)(11)
B0	2A2B4-F0	5- 21		HC S BUS BIT 06 TO PAGE FILE
B1	2A2B4-F1	5- 21		



B2 2A248-V1 5- 9  
 B3 2A248-V0 5- 9  
 C0 2A1A5-K1 6- 47  
 C1 2A1B5-H3 6- 45  
 D2 2A1A1-N1 6- 75  
 D3 2A1A1-N0 6- 75  
 E0 2A1A1-O1 6- 75  
 E1 2A1A1-O0 6- 75  
 E2 2A1A3-O1 6- 63  
 E3 2A1A3-O0 6- 63  
 F0 2A1A3-P0 6- 63  
 F1 2A1A3-P1 6- 63  
 F2 2A2B8-X0 5- 13  
 F3 2A2B8-X1 5- 13  
 G0 2A2A9-V1 5- 11  
 G1 2A2A9-V0 5- 11  
 G2 2A1A1-O1 6- 75  
 G3 2A1A1-O0 6- 75  
 H0 2A1A1-P0 6- 75  
 H1 2A1A1-P1 6- 75  
 H2 2A1A3-N0 6- 63  
 H3 2A1A3-N1 6- 63  
 I0 2A1A3-O1 6- 63  
 I1 2A1A3-O0 6- 63  
 I2 2B1A3-S0 6- 37  
 I3 2B1A3-S1 6- 37  
 J0 2B1B2-S0 6- 33  
 J1 2B1B2-S1 6- 33  
 J2 2A1A8-T2 6- 55  
 K0 2A1B8-B0 6- 53  
 K1 2A1A7-D1 6- 51  
 K2 2A1A7-H0 6- 51  
 K3 2A1A8-P0 6- 55  
 L0 2B1A4-S1 6- 35  
 L1 2B1A4-S0 6- 35  
 L2 2B1A2-S0 6- 39  
 L3 2B1A2-S1 6- 39  
 M0 2A1A5-K2 6- 47  
 M1 2A1A5-H3 6- 47  
 M3 2A1A7-H1 6- 51  
 N2 2B0B8-F2 6-111  
 N3 2B0B8-F3 6-111  
 O0 2B0B8-E3 6-111  
 O1 2B0B8-E2 6-111  
 O2 2B0B8-D3 6-111  
 O3 2B0B8-D2 6-111  
 P0 2B0B8-G2 6-111  
 P1 2B0B8-G3 6-111  
 P2 2A1B6-N3 6- 43  
 Q0 2A1A06P02E-05  
 1A4A06J06E-05  
 1A0B4-K1 2- 69  
 Q1 2A1A06P02E-06  
 1A4A06J06E-06  
 1A0B4-K0 2- 69  
 Q2 2A1A06P02E-09  
 1A4A06J06E-09  
 1A0B2-D1 2- 71  
 Q3 2A1A06P02E-10  
 1A4A06J06E-10  
 1A0B2-D0 2- 71  
 R0 2A1A06P02E-07  
 1A4A06J06E-07  
 1A0B2-B0 2- 71  
 R1 2A1A06P02E-08  
 1A4A06J06E-08  
 1A0B2-B1 2- 71  
 R2 2A1A06P02F-01  
 1A4A06J06F-01  
 1A0B2-K1 2- 71  
 R3 2A1A06P02F-02  
 1A4A06J06F-02  
 1A0B2-K0 2- 71  
 S0 2A1B3-H1 6- 63  
 S1 2A1B3-R0 6- 63  
 S2 2A1B1-Q0 6- 75  
 S3 2A1B3-Q0 6- 63  
 T0 2A1B1-R0 6- 75  
 T1 2A1B1-H1 6- 75  
 T2 2A1B1-R1 6- 75  
 T3 2A1B3-R1 6- 63  
 U0 2A1A8-V0 6- 55  
 U1 2A1A8-F3 6- 55  
 U2 2B1A3-U1 6- 37  
 U3 2B1A3-U0 6- 37  
 V0 2B1A4-U1 6- 35  
 V1 2B1A4-U0 6- 35  
 V2 2B1A2-U1 6- 39  
 V3 2B1A2-U0 6- 39  
 W0 2B1B2-U1 6- 33  
 W1 2B1B2-U0 6- 33  
 W3 2A1B4-H3 6- 57  
 X0 2A1R4-X2 6- 57  
 X1 2A1B4-X3 6- 57  
 X2 2A1A8-S3 6- 55  
 X3 2A1R4-W2 6- 57


RC S BUS BIT 08 TO PAGE FILE  
 GROUP 1 GENERATE TO GROUP 2  
 GROUP 0 GENERATE TO GROUP 2  
 DIGIT DRIVE 10 TO RF 40=77  
 DIGIT DRIVE 08 TO RF 40=77  
 NOT DIGIT DR 11 TO RF 00=37  
 NOT DIGIT DR 09 TO RF 00=37  
 RC S BUS BIT 09 TO PAGE FILE  
 RC S BUS BIT 07 TO PAGE FILE  
 DIGIT DRIVE 11 TO RF 40=77  
 DIGIT DRIVE 09 TO RF 40=77  
 NOT DIGIT DR 10 TO RF 00=37  
 NOT DIGIT DR 08 TO RF 00=37  
 RF SENSE AMP BIT 10 TO D4 REG  
 RF SENSE AMP BIT 08 TO D4 REG  
 (F0 TO Z FAN IN) TO GROUP 2  
 GROUP 2 GENERATE TO GROUP 4  
 GROUP 3 GENERATE TO GROUP 3  
 (F0+D0) BIT 11 TO Z REG BIT 13  
 S/M XLTN TO ADDR SELECT GR 2  
 RF SENSE AMP BIT 09 TO D4 REG  
 RF SENSE AMP BIT 11 TO D4 REG  
 F0+D0(BIT 07) TO Z REG(BIT 09)  
 F0+D0(BIT 06) TO Z REG(BIT 08)  
 (F0+D0) BIT 10 TO Z REG BIT 12  
 F BIT 11 TO STATUS COMPARE  
 F BIT 09 TO STATUS COMPARE  
 F BIT 10 TO STATUS COMPARE  
 F BIT 08 TO STATUS COMPARE  
 INPUT TO Z REG TIMING =GROUP 2  
 F0 REGISTER BIT 8  
 F0 REGISTER BIT 10  
 F0 REGISTER BIT 9  
 F0 REGISTER BIT 11  
 SENSE RF 00=37 NOT(BIT 08)  
 SENSE RF 00=37 NOT(BIT 09)  
 SENSE RF 40=77 NOT(BIT 11)  
 SENSE RF 00=37 NOT(BIT 11)  
 SENSE RF 40=77 NOT(BIT 09)  
 SENSE RF 40=77 NOT(BIT 08)  
 SENSE RF 40=77 NOT(BIT 10)  
 SENSE RF 00=37 NOT(BIT 10)  
 (F0+D0 TO Z LS2) TO GROUP 2  
 NOT(ADDER TO Z) TO GROUP 2  
 DO BIT 10 TO Z REG FAN IN  
 DO BIT 09 TO Z REG FAN IN  
 DO BIT 11 TO Z REG FAN IN  
 DO BIT 08 TO Z REG FAN IN  
 DECREMENT RF L17 TO BITS 10/11  
 INCREMENT RF L17 TO BITS 08/09  
 DECREMENT RF L17 TO BITS 08/09  
 FNABLE RF TO D4 TO GROUP 1  
 INCRMENT RF L17 TO BITS 10/11



TERM TE2 B32	TERM TE2 A32	TERM TE2 B10	TERM TE2 B02	TERM TE2 A02
<b>Z0 REGISTER BITS 08-11</b>				
DEVELOPMENT DIVISION		LOC: 2A1A6 PART NO. 163984		SER. 001
PRODUCT C 60181000	REV. 7	PAGE 6-93		

PIN	ORIGIN/DEST.	PAGE	TEST POINT
A0	2A1R4-L1	6-57	
B0	2A2R8-U0	5-13	
B1	2A2R8-U1	5-13	
B2	2A2R7-D2	5-15	
B3	2A2R7-D3	5-15	
C0	2A1A5-K0	6-47	
C1	2A1B5-L3	6-45	
D1	2A1A6-K1	6-49	
D2	2A1A0-W1	6-83	
D3	2A1A0-W0	6-83	
E0	2A1R0-B1	6-83	
E1	2A1R0-B0	6-83	
E2	2A1A2-T1	6-71	
E3	2A1A2-T0	6-71	
F0	2A1A2-X0	6-71	
F1	2A1A2-X1	6-71	
F2	2A2R6-D1	5-17	
F3	2A2R6-U0	5-17	
G0	2A2R7-D0	5-15	
G1	2A2R7-D1	5-15	
G2	2A1A0-T1	6-83	
G3	2A1A0-T0	6-83	
H0	2A1A0-X0	6-83	
H1	2A1A0-X1	6-83	
H2	2A1A2-W0	6-71	
H3	2A1A2-W1	6-71	
I0	2A1B2-B1	6-71	
I1	2A1B2-B0	6-71	
I2	2R1R2-T1	6-33	
I3	2R1R2-T0	6-33	
J0	2R1R4-T1	6-29	
J1	2R1R4-T0	6-29	
J2	2A1A8-R2	6-55	
K1	2A1R8-C0	6-53	
K2	2A1R8-M2	6-53	
K3	2A1A8-L1	6-55	
L0	2R1R3-T0	6-31	
L1	2R1R3-T1	6-31	
L2	2R1A4-T1	6-35	
L3	2R1A4-T0	6-35	
M0	2A1A6-K2	6-49	
M1	2A1A6-H3	6-49	
M3	2A1R8-P1	6-53	
N0	2A1R8-B3	6-53	
N1	2A1R8-H3	6-53	
O0	2R0A9-M2	6-101	
O1	2R0A9-M3	6-101	
O2	2R0A9-P2	6-101	
O3	2R0A9-P3	6-101	
P0	2R0A9-L2	6-101	
P1	2R0A9-L3	6-101	
P2	2A1R6-P1	6-43	
P3	2A1R8-B2	6-53	
Q0	2A1A0P02F-03		
Q1	1A4A06J06F-03		
Q2	1A0R0-B0	2-73	
Q3	2A1A0P02F-04		
R0	1A4A06J06F-04		
R1	1A0R0-B1	2-73	
R2	2A1A0P02F-07		
R3	1A4A06J06F-07		
S0	1A0R0-K1	2-73	
S1	2A1A0P02F-08		
S2	1A4A06J06F-08		
S3	1A0R0-K0	2-73	
T0	2A1A0P02F-05		
T1	1A4A06J06F-05		
T2	1A0R0-D1	2-73	
T3	2A1A0P02F-06		
U0	1A4A06J06F-06		
U1	1A0R0-D0	2-73	
U2	2R0A9-C1	6-101	
U3	2R0A9-C0	6-101	
V0	2A1R2-T1	6-71	
V1	2A1R2-S0	6-71	
V2	2A1R0-X0	6-83	
V3	2A1R2-X0	6-71	
W0	2A1R0-S0	6-83	
W1	2A1R0-T1	6-83	
W2	2A1R2-S1	6-71	
W3	2A1R0-S1	6-83	
X0	2A1A8-D3	6-55	
X1	2R1R2-C1	6-33	
X2	2R1R2-C0	6-33	
X3	2R1R3-C1	6-31	
X4	2R1R3-C0	6-31	
X5	2R1A4-C1	6-35	
X6	2R1A4-C0	6-35	
X7	2R1B4-C1	6-29	
X8	2R1B4-C0	6-29	
X9	2A1P4-V2	6-57	
X10	2A1R4-U3	6-57	
X11	2A1R4-U2	6-57	
X12	2A1A8-W2	6-55	
X13	2A1R4-V3	6-57	

SIGNAL DEFINITION
RF Z BITS (12)(13)(14)(15)
RC S BUS BIT 10 TO PAGE FILE
RC S BUS BIT 12 TO PAGE FILE
GROUP 1 GENERATE TO GROUP 3
GROUP 0 GENERATE TO GROUP 3
GROUP 2 GENERATE TO GROUP 3
DIGIT DRIVE 14 TO RF 40-77
DIGIT DRIVE 12 TO PE 40-77
NOT DIGIT DR 15 TO RF 00-37
NOT DIGIT DR 13 TO DR 00-37
RC S BUS BIT 13 TO PAGE FILE
RC S BUS BIT 11 TO PAGE FILE
DIGIT DRIVE 15 TO RF 40-77
DIGIT DRIVE 13 TO RF 40-77
NOT DIGIT DR 14 TO DR 00-37
NOT DIGIT DR 12 TO RF 00-37
PF SENSE AMP BIT 14 TO D4 REG
PF SENSE AMP BIT 12 TO D4 REG
(F0 TO Z FAN IN) TO GROUP 3
GROUP 3 GENERATE TO GROUP 4
(F0+D0) BIT 15 TO TERMINATION
S/M XLTN TO ADDR SELECT GR 3
(F0+D0) BIT 11 TO Z REG BIT 13
(F0+D0) BIT 10 TO Z REG BIT 12
(F0+D0) BIT 14 TO Z REG BIT 16
NOT(F BIT 12) TO OR WITH CIR
NOT(F BIT 13) TO OR WITH CIR
F BIT 13 TO STATUS COMPARE
F BIT 14 TO STATUS COMPARE
F BIT 12 TO STATUS COMPARE
INPUT TO Z REG TIMING +GROUP 3
NOT(F BIT 14) TO OR WITH CIR
F0 REGISTER BIT 14
F0 REGISTER BIT 13
NOT F0 BIT 15 TO Z REG F1
SENSE RF 00-37 NOT(BIT 12)
SENSE RF 00-37 NOT(BIT 13)
SENSE RF 40-77 NOT(BIT 15)
SENSE RF 00-37 NOT(BIT 15)
SENSE RF 40-77 NOT(BIT 13)
SENSE RF 40-77 NOT(BIT 12)
SENSE RF 40-77 NOT(BIT 14)
SENSE RF 00-37 NOT(BIT 14)
(F0+D0 TO Z LS2) TO GROUP 3
NOT(ADDR TO Z) TO GROUP 3
NO BIT 14 TO Z REG FAN IN
NO BIT 13 TO Z REG FAN IN
NO BIT 15 TO Z REG FAN IN
NO BIT 12 TO Z REG FAN IN
DECREMENT RF L17 TO BITS 14/15
INCREMENT RF L17 TO BITS 12-13
DECREMENT RF L17 TO BITS 12/13
(ENABLE RF TO D4) TO GROUP 3
INCREMENT RF L17 TO BITS 14/15




CONTROL DATA		Z0 REGISTER		PRODUCT	
DEVELOPMENT DIVISION		BITS 12-15		C 60181000	
LOC: 2A1A7 PART NO. 183984		SER.002		REV. E	
PAGE 6-51					

235

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1B5-I2	6- 45		GROUP 0 GENERATE TO GROUP 4
A3	2A1A4-B2	6- 59		ACT. I/O ADDR BIT 00 TO S FAN-IN
B0	2A1A6-K0	6- 49		GROUP 2 GENERATE TO GROUP 4
B1	2A1A5-J3	6- 47		GROUP 1 GENERATE TO GROUP 4
B2	2A1A7-P3	6- 51		NOT(F BIT 14) TO OR WITH CIR
B3	2A1A7-N0	6- 51		NOT(F BIT 12) TO OR WITH CIR
C0	2A1A7-K1	6- 51		GROUP 3 GENERATE TO GROUP 4
C1	2A1A8-P1	6- 55		NOT(SM XLTN) TO ADDR SEL GRP 4
C2	2B8A6-X3	6-121		
C3	2B8A6-X2	6-121		NOT CHAN SEL BIT 00 ON 7X
D0	2A1B6-B3	6- 43		MOVE DECR RF U7 XLTN TO GR 4
D1	2A1A8-O1	6- 55		NOT(CLOCK) TO Z ADDER GROUP 4
D2	2B8A5-X3	6-123		
D3	2B8A5-X2	6-123		NOT CHAN SEL BIT 02 ON 7X
E0	2A1B4-M0	6- 57		RF#Z BIT 16 ONLY
E2	2B8A6-X1	6-121		NOT CHAN SEL BIT 01 ON 7X
E3	2B8A6-X0	6-121		
F0	2A2B6-D2	5- 17		
F1	2A2B6-D3	5- 17		BC S BUS BIT 14 TO PAGE FILE
F2	2A1A06P05C-08			
	1A4A06J14C-08			
	1B8B1-C2	2- 9		
F3	2A1A06P05C-07			D0 TO BLOCK CONT, BIT 22
	1A4A06J14C-07			
	1B8B1-C3	2- 9		


G0 2A1R6-Q2 6- 43  
 G2 2A1A06P05C-05 1A4A06J14C-05 1R0B1-R3 2- 9  
 G3 2A1A06P05C-06 1A4A06J14C-06 1R0B1-R2 2- 9  
 H0 2A1B7-A3 6- 41 2A1B7-RA  
 H1 2A1B2-X1 6- 59  
 H2 2A1A4-K3 6- 59  
 H3 2A1A7-N1 6- 51  
 I0 2A1B0-X1 6- 83  
 I1 2A1R0-H0 6- 83  
 I2 2A1A4-L3 6- 59  
 I3 2A1R6-V1 6- 43  
 J0 2A1B2-W0 6- 71  
 J1 2A1B6-U3 6- 43  
 J2 2B1A8-T1 6- 17  
 J3 2B1A8-T0 6- 17  
 K0 2R1A0-F1 6- 5  
 K1 2R1A0-F0 6- 5  
 K2 2A1A06P03E-08 1A4A06J20E-08  
 K3 1C0A3-U3 2- 39  
 L0 2A1A06P03E-07 1A4A06J20E-07  
 L1 1C0A3-U2 2- 39  
 L2 2R1A3-T0 6- 37  
 L3 2R1A3-T1 6- 37  
 L4 2A1A06P05C-10 1A4A06J14C-10  
 M0 1R0B1-E3 2- 9  
 M1 2A1A06P05C-09 1A4A06J14C-09  
 M2 1R0B1-E2 2- 9  
 M3 2R1A1-H1 6- 25  
 M4 2R1A1-H0 6- 25  
 M5 2A1A7-K2 6- 51  
 M6 2A1B2-M0 6- 69  
 M7 2R1A3-C1 6- 37  
 M8 2R1A3-C0 6- 37  
 M9 2R1A8-T3 6- 17  
 M10 2R1A8-T2 6- 17  
 M11 2R1A8-T1 6- 17  
 M12 2R1A8-T0 6- 17  
 M13 2R0A9-E1 6-101  
 M14 2R0A9-E0 6-101  
 M15 2A1B0-M0 6- 81  
 M16 2A1A8-B0 6- 55  
 M17 2A1B4-L2 6- 57  
 M18 2A1A7-M3 6- 51  
 M19 2A1A8-C1 6- 55  
 M20 2A1A8-D0 6- 55  
 M21 2R1A1-F0 6- 25  
 M22 2R1A1-F1 6- 25  
 M23 2R1A8-D3 6- 17  
 M24 2R1A8-D2 6- 17  
 M25 2R1A8-D1 6- 17  
 M26 2A1B0-N1 6- 81  
 M27 2A1B2-N1 6- 69  
 M28 2A1A06P03E-09 1A4A06J20E-09  
 M29 1C0A3-R3 2- 39  
 M30 2A1A06P03E-10 1A4A06J20F-10  
 M31 1C0A3-R2 2- 39  
 M32 2A1A0-U0 6- 83  
 M33 2A1A0-U1 6- 83  
 M34 2A1A06P03F-01 1A4A06J20F-01  
 M35 1C0A3-L3 2- 39  
 M36 2A1A06P03F-02 1A4A06J20F-02  
 M37 1C0A3-L2 2- 39  
 M38 2A1A2-U0 6- 71  
 M39 2A1A2-U1 6- 71  
 M40 2A1A8-U3 6- 55  
 M41 2A1A8-F2 6- 55  
 M42 2R1A2-C1 6- 39  
 M43 2R1A2-C0 6- 39  
 M44 2R1A9-F3 6- 23  
 M45 2R1A9-F2 6- 23  
 M46 2R1A9-V1 6- 23  
 M47 2R1A9-V0 6- 23  
 M48 2R1A7-G3 6- 1  
 M49 2R1A7-G2 6- 1  
 M50 2A1B6-R2 6- 43  
 M51 2A1B7-I1 6- 41 2A1B7-AE  
 M52 2A1A8-V1 6- 55  
 M53 2A1A8-S2 6- 55  
 M54 2A1B6-R3 6- 43  
 M55 2A1B7-E3 6- 41 2A1B7-RE  
 M56 2A1B6-H3 6- 43 2A1B8-RU  
 M57 2A1R6-P0 6- 43

NOT (Z REG BIT 17) TO SENSE EQUAL Z  
 DO TO BLOCK CONT, BIT 21  
 Z REG BIT 17 TO DIGIT FAN OUT  
 SENSE RF 00=37 NOT(BIT 16)  
 ACT, I/O ADDR BIT 01 TO S FAN-IN  
 NOT(F BIT 13) TO OR WITH CIR  
 SENSE RF 40=77 NOT(BIT 17)  
 ACT, I/O ADDR BIT 02 TO S FAN-IN  
 F=73 THRU 76 TO CHL SEL XLTN  
 SENSE RF 00=37 NOT(BIT 17)  
 RF READ XLTN ON PROG OPERATION  
 NOT CHL SEL BIT 0 TEST BUSY 7X  
 RF SENSE AMP BIT 17 TO D4 REG  
 CIR, BIT 0  
 RF SENSE AMP BIT 16 TO D4 REG  
 NOT (DO TO BLOCK CONT, BIT 23)  
 RF SENSE AMP BIT 18 TO D4 REG  
 (F0+D0) BIT 15 TO TERMINATION  
 SENSE RF 00=37 NOT(BIT 19)  
 DO BIT 16 TO Z REG FAN IN  
 NOT CHL SEL BIT 1 TEST BUSY 7X  
 NOT F0 BIT 16 TO Z REG F1  
 SENSE RF 40=77 NOT(BIT 19)  
 GROUP 4 GENERATE TO GROUP 5  
 RF=Z BITS (17)(18)(19)  
 (F0+D0) BIT 14 TO Z REG BIT 16  
 NOT(GR 4 GENERATE TO GR 5)  
 GROUP 4 GENERATE TO GROUP 5  
 RF SENSE AMP BIT 19 TO D4 REG  
 NOT CHL SEL BIT 2 TEST BUSY 7X  
 SENSE RF 40=77 NOT(BIT 18)  
 SENSE RF 00=37 NOT(BIT 18)  
 CIR, BIT 1  
 DIGIT DRIVE 16 TO RF 40=77  
 CIR, BIT 2  
 NOT DIGIT DR 16 TO RF 00=37  
 NOT(F0 TO Z FAN IN) TO GROUP 4  
 (ADDR TO Z) TO GROUP 4  
 DO BIT 17 TO Z REG FAN IN  
 CODE 19 TO Z REG=D0+P0  
 NOT F BIT 17  
 INPUT TO Z REG BIT 18  
 NOT (Z REG BIT 19) TO SENSE  
 EQUAL Z  
 Z REG BIT 19 TO DIGIT FAN OUT  
 NOT(F0+D0 TO Z LS2) TO GROUP 4  
 NOT(FNABLE RF TO D4) TO GR 4  
 NOT (Z REG BIT 18) TO SENSE  
 EQUAL Z  
 Z REG BIT 18 TO DIGIT FAN OUT  
 NOT(WORD MOVE) - BLK SUM 17/18  
 INPUT TO Z REG TIMING - GROUP 4



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1R2=M1	6- 69		SENSE RF 00=37 NOT(BIT 20)
B0	2A1B8=O3	6- 53		GROUP 4 GENERATE TO GROUP 5
B1	2A1B0=M1	6- 81		SENSE RF 40=77 NOT(BIT 20)
B3	2A1R6=O0	6- 43		INPUT TO Z REG TIMING -GROUP 5
C0	2A1B2=R0	6- 69		SENSE RF 00=37 NOT(BIT 21)
C1	2A1B8=P2	6- 53	2A1AB-AH	NOT(GR 4 GENERATE TO GR 5)
C2	2B1A1=D0	6- 25		RF SENSE AMP BIT 20 TO D4 REG
C3	2R1A1=D1	6- 25		
D0	2A1B8=P3	6- 53	2A1AB-AK	GROUP 4 GENERATE TO GROUP 5
D1	2A1B0=R0	6- 81		SENSE RF 40=77 NOT(BIT 21)
D2	2A1B6=F1	6- 43		SUM TO Z XLTN TO FAN OUT
D3	2A1A7=U1	6- 51		NOT(ADDR TO Z) TO GROUP 3
E0	2B1A9=N2	6- 23		CODE 22 TO Z REG=D0+P0+AD+XLTN
E1	2B1A9=N3	6- 23		(ADDR TO Z) TO GROUP 4
E2	2A1A5=U1	6- 47		NOT(ADDR TO Z) TO GROUP 2
E3	2A1B5=H2	6- 45		(ADDR TO Z) TO GROUP 0
F0	2B1A9=U3	6- 23		CODE 23 TO Z REG=D0+P0+AD+XLTN
F1	2B1A9=U2	6- 23		(ADDR TO Z) TO GROUP 4
F2	2A1B8=T3	6- 53		NOT(ADDR TO Z) TO GROUP 2
F3	2A1A6=U1	6- 49		(ADDR TO Z) TO GROUP 0
G0	2B1A9=K3	6- 23		CODE 20 TO Z REG=D0+P0
G1	2B1A9=K2	6- 23		DIGIT DRIVE 20 TO RF 40=77
G2	2A1A0=Q1	6- 81		
G3	2A1A0=Q0	6- 81		
H0	2B1A9=L3	6- 23		CODE 21 TO Z REG=D0+P0+AD+XLTN
H1	2B1A9=L2	6- 23		RF SENSE AMP BIT 21 TO D4 REG
H2	2B1A1=I1	6- 25		
H3	2B1A1=I0	6- 25		
I0	2A2B5=D2	5- 19		BC S BUS BIT 16 TO PAGE FILE
I1	2A2B5=D3	5- 19		DIGIT DRIVE 21 TO RF 40=77
I2	2A1A0=P1	6- 81	2A1AB-AQ	RF SENSE AMPL BIT 24 TO GR 5
I3	2A1A0=P0	6- 81	2A1AB-AP	SENSE REG FILE 00=37 BIT 25
J0	2A1B4=J0	6- 57		NOT DIGIT DR 20 TO RF 00=37
J1	2A1B3=L0	6- 61		
J2	2A1A2=Q1	6- 69		
J3	2A1A2=Q0	6- 69		
K0	2A2B5=D0	5- 19		BC S BUS BIT 15 TO PAGE FILE
K1	2A2B5=D1	5- 19		
K2	2A1A2=P0	6- 69		
K3	2A1A2=P1	6- 69		
L0	2A1B6=G0	6- 43		NOT DIGIT DR 21 TO RF 00=37
L1	2A1A7=K3	6- 51		NOT (S/M BFR XLTN) TO FAN OUT
L2	2A1A0=O1	6- 81		S/M XLTN TO ADDR SELECT GR 3
L3	2A1A0=O0	6- 81		DIGIT DRIVE 23 TO RF 40=77
M0	2A1B0=R1	6- 81		
M1	2A1B2=R1	6- 69		SENSE RF 40=77 NOT(BIT 22)
M2	2B1A1=E0	6- 25		SENSE RF 00=37 NOT(BIT 22)
M3	2B1A1=E1	6- 25		RF SENSE AMP BIT 23 TO D4 REG
N0	2A1B0=Q0	6- 81		
N1	2A1B2=Q0	6- 69		SENSE RF 40=77 NOT(BIT 23)
N2	2B1A1=G1	6- 25		SENSE RF 00=37 NOT(BIT 23)
N3	2B1A1=G0	6- 25		
O0	2A1B7=D0	6- 41		RF SENSE AMP BIT 22 TO D4 REG
O1	2A1B8=D1	6- 53		NOT(CLOCK CONTROL) TO FAN OUT
O2	2A1A2=O0	6- 69		NOT(CLOCK) TO Z ADDR GROUP 4
O3	2A1A2=O1	6- 69		
P0	2A1A6=K3	6- 49		NOT DIGIT DR 23 TO RF 00=37
P1	2A1B8=C1	6- 53		S/M XLTN TO ADDR SELECT GR 2
P2	2A1A0=N1	6- 81		NOT(SM XLTN) TO ADDR SEL GRP 4
P3	2A1A0=N0	6- 81		DIGIT DRIVE 22 TO RF 40=77
Q0	2A1B6=U0	6- 43	2A1AB-AU	F=74 + 76 TO LS2 XLTN FAN=OUT
Q1	2A1B2=L1	6- 67		SENSE REG FILE 00=37 BIT 26
Q2	2A1A2=N0	6- 69		
Q3	2A1A2=N1	6- 69		
R0	2A1B5=V1	6- 45		NOT DIGIT DR 22 TO RF 00=07
R1	2A1A5=K3	6- 47		NOT (S/M XLTN TO ADDR SEL GR 0)
R2	2A1A7=J2	6- 51		S/M XLTN TO ADDR SELECT GR 1
R3	2A1B7=B0	6- 41		(FO TO Z FAN IN) TO GROUP 3
S0	2A2B4=F3	5- 21		NOT(F REG TO Z REG) TO FAN OUT
S1	2A2B4=F2	5- 21		
S2	2A1B8=W3	6- 53		BC S BUS BIT 17 TO PAGE FILE
S3	2A1A6=X2	6- 49		NOT(ENABLE RF TO D4) TO GR 4
T0	2A1A7=U0	6- 51		ENABLE RF TO D4 TO GROUP 1
T2	2A1A6=J2	6- 49		(FO+D0 TO Z LS2) TO GROUP 3
T3	2A1B4=P0	6- 57		(FO TO Z FAN IN) TO GROUP 2
U0	2A1A5=U0	6- 47		RF=Z BITS (20)(21)(22)(23)
U1	2A1B5=K3	6- 45		(FO+D0 TO Z LS2) TO GROUP 1
U2	2A1A5=J2	6- 47		NOT(FO+D0 TO Z LS2) TO GROUP 0
U3	2A1B8=T2	6- 53		FO TO Z FAN=IN TO GROUP 1
V0	2A1A6=U0	6- 49		NOT(FO TO Z FAN IN) TO GROUP 4
V1	2A1B8=W2	6- 53		(FO+D0 TO Z LS2) TO GROUP 4
V2	2A1A5=X2	6- 47		(FO+D0 TO Z LS2) TO GROUP 2
V3	2A1B5=H2	6- 45		NOT(FO+D0 TO Z LS2) TO GROUP 1
W0	2B1B0=B0	6- 7		(ENABLE RF TO D4) TO GROUP 1
W1	2B1B0=B1	6- 7		NOT(FO TO Z FAN IN) TO GROUP 0
W2	2A1A7=X2	6- 51		HC EXECUTIVE MODE
W3	2A1B5=T1	6- 45		(ENABLE RF TO D4) TO GROUP 3
X2	2A1B6=T3	6- 43		NOT(FN REG FILE TO D4) TO GR 0
X3	2A1B6=M0	6- 43		7 UPPER 4 EQUAL ZERO
				NOT(ENABLE RF TO D4) TO FANOUT

PAGE 6- 55



<b>CONTROL DATA</b>		<b>ZO REGISTER</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		BITS 20-23		DRAWING NO. C 60181000	
LOC: 2A1A8 PART NO. 184700		SER. 000		REV. A	
PAGE 6-55					

239




240


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A187-Q1	6- 41	2A187-AR	NOT(T158) TO CLEAR T157
A3	2A186-B2	6- 43		NOT (S/H FIRST CYCLE) - BLOCK
B0	2A0A2-W3	6-139		INT CODE 4

B1 2A1A2-W2 6-139  
 B2 2C7A5-V4 6-195  
 B3 2C7A5-V1 6-195  
 C0 2A1B5-A0 6-45  
 C1 2A1B5-M1 6-45  
 C2 2B1B8-U0 6-11  
 C3 2B1B8-U1 6-11  
 D0 2A1B6-O1 6-43  
 D1 2A1B6-C2 6-43  
 D2 2A7B5-V4 6-159  
 D3 2A7B5-V1 6-159  
 E0 2B1A1-S0 6-25  
 E1 2B1A1-S1 6-25  
 E2 2B1A8-F3 6-17  
 E3 2B1A8-F2 6-17  
 F0 2B1A7-D2 6-1  
 F1 2B1A7-D3 6-1  
 F2 2B7A7-I1 6-117  
 F3 2B7A7-I0 6-117  
 G0 2A1B2-L0 6-  
 G1 2A1B3-K0 6-  
 G2 2B2B8-J2 5-77  
 G3 2B2B8-J3 5-77  
 H0 2A1B5-W3 6-45  
 H1 2A1B5-B1 6-45  
 H2 2B2B9-J2 5-75  
 H3 2B2B9-J3 5-75  
 I0 2A1B5-T0 6-45  
 I1 2A1B5-O3 6-45  
 I2 2B2B9-H2 5-75  
 I3 2B2B9-H3 5-75  
 J0 2A1B2-K1 6-  
 J1 2A1B2-K2 6-  
 J2 2B2B8-H2 5-77  
 J3 2B2B8-H3 5-77  
 K0 2A1A5-A0 6-47  
 K1 2A1B3-L1 6-  
 K2 2C7B2-W3 6-175  
 K3 2C7A2-W2 6-175  
 L0 2A1A6-A0 6-49  
 L1 2A1A7-A0 6-51  
 L2 2A1B8-P0 6-53  
 L3 2A1B5-W0 6-45  
 M0 2A1B8-E0 6-53  
 M1 2A1B5-O1 6-45  
 M2 2B1A7-B2 6-1  
 M3 2B1A7-B3 6-1  
 N0 2B1A1-W1 6-25  
 N1 2B1A1-W0 6-25  
 N2 2B1A7-L1 6-1  
 N3 2B1A7-L0 6-1  
 O0 2B1A1-T1 6-25  
 O1 2B1A1-T0 6-25  
 O2 2A1B3-K1 6-  
 O3 2A1B5-H1 6-43  
 P0 2A1A8-T3 6-55  
 P1 2A1B6-K1 6-43  
 P2 2A1A5-W3 6-47  
 P3 2A1B5-J0 6-45  
 Q0 2B1A6-I1 6-13  
 Q1 2B1A6-I0 6-13  
 Q2 2A1B5-C0 6-45  
 Q3 2A1A5-X3 6-47  
 R0 2B1A6-K1 6-13  
 R1 2B1A6-K0 6-13  
 R2 2A1B5-C1 6-45  
 R3 2A1B7-V2 6-41  
 S0 2B1A6-H0 6-13  
 S1 2B1A6-H1 6-13  
 S2 2A1B5-C2 6-45  
 S3 2A1B5-B3 6-45  
 T0 2B1A6-J0 6-13  
 T1 2B1A6-J1 6-13  
 T2 2A1A5-X1 6-47  
 T3 2A1A5-X0 6-47  
 U0 2B1A1-X1 6-25  
 U1 2B1A1-X0 6-25  
 U2 2A1A7-X1 6-51  
 U3 2A1A7-X0 6-51  
 V0 2B1A7-M3 6-1  
 V1 2B1A7-M2 6-1  
 V2 2A1A7-W3 6-51  
 V3 2A1A7-X3 6-51  
 W0 2B1A7-F1 6-1  
 W1 2B1A7-F0 6-1  
 W2 2A1A6-X3 6-49  
 W3 2A1A6-W3 6-49  
 X0 2A1B2-K0 6-  
 X1 2A1B2-O1 6-  
 X2 2A1A6-X0 6-49  
 X3 2A1A6-X1 6-49

SUPPR WORD MARK TO CHAN 0-3 FANOUT  
 ADDR COMPARE TO CHL 4-7 FANOUT  
 INCR + DECR HY 4 TO GRP 0 NOT INCR BY 4 TO Z BITS 0/1  
 ADDR COMPARE TO SEARCH/TYPE  
 EN CLOCK INTERRUPT WORD MOVE TO INCR/PART. WRITE XLTN  
 ADDR COMPARE TO CHL 0-3 FANOUT  
 12-BIT MODE CHAN A/D XLTN  
 RF = Z - 24 BITS TO D4 XLTN  
 T150 TO Z PANEL - TEST COMPARE  
 SET CLOCK INTERRUPT F/F  
 SENSE REG FILE 00-37 BIT 27  
 SENSE RF 00-37 NOT(BIT 24)  
 BC PARTIAL WRITE BIT 02 TO PF  
 RF=Z BIT 02  
 INCR OR DECR BY 2 TO GROUP 0  
 BC PARTIAL WRITE BIT 00 TO PF  
 RF=Z BIT 03  
 BC PARTIAL WRITE BIT 01 TO PF  
 RF SENSE AMPL BIT 24 TO GR 5  
 SENSE RF 00-37 NOT(BIT 27)  
 BC PARTIAL WRITE BIT 03 TO PF  
 RF=Z BITS (04)(05)(06)(07)  
 SENSE REG FILE 00-37 BIT 24  
 SUPPR WORD MARK TO CHAN 4-7 FANOUT  
 RF=Z BITS (08)(09)(10)(11)  
 RF=Z BITS (12)(13)(14)(15)  
 RF=Z BITS (17)(18)(19)  
 CHARACTER ADDRESS DESIGNATOR 0  
 RF=Z BIT 16 ONLY  
 RF=Z BIT 01  
 NOT EN SET OF PARTIAL WRITES  
 12-BIT MODE I/O CONT XLTN  
 T158 TO Z PANEL - CLR/SET PARTIAL WRITE  
 24-BIT MODE I/O CONT XLTN  
 SENSE RF 00-37 NOT(BIT 25)  
 SUPPR WORD MARK ON I/O ACT.  
 RF=Z BITS (20)(21)(22)(23)  
 NOT (I/O WITH A XLTN) TO CONT DECREMENT RF L17 TO BITS 06/07  
 CHARACTER ADDRESS DESIGNATOR 1  
 STRIP/DUPLICATE CHAR.  
 INCREMENT RF L17 TO BITS 00/01  
 INCREMENT RF L17 TO BITS 06/07  
 RIGHT SHIFT 1 TO D4 XLTN FF  
 DECREMENT RF L17 TO BITS 00/01  
 NOT (T154) TO CHAR. AND WRITE STORAGE FFs  
 STRIP/DUPLICATE RYTE  
 DECREMENT RF L17 TO BITS 02/03  
 INCREMENT RF L17 TO BITS 02/03  
 RIGHT SHIFT 2 TO D4 XLTN FF  
 DECREMENT RF L17 TO BITS 04/05  
 INCREMENT RF L17 TO BITS 04/05  
 I/O CONTROL XLTN  
 DECREMENT RF L17 TO BITS 12/13  
 INCREMENT RF L17 TO BITS 12-13  
 I/O WRITE XLTN  
 DECREMENT RF L17 TO BITS 14/15  
 INCREMENT RF L17 TO BITS 14/15  
 I/O WITH A XLTN  
 INCREMENT RF L17 TO BITS 10/11  
 DECREMENT RF L17 TO BITS 10/11  
 SENSE RF 00-37 NOT(BIT 26)  
 SENSE REG FILE 00-37 BIT 19  
 INCREMENT RF L17 TO BITS 08/09  
 DECREMENT RF L17 TO BITS 08/09




PIB	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A1A2-I1 2A1A3-K0	6- 6-		S BITS 01/00 = 2 TO RF 00-37
A3	2A1B5-F3	6- 45		NOT(F BIT 02) TO S REG FAN IN
B0	2A1A0-D1 2A1A1-C1	6- 6-		S BITS 01/00 = 1 TO RF 40-77
B1	2A1A2-F1 2A1A3-B1	6- 6-		S BITS 01/00 = 0 TO RF 00-37
B2	2A1B8-A3	6- 53		ACT, I/O ADDR BIT 00 TO S FAN-IN
B3	2A1B6-P3	6- 43		F BIT 00 TO S REG FAN IN
C0	2B2B8-C0	5- 77		
C1	2B2B8-C1	5- 77		RC IDENT, TO PF * MCS PE CODE
C2	2B1A1-02	6- 25		NOT RF ADDR XLTN BIT 01 TO S
C3	2B1A1-03	6- 25		
D0	2B2B9-E0	5- 75		
D1	2B2B9-E1	5- 75		RC IDENT, TO PF * MCS PE CODE
D2	2B1A1-M3	6- 25		NOT RF ADDR XLTN BIT 00 TO S
D3	2B1A1-M2	6- 25		




Example for Reg File 13.

E0	2A1A0-G1	6-	S BITS 01/00 = 0 TO RF 40-77
E1	2A1A1-B1	6-	S BITS 01/00 = 3 TO RF 00-37
E1	2A1A2-G0	6-	
E3	2A1A3-K1	6-	BC FCN CODE = 72
F0	2A1B7-B1	6- 41	S BITS 04/02 = 0 TO RF 40-77
F0	2A1A0-G1	6-	
F1	2A1A0-B1	6-	
F1	2A1A0-I1	6-	S BITS 01/00 = 2 TO RF 40-77
F2	2A1A1-K0	6-	F BIT 01 TO S REG FAN IN
F2	2A1B6-Q3	6- 43	NOT (F = 71 THROUGH 76) TO S
F3	2A1B6-T2	6- 43	INPUT TRANSLATION
G0	2A1A3-G1	6-	S BITS 04/02 = 1 TO RF 00-37
G0	2A1A2-B1	6-	
G1	2A1A3-D1	6-	S BITS 04/02 = 1 TO RF 00-37
G1	2A1A3-C1	6-	
G3	2A1A06J16E-06	6-	BREAK POINT SWITCH BIT 0
H0	2A1A2-E1	6-	S BITS 01/00 = 1 TO RF 00-37
H0	2A1A3-C1	6-	
H3	2A1A06J16E-05	5- 77	BREAK POINT SWITCH BIT 1
I0	2R2B8-D0	5- 77	RC IDENT, TO PF * MCS PE CODE
I1	2R2B8-D1	5- 77	BREAK POINT SWITCH BIT 5
I3	2A1A06J16E-01	6-	S BITS 04/02 = 2 TO RF 00-37
J0	2A1A3-I1	6-	
J1	2A1A2-K0	6-	S BITS 01/00 = 3 TO RF 40-77
J1	2A1A0-G0	6-	
J1	2A1A1-K1	6-	
J3	2A1A06J16E-04	6-	BREAK POINT SWITCH BIT 2
K0	2A1A3-G0	6-	S BITS 04/02 = 3 TO RF 00-37
K1	2A1A2-K1	6-	
K1	2A1A1-I1	6-	S BITS 04/02 = 2 TO RF 40-77
K1	2A1A0-K0	6-	
K3	2A1B6-H2	6- 53	ACT, I/O ADDR BIT 01 TO S
L0	2A1A1-D1	6-	FAN-IN
L0	2A1A0-C1	6-	S BITS 04/02 = 1 TO RF 40-77
L1	2A1B2-G1	6-	READ RF 0X AND 2X UPPER BITS
L3	2A1B3-H0	6-	
L3	2A1B6-I2	6- 53	ACT, I/O ADDR BIT 02 TO S
H0	2B2B8-E0	5- 77	FAN-IN
H1	2B2B8-E1	5- 77	BC IDENT, TO PF * MCS PE CODE
H3	2A1B6-B0	6- 43	NOT (PROGRAM OPR, XLTN) = Z CONT
N0	2A1A1-G0	6-	S BITS 04/02 = 3 TO RF 40-77
N1	2A1A0-K1	6-	
N3	2A1B6-H2	6- 43	USE S REG BIT 03 = WRITE XLTN
O0	2A1B6-R1	6- 43	SET S REG BIT 03 = BFR XLTN
O0	2A1B0-G1	6-	READ RF 4X AND 6X UPPER BITS
O1	2A1B2-I1	6-	READ RF 1X AND 3X UPPER BITS
O3	2A1B3-H1	6-	
O3	2A1B6-B1	6- 43	NOT (READ/WRITE RF XLTN) = Z
P0	2A1B3-I1	6-	CONTROL
P1	2A1B2-H1	6-	READ RF 0X AND 2X LOWER BITS
P1	2A1B1-I1	6-	READ RF 4X AND 6X LOWER BITS
P2	2A1B0-H1	6-	
P3	2R1A1-H1	6- 25	R/W REG FILE FINAL BC PRIORITY
Q0	2A1B5-K2	6- 45	NOT (F BIT 03) TO S REG FAN IN
Q1	2A1B6-V3	6- 43	NOT (F=71+72) TO S INPUT XLTN
Q2	2R1A1-H1	6- 25	
Q3	2R1A1-N0	6- 25	PROG CONTROL FINAL BC PRIORITY
R0	2A1B1-G1	6-	READ RF 5X AND 7X LOWER BITS
R0	2A1B0-H0	6-	
R1	2A1B3-G1	6-	READ RF 1X AND 3X LOWER BITS
R3	2A1B2-H0	6-	
S0	2A1A06J16E-03	6-	BREAK POINT SWITCH BIT 3
S1	2A1B0-I1	6-	READ RF 5X AND 7X UPPER BITS
S1	2A1B7-T0	6- 41	2A1B7-AF
S3	2A1A06J16E-02	6-	NOT (S REG BUSY) = EN TIMING
T0	2A1B2-D1	6-	CHAIN START
T0	2A1B3-C0	6-	BREAK POINT SWITCH BIT 4
T1	2A1B3-D1	6-	WRITE RF 1X AND 3X 24 BITS
T1	2A1B2-C0	6-	
T2	2R1A1-N2	6- 25	NOT RF ADDR XLTN BIT 04 TO S
T3	2R1A1-N3	6- 25	
U0	2R1A6-X0	6- 13	
U1	2R1A6-X1	6- 13	S REG BUSY TO D4 XLTN
U2	2R1A1-L3	6- 25	NOT RF ADDR XLTN BIT 02 TO S
U3	2R1A1-L2	6- 25	
V0	2A1B6-G3	6- 43	NOT (WRITE REGISTER FILE F/F)
V1	2A1B1-D1	6-	WRITE RF 4X AND 6X 24 BITS
V3	2A1B0-C0	6-	
W0	2A1B6-J2	6- 43	NOT (ADDRESS BUSY) TO S REG
W0	2A1B3-C1	6-	WRITE RF 0X AND 2X CONT. BITS
W1	2A1B2-F1	6-	
W1	2A1B0-D1	6-	WRITE RF 5X AND 7X 24 BITS
W3	2A1B1-C0	6-	
W3	2A1A5-N1	6- 47	NOT (F BIT 05) TO S REG
X0	2A1B6-U2	6- 43	FAN-IN
X0	2A1A4-AU	6- 43	F=71 THRU 76 TO FN RF WRITE
X3	2A1A5-N0	6- 47	CONTROL BITS
X3	2A1A4-AX	6- 47	NOT (F BIT 04) TO S REG FAN IN




word address  
00/37  
word  
40-77  
GROUP  
00/37  
2/12  
GROUP  
40/77  
2/12  
Data  
Data

**REGISTER FILE ADDRESSING SCHEME**




Group = 11  
 Word = 00  
 Sense = 01

NOTES: 1. The CONTROL BITS are used only when accessing locations 0X and 2X. For all other locations they are logically disabled.







PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1B1	2A1A2-G1	6-67	S BITS 01/00 = 0 TO RF 00-37
1C1	2A1A4-R1	6-59	S BITS 01/00 = 1 TO RF 00-37
1D1	2A1A2-D1	6-67	S BITS 01/00 = 1 TO RF 00-37
1E1	2A1A4-H0	6-59	S BITS 04/02 = 1 TO RF 00-37
1F1	2A1A2-C1	6-67	S BITS 04/02 = 1 TO RF 00-37
1G0	2A1A2-B1	6-67	S BITS 04/02 = 0 TO RF 00-37
1G1	2A1A4-K0	6-59	S BITS 04/02 = 3 TO RF 00-37
1G2	2A1A4-G0	6-59	S BITS 04/02 = 0 TO RF 00-37
1H0	2A1A2-K1	6-67	S BITS 04/02 = 3 TO RF 00-37
1H1	2A1A4-J0	6-59	S BITS 04/02 = 2 TO RF 00-37
1K0	2A1A2-J1	6-67	S BITS 01/00 = 2 TO RF 00-37
1K1	2A1A4-A0	6-59	S BITS 01/00 = 3 TO RF 00-37
1L0	2A1A2-H0	6-67	S BITS 01/00 = 3 TO RF 00-37
1L1	2A1A4-E1	6-59	S BITS 04/02 = 2 TO RF 00-37
1M0	2B1A9-X3	6-23	2 DIGIT DRIVE 25 TO RF 00-37
1M1	2B1A9-X2	6-23	2 DIGIT DRIVE 24 TO RF 00-37
1M2	2B1A9-J2	6-23	2 DIGIT DRIVE 24 TO RF 00-37
2C1	2A1A4-W0	6-59	WHITE RF 0X AND 2X CONT. BITS
2F0	2A1A2-F1	6-67	WHITE RF 0X AND 2X CONT. BITS
2N0	2A1H4-G1	6-57	SENSE RF 00-37 NOT(BIT 24)
2N1	2A1H4-G2	6-57	SENSE RF 00-37 NOT(BIT 25)
2L0	2A1A8-J1	6-55	SENSE REG FILE 00-37 BIT 25
2L1	2A1H4-K1	6-57	SENSE REG FILE 00-37 BIT 24

USED14  
OY02X0  
(00X0XX)

USED15  
OY12X1  
(00X1XX)

USED16  
OY22X2  
(01X0XX)


USED17  
OY32X3  
(01X1XX)

NOTES:  
 ① TO INTERNAL TERMINATING RESISTOR.  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE REGISTER FILE LOCATIONS 00-37 LWR 12 AND 2 CONT	PRODUCT
	LOC: 2A1A3, 2A1B3 PART NO.185301 SER00C	SIZE DRAWING NO. C 60181000
REV. G		SHEET PAGE 6-61

247

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2A1A6-H2	6-49	
1N1	2A1A6-H3	6-49	NOT DIGIT DR 10 TO RF 00-37
1U0	2A1A6-E3	6-49	
1U1	2A1A6-E2	6-49	NOT DIGIT DR 11 TO RF 00-37
1P0	2A1A6-F0	6-49	
1P1	2A1A6-F1	6-49	NOT DIGIT DR 09 TO RF 00-37
1W0	2A1A6-I1	6-49	
1W1	2A1A6-I0	6-49	NOT DIGIT DR 08 TO RF 00-37
1K0	2A1A5-E3	6-47	
1K1	2A1A5-E2	6-47	NOT DIGIT DR 07 TO RF 00-37
1S0	2A1A5-H2	6-47	
1S1	2A1A5-H3	6-47	NOT DIGIT DR 06 TO RF 00-37
2C0	2A1A2-U0	6-69	WRITE RF 1X AND 3X 24 BITS
	2A1A4-T0	6-59	
200	2A1H2-C0	6-67	WRITE RF 0X AND 2X 24 BITS
2U1	2A1A4-T1	6-59	WRITE RF 0X AND 2X 24 BITS
2G0	2A1H2-H0	6-69	HEAD RF 1X AND 3X LOWER BITS
2G1	2A1A4-R1	6-59	HEAD RF 1X AND 3X LOWER BITS
2H0	2A1B2-G0	6-69	READ RF 0X AND 2X UPPER BITS
	2A1A4-L1	6-59	
2H1	2A1B2-I0	6-69	READ RF 1X AND 3X UPPER BITS
	2A1A4-Q1	6-59	
210	2A1H2-H1	6-69	HEAD RF 0X AND 2X LOWER BITS
211	2A1A4-P0	6-59	HEAD RF 0X AND 2X LOWER BITS
2M0	2A1A5-S3	6-47	SENSE RF 00-37 NOT(BIT 07)
2M1	2A1A6-S0	6-49	SENSE RF 00-37 NOT(BIT 08)
2N1	2A1A5-T3	6-47	SENSE RF 00-37 NOT(BIT 06)
2W0	2A1A6-S3	6-49	SENSE RF 00-37 NOT(BIT 11)
2M0	2A1A6-S1	6-49	SENSE RF 00-37 NOT(BIT 09)
2M1	2A1A6-T3	6-49	SENSE RF 00-37 NOT(BIT 10)



FROM PREVIOUS PAGE

TO NEXT PAGE


TO NEXT PAGE

- NOTE:
- ① TO INTERNAL TERMINATING RESISTOR
  - ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

<b>CONTROL DATA</b>		REGISTER FILE LOCATIONS 00-37 LOWER 12 AND 2 CONT		PRODUCT	
SIZE	DRAWING NO.	REV.			
DEVELOPMENT DIVISION	C 60181000	6			
2A1A3 LOC. 2A1B3		PART NO. 185301	SER. 004		
		PAGE		6-63	

249


PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
110	2A1A5-P2	6- 45	
111	2A1A5-P3	6- 45	NOT DIGIT DR 03 TO RF 00-37
100	2A1A5-I1	6- 47	
101	2A1A5-I0	6- 47	NOT DIGIT DR 04 TO RF 00-37
100	2A1A5-F0	6- 47	
101	2A1A5-F1	6- 47	NOT DIGIT DR 05 TO RF 00-37
100	2A1A5-X2	6- 45	
101	2A1A5-X3	6- 45	NOT DIGIT DR 02 TO RF 00-37
100	2A1A5-P0	6- 45	
101	2A1A5-P1	6- 45	NOT DIGIT DR 01 TO RF 00-37
200	2A1A5-A1	6- 45	
201	2A1A5-A0	6- 45	NOT DIGIT DR 00 TO RF 00-37
200	2A1A5-H0	6- 45	SENSE RF 00-37 NOT(BIT 01)
201	2A1A5-C3	6- 45	SENSE RF 00-37 NOT(BIT 02)
211	2A1A5-D0	6- 45	SENSE RF 00-37 NOT(BIT 00)
200	2A1A5-S1	6- 47	SENSE RF 00-37 NOT(BIT 05)
200	2A1A5-A3	6- 45	SENSE RF 00-37 NOT(BIT 03)
201	2A1A5-S0	6- 47	SENSE RF 00-37 NOT(BIT 04)



251



PIN	ORIGIN/PAGE	SIGNAL DEFINITION
IB1	2A1A5-F1 6-61	S BITS 04/02 = 0 TO RF 00-37
IC1	2A1A4-G0 6-59	S BITS 04/02 = 1 TO RF 00-37
IC1	2A1A3-E1 6-61	S BITS 04/02 = 1 TO RF 00-37
IC1	2A1A4-G1 6-59	S BITS 01/00 = 1 TO RF 00-37
IC1	2A1A3-C1 6-61	S BITS 01/00 = 1 TO RF 00-37
IC1	2A1A4-H0 6-59	S BITS 01/00 = 1 TO RF 00-37
IC1	2A1A4-H1 6-59	S BITS 01/00 = 0 TO RF 00-37
IC0	2A1A4-E1 6-59	S BITS 01/00 = 3 TO RF 00-37
IC1	2A1A3-H1 6-61	S BITS 01/00 = 0 TO RF 00-37
IC0	2A1A3-K1 6-61	S BITS 01/00 = 3 TO RF 00-37
IC1	2A1A4-A0 6-59	S BITS 01/00 = 2 TO RF 00-37
IC1	2A1A3-K0 6-61	S BITS 01/00 = 2 TO RF 00-37
IC0	2A1A3-J1 6-61	S BITS 04/02 = 2 TO RF 00-37
IC0	2A1A4-J0 6-59	S BITS 04/02 = 3 TO RF 00-37
IC1	2A1A3-H0 6-61	S BITS 04/02 = 3 TO RF 00-37
IC0	2A1A4-K0 6-59	S BITS 04/02 = 3 TO RF 00-37
IC0	2A1A7-F2 6-1	1 DIGIT DRIVE 27 TO RF 00-37
IC1	2A1A7-F3 6-1	1 DIGIT DRIVE 26 TO RF 00-37
IC0	2A1A9-T3 6-23	1 DIGIT DRIVE 26 TO RF 00-37
IC0	2A1A9-T2 6-23	1 DIGIT DRIVE 27 TO RF 00-37
IC1	2A1A3-F0 6-61	WRITE RF BX AND 2X CONT. BITS
IC1	2A1A4-A0 6-59	2A1A4-A0 6-59
IC1	2A1A4-K0 6-59	2A1A4-K0 6-59
IC1	2A1A4-G0 6-59	2A1A4-G0 6-59
IC1	2A1A4-B0 6-59	2A1A4-B0 6-59
IC1	2A1A4-J1 6-57	SENSE RF 00-37 NOT(BIT 26)
IC1	2A1A4-J0 6-57	SENSE RF 00-37 NOT(BIT 27)
IC1	2A1A4-G0 6-57	SENSE REG FILE 00-37 BIT 27
IC1	2A1A4-F1 6-55	SENSE REG FILE 00-37 BIT 26




NOTES:  
 ① TO INTERNAL TERMINATING RESISTOR.  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	REGISTER FILE LOCATIONS 00-37 UPPER 12 AND 2 CONT	PRODUCT
	LOC: 2A1A2, 2A1B2 PART NO. 185301	SER. 001	SIZE: DRAWING NO. 60181000 REV. 6 SHEET PAGE 6-67

253

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2A1A8-Q2	6-55	
1N1	2A1A8-Q3	6-55	NOT DIGIT DR 22 TO RF 00-07
1U0	2A1A8-Q2	6-55	
1U1	2A1A8-Q3	6-55	NOT DIGIT DR 23 TO RF 00-37
1P0	2A1A8-K2	6-55	
1P1	2A1A8-K3	6-55	NOT DIGIT DR 21 TO RF 00-37
1W0	2A1A8-J3	6-55	
1W1	2A1A8-J2	6-55	NOT DIGIT DR 20 TO RF 00-37
1R0	2A1R7-G1	6-41	
1R1	2A1R7-G0	6-41	DIGIT DRIVE 19 TO RF 00-37
1S0	2A1R7-F2	6-41	
1S1	2A1R7-F3	6-41	DIGIT DRIVE 1R TO RF 00-37
2C0	2A1A3-D0	6-63	WRITE RF 0X AND 2X 24 BITS
2U0	2A1A4-T1	6-59	
2U0	2A1H3-C0	6-63	WRITE RF 1X AND 3X 24 BITS
2U1	2A1A4-T0	6-59	WRITE RF 1X AND 3X 24 BITS
2G0	2A1H3-H0	6-63	HEAD RF 0X AND 2X UPPER BITS
2G1	2A1A4-L1	6-59	HEAD RF 0X AND 2X UPPER BITS
2H0	2A1B3-G0	6-63	READ RF 1X AND 3X LOWER BITS
2H1	2A1A4-R1	6-59	
2H1	2A1B3-I0	6-63	READ RF 0X AND 2X LOWER BITS
2H1	2A1A4-P0	6-59	
2I0	2A1H3-H1	6-63	HEAD RF 1X AND 3X UPPER BITS
2I1	2A1A4-Q1	6-59	HEAD RF 1X AND 3X UPPER BITS
2M0	2A1A8-M3	6-53	SENSE RF 00-37 NOT(BIT 19)
2M1	2A1A8-A0	6-55	SENSE RF 00-37 NOT(BIT 20)
2N1	2A1H8-R1	6-53	SENSE RF 00-37 NOT(BIT 18)
2U1	2A1A4-X1	6-57	SENSE REG FILE 00-37 BIT 19
2W0	2A1A8-N1	6-55	SENSE RF 00-37 NOT(BIT 23)
2W0	2A1A8-C0	6-55	SENSE RF 00-37 NOT(BIT 21)
2W1	2A1A8-V1	6-55	SENSE RF 00-37 NOT(BIT 22)



FROM PREVIOUS PAGE

TO NEXT PAGE


TO NEXT PAGE

NOTE  
 ① TO INTERNAL TERMINATING RESISTOR  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

<b>CONTROL DATA</b>		REGISTER FILE LOCATIONS 00-37 UPPER 12 AND 2 CONT	
SIZE C 601810J0	REV. 1	TITLE LOC: 2A1A2 PART NO. 185301 SER.001	
DEVELOPMENT DIVISION		PAGE 6-69	

255


PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1T0	2A1A7-E3	6- 51	
1I1	2A1A7-E2	6- 51	NOT DIGIT DR 15 TO RF 00-37
100	2A1A8-T0	6- 53	
1U1	2A1A8-T1	6- 53	NOT DIGIT DR 16 TO RF 00-37
1V0	2A1A7-C3	6- 41	
1V1	2A1A7-C2	6- 41	DIGIT DRIVE 17 TO RF 00-37
1*0	2A1A7-M2	6- 51	
1*1	2A1A7-M3	6- 51	NOT DIGIT DR 14 TO DR 00-37
1A0	2A1A7-F0	6- 51	
1A1	2A1A7-F1	6- 51	NOT DIGIT DR 13 TO DR 00-37
2B0	2A1A7-I1	6- 51	
2B1	2A1A7-I0	6- 51	NOT DIGIT DR 12 TO RF 00-37
2S0	2A1A7-S1	6- 51	SENSE RF 00-37 NOT(BIT 13)
2S1	2A1A7-T3	6- 51	SENSE RF 00-37 NOT(BIT 14)
2I1	2A1A7-S0	6- 51	SENSE RF 00-37 NOT(BIT 12)
2*0	2A1A8-J0	6- 53	SENSE RF 00-37 NOT(BIT 17)
2A0	2A1A7-S3	6- 51	SENSE RF 00-37 NOT(BIT 15)
2A1	2A1A8-H1	6- 53	SENSE RF 00-37 NOT(BIT 16)




FROM PREVIOUS PAGE

FROM PREVIOUS PAGE





PIN	ORIGIN/PAGE	SIGNAL DEFINITION
I01	DEST. 2A1A0-F1 6-79	5 BITS 01/00 = 0 TO RF 40-77
I01	2A1A4-E0 6-59	5 BITS 01/00 = 1 TO RF 40-77
I01	2A1A0-F1 6-79	5 BITS 01/00 = 1 TO RF 40-77
I01	2A1A4-H0 6-59	5 BITS 04/02 = 1 TO RF 40-77
I01	2A1A4-L0 6-59	5 BITS 04/02 = 1 TO RF 40-77
I01	2A1A0-C1 6-79	5 BITS 04/02 = 1 TO RF 40-77
I01	2A1A0-H1 6-79	5 BITS 04/02 = 0 TO RF 40-77
I00	2A1A4-M0 6-59	5 BITS 04/02 = 3 TO RF 40-77
I01	2A1A4-F0 6-59	5 BITS 04/02 = 0 TO RF 40-77
I00	2A1A0-K1 6-79	5 BITS 04/02 = 3 TO RF 40-77
I11	2A1A4-K1 6-59	5 BITS 04/02 = 2 TO RF 40-77
I01	2A1A0-K0 6-79	5 BITS 04/02 = 2 TO RF 40-77
I00	2A1A4-F1 6-59	5 BITS 01/00 = 2 TO RF 40-77
I01	2A1A0-M0 6-79	5 BITS 01/00 = 3 TO RF 40-77
I01	2A1A4-J1 6-59	5 BITS 01/00 = 3 TO RF 40-77




NOTES:  
 ① TO INTERNAL TERMINATING RESISTOR.  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE REGISTER FILE LOCATIONS 40-77 LOWER 12	PRODUCT
	LOC: 2A1A1, 2A1B1 PART NO. 185301 SER 002	SIZE C 60181000
SHEET		PAGE 6-73

259

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2A1A6-U3	6-49	
1N1	2A1A6-D2	6-49	DIGIT DRIVE 10 TO RF 40-77
1U0	2A1A6-G3	6-49	
1U1	2A1A6-G2	6-49	DIGIT DRIVE 11 TO RF 40-77
1P0	2A1A6-H0	6-49	
1P1	2A1A6-H1	6-49	DIGIT DRIVE 09 TO RF 40-77
1W0	2A1A6-E1	6-49	
1W1	2A1A6-E0	6-49	DIGIT DRIVE 08 TO RF 40-77
1K0	2A1A5-G3	6-47	
1K1	2A1A5-G2	6-47	DIGIT DRIVE 07 TO RF 40-77
1S0	2A1A5-D3	6-47	
1S1	2A1A5-D2	6-47	DIGIT DRIVE 06 TO RF 40-77
2C0	2A1H0-D0	6-81	WRITE RF 5X AND 7X 24 BITS
2U0	2A1A4-W1	6-59	
2U0	2A1H0-C0	6-81	WRITE RF 4X AND 6X 24 BITS
2U1	2A1A4-V1	6-59	WRITE RF 4X AND 6X 24 BITS
2G0	2A1H0-H0	6-81	HEAD RF 5X AND 7X LOWER BITS
2G1	2A1A4-H0	6-59	HEAD RF 5X AND 7X LOWER BITS
2HC	2A1B0-G0	6-81	READ 4X AND 6X UPPER BITS
2H0	2A1D4-Q0	6-59	
2H1	2A1B0-I0	6-81	READ 5X AND 7X UPPER BITS
2H1	2A1D4-S0	6-59	
2I0	2A1H0-H1	6-81	HEAD RF 4X AND 6X LOWER BITS
2I1	2A1A4-P1	6-59	HEAD RF 4X AND 6X LOWER BITS
2M0	2A1A5-S2	6-47	SENSE RF 40-77 NOT(BIT 07)
2M1	2A1A6-T1	6-49	SENSE RF 40-77 NOT(BIT 08)
2N1	2A1A5-T2	6-47	SENSE RF 40-77 NOT(BIT 06)
2W0	2A1A6-S2	6-49	SENSE RF 40-77 NOT(BIT 11)
2M0	2A1A6-T0	6-49	SENSE RF 40-77 NOT(BIT 09)
2K1	2A1A6-T2	6-49	SENSE RF 40-77 NOT(BIT 10)



FROM PREVIOUS PAGE

TO NEXT PAGE


TO NEXT PAGE

NOTE  
 ① TO INTERNAL TERMINATING RESISTOR  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA		REGISTER FILE LOCATIONS 40-77	
DEVELOPMENT DIVISION		2A1A1	
SIZE	DRAWING NO.	REV.	
C	60181000		
SHEET	PAGE	PART NO.	SER. NO.
	6-75	195301	


261

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
110	2A1H5-S3	6- 45	
111	2A1H5-S2	6- 45	DIGIT DRIVE 03 TO RF 40-77
100	2A1A5-F1	6- 47	
101	2A1A5-E0	6- 47	DIGIT DRIVE 04 TO RF 40-77
1V0	2A1A5-H0	6- 47	
1V1	2A1A5-H1	6- 47	DIGIT DRIVE 05 TO RF 40-77
1W0	2A1H5-Q2	6- 45	
1W1	2A1H5-Q3	6- 45	DIGIT DRIVE 02 TO RF 40-77
1A0	2A1B5-S1	6- 45	
1A1	2A1B5-S0	6- 45	DIGIT DRIVE 01 TO RF 40-77
2B0	2A1H5-Q1	6- 45	
2B1	2A1H5-Q0	6- 45	DIGIT DRIVE 00 TO RF 40-77
2S0	2A1H5-J1	6- 45	SENSE RF 40-77 NOT(BIT 01)
2S1	2A1H5-F2	6- 45	SENSE RF 40-77 NOT(BIT 02)
211	2A1B5-E1	6- 45	SENSE RF 40-77 NOT(BIT 00)
2W0	2A1A5-T0	6- 47	SENSE RF 40-77 NOT(BIT 05)
2X0	2A1H5-B2	6- 45	SENSE RF 40-77 NOT(BIT 03)
2A1	2A1A5-T1	6- 47	SENSE RF 40-77 NOT(BIT 04)




263





PIN	ORIGIN/	PAGE	SIGNAL DEFINITION
1B1	2A1A1-F1 6-73	S	BITS 04/02 = 0 TO RF 40-77
	2A1A4-F0 6-59	S	BITS 04/02 = 1 TO RF 40-77
1C1	2A1A1-E1 6-73	S	BITS 04/02 = 1 TO RF 40-77
	2A1A4-L0 6-59	S	BITS 01/00 = 1 TO RF 40-77
1D1	2A1A4-H0 6-59	S	BITS 01/00 = 1 TO RF 40-77
1E1	2A1A1-C1 6-73	S	BITS 01/00 = 1 TO RF 40-77
1F1	2A1A1-H1 6-73	S	BITS 01/00 = 0 TO RF 40-77
1G0	2A1A4-J1 6-59	S	BITS 01/00 = 3 TO RF 40-77
1G1	2A1A4-E0 6-59	S	BITS 01/00 = 0 TO RF 40-77
1H0	2A1A1-K1 6-73	S	BITS 01/00 = 3 TO RF 40-77
1I1	2A1A4-F1 6-59	S	BITS 01/00 = 2 TO RF 40-77
1J1	2A1A1-K0 6-73	S	BITS 01/00 = 2 TO RF 40-77
1K0	2A1A1-J1 6-73	S	BITS 04/02 = 2 TO RF 40-77
	2A1A4-K1 6-59	S	BITS 04/02 = 3 TO RF 40-77
1K1	2A1A1-H0 6-73	S	BITS 04/02 = 3 TO RF 40-77
	2A1A4-N3 6-59	S	BITS 04/02 = 3 TO RF 40-77




NOTES:  
 ① TO INTERNAL TERMINATING RESISTOR.  
 ② ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE REGISTER FILE LOCATIONS 40-77 UPPER 12	PRODUCT 60181000
	LOC: 2A1A0, 2A1B0 PART NO. 185301 SERU03	SHEET PAGE 6-79

TO NEXT PAGE

265

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
1N0	2A1A8-P3	6-55	
1N1	2A1A8-P2	6-55	DIGIT DRIVE 22 TO RF 40-77
1U0	2A1A8-L3	6-55	
1U1	2A1A8-L2	6-55	DIGIT DRIVE 23 TO RF 40-77
1P0	2A1A8-I3	6-55	
1P1	2A1A8-I2	6-55	DIGIT DRIVE 21 TO RF 40-77
1W0	2A1A8-G3	6-55	
1W1	2A1A8-G2	6-55	DIGIT DRIVE 20 TO RF 40-77
1M0	2A1A7-C1	6-41	
1M1	2A1A7-C0	6-41	DIGIT DRIVE 19 TO RF 40-77
1S0	2A1A7-G3	6-41	
1S1	2A1A7-G2	6-41	DIGIT DRIVE 18 TO RF 40-77
2C0	2A1A1-D0	6-75	WRITE RF 4X AND 6X 24 BITS
	2A1A4-V1	6-59	
2U0	2A1B1-C0	6-75	WRITE RF 5X AND 7X 24 BITS
2U1	2A1A4-W1	6-59	WRITE RF 5X AND 7X 24 BITS
2G0	2A1B1-H0	6-75	READ RF 4X AND 6X UPPER BITS
2G1	2A1A4-Q0	6-59	READ RF 4X AND 6X UPPER BITS
2H0	2A1B1-G0	6-75	READ RF 5X AND 7X LOWER BITS
	2A1A4-R0		
2H1	2A1B1-I0	6-75	READ RF 5X AND 7X UPPER BITS
	2A1A4-P1	6-59	
2I0	2A1B1-H1	6-75	READ RF 5X AND 7X UPPER BITS
2I1	2A1A4-S0	6-59	READ RF 5X AND 7X UPPER BITS
2M0	2A1A8-O2	6-53	SENSE RF 40-77 NOT(BIT 19)
2M1	2A1A8-B1	6-55	SENSE RF 40-77 NOT(BIT 20)
2N1	2A1A8-R0	6-53	SENSE RF 40-77 NOT(BIT 18)
2W0	2A1A8-N0	6-55	SENSE RF 40-77 NOT(BIT 23)
2H0	2A1A8-D1	6-55	SENSE RF 40-77 NOT(BIT 21)
2M1	2A1A8-W0	6-55	SENSE RF 40-77 NOT(BIT 22)



FROM PREVIOUS PAGE

TO NEXT PAGE


TO NEXT PAGE

NOTE:  
 (1) TO INTERNAL TERMINATING RESISTOR  
 (2) ON EARLY UNITS CIRCUIT TYPE LDR WAS USED INSTEAD OF T612.

<b>CONTROL DATA</b>		<b>REGISTER FILE</b>		<b>ASSURANT</b>	
DEVELOPMENT DIVISION		LOCATIONS 40-77 UPPER 12 2A1A0 LOC: 2A1B0		DRAWING NO. C 60181000	
		PART NO. 1R5301		SER. 003	
		PAGE		6-81	

267

PIN	ORIGIN/ DEST.	PAGE	SIGNAL DEFINITION
110	2A1A7-G3	6- 51	DIGIT DRIVE 15 TO RF 40-77
111	2A1A7-G2	6- 51	DIGIT DRIVE 15 TO RF 40-77
100	2A1B8-S0	6- 53	DIGIT DRIVE 16 TO RF 40-77
101	2A1B8-S1	6- 53	DIGIT DRIVE 16 TO RF 40-77
100	2A1A7-H2	6- 41	DIGIT DRIVE 17 TO RF 40-77
101	2A1A7-H3	6- 41	DIGIT DRIVE 17 TO RF 40-77
100	2A1A7-D3	6- 51	DIGIT DRIVE 14 TO RF 40-77
101	2A1A7-D2	6- 51	DIGIT DRIVE 14 TO RF 40-77
100	2A1A7-H0	6- 51	DIGIT DRIVE 13 TO RF 40-77
101	2A1A7-H1	6- 51	DIGIT DRIVE 13 TO RF 40-77
200	2A1A7-E1	6- 51	DIGIT DRIVE 12 TO RE 40-77
201	2A1A7-E0	6- 51	DIGIT DRIVE 12 TO RE 40-77
200	2A1A7-I0	6- 51	SENSE RF 40-77 NOT(BIT 13)
201	2A1A7-I2	6- 51	SENSE RF 40-77 NOT(BIT 14)
201	2A1A7-I1	6- 51	SENSE RF 40-77 NOT(BIT 12)
211	2A1A8-I1	6- 53	SENSE RF 40-77 NOT(BIT 17)
200	2A1A7-S2	6- 51	SENSE RF 40-77 NOT(BIT 15)
201	2A1A7-S1	6- 51	SENSE RF 40-77 NOT(BIT 15)
201	2A1B8-I0	6- 53	SENSE RF 40-77 NOT(BIT 16)




269

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-C3	6-121		CHL 0 STATUS FAN IN BIT 00
A3	2R0A6-Q3	6-121		CHL 0 STATUS FAN IN BIT 04
B0	2R2R3-H2	5- 87		
B1	2R2R3-H3	5- 87		CHAN 0 PARITY ERROR LIGHT
B2	2R2R3-T1	5- 87		NOT CHAN 0 INT LIGHT DRIVER
B3	2R2R3-T0	5- 87		
C0	2A4A05J03D-01			CHL 0 EXT. LINE INTERRUPT 0
	2A4A05J04D-01			
C1	2A4A05J03D-02			
	2A4A05J04D-02			
C2	2A4A05J03A-09			CHL 0 EXTERNAL STATUS RIT 04
	2A4A05J04A-09			
C3	2A4A05J03A-10			
	2A4A05J04A-10			
D0	2A0B7-L2	6-125		
D1	2A0B7-L3	6-125		CHAN 0 PE STATUS + FAN-IN
D2	2A0B7-J2	6-125		
D3	2A0B7-J3	6-125		CHAN 0 NO RESPONSE STATUS TO FAN-IN
E0	2A0B7-V0	6-125		NOT CHAN 0 READ STAT TO FAN-IN
E1	2A0B7-V1	6-125		
E2	2A4A05J03D-09			CHL 0 EXT. LINE INTERRUPT 4
	2A4A05J04D-09			
E3	2A4A05J03D-10			
	2A4A05J04D-10			
F0	2A4A05J03A-02			
	2A4A05J04A-02			
F1	2A4A05J03A-01			CHL 0 EXTERNAL STATUS RIT 00
	2A4A05J04A-01			
F2	2R0R7-C0	6-113	2B0B7-A0	CHL 0 LINE INTERRUPT 4 - C=040
F3	2R0A4-H0	6-103	2B0A3-RL	CHAN 0 CMPTR RUNNING TO XMTR
G0	2R0A5-C3	6-123		CHL 0 STATUS FAN IN BIT 01
G1	2R0R7-A0	6-113	2B0B7-AA	CHL 0 LINE INTERRUPT 0 - C=000
G2	2R0R6-C0	6-115	2B0B6-A0	CHL 0 LINE INTERRUPT 5 - C=050
G3	2R0A5-Q3	6-123		CHAN 0 STAT FAN-IN - BIT 5
H0	2R2R2-W0	5- 89		
H1	2R2B2-W1	5- 89		CHAN 0 READ INDICATOR DRIVER
H2	2A4A05J03C-06			
	2A4A05J04C-06			
H3	2A4A05J03C-05			CHAN 0 EXTERNAL CMPTR RUNNING
	2A4A05J04C-05			
I0	2R0R6-A0	6-115	2B0R6-AA	CHL 0 LINE INTERRUPT 1 - C=010




I1	2A0A4-A0	6-103	2B0A3-AJ	CHL 0 INTERRUPT ENABLE
I2	2A4A05J03R-02			
I3	2A4A05J04R-02			
J0	2A4A05J03R-01			CHL 0 EXTERNAL STATUS BIT 05
J1	2A4A05J04R-01			CHL 0 EXTERNAL STATUS BIT 01
J2	2A4A05J03A-03			
J3	2A4A05J04A-03			
K0	2A4A05J04E-02			CHL 0 EXT. LINE INTERRUPT 5
K1	2A4A05J03F-01			
K2	2A4A05J04E-01			
K3	2A4A05J03D-04			CHL 0 EXT. LINE INTERRUPT 1
L0	2A4A05J04D-04			
L1	2A4A05J03D-03			CHL 0 EXT. LINE INTERRUPT 1
L2	2A4A05J04D-03			
L3	2B0B7-D1	6-113	2B0B7-AS	CHL 0 LINE INTERRUPT 6 - C=060
M0	2B0A6-D1	6-121		CHL 0 STATUS FAN IN BIT 06
M1	2R2R2-N2	5- 89		
M2	2R2R2-N3	5- 89		CHAN 0 WRITE INDICATOR DRIVER
M3	2A4A05J03R-04			
M4	2A4A05J04B-04			
M5	2A4A05J03R-03			CHL 0 EXTERNAL STATUS BIT 06
M6	2A4A05J04R-03			
M7	2B0B7-B0	6-113	2B0B7-AK	CHL 0 LINE INTERRUPT 2 - C=020
M8	2B0A6-K3	6-121		CHL 0 STATUS FAN IN BIT 02
M9	2A4A05J03E-04			
M10	2A4A05J04E-04			
M11	2A4A05J03E-03			CHL 0 EXT. LINE INTERRUPT 6
M12	2A4A05J04F-03			
N0	2A0B7-C3	6-125		CHAN 0 EXT REJ STAT TO FAN-IN
N1	2A0B7-C2	6-125		CHL 0 PRESET STATUS TO FAN IN
N2	2A0B7-G3	6-125		
N3	2A0B7-G2	6-125		
O0	2A0B7-W1	6-125		NOT CHAN 0 WRITE STAT TO F1
O1	2A0B7-W0	6-125		
O2	2A0B7-T2	6-125		
O3	2A0B7-T3	6-125		CHAN 0 INT TO STATUS FAN-IN
P0	2A4A05J03D-06			
P1	2A4A05J04D-06			CHL 0 EXT. LINE INTERRUPT 2
P2	2A4A05J03D-05			
P3	2A4A05J04D-05			
P4	2B0B6-D1	6-115	2B0B6-AS	CHL 0 LINE INTERRUPT 7 - C=070
P5	2B0A5-D1	6-123		CHL 0 STATUS FAN IN BIT 07
P6	2A4A05J03A-06			
P7	2A4A05J04A-06			
P8	2A4A05J03A-05			CHL 0 EXTERNAL STATUS BIT 02
P9	2A4A05J04A-05			
Q0	2B0A8-Q2	6-109		NOT(CHL 0 MASKED INTERRUPT)
Q1	2B0B8-K0	6-111		CHL 0 MASKED INTERRUPT - C=100
Q2	2R2B3-D1	5- 87		CHAN 0 REJECT INDICATOR DRIVER
Q3	2B2B3-D0	5- 87		
R0	2A4A05J03E-06			
R1	2A4A05J04E-06			
R2	2A4A05J03E-05			CHL 0 EXT. LINE INTERRUPT 7
R3	2A4A05J04E-05			
S0	2B0B6-B0	6-115	2B0B6-AK	CHL 0 LINE INTERRUPT 3 - C=030
S1	2B0A5-K3	6-123		CHL 0 STATUS FAN IN BIT 03
S2	2A4A05J03H-06			
S3	2A4A05J04B-06			
T0	2A4A05J03B-05			CHL 0 EXTERNAL STATUS BIT 07
T1	2A4A05J04B-05			
T2	2A4A05J03A-07			CHL 0 EXTERNAL STATUS BIT 03
T3	2A4A05J04A-07			
U0	2A4A05J03C-02			
U1	2A4A05J04C-02			CHL 0 EXTERNAL STATUS BIT 10
U2	2A4A05J03C-01			
U3	2A4A05J04C-01			
V0	2A4A05J03D-08			
V1	2A4A05J04D-08			CHL 0 EXT. LINE INTERRUPT 3
V2	2A4A05J03D-07			
V3	2A4A05J04D-07			
W0	2A4A05J03C-04			
W1	2A4A05J04C-04			CHL 0 EXTERNAL STATUS BIT 11
W2	2A4A05J03C-03			
W3	2A4A05J04C-03			
X0	2R0A4-N0	6-103	2B0A3-AZ	NOT (CHAN 0 INTERRUPT MASK) TO FANOUT
X1	2R0A9-A3	6-101	2B0A3-RY	CHL 0 SELECT EXT INTERRUPT
X2	2R0A5-M0	6-123	2B0A5-RX	CHL 0 EXTERNAL STATUS BIT 09
X3	2R0A5-G1	6-123	2B0A5-AA	CHL 0 EXTERNAL STATUS BIT 11
Y0	2R0A6-G1	6-121	2B0A6-AA	CHL 0 EXTERNAL STATUS BIT 08
Y1	2R0A9-C3	6-101	2B0A3-PZ	CHL 0 SELECT INTERNAL STATUS
Y2	2A4A05J03H-09			CHL 0 EXTERNAL STATUS BIT 09
Y3	2A4A05J04B-09			
Y4	2A4A05J03H-10			
Y5	2A4A05J04B-10			
Y6	2A4A05J03B-08			
Y7	2A4A05J04B-08			
Y8	2A4A05J03B-07			CHL 0 EXTERNAL STATUS BIT 08
Y9	2A4A05J04B-07			
Z0	2R0R7-F1	6-113		NOT(CHL 0 INTERRUPT MASK) COPY
Z1	2R0A6-M0	6-121	2B0A6-PX	CHL 0 EXTERNAL STATUS BIT 10



PIN	ORIGIN/ DEST,	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-A3	6-121		CHL 1 STATUS FAN IN BIT 00
A3	2R0A6-P3	6-121		CHL 1 STATUS FAN IN BIT 04
B0	2R2R3-12	5- 87		
B1	2R2R3-13	5- 87		CHAN 1 PARITY ERR, LT DRIVER
B2	2R2R3-S1	5- 87		NOT CHAN 1 INT LIGHT DRIVER
B3	2R2R3-S0	5- 87		
C0	2A4A05J010-01			CHL 1 EXT. LINE INTERRUPT 0
	2A4A05J020-01			
C1	2A4A05J010-02			
	2A4A05J020-02			
C2	2A4A05J01A-09			CHL 1 EXTERNAL STATUS BIT 04
	2A4A05J02A-09			
C3	2A4A05J01A-10			
	2A4A05J02A-10			
D0	2A0B6-L2	6-127		
D1	2A0B6-L3	6-127		CHAN 1 PE STATUS = FAN-IN
D2	2A0B6-J2	6-127		
D3	2A0B6-J3	6-127		CHAN 1 NO RESPONSE STATUS TO FAN-IN
E0	2A0B6-V0	6-127		NOT CHAN 1 READ STATUS TO FI
E1	2A0B6-V1	6-127		
E2	2A4A05J010-09			CHL 1 EXT. LINE INTERRUPT 4
	2A4A05J020-09			
E3	2A4A05J010-10			
	2A4A05J020-10			
F0	2A4A05J01A-02			
	2A4A05J02A-02			
F1	2A4A05J01A-01			CHL 1 EXTERNAL STATUS BIT 00
	2A4A05J02A-01			
F2	2R0R7-J1	6-113	2B0B7-AP	CHAN 1 LINE INT 4 - C=041
F3	2R0A4-I1	6-103	2B0A2-RL	CHAN 1 CMPTR RUNNING TO XMTR
G0	2R0A5-A3	6-123		CHL 1 STATUS FAN IN BIT 01
G1	2R0B7-E0	6-113	2B0B7-AB	CHL 1 LINE INTERRUPT 0 - C=001
G2	2R0B6-J1	6-115	2B0B6-AP	CHL 1 LINE INTERRUPT 5 - C=051
G3	2R0A5-P3	6-123		CHAN 1 STATUS FAN-IN - BIT 05
H0	2R2B2-C2	5- 89		
H1	2R2B2-C3	5- 89		CHL 1 READ LIGHT DRIVER
H2	2A4A05J01C-06			
	2A4A05J02C-06			
H3	2A4A05J01C-05			CHAN 1 EXT COMPUTER RUNNING
	2A4A05J02C-05			


10	2R0B6-E0	6-115	2B0B6-AB	CHL 1 LINE INTERRUPT 1 - C=011
11	2R0A4-X0	6-103	2B0A2-AJ	CHL 1 INTERRUPT ENABLE
12	2A4A05J01B-02			CHL 1 EXTERNAL STATUS BIT 05
13	2A4A05J02R-02			CHL 1 EXTERNAL STATUS BIT 01
J0	2A4A05J01A-03			CHL 1 EXT. LINE INTERRUPT 5
J1	2A4A05J02A-03			CHL 1 EXT. LINE INTERRUPT 1
J2	2A4A05J01E-02			CHL 1 LINE INTERRUPT 6 - C=061
J3	2A4A05J02E-02			CHL 1 STATUS FAN IN BIT 06
K0	2A4A05J01E-01			CHL 1 WRITE LIGHT DRIVER
K1	2A4A05J02E-01			CHL 1 LINE INTERRUPT 2 - C=021
K2	2R0B7-K0	6-113	2B0B7-AV	CHL 1 STATUS FAN IN BIT 02
K3	2R0A6-D0	6-121		CHL 1 EXT. LINE INTERRUPT 6
L0	2R2B2-03	5- 89		CHL 1 LINE INTERRUPT 7 - C=071
L1	2R2R2-02	5- 89		CHL 1 STATUS FAN IN BIT 07
L2	2A4A05J01R-04			CHL 1 EXTERNAL STATUS BIT 02
L3	2A4A05J02R-04			NOT(CHL 1 MASKED INTERRUPT)
M0	2R0R7-D0	6-113	2B0B7-AH	CHL 1 MASKED INTERRUPT - C=101
M1	2R0A6-K2	6-121		CHL 1 REJECT LIGHT DRIVER
M2	2A4A05J01E-04			CHAN 1 INT TO STATUS FAN-IN
M3	2A4A05J02E-04			CHL 1 EXT. LINE INTERRUPT 2
N0	2A0B6-C3	6-127		CHL 1 LINE INTERRUPT 3 - C=031
N1	2A0R6-C2	6-127		CHL 1 STATUS FAN IN BIT 03
N2	2A0B6-G3	6-127		CHL 1 EXTERNAL STATUS BIT 07
N3	2A0B6-G2	6-127		CHL 1 EXTERNAL STATUS BIT 03
00	2A0R6-W1	6-127		CHL 1 EXTERNAL STATUS BIT 10
01	2A0R6-W0	6-127		CHL 1 EXT. LINE INTERRUPT 3
02	2A0B6-T2	6-127		CHL 1 EXTERNAL STATUS BIT 11
03	2A0R6-T3	6-127		NOT(CHAN 1 INT MASK) TO FANOUT
P0	2A4A05J01D-06			CHL 1 SELECT EXT INTERRUPT
P1	2A4A05J02D-06			CHL 1 EXTERNAL STATUS BIT 09
P2	2A4A05J01D-05			CHL 1 EXTERNAL STATUS BIT 11
P3	2A4A05J02D-05			CHL 1 EXTERNAL STATUS BIT 08
Q0	2R0B6-K0	6-115	2B0B6-AV	CHL 1 EXTERNAL STATUS BIT 08
Q1	2R0A5-D0	6-123		CHL 1 EXTERNAL STATUS BIT 09
Q2	2A4A05J01A-06			CHL 1 EXTERNAL STATUS BIT 09
Q3	2A4A05J02A-06			CHL 1 EXTERNAL STATUS BIT 11
R0	2R0A8-03	6-109		CHL 1 EXTERNAL STATUS BIT 08
R1	2R0R8-K1	6-111		CHL 1 EXTERNAL STATUS BIT 08
R2	2R2R3-C1	5- 87		CHL 1 EXTERNAL STATUS BIT 08
R3	2R2R3-C0	5- 87		CHL 1 EXTERNAL STATUS BIT 08
S0	2A4A05J01E-06			CHL 1 EXTERNAL STATUS BIT 08
S1	2A4A05J02E-06			CHL 1 EXTERNAL STATUS BIT 08
S2	2A4A05J01E-05			CHL 1 EXTERNAL STATUS BIT 08
S3	2A4A05J02E-05			CHL 1 EXTERNAL STATUS BIT 08
T0	2R0B6-D0	6-115	2B0B6-AH	CHL 1 EXTERNAL STATUS BIT 08
T1	2R0A5-K2	6-123		CHL 1 EXTERNAL STATUS BIT 08
T2	2A4A05J01B-06			CHL 1 EXTERNAL STATUS BIT 08
T3	2A4A05J02B-06			CHL 1 EXTERNAL STATUS BIT 08
U0	2A4A05J01B-05			CHL 1 EXTERNAL STATUS BIT 08
U1	2A4A05J02B-05			CHL 1 EXTERNAL STATUS BIT 08
U2	2A4A05J01A-07			CHL 1 EXTERNAL STATUS BIT 08
U3	2A4A05J02A-07			CHL 1 EXTERNAL STATUS BIT 08
V0	2A4A05J01C-02			CHL 1 EXTERNAL STATUS BIT 08
V1	2A4A05J02C-02			CHL 1 EXTERNAL STATUS BIT 08
V2	2A4A05J01C-01			CHL 1 EXTERNAL STATUS BIT 08
V3	2A4A05J02C-01			CHL 1 EXTERNAL STATUS BIT 08
W0	2A4A05J01D-08			CHL 1 EXTERNAL STATUS BIT 08
W1	2A4A05J02D-08			CHL 1 EXTERNAL STATUS BIT 08
W2	2A4A05J01D-07			CHL 1 EXTERNAL STATUS BIT 08
W3	2A4A05J02D-07			CHL 1 EXTERNAL STATUS BIT 08
X0	2A4A05J01C-04			CHL 1 EXTERNAL STATUS BIT 08
X1	2A4A05J02C-04			CHL 1 EXTERNAL STATUS BIT 08
X2	2A4A05J01C-03			CHL 1 EXTERNAL STATUS BIT 08
X3	2A4A05J02C-03			CHL 1 EXTERNAL STATUS BIT 08
Y0	2R0A4-L0	6-103	2B0A2-AZ	CHL 1 EXTERNAL STATUS BIT 08
Y1	2R0A9-B2	6-101	2B0A2-RY	CHL 1 EXTERNAL STATUS BIT 08
Y2	2R0A5-T0	6-123	2B0A5-AX	CHL 1 EXTERNAL STATUS BIT 08
Y3	2R0A5-K0	6-123	2B0A5-AF	CHL 1 EXTERNAL STATUS BIT 08
W0	2R0A6-K0	6-121	2B0A6-AF	CHL 1 EXTERNAL STATUS BIT 08
W1	2R0A9-D2	6-101	2B0A2-RZ	CHL 1 EXTERNAL STATUS BIT 08
W2	2A4A05J01R-09			CHL 1 EXTERNAL STATUS BIT 08
W3	2A4A05J02R-09			CHL 1 EXTERNAL STATUS BIT 08
X0	2A4A05J01R-10			CHL 1 EXTERNAL STATUS BIT 08
X1	2A4A05J02R-10			CHL 1 EXTERNAL STATUS BIT 08
X2	2R0B7-J0	6-113	2B0B7-AJ	CHL 1 EXTERNAL STATUS BIT 08
X3	2R0A6-T0	6-121	2B0A6-AX	CHL 1 EXTERNAL STATUS BIT 08



<b>CONTROL DATA</b>		<b>CHAN 1 B CONTROL</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		EXT STAT BITS 00-11 → FAN-IN		C 60181000	
		EXT LINE INTS 0-7 → FAN-IN		REV. A	
		LOC: 2B0A2 PART NO. 184658 SER. 001		PAGE 6-87	

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-C2	6-121		CHL 2 STATUS FAN IN BIT 00
A3	2R0A6-03	6-121		CHL 2 STATUS FAN IN BIT 04
B0	2R2B3-J3	5- 87		
B1	2R2B3-J2	5- 87		CHAN 2 PARITY ERR. LY DRIVER
B2	2R2B3-R1	5- 87		NOT CHAN 2 INT LIGHT DRIVER
B3	2R2B3-R0	5- 87		
C0	2A4A06J03D-01			CHL 2 EXT. LINE INTERRUPT 0
	2A4A06J04D-01			
C1	2A4A06J03D-02			
	2A4A06J04D-02			
C2	2A4A06J03A-09			CHL 2 EXTERNAL STATUS BIT 04
	2A4A06J04A-09			
C3	2A4A06J03A-10			
	2A4A06J04A-10			
D0	2A0B3-L2	6-129		
D1	2A0B3-L3	6-129		CHAN 2 PE STATUS = FAN-IN
D2	2A0B3-J2	6-129		
D3	2A0B3-J3	6-129		CHAN 2 NO RESPONSE STATUS TO FAN-IN
E0	2A0B3-V0	6-129		NOT CHAN 2 READ STATUS TO FI
E1	2A0B3-V1	6-129		
E2	2A4A06J03D-09			CHL 2 EXT. LINE INTERRUPT 4
	2A4A06J04D-09			
E3	2A4A06J03D-10			
	2A4A06J04D-10			
F0	2A4A06J03A-02			
	2A4A06J04A-02			
F1	2A4A06J03A-01			CHL 2 EXTERNAL STATUS BIT 00
	2A4A06J04A-01			
F2	2B0B7-P1	6-113	2B0B7-AN	CHL 2 LINE INTERRUPT 4 = C#042
F3	2B0B4-H0	6-105	2B0A1-RL	CHAN 2 CMPTR RUNNING TO XMTR
G0	2B0A5-C2	6-123		CHL 2 STATUS FAN IN BIT 01
G1	2B0B7-L0	6-113	2B0B7-AE	CHL 2 LINE INTERRUPT 0 = C#002
G2	2B0B6-P1	6-115	2B0B6-AN	CHAN 2 LINE INT 5 = 0#052
G3	2B0A5-03	6-123		CHAN 2 STATUS FAN-IN = BIT 05
H0	2R2B2-D2	5- 89		
H1	2R2B2-D3	5- 89		CHL 2 READ LIGHT DRIVER
H2	2A4A06J03C-06			
	2A4A06J04C-06			
H3	2A4A06J03C-05			CHAN 2 EXT COMPUTER RUNNING
	2A4A06J04C-05			

I0	2B0B6-L0	6-115	2B0B6-AE	CHL 2 LINE INTERRUPT 1 - C=012
I1	2B0B4-A0	6-105	2B0A1-AJ	CHL 2 INTERRUPT ENABLE
I2	2A4A06J03B-02			
I2	2A4A06J04B-02			
I3	2A4A06J03B-01			CHL 2 EXTERNAL STATUS BIT 05
I3	2A4A06J04B-01			
J0	2A4A06J03A-03			CHL 2 EXTERNAL STATUS BIT 01
J1	2A4A06J04A-03			
J1	2A4A06J03A-04			
J2	2A4A06J04A-04			
J2	2A4A06J03E-02			
J3	2A4A06J04E-02			CHL 2 EXT. LINE INTERRUPT 5
J3	2A4A06J03E-01			
J3	2A4A06J04E-01			
K0	2A4A06J03D-04			CHL 2 EXT. LINE INTERRUPT 1
K0	2A4A06J04D-04			
K1	2A4A06J03D-03			
K1	2A4A06J04D-03			
K2	2B0B7-P0	6-113	2B0B7-AR	CHL 2 LINE INTERRUPT 6 - C=062
K3	2B0A6-A0	6-121		CHL 2 STATUS FAN IN BIT 06
L0	2B2B2-R2	5- 89		
L1	2B2B2-R3	5- 89		CHL 2 WRITE LIGHT DRIVER
L2	2A4A06J03B-04			
L2	2A4A06J04B-04			
L3	2A4A06J03B-03			CHL 2 EXTERNAL STATUS BIT 06
L3	2A4A06J04B-03			
M0	2B0B7-L1	6-113	2B0B7-AL	CHL 2 LINE INTERRUPT 2 - C=022
M1	2B0A6-I2	6-121		CHL 2 STATUS FAN IN BIT 02
M2	2A4A06J03E-04			
M2	2A4A06J04E-04			
M3	2A4A06J03E-03			CHL 2 EXT. LINE INTERRUPT 6
M3	2A4A06J04E-03			
N0	2A0B3-C3	6-129		
N1	2A0B3-C2	6-129		CHAN 2 EXT REJ STAT TO FAN-IN
N2	2A0B3-G3	6-129		CHL 2 PRESET STATUS TO FAN IN
N3	2A0B3-G2	6-129		
O0	2A0B3-W1	6-129		NOT CHAN 2 WRITE STATUS TO F1
O1	2A0B3-W0	6-129		
O2	2A0B3-T2	6-129		
O3	2A0B3-T3	6-129		CHAN 2 INT TO STATUS - FAN-IN
P0	2A4A06J03D-06			
P0	2A4A06J04D-06			
P1	2A4A06J03D-05			CHL 2 EXT. LINE INTERRUPT 2
P1	2A4A06J04D-05			
P2	2B0B6-P0	6-115	2B0B6-AR	CHL 2 LINE INTERRUPT 7 - C=072
P3	2B0A5-A0	6-123		CHL 2 STATUS FAN IN BIT 07
Q0	2A4A06J03A-06			
Q0	2A4A06J04A-06			
Q1	2A4A06J03A-05			CHL 2 EXTERNAL STATUS BIT 02
Q1	2A4A06J04A-05			
Q2	2B0B8-R2	6-109		NOT(CHL 2 MASKED INTERRUPT)
Q3	2B0B8-L1	6-111		CHL 2 MASKED INTERRUPT - C=102
R0	2B2B3-J0	5- 87		CHL 2 REJECT LIGHT DRIVER
R1	2B2B3-J1	5- 87		
R2	2A4A06J03E-06			
R2	2A4A06J04E-06			
R3	2A4A06J03E-05			CHL 2 EXT. LINE INTERRUPT 7
R3	2A4A06J04E-05			
S0	2B0B6-L1	6-115	2B0B6-AL	CHL 2 LINE INTERRUPT 3 - C=032
S1	2B0A5-I2	6-123		CHL 2 STATUS FAN IN BIT 03
S2	2A4A06J03B-06			
S2	2A4A06J04B-06			
S3	2A4A06J03B-05			CHL 2 EXTERNAL STATUS BIT 07
S3	2A4A06J04B-05			
T0	2A4A06J03A-07			CHL 2 EXTERNAL STATUS BIT 03
T0	2A4A06J04A-07			
T1	2A4A06J03A-08			
T1	2A4A06J04A-08			
T2	2A4A06J03C-02			
T2	2A4A06J04C-02			
T3	2A4A06J03C-01			CHL 2 EXTERNAL STATUS BIT 10
T3	2A4A06J04C-01			
U0	2A4A06J03D-08			
U0	2A4A06J04D-08			
U1	2A4A06J03D-07			CHL 2 EXT. LINE INTERRUPT 3
U1	2A4A06J04D-07			
U2	2A4A06J03C-04			
U2	2A4A06J04C-04			
U3	2A4A06J03C-03			CHL 2 EXTERNAL STATUS BIT 11
U3	2A4A06J04C-03			
V0	2B0B4-N0	6-105	2B0A1-AZ	NOT(CHAN 2 INT MASK) TO FANOUT
V1	2B0A9-G3	6-101	2B0A1-BY	CHL 2 SELECT EXT INTERRUPT
V2	2B0A5-01	6-123	2B0A5-AT	CHL 2 EXTERNAL STATUS BIT 09
V3	2B0A5-J0	6-123	2B0A5-AE	CHL 2 EXTERNAL STATUS BIT 11
W0	2B0A6-J0	6-121	2B0A6-AE	CHL 2 EXTERNAL STATUS BIT 08
W1	2B0A9-F3	6-101	2B0A1-RZ	CHL 2 SELECT INTERNAL STATUS
W2	2A4A06J03B-09			CHL 2 EXTERNAL STATUS BIT 09
W2	2A4A06J04B-09			
W3	2A4A06J03B-10			
W3	2A4A06J04B-10			
X0	2A4A06J03B-08			
X0	2A4A06J04B-08			
X1	2A4A06J03B-07			CHL 2 EXTERNAL STATUS BIT 08
X1	2A4A06J04B-07			
X2	2B0B6-F1	6-115		NOT(CHL 2 INTERRUPT MASK) COPY
X3	2B0A6-01	6-121	2B0A6-AT	CHL 2 EXTERNAL STATUS BIT 10




CONTROL DATA DEVELOPMENT DIVISION	CHAN 2 B CONTROL	PRODUCT
	EXT STAT BITS 00-11 → FAN-IN EXT LINE INTS 0-7 → FAN-IN	SIZE: DRAWING NO. C 60181000 REV. A
LOC: 2B0A1 PART NO. 184658	SER. 002	PAGE 6-89

275

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-B3	6-121		CHL 3 STATUS FAN IN BIT 00
A3	2R0A6-P2	6-121		CHL 3 STATUS FAN IN BIT 04
B0	2R2R3-M2	5- 87		
B1	2R2R3-M3	5- 87		CHAN 3 PARITY ERR, LY DRIVER
B2	2R2R3-X1	5- 87		CHL 3 INTERRUPT LIGHT DRIVER
B3	2R2R3-X0	5- 87		
C0	2A4A06J01D-01 2A4A06J02D-01			CHL 3 EXT. LINE INTERRUPT 0
C1	2A4A06J01D-02 2A4A06J02D-02			
C2	2A4A06J01A-09 2A4A06J02A-09			CHL 3 EXTERNAL STATUS BIT 04
C3	2A4A06J01A-10 2A4A06J02A-10			
D0	2A0B2-L2	6-131		
D1	2A0B2-L3	6-131		CHAN 3 PE STATUS = FAN-IN
D2	2A0B2-J2	6-131		
D3	2A0R2-J3	6-131		CHAN 3 NO RESPONSE STATUS TO FAN-IN
E0	2A0B2-V0	6-131		NOT CHAN 3 READ STATUS TO FI
E1	2A0B2-V1	6-131		
E2	2A4A06J01D-09 2A4A06J02D-09			CHL 3 EXT. LINE INTERRUPT 4
E3	2A4A06J01D-10 2A4A06J02D-10			
F0	2A4A06J01A-02 2A4A06J02A-02			
F1	2A4A06J01A-01 2A4A06J02A-01			CHL 3 EXTERNAL STATUS BIT 00
F2	2R0R7-U0	6-113	2B0B7-AM	CHL 3 LINE INTERRUPT 4 - C=043
F3	2R0R4-I1	6-105	2B0A0-RL	CHAN 3 CMPTR RUNNING TO XMYR
G0	2R0A5-B3	6-123		CHL 3 STATUS FAN IN BIT 01
G1	2R0B7-Q0	6-113	2B0B7-AD	CHL 3 LINE INTERRUPT 0 - C=003
G2	2R0B6-U0	6-115	2B0B6-AM	CHL 3 LINE INTERRUPT 5 - C=053
G3	2R0A5-P2	6-123		CHAN 3 STATUS FAN-IN - BIT 05
H0	2R2B2-E3	5- 89		
H1	2R2B2-E2	5- 89		CHL 3 READ LIGHT DRIVER
H2	2A4A06J01C-06 2A4A06J02C-06			
H3	2A4A06J01C-05 2A4A06J02C-05			CHAN 3 EXT CMPTR RUNNING




I0	2R0B6-Q0	6-115	2B0B6-AD	CHL 3 LINE INTERRUPT 1 - C=013
I1	2B0B4-X0	6-105	2B0A0-AJ	CHL 3 INTERRUPT ENABLE
I2	2A4A06J01B-02			
I3	2A4A06J02B-02			CHL 3 EXTERNAL STATUS BIT 05
J0	2A4A06J01A-03			CHL 3 EXTERNAL STATUS BIT 01
J1	2A4A06J02A-04			
J2	2A4A06J01E-02			
J3	2A4A06J02E-02			CHL 3 EXT. LINE INTERRUPT 5
K0	2A4A06J01E-01			
K1	2A4A06J02E-01			CHL 3 EXT. LINE INTERRUPT 1
K2	2A4A06J01D-04			
K3	2A4A06J02D-04			
L0	2A4A06J01D-03			
L1	2A4A06J02D-03			
L2	2B0B7-V1	6-113	2B0B7-AU	CHL 3 LINE INTERRUPT 6 - C=063
L3	2B0A6-C0	6-121		CHL 3 STATUS FAN IN BIT 06
L4	2B2B2-S2	5- 89		
L5	2B2B2-S3	5- 89		CHL 3 WRITE LIGHT DRIVER
M0	2A4A06J01B-04			
M1	2A4A06J02B-04			CHL 3 EXTERNAL STATUS BIT 06
M2	2A4A06J01R-03			
M3	2A4A06J02R-03			
M4	2B0B7-S1	6-113	2B0B7-AJ	CHL 3 LINE INTERRUPT 2 - C=023
M5	2B0A6-J3	6-121		CHL 3 STATUS FAN IN BIT 02
N0	2A4A06J01E-04			
N1	2A4A06J02E-04			CHL 3 EXT. LINE INTERRUPT 6
N2	2A4A06J01E-03			
N3	2A4A06J02E-03			
O0	2A0B2-C3	6-131		CHAN 3 EXT REJ STAT TO FAN-IN
O1	2A0B2-C2	6-131		CHL 3 PRESET STATUS TO FAN IN
O2	2A0B2-G3	6-131		
O3	2A0B2-G2	6-131		
O4	2A0B2-W1	6-131		NOT CHAN 3 WRITE STATUS TO F1
O5	2A0B2-W0	6-131		
O6	2A0B2-T2	6-131		
O7	2A0B2-T3	6-131		CHAN 3 INT TO STATUS FAN-IN
P0	2A4A06J01D-06			
P1	2A4A06J02D-06			CHL 3 EXT. LINE INTERRUPT 2
P2	2A4A06J01D-05			
P3	2A4A06J02D-05			
Q0	2B0B6-V1	6-115	2B0B6-AU	CHL 3 LINE INTERRUPT 7 - C=073
Q1	2B0A5-C0	6-123		CHL 3 STATUS FAN IN BIT 07
Q2	2A4A06J01A-06			CHL 3 EXTERNAL STATUS BIT 02
Q3	2A4A06J02A-06			
R0	2A4A06J01A-05			NOT(CHL 3 MASKED INTERRUPT)
R1	2A4A06J02A-05			CHL 3 MASKED INTERRUPT - C=103
R2	2B0A8-R3	6-109		CHL 3 REJECT LIGHT DRIVER
R3	2R0B8-M1	6-111		
R4	2R2R3-11	5- 87		
R5	2R2B3-10	5- 87		
S0	2A4A06J01E-06			CHL 3 EXT. LINE INTERRUPT 7
S1	2A4A06J02E-06			
S2	2A4A06J01E-05			CHL 3 EXT. LINE INTERRUPT 7
S3	2A4A06J02E-05			
T0	2A4A06J01A-07			CHL 3 EXTERNAL STATUS BIT 03
T1	2A4A06J02A-07			
T2	2A4A06J01A-08			
T3	2A4A06J02A-08			
U0	2A4A06J01C-02			CHL 3 EXTERNAL STATUS BIT 10
U1	2A4A06J02C-02			
U2	2A4A06J01D-08			
U3	2A4A06J02D-08			
V0	2A4A06J01D-07			CHL 3 EXT. LINE INTERRUPT 3
V1	2A4A06J02D-07			
V2	2A4A06J01C-04			
V3	2A4A06J02C-04			
W0	2A4A06J01C-03			CHL 3 EXTERNAL STATUS BIT 11
W1	2A4A06J02C-03			
W2	2R0B4-L0	6-105	2B0A0-AZ	NOT(CHAN 3 INT MASK) TO FAN-OUT
W3	2R0A9-H2	6-101	2B0A0-RY	CHL 3 SELECT EXT INTERRUPT
X0	2R0A5-U1	6-123	2B0A5-AV	CHL 3 EXTERNAL STATUS BIT 09
X1	2R0A5-K1	6-123	2B0A5-RY	CHL 3 EXTERNAL STATUS BIT 11
X2	2R0A6-K1	6-121	2B0A6-RY	CHL 3 EXTERNAL STATUS BIT 08
X3	2B0A9-G2	6-101	2B0A0-RZ	CHL 3 SELECT INTERNAL STATUS
Y0	2A4A06J01R-09			CHL 3 EXTERNAL STATUS BIT 09
Y1	2A4A06J02R-09			
Y2	2A4A06J01R-10			
Y3	2A4A06J02R-10			
Z0	2A4A06J01R-08			
Z1	2A4A06J02R-08			
Z2	2A4A06J01R-07			CHL 3 EXTERNAL STATUS BIT 08
Z3	2A4A06J02R-07			
Z4	2B0B6-J0	6-115		NOT(CHL 3 INTERRUPT MASK) COPY
Z5	2B0A6-U1	6-121	2B0A6-AV	CHL 3 EXTERNAL STATUS BIT 10



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-H2	6-121		CHL 4 STATUS FAN IN BIT 00
A3	2R0A6-R3	6-121		CHL 4 STATUS FAN IN BIT 04
B0	2R2B3-N2	5- 87		CHAN 4 PARITY ERR. LY DRIVER
B1	2R2B3-N3	5- 87		NOT CHL 4 INT LIGHT DRIVER
B2	2R2B3-W1	5- 87		
B3	2R2B3-W0	5- 87		
C0	2A4A07J03D-01			CHL 4 EXT. LINE INTERRUPT 0
	2A4A07J04D-01			
C1	2A4A07J03D-02			
	2A4A07J04D-02			
C2	2A4A07J03A-09			CHL 4 EXTERNAL STATUS BIT 04
	2A4A07J04A-09			
C3	2A4A07J03A-10			
	2A4A07J04A-10			
D0	2C0A7-L2	6-161		
D1	2C0A7-L3	6-161		CHAN 4 PE STATUS = FAN-IN
D2	2C0A7-J2	6-161		
D3	2C0A7-J3	6-161		CHAN 4 NO RESPONSE STATUS TO FAN-IN
E0	2C0A7-V0	6-161		NOT CHL 4 READ STAT TO FI
E1	2C0A7-V1	6-161		
E2	2A4A07J03D-09			CHL 4 EXT. LINE INTERRUPT 4
	2A4A07J04D-09			
E3	2A4A07J03D-10			
	2A4A07J04D-10			
F0	2A4A07J03A-02			
	2A4A07J04A-02			
F1	2A4A07J03A-01			CHL 4 EXTERNAL STATUS BIT 00
	2A4A07J04A-01			
F2	2R0R7-R3	6-113	2B0B7-RK	CHL 4 LINE INTERRUPT 4 - C=044
F3	2R0A4-J0	6-103	2B0B3-RL	CHAN 4 CMPTR RUNNING TO XMTR
G0	2R0A5-H2	6-123		CHL 4 STATUS FAN IN BIT 01
G1	2R0B7-W2	6-113	2B0B7-RX	CHL 4 LINE INTERRUPT 0 - C=004
G2	2R0R6-R3	6-115	2B0B6-RK	CHL 4 LINE INTERRUPT 5 - C=054
G3	2R0A5-R3	6-123		CHL 4 STATUS FAN IN BIT 05
H0	2R2B2-H2	5- 89		
H1	2R2B2-H3	5- 89		CHL 4 READ LIGHT DRIVER
H2	2A4A07J03C-06			
	2A4A07J04C-06			
H3	2A4A07J03C-05			CHAN 4 EXTERNAL CMPTR RUNNING
	2A4A07J04C-05			
I0	2R0R6-W2	6-115	2B0B6-RX	CHL 4 LINE INTERRUPT 1 - C=014


I1	2R0A4-K3	6-103	2B0B3-AJ	CHL 4 INTERRUPT ENABLE
I2	2A4A07J03H-02			CHL 4 EXTERNAL STATUS RIT 05
I3	2A4A07J04R-02			CHL 4 EXTERNAL STATUS RIT 01
J0	2A4A07J03R-01			CHL 4 EXT. LINE INTERRUPT 5
J1	2A4A07J04A-03			CHL 4 EXT. LINE INTERRUPT 1
J2	2A4A07J03A-04			CHL 4 LINE INTERRUPT 6 - C=064
J3	2A4A07J04E-01			CHL 4 STATUS FAN IN RIT 06
K0	2A4A07J03D-04			CHL 4 WRITE LIGHT DRIVER
K1	2A4A07J04D-04			CHL 4 EXTERNAL STATUS RIT 06
K2	2A4A07J03D-03			CHL 4 LINE INTERRUPT 2 - C=024
L0	2R0R7-R2	6-113	2B0B7-RF	CHL 4 STATUS FAN IN RIT 02
L1	2R0A6-H1	6-121		CHL 4 EXT. LINE INTERRUPT 6
L2	2R2R2-T2	5- 89		CHAN 4 EXT REJ STAT TO FAN-IN
L3	2R2R2-T3	5- 89		CHL 4 PRESET STATUS TO FAN IN
M0	2A4A07J03R-04			CHL 4 WRITE STATUS TO FAN IN
M1	2A4A07J04B-04			CHL 4 INTERRUPT TO STATUS FI
M2	2A4A07J03R-03			CHL 4 EXT. LINE INTERRUPT 2
M3	2A4A07J04F-04			CHL 4 LINE INTERRUPT 7 - C=074
N0	2A4A07J04E-03			CHL 4 STATUS FAN IN RIT 07
N1	2R0A7-C3	6-161		CHL 4 EXTERNAL STATUS RIT 02
N2	2C0A7-C2	6-161		NOT(CHL 4 MASKED INTERRUPT)
N3	2C0A7-G3	6-161		CHL 4 MASKED INTERRUPT - C=104
O0	2C0A7-G2	6-161		CHL 4 REJECT LIGHT DRIVER
O1	2C0A7-W1	6-161		CHL 4 EXT. LINE INTERRUPT 7
O2	2C0A7-W0	6-161		CHL 4 LINE INTERRUPT 3 - C=034
O3	2C0A7-T2	6-161		CHL 4 STATUS FAN IN RIT 03
P0	2C0A7-T3	6-161		CHL 4 EXTERNAL STATUS RIT 02
P1	2A4A07J03D-06			CHL 4 EXTERNAL STATUS RIT 02
P2	2A4A07J04D-06			CHL 4 MASKED INTERRUPT - C=104
P3	2A4A07J03D-05			CHL 4 REJECT LIGHT DRIVER
Q0	2R0R6-R2	6-115	2B0B6-RF	CHL 4 EXT. LINE INTERRUPT 7
Q1	2R0A5-H1	6-123		CHL 4 LINE INTERRUPT 3 - C=034
Q2	2A4A07J03A-06			CHL 4 STATUS FAN IN RIT 03
Q3	2A4A07J04A-06			CHL 4 EXTERNAL STATUS RIT 07
R0	2A4A07J03A-05			CHL 4 EXTERNAL STATUS RIT 03
R1	2R0A8-02	6-109		CHL 4 EXTERNAL STATUS RIT 07
R2	2R0R8-G1	6-111		CHL 4 EXT. LINE INTERRUPT 7
R3	2R2R3-H1	5- 87		CHL 4 LINE INTERRUPT 3 - C=034
S0	2R2R3-H0	5- 87		CHL 4 STATUS FAN IN RIT 03
S1	2A4A07J03E-06			CHL 4 EXT. LINE INTERRUPT 7
S2	2A4A07J04E-05			CHL 4 LINE INTERRUPT 3 - C=034
S3	2R0R6-W3	6-115	2B0B6-RL	CHL 4 STATUS FAN IN RIT 03
T0	2R0A5-M2	6-123		CHL 4 EXTERNAL STATUS RIT 07
T1	2A4A07J03H-06			CHL 4 EXTERNAL STATUS RIT 03
T2	2A4A07J04H-06			CHL 4 EXTERNAL STATUS RIT 03
T3	2A4A07J03R-05			CHL 4 EXTERNAL STATUS RIT 10
U0	2A4A07J04R-05			CHL 4 EXT. LINE INTERRUPT 3
U1	2A4A07J03A-08			CHL 4 EXT. LINE INTERRUPT 3
U2	2A4A07J04A-08			CHL 4 EXT. LINE INTERRUPT 3
U3	2A4A07J03C-02			CHL 4 EXTERNAL STATUS RIT 11
V0	2A4A07J04C-01			CHL 4 EXTERNAL STATUS RIT 11
V1	2A4A07J03D-08			CHL 4 EXT. LINE INTERRUPT 3
V2	2A4A07J04D-08			CHL 4 EXT. LINE INTERRUPT 3
V3	2A4A07J03C-04			CHL 4 EXTERNAL STATUS RIT 11
W0	2A4A07J04C-04			CHL 4 EXTERNAL STATUS RIT 11
W1	2A4A07J03C-01			CHL 4 EXTERNAL STATUS RIT 10
W2	2A4A07J04C-01			CHL 4 EXTERNAL STATUS RIT 10
W3	2A4A07J03D-08			CHL 4 EXT. LINE INTERRUPT 3
X0	2A4A07J04D-08			CHL 4 EXT. LINE INTERRUPT 3
X1	2A4A07J03C-04			CHL 4 EXTERNAL STATUS RIT 08
X2	2A4A07J04C-04			CHL 4 EXTERNAL STATUS RIT 08
X3	2R0R7-S0	6-113		NOT(CHL 4 INTERRUPT MASK) COPY
	2R0A6-V1	6-121	2B0A6-AL	CHL 4 EXTERNAL STATUS RIT 10



<b>CONTROL DATA</b>		<b>CHAN 4 B CONTROL</b>		<b>PRODUCT</b>	
CORPORATION		EXT STAT BITS 00-11 → FAN-IN		SIZE DRAWING NO.	
DEVELOPMENT DIVISION		EXT LINE INTS 0-7 → FAN-IN		C 60181000	
LOC:2B0B3 PART NO:184658		SER.004		REV. A	
PAGE 6-93		SHEET		PAGE 6-93	

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B0A6-F3	6-121		CHL 5 STATUS FAN IN BIT 00
A3	2R0A6-T3	6-121		CHL 5 STATUS FAN IN BIT 04
B0	2R2R3-03	5- 87		
B1	2R2B3-02	5- 87		CHL 5 PARITY ERROR LIGHT DRIVE
B2	2R2R3-C3	5- 87		CHL 5 INTERRUPT LIGHT DRIVER
B3	2R2B3-C2	5- 87		
C0	2A4A07J010-01 2A4A07J020-01			CHL 5 EXT. LINE INTERRUPT 0
C1	2A4A07J010-02 2A4A07J020-02			
C2	2A4A07J01A-09 2A4A07J02A-09			CHL 5 EXTERNAL STATUS BIT 04
C3	2A4A07J01A-10 2A4A07J02A-10			
D0	2C0A6-L2	6-163		
D1	2C0A6-L3	6-163		CHAN 5 PE STATUS - FAN-IN
D2	2C0A6-J2	6-163		
D3	2C0A6-J3	6-163		CHAN 5 NO RESPONSE STATUS TO FAN-IN
E0	2C0A6-V0	6-163		NOT CHL 5 READ STAT TO FI
E1	2C0A6-V1	6-163		
E2	2A4A07J010-09 2A4A07J020-09			CHL 5 EXT. LINE INTERRUPT 4
E3	2A4A07J010-10 2A4A07J020-10			
F0	2A4A07J01A-02 2A4A07J02A-02			
F1	2A4A07J01A-01 2A4A07J02A-01			CHL 5 EXTERNAL STATUS BIT 00
F2	2B0B7-K3	6-113	2B0B7-RJ	CHL 5 LINE INTERRUPT 4 - C=045
F3	2R0A4-J1	6-103	2B0B2-RL	CHAN 5 CMPTR RUNNING TO XMYR
G0	2R0A5-F3	6-123		CHL 5 STATUS FAN IN BIT 01
G1	2R0R7-02	6-113	2B0B7-RS	CHL 5 LINE INTERRUPT 0 - C=005
G2	2R0B6-K3	6-115	2B0B6-RJ	CHL 5 LINE INTERRUPT 5 - C=055
G3	2R0A5-T3	6-123		CHAN 5 STAT FAN-IN - BIT 05
H0	2R2B2-I2	5- 89		
H1	2R2B2-I3	5- 89		CHL 5 READ LIGHT DRIVER
H2	2A4A07J010-06 2A4A07J020-06			
H3	2A4A07J010-05 2A4A07J020-05			CHAN 5 EXTERNAL CMPTR RUNNING
I0	2B0B6-Q2	6-115	2B0B6-RS	CHL 5 LINE INTERRUPT 1 - C=015

J1	2R044-X2	6-103	2B0B2-AJ	CHL 5 INTERRUPT ENABLE
J2	2A4A07J01H-02			
J3	2A4A07J01H-01			CHL 5 EXTERNAL STATUS RIT 05
J4	2A4A07J01H-01			CHL 5 EXTERNAL STATUS RIT 01
J5	2A4A07J01A-03			
J6	2A4A07J02A-03			
J7	2A4A07J01A-04			
J8	2A4A07J02A-04			
J9	2A4A07J01F-02			
J10	2A4A07J02F-02			CHL 5 EXT. LINE INTERRUPT 5
J11	2A4A07J01E-01			
J12	2A4A07J02E-01			
J13	2A4A07J01D-04			
J14	2A4A07J02D-04			CHL 5 EXT. LINE INTERRUPT 1
J15	2A4A07J01D-03			
J16	2A4A07J02D-03			
K2	2R0R7-M2	6-113	2B0B7-RD	CHAN 5 LINE INT. 6 - C=065
K3	2R0A6-H0	6-121		CHL 5 STATUS FAN IN RIT 06
L0	2R2R2-W2	5- 89		
L1	2R2R2-W3	5- 89		CHL 5 WRITE LIGHT DRIVER
L2	2A4A07J01R-04			
L3	2A4A07J02R-04			CHL 5 EXTERNAL STATUS RIT 06
L4	2A4A07J01R-03			
L5	2A4A07J02R-03			
M0	2R0B7-Q3	6-113	2B0B7-RP	CHL 5 LINE INTERRUPT 2 - C=025
M1	2R0A6-L3	6-121		CHL 5 STATUS FAN IN RIT 02
M2	2A4A07J01E-04			
M3	2A4A07J02E-04			CHL 5 EXT. LINE INTERRUPT 6
M4	2A4A07J01E-03			
M5	2A4A07J02E-03			
N0	2C0A6-C3	6-163		
N1	2C0A6-C2	6-163		CHAN 5 EXT REJ STAT TO FAN-IN
N2	2C0A6-G3	6-163		CHL 5 PRESET STATUS TO FAN IN
N3	2C0A6-G2	6-163		
O0	2C0A6-W1	6-163		NOT CHL 5 WRITE STAT TO FI
O1	2C0A6-W0	6-163		
O2	2C0A6-T2	6-163		
O3	2C0A6-T3	6-163		CHAN 5 INT TO STATUS FAN-IN
P0	2A4A07J01D-06			
P1	2A4A07J02D-06			CHL 5 EXT. LINE INTERRUPT 2
P2	2A4A07J01D-05			
P3	2A4A07J02D-05			
P4	2R0R6-M2	6-115	2B0B6-RD	CHL 5 LINE INTERRUPT 7 - C=075
P5	2R0A5-H0	6-123		CHL 5 STATUS FAN IN RIT 07
P6	2A4A07J01A-06			
P7	2A4A07J02A-06			CHL 5 EXTERNAL STATUS RIT 02
P8	2A4A07J01A-05			
P9	2A4A07J02A-05			
Q2	2R0A8-O3	6-109		NOT (CHL 5 MASKED INTERRUPT
Q3	2R0R8-I1	6-111		CHL 5 MASKED INTERRUPT - C=105
R0	2R2R3-O0	5- 87		CHL 5 REJECT LIGHT DRIVER
R1	2R2R3-O1	5- 87		
R2	2A4A07J01E-06			
R3	2A4A07J02E-06			CHL 5 EXT. LINE INTERRUPT 7
R4	2A4A07J01E-05			
R5	2A4A07J02E-05			
S0	2R0R6-Q3	6-115	2B0B6-RP	CHL 5 LINE INTERRUPT 3 - C=035
S1	2R0A5-L3	6-123		CHL 5 STATUS FAN IN RIT 03
S2	2A4A07J01R-06			
S3	2A4A07J02R-06			CHL 5 EXTERNAL STATUS RIT 07
S4	2A4A07J01R-05			
T0	2A4A07J02R-05			CHL 5 EXTERNAL STATUS RIT 03
T1	2A4A07J01A-07			
T2	2A4A07J02A-07			
T3	2A4A07J01A-08			
T4	2A4A07J02A-08			CHL 5 EXTERNAL STATUS RIT 10
T5	2A4A07J01C-02			
T6	2A4A07J02C-02			
T7	2A4A07J01C-01			
T8	2A4A07J02C-01			
U0	2A4A07J01D-08			
U1	2A4A07J02D-08			CHL 5 EXT. LINE INTERRUPT 3
U2	2A4A07J01D-07			
U3	2A4A07J02D-07			
U4	2A4A07J01C-04			
U5	2A4A07J02C-04			
U6	2A4A07J01C-03			CHL 5 EXTERNAL STATUS RIT 11
U7	2A4A07J02C-03			
V0	2R044-X3	6-103	2B0B2-AZ	NOT (CHAN 5 INT MASK) TO FAN-IN
V1	2R0A9-C2	6-101	2B0B2-RY	CHL 5 SELECT EXT INTERRUPT
V2	2R0A5-V6	6-123	2R0A5-R5	CHL 5 EXTERNAL STATUS RIT 09
V3	2R0A5-M1	6-123	2R0A5-RJ	CHL 5 EXTERNAL STATUS RIT 11
W0	2R0A6-M1	6-121	2B0A6-AJ	CHL 5 EXTERNAL STATUS RIT 08
W1	2R0A9-E2	6-101	2B0B2-RZ	CHL 5 SELECT INTERNAL STATUS
W2	2A4A07J01H-09			CHL 5 EXTERNAL STATUS RIT 09
W3	2A4A07J02H-09			
W4	2A4A07J01H-10			
W5	2A4A07J02H-10			
X0	2A4A07J01H-08			
X1	2A4A07J02H-08			CHL 5 EXTERNAL STATUS RIT 08
X2	2A4A07J01H-07			
X3	2R0R7-U2	6-113		NOT (CHL 5 INTERRUPT MASK) COPY
X4	2R0A6-V0	6-121	2R0A6-R5	CHL 5 EXTERNAL STATUS RIT 10




<b>CONTROL DATA CORPORATION</b>		<b>CHAN 5 B CONTROL</b>		PRODUCT	
DEVELOPMENT DIVISION		EXT STAT BITS 00-11 → FAN-IN		SIZE DRAWING NO.	
		EXT LINE INTS 0-7 → FAN-IN		C 60181000	
		LOC: 2B0B2 PART NO. 184658		SER. 005	
				REV. A	
				PAGE 6-95	

281

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B0A6-G3	6-121		CHL 6 STATUS FAN IN BIT 00
A3	2B0A6-N3	6-121		CHL 6 STATUS FAN IN BIT 04
B0	2R2B3-R2	5- 87		
B1	2R2B3-R3	5- 87		CHAN 6 PARITY ERR, LY DRIVER
B2	2R2B3-D3	5- 87		NOT CHL 6 INT LIGHT DRIVER
B3	2R2B3-D2	5- 87		
C0	2A4A08J03D-01			CHL 6 EXT. LINE INTERRUPT 0
	2A4A08J04D-01			
C1	2A4A08J03D-02			
	2A4A08J04D-02			
C2	2A4A08J03A-09			CHL 6 EXTERNAL STATUS BIT 04
	2A4A08J04A-09			
C3	2A4A08J03A-10			
	2A4A08J04A-10			
D0	2C0A3-L2	6-165		
D1	2C0A3-L3	6-165		CHAN 6 PE STATUS = FAN-IN
D2	2C0A3-J2	6-165		
D3	2C0A3-J3	6-165		CHAN 6 NO RESPONSE STATUS TO FAN-IN
E0	2C0A3-V0	6-165		NOT CHL 6 READ STAT TO FI
E1	2C0A3-V1	6-165		
E2	2A4A08J03D-09			CHL 6 EXT. LINE INTERRUPT 4
	2A4A08J04D-09			
E3	2A4A08J03D-10			
	2A4A08J04D-10			
F0	2A4A08J03A-02			
	2A4A08J04A-02			
F1	2A4A08J03A-01			CHL 6 EXTERNAL STATUS BIT 00
	2A4A08J04A-01			
F2	2R0R7-E3	6-113	2B0B7-RG	CHL 6 LINE INTERRUPT 4 - C=046
F3	2R0R4-J0	6-105	2B0B1-RL	CHAN 6 CMPTR RUNNING TO XMTR
G0	2R0A5-G3	6-123		CHL 6 STATUS FAN IN BIT 01
G1	2R0R7-J3	6-113	2B0B7-RW	CHL 6 LINE INTERRUPT 0 - C=006
G2	2R0R6-E3	6-115	2B0B6-RG	CHL 6 LINE INTERRUPT 5 - C=056
G3	2R0A5-N3	6-123		CHAN 6 STATUS FAN-IN = BIT 05
H0	2R2R2-J3	5- 89		
H1	2R2B2-J2	5- 89		CHL 6 READ LIGHT DRIVER
H2	2A4A08J03C-06			
	2A4A08J04C-06			
H3	2A4A08J03C-05			CHAN 6 EXTERNAL CMPTR RUNNING
	2A4A08J04C-05			
I0	2R0B6-J3	6-115	2B0B6-RW	CHL 6 LINE INTERRUPT 1 - C=016



J1	2B0B4-K3	6-105	2B0B1-AJ	CHL 6 INTERRUPT ENABLE
J2	2A4A08J03H-02			CHL 6 EXTERNAL STATUS BIT 05
J3	2A4A08J04R-02			CHL 6 EXTERNAL STATUS BIT 01
J0	2A4A08J03B-01			CHL 6 EXTERNAL STATUS BIT 01
J1	2A4A08J04A-03			CHL 6 EXTERNAL STATUS BIT 01
J2	2A4A08J04A-04			CHL 6 EXTERNAL STATUS BIT 01
J3	2A4A08J03E-01			CHL 6 EXT. LINE INTERRUPT 5
K0	2A4A08J04E-01			CHL 6 EXT. LINE INTERRUPT 5
K1	2A4A08J03D-04			CHL 6 EXT. LINE INTERRUPT 1
K2	2A4A08J04D-03			CHL 6 EXT. LINE INTERRUPT 1
K2	2B0B7-D2	6-113	2B0B7-RC	CHL 6 LINE INTERRUPT 6 - C=066
K3	2B0A6-G0	6-121		CHL 6 STATUS FAN IN BIT 06
L0	2B2B2-X2	5- 89		CHL 6 STATUS FAN IN BIT 06
L1	2B2B2-X3	5- 89		CHL 6 WRITE LIGHT DRIVER
L2	2A4A08J03B-04			CHL 6 WRITE LIGHT DRIVER
L3	2A4A08J04B-04			CHL 6 WRITE LIGHT DRIVER
L3	2A4A08J03B-03			CHL 6 EXTERNAL STATUS BIT 06
L3	2A4A08J04B-03			CHL 6 EXTERNAL STATUS BIT 06
M0	2B0B7-K2	6-113	2B0B7-RN	CHL 6 LINE INTERRUPT 2 - C=026
M1	2B0A6-I3	6-121		CHL 6 STATUS FAN IN BIT 02
M2	2A4A08J03E-04			CHL 6 STATUS FAN IN BIT 02
M2	2A4A08J04E-04			CHL 6 STATUS FAN IN BIT 02
M3	2A4A08J03E-03			CHL 6 EXT. LINE INTERRUPT 6
M3	2A4A08J04E-03			CHL 6 EXT. LINE INTERRUPT 6
N0	2C0A3-C3	6-165		CHL 6 EXT. LINE INTERRUPT 2
N1	2C0A3-C2	6-165		CHL 6 EXT. LINE INTERRUPT 2
N2	2C0A3-G3	6-165		CHAN 6 EXT REJ STAT TO FAN-IN
N3	2C0A3-G2	6-165		CHAN 6 PRESET STATUS TO FAN IN
O0	2C0A3-W1	6-165		NOT CHL 6 WRITE STAT TO FI
O1	2C0A3-W0	6-165		NOT CHL 6 WRITE STAT TO FI
O2	2C0A3-T2	6-165		CHAN 6 INT TO STATUS FAN-IN
O3	2C0A3-T3	6-165		CHAN 6 INT TO STATUS FAN-IN
P0	2A4A08J03D-06			CHL 6 EXT. LINE INTERRUPT 2
P1	2A4A08J04D-06			CHL 6 EXT. LINE INTERRUPT 2
P1	2A4A08J03D-05			CHL 6 EXT. LINE INTERRUPT 2
P1	2A4A08J04D-05			CHL 6 EXT. LINE INTERRUPT 2
P2	2B0B6-D2	6-115	2B0B6-RC	CHL 6 LINE INTERRUPT 7 - C=076
P3	2B0A5-G0	6-123		CHL 6 STATUS FAN IN BIT 07
Q0	2A4A08J03A-06			CHL 6 STATUS FAN IN BIT 07
Q1	2A4A08J04A-06			CHL 6 STATUS FAN IN BIT 07
Q1	2A4A08J03A-05			CHL 6 EXTERNAL STATUS BIT 02
Q1	2A4A08J04A-05			CHL 6 EXTERNAL STATUS BIT 02
Q2	2B0A8-P2	6-109		NOT(CHL 6 MASKED INTERRUPT)
Q3	2B0R8-G0	6-111		CHL 6 MASKED INTERRUPT - C=106
R0	2B2R3-N1	5- 87		CHL 6 REJECT LIGHT DRIVER
R1	2B2R3-N0	5- 87		CHL 6 REJECT LIGHT DRIVER
R2	2A4A08J03E-06			CHL 6 REJECT LIGHT DRIVER
R3	2A4A08J04E-06			CHL 6 REJECT LIGHT DRIVER
R3	2A4A08J03E-05			CHL 6 EXT. LINE INTERRUPT 7
R3	2A4A08J04E-05			CHL 6 EXT. LINE INTERRUPT 7
S0	2B0B6-K2	6-115	2B0B6-RN	CHL 6 LINE INTERRUPT 3 - C=036
S1	2B0A5-I3	6-123		CHL 6 STATUS FAN IN BIT 03
S2	2A4A08J03B-06			CHL 6 STATUS FAN IN BIT 03
S2	2A4A08J04B-06			CHL 6 STATUS FAN IN BIT 03
S3	2A4A08J03B-05			CHL 6 EXTERNAL STATUS BIT 07
S3	2A4A08J04B-05			CHL 6 EXTERNAL STATUS BIT 07
T0	2A4A08J03A-07			CHL 6 EXTERNAL STATUS BIT 03
T1	2A4A08J04A-07			CHL 6 EXTERNAL STATUS BIT 03
T1	2A4A08J03A-08			CHL 6 EXTERNAL STATUS BIT 03
T2	2A4A08J04A-08			CHL 6 EXTERNAL STATUS BIT 03
T2	2A4A08J03C-02			CHL 6 EXTERNAL STATUS BIT 10
T3	2A4A08J04C-02			CHL 6 EXTERNAL STATUS BIT 10
T3	2A4A08J03C-01			CHL 6 EXTERNAL STATUS BIT 10
U0	2A4A08J04C-01			CHL 6 EXTERNAL STATUS BIT 10
U0	2A4A08J03D-08			CHL 6 EXT. LINE INTERRUPT 3
U1	2A4A08J04D-08			CHL 6 EXT. LINE INTERRUPT 3
U1	2A4A08J03D-07			CHL 6 EXT. LINE INTERRUPT 3
U2	2A4A08J04D-07			CHL 6 EXT. LINE INTERRUPT 3
U2	2A4A08J03C-04			CHL 6 EXTERNAL STATUS BIT 11
U3	2A4A08J04C-04			CHL 6 EXTERNAL STATUS BIT 11
U3	2A4A08J03C-03			CHL 6 EXTERNAL STATUS BIT 11
U3	2A4A08J04C-03			CHL 6 EXTERNAL STATUS BIT 11
V0	2B0B4-O3	6-105	2B0B1-AZ	NOT (CHAN 6 INTERRUPT MASK) TO FANOUT
V1	2B0A9-H3	6-101	2B0B1-PY	CHL 6 SELECT EXT INTERRUPT
V2	2B0A5-V1	6-123	2B0A5-R2	CHL 6 EXTERNAL STATUS BIT 09
V3	2B0A5-L1	6-123	2B0A5-AG	CHL 6 EXTERNAL STATUS BIT 11
W0	2B0A6-L1	6-121	2B0A6-AG	CHL 6 EXTERNAL STATUS BIT 08
W1	2B0A9-E3	6-101	2B0B1-RZ	CHL 6 EXTERNAL STATUS BIT 08
W2	2A4A08J03B-09			CHL 6 EXTERNAL STATUS BIT 09
W3	2A4A08J04B-09			CHL 6 EXTERNAL STATUS BIT 09
W3	2A4A08J03B-10			CHL 6 EXTERNAL STATUS BIT 09
X0	2A4A08J04B-10			CHL 6 EXTERNAL STATUS BIT 08
X1	2A4A08J03B-08			CHL 6 EXTERNAL STATUS BIT 08
X1	2A4A08J04B-08			CHL 6 EXTERNAL STATUS BIT 08
X1	2A4A08J03B-07			CHL 6 EXTERNAL STATUS BIT 08
X1	2A4A08J04B-07			CHL 6 EXTERNAL STATUS BIT 08
X2	2B0R6-S0	6-115		NOT(CHL 6 INTERRUPT MASK) COPY
X3	2B0A6-V1	6-121	2B0A6-RZ	CHL 6 EXTERNAL STATUS BIT 10




CONTROL DATA	CHAN 6 B CONTROL		PRODUCT
	EXT STAT BITS 00-11 → FAN-IN		SIZE DRAWING NO. C 60181000
	EXT LINE INTS 0-7 → FAN-IN		REV. A
DEVELOPMENT DIVISION	LOC: 2B0B1 PART NO. 184658	SER. 006	PAGE 6-97

283

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-G2	6-121		CHL 7 STATUS FAN IN BIT 00
A3	2R0A6-O2	6-121		CHL 7 STATUS FAN IN BIT 04
B0	2R2B3-S2	5- 87		
B1	2R2B3-S3	5- 87		CHAN 7 PARITY ERR, LY DRIVER
B2	2R2B3-E2	5- 87		NOT CHAN 7 INT LIGHT DRIVER
B3	2R2B3-E3	5- 87		
C0	2A4A08J010-01 2A4A08J020-01			CHL 7 EXT, LINE INTERRUPT 0
C1	2A4A08J010-02 2A4A08J020-02			
C2	2A4A08J01A-09 2A4A08J02A-09			CHL 7 EXTERNAL STATUS BIT 04
C3	2A4A08J01A-10 2A4A08J02A-10			
D0	2C0A2-L2	6-167		
D1	2C0A2-L3	6-167		CHAN 7 PE STATUS v FAN-IN
D2	2C0A2-J2	6-167		
D3	2C0A2-J3	6-167		CHAN 7 NO RESPONSE STATUS TO FAN-IN
E0	2C0A2-V0	6-167		NOT CHL 7 READ STAT TO FI
E1	2C0A2-V1	6-167		
E2	2A4A08J010-09 2A4A08J020-09			CHL 7 EXT, LINE INTERRUPT 4
E3	2A4A08J010-10 2A4A08J020-10			
F0	2A4A08J01A-02 2A4A08J02A-02			
F1	2A4A08J01A-01 2A4A08J02A-01			CHL 7 EXTERNAL STATUS BIT 00
F2	2R0B7-C2	6-113	2B0B7-RH	CHL 7 LINE INTERRUPT 4 - C=047
F3	2R0B4-J1	6-105	2B0B0-RL	CHAN 7 CMPTR RUNNING TO XMTR
G0	2R0A5-G2	6-123		CHL 7 STATUS FAN IN BIT 01
G1	2R0B7-D3	6-113	2B0B7-RR	CHL 7 LINE INTERRUPT 0 - C=007
G2	2R0B6-C2	6-115	2B0B6-RH	CHL 7 LINE INTERRUPT 5 - C=057
G3	2R0A5-O2	6-123		CHAN 7 STATUS FAN-IN = BIT 05
H0	2B2B2-H2	5- 89		
H1	2B2B2-H3	5- 89		CHL 7 READ LIGHT DRIVER
H2	2A4A08J01C-06 2A4A08J02C-06			
H3	2A4A08J01C-05 2A4A08J02C-05			CHAN 7 EXTERNAL CMPTR RUNNING
I0	2R0B6-D3	6-115	2B0B6-RR	CHL 7 LINE INTERRUPT 1 - C=017

I1	2A0R4-X2	6-105	2B0R0-AJ	CHL 7 INTERRUPT ENAHLE
I2	2A4ADRJ01H-02			
	2A4ADRJ02H-02			
I3	2A4ADRJ01H-01			CHL 7 EXTERNAL STATUS BIT 05
	2A4ADRJ02H-01			
J0	2A4ADRJ01A-03			CHL 7 EXTERNAL STATUS BIT 01
	2A4ADRJ02A-03			
J1	2A4ADRJ01A-04			
	2A4ADRJ02A-04			
J2	2A4ADRJ01E-02			
	2A4ADRJ02E-02			
J3	2A4ADRJ01E-01			CHL 7 EXT. LINE INTERRUPT 5
	2A4ADRJ02E-01			
K0	2A4ADRJ01D-04			
	2A4ADRJ02D-04			
K1	2A4ADRJ01D-03			CHL 7 EXT. LINE INTERRUPT 1
	2A4ADRJ02D-03			
K2	2B0R7-A3	6-113	2B0B7-RA	CHL 7 LINE INTERRUPT 6 - C=067
K3	2R0A6-F0	6-121		CHL 7 STATUS FAN IN BIT 06
L0	2R2R3-E1	5- 87		
L1	2R2R3-E0	5- 87		CHL 7 WRITE LIGHT DRIVER
L2	2A4ADRJ01R-04			
	2A4ADRJ02R-04			
L3	2A4ADRJ01R-03			CHL 7 EXTERNAL STATUS BIT 06
	2A4ADRJ02R-03			
M0	2B0R7-C3	6-113	2B0B7-R0	CHL 7 LINE INTERRUPT 2 - C=027
M1	2R0A6-L2	6-121		CHL 7 STATUS FAN IN BIT 02
M2	2A4ADRJ01E-04			
	2A4ADRJ02E-04			
M3	2A4ADRJ01F-03			CHL 7 EXT. LINE INTERRUPT 6
	2A4ADRJ02F-03			
N0	2C0A2-C3	6-167		
N1	2C0A2-C2	6-167		CHAN 7 EXT REFJ STAT TO FAN-IN
N2	2C0A2-G3	6-167		CHL 7 PRESET STATUS TO FAN IN
N3	2C0A2-G2	6-167		
O0	2C0A2-W1	6-167		NOT CHL 7 WRITE STAT TO F1
O1	2C0A2-W0	6-167		
O2	2C0A2-T2	6-167		
O3	2C0A2-T3	6-167		CHAN 7 INT TO STATUS FAN-IN
P0	2A4ADRJ01D-06			
	2A4ADRJ02D-06			
P1	2A4ADRJ01D-05			CHL 7 EXT. LINE INTERRUPT 2
	2A4ADRJ02D-05			
P2	2R0R6-A3	6-115	2B0B6-RA	CHL 7 LINE INTERRUPT 7 - C=077
P3	2R0A5-F0	6-123		CHL 7 STATUS FAN IN BIT 07
Q0	2A4ADRJ01A-06			
	2A4ADRJ02A-06			
Q1	2A4ADRJ01A-05			CHL 7 EXTERNAL STATUS BIT 02
	2A4ADRJ02A-05			
Q2	2R0A8-N3	6-109		NOT(CHL 7 MASKED INTERRUPT)
Q3	2R0R8-J1	6-111		CHL 7 MASKED INTERRUPT - C=107
R0	2R2R3-M1	5- 87		CHL 7 REJECT LIGHT DRIVER
R1	2R2R3-M0	5- 87		
R2	2A4ADRJ01F-06			
	2A4ADRJ02F-06			
R3	2A4ADRJ01E-05			CHL 7 EXT. LINE INTERRUPT 7
	2A4ADRJ02E-05			
S0	2B0R6-C3	6-115	2B0B6-F0	CHL 7 LINE INTERRUPT 3 - C=037
S1	2R0A5-L2	6-123		CHL 7 STATUS FAN IN BIT 03
S2	2A4ADRJ01R-06			
	2A4ADRJ02R-06			
S3	2A4ADRJ01R-05			CHL 7 EXTERNAL STATUS BIT 07
	2A4ADRJ02R-05			
T0	2A4ADRJ01A-07			CHL 7 EXTERNAL STATUS BIT 03
	2A4ADRJ02A-07			
T1	2A4ADRJ01A-08			
	2A4ADRJ02A-08			
T2	2A4ADRJ01C-02			
	2A4ADRJ02C-02			
T3	2A4ADRJ01C-01			CHL 7 EXTERNAL STATUS BIT 10
	2A4ADRJ02C-01			
U0	2A4ADRJ01D-08			
	2A4ADRJ02D-08			
U1	2A4ADRJ01D-07			CHL 7 EXT. LINE INTERRUPT 3
	2A4ADRJ02D-07			
U2	2A4ADRJ01C-04			
	2A4ADRJ02C-04			
U3	2A4ADRJ01C-03			CHL 7 EXTERNAL STATUS BIT 11
	2A4ADRJ02C-03			
V0	2B0R4-M3	6-105	2B0B0-AZ	NOT (CHAN 7 INTERRUPT MASK) TO FANOUT
V1	2R0A9-L2	6-101	2B0B0-PY	CHL 7 SELECT EXT INTERRUPT
V2	2R0A5-U0	6-123	2R0A5-RU	CHL 7 EXTERNAL STATUS BIT 09
V3	2R0A5-L0	6-123	2R0A5-AH	CHL 7 EXTERNAL STATUS BIT 11
W0	2R0A6-L0	6-121	2B0A6-AH	CHL 7 EXTERNAL STATUS BIT 08
W1	2R0A9-F2	6-101	2B0B0-PZ	CHL 7 SELECT INTERNAL STATUS
				CHL 7 EXTERNAL STATUS BIT 09
W2	2A4ADRJ01R-09			
	2A4ADRJ02R-09			
W3	2A4ADRJ01R-10			
	2A4ADRJ02R-10			
X0	2A4ADRJ01R-08			
	2A4ADRJ02R-08			
X1	2A4ADRJ01R-07			CHL 7 EXTERNAL STATUS BIT 08
	2A4ADRJ02R-07			
X2	2R0R6-U2	6-115		NOT(CHL 7 INTERRUPT MASK) COPY
X3	2R0A6-U0	6-121	2B0A6-RU	CHL 7 EXTERNAL STATUS BIT 10




CONTROL DATA CORPORATION DEVELOPMENT DIVISION	CHAN 7 B CONTROL		PRODUCT
	EXT STAT BITS 00-11 → FAN-IN		SIZE DRAWING NO.
	EXT LINE INTS 0-7 → FAN-IN		REV. A
LOC: 2B0B0 PART NO. 184658		SER. 007	SHEET PAGE
			C-99

285

PI#	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-J1	6-121		SELECT PAUSE FAN IN EVEN STAT.
A3	2R0A3-V1	6- 85	2B0A3-RY	CHL 0 SELECT EXT INTERRUPT
B0	2R0A5-T2	6-123		FN ILLEGAL WRITE TO STATUS 05
B1	2R0A5-J1	6-123		SELECT PAUSE FAN IN ODD STATUS
B2	2R0A2-V1	6- 87	2B0A2-RY	CHL 1 SELECT EXT INTERRUPT
B3	2R0B3-V1	6- 93	2B0B3-RY	CHL 4 SELECT EXT INTERRUPT
C0	2A1A7-R3	6- 51		
C1	2A1A7-R2	6- 51		NOT FO BIT 15 TO Z REG FI
C2	2R0B2-V1	6- 95	2B0B2-RY	CHL 5 SELECT EXT INTERRUPT
C3	2R0A3-W1	6- 85	2B0A3-RZ	CHL 0 SELECT INTERNAL STATUS
D0	2R0A7-J3	6-117	2B0A7-RL	NOT(SEL INTERRUPT FAN IN)
D1	2R0A8-H3	6-109		F=XX6 TO TEST STO AVAIL. XLTN
D2	2R0A2-W1	6- 87	2B0A2-RZ	CHL 1 SELECT INTERNAL STATUS
D3	2R0B3-W1	6- 93	2B0B3-RZ	CHL 4 SELECT INTERNAL STATUS
E0	2A1B8-01	6- 53		NOT FO BIT 16 TO Z REG FI
E1	2A1B8-00	6- 53		
E2	2R0B2-W1	6- 95	2B0B2-RZ	CHL 5 SELECT INTERNAL STATUS
E3	2R0B1-W1	6- 97	2B0B1-RZ	CHL 4 SELECT INTERNAL STATUS
FO	2A1A06P04B-09			FO REGISTER BIT 15
	1A4A06J10R-09			
	1B0A2-E0	2- 31		

F1	2A1A06P04H-10			
	1A4A06J10R-10			
	180A2-E1	2- 31		
F2	2B0B0-W1	6- 99	2B0B0-RZ	CHL 7 SELECT INTERNAL STATUS
F3	2B0A1-W1	6- 89	2B0A1-RZ	CHL 2 SELECT INTERNAL STATUS
G0	2A1A06P04C-01			FO REGISTER BIT 16
	1A4A06J10C-01			
	180A2-N0	2- 31		
G1	2A1A06P04C-02			
	1A4A06J10C-02			
	180A2-N1	2- 31		
G2	2B0A0-W1	6- 91	2B0A0-RZ	CHL 3 SELECT INTERNAL STATUS
G3	2B0A1-V1	6- 89	2B0A1-RY	CHL 2 SELECT EXT INTERRUPT
H0	2B0A7-M1	6-117	2B0A7-AJ	SET EXPONENT OVERFLOW FAULT
H1	2B0A8-F2	6-109		NOT (F=XX5) TO 77,51 XLTN
H2	2B0A0-V1	6- 91	2B0A0-RY	CHL 3 SELECT EXT INTERRUPT
H3	2B0B1-V1	6- 97	2B0B1-RY	CHL 6 SELECT EXT INTERRUPT
I0	2B1A9-R0	6- 23		NOT FO = BIT 17
I1	2B1A9-R1	6- 23		
I2	2B0B0-V1	6- 99	2B0B0-RY	CHL 7 SELECT EXT INTERRUPT
I3	2B0B7-N0	6-113		SEL SET INTERRUPT MASK=FAN OUT
J0	2A1A06P04C-03			FO REGISTER BIT 17
	1A4A06J10C-03			
	180A2-W1	2- 31		
J1	2A1A06P04C-04			
	1A4A06J10C-04			
	180A2-W0	2- 31		
J2	2B0A4-O2	6-103		CLEAR CHL INTERRUPT TO 0/174/5
J3	2B0B4-O2	6-105		CLEAR CHL INTERRUPT TO 2/3/6/7
K0	2B0B4-P2	6-105		CLEAR CHANNEL TO 2/3/6/7
K1	2B0A4-P2	6-103	2B0A7-AK	CLEAR CHANNEL TO 0/174/5
K2	2B0A7-H0	6-117		SET RCD FAULT
K3	2B0A8-D2	6-109		NOT (F=XXX1) TO 77,5777.6
				XLTN
L0	2B0A4-S1	6-103	2B0A7-RF	SET INTERRUPT LOCKOUT= 0/1/4/5
L1	2B0A7-I2	6-117		NOT(SEL INTERNAL STAT FAN=IN)
L2	2A1A7-P0	6- 51		F BIT 12 TO STATUS COMPARE
L3	2A1A7-P1	6- 51		
M0	2B0A7-T1	6-117		FO(BITS 00-07)NOT EQUAL ZERO
M1	2B0B4-S1	6-105		SET INTERRUPT LOCKOUT= 2/3/6/7
M2	2A1A7-O0	6- 51		F BIT 13 TO STATUS COMPARE
M3	2A1A7-O1	6- 51		
N0	2B0B4-M2	6-105		CLEAR CHANNEL ACTIVITY=2/3/6/7
N1	2B0A4-M2	6-103		CLEAR CHANNEL ACTIVITY=0/1/4/5
N2	2B1B9-O0	6- 27		SET TYPE IN TO TWR CONTROL
N3	2B1B9-O1	6- 27		
O0	2B1B9-W2	6- 27		CLEAR TYPEWRITER CONTROLS
O1	2B1B9-W3	6- 27		
O2	2B1B9-P1	6- 27		
O3	2B1B9-P0	6- 27		
P0	2B0B8-A3	6-111	2B0A7-RD	SET TYPE OUT TO TWR CONTROL
P1	2B0A7-D3	6-117		F BIT 08 TO STATUS TEST XLTN
P2	2A1A7-O2	6- 51		NOT(CLEAR S/M INTERRUPT)
P3	2A1A7-O3	6- 51		F BIT 14 TO STATUS COMPARE
Q0	2B0A7-G0	6-117		CLEAR XLTN OR F REG BIT 09
Q1	2B0A7-F0	6-117		CLEAR XLTN OR F REG BIT 08
Q2	2B1B8-L3	6- 11		FCN CODE = 77 AND STABLE
Q3	2B1B8-L2	6- 11		
R0	2B0A7-R1	6-117		CLEAR XLTN OR F REG BIT 11
R1	2B0B8-O2	6-111		F BIT 11 TO STATUS TEST XLTN
R2	2A1A06J15C-10			
	2A1A06J25A-02			
R3	2A1A06J15C-09			EXT INTERRUPT = ASSOC PROC
	2A1A06J25A-01			
S0	2B0A7-O1	6-117		CLEAR XLTN OR F REG BIT 10
S1	2B0A6-C1	6-121		ENABLE CLEAR TW REPEAT FF
S2	2B0A8-V2	6-109		NOT(BLOCK LINE INTERRUPTS)
S3	2B0A8-A0	6-109		SEL STATUS=F BIT 00+01+04+05
T0	2B0A5-C1	6-123		ENABLE CLEAR TW FINISH FF
T1	2B0A8-J2	6-109		MC + INT CLR + POWER ON CLR
T2	2B0A7-V1	6-117		SEL STATUS=F BIT 02+03+06+07
T3	2B0A7-W2	6-117		SEL STATUS=F BIT 02+03+06+07
U0	2B0B8-U2	6-111		F BIT 10 TO STATUS TEST XLTN
U1	2B0B8-R2	6-111		F BIT 09 TO STATUS TEST XLTN
U2	2B1B8-V1	6- 11		
U3	2B1B8-V0	6- 11		STOP CLOCK ON PRIORITY PAUSE
V0	2B1A6-G2	6- 13		CLEAR SEARCH/MOVE CONTROLS
V1	2B1A6-G3	6- 13		
V2	2B0A8-J3	6-109		NOT(CLEAR ILLEGAL WRITE EN.)
V3	2B0A7-D2	6-117		CLEAR INTERNAL FAULTS SENSED
W0	2A1A06P05E-09			RC NOT COMPARE FF
	1A4A06J14E-09			
	1B0B8-P3	2- 11		
W1	2A1A06P05E-10			
	1A4A06J14E-10			
	1B0B8-P2	2- 11		
W2	2B0B6-N0	6-115		SEL CLR INTERRUPT MASK=FAN OUT
W3	2B0A7-P0	6-117		CLEAR INTERNAL INTERRUPT/FAULT
X0	2B1B1-C3	6- 9		TEST CLEAR TO INTERNAL FAULTS
X1	2B1B1-C2	6- 9		
X2	2A1A06P05E-05			SEL STATUS = ANY BIT OF F L12
	1A4A06J14E-05			
	1B0B8-K0	2- 11		
X3	2A1A06P05E-06			
	1A4A06J14E-06			
	1B0B8-K1	2- 11		
				PAGE 6-101




<b>CONTROL DATA</b>		<b>FO TRANSLATIONS</b>		<b>PRODUCT</b>	
<b>DEVELOPMENT DIVISION</b>		<b>B CONTROL</b>		<b>SIZE</b>	
				<b>C 60181000</b>	
				<b>REV. A</b>	
				<b>SHEET</b>	
				<b>PAGE 6-101</b>	
		LOC: 2B0A9 PART NO. 185649		SER.000	

287

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A3-11	6- 85	2B0A3-AJ	CHL 0 INTERRUPT ENABLE
A3	2R0A8-L1	6-109		CLEAR XLTN OR F REG RIT 04
B0	2A0B7-X2	6-125		NOT CHAN 0 GLR CHAN INTERRUPT
B1	2A0R7-X3	6-125		
B2	2C0A6-E0	6-163		
B3	2C0A6-E1	6-163		CHL 5 CLEAR CHL AND EXT EQUIP
C0	2A4A05J03E-07			CHL 0 EXTERNAL CLEAR INTERRUPT
	2A4A05J04E-07			
C1	2A4A05J03E-08			
	2A4A05J04E-08			
C2	2A4A07J03E-07			CHL 4 EXTERNAL CLEAR INTERRUPT
	2A4A07J04E-07			
C3	2A4A07J03E-08			
	2A4A07J04E-08			
D0	2A4A05J03C-09			CHL 0 EXTERNAL SUPPRESS A/D
	2A4A05J04C-09			
D1	2A4A05J03C-10			
	2A4A05J04C-10			
D2	2R1R5-H1	6- 21		
D3	2R1R5-H0	6- 21		ACT, CHAN 4 SUPPR EXT A/D
E0	2R1A5-H1	6- 19		
E1	2R1A5-H0	6- 19		ACT, CHAN 0 SUPPRESS EXT A/D
E2	2C0A7-Q3	6-161		
E3	2C0A7-Q2	6-161		CHL 4 TERMINATE TO COMMON B
F0	2A0R7-Q2	6-125		CHL 0 TERMINATE TO COMMON B
F1	2A0R7-Q3	6-125		
F2	2A4A07J03C-09			CHL 4 EXTERNAL SUPPRESS A/D
	2A4A07J04C-09			
F3	2A4A07J03C-10			
	2A4A07J04C-10			
G0	2A0B7-E0	6-125		
G1	2A0B7-E1	6-125		CHL 0 CLEAR CHL AND EXT EQUIP



G2	2B0A4-G3	6-103	NOT(CHAN 0-3 TERMINATE) TO FAN-IN
G3	2B0A4-G2	6-103	NOT(CHAN 0-3 TERMINATE) TO FAN-IN
H0	2B0A3-F3	6-85	2B0A3-RL CHAN 0 CMPTR RUNNING TO XMTR
H1	2R0A5-R0	6-123	2B0A3-RL CHAN 1 CMPTR RUNNING TO FAN OUT
H2	2C0A7-E0	6-161	
H3	2C0A7-E1	6-161	CHL 4 CLEAR CHL AND EXT EQUIP
I0	2B0A8-A3	6-109	2B0A2-RL CLEAR XLTN OR F REG BIT 00
I1	2B0A2-F3	6-87	2B0A2-RL CHAN 1 CMPTR RUNNING TO XMTR
I2	2C0A7-K0	6-161	2B0A2-RL NOT CHL 4 CLR CHL ACTIVITY
I3	2C0A7-K1	6-161	
J0	2B0B3-F3	6-93	2B0B3-RL CHAN 4 CMPTR RUNNING TO XMTR
J1	2B0B2-F3	6-95	2B0B2-RL CHAN 5 CMPTR RUNNING TO XMTR
J2	2A1A06P06C-03		NOT CHAN 0-7 TERMINATE TO BC
J3	1A4A06J18C-03		
J3	1C0B2-T0	2-51	
J3	2A1A06P06C-04		
J3	1A4A06J18C-04		
K0	1C0B2-T1	2-51	
K1	2A0B7-K0	6-125	NOT CHAN 0 CLR CHAN ACTIVITY
K1	2A0B7-K1	6-125	
K2	2R0B4-G3	6-105	NOT(CHAN 4-7 TERMINATE) TO FAN-IN
K3	2R0B3-I1	6-93	2B0B3-AJ CHL 4 INTERRUPT ENABLE
L0	2B0A2-V0	6-87	2B0A2-AZ NOT(CHAN 1 INT MASK) TO FANOUT
L1	2R0R7-M0	6-113	2B0A2-AZ SEL SET 0/1/4/5 INTERRUPT MASK
L2	2C0A7-X2	6-161	2B0A2-AZ NOT CHL 4 CLR CHL INTERRUPT
L3	2C0A7-X3	6-161	
M0	2A4A05J03E-10		
M0	2A4A05J04E-10		
M1	2A4A05J03E-09		
M1	2A4A05J04E-09		
H2	2R0A9-N1	6-101	NOT CHAN 0 EXT INTERRUPT LOCKOUT OVERRIDE
H3	2R0B2-V0	6-95	2B0B2-AZ CLEAR CHANNEL ACTIVITY=0/1/4/5
N0	2R0A3-V0	6-85	2B0A3-AZ NOT(CHAN 5 INT MASK) TO FANOUT
N1	2R0A3-V0	6-85	2B0A3-AZ NOT(CHAN 0 INTERRUPT MASK) TO FANOUT
N1	2R0B6-M0	6-115	2B0B6-AZ SEL CLR 0,1,4,5 OF INT MASK
N2	2A4A07J03E-09		
N2	2A4A07J04E-09		
N3	2A4A07J03E-10		
N3	2A4A07J04E-10		
O0	2A0B6-E1	6-127	CHL 1 CLEAR CHL AND EXT EQUIP
O1	2A0B6-E0	6-127	
O2	2B0A9-J2	6-101	CHL 1 CLEAR INTERRUPT TO 0/1/4/5
O3	2B0B3-V0	6-93	2B0B3-AZ NOT(CHAN 4 INTERRUPT MASK) TO FANOUT
P0	2A4A05J01C-10		
P0	2A4A05J02C-10		
P1	2A4A05J01C-09		
P1	2A4A05J02C-09		
P2	2B0A9-K1	6-101	CHL 1 EXTERNAL SUPPRESS A/D
P3	2B0A7-K2	6-117	
Q0	2B1A5-G1	6-19	CLEAR CHANNEL TO 0/1/4/5
Q1	2B1A5-G0	6-19	CLR XLTN TO CHAN 0,1,4,5
Q2	2C0A6-Q2	6-163	FANOUT
Q3	2C0A6-Q3	6-163	ACT, CHAN 1 SUPPRESS EXT A/D
R0	2A0B6-Q2	6-127	CHL 5 TERMINATE TO COMMON B
R1	2A0B6-Q3	6-127	CHL 1 TERMINATE TO COMMON B
R2	2B1B5-G1	6-21	ACT, CHAN 5 SUPPR EXT A/D
R3	2B1B5-G0	6-21	
S0	2R0A8-J1	6-109	CLEAR XLTN OR F REG BIT 01
S1	2B0A9-L0	6-101	SET INTERRUPT LOCKOUT= 0/1/4/5
S2	2A4A07J01C-09		CHL 5 EXTERNAL SUPPRESS A/D
S2	2A4A07J02C-09		
S3	2A4A07J01C-10		
S3	2A4A07J02C-10		
T0	2A4A05J01E-07		CHL 1 EXTERNAL CLEAR INTERRUPT
T1	2A4A05J02E-07		
T1	2A4A05J01E-08		
T2	2A4A05J02E-08		
T2	2A4A07J01E-07		CHL 5 EXTERNAL CLEAR INTERRUPT
T3	2A4A07J02E-07		
T3	2A4A07J01E-08		
T3	2A4A07J02E-08		
U0	2A0B6-X2	6-127	NOT CHAN 1 CLR CHAN INTERRUPT
U1	2A0B6-X3	6-127	
U2	2C0A6-X2	6-163	NOT CHL 5 CLR CHL INTERRUPT
U3	2C0A6-X3	6-163	
V0	2A0B6-K0	6-127	NOT CHAN 1 CLR CHAN ACTIVITY
V1	2A0B6-K1	6-127	
V2	2C0A6-K0	6-163	NOT CHL 5 CLR CHL ACTIVITY
V3	2C0A6-K1	6-163	
W0	2A4A05J01E-10		
W0	2A4A05J02E-10		
W1	2A4A05J01E-09		
W1	2A4A05J02E-09		
W2	2A4A07J01E-09		
W2	2A4A07J02E-09		
W3	2A4A07J01E-10		
W3	2A4A07J02E-10		
X0	2R0A2-I1	6-87	2B0A2-AJ CHL 1 INTERRUPT ENABLE
X2	2R0B2-I1	6-95	2B0B2-AJ CHL 5 INTERRUPT ENABLE
X3	2R0A8-J0	6-109	CLEAR XLTN OR F REG BIT 05




NOTES:  
1. BITS 02, 03, 06, & 07 OF INT MASK REGISTER ARE ON PAGE 6-105; BITS 08-11 ARE ON PAGE 6-117.

CONTROL DATA DEVELOPMENT DIVISION	COMMON CONTROL FOR CHANNELS 0,1,4, AND 5, AND INT MASK REGISTER BITS 00,01,04, AND 05	PRODUCT
	LOC:2B0A4 PART NO. 183986	SIZE DRAWING NO. REV. C 60181000 A
	SER.000	SHEET PAGE 6-103

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A1-11	6- 89	2B0A1-AJ	CHL 2 INTERRUPT ENABLE
A3	2R0A7-N3	6-117		CLEAR XLTN OR F RRG HIT 06
B0	2A0B3-X2	6-129		NOT CHAN 2 CLR CHAN INTERRUPT
B1	2A0B3-X3	6-129		
B2	2C0A2-E0	6-167		
B3	2C0A2-E1	6-167		CHL 7 CLEAR CHL AND EXT EQUIP
C0	2A4A06J03E-07			CHL 2 EXTERNAL CLEAR INTERRUPT
	2A4A06J04E-07			
C1	2A4A06J03E-08			
	2A4A06J04E-08			
C2	2A4A08J03E-07			CHL 6 EXTERNAL CLEAR INTERRUPT
	2A4A08J04E-07			
C3	2A4A08J03F-08			
	2A4A08J04E-08			
D0	2A4A06J03C-09			CHL 2 EXTERNAL SUPPRESS A/D
	2A4A06J04C-09			
D1	2A4A06J03C-10			
	2A4A06J04C-10			
D2	2R1B5-F0	6- 21		ACT, CHAN 6 SUPPR EXT A/D
D3	2R1B5-F1	6- 21		
E0	2B1A5-F0	6- 19		ACT, CHAN 2 SUPPRESS EXT A/D
E1	2B1A5-F1	6- 19		
E2	2C0A3-Q3	6-165		
E3	2C0A3-Q2	6-165		CHL 6 TERMINATE TO COMMON B

INT. Mod Reg Bd 8-9-10-11 on Page 6-1178 (6-103)

F0	2A0R3-Q2	6-129	CHL 2 TERMINATE TO COMMON B
F1	2A0R3-Q3	6-129	CHL 6 EXTERNAL SUPPRESS A/D
F2	2A4A0R J04C-09		
F3	2A4A0R J04C-10		
G0	2A0R3-E0	6-129	CHL 2 CLEAR CHL AND EXT EQUIP
G1	2A0R3-E1	6-129	NOT(ILL. WRITE) TO LOAD XMTR
G2	2R0A8-I2	6-109	NOT(CHAN 4-7 TERMINATE) TO
G3	2R0A4-K2	6-103	FAN-IN
H0	2R0A1-F3	6-89	2B0A1-RL
H1	2R0A5-S0	6-123	CHL 2 CMPTR RUNNING TO XMTR
H2	2C0A3-E0	6-165	COMPUTER RUNNING TO FAN OUT
H3	2C0A3-E1	6-165	
I0	2R0A7-M2	6-117	
I1	2R0A0-F3	6-91	2B0A0-PL
I2	2C0A3-K0	6-165	CHL 6 CLEAR CHL AND EXT EQUIP
I3	2C0A3-K1	6-165	CLEAR XLTN OR F REG BIT 02
J0	2R0R0-F3	6-99	2B0B1-RL
J1	2R0R0-F3	6-99	2B0B0-RL
J2	2R2R2-R1	5-89	CHL 6 CMPTR RUNNING TO XMTR
J3	2R2R2-R0	5-89	CHL 7 CMPTR RUNNING TO XMTR
K0	2A0B3-K0	6-129	NOT ILLEGAL WRITE TO LIGHT DR
K1	2A0B3-K1	6-129	NOT CHL 6 CLR CHL ACTIVITY
K3	2R0R1-I1	6-97	2B0B1-AJ
L0	2R0A0-V0	6-91	2B0A0-AZ
L1	2R0B7-Q0	6-113	CHL 6 INTERRUPT ENABLE
L2	2C0A3-X2	6-165	NOT(CHAN 3 INT MASK) TO FAN-OUT
L3	2C0A3-X3	6-165	SEL SET 2,3,6, AND 7 INT MASK
M0	2A4A06J03E-10		NOT CHL 6 CLR CHL INTERRUPT
M1	2A4A06J04E-10		NOT CHAN 2 EXT INTERRUPT
M2	2R0A9-N0	6-101	2B0B0-AZ
M3	2R0B0-V0	6-99	LOCKOUT OVERRIDE
N0	2R0A1-V0	6-89	2B0A1-AZ
N1	2R0B6-W0	6-115	CLEAR CHANNEL ACTIVITY-2/3/6/7
N2	2A4A06J03E-09		NOT(CHAN 7 INTERRUPT MASK) TO
N3	2A4A06J04E-09		FANOUT
O0	2A0B2-E1	6-131	2B0B1-AZ
O1	2A0B2-E0	6-131	CHL 3 CLEAR CHL AND EXT EQUIP
O2	2B0A9-J3	6-101	CLEAR CHL INTERRUPT TO 2/3/6/7
O3	2R0B1-V0	6-97	NOT(CHAN 6 INTERRUPT MASK) TO
P0	2A4A06J01C-10		FANOUT
P1	2A4A06J02C-10		CHL 3 EXTERNAL SUPPRESS A/D
P2	2R0A9-K0	6-101	CLEAR CHANNEL TO 2/3/6/7
P3	2B0A7-L2	6-117	CLR XLTN TO CHAN 2,3,6, AND
Q0	2R1A5-I0	6-19	7 FANOUT
Q1	2B1A5-I1	6-19	ACT, CHAN 3 SUPPRESS EXT A/D
Q2	2C0A2-O2	6-167	
Q3	2C0A2-O3	6-167	
R0	2A0B2-O2	6-131	CHL 7 TERMINATE TO COMMON B
R1	2A0B2-O3	6-131	CHL 3 TERMINATE TO COMMON B
R2	2R1B5-I0	6-21	ACT, CHAN 7 SUPPR EXT A/D
R3	2R1B5-I1	6-21	
S0	2R0A7-J2	6-117	CLEAR XLTN OR F REG BIT 03
S1	2R0A9-H1	6-101	SET INTERRUPT LOCKOUT- 2/3/6/7
S2	2A4A08J01C-09		CHL 7 EXTERNAL SUPPRESS A/D
S3	2A4A08J02C-09		
T0	2A4A08J01C-10		CHL 3 EXTERNAL CLEAR INTERRUPT
T1	2A4A08J02C-10		
T2	2A4A08J01E-07		CHL 7 EXTERNAL CLEAR INTERRUPT
T3	2A4A08J02E-07		
U0	2A0R2-X2	6-131	NOT CHAN 3 CLR CHAN INTERRUPT
U1	2A0R2-X3	6-131	
U2	2C0A2-X2	6-167	NOT CHL 7 CLR CHL INTERRUPT
U3	2C0A2-X3	6-167	
V0	2A0R2-K0	6-131	NOT CHAN 3 CLR CHAN ACTIVITY
V1	2A0R2-K1	6-131	
V2	2C0A2-K0	6-167	NOT CHL 7 CLR CHL ACTIVITY
V3	2C0A2-K1	6-167	
W0	2A4A06J01E-10		NOT CHAN 3 EXT INTERRUPT
W1	2A4A06J02E-10		LOCKOUT OVERRIDE
W2	2A4A06J01E-09		NOT CHAN 7 EXT INTERRUPT
W3	2A4A06J02E-09		LOCKOUT OVERRIDE
X0	2A4A08J02E-10		CHL 3 INTERRUPT ENABLE
X1	2R0A0-I1	6-91	2B0A0-AJ
X2	2R0B0-I1	6-99	2B0B0-AJ
X3	2R0A7-H3	6-117	CHL 7 INTERRUPT ENABLE
			CLEAR XLTN OR F REG BIT 07




NOTES:  
1. BITS 00, 01, 04, & 05 OF INT MASK REGISTER ARE ON PAGE 6-103; BITS 08-11 ARE ON PAGE 6-117.

CONTROL DATA DEVELOPMENT DIVISION	COMMON CONTROL FOR CHANNELS 2, 3, 6, AND 7, AND INT MASK REGISTER BITS 02, 03, 06, AND 07	PRODUCT
	LOC: 2B0B4 PART NO. 183986	SER. 001
DRAWING NO. C 60181000		REV. A
PAGE 6-105		

291

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
C2	2A4A13J01D-02			EXTERNAL READ - A CABLE
C3	2A4A13J02C-10			EXTERNAL DATA SIGNAL - A CABLE
E2	2A4A13J01D-09			EXTERNAL WRITE - CABLE B
E3	2A4A13J01D-10			EXTERNAL WRITE - CABLE B
G2	2A4A13J02D-06			EXTERNAL CONN/FCN - B CABLE
G3	2A4A13J02D-05			EXTERNAL WRITE - CABLE B
K2	2A4A13J01E-09			EXTERNAL REPLY - CABLE C
K3	2A4A13J01E-01			NOT SINGLE CHANNEL
L3	2A2A04J02L-03			EXTERNAL REJECT - CABLE C
M2	2A4A13J01E-03			EXTERNAL REJECT - CABLE C
M3	2A4A13J01E-04			EXTERNAL REJECT - CABLE C
N0	2A1A06P05D-02			PAUSE FF TO 40 MS, DELAY
N1	1A4A06J14D-02	2- 11		PAUSE FF TO 40 MS, DELAY
O2	1A4A06J14D-01	2- 11		EXTERNAL EOR - CABLE A
O3	2A4A13J01E-06			EXTERNAL EOR - CABLE A
Q0	2A4A13J02F-08			EXTERNAL EOR - CABLE A
Q1	2A4A13J01E-05			EXTERNAL EOR - CABLE A
Q2	2A4A13J02F-07			EXTERNAL EOR - CABLE A
Q3	2A1A06P05F-02			FROM 40 MS DELAY
S2	1A4A06J14F-02	2- 11		FROM 40 MS DELAY
S3	1A4A06J14F-01	2- 11		FROM 40 MS DELAY
U2	2A4A13J01D-03			EXTERNAL WRITE - A CABLE
U3	2A4A13J02E-09			EXTERNAL WRITE - A CABLE
W2	2A4A13J01D-04			EXTERNAL WRITE - A CABLE
W3	2A4A13J02E-10			EXTERNAL WRITE - A CABLE
X2	2A4A13J01F-06			EXTERNAL CONN/FCN - A CABLE
X3	2A4A13J01D-07			EXTERNAL CONN/FCN - A CABLE
	2A4A13J01D-08			EXTERNAL CONN/FCN - A CABLE
	2A4A13J01D-05			EXTERNAL CONN/FCN - A CABLE
	2A4A13J01F-05			EXTERNAL DATA SIGNAL - B CABLE
	2A4A13J02D-09			EXTERNAL DATA SIGNAL - B CABLE
	2A4A13J01C-09			EXTERNAL READ - R CABLE
	2A4A13J02D-01			EXTERNAL READ - R CABLE
	2A4A13J01C-10			EXTERNAL READ - R CABLE
	2A4A13J02D-02			EXTERNAL EOR - CABLE B
	2A4A13J01F-07			EXTERNAL EOR - CABLE B
	2A4A13J02E-05			EXTERNAL EOR - CABLE B
	2A4A13J01F-08			EXTERNAL EOR - CABLE B
	2A4A13J02E-06			EXTERNAL EOR - CABLE B




<b>CONTROL DATA</b>		<b>CHANNEL COUPLER CONTROL</b>		PRODUCT	
DEVELOPMENT DIVISION		LOC: 2B0B5 PART NO. 185677 SER. 000		SIZE: DRAWING NO. C 60181000	REV. A
				SHEET	PAGE 6-107

293

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B0A9-S3	6-101		SEL STATUS=F BIT 00*81+04*05
A3	2B0A4-10	6-103		CLEAR XLTN OR F REG BIT 00
B0	2B0A7-L3	6-117		CLR XLTN TO OR WITH P 01,04,05
B1	2B0A7-G1	6-117		F REG BITS (00)(01)(04)(05)=0
B2	2B1B8-I2	6- 11		
B3	2B1B8-I3	6- 11		FCN CODE=XX51 TO CLR CHAN XLTN
C0	2A1A5-01	6- 47		
C1	2A1A5-00	6- 47		F BIT 05 TO STATUS COMPARE
C2	2A1A06P03D-09 1A4A06J20D-09			(NORMAL INTERRUPTS)(ARITH)
	1C0A1-K0	2- 43		
C3	2A1A06P03D-10 1A4A06J20D-10			
	1C0A1-K1	2- 43		
D0	2A1B5-G0	6- 45		
D1	2A1B5-G1	6- 45		F BIT 00 TO STATUS COMPARE
D2	2B0A9-K3	6-101		NOT (F=XX1) TO 77,5777.6
			2B0B6-AW	XLTN
D3	2B0B6-V0	6-115		NOT(ARITH INTERRUPT PRIORITY)
E0	2A1B5-L0	6- 45		
E1	2A1B5-L1	6- 45		F BIT 01 TO STATUS COMPARE
E2	2B1B7-W0	6- 3		(NORMAL INTERRUPTS)(NOT ARITH)
E3	2B1B7-W1	6- 3		
F0	2A1A5-P0	6- 47		F BIT 04 TO STATUS COMPARE
F1	2A1A5-P1	6- 47		
F2	2B0A9-H1	6-101		NOT (F=XX5) TO 77.51 XLTN

*Ref Manual  
Interrupt Codes  
on Page 4-7*





2BOB9

2-295A

SAMPLE STATUS (NEW CARD)



F3	2B7A7-N1	6-117
G0	2B7A5-R2	6-123
G1	2B7A6-M3	6-121
G2	2B1B8-D3	6-111
G3	2B1B8-D2	6-111
H0	2A1A06P2A-03	
	1A4A06J06A-03	
	1A7A8-X1	2-55
H1	2A1A06P2A-04	
	1A4A06J06A-04	
	1A7A8-X0	2-55
H2	2B7B8-X2	6-111
H3	2B7A9-D1	6-101
I0	2A1A06P2A-09	
	1A4A06J06A-09	
	1A7A6-X1	2-57
I1	2A1A06P2A-10	
	1A4A06J06A-10	
	1A7A6-X0	2-57
I2	2B7C4-G2	6-105
I3	2B7A5-S3	6-123
J0	2B7A4-X3	6-103
J1	2B7A4-S0	6-103
J2	2B7A9-T1	6-101
J3	2B7A9-V2	6-101
K0	2A1A06P2B-02	
	1A4A06J06B-02	
	1A7A6-Q1	2-57
K1	2A1A06P2B-01	
	1A4A06J06B-01	
	1A7A6-Q0	2-57
K2	2B7B7-N3	6-113
K3	2B7B6-M3	6-115
L0	2B7A6-B2	6-121
L1	2B7A4-A3	6-103
L2	2B1B1-E0	6-9
L3	2B1B1-E1	6-9
M0	2A1A06P2A-01	
	1A4A06J06A-01	
	1A7A8-V1	2-55
M1	2A1A06P2A-02	
	1A4A06J06A-02	
	1A7A8-V0	2-55
M2	2B7B7-M3	6-113
M3	2B7A7-S0	6-117
N0	2B7B8-H0	6-111
N1	2B7A5-M3	6-123
N2	2B7A7-U0	6-117
N3	2B7B0-Q2	6-99
U0	2B7B9-H1	6-111
U1	2B7B8-J0	6-111
Q2	2B7B3-Q2	6-95
Q3	2B7B2-Q2	6-95
P0	2B7B8-I0	6-111
P1	2B7B7-V0	6-113
P2	2B7B1-Q2	6-97
P3	2B7B7-V2	6-113
W0	2B2B9-O0	5-75
W1	2B2B9-O1	5-75
W2	2B7A3-Q2	6-85
W3	2B7A2-Q2	6-87
X0	2A1A06P3D-07	
	1A4A06J20D-07	
	1C7A1-C0	2-43
R1	2A1A06P3D-08	
	1A4A06J20D-08	
	1C7A1-C1	2-43
K2	2B7A1-Q2	6-89
H3	2B7A7-Q2	6-91
S0	2B2B9-W2	5-75
S1	2B2B9-W3	5-75
S2	2B7B8-O3	6-111
S3	2B7B8-D1	6-111
T0	2B1A9-G1	6-23
T1	2B1A9-G0	6-23
T2	2B7B7-U1	6-113
T3	2B7B8-A0	6-111
U0	2B7B8-F0	6-111
U1	2B7B8-V3	6-111
U2	2B7B7-U3	6-113
U3	2B7B6-U1	6-115
V0	2B7B6-N1	6-111
V1	2B7B6-V2	6-115
V2	2B7A9-S2	6-101
V3	2B7B6-U3	6-115
W0	2A1A06J15D-01	
	2A1A06J26A-02	
	2A1A06J15D-02	
	2A1A06J26A-01	
W2	2B7A7-X1	6-117
W3	2B7A7-P1	6-117
X0	2B2B9-P1	5-75
X1	2B2B9-P0	5-75
X2	2B7A7-W0	6-117
X3	2B7A7-Q0	6-117

F0 (BITS 00-07) EQUAL ZERO  
 SELECTED STATUS BIT 01 TO TEST  
 SELECTED STATUS BIT 04 TO TEST  
 TEST STORAGE AVAILABILITY  
 SELECTED STATUS BIT 01 TO D0

F BITS (08) (09) (10) (11) = ZERO  
 F=XX6 TO TEST STO AVAIL. XLTN  
 SELECTED STATUS BIT 04 TO D0

NOT (ILL. WRITE) TO LOAD XMTR  
 ILL. WRITE TO BIT 05 OF STATUS  
 CLEAR XLTN OR F REG BIT 05  
 CLEAR XLTN OR F REG BIT 01  
 MC + INT CLR + POWER ON CLR  
 NOT (CLEAR ILLEGAL WRITE EN.)

SELECTED STATUS BIT 05 TO D0

SET ILL. WR FF FROM MN CONT  
 INTERRUPT SYSTEM ENABLR  
 SELECTED STATUS BIT 00 TO TEST  
 CLEAR XLTN OR F REG BIT 04

NOT (INTERNAL CLR + MASTER CLR +  
 POWER ON MASTER CLR)  
 SELECTED STATUS BIT 00 TO D0

SET ILLEGAL WRITE F/F FROM RC  
 NOT (MASKED CLOCK INTERRUPT)  
 INPUT XLTN TO PRIORITY 4B  
 SELECTED STATUS BIT 05 TO TEST  
 NOT (MASKED S/M INTERRUPT)  
 NOT (CHL 7 MASKED INTERRUPT)  
 INPUT XLTN TO PRIORITY 4A  
 INPUT XLTN TO PRIORITY 4D  
 NOT (CHL 4 MASKED INTERRUPT)  
 NOT (CHL 5 MASKED INTERRUPT)  
 INPUT XLTN TO PRIORITY 4C  
 NOT (CHAN 0-3 INTERRUPT PRIO)  
 NOT (CHL 6 MASKED INTERRUPT)  
 NOT (CHAN 4-7 INTERRUPT PRIO)

2B0B7-AW  
 2B0B7-BU

NORMAL INTERRUPT CODE BIT 02  
 NOT (CHL 0 MASKED INTERRUPT)  
 NOT (CHL 1 MASKED INTERRUPT)  
 NORMAL INTERRUPT CODE USED

NOT (CHL 2 MASKED INTERRUPT)  
 NOT (CHL 3 MASKED INTERRUPT)  
 NORMAL INTERRUPT CODE BIT 01

2B0B8-BM


EXT LINE INTERRUPT PRIORITY  
 ARITHMETIC INTERRUPT PRIORITY

SET MANUAL INTERRUPT  
 NOT (FAN IN EVEN LINES CHL 0-3)  
 MANUAL INTERRUPT PRIORITY  
 MANUAL INTERRUPT  
 NOT (PRIORITY 3A + PRIORITY 3C)  
 NOT (FAN IN EVEN LINES CHL 4-7)  
 NOT (FAN IN ODD LINES CHL 4-7)  
 ASSOC PROCESSOR INTERRUPT  
 NOT (MISC INTERRUPT PRIORITY)  
 NOT (BLOCK LINE INTERRUPTS)  
 NOT (FAN IN ODD LINES CHL 4-7)

2B0B6-BU

EXT INTERRUPT - ASSOC PROC  
 EXT INTERRUPT FROM ASSOC PROC  
 NOT (MASKED BDP FAULT)  
 NOT (MASKED ARITH OVFL FAULT)  
 NORMAL INTERRUPT CODE BIT 00


NOT (MASKED EXPONENT FAULT)  
 NOT (MASKED DIVIDE FAULT)



DEVELOPMENT DIVISION	INTERRUPT PRIORITY	PRODUCT
	LOC:2B0A8 PART NO.185416 SER.000	C 60181000
	1 = GROUP 4 = FINAL	SIZE DRAWING NO.
		E
		SHEET PAGE
		6-109

295

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B0A8-T3	6-109		MISC. INTERRUPT PRIORITY
A3	2B0A9-P0	6-101		F BIT 08 TO STATUS TEST XLTN
B0	2B0A7-X0	6-117		MASKED BDP FAULT
B2	2R1B8-J2	6-111		(F BIT 09) (NOT F BIT 10)
B3	2R1B8-J3	6-111		MASKED EXPONENT FAULT
C0	2B0A7-W1	6-117		NOT F BIT 08 + 09 + 10 TO MN CONT
C2	2A1A06P05E-07			
	144A06J14E-07			
C3	2A1A06P05E-08	2-11		
	144A06J14E-08			
D0	180B8-C2	2-11		
D1	2B0A7-Q1	6-117		MASKED DIVIDE FAULT
D2	2B0A8-S3	6-109		ARITHMETIC INTERRUPT PRIORITY
D3	2A1A6-O3	6-49		
E0	2A1A6-O2	6-49		F BIT 10 TO STATUS COMPARE
E1	2B0A7-R0	6-117		MASKED ARITH OVERFLOW FAULT
E2	2A1A6-O1	6-49		MASKED CLOCK INTERRUPT
E3	2A1A6-O0	6-49		
F0	2B0A8-U0	6-109		F BIT 09 TO STATUS COMPARE
F1	2B0A7-T0	6-117		MANUAL INTERRUPT
F2	2A1A6-N2	6-49		MASKED SEARCH/MOVE INTERRUPT
F3	2A1A6-N3	6-49		
G0	2R0B1-Q3	6-97		F BIT 11 TO STATUS COMPARE
G1	2B0B3-Q3	6-93		CHL 4 MASKED INTERRUPT - C=106
G2	2A1A6-P0	6-49		CHL 4 MASKED INTERRUPT - C=104
H0	2A1A6-P1	6-49		F BIT 08 TO STATUS COMPARE
H1	2B0A8-N0	6-109		INPUT XLTN TO PRIORITY 4B
H2	2B0A8-O0	6-109		INPUT XLTN TO PRIORITY 4A
H3	2B0B7-S3	6-113		CHL 4 EVEN LINE INTERRUPT PRI.
I0	2B0A7-E2	6-113		CHL 4 ODD LINE INTERRUPT PRI.
I1	2B0A8-P0	6-109		INPUT XLTN TO PRIORITY 4C
I2	2B0B2-Q3	6-95		CHL 5 MASKED INTERRUPT - C=105
I3	2B0B7-B3	6-113		CHL 7 EVEN LINE INTERRUPT PRI.
J0	2B0A8-O1	6-109		INPUT XLTN TO PRIORITY 4D
J1	2B0B0-Q3	6-99		CHL 7 MASKED INTERRUPT - C=107
J2	2B0B6-H1	6-115		CHL 2 ODD LINE INTERRUPT PRI.
J3	2B0B6-F0	6-115		CHL 1 ODD LINE INTERRUPT PRI.
K0	2B0A3-Q3	6-85		CHL 0 MASKED INTERRUPT - C=100
K1	2B0A2-Q3	6-87		CHL 1 MASKED INTERRUPT - C=101
K2	2B0B6-E2	6-115		CHL 6 ODD LINE INTERRUPT PRI.
K3	2B0B6-L2	6-115		CHL 5 ODD LINE INTERRUPT PRI.
L0	2B0B6-X0	6-115	2B0B6-AZ	INT PRIO 2B TO EN FAN-IN
L1	2B0A1-Q3	6-89		CHL 2 MASKED INTERRUPT - C=102
L2	2B0B7-H1	6-113		CHL 2 EVEN LINE INTERRUPT PRI.
L3	2B0B6-S3	6-115		CHL 4 ODD LINE INTERRUPT PRI.
M0	2B0B6-W0	6-115	2B0B6-AY	INT PRIO 2A TO EN FAN-IN
M1	2B0A0-Q3	6-91		CHL 3 MASKED INTERRUPT - C=103
M2	2B0B7-C1	6-113		CHAN 0 EVEN LINE INT PRIO
M3	2B0B6-C1	6-115		CHAN 0 ODD LINE INT PRIO
N0	2B0B6-X3	6-115	2B0B6-RZ	INT PRIO 2C TO EN FAN-IN
N1	2B0A8-V0	6-109		ASSOC PROCESSOR INTERRUPT
N2	2B0B7-L2	6-113		CHL 5 EVEN LINE INTERRUPT PRI.
N3	2B0B7-F0	6-113		CHL 1 EVEN LINE INTERRUPT PRI.
O0	2B0B7-L3	6-113		LINE 4 FAN IN FOR CHL 0 THRU 7
O1	2B0B7-X2	6-113	2B0B7-8Y	INT PRIO 2D TO EN FAN-IN
O2	2B0A9-R1	6-101		F BIT 11 TO STATUS TEST XLTN
O3	2B0A8-S2	6-109	2B0B8-RH	EXT LINE INTERRUPT PRIORITY
P0	2B0B8-P1	5-77		NOT NORMAL INT CODE BIT 05
P1	2B2B8-P0	5-77		
P3	2B0B6-V3	6-115		INPUT TO INTERRUPT PRIORITY 3D
Q0	2B0B6-L3	6-115		LINE 5 FAN IN FOR CHL 0 THRU 7
Q3	2B0B6-B3	6-115		CHL 7 ODD LINE INTERRUPT PRI.
R0	2B0B7-H2	6-113		LINE 6 FAN IN FOR CHL 0 THRU 7
R1	2B0B6-H2	6-115		LINE 7 FAN IN FOR CHL 0 THRU 7
R2	2B0A9-U1	6-101		F BIT 09 TO STATUS TEST XLTN
R3	2B0B7-R0	6-113		CHL 3 EVEN LINE INTERRUPT PRI.
S0	2B0B6-X2	6-115	2B0B6-8Y	INT PRIO 2D TO EN FAN-IN
S1	2B0B7-X3	6-113	2B0B7-RZ	INT PRIO 2C TO EN FAN-IN
S3	2B0B6-R0	6-115		CHL 3 ODD LINE INTERRUPT PRI.
T0	2B0B7-H0	6-113		LINE 0 FAN IN FOR CHL 0 THRU 7
T1	2B0B7-W0	6-113	2B0B7-8Y	INT PRIO 2A TO EN FAN-IN
T3	2B0B6-W1	6-115		INPUT TO INTERRUPT PRIORITY 3C
U0	2B2B8-K0	5-77		
U1	2B2B8-K1	5-77		NORMAL INTERRUPT CODE BIT 06
U2	2B0A9-U0	6-101		F BIT 10 TO STATUS TEST XLTN
U3	2B0B7-V3	6-113		INPUT TO INTERRUPT PRIORITY 3B
V0	2B2B9-K0	5-75		
V1	2B2B9-K1	5-75		NOT NORMAL INT CODE BIT 04
V3	2B0A8-U1	6-109		NOT (PRIORITY 3A + PRIORITY 3C)
W0	2B0B7-X0	6-113	2B0B7-AZ	INT PRIO 2B TO EN FAN-IN
W1	2B0B7-H1	6-113		LINE 2 FAN IN FOR CHL 0 THRU 7
W2	2B2B8-O1	5-77		NORMAL INTERRUPT CODE BIT 03
W3	2B2B8-O0	5-77		
X0	2B0B6-H1	6-115		LINE 3 FAN IN FOR CHL 0 THRU 7
X1	2B0B6-H0	6-115		LINE 1 FAN IN FOR CHL 0 THRU 7
X2	2B0A8-W2	6-109		F BITS (08)(09)(10)(11)=ZERO
X3	2B0B7-W1	6-113		INPUT TO INTERRUPT PRIORITY 3A




LINE DECODE

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	280A3-G1	6- 85	28087-AA	CHL 0 LINE INTERRUPT 0 - C=000
A3	28080-K2	6- 99	28087-BA	CHL 7 LINE INTERRUPT 6 - C=067
B0	280A3-M0	6- 85	28087-AK	CHL 0 LINE INTERRUPT 2 - C=020
B3	28088-I3	6-111		CHL 7 EVEN LINE INTERRUPT PRI.
C0	280A3-F2	6- 85	28087-A0	CHL 0 LINE INTERRUPT 4 - C=040
C1	28088-M2	6-111		CHAN 0 EVEN LINE INT PRI0
C2	28080-F2	6- 99	28087-RH	CHL 7 LINE INTERRUPT 4 - C=047
C3	28080-M0	6- 99	28087-RO	CHL 7 LINE INTERRUPT 2 - C=027
D0	280A2-M0	6- 87	28087-AH	CHL 1 LINE INTERRUPT 2 - C=021
D1	280A3-K2	6- 85	28087-AS	CHL 0 LINE INTERRUPT 6 - C=060
D2	28081-K2	6- 97	28087-BC	CHL 6 LINE INTERRUPT 6 - C=066

D3 2R0R0-G1 6- 99 2B0B7-RR CHL 7 LINE INTERRUPT 0 - C=007  
E0 2R0A2-G1 6- 87 2B0B7-AB CHL 1 LINE INTERRUPT 0 - C=001  
E2 2R0R8-H3 6-111 CHL 6 EVEN LINE INTERRUPT PRI.  
E3 2R0B1-F2 6- 97 2B0B7-RG CHL 6 LINE INTERRUPT 4 - C=046  
F0 2R0R8-N3 6-111 CHL 1 EVEN LINE INTERRUPT PRI.  
F1 2R0A3-X2 6- 85 NOT(CHL 0 INTERRUPT MASK) COPY  
F2 2A1A06P04R-01 NOT CLOCK INT MASK TO DO  
1A4A06J10B-01  
1R0A1-Q2 2- 33  
F3 2A1A06P04R-02  
1A4A06J10R-02  
1R0A1-Q3 2- 33  
G0 2A1A06P02C-05 NOT CHAN 0 INT MASK TO DO  
1A4A06J06C-05  
1A0A0-V1 2- 63  
G1 2A1A06P02C-06  
1A4A06J06C-06  
1A0A0-V0 2- 63  
G3 2R0A7-S1 6-117 NOT (CLOCK MASK) TO COPY XMTR  
H0 2R0B8-T0 6-111 LINE 0 FAN IN FOR CHL 0 THRU 7  
H1 2R0B8-W1 6-111 LINE 2 FAN IN FOR CHL 0 THRU 7  
H2 2R0B8-R0 6-111 LINE 6 FAN IN FOR CHL 0 THRU 7  
H3 2R0A7-V0 6-117 NOT(FP/BDP MASK) TO COPY XMTR  
I0 2A1A06P02C-08  
1A4A06J06C-08  
1A0A0-X0 2- 63  
I1 2A1A06P02C-07 NOT CHAN 1 INT MASK TO DO  
1A4A06J06C-07  
1A0A0-X1 2- 63  
I2 2A1A06P04B-03 NOT FP/BDP INT MASK TO DO  
1A4A06J10B-03  
1R0A0-K3 2- 35  
I3 2A1A06P04B-04  
1A4A06J10B-04  
1R0A0-K2 2- 35  
J0 2R0A2-X2 6- 87 NOT(CHL 1 INTERRUPT MASK) COPY  
2R0A2-F2 6- 87 2B0B7-AP CHAN 1 LINE INT 4 + C=041  
J1 2R0B1-G1 6- 97 2B0B7-BW CHL 6 LINE INTERRUPT 0 - C=006  
J3 2R0A2-K2 6- 87 2B0B7-AV CHL 1 LINE INTERRUPT 6 - C=061  
K0 2R0B1-M0 6- 97 2B0B7-RN CHL 6 LINE INTERRUPT 2 - C=026  
K2 2R0B2-F2 6- 95 2B0B7-RJ CHL 5 LINE INTERRUPT 4 - C=045  
K3 2R0A1-G1 6- 89 2B0B7-AE CHL 2 LINE INTERRUPT 0 - C=002  
L0 2R0A1-M0 6- 89 2B0B7-AL CHL 2 LINE INTERRUPT 2 - C=022  
L1 2R0B8-N2 6-111 CHL 5 EVEN LINE INTERRUPT PRI.  
L2 2R0B8-O0 6-111 LINE 4 FAN IN FOR CHL 0 THRU 7  
L3 2R0A4-L1 6-103 SEL SET 0/1/4/5 INTERRUPT MASK  
M0 2R0B8-L2 6-111 CHL 2 EVEN LINE INTERRUPT PRI.  
M1 2R0B2-K2 6- 95 CHAN 5 LINE INT. C=065  
M2 2R0A8-M2 6-109 SET ILLEGAL WRITE F/F FROM BC  
M3 2R0A9-L3 6-101 SEL SET INTERRUPT MASK-FAN OUT  
N0 2R0A8-K2 6-109 SET ILL, WR FF FROM MN CONT  
N3 2R0B4-L1 6-105 SEL SET 2,3,6, AND 7 INT MASK  
O0 2R0A7-J0 6-117 SEL SET INTERNAL INT MASK  
O1 2A2A5-S1 5- 3  
O2 2A2A5-S0 5- 3  
O3 2R0A1-K2 6- 89 2B0B7-AR SET ILLEGAL WRITE STATUS FF  
P0 2R0A1-F2 6- 89 2B0B7-AN CHL 2 LINE INTERRUPT 6 - C=062  
P1 2R1A8-D2 6- 17 CHL 2 LINE INTERRUPT 4 - C=042  
P2 2R1A8-D3 6- 17  
P3 2R0A0-G1 6- 91 2B0B7-AD MAINT MODE RF ERROR TRT WRITE  
Q0 2R0B2-G1 6- 95 2B0B7-RS CHL 3 LINE INTERRUPT 0 - C=003  
Q1 2R0B2-M0 6- 95 2B0B7-RP CHL 5 LINE INTERRUPT 0 - C=005  
Q2 2R0B8-R3 6-111 2B0B7-R3 CHL 5 LINE INTERRUPT 2 - C=025  
R0 2R0B3-K2 6- 93 2B0B7-BF CHL 3 EVEN LINE INTERRUPT PRI.  
R1 2R0B3-F2 6- 93 2B0B7-RK CHL 4 LINE INTERRUPT 6 - C=064  
R2 2R0B3-X2 6- 93 2B0B7-RF CHL 4 LINE INTERRUPT 4 - C=044  
R3 2R0A0-M0 6- 91 2B0B7-AJ NOT(CHL 4 INTERRUPT MASK) COPY  
S0 2R0B8-H2 6-111 CHL 3 LINE INTERRUPT 2 - C=023  
S1 2R0B8-W2 6-111 CHL 4 EVEN LINE INTERRUPT PRI.  
S3 2A1A06P04A-04  
T0 1A4A06J10A-04  
1R0A2-J2 2- 31  
T1 2A1A06P04A-03 NOT CHAN 4 INT MASK TO DO  
1A4A06J10A-03  
1R0A2-J3 2- 31  
T2 2A1A06P04A-06  
1A4A06J10A-06  
1R0A2-Q3 2- 31  
T3 2A1A06P04A-05 NOT CHAN 5 INT MASK TO DO  
1A4A06J10A-05  
1R0A2-Q2 2- 31  
U0 2R0A0-F2 6- 91 2B0B7-AM CHL 3 LINE INTERRUPT 4 - C=043  
U1 2R0A8-T2 6-109 NOT(FAN IN EVEN LINES CHL 0-3)  
U2 2R0B2-X2 6- 95 NOT(CHL 5 INTERRUPT MASK) COPY  
U3 2R0A8-U2 6-109 NOT(FAN IN EVEN LINES CHL 4-7)  
V0 2R0A8-P1 6-109 2B0B7-AW NOT (CHAN 0=3 INTERRUPT PRI0)  
V1 2R0A0-K2 6- 91 2B0B7-AU CHL 3 LINE INTERRUPT 6 - C=063  
V2 2R0A8-P3 6-109 2B0B7-RU NOT (CHAN 4=7 INTERRUPT PRI0)  
V3 2R0B8-U3 6-111 INPUT TO INTERRUPT PRIORITY 3B  
W0 2R0B8-T1 6-111 INT PRI0 2A TO EN FAN-IN  
W1 2R0B8-X3 6-111 2B0B7-AY INPUT TO INTERRUPT PRIORITY 3A  
W2 2R0B3-G1 6- 93 2B0B7-BX CHL 4 LINE INTERRUPT 0 - C=004  
W3 2R0B3-M0 6- 93 2B0B7-RL CHL 4 LINE INTERRUPT 2 - C=024  
X0 2R0B8-W0 6-111 2B0B7-AZ INT PRI0 2R TO EN FAN-IN  
X2 2R0B8-O1 6-111 2B0B7-RY INT PRI0 2D TO EN FAN-IN  
X3 2R0B8-S1 6-111 2B0B7-RZ INT PRI0 2C TO EN FAN-IN

PAGE 6-113




<b>CONTROL DATA</b>		<b>PRODUCT</b>	
<b>DEVELOPMENT DIVISION</b>		<b>EVEN INTERRUPT FAN-IN</b>	
LOC:2B0B7	PART NO:183963	SER. 000	
DRAWING NO. <b>C 60181000</b>		REV. <b>A</b>	
SHEET		PAGE <b>6-113</b>	

299

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A3-10	6- 85	2B0B6-AA	CHL 0 LINE INTERRUPT 1 - C=010
A3	2R0B0-P2	6- 99	2B0B6-PA	CHL 7 LINE INTERRUPT 7 - C=077
B0	2B0A3-S0	6- 85	2B0B6-AK	CHL 0 LINE INTERRUPT 3 - C=030
B3	2B0B8-03	6-111		CHL 7 ODD LINE INTERRUPT PRI.
C0	2R0A3-G2	6- 85	2B0B6-A0	CHL 0 LINE INTERRUPT 5 - C=050
C1	2B0B8-M3	6-111		CHAN 0 ODD LINE INT PRI0
C2	2B0B8-G2	6- 99	2B0B6-BH	CHL 7 LINE INTERRUPT 5 - C=057
C3	2B0B0-S0	6- 99	2B0B6-BO	CHL 7 LINE INTERRUPT 3 - C=037
D0	2B0A2-S0	6- 87	2B0B6-AH	CHL 1 LINE INTERRUPT 3 - C=031
D1	2R0A3-P2	6- 85	2B0B6-AS	CHL 0 LINE INTERRUPT 7 - C=070
D2	2R0B1-P2	6- 97	2B0B6-BC	CHL 6 LINE INTERRUPT 7 - C=076

D3	2R0R0-10	6- 99	2B0B6-RR	CHL 7 LINE INTERRUPT 1 - C=017
E0	2B0A2-10	6- 87	2B0B6-AB	CHL 1 LINE INTERRUPT 1 - C=011
E2	2B0B6-K2	6-111		CHL 6 ODD LINE INTERRUPT PRI.
E3	2R0R1-G2	6- 97	2B0B6-RG	CHL 6 LINE INTERRUPT 5 - C=056
F0	2R0B8-J3	6-111		CHL 1 ODD LINE INTERRUPT PRI.
F1	2R0A1-X2	6- 89		NOT(CHL 2 INTERRUPT MASK) COPY
F2	2A1A06P04B-05			NOT ARITH INT MASK TO DO
	1A4A06J10B-05			
F3	2A1A06P04B-06	2- 35		
	1A4A06J10B-06			
	1B0A0-J3			
G0	2A1A06P02C-09			NOT CHAN 2 INT MASK TO DO
	1A4A06J06C-09			
	1A0A0-00	2- 63		
G1	2A1A06P02C-10			
	1A4A06J06C-10			
	1A0A0-Q1	2- 63		
G3	2R0A7-N0	6-117		NOT (ARITH MASK) TO COPY XMTR
H0	2R0B8-X1	6-111		LINE 1 FAN IN FOR CHL 0 THRU 7
H1	2R0B8-X0	6-111		LINE 3 FAN IN FOR CHL 0 THRU 7
H2	2R0B8-R1	6-111		LINE 7 FAN IN FOR CHL 0 THRU 7
H3	2R0A7-U1	6-117		NOT (SRCH + MOVE MASK) TO COPY XMTR
I0	2A1A06P04A-02			
	1A4A06J10A-02			
	1B0A2-K2	2- 31		NOT CHAN 3 INT MASK TO DO
I1	2A1A06P04A-01			
	1A4A06J10A-01			
	1B0A2-K3	2- 31		NOT SRCH + MOVE INT MASK TO DO
I2	2A1A06P04B-07			
	1A4A06J10B-07			
	1B0A0-Q2	2- 35		
I3	2A1A06P04B-08			
	1A4A06J10B-08			
	1B0A0-Q3	2- 35		
J0	2R0A0-X2	6- 91		NOT(CHL 3 INTERRUPT MASK) COPY
J1	2R0A2-G2	6- 87	2B0B6-AP	CHL 1 LINE INTERRUPT 5 - C=051
J3	2R0R1-10	6- 97	2B0B6-RW	CHL 6 LINE INTERRUPT 1 - C=016
K0	2R0A2-P2	6- 87	2B0B6-AV	CHL 1 LINE INTERRUPT 7 - C=071
K2	2R0B1-S0	6- 97	2B0B6-RN	CHL 6 LINE INTERRUPT 3 - C=036
K3	2R0B2-G2	6- 95	2B0B6-RJ	CHL 5 LINE INTERRUPT 5 - C=055
L0	2R0A1-10	6- 89	2B0B6-AE	CHL 2 LINE INTERRUPT 1 - C=012
L1	2R0A1-S0	6- 89	2B0B6-AL	CHL 2 LINE INTERRUPT 3 - C=032
L2	2R0B8-K3	6-111		CHL 5 ODD LINE INTERRUPT PRI.
L3	2R0B8-Q1	6-111		LINE 5 FAN IN FOR CHL 0 THRU 7
M0	2R0A4-N1	6-103		SEL CLR 0,1,4,5 OF INT MASK
M1	2R0B8-J2	6-111		CHL 2 ODD LINE INTERRUPT PRI.
M2	2R0B2-P2	6- 95	2B0B6-RD	CHL 5 LINE INTERRUPT 7 - C=075
M3	2R0A8-K3	6-109		INTERRUPT SYSTEM ENABLE
N0	2R0A9-W2	6-101		SEL CLR INTERRUPT MASK-FAN OUT
N3	2R0A7-K3	6-117	2B0A7-RO	MC + EXT CLR + POWER ON CLR
O0	2R0B4-W1	6-105		SEL CLR 2,3,6,7 OF INT MASK
O1	2R0A7-J1	6-117		SEL CLR INTERNAL INT MASK
O2	2R1B1-11	6- 9		
O3	2R1B1-10	6- 9		
P0	2R0A1-P2	6- 89	2B0B6-AR	EXT CLEAR I/O THRU CHAN
P1	2R0A1-G2	6- 89	2B0B6-AN	CHL 2 LINE INT 5 + C=072
P2	2R1B7-D0	6- 3		
P3	2R1B7-D1	6- 3		
Q0	2R0A0-10	6- 91	2B0B6-AD	INTERRUPTS ENABLED
Q2	2R0B2-10	6- 95	2B0B6-BS	CHL 5 LINE INTERRUPT 1 - C=015
Q3	2R0B2-S0	6- 95	2B0B6-RP	CHL 5 LINE INTERRUPT 3 - C=035
R0	2R0B8-S3	6-111		CHL 3 ODD LINE INTERRUPT PRI.
R2	2R0B3-P2	6- 93	2B0B6-RF	CHL 4 LINE INTERRUPT 7 - C=074
R3	2R0B3-G2	6- 93	2B0B6-BK	CHL 4 LINE INTERRUPT 5 - C=054
S0	2R0B1-X2	6- 97		NOT(CHL 6 INTERRUPT MASK) COPY
S1	2R0A0-S0	6- 91	2B0B6-AJ	CHL 3 LINE INTERRUPT 3 - C=033
S3	2R0B8-L3	6-111		CHL 4 ODD LINE INTERRUPT PRI.
T0	2A1A06P04A-08			
	1A4A06J10A-08			
	1B0A1-K2	2- 33		NOT CHAN 6 INT MASK TO DO
T1	2A1A06P04A-07			
	1A4A06J10A-07			
	1B0A1-K3	2- 33		
T2	2A1A06P04A-10			
	1A4A06J10A-10			
	1B0A1-J2	2- 33		
T3	2A1A06P04A-09			NOT CHAN 7 INT MASK TO DO
	1A4A06J10A-09			
U0	1R0A1-J3	2- 33		
U1	2R0A0-G2	6- 91	2B0B6-AH	CHL 3 LINE INTERRUPT 5 - C=053
U2	2R0A8-U3	6-109		NOT(FAN IN ODD LINES CHL 4-7)
U3	2R0B0-X2	6- 99		NOT(CHL 7 INTERRUPT MASK) COPY
V0	2R0A8-V3	6-109		NOT(FAN IN ODD LINES CHL 4-7)
V1	2R0A8-D3	6-109	2B0B6-AW	NOT(ARITH INTERRUPT PRIORITY)
V2	2R0A0-P2	6- 91	2B0B6-AU	CHL 3 LINE INTERRUPT 7 - C=073
V3	2R0A8-V1	6-109	2B0B6-RU	NOT(MISC INTERRUPT PRIORITY)
W0	2R0B8-M0	6-111	2B0B6-AY	INPUT TO INTERRUPT PRIORITY 3D
W1	2R0B8-T3	6-111		INT PRIO 2A TO EN FAN-IN
W2	2R0B3-10	6- 93	2B0B6-RX	CHL 4 LINE INTERRUPT 1 - C=014
W3	2R0B3-S0	6- 93	2B0B6-RL	CHL 4 LINE INTERRUPT 3 - C=034
X0	2R0B8-L0	6-111	2B0B6-AZ	INT PRIO 2B TO EN FAN-IN
X2	2R0B8-S0	6-111	2B0B6-PY	INT PRIO 2D TO EN FAN-IN
X3	2R0B8-N0	6-111	2B0B6-RZ	INT PRIO 2C TO EN FAN-IN



CON - DATA		PRODUCT	
DEVELOPMENT DIVISION		ODD INTERRUPT FAN-IN	
LOC: 2B0B6	PART NO: 183983	SER: 001	REV: A
DRAWING NO. C 60181000		PAGE 6-115	


301



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2R0A6-11	6-121	2B0A7-AA	SELECTED STATUS BIT 08 TO TEST
A3	2R0A5-11	6-123	2B0A7-RA	SELECTED STATUS BIT 11 TO TEST
B0	2A1A06P02R-08 1A4A06J06R-08 1A0A4-01	2- 59		
B1	2A1A06P02H-07 1A4A06J06R-07 1A0A4-00	2- 59		SELECTED STATUS BIT 08 TO DO
B2	2A1A06P02C-02 1A4A06J06C-02 1A0A2-X0	2- 61		
B3	2A1A06P02C-01 1A4A06J06C-01 1A0A2-X1	2- 61		SELECTED STATUS BIT 10 TO DO
C0	2R2R2-S1	5- 89		RDP FAULT INDICATOR
C1	2R2R2-S0	5- 89		
C2	2R2R2-N0	5- 89		
C3	2R2R2-N1	5- 89		ARITH OVFL INDICATOR
D0	2R2R2-T0	5- 89		
D1	2R2R2-T1	5- 89		EXPONENT OVERFLOW IND DRIVER
D2	2R0A9-V3	6-101		CLEAR INTERNAL FAULTS SENSED
D3	2R0A9-P1	6-101	2B0A7-RD	NOT(CLEAR S/M INTERRUPT)
E0	2A1A06P02R-10 1A4A06J06R-10 1A0A2-V0	2- 61		
E1	2A1A06P02R-09 1A4A06J06R-09 1A0A2-V1	2- 61		SELECTED STATUS BIT 09 TO DO
E2	2A1A06P02C-04 1A4A06J06C-04 1A0A2-Q1	2- 61		
E3	2A1A06P02C-03 1A4A06J06C-03 1A0A2-Q0	2- 61		SELECTED STATUS BIT 11 TO DO
F0	2R0A9-Q1	6-101		CLEAR XLTN OR F REG BIT 08
F1	2R0A5-N0	6-123	2B0A7-AD	SELECTED STATUS BIT 09 TO TEST
F2	2R2R2-M0	5- 89		
F3	2R2R2-M1	5- 89		DIVIDE FAULT INDICATOR DRIVER
G0	2R0A9-Q0	6-101		CLEAR XLTN OR F REG BIT 09
G1	2R0A8-B1	6-109		F REG BITS (00)(01)(04)(05)=0
G2	2R1A6-03	6- 13		SET S/M INTERRUPT ON COMPL
G3	2R1A6-02	6- 13		
H0	2A1A06P06A-04 1A4A06J18A-04 1C1B9-H1	3- 19		
H1	2A1A06P06A-03 1A4A06J18A-03 1C1B9-H0	3- 19		SET OVERFLOW FF
H2	2A1A06P06A-01			SET DIVIDE FAULT FF


*other bit on 6-105*

H3	1A4A06J18A-01 1C1B8-E1 2A1A06P06A-02 1A4A06J18A-02	3- 17 6- 57 6- 57 6-101	2B0A7-RF 2B0A7-RK	SET CLOCK INTERRUPT F/F NOT(SEL INTERNAL STAT FAN-IN)
10	1C1B8-E0 2A1B4-F3	3- 17 6- 57		
11	2A1B4-F2	6- 57		
12	2R0A9-L1	6-101		
13	2R0A6-N0 2R0B7-01	6-121 6-113		
J0	2R0R6-01	6-115		
J1	2R0R4-S0 2R0A9-D0	6-105 6-101	2B0A7-PL	SEL CLR INTERNAL INT MASK CLEAR XLTN OR F REG BIT 03 NOT(SEL INTERRUPT FAN IN)
J2	2A1A06J06D-02 1A4A06P01D-02	4- 21		
K0	1A2A8-E1 2A1A06J06D-01 1A4A06P01D-01	4- 21 6-103		(BCD FAULT)(RDP COMPLETE)(H03)
K1	1A2A8-E0 2B0A4-P3	4- 21 6-103		CLR XLTN TO CHAN 011,4,5 FANOUT MC + EXT CLR + POWER ON CLR
K2	2R0R6-N3 2A1A06J06D-04 1A4A06P01D-04	6-115	2B0A7-R0	
K3	1R1B4-V1 2A1A06J06D-03 1A4A06P01D-03	3-115		SET EXPONENT FAULT
L0	1R1B4-V0 2R0R4-P3	3-115 6-105		CLR XLTN TO CHAN 2,3,6, AND 7 FANOUT
L1	2R0A8-B0 2R0A9-K2	6-109 6-101	2B0A7-AK 2B0A7-AJ	CLR XLTN TO OR WITH F 01,04,05 SET BCD FAULT
L2	2R0A9-H0 2R0B4-10	6-101 6-105		SET EXPONENT OVERFLOW FAULT CLEAR XLTN OR F REG BIT 02
L3	2R0R4-X3 2R0R6-G3	6-105 6-115		CLEAR XLTN OR F REG BIT 07 NOT (ARITH MASK) TO COPY XHTR FO(BITS 00-07) EQUAL ZERO
M0	2R0A8-F3 2R0A9-T3	6-109 6-101		SEL STATUS=F BIT 02+03+06+07 CLEAR XLTN OR F REG BIT 06
M1	2R0B4-A3	6-105		MASKED ARITH OVERFLOW FAULT CLEAR XLTN OR F REG BIT 10
M2	2R0B8-E0 2R0A9-S0	6-111 6-101		F BIT 03 TO STATUS COMPARE
M3	2A1B5-L2 2A1B5-L3	6- 45 6- 45		CLEAR INTERNAL INTERRUPT/FAULT NOT (MASKED ARITH OVFL FAULT) F BIT 07 TO STATUS COMPARE
N0	2R0A8-W3 2A1A5-N3	6-109 6- 47		
N1	2A1A5-N2	6- 47		NOT(MASKED DIVIDE FAULT) MASKED DIVIDE FAULT F BIT 06 TO STATUS COMPARE
N2	2R0A8-X3 2R0B8-D0	6-109 6-111		
N3	2A1A5-O2 2A1A5-O3	6- 47 6- 47		
O0	2R0B8-E1 2R0A9-R0	6-111 6-101		MASKED CLOCK INTERRUPT CLEAR XLTN OR F REG BIT 11 F BIT 02 TO STATUS COMPARE
O1	2A1B5-G3	6- 45		
O2	2A1B5-G2	6- 45		
O3	2R0A8-M3	6-109		NOT(MASKED CLOCK INTERRUPT) NOT (CLOCK MASK) TO COPY XHTR SELECTED STATUS BIT 07 TO DO
R0	2R0R7-03	6-113		
R1	2A1A06P02B-05 1A4A06J06B-05	2- 59		
R2	1A0A4-X1 2A1A06P02B-06 1A4A06J06B-06	2- 59		
R3	1A0A4-X0	2- 59		
S0	2R0B8-F1 2R0A9-M0	6-111 6-101	2B0A7-RR 2B0A7-RQ	MASKED SEARCH/MOVE INTERRUPT FO(BITS 00-07)NOT EQUAL ZERO SELECTED STATUS BIT 02 TO TEST SELECTED STATUS BIT 07 TO TEST NOT(MASKED S/M INTERRUPT) NOT (SRCH + MOVE MASK) TO COPY XHTR
S1	2R0A6-H3 2R0A5-N0	6-121 6-123		
S2	2R0A8-N2 2R0B6-H3	6-109 6-115		
S3	2A1A06P02A-05 1A4A06J06A-05	2- 55		
T0	1A0A8-Q0	2- 55		
T1	2A1A06P02A-06 1A4A06J06A-06	2- 55		
T2	1A0A8-Q1 2R0B7-H3	2- 55 6-113		NOT(FP/BDP MASK) TO COPY XHTR SEL STATUS=F BIT 08+09+10+11 SELECTED STATUS BIT 06 TO DO
T3	2R0A9-T2	6-101		
U0	2A1A06P02R-03 1A4A06J06B-03	2- 59		
U1	1A0A4-V1 2A1A06P02R-04 1A4A06J06B-04	2- 59		
U2	1A0A4-V0	2- 59		
U3	2R0A8-X2 2R0B8-C0	6-109 6-111	2B0A7-RY 2B0A7-RT	NOT(MASKED EXPONENT FAULT) MASKED EXPONENT FAULT SELECTED STATUS BIT 03 TO TEST SELECTED STATUS BIT 06 TO TEST MASKED BDP FAULT NOT (MASKED RDP FAULT) SELECTED STATUS BIT 03 TO DO
V0	2R0A5-H3	6-123		
V1	2R0A6-U0	6-121		
V2	2R0R8-B0 2R0A8-W2	6-111 6-109		
V3	2A1A06P02A-07 1A4A06J06A-07	2- 57		
X0	1A0A6-V1	2- 57		
X1	2A1A06P02A-08 1A4A06J06A-08	2- 57		
X2	1A0A6-V0	2- 57		



CONTROL DATA DEVELOPMENT DIVISION	INTERNAL FAULTS AND INTERRUPT MASK REG BITS 08-11	PRODUCT
	LOC: 2B0A7 PART NO. 184659 SER. 000	SIZE: DRAWING NO. <b>C160181000</b>
		REV. <b>A</b>
		SHEET <b>6-117</b>

303




KEY:  
 (4) NUMBER OF BITS

<b>CONTROL DATA</b>		TITLE		PRODUCT	
DEVELOPMENT DIVISION		BLOCK DIAGRAM STATUS CONTROL			
SIZE	DRAWING NO.	REV.			
C	60181000	L			
SHEET	PAGE 6-119				

305


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B0A1-K3	6-89		CHL 2 STATUS FAN IN BIT 06
A3	2B0A2-A0	6-87		CHL 1 STATUS FAN IN BIT 00
B0	2B1B9-V3	6-27		
B1	2B1B9-V2	6-27		
B2	2B0AR-L0	6-109		CLEAR TYPEWRITER REPEAT FF
B3	2B0A0-A0	6-91		SELECTED STATUS BIT 00 TO TEST
C0	2B0A0-K3	6-91		CHL 3 STATUS FAN IN BIT 00
C1	2B0A9-S1	6-101		CHL 3 STATUS FAN IN BIT 06
C2	2B0A1-A0	6-89		ENABLE CLEAR TW REPEAT FF
C3	2B0A3-A0	6-85		CHL 2 STATUS FAN IN BIT 00
D0	2B0A2-K3	6-87		CHL 1 STATUS FAN IN BIT 00
D1	2B0A3-K3	6-85		CHL 1 STATUS FAN IN BIT 06
D2	2B1A5-I3	6-19		CHL 0 STATUS FAN IN BIT 06
D3	2B1A5-I2	6-19		
E0	2B0A6-R0	6-121		NOT CHAN 2 BUSY TO STATUS F1
E1	2B0A6-U2	6-121		CHL DESIGNATOR BIT 01 TO XLTOR
E2	2B1A5-R3	6-19		CHL DESIGNATOR BIT 00 TO XLTOR
E3	2B1A5-R2	6-19		NOT CHAN 0 BUSY TO STATUS F1
F0	2B0A0-K3	6-99		CHL 7 STATUS FAN IN BIT 06
F1	2B0A5-U2	6-123		CHL DESIGNATOR BIT 02 TO XLTOR
F3	2B0A2-A0	6-95		CHL 5 STATUS FAN IN BIT 00
G0	2B0B1-K3	6-97		CHL 6 STATUS FAN IN BIT 06
G1	2B0A3-W0	6-85	2B0A6-AA	CHL 0 EXTERNAL STATUS BIT 08
G2	2B0B0-A0	6-99		CHL 7 STATUS FAN IN BIT 00
G3	2B0B1-A0	6-97		CHL 6 STATUS FAN IN BIT 00
H0	2B0B2-K3	6-95		CHL 5 STATUS FAN IN BIT 06
H1	2B0B3-K3	6-93		CHL 4 STATUS FAN IN BIT 06
H2	2B0B3-A0	6-93		CHL 4 STATUS FAN IN BIT 00
H3	2B0A7-T2	6-117		SELECTED STATUS BIT 02 TO TEST
I0	2B0B3-W0	6-93	2B0A6-AD	CHL 4 EXTERNAL STATUS BIT 08
I1	2B0A7-A0	6-117	2B0A7-AA	SELECTED STATUS BIT 08 TO TEST
I2	2B0A1-M1	6-89		CHL 2 STATUS FAN IN BIT 02
I3	2B0B1-M1	6-97		CHL 6 STATUS FAN IN BIT 02
J0	2B0A1-W0	6-89	2B0A6-AE	CHL 2 EXTERNAL STATUS BIT 08
J1	2B0A9-A0	6-101		SELECT PAUSE FAN IN EVEN STAT.
J3	2B0A3-M1	6-91		CHL 3 STATUS FAN IN BIT 02
K0	2B0A2-W0	6-87	2B0A6-AF	CHL 1 EXTERNAL STATUS BIT 08
K1	2B0A0-W0	6-91	2B0A6-BY	CHL 3 EXTERNAL STATUS BIT 08
K2	2B0A2-M1	6-87		CHL 1 STATUS FAN IN BIT 02
K3	2B0A3-M1	6-85		CHL 0 STATUS FAN IN BIT 02
L0	2B0B0-W0	6-99	2B0A6-AH	CHL 7 EXTERNAL STATUS BIT 08
L1	2B0B1-W0	6-97	2B0A6-AG	CHL 6 EXTERNAL STATUS BIT 08
L2	2B0B0-M1	6-99		CHL 7 STATUS FAN IN BIT 02
L3	2B0B2-M1	6-95		CHL 5 STATUS FAN IN BIT 02
M0	2B0A3-X3	6-85	2B0A6-BX	CHL 0 EXTERNAL STATUS BIT 10
M1	2B0B2-W0	6-95	2B0A6-AJ	CHL 5 EXTERNAL STATUS BIT 08
M2	2B0B3-M1	6-93		CHL 4 STATUS FAN IN BIT 02
M3	2B0A8-G1	6-109		SELECTED STATUS BIT 04 TO TEST
N0	2B0A7-I3	6-117	2B0A7-BK	SELECTED STATUS BIT 16 TO TEST
N1	2B0B3-X3	6-93	2B0A6-N1	CHL 4 EXTERNAL STATUS BIT 10
N3	2B0B1-A3	6-97		CHL 6 STATUS FAN IN BIT 04
O0	2B0A7-W3	6-117	2B0A7-BT	SELECTED STATUS BIT 06 TO TEST
O1	2B0A1-X3	6-89	2B0A6-AT	CHL 2 EXTERNAL STATUS BIT 10
O2	2B0B0-A3	6-99		CHL 7 STATUS FAN IN BIT 04
O3	2B0A1-A3	6-89		CHL 2 STATUS FAN IN BIT 04
P0	2B1A7-G1	6-1		NOT TW REPEAT TO STATUS F1
P1	2B1A7-G0	6-1		
P2	2B0A0-A3	6-91		CHL 3 STATUS FAN IN BIT 04
P3	2B0A2-A3	6-87		CHL 1 STATUS FAN IN BIT 04
Q0	2B1B9-G3	6-27		NOT TW BUSY TO STATUS F1
Q1	2B1B9-G2	6-27		
Q3	2B0A3-A3	6-85		CHL 0 STATUS FAN IN BIT 04
R0	2B0A6-E0	6-121		CHL DESIGNATOR BIT 01 TO XLTOR
R3	2B0B3-A3	6-93		CHL 4 STATUS FAN IN BIT 04
S0	2B0A5-E0	6-123		CHL DESIGNATOR BIT 01 TO XLTOR
T0	2B0A2-X3	6-87	2B0A6-AX	CHL 1 EXTERNAL STATUS BIT 10
T3	2B0B2-A3	6-95		CHL 5 STATUS FAN IN BIT 04
U0	2B0B0-X3	6-99	2B0A6-BU	CHL 7 EXTERNAL STATUS BIT 10
U1	2B0A0-X3	6-91	2B0A6-AV	CHL 3 EXTERNAL STATUS BIT 10
U2	2B0A6-E1	6-121		CHL DESIGNATOR BIT 00 TO XLTOR
U3	2B0A5-E1	6-123		CHL DESIGNATOR BIT 00 TO XLTOR
V0	2B0B2-X3	6-95	2B0A6-BS	CHL 5 EXTERNAL STATUS BIT 10
V1	2B0B1-X3	6-97	2B0A6-BZ	CHL 6 EXTERNAL STATUS BIT 10
V2	2B1B5-B2	6-21		
V3	2B1B5-B3	6-21		NOT CHL 4 BUSY TO STAT FAN-IN
W0	2B1B5-I2	6-21		NOT CHL 6 BUSY TO STAT FAN-IN
W1	2B1B5-I3	6-21		
X0	2A1B8-E3	6-53		
X1	2A1B8-E2	6-53		NOT CHAN SEL BIT 01 ON 7X
X2	2A1B8-C3	6-53		NOT CHAN SEL BIT 00 ON 7X
X3	2A1B8-C2	6-53		



<b>CONTROL DATA</b>		<b>EVEN STATUS FAN-IN</b>		PRODUCT	
DEVELOPMENT DIVISION		LOC:2B0A6 PART NO.183987		SIZE DRAWING NO. C 60181000	
PAGE 6-121		SER:000		REV. E	
				SHEET PAGE 6-121	

307

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2B0A1-P3	6-89		CHL 2 STATUS FAN IN BIT 07
A1	2B0A2-G0	6-87		CHL 1 STATUS FAN IN BIT 01
B0	2B1B9-U3	6-27		
B1	2B1B9-U2	6-27		CLEAR TYPEWRITER FINISH FF
B2	2B0A8-G0	6-109		SELECTED STATUS BIT 01 TO TEST
B3	2B0A1-G0	6-91		CHL 3 STATUS FAN IN BIT 01
C0	2B0A0-P3	6-91		CHL 3 STATUS FAN IN BIT 07
C1	2B0A9-T0	6-101		ENABLE CLEAR TW FINISH FF
C2	2B0A1-G0	6-89		CHL 2 STATUS FAN IN BIT 01
C3	2B0A3-G0	6-85		CHL 0 STATUS FAN IN BIT 01
D0	2B0A2-P3	6-87		CHL 1 STATUS FAN IN BIT 07
D1	2B0A3-P3	6-85		CHL 0 STATUS FAN IN BIT 07
D2	2B1A5-H2	6-19		
D3	2B1A5-H3	6-19		NOT CHAN 3 BUSY TO STATUS FI
E0	2B0A6-S0	6-121		CHL DESIGNATOR BIT 01 TO XLTOR
E1	2B0A6-U3	6-121		CHL DESIGNATOR BIT 00 TO XLTOR
E2	2B1A5-C2	6-19		NOT CHAN 1 BUSY TO STATUS FI
E3	2B1A5-C3	6-19		
F0	2B0A0-P3	6-99		
F1	2B0A5-U3	6-123		CHL 7 STATUS FAN IN BIT 07
F3	2B0A2-G0	6-95		CHL DESIGNATOR BIT 02 TO XLTOR
G0	2B0A1-P3	6-97		CHL 5 STATUS FAN IN BIT 01
G1	2B0A3-V3	6-85	2B0A5-AA	CHL 0 EXTERNAL STATUS BIT 11
G2	2B0A0-G0	6-99		CHL 7 STATUS FAN IN BIT 01
G3	2B0A1-G0	6-97		CHL 6 STATUS FAN IN BIT 01
H0	2B0A2-P3	6-95		CHL 5 STATUS FAN IN BIT 07
H1	2B0A3-P3	6-93		CHL 4 STATUS FAN IN BIT 07
H2	2B0A3-G0	6-93		CHL 4 STATUS FAN IN BIT 01
H3	2B0A7-W2	6-117	2B0A7-BY	SELECTED STATUS BIT 03 TO TEST
I0	2B0A3-V3	6-93	2B0A5-AD	CHL 4 EXTERNAL STATUS BIT 11
I1	2B0A7-A3	6-117	2B0A7-BA	SELECTED STATUS BIT 11 TO TEST
I2	2B0A1-S1	6-89		CHL 2 STATUS FAN IN BIT 03
I3	2B0A1-S1	6-97		CHL 6 STATUS FAN IN BIT 03
J0	2B0A1-V3	6-89	2B0A5-AE	CHL 2 EXTERNAL STATUS BIT 11
J1	2B0A9-R1	6-101		SELECT PAUSE FAN IN ODD STATUS
J3	2B0A6-S1	6-91		CHL 3 STATUS FAN IN BIT 03
K0	2B0A2-V3	6-87	2B0A5-AF	CHL 1 EXTERNAL STATUS BIT 11
K1	2B0A0-V3	6-91	2B0A5-BY	CHL 3 EXTERNAL STATUS BIT 11
K2	2B0A2-S1	6-87		CHL 1 STATUS FAN IN BIT 03
K3	2B0A3-S1	6-85		CHL 0 STATUS FAN IN BIT 03
L0	2B0A0-V3	6-99	2B0A5-AH	CHL 7 EXTERNAL STATUS BIT 11
L1	2B0A1-V3	6-97	2B0A5-AG	CHL 6 EXTERNAL STATUS BIT 11
L2	2B0A0-S1	6-99		CHL 7 STATUS FAN IN BIT 03
L3	2B0A2-S1	6-95	2B0A5-BX	CHL 5 STATUS FAN IN BIT 03
M0	2B0A3-V2	6-85	2B0A5-AJ	CHL 0 EXTERNAL STATUS BIT 09
M1	2B0A2-V3	6-95	2B0A5-AK	CHL 5 EXTERNAL STATUS BIT 11
M2	2B0A3-S1	6-93		CHL 4 STATUS FAN IN BIT 03
M3	2B0A0-N1	6-109		SELECTED STATUS BIT 05 TO TEST
N0	2B0A7-F1	6-117	2B0A7-AD	SELECTED STATUS BIT 09 TO TEST
N1	2B0A3-V2	6-93	2B0A5-AL	CHL 4 EXTERNAL STATUS BIT 09
N3	2B0A1-G3	6-97		CHAN 6 STATUS FAN-IN - BIT 05
U0	2B0A7-T3	6-117	2B0A7-BQ	SELECTED STATUS BIT 07 TO TEST
O1	2B0A1-V2	6-89	2B0A5-AT	CHL 2 EXTERNAL STATUS BIT 09
O2	2B0A3-G3	6-99		CHAN 7 STATUS FAN-IN - BIT 05
O3	2B0A1-G3	6-89		CHAN 2 STATUS FAN-IN - BIT 05
P0	2B1A0-Q0	6-5		NOT TW FINISH STATUS BIT 09
P1	2B1A0-Q1	6-5		
P2	2B0A1-G3	6-91		CHAN 3 STATUS FAN-IN - BIT 05
P3	2B0A2-G3	6-87		CHAN 1 STATUS FAN-IN - BIT 05
Q0	2B1A6-T1	6-13		S/M BFR BUSY TO STATUS FAN-IN
W1	2B1A6-T0	6-13		
W3	2B0A3-G3	6-85		CHAN 0 STAT FAN-IN - BIT 5
K0	2B0A4-H1	6-103		COMPUTER RUNNING TO FAN OUT
K3	2B0A3-G3	6-93		CHL 4 STATUS FAN IN BIT 05
S0	2B0A4-H1	6-105		COMPUTER RUNNING TO FAN OUT
S3	2B0A8-I3	6-109		ILL. WRITE TO BIT 05 OF STATUS
T0	2B0A2-V2	6-87	2B0A5-AX	CHL 1 EXTERNAL STATUS BIT 09
T2	2B0A9-R0	6-101		EN ILLEGAL WRITE TO STATUS 05
I3	2B0A2-G3	6-95		CHAN 5 STAT FAN-IN - BIT 05
U0	2B0A0-V2	6-99	2B0A5-BU	CHL 7 EXTERNAL STATUS BIT 09
U1	2B0A0-V2	6-91	2B0A5-AV	CHL 3 EXTERNAL STATUS BIT 09
U2	2B0A6-F1	6-121		CHL DESIGNATOR BIT 02 TO XLTOR
U3	2B0A5-F1	6-123		CHL DESIGNATOR BIT 02 TO XLTOR
V0	2B0A2-V2	6-95	2B0A5-BS	CHL 5 EXTERNAL STATUS BIT 09
V1	2B0A1-V2	6-97	2B0A5-BZ	CHL 6 EXTERNAL STATUS BIT 09
V2	2B1B5-C3	6-21		
V3	2B1B5-C2	6-21		NOT CHL 5 BUSY TO STAT FAN-IN
W0	2B1B5-H3	6-21		NOT CHL 7 BUSY TO STAT FAN-IN
W1	2B1B5-H2	6-21		
X0	2A1A06P06C-A6			
	1A4A06J1HC-A6			
	1C7B3-K4	2-49		
X1	2A1A06P06C-A5			NOT (GO FF) TO BC
	1A4A06J1HC-A5			
	1C7B3-K1	2-49		
X2	2A1B8-D3	6-53		NOT CHAN SEL BIT #2 ON 7X
X3	2A1B8-D2	6-53		




<b>CONTROL DATA</b>		<b>ODD STATUS FAN-IN</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		LOC:2B0A5 PART NO.183987		SER:001	
SIZE	DRAWING NO.	REV.		PAGE	
C	60181000	E		6-123	


309


PIB	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A7-T3	6-133		CHL 0 NOT(BUS TO 0) TO CONT A
A3	2A0B2-R1	6-131	2A0B2-AA	CHL 3 EN. INTERRUPT ON COMPL.
B0	2A0B7-R1	6-125	2A0B7-AA	CHL 0 EN. INTERRUPT ON COMPL.
B1	2A0A4-T0	6-157		CHAN 0 TEST OPR COMPL/PE
B3	2A0B5-D3	6-159		CHAN 0 - NOT (EXT REJECT ON CONN + FCN)
C0	2A0B9-G0	6-143	2A0B9-AF	CHL 0 FAN OUT BIT 17 D4 TO OU
C1	2A0B8-G0	6-147	2A0B8-AF	CHL 1 FAN OUT BIT 17 D4 TO OU
C2	2B0A3-N1	6- 85		CHAN 0 EXT REJ STAT TO FAN-IN
C3	2B0A3-N0	6- 85		
D0	2A0B2-C0	6-131		CHL 1 ACTIVATE CHL CONTROL A
D1	2A0A7-F1	6-133		CHL 0 CHANNBL ENABLE TO CONT A
D2	2B1A5-G2	6- 19		NOT CHAN 0 BUSY TO TEST/STATUS
D3	2B1A5-G3	6- 19		
E0	2B0A4-G0	6-103		






E1	2R0A4-G1	6-103	CHL 0 CLEAR CHL AND EXT EQUIP
E2	2A4A01J03E-03		CHL 0 EXTERNAL REJECT SIGNAL
E3	2A4A01J04E-03		
	2A4A01J03E-04		
	2A4A01J04E-04		
F0	2A0B0-G0	6-155	2A0B0-AF CHL 3 FAN OUT BIT 17 D4 TO OU
F1	2A0B1-G0	6-151	2A0B1-AF CHL 2 FAN OUT BIT 17 D4 TO OU
F2	2A4A01J03D-08		
	2A4A01J04D-08		
F3	2A4A01J03D-07		CHL 0 EXTERNAL SELECT SIGNAL
	2A4A01J04D-07		
G0	2B1A2-M3	6-39	
G1	2B1A2-M2	6-39	D4 BIT 17 TO CHAN 0-3 FANOUT
G2	2R0A3-N3	6-85	
G3	2R0A3-N2	6-85	CHL 0 PRESET STATUS TO FAN IN
H0	2A0B8-F3	6-147	2A0B8-RJ CHL 1 FAN OUT BIT 21 D4 TO OU
H1	2A0B9-F3	6-143	2A0B9-RJ CHL 0 FAN OUT BIT 21 D4 TO OU
H2	2B1A5-D2	6-19	
H3	2B1A5-D3	6-19	
I0	2A0B3-R1	6-129	2A0B3-AA CHL 2 EN, INTERRUPT ON COMPL.
I1	2A0B6-R1	6-127	2A0B6-AA CHL 1 EN, INTERRUPT ON COMPL.
I2	2A4A01J03D-05		CHL 0 EXTERNAL CONNECT SIGNAL
	2A4A01J04D-05		
I3	2A4A01J03D-06		
	2A4A01J04D-06		
J0	2A0A6-H1	6-135	CHL 1 ACTIVATE WRITE
J1	2A0A7-H1	6-133	CHL 0 ACTIVATE WRITE
J2	2B0A3-D2	6-85	
J3	2B0A3-D3	6-85	CHAN 0 NO RESPONSE STATUS TO FAN-IN
K0	2B0A4-K0	6-103	NOT CHAN 0 CLR CHAN ACTIVITY
K1	2B0A4-K1	6-103	
K3	2A0B3-B0	6-129	CHL 0 FAN OUT D4 FUNCTION XLTN
L0	2B1A4-X3	6-35	
L1	2B1A4-X2	6-35	D4 BIT 21 TO CHL 0-3 FAN OUT
L2	2B0A3-D0	6-85	
L3	2B0A3-D1	6-85	CHAN 0 PE STATUS = FAN-IN
M0	2A0B0-F3	6-155	2A0B0-RJ CHL 3 FAN OUT BIT 21 D4 TO OU
M1	2A0B1-F3	6-151	2A0B1-RJ CHL 2 FAN OUT BIT 21 D4 TO OU
M2	2A0A7-H3	6-133	CHL 0 EXTERNAL REPLY TO CONT A
M3	2A0A7-K0	6-133	CHL 0 INTERNAL PARITY ERROR
N0	2A0A2-H1	6-139	CHL 3 ACTIVATE WRITE
N1	2A0A3-H1	6-137	CHL 2 ACTIVATE WRITE
N2	2A4A01J03E-08		
	2A4A01J04E-08		
N3	2A4A01J03E-07		CHL 0 EXTERNAL PARITY ERROR
	2A4A01J04E-07		
00	2A4A01J03F-03		CHL 0 CLEAR TO EXTERNAL EQUIP
	2A4A01J04F-03		
01	2A4A01J03F-04		
	2A4A01J04F-04		
O2	2A0A7-L3	6-133	CHAN 0 ENABLE TERMINATION
O3	2A0A4-D3	6-157	CHAN 0 NOT(READ) TO CONTROL C
P0	2A0B6-J1	6-127	CHL 0 ACTIVATE READ
P1	2A0A7-Q3	6-133	CHL 0 ACTIVATE READ TO CONT C
P2	2A0A7-Q2	6-133	CHAN 0 NOT(OPERATION COMPL FF)
P3	2A0B5-T0	6-159	CHL 0 OPERATION COMPLETE
Q0	2A0A7-P3	6-133	CHL 0 NOT(WRITE) TO CONTROL C
Q1	2A0A7-B3	6-133	CHL 0 DELAYED EOR TO CONT A
Q2	2B0A4-F0	6-103	CHL 0 TERMINATE TO COMMON B
Q3	2B0A4-F1	6-103	
R0	2A0A7-G3	6-133	CHL 0 ENABLE DATA SIGNAL FF
R1	2A0B7-B0	6-125	2A0B7-AA CHL 0 EN, INTERRUPT ON COMPL.
R2	2A4A01J03C-08		
	2A4A01J04C-08		
R3	2A4A01J03C-07		CHL 0 EXTERNAL BUST SIGNAL
	2A4A01J04C-07		
S0	2A0A7-K3	6-133	CHL 0 END OF RECORD TO CONT A
S1	2A0B2-J1	6-131	CHL 0 EN WORD COUNT CONTROL
S2	2A0B9-G1	6-143	2A0B9-AE CHL 0 FAN OUT BIT 13 D4 TO OU
S3	2A0B8-G1	6-147	2A0B8-AE CHL 1 FAN OUT BIT 13 D4 TO OU
T0	2A4A01J03D-03		CHL 0 EXTERNAL WRITE SIGNAL
	2A4A01J04D-03		
T1	2A4A01J03D-04		
	2A4A01J04D-04		
T2	2R0A3-O2	6-85	
T3	2R0A3-O3	6-85	CHAN 0 INT TO STATUS FAN-IN
U0	2A0A7-F3	6-133	CHL 0 NOT(READ) TO CONTROL C
U1	2A0A7-E1	6-133	CHAN 0 NOT(END OF RECORD) + WORD COUNT CONTROL
U2	2A0A7-K1	6-133	CHL 0 TERMINATE OR CLEAR
U3	2A0A7-U0	6-133	CHL 0 ENABLE 0 REG. XMSN
V0	2B0A3-E0	6-85	NOT CHAN 0 READ STAT TO FAN-IN
V1	2B0A3-E1	6-85	
V2	2A0B1-G1	6-151	2A0B1-AE CHL 2 FAN OUT BIT 13 D4 TO OU
V3	2A0B0-G1	6-155	2A0B0-AE CHL 3 FAN OUT BIT 13 D4 TO OU
W0	2R0A3-O1	6-85	
W1	2R0A3-O0	6-85	NOT CHAN 0 WRITE STAT TO F1
W2	2R1B3-M3	6-31	
W3	2R1B3-M2	6-31	D4 BIT 13 TO CHL 0-3 FAN OUT
X0	2A4A01J03D-02		
	2A4A01J04D-02		
X1	2A4A01J03D-01		CHL 0 EXTERNAL READ SIGNAL
X2	2R0A4-B0	6-103	NOT CHAN 0 CLR CHAN INTERRUPT
X3	2R0A4-B1	6-103	






PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A6-T3	6-135		CHL 1 NOT(BUS TO 0) TO CONT A
A3	2A0A2-G1	6-139		CHL 3 ENABLE ASSY/DISSASSY
B0	2A0A7-G1	6-133		CHL 0 ENABLE ASSY/DISSASSY
B1	2A0A4-U1	6-157		CHAN 1 TEST OPR COMPL/PE
B3	2A0B9-E2	6-159		CHAN 1 NOT (EXT REJECT ON CONN * FCN)
C0	2A0B9-J3	6-143	2A0B9-BZ	CHL 0 FAN OUT BIT 18 D4 TO OU
C1	2A0B8-J3	6-147	2A0B8-BZ	CHL 1 FAN OUT BIT 18 D4 TO OU
C2	2B0A2-N1	6- 87		CHAN 1 EXT REJ STAT TO FAN-IN
C3	2B0A2-N0	6- 87		
D0	2A0B2-C1	6-131		CHL 1 ACTIVATE CHL CONTROL A
D1	2A0A6-F1	6-135		CHL 1 CHANNEL ENABLE TO CONT A
D2	2B1A5-F2	6- 19		NOT CHAN 1 BUSY TO TEST/STATUS
D3	2B1A5-F3	6- 19		
E0	2B0A4-O1	6-103		





E1	280A4-00	6-103	CHL 1 CLEAR CHL AND EXT EQUIP	
E2	244A02J03E-03		CHL 1 EXTERNAL REJECT SIGNAL	
E3	244A02J04E-03			
F0	2A0B0-J3	6-155	2A0B0-RZ	CHL 3 FAN OUT BIT 18 D4 TO OU
F1	2A0B1-J3	6-151	2A0B1-BZ	CHL 2 FAN OUT BIT 18 D4 TO OU
F2	244A02J03D-08			
F3	244A02J04D-08		CHL 1 EXTERNAL SELECT SIGNAL	
G0	281B4-X3	6- 29		
G1	281B4-X2	6- 29	D4 BIT 18 TO CHL 0=3 FAN OUT	
G2	280A2-N3	6- 87		
G3	280A2-N2	6- 87	CHL 1 PRESET STATUS TO FAN IN	
H0	2A0B8-F2	6-147	2A0B8-RO	CHL 1 FAN OUT BIT 22 D4 TO OU
H1	2A0B9-F2	6-143	2A0B9-RO	CHL 0 FAN OUT BIT 22 D4 TO OU
H2	281A5-E3	6- 19		
H3	281A5-E2	6- 19	EN CHAN 1 CONN + FCN CONT	
I0	2A0A3-G1	6-137		
I1	2A0A6-G1	6-135	CHL 2 ENABLE ASSY/DISSASY	
I2	244A02J03D-05		CHL 1 ENABLE ASSY/DISSASY	
I3	244A02J04D-05		CHL 1 EXTERNAL CONNECT SIGNAL	
J0	2A0B6-P0	6-127	CHL 1 ACTIVATE READ	
J1	2A0B7-P0	6-125	CHL 0 ACTIVATE READ	
J2	280A2-D2	6- 87		
J3	280A2-D3	6- 87	CHAN 1 NO RESPONSE STATUS TO FAN-IN	
K0	280A4-V0	6-103	CHL 1 FAN OUT D4 FUNCTION XLTN	
K1	280A4-V1	6-103		
K3	2A0B3-I1	6-129	D4 BIT 22 TO CHL 0=3 FAN OUT	
L0	281A3-X3	6- 37		
L1	281A3-X2	6- 37	CHAN 1 PE STATUS + FAN-IN	
L2	280A2-D0	6- 87	CHL 3 FAN OUT BIT 22 D4 TO OU	
L3	280A2-D1	6- 87	CHL 2 FAN OUT BIT 22 D4 TO OU	
M0	2A0B0-F2	6-155	2A0B0-RO	CHL 1 EXTERNAL REPLY TO CONT A
M1	2A0B1-F2	6-151	2A0B1-RO	CHL 1 INTERNAL PARITY ERROR
M2	2A0A6-H3	6-135		
M3	2A0A6-K0	6-135	CHL 3 ACTIVATE READ	
N0	2A0B2-P0	6-131		
N1	2A0B3-P0	6-129	CHL 2 ACTIVATE READ	
N2	244A02J03E-08			
N3	244A02J04E-08		CHL 1 EXTERNAL PARITY ERROR	
O0	244A02J03F-03		CHL 1 CLEAR TO EXTERNAL EQUIP	
O1	244A02J04F-03			
O2	2A0A6-L3	6-135	CHL 1 ENABLE TERMINATION	
O3	2A0A4-E2	6-157	CHL 1 NOT(RBPLY ON CONN/FUNC)	
P0	2A0B6-J0	6-127	CHL 1 ACTIVATE READ	
P1	2A0A6-Q3	6-135	CHL 1 ACTIVATE READ TO CONT C	
P2	2A0A6-Q2	6-135	CHL 1 NOT(OPERATION COMPL F/F)	
P3	2A0B5-U1	6-159	CHL 1 OPERATION COMPLETE	
Q0	2A0A6-P3	6-135	CHL 1 NOT(WRITE) TO CONTROL C	
Q1	2A0A6-B3	6-135	CHL 1 DELAYBD EOR TO CONT A	
Q2	280A4-R0	6-103	CHL 1 TERMINATE TO COMMON B	
Q3	280A4-R1	6-103		
R0	2A0A6-G3	6-135	CHL 1 ENABLE DATA SIGNAL FF	
R1	2A0B7-I1	6-125	2A0B6-AA	CHL 1 EN. INTERRUPT ON COMPL.
R2	244A02J03C-08			
R3	244A02J04C-08		CHL 1 EXTERNAL BUSY SIGNAL	
S0	2A0A6-K3	6-135	CHL 1 END OF RECORD TO CONT A	
S1	2A0B2-J0	6-131	CHL 1 EN WORD COUNT CONTROL	
S2	2A0B9-K0	6-143	2A0B9-AR	CHL 0 FAN OUT BIT 14 D4 TO OU
S3	2A0B8-K0	6-147	2A0B8-AR	CHL 1 FAN OUT BIT 14 D4 TO OU
T0	244A02J03D-03		CHL 1 EXTERNAL WRITE SIGNAL	
T1	244A02J04D-03			
T2	280A2-O2	6- 87		
T3	280A2-O3	6- 87	CHAN 1 INT TO STATUS FAN-IN	
U0	2A0A6-F3	6-135	CHL 1 NOT(READ) TO CONTROL C	
U1	2A0A6-E1	6-135	CHAN 1 NOT(BND OF RECORD) + WORD COUNT CONTROL	
U2	2A0A6-K1	6-135	CHL 1 TERMINATE OR CLEAR	
U3	2A0A6-U0	6-135	CHL 1 ENABLE 0 REG XMISSION	
V0	280A2-E0	6- 87	NOT CHAN 1 READ STATUS TO F1	
V1	280A2-E1	6- 87		
V2	2A0B1-K0	6-151	2A0B1-AR	CHL 2 FAN OUT BIT 14 D4 TO OU
V3	2A0B0-K0	6-155	2A0B0-AR	CHL 3 FAN OUT BIT 14 D4 TO OU
W0	280A2-O0	6- 87		
W1	280A2-O1	6- 87	NOT CHAN 1 WRITE STATUS TO F1	
W2	281B2-M3	6- 33		
W3	281B2-M2	6- 33	D4 BIT 14 TO CHAN 0=3 FANOUT	
X0	244A02J03D-02			
X1	244A02J04D-02		CHL 1 EXTERNAL READ SIGNAL	
X2	244A02J03D-01			
X3	244A02J04D-01		NOT CHAN 1 CLR CHAN INTERRUPT	
	280A4-U0	6-103		
	280A4-U1	6-103		




CONTROL DATA		CHANNEL 1 A CONTROL		PRODUCT
DEVELOPMENT DIVISION	LOC:2A0B6	PART NO. I85415	SER. 001	
DRAWING NO. <b>C 60181000</b>		REV. <b>A</b>		
PAGE <b>6-127</b>				


313

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A3-T3	6-137		CHL 2 NOT (BUS TO 0) TO CONT A
A3	2A0B2-K3	6-131		CHL 3 FAN OUT D4 FUNCTION XLTN
B0	2A0R7-K3	6-125		CHL 0 FAN OUT D4 FUNCTION XLTN
B1	2A0A4-U0	6-157		CHAN 2 TEST OPR COMPL/PE
B3	2A0R5-E3	6-159		CHAN 2 NOT (EXT REJECT ON CONN + FCN)
C0	2A0R9-H1	6-143	2A0B9-AG	CHL 0 FAN OUT BIT 15 D4 TO OU
C1	2A0B8-H1	6-147	2A0B8-AG	CHL 1 FAN OUT BIT 15 D4 TO OU
C2	2R0A1-N1	6- 89		CHAN 2 EXT REJ STAT TO FAN-IN
C3	2R0A1-N0	6- 89		
D0	2A0B2-F1	6-131		CHL 2 ACTIVATE CHL CONTROL A
D1	2A0A3-F1	6-137		CHL 2 CHANNEL ENABLE TO CONT A
D2	2R1A5-M3	6- 19		NOT CHAN 2 BUSY TO TEST/STATUS
D3	2R1A5-M2	6- 19		
E0	2R0R4-G0	6-105		





E1	2B0B4-G1	6-105	CHL 2 CLEAR CHL AND EXT EQUIP
E2	2A4A03J03E-03		CHL 2 EXTERNAL REJECT SIGNAL
E3	2A4A03J04E-03		
F0	2A0B0-H1	6-155	2A0B0-AG CHL 3 FAN OUT BIT 15 D4 TO OU
F1	2A0B1-H1	6-151	2A0B1-AG CHL 2 FAN OUT BIT 15 D4 TO OU
F2	2A4A03J03D-08		
F3	2A4A03J04D-08		CHL 2 EXTERNAL SELECT SIGNAL
G0	2B1A4-H3	6-35	D4 BIT 15 TO CHAN 0-3 FANOUT
G1	2B1A4-H2	6-35	
G2	2B0A1-N3	6-89	
G3	2B0A1-N2	6-89	CHL 2 PRESET STATUS TO FAN IN
H0	2A0B8-E3	6-147	2A0B8-RE CHL 1 FAN OUT BIT 19 D4 TO OU
H1	2A0B9-E3	6-143	2A0B9-RE CHL 0 FAN OUT BIT 19 D4 TO OU
H2	2B1A5-J2	6-19	EN CHAN 2 CONN + FCN CONTROL
H3	2B1A5-J3	6-19	
I0	2A0B3-K3	6-129	CHL 2 FAN OUT D4 FUNCTION XLTN
I1	2A0B6-K3	6-127	CHL 1 FAN OUT D4 FUNCTION XLTN
I2	2A4A03J03D-05		CHL 2 EXTERNAL CONNECT SIGNAL
I3	2A4A03J04D-05		
J0	2A0A6-G0	6-135	CHL 1 FORWARD ASSY/DISASSY
J1	2A0A7-G0	6-133	CHL 0 FORWARD ASSY/DISASSY
J2	2B0A1-D2	6-89	
J3	2B0A1-D3	6-89	CHAN 2 NO RESPONSE STATUS TO FAN-IN
K0	2B0B4-K0	6-105	NOT CHAN 2 CLR CHAN ACTIVITY
K1	2B0B4-K1	6-105	
K3	2A0B3-I0	6-129	CHL 2 FAN OUT D4 FUNCTION XLTN
L0	2B1B3-X3	6-31	D4 BIT 19 TO CHL 0-3 FAN OUT
L1	2B1B3-X2	6-31	
L2	2B0A1-D0	6-89	
L3	2B0A1-D1	6-89	CHAN 2 PE STATUS = FAN-IN
M0	2A0B0-E3	6-155	2A0B0-BE CHL 3 FAN OUT BIT 19 D4 TO OU
M1	2A0B1-E3	6-151	2A0B1-BE CHL 2 FAN OUT BIT 19 D4 TO OU
M2	2A0A3-H3	6-137	CHL 2 EXTERNAL REPLY TO CONT A
M3	2A0A3-K0	6-137	CHL 2 INTERNAL PARITY ERROR
N0	2A0A2-G0	6-139	CHL 3 FORWARD ASSY/DISASSY
N1	2A0A3-G0	6-137	CHL 2 FORWARD ASSY/DISASSY
N2	2A4A03J03E-08		
N3	2A4A03J04E-08		CHL 2 EXTERNAL PARITY ERROR
O0	2A4A03J03F-03		CHL 2 CLEAR TO EXTERNAL EQUIP
O1	2A4A03J04F-03		
O2	2A0A3-L3	6-137	CHL 2 ENABLE TERMINATION
O3	2A0A4-E3	6-157	CHL 2 NOT(REPLY ON CONN/FUNC)
P0	2A0B6-N1	6-127	CHL 2 ACTIVATE READ
P1	2A0A3-Q3	6-137	CHL 2 ACTIVATE READ TO CONT C
P2	2A0A3-Q2	6-137	CHL 2 NOT(OPERATION COMPL F/F)
P3	2A0B5-U0	6-159	CHL 2 OPERATION COMPLETE
Q0	2A0A3-P3	6-137	CHL 2 NOT(WRITE) TO CONTROL C
Q1	2A0A3-B3	6-137	CHL 2 DELAYED EOR TO CONT A
Q2	2B0B4-F0	6-105	CHL 2 TERMINATE TO COMMON B
Q3	2B0B4-F1	6-105	
R0	2A0A3-G3	6-137	CHL 2 ENABLE DATA SIGNAL FF
R1	2A0B7-I0	6-125	2A0B3-AA CHL 2 EN. INTERRUPT ON COMPL.
R2	2A4A03J03C-08		
R3	2A4A03J04C-08		CHL 2 EXTERNAL BUSY SIGNAL
S0	2A0A3-K3	6-137	CHL 2 END OF RECORD TO CONT A
S1	2A0B2-N1	6-131	CHL 2 EN WORD COUNT CONTROL
S2	2A0B9-E2	6-143	2A0B9-BH CHL 0 FAN OUT BIT 23 D4 TO OU
S3	2A0B8-E2	6-147	2A0B8-BH CHL 1 FAN OUT BIT 23 D4 TO OU
T0	2A4A03J03D-03		CHL 2 EXTERNAL WRITE SIGNAL
T1	2A4A03J04D-03		
T2	2B0A1-02	6-89	
T3	2B0A1-03	6-89	CHAN 2 INT TO STATUS = FAN-IN
U0	2A0A3-F3	6-137	CHL 2 NOT(READ) TO CONTROL C
U1	2A0A3-E1	6-137	CHAN 2 NOT(BND OF RECORD) + WORD COUNT CONTROL
U2	2A0A3-K1	6-137	CHL 2 TERMINATE OR CLEAR
U3	2A0A3-U0	6-137	CHL 2 ENABLE 0 REG XMISSION
V0	2B0A1-E0	6-89	NOT CHAN 2 READ STATUS TO FI
V1	2B0A1-E1	6-89	
V2	2A0B1-E2	6-151	2A0B1-BH CHL 2 FAN OUT BIT 23 D4 TO OU
V3	2A0B0-E2	6-155	2A0B0-BH CHL 3 FAN OUT BIT 23 D4 TO OU
W0	2B0A1-01	6-89	
W1	2B0A1-00	6-89	NOT CHAN 2 WRITE STATUS TO FI
W2	2B1A2-X3	6-39	
W3	2B1A2-X2	6-39	D4 BIT 23 TO CHL 0-3 FAN OUT
X0	2A4A03J03D-02		
X1	2A4A03J04D-02		CHL 2 EXTERNAL READ SIGNAL
X2	2B0B4-B0	6-105	
X3	2B0B4-B1	6-105	NOT CHAN 2 CLR CHAN INTERRUPT



DEVELOPMENT DIVISION	CHANNEL 2 A CONTROL		PRODUCT
	LOC: 2A0B3 PART NO. 185415 SER. 002		SIZE DRAWING NO. C 60181000
			REV. A
			PAGE 6-129


315

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A2-T3	6-139		CHL 3 NOT(BUS TO 0) TO CONT A
A3	2A0A2-N1	6-139		CHL 3 ACTIVATE CHL CONTROL C
B0	2A0A7-N1	6-133		CHL 0 ACTIVATE CHL CONTROL C
B1	2A0A4-T1	6-157		CHAN 3 TEST OPR COMPL/PE
B3	2A0B5-G2	6-159		CHAN 3 NOT(EXT REJECT ON CONN * FCN
C0	2A0B7-D0	6-125		CHL 0 ACTIVATE CHL CONTROL A
C1	2A0B6-D0	6-127		CHL 1 ACTIVATE CHL CONTROL A
C2	2B0A0-N1	6- 91		CHAN 3 EXT REJ STAT TO FAN-IN
C3	2B0A0-N0	6- 91		
D0	2A0B2-F0	6-131		CHL 3 ACTIVATE CHL CONTROL A
D1	2A0A2-F1	6-139		CHL 3 CHANNEL ENABLE TO CONT A
D2	2B1A5-L2	6- 19		NOT CHAN 3 BUSY TO TEST/STATUS
D3	2B1A5-L3	6- 19		
E0	2B0B4-01	6-105		



C3EPE  
C3EXPE  
M CRG BOARD  
1072  
2A0B0  
Page 6-155

N25  
NA




12 1.5  
0 = .95

2-316A

CHANNEL  
PARITY  
ERROR  
SAMP  
10/12

E1 2B7B4-06 6-105  
 E2 2A4A04J03E-03  
 E3 2A4A04J04E-03  
 F0 2A4A04J03E-04  
 F1 2A7B2-0n 6-131  
 F2 2A7B3-0n 6-129  
 G0 2A4A04J03D-08  
 G1 2A4A04J04D-08  
 G2 2A4A04J03D-07  
 G3 2A4A04J04D-07  
 H0 2B1A6-S1 6-13  
 H1 2B1A6-S0 6-13  
 H2 2B7A0-N3 6-91  
 H3 2B7A0-N2 6-91  
 I0 2A7B8-13 6-147  
 I1 2A7B9-13 6-143  
 I2 2B1A5-K3 6-19  
 I3 2B1A5-K2 6-19  
 J0 2A7A3-N1 6-137  
 J1 2A7A6-N1 6-135  
 J2 2A4A04J03D-05  
 J3 2A4A04J04D-05  
 K0 2A4A04J03D-06  
 K1 2A4A04J04D-06  
 L0 2A0B6-S1 6-127  
 L1 2A7B7-S1 6-125  
 L2 2B7A0-D2 6-91  
 L3 2B7A0-D3 6-91  
 M0 2B7B4-V0 6-105  
 M1 2B7B4-V1 6-105  
 M2 2A7B3-A3 6-129  
 M3 2B1B2-X3 6-33  
 N0 2B1B2-X2 6-33  
 N1 2B7A1-D0 6-91  
 N2 2A0B1-I3 6-155  
 N3 2A0B1-I2 6-155  
 O0 2A7A1-I3 6-151  
 O1 2A7A2-H3 6-139  
 O2 2A7A2-K0 6-139  
 O3 2A7B2-S1 6-131  
 O4 2A7B3-S1 6-129  
 P0 2A4A04J03E-08  
 P1 2A4A04J04E-08  
 P2 2A4A04J03E-07  
 P3 2A4A04J04E-07  
 Q0 2A4A04J03F-03  
 Q1 2A4A04J04F-03  
 Q2 2A4A04J03F-04  
 Q3 2A4A04J04F-04  
 R0 2A7A2-L3 6-139  
 R1 2A7A4-G2 6-157  
 R2 2A7B6-N0 6-127  
 R3 2A7A2-Q3 6-139  
 S0 2A7A2-Q2 6-139  
 S1 2A7B5-T1 6-159  
 S2 2A7A2-P3 6-139  
 S3 2A7A2-R3 6-139  
 T0 2B7B4-R0 6-105  
 T1 2B7B4-R1 6-105  
 T2 2A7A2-G3 6-139  
 T3 2A7B7-A3 6-125  
 U0 2A4A04J03C-08  
 U1 2A4A04J04C-08  
 U2 2A4A04J03C-07  
 U3 2A4A04J04C-07  
 V0 2A7A2-K3 6-139  
 V1 2A7B2-N0 6-131  
 V2 2A7B9-R0 6-143  
 V3 2A7B8-R0 6-147  
 W0 2A4A04J03D-03  
 W1 2A4A04J04D-03  
 W2 2A4A04J03D-04  
 W3 2A4A04J04D-04  
 X0 2B7A2-02 6-91  
 X1 2B7A0-03 6-91  
 X2 2A7A2-F3 6-139  
 X3 2A7A2-E1 6-139  
 Y0 2A7A2-K1 6-139  
 Y1 2A7A2-U1 6-139  
 Y2 2B7A0-E0 6-91  
 Y3 2B7A0-E1 6-91  
 Z0 2A7B1-R0 6-151  
 Z1 2A7B0-R0 6-155  
 Z2 2B7A0-01 6-91  
 Z3 2B7A0-0n 6-91  
 Z4 2B1A3-H3 6-37  
 Z5 2B1A3-H2 6-37  
 X0 2A4A04J03D-02  
 X1 2A4A04J04D-02  
 X2 2A4A04J03D-01  
 X3 2A4A04J04D-01  
 X4 2B7B4-U0 6-105  
 X5 2B7B4-U1 6-105


CHL 3 CLEAR CHL AND EXT EQUIP  
 CHL 3 EXTERNAL REJECT SIGNAL  
 CHL 3 ACTIVATE CHL CONTROL A  
 CHL 2 ACTIVATE CHL CONTROL A  
 CHL 3 EXTERNAL SELECT SIGNAL  
 ACT. I/O TO CHAN 0-3 FANOUT  
 CHL 3 PRESET STATUS TO FAN IN  
 CHL 1 FAN OUT BIT 20 D4 TO OU  
 CHL 0 FAN OUT BIT 20 D4 TO OU  
 CHL 2 ACTIVATE CHL CONTROL C  
 CHL 1 ACTIVATE CHL CONTROL C  
 CHL 3 EXTERNAL CONNECT SIGNAL  
 CHL 1 EN WORD COUNT CONTROL  
 CHL 0 EN WORD COUNT CONTROL  
 CHAN 3 NO RESPONSE STATUS TO FAN-IN  
 NOT CHAN 3 CLR CHAN ACTIVITY  
 CHL 3 FAN OUT D4 FUNCTION XLTN  
 D4 BIT 20 TO CHAN 0-3 FANOUT  
 CHAN 3 PE STATUS - FAN-IN  
 CHL 3 FAN OUT BIT 20 D4 TO OU  
 CHL 2 FAN OUT BIT 20 D4 TO OU  
 CHL 3 EXTERNAL REPLY TO CONT A  
 CHL 3 INTERNAL PARITY ERROR  
 CHL 3 EN WORD COUNT CONTROL  
 CHL 2 EN WORD COUNT CONTROL  
 CHL 3 EXTERNAL PARITY ERROR  
 CHL 3 CLEAR TO EXTERNAL EQUIP  
 CHL 3 ENABLE TERMINATION  
 CHL 3 NOT(REPLY ON CONN/FUNC)  
 CHL 3 ACTIVATE READ  
 CHL 3 ACTIVATE READ TO CONT C  
 CHL 3 NOT(OPERATION COMPL F/F)  
 CHL 3 OPERATION COMPLETE  
 CHL 3 NOT(WRITE) TO CONTROL C  
 CHL 3 DELAYED EOR TO CONT A  
 CHL 3 TERMINATE TO COMMON B  
 CHL 3 EN2 INTERRUPT ON COMPL.  
 CHL 3 EXTERNAL BUSY SIGNAL  
 CHL 3 END OF RECORD TO CONT A  
 CHL 3 EN WORD COUNT CONTROL  
 CHL 0 FAN OUT BIT 16 D4 TO OU  
 CHL 1 FAN OUT BIT 16 D4 TO OU  
 CHL 3 EXTERNAL WRITE SIGNAL  
 CHAN 3 INT TO STATUS FAN-IN  
 CHL 3 NOT(READ) TO CONTROL C  
 CHAN 3 NOT(END OF RECORD) + WORD COUNT CONTROL  
 CHL 3 TERMINATE OR CLEAR  
 CHL 3 ENABLE 0 REG XMISSION  
 NOT CHAN 3 READ STATUS TO FI  
 CHL 2 FAN OUT BIT 16 D4 TO OU  
 CHL 3 FAN OUT BIT 16 D4 TO OU  
 NOT CHAN 3 WRITE STATUS TO FI  
 D4 BIT 16 TO CHL 0-3 FAN OUT  
 CHL 3 EXTERNAL READ SIGNAL  
 NOT CHAN 3 CLR CHAN INTERRUPT



<b>CONTROL DATA</b>		<b>CHANNEL 3</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		A CONTROL		C 60181000	
LOC: 2A0B2		PART NO. 185415		SER. 003	
PAGE 6-131		REV. E		PAGE 6-131	

317






2-318A




PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2A7A9-HH	6-141	2A7A9-AS	CHL 0 FAN OUT BIT 04 D4 TO OL
A1	2A7A9-I3	6-141	2A7A9-BW	CHL 0 FAN OUT BIT 08 D4 TO OL
B0	2A7A8-HH	6-145	2A7A8-AS	CHL 1 FAN OUT BIT 04 D4 TO OL
B1	2A7A1-HH	6-149	2A7A1-AS	CHL 2 FAN OUT BIT 00 D4 TO OL
B2	2A7A1-I3	6-149	2A7A1-BW	CHL 2 FAN OUT BIT 08 D4 TO OL
B3	2A7B7-Q1	6-125		CHL 0 DELAYED EOR TO CONT A
C0	2B1B4-R7	6-29		D4 BIT 00 TO CHL 0-3 FAN OUT
C1	2B1B4-R3	6-29		
C2	2A4A01J03D-09			CHL 0 EXTERNAL DATA SIGNAL
C3	2A4A01J04D-09			
	2A4A01J03D-10			
	2A4A01J04D-10			
U0	2B1A3-R3	6-37		
U1	2B1A3-B7	6-37		
D2	2A7A8-I3	6-145	2A7A8-BW	D4 BIT 04 TO CHAN 0-3 FANOUT
D3	2A7A9-I3	6-153	2A7A9-BW	CHL 1 FAN OUT BIT 08 D4 TO OL
E0	2A7A9-H0	6-153	2A7A9-AS	CHL 3 FAN OUT BIT 00 D4 TO OL
E1	2A7B7-U1	6-125		CHL 0 NOT(EN 0 OF RECORD) + WORD COUNT CONTROL
F0	2A7A4-A0	6-157		CHAN 0 NOT(EN 0 LWR TO FAN-IN)
F1	2A7B7-D1	6-125		CHL 0 CHANNEL ENABLE TO CONT A
F3	2A7B7-U1	6-125		CHL 0 NOT(READ) TO CONTROL C
G0	2A7B3-J1	6-129		CHL 0 FORWARD ASSY/DISSASSY
G1	2A7B6-B0	6-127		
G3	2A7B7-R0	6-125		
H0	2A7B5-A0	6-159		CHAN 0 NOT(EN 0 UP. TO FAN-IN)
H1	2A7B7-J1	6-125		CHL 0 ACTIVATE WRITE
H3	2A7B7-M2	6-125		CHL 0 EXTERNAL REPLY TO CONT A
I0	2B1A5-N1	6-19		
I1	2B1A5-N0	6-19		
I2	2A4A01J03E-05			EN CHAN 0 TO COMMON CONTROL
	2A4A01J04E-05			CHL 0 EXTERNAL SIGNAL
	2A4A01J03E-06			END RECORD.
	2A4A01J04E-06			
J0	2B1B2-H2	6-33		D4 BIT 08 TO CHL 0-3 FAN OUT
J1	2B1B2-H3	6-33		
J2	2A4A01J03E-02			
	2A4A01J04E-02			
J3	2A4A01J03E-01			CHL 0 EXTERNAL REPLY SIGNAL
	2A4A01J04E-01			
K0	2A7B7-M3	6-125		CHL 0 INTERNAL PARITY ERROR
K1	2A7B7-U2	6-125		CHL 0 TERMINATE OR CLEAR
K3	2A7B7-S0	6-125		CHL 0 EOR
L0	2A7A9-C1	6-141		CHAN 0 0 LWR PARITY GENERATED
L1	2A7A9-B0	6-141		NOT(CHAN 0 OL PAR. GENERATED)
L3	2A7B7-Q2	6-125		
M0	2A7A6-U3	6-135		CHL 0 RESUME FROM BLOCK CONT.
M1	2A7A9-D3	6-141		CHAN 0 0 LWR PARITY RECEIVED
M2	2A7A9-R0	6-141		CHL 0 FAN OUT BIT 04 D4 TO OL
M3	2A7A8-R0	6-145		CHL 1 FAN OUT BIT 04 D4 TO OL
N0	2A7B9-B0	6-143		NOT(CHAN 0 OU PAR. GENERATED)
N1	2A7B2-B0	6-131		CHL 0 ACTIVATE CHL CONTROL C
N3	2A7A9-U0	6-141		CHL 0 NOT(CLEAR 0 REG LOWER)
00	2A7B9-C1	6-143		CHAN 0 0 UP. PARITY GENERATED
01	2A7B9-D3	6-143		CHAN 0 0 UP. PARITY RECEIVED
03	2A7B9-C0	6-143		CHL 0 D4 FAN OUT TO OU REG
P0	2A7A9-A3	6-141		NOT(CHAN 0 0 LWR PAR. RECEIVED)
P1	2A7B9-A3	6-143		NOT(CHAN 0 0 UP. PAR. RECEIVED)
P2	2A7A3-U3	6-137		CHL 0 CLEAR 0 REGISTERS
P3	2A7B7-Q0	6-125		CHL 0 NOT(WRITE) TO CONTROL C
Q0	2B1A0-I0	6-5		
Q1	2B1A0-I1	6-5		
Q2	2A7B7-P2	6-125		CHL 0 BLOCK CONTROL REQUEST
Q3	2A7B7-P1	6-125		CHL 0 NOT(OPERATION COMPL FF)
H0	2A4A15J01A-01			CHL 0 ACTIVATE READ TO CONT C
R1	2A4A15J01B-01			CHAN 0 24-BIT MODE IDENTIFIER
				CHAN 0 12-BIT IDENT FROM
				OU GROUND PIN
R2	2A7A0-R0	6-153	2A7A0-AQ	CHL 3 FAN OUT BIT 04 D4 TO OL
R3	2A7A1-R0	6-149	2A7A1-AQ	CHL 2 FAN OUT BIT 04 D4 TO OL
S0	2A7B9-U1	6-143		CHL 0 ENABLE OU TRANSMISSION
S1	2A7A9-U1	6-141		CHL 0 ENABLE OL TRANSMISSION
S2	2A7A9-C0	6-141		CHL 0 D4 FAN OUT TO OL REG
T0	2B1A4-M2	6-5		NOT(CH 0)(12-BIT MODE)(A/D)
T1	2B1A4-M3	6-5		
T2	2A7B9-U0	6-143		CHL 0 NOT(CLEAR 0 REG UPPER)
T3	2A7B7-A0	6-125		CHL 0 NOT(BUS TO 0) TO CONT A
U0	2A7A9-A0	6-141		
U1	2A7B8-H0	6-147	2A7B8-AS	CHAN 0 EXT RCVR TO 0 LOWER
U3	2A7B9-H0	6-143	2A7B9-AS	CHL 1 FAN OUT BIT 12 D4 TO OU
V0	2A7A2-U3	6-139	2A7A2-AQ	CHL 0 FAN OUT BIT 12 D4 TO OU
V1	2A7B9-A0	6-143		CHL 0 SUPPRESS WORD MARK
V5	2B1A5-C0	6-19		CHAN 0 EXT RCVR TO 0 UPPER
V3	2B1A5-C1	6-19		EN CHAN 0 BUS TO 0 XFER/XMIT
W0	2A4A01J03F-02			
	2A4A01J04F-02			
W1	2A4A01J03F-01			CHL 0 EXTERNAL WORD MARK
	2A4A01J04F-01			
W2	2B1B4-M2	6-29		D4 BIT 12 TO CHL 0-3 FAN OUT
W3	2B1B4-M3	6-29		
X0	2A4A01J01C-08			
	2A4A01J02C-08			
X1	2A4A01J01C-07			CHAN 0 EXT 24-BIT DEVICE CONN
	2A4A01J02C-07			
X2	2A7B0-H0	6-155	2A7B0-AS	CHL 3 FAN OUT BIT 12 D4 TO OU
X4	2A7B1-H0	6-151	2A7B1-AS	CHL 2 FAN OUT BIT 12 D4 TO OU



<b>CONTROL DATA</b>		<b>CHANNEL 0 C CONTROL</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		LOC: 2A0A7 PART NO. 185437		SER. 000	
SIZE	DRAWING NO.	REV.			
C	60181000	4			
SHEET	PAGE				
	6-133				


200 nS delay (knocking down data signal of 2nd byte)




N3

2-320A

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2AFA9-G1	6-141	2A0A9-AE	CHL 0 FAN OUT BIT 01 D4 TO OL
A3	2AFA9-F3	6-141	2A0A9-BJ	CHL 0 FAN OUT BIT 09 D4 TO OL
B0	2AFA8-G1	6-145	2A0A8-AE	CHL 1 FAN OUT BIT 01 D4 TO OL
B1	2AFA1-G1	6-149	2A0A1-AE	CHL 2 FAN OUT BIT 01 D4 TO OL
B2	2AFA1-F3	6-149	2A0A1-BJ	CHL 2 FAN OUT BIT 09 D4 TO OL
B3	2AFA8-G1	6-127		CHL 1 DELAYED EOR TO CONT A
C0	2B1B3-B2	6- 31		D4 BIT 01 TO CHL 0-3 FAN OUT
C1	2B1B3-R3	6- 31		
C2	2A4A02J03D-19			CHL 1 EXTERNAL DATA SIGNAL
C3	2A4A02J04D-09			
	2A4A02J03D-10			
	2A4A02J04D-10			
D0	2B1A2-B3	6- 39		
U1	2B1A2-B2	6- 39		
D2	2AFA8-BJ	6-145	2A0A8-BJ	D4 BIT 05 TO CHL 0-3 FAN OUT
D3	2AFA8-BJ	6-153	2A0A8-BJ	CHL 3 FAN OUT BIT 09 D4 TO OL
E0	2AFA8-G1	6-153	2A0A8-AE	CHL 3 FAN OUT BIT 01 D4 TO OL
E1	2AFA8-U1	6-127		CHAN 1 NOT (END OF RECORD) + WORD COUNT CONTROL
F0	2AFA4-H2	6-157		CHL 1 NOT (ENABLE OL TO FAN IN)
F1	2AFA6-D1	6-127		CHL 1 CHANNEL ENABLE TO CONT A
F3	2AFA6-U0	6-127		CHL 1 NOT (READ) TO CONTROL C
G0	2AFA3-J0	6-129		CHL 1 FORWARD ASSY/DISASSY
G1	2AFA6-I1	6-127		CHL 1 ENABLE ASSY/DISASSY
G3	2AFA6-R0	6-127		CHL 1 ENABLE DATA SIGNAL FF
H0	2AFA6-H2	6-159		CHL 1 NOT (ENABLE OU TO FAN IN)
H1	2AFA7-J0	6-125		CHL 1 ACTIVATE WRITE
H3	2AFA6-M2	6-127		CHL 1 EXTERNAL REPLY TO CONT A
I0	2B1A5-K1	6- 19		
I1	2B1A5-K0	6- 19		EN CHAN 1 TO COMMON CONTROL
I2	2A4A02J03E-05			CHL 1 EXTERNAL REJECT SIGNAL
I3	2A4A02J03E-06			
	2A4A02J04E-06			
J0	2B1A4-H2	6- 35		D4 BIT 04 TO CHL 0-3 FAN OUT
J1	2B1A4-H3	6- 35		
J2	2A4A02J03E-02			
J3	2A4A02J04E-02			
	2A4A02J03E-01			
	2A4A02J04E-01			
K0	2AFA6-M3	6-127		CHL 1 INTERNAL PARITY ERROR
K1	2AFA6-U2	6-127		CHL 1 TERMINATE OR CLEAR
K3	2AFA6-S0	6-127		CHL 1 END OF RECORD TO CONT A
L0	2AFA8-C1	6-145		0 LOWER PARITY GENERATED CHL 1
L1	2AFA8-B0	6-145		NOT (OL PARITY GENERATED) CHL 1
L3	2AFA6-O2	6-127		CHL 1 ENABLE TERMINATION
L0	2AFA6-U2	6-135		CHL 1 RESUME FROM BLOCK CONT.
M1	2AFA8-D3	6-145		0 LOWER PARITY RECEIVED CHL 1
M2	2AFA9-G0	6-141	2A0A9-AF	CHL 0 FAN OUT BIT 05 D4 TO OL
M3	2AFA8-G0	6-145	2A0A8-AF	CHL 1 FAN OUT BIT 05 D4 TO OL
N0	2AFA8-B0	6-147		NOT (OU PARITY GENERATED) CHL 1
N1	2AFA7-I1	6-131		CHL 1 ACTIVATE CHL CONTROL C
N3	2AFA8-U0	6-145		CHL 1 NOT (CLEAR 0 REG LOWER)
O0	2AFA8-C1	6-147		0 UPPER PARITY GENERATED CHL 1
O1	2AFA8-D3	6-147		0 UPPER PARITY RECEIVED CHL 1
O3	2AFA8-C0	6-147		CHL 1 D4 FAN OUT TO OU REG
P0	2AFA8-A3	6-145		NOT (OL PARITY RECEIVED) CHL 1
P1	2AFA8-A3	6-147		NOT (OU PARITY RECEIVED) CHL 1
P2	2AFA3-U2	6-137		CHL 1 CLEAR 0 REGISTERS
P3	2AFA6-Q0	6-127		CHL 1 NOT (WRITE) TO CONTROL C
Q0	2B1AG-J1	6- 5		
Q1	2B1AC-J0	6- 5		CHL 1 BLOCK CONTROL REQUEST
Q2	2AFA6-P2	6-127		CHL 1 NOT (OPERATION COMPL F/F)
Q3	2AFA6-P1	6-127		CHL 1 ACTIVATE READ TO CONT C
R0	2A4A15J01C-01			CHAN 1 24-BIT MODE IDENTIFIER
K1	2A4A15J01D-01			CHAN 1 12-BIT IDENT FROM
				OU GROUND PIN
R2	2AFA8-G0	6-153	2A0A8-AF	CHL 3 FAN OUT BIT 05 D4 TO OL
R3	2AFA1-G0	6-149	2A0A1-AF	CHL 2 FAN OUT BIT 05 D4 TO OL
S0	2AFA8-U1	6-147		CHL 1 ENABLE OU TRANSMISSION
S1	2AFA8-U1	6-145		CHL 1 ENABLE OU TRANSMISSION
S2	2AFA8-C0	6-145		CHL 1 D4 FAN OUT TO OL REG
T0	2B1A1-V3	6- 5		NOT ((CH 1) (12-BIT MODE) (A/D))
T1	2B1A1-V2	6- 5		
T2	2AFA8-U0	6-147		CHL 1 NOT (CLEAR 0 REG UPPER)
T3	2AFA6-A0	6-127		CHL 1 NOT (BUS TO 0) TO CONT A
U0	2AFA6-U3	6-127		CHL 1 ENABLE 0 REG XMISSION
U1	2AFA8-A0	6-145		CHAN 1 EXT RCVR TO 0 LOWER
U2	2AFA6-M0	6-135		CHL 1 RESUME FROM BLOCK CONT.
U3	2AFA7-M0	6-133		CHL 0 RESUME FROM BLOCK CONT.
V0	2AFA2-U2	6-139	2A0A6-A0	CHL 1 SUPPRESS WORD MARK
V1	2AFA8-A0	6-147		CHAN 1 EXT RCVR TO 0 UPPER
V2	2B1A5-D0	6- 19		EN CHAN 1 BUS TO 0 XFER/XMIT
V3	2B1A5-D1	6- 19		
W0	2A4A02J03F-02			
W1	2A4A02J04F-02			
W1	2A4A02J03F-01			
	2A4A02J04F-01			
W2	2B1B0-M1	6- 7		CHL 1 EXTERNAL WORD MARK
W4	2B1B0-M0	6- 7		NOT BC RESUME TO CHAN 0-3
X0	2A4A02J01C-08			
X1	2A4A02J02C-08			
X1	2A4A02J01C-07			
	2A4A02J02C-07			
X2	2AFA2-M0	6-139		CHL 3 RESUME FROM BLOCK CONT.
X3	2AFA3-M0	6-137		CHL 2 RESUME FROM BLOCK CONT.








N3


2-322A

A0	2AFA9-K0	6-141	2ACA9-AR	CHL 0 FAN OUT BIT 02 D4 TO OL
A1	2AFA9-F2	6-141	2ACA9-BO	CHL 0 FAN OUT BIT 10 D4 TO OL
B0	2AFA8-K1	6-145	2ACA8-AR	CHL 1 FAN OUT BIT 02 D4 TO OL
B1	2AFA1-K0	6-149	2ACA1-AR	CHL 2 FAN OUT BIT 02 D4 TO OL
B2	2AFA1-F2	6-149	2ACA1-BO	CHL 2 FAN OUT BIT 10 D4 TO OL
B3	2AFB3-Q1	6-129		CHL 2 DELAYED FOR TO CONT A
C0	2B1B2-B7	6-33		D4 BIT 02 TO CHL 0-3 FAN OUT
C1	2B1B2-B3	6-33		
C2	2A4A03J03D-09			CHL 2 EXTERNAL DATA SIGNAL
	2A4A03J04D-09			
	2A4A03J03D-10			
	2A4A03J04D-10			
D0	2B1B4-H3	6-29		D4 BIT 06 TO CHAN 0-3 FANOUT
D1	2B1B4-H2	6-29		
D2	2AFA8-F2	6-145	2A0A8-BO	CHL 1 FAN OUT BIT 10 D4 TO OL
D3	2AFA8-F2	6-153	2A0A0-BO	CHL 3 FAN OUT BIT 10 D4 TO OL
E0	2AFA8-K0	6-153	2A0A0-AR	CHL 3 FAN OUT BIT 02 D4 TO OL
E1	2AFB3-UI	6-129		CHAN 2 NOT(END OF RECORD) + WORD COUNT CONTROL
F0	2AFA4-Q3	6-157		CHL 2 NOT(ENABLE OL TO FAN IN)
F1	2AAB3-D1	6-129		CHL 2 CHANNEL ENABLE TO CONT A
F3	2AFB3-UI	6-129		CHL 2 NOT(READ) TO CONTROL C
G0	2AAB3-N1	6-129		CHL 2 FORWARD ASSY/DIASSY
G1	2AFB6-I0	6-127		CHL 2 ENABLE ASSY/DIASSY
G3	2AFB3-R0	6-129		CHL 2 ENABLE DATA SIGNAL FF
H0	2AHS5-Q3	6-159		CHL 2 NOT(ENABLE OU TO FAN IN)
H1	2AFH7-N1	6-125		CHL 2 ACTIVATE WRITE
H3	2AAB3-M2	6-129		CHL 2 EXTERNAL REPLY TO CONT A
I0	2B1A5-00	6-19		
I1	2B1A5-01	6-19		
I2	2A4A03J03E-05			EN CHAN 2 TO COMMON CONTROL
	2A4A03J04E-05			CHL 2 EXTERNAL REJECT SIGNAL
	2A4A03J03E-06			
	2A4A03J04E-06			
J0	2B1A3-H2	6-37		D4 BIT 10 TO CHL 0-3 FAN OUT
J1	2B1A3-H3	6-37		
J2	2A4A03J03E-02			CHL 2 EXTERNAL REPLY SIGNAL
	2A4A03J04E-02			
	2A4A03J03E-01			
	2A4A03J04E-01			
K0	2AAB3-M3	6-129		CHL 2 INTERNAL PARITY ERROR
K1	2AAB3-U2	6-129		CHL 2 TERMINATE OR CLEAR
K3	2AAB3-S0	6-129		CHL 2 END OF RECORD TO CONT A
L0	2AFA1-C1	6-149		0 LWR PARITY GENERATED-CHAN 2
L1	2AFA1-B0	6-149		NOT(OL PARITY GENERATED) CHL 2
L3	2AFB3-O2	6-129		CHL 2 ENABLE TERMINATION
M0	2AFA6-X3	6-135		CHL 2 RESUME FROM BLOCK CONT.
M1	2AFA1-D3	6-149		0 LOWER PARITY RECEIVED CHL 2
M2	2AFA9-J3	6-141	2A0A9-BZ	CHL 0 FAN OUT BIT 06 D4 TO OL
M3	2AFA8-J3	6-145	2A0A8-BZ	CHL 1 FAN OUT BIT 06 D4 TO OL
N0	2AAB1-B0	6-151		NOT(OU PARITY GENERATED) CHL 2
N1	2AAB2-I0	6-131		CHL 2 ACTIVATE CHL CONTROL C
N3	2AFA1-U0	6-149		CHL 2 NOT(CLEAR 0 REG LOWER)
O0	2AAB1-C1	6-151		0 UPPER PARITY GENERATED CHL 2
O1	2AAB1-D3	6-151		0 UPPER PARITY RECEIVED CHL 2
O3	2AAB1-C0	6-151		CHL 2 D4 FAN OUT TO OU REG
P0	2AFA1-A3	6-149		NOT(OL PARITY RECEIVED) CHL 2
P1	2AAB1-A3	6-151		NOT(OU PARITY RECEIVED) CHL 2
P2	2AFA3-X3	6-137		CHL 2 CLEAR 0 REGISTERS
P3	2AAB3-Q0	6-129		CHL 2 NOT(WRITE) TO CONTROL C
Q0	2B1A0-H0	6-5		CHL 2 BLOCK CONTROL REQUEST
Q1	2B1A0-H1	6-5		CHL 2 NOT(OPERATION COMPL F/F)
Q2	2AAB3-P2	6-129		CHL 2 ACTIVATE READ TO CONT C
Q3	2AAB3-P1	6-129		CHAN 2 24-BIT MODE IDENTIFIER
R0	2A4A15J01E-01			CHAN 3 12-BIT IDENT FROM
R1	2A4A15J01F-01			OU GROUND PIN
R2	2AFA0-J3	6-153	2A0A0-BZ	CHL 3 FAN OUT BIT 06 D4 TO OL
R3	2AFA1-J3	6-149	2A0A1-BZ	CHL 2 FAN OUT BIT 06 D4 TO OL
S0	2AAB1-U1	6-151		CHL 2 ENABLE OU TRANSMISSION
S1	2AFA1-U1	6-149		CHL 2 ENABLE OL TRANSMISSION
S2	2AFA1-C0	6-149		CHL 2 D4 FAN OUT TO OL REG
T0	2B1A0-U3	6-5		NOT((CH 2) (12-BIT MODE) (A/D))
T1	2B1A0-U2	6-5		
T2	2AAB1-U0	6-151		CHL 2 NOT(CLEAR 0 REG UPPER)
T3	2AAB3-A0	6-129		CHL 2 NOT(BUS TO 0) TO CONT A
U0	2AFB3-U3	6-129		CHL 2 ENABLE 0 REG XMISSION
U1	2AFA1-A0	6-149		CHAN 2 EXT RCVR TO 0 LOWER
U2	2AFA6-P2	6-135		CHL 1 CLEAR 0 REGISTERS
U3	2AFA7-P2	6-133		CHL 0 CLEAR 0 REGISTERS
V0	2AFA2-X3	6-139	2A0A3-A0	CHL 2 SUPPRESS WORD MARK
V1	2AAB1-A0	6-151		CHAN 2 EXT RCVR TO 0 UPPER
V2	2B1A5-E0	6-19		EN CHAN 2 BUS TO 0 XFER/XMIT
V3	2B1A5-E1	6-19		
W0	2A4A03J03F-02			CHL 2 EXTERNAL WORD MARK
	2A4A03J04F-02			
	2A4A03J03F-01			
	2A4A03J04F-01			
W2	2B1A8-B1	6-17		NOT CLR 0 REG TO CHAN 0-3
W3	2B1A8-B0	6-17		
X0	2A4A03J01C-08			CHL 2 EXT 24 BIT DEVICE CONNTD
	2A4A03J02C-08			
	2A4A03J01C-07			
	2A4A03J02C-07			
X2	2AFA2-P2	6-139		CHL 3 CLEAR 0 REGISTERS
X3	2AFA3-P2	6-137		CHL 2 CLEAR 0 REGISTERS



<b>CONTROL DATA</b>		<b>CHANNEL 2 C CONTROL</b>	
DEVELOPMENT DIVISION	LOC:2A0A3 PART NO.185437	SIZE: 60181000	REV: E
	SER.002	SHEET: 6-137	PAGE: 6-137


323



2-324A




AN	2AFA9-H1	6-141	2ACA9-AG	CHL 0 FAN OUT BIT 03 D4 TO OL
A1	2AFA9-E2	6-141	2ACA9-BH	CHL 0 FAN OUT BIT 11 D4 TO OL
B0	2AFA8-H1	6-145	2A0A8-AG	CHL 2 FAN OUT BIT 03 D4 TO OL
B1	2AFA1-H1	6-149	2A0A1-AG	CHL 2 FAN OUT BIT 03 D4 TO OL
B2	2AFA1-E2	6-149	2A0A1-BH	CHL 2 FAN OUT BIT 11 D4 TO OL
B3	2AFB2-Q1	6-131		CHL 3 DELAYED FOR TO CONT A
C0	2B1A4-B2	6-35		D4 BIT 03 TO CHAN 0-3 FANOUT
C1	2B1A4-B3	6-35		
C2	2A4A04J03D-09			CHL 3 EXTERNAL DATA SIGNAL
	2A4A04J04D-09			
C3	2A4A04J03D-10			
	2A4A04J04D-10			
D0	2B1B3-H3	6-31		
D1	2B1B3-H2	6-31		
D2	2AFA8-E2	6-145	2A0A8-BH	D4 BIT 07 TO CHL 1-3 FAN OUT
D3	2AFA7-E2	6-153	2A0A0-BH	CHL 1 FAN OUT BIT 11 D4 TO OL
E0	2AFA0-H1	6-153	2A0A0-AG	CHL 3 FAN OUT BIT 03 D4 TO OL
E1	2AFB2-U1	6-131		CHL 3 NOT(ENAB OF RECORD) + WORD COUNT CONTROL
F0	2AFA4-U2	6-157		CHL 3 NOT(ENAB OL TO FAN IN)
F1	2AFB2-D1	6-131		CHL 3 CHANNEL ENABLE TO CONT A
F3	2AFB2-U0	6-131		CHL 3 NOT(READ) TO CONTROL C
G0	2AFB3-N6	6-129		CHL 3 FORWARD ASSY/DISSASSY
G1	2AFB6-A3	6-127		CHL 3 ENABLE ASSY/DISSASSY
G3	2AFB2-R0	6-131		CHL 3 ENABLE DATA ENABLE FF
H0	2AFB5-U2	6-159		CHL 3 NOT(ENAB OU TO FAN IN)
H1	2AFB7-N6	6-125		CHL 3 ACTIVATE WRITE
H3	2AFB2-M2	6-131		CHL 3 EXTERNAL REPLY TO CONT A
I0	2B1A5-L1	6-19		
I1	2B1A5-L0	6-19		
I2	2A4A04J03E-05			EN CHAN 3 TO COMMON CONTROL
	2A4A04J04E-05			CHL 3 EXTERNAL REJECT SIGNAL
I3	2A4A04J03E-06			
	2A4A04J04E-06			
J0	2B1A2-H2	6-39		D4 BIT 11 TO CHL 1-3 FAN OUT
J1	2B1A2-H3	6-39		
J2	2A4A04J03E-02			
	2A4A04J04E-02			
J3	2A4A04J03E-01			CHL 3 EXTERNAL REPLY SIGNAL
	2A4A04J04E-01			
K0	2AFB2-M3	6-131		CHL 3 INTERNAL PARITY ERROR
K1	2AFB2-U2	6-131		CHL 3 TERMINATE OR CLEAR
K3	2AFB2-S6	6-131		CHL 3 END OF RECORD TO CONT A
L0	2AFA0-C1	6-153		0 LWR PARITY GENERATED-CHAN 3
L1	2AFA0-B0	6-153		NOT(OL PARITY GENERATED) CHL 3
L3	2AFB2-O2	6-131		CHL 3 RESUME TERMINATION
M0	2AFA6-X2	6-135		CHL 3 RESUME FROM BLOCK CONT.
M1	2AFA0-D3	6-153		0 LOWER PARITY RECEIVED CHL 3
M2	2AFA9-E3	6-141	2ACA9-BE	CHL 0 FAN OUT BIT 07 D4 TO OL
M3	2AFA8-E3	6-145	2ACA8-BE	CHL 1 FAN OUT BIT 07 D4 TO OL
N0	2AFB0-R0	6-155		NOT(OU PARITY GENERATED) CHL 3
N1	2AFB2-A3	6-131		CHL 3 ACTIVATE CHL CONTROL C
N3	2AFA0-U0	6-153		CHL 3 NOT(CLEAR 0 REG LOWER)
O0	2AFB0-C1	6-155		0 UPPER PARITY GENERATED CHL 3
O1	2AFB0-D3	6-155		0 UPPER PARITY RECEIVED CHL 3
O3	2AFB0-C0	6-155		CHL 3 D4 FAN OUT TO OU REG
P0	2AFA0-A3	6-153		NOT(OL PARITY RECEIVED) CHL 3
P1	2AFA0-A3	6-155		NOT(OU PARITY RECEIVED) CHL 3
P2	2AFB3-X2	6-137		CHL 3 CLEAR 0 REGISTERS
P3	2AFB2-Q0	6-131		CHL 3 NOT(WRITE) TO CONTROL C
Q0	2B1A5-K1	6-5		
Q1	2B1A0-K0	6-5		CHL 3 BLOCK CONTROL REQUEST
Q2	2AFB2-P2	6-131		CHL 3 NOT(OPERATION COMPL F/F)
Q3	2AFB2-P1	6-131		CHL 3 ACTIVATE READ TO CONT C
K0	2A4A15J01G-01			CHAN 3 24-BIT IDENTIFIER
K1	2A4A15J01H-01			CHAN 3 12-BIT IDENT FROM OU GROUND PIN
R2	2AFA0-E3	6-153	2ACA0-BE	CHL 3 FAN OUT BIT 07 D4 TO OL
R3	2AFA1-E3	6-149	2A0A1-BE	CHL 2 FAN OUT BIT 07 D4 TO OL
S0	2AFB0-U1	6-155		CHL 3 ENABLE OU TRANSMISSION
S1	2AFA0-U1	6-153		CHL 3 ENABLE OL TRANSMISSION
S2	2AFA0-C0	6-153		CHL 3 D4 FAN OUT TO OL REG
T0	2B1A0-X2	6-5		NOT((CH 3)(12-BIT MODE)(A/D))
T1	2B1A0-X3	6-5		
T2	2AFB0-U0	6-155		CHL 3 NOT(CLEAR 0 REG UPPER)
T3	2AFB2-AA	6-131		CHL 3 NOT(BUS TO 0) TO CONT A
U0	2AFB2-U3	6-131		CHL 3 ENABLE 0 REG XMISSION
U1	2AFA0-A0	6-153		CHAN 3 EXT RCVR TO 0 LOWER
U2	2AFA6-V0	6-135	2A0A6-A0	CHL 1 SUPPRESS WORD MARK
U3	2AFA7-V0	6-133	2A0A7-A0	CHL 0 SUPPRESS WORD MARK
V0	2AFA2-X2	6-139	2A0A2-A0	CHL 3 SUPPRESS WORD MARK
V1	2AFB0-A0	6-155		CHAN 3 EXT RCVR TO 0 UPPER
V2	2B1A5-B1	6-19		EN CHAN 3 BUS TO 0 XFER/XMIT
V3	2B1A5-B0	6-19		
W0	2A4A04J03F-02			CHL 3 EXTERNAL WORD MARK
	2A4A04J04F-02			
W1	2A4A04J03F-01			
	2A4A04J04F-01			
W2	2A1B4-R1	6-57		SUPPR WORD MARK TO CHAN 0-3 FANOUT
W3	2A1B4-R0	6-57		
X0	2A4A04J01C-08			
	2A4A04J02C-08			
X1	2A4A04J01C-07			CHL 3 EXT 24 BIT DEVICE CONNTD
	2A4A04J02C-07			
X2	2AFA2-V0	6-139	2A0A2-A0	CHL 3 SUPPRESS WORD MARK
X3	2AFA3-V0	6-137	2A0A3-A0	CHL 2 SUPPRESS WORD MARK



<b>CONTROL DATA</b>		<b>CHANNEL 3 C CONTROL</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		LOC:2A0A2 PART NO.185437		SER.003	
SHEET		PAGE		REV. E	
C 60181000		6-139			

325



PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A7-U1	6-133		CHAN 0 EXT RCVR TO 0 LOWER
A3	2A0A7-P0	6-133		NOT(CHAN 0 0 LWR PAR. RECEIVED)
B0	2A0A7-L1	6-133		NOT(CHAN 0 0L PAR. GENERATED)
B2	2A4A01J03B-04			CHANNEL 0 EXTERNAL DATA BIT 06
B3	2A4A01J03B-03			CHL 0 D4 FAN OUT TO 0L REG
C0	2A0A7-S2	6-133		CHAN 0 0 LWR PARITY GENERATED
C1	2A0A7-L0	6-133		CHANNEL 0 EXTERNAL DATA BIT 06
C2	2A4A01J04B-04			CHANNEL 0 EXTERNAL DATA BIT 06
C3	2A4A01J04B-03			CHANNEL 0 EXTERNAL DATA BIT 06
D0	2B1B0-F2	6-7		LOWER PARITY BIT TO CHANNEL 0
D1	2B1B0-F3	6-7		CHAN 0 0 LWR PARITY RECEIVED
D3	2A0A7-H1	6-133		CHANNEL 0 EXTERNAL DATA BIT 00
E0	2A4A01J03A-02			CHL 0 FAN OUT BIT 11 D4 TO 0L
E1	2A4A01J03A-01			CHL 0 FAN OUT BIT 07 D4 TO 0L
E2	2A0A2-A3	6-139	2A0A9-RH	CHL 0 FAN OUT BIT 11 D4 TO 0L
E3	2A0A2-H2	6-139	2A0A9-BE	CHL 0 FAN OUT BIT 07 D4 TO 0L
F0	2A4A01J04A-02			CHANNEL 0 EXTERNAL DATA BIT 01
F1	2A4A01J04A-01			CHANNEL 0 EXTERNAL DATA BIT 01
F2	2A0A3-A3	6-137	2A0A9-RO	CHL 0 FAN OUT BIT 10 D4 TO 0L
F3	2A0A6-A3	6-135	2A0A9-RJ	CHL 0 FAN OUT BIT 09 D4 TO 0L
G0	2A0A6-H2	6-135	2A0A9-AF	CHL 0 FAN OUT BIT 05 D4 TO 0L
G1	2A0A6-A0	6-135	2A0A9-AE	CHL 0 FAN OUT BIT 01 D4 TO 0L
G2	2A4A01J03B-06			CHANNEL 0 EXTERNAL DATA BIT 07
G3	2A4A01J03B-05			CHANNEL 0 EXTERNAL DATA BIT 07
H0	2A0A7-A0	6-133	2A0A9-AS	CHL 0 FAN OUT BIT 00 D4 TO 0L
H1	2A0A2-A0	6-139	2A0A9-AG	CHL 0 FAN OUT BIT 03 D4 TO 0L
H2	2A4A01J04B-06			CHANNEL 0 EXTERNAL DATA BIT 07
H3	2A4A01J04B-05			CHANNEL 0 EXTERNAL DATA BIT 07
I0	2A4A01J03A-04			CHANNEL 0 EXTERNAL DATA BIT 01
I1	2A4A01J03A-03			CHANNEL 0 EXTERNAL DATA BIT 01
I3	2A0A7-A3	6-133	2A0A9-BW	CHL 0 FAN OUT BIT 08 D4 TO 0L
J0	2A4A01J04A-04			CHANNEL 0 EXTERNAL DATA BIT 01
J1	2A4A01J04A-03			CHANNEL 0 EXTERNAL DATA BIT 01
J3	2A0A3-H2	6-137	2A0A9-RZ	CHL 0 FAN OUT BIT 06 D4 TO 0L
K0	2A0A3-A0	6-137	2A0A9-AR	CHL 0 FAN OUT BIT 02 D4 TO 0L
K2	2A4A01J03B-09			CHANNEL 0 EXTERNAL DATA BIT 09
K3	2A4A01J03B-10			CHANNEL 0 EXTERNAL DATA BIT 09
L0	2A4A01J04A-05			CHANNEL 0 EXTERNAL DATA BIT 02
L1	2A4A01J04A-06			CHANNEL 0 EXTERNAL DATA BIT 02
L2	2A4A01J04B-09			CHANNEL 0 EXTERNAL DATA BIT 09
L3	2A4A01J04B-10			CHANNEL 0 EXTERNAL DATA BIT 09
M0	2A4A01J03A-05			CHANNEL 0 EXTERNAL DATA BIT 02
M1	2A4A01J03A-06			CHANNEL 0 EXTERNAL DATA BIT 08
M2	2A4A01J03B-08			CHANNEL 0 EXTERNAL DATA BIT 08
M3	2A4A01J03B-07			CHANNEL 0 EXTERNAL DATA BIT 08
N0	2A4A01J03A-08			CHANNEL 0 EXTERNAL DATA BIT 03
N1	2A4A01J03A-07			CHANNEL 0 EXTERNAL DATA BIT 03
N2	2A4A01J04B-08			CHANNEL 0 EXTERNAL DATA BIT 08
N3	2A4A01J04B-07			CHANNEL 0 EXTERNAL DATA BIT 08
O0	2A4A01J04A-08			CHANNEL 0 EXTERNAL DATA BIT 08
O1	2A4A01J04A-07			CHANNEL 0 EXTERNAL DATA BIT 03
O2	2A0A4-B3	6-157	2A0A4-RC	NOT(RIT 08) CHL 0 0L TO FAN IN
O3	2A0A4-A3	6-157	2A0A4-RA	NOT(RIT 06) CHL 0 0L TO FAN IN
P0	2A0A4-D1	6-157	2A0A4-AD	NOT(RIT 00) CHL 0 0L TO FAN IN
P2	2A0A4-C2	6-157	2A0A4-RD	NOT(RIT 09) CHL 0 0L TO FAN IN
P3	2A0A4-B2	6-157	2A0A4-RB	NOT(RIT 07) CHL 0 0L TO FAN IN
Q0	2A0A4-D0	6-157	2A0A4-AE	NOT(RIT 01) CHL 0 0L TO FAN IN
Q1	2A0A4-E1	6-157	2A0A4-AF	NOT(RIT 02) CHL 0 0L TO FAN IN
Q2	2A4A01J03C-01			CHANNEL 0 EXTERNAL DATA BIT 10
Q3	2A4A01J03C-02			CHANNEL 0 EXTERNAL DATA BIT 10
R0	2A0A7-H2	6-133	2A0A9-AQ	CHL 0 FAN OUT BIT 04 D4 TO 0L
R1	2A0A4-E0	6-157	2A0A4-AG	NOT(RIT 03) CHL 0 0L TO FAN IN
R2	2A4A01J04C-01			CHANNEL 0 EXTERNAL DATA BIT 10
R3	2A4A01J04C-02			CHANNEL 0 EXTERNAL DATA BIT 10
S0	2A4A01J03A-10			CHANNEL 0 EXTERNAL DATA BIT 04
S1	2A4A01J03A-09			NOT(RIT 10) CHL 0 0L TO FAN IN
S3	2A0A4-C3	6-157	2A0A4-RE	CHANNEL 0 EXTERNAL DATA BIT 04
T0	2A4A01J04A-10			CHANNEL 0 EXTERNAL DATA BIT 04
T1	2A4A01J04A-09			CHANNEL 0 EXTERNAL DATA BIT 04
T3	2A0A4-D2	6-157	2A0A4-RG	NOT(RIT 11) CHL 0 0L TO FAN IN
U0	2A0A7-N3	6-133		CHL 0 NOTICE CLEAR 0 REG LOWER
U1	2A0A7-S1	6-133		CHL 0 ENABLE 0L TRANSMISSION
U2	2A4A01J03C-05			CHL 0 EXTERNAL PARITY BIT 1
U3	2A4A01J03C-06			CHL 0 EXTERNAL PARITY BIT 1
V0	2A0A4-B0	6-157	2A0A4-AB	NOT(RIT 05) CHL 0 0L TO FAN IN
V1	2A0A4-C0	6-157	2A0A4-AC	NOT(RIT 04) CHL 0 0L TO FAN IN
V2	2A4A01J04C-05			CHANNEL 0 EXTERNAL DATA BIT 05
V3	2A4A01J04C-06			CHANNEL 0 EXTERNAL DATA BIT 05
W0	2A4A01J03B-02			CHANNEL 0 EXTERNAL DATA BIT 05
W1	2A4A01J03B-01			CHANNEL 0 EXTERNAL DATA BIT 05
W2	2A4A01J03C-04			CHANNEL 0 EXTERNAL DATA BIT 11
W3	2A4A01J03C-03			CHANNEL 0 EXTERNAL DATA BIT 11
X0	2A4A01J04B-02			CHANNEL 0 EXTERNAL DATA BIT 05
X1	2A4A01J04B-01			CHANNEL 0 EXTERNAL DATA BIT 05
X2	2A4A01J04C-04			CHANNEL 0 EXTERNAL DATA BIT 05
X3	2A4A01J04C-03			CHANNEL 0 EXTERNAL DATA BIT 11



when Parity Bit = 1 FF is clear


327

USED CO



2-328A

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A7-V1	6-133		CHAN 0 EXT RCVR TO 0 UPPER
A3	2A0A7-P1	6-133		NOT(CHAN 0 0 UP, PAR; RECEIVED
B0	2A0A7-N0	6-133		NOT(CHAN 0 0U PAR, GENERATED)
B2	2A4A01J01B-04			CHANNEL 0 EXTERNAL DATA BIT 18
B3	2A4A01J01B-03			CHL 0 D4 FAN OUT TO 0U REG
C0	2A0A7-03	6-133		CHAN 0 0 UP, PARITY GENERATED
C1	2A0A7-00	6-133		
C2	2A4A01J02B-04			CHANNEL 0 EXTERNAL DATA BIT 18
C3	2A4A01J02B-03			
DC	2R1A0-F2	6- 5		UPPER PARITY BIT TO 0HANNEL 0
D1	2R1A0-F3	6- 5		CHAN 0 0 UP, PARITY RECEIVED
D3	2A0A7-01	6-133		
E0	2A4A01J01A-02			CHANNEL 0 EXTERNAL DATA BIT 12
E1	2A4A01J01A-01			CHL 0 FAN OUT BIT 23 D4 TO 0U
E2	2A0B3-S2	6-129	2A0B9-RH	CHL 0 FAN OUT BIT 19 D4 TO 0U
E3	2A0B3-H1	6-129	2A0B9-RE	
F0	2A4A01J02A-02			CHANNEL 0 EXTERNAL DATA BIT 12
F1	2A4A01J02A-01			CHL 0 FAN OUT BIT 22 D4 TO 0U
F2	2A0B6-H1	6-127	2A0B9-RO	CHL 0 FAN OUT BIT 21 D4 TO 0U
F3	2A0B7-H1	6-125	2A0B9-RJ	CHL 0 FAN OUT BIT 17 D4 TO 0U
G0	2A0B7-C0	6-125	2A0B9-AF	CHL 0 FAN OUT BIT 13 D4 TO 0U
G1	2A0B7-S2	6-125	2A0B9-AE	
G2	2A4A01J01B-06			CHANNEL 0 EXTERNAL DATA BIT 19
G3	2A4A01J01B-05			CHL 0 FAN OUT BIT 12 D4 TO 0U
H0	2A0A7-U3	6-133	2A0B9-AS	CHL 0 FAN OUT BIT 15 D4 TO 0U
H1	2A0B3-C0	6-129	2A0B9-AG	
H2	2A4A01J02B-06			CHANNEL 0 EXTERNAL DATA BIT 19
H3	2A4A01J02B-05			CHL 0 FAN OUT BIT 20 D4 TO 0U
I0	2A4A01J01A-04			CHANNEL 0 EXTERNAL DATA BIT 13
I1	2A4A01J01A-03			CHL 0 FAN OUT BIT 14 D4 TO 0U
I3	2A0B2-H1	6-131	2A0B9-RW	
J0	2A4A01J02A-04			CHANNEL 0 EXTERNAL DATA BIT 13
J1	2A4A01J02A-03			CHL 0 FAN OUT BIT 18 D4 TO 0U
J3	2A0B6-C0	6-127	2A0B9-RZ	CHL 0 FAN OUT BIT 14 D4 TO 0U
K0	2A0B6-S2	6-127	2A0B9-AR	
K2	2A4A01J01B-09			CHANNEL 0 EXTERNAL DATA BIT 21
K3	2A4A01J01B-10			
L0	2A4A01J02A-05			CHANNEL 0 EXTERNAL DATA BIT 14
L1	2A4A01J02A-06			CHANNEL 0 EXTERNAL DATA BIT 21
L2	2A4A01J02B-09			CHANNEL 0 EXTERNAL DATA BIT 14
L3	2A4A01J02B-10			
M0	2A4A01J01A-05			CHANNEL 0 EXTERNAL DATA BIT 20
M1	2A4A01J01A-06			CHANNEL 0 EXTERNAL DATA BIT 15
M2	2A4A01J01B-08			CHANNEL 0 EXTERNAL DATA BIT 20
M3	2A4A01J01B-07			
N0	2A4A01J01A-08			CHANNEL 0 EXTERNAL DATA BIT 15
N1	2A4A01J01A-07			
N2	2A4A01J02B-08			CHANNEL 0 EXTERNAL DATA BIT 20
N3	2A4A01J02B-07			
O0	2A4A01J02A-08			CHANNEL 0 EXTERNAL DATA BIT 15
O1	2A4A01J02A-07			NOT(RIT 20) CHL 0 0U TO FAN IN
O2	2A0B5-B3	6-159	2A0B5-RC	NOT(RIT 18) CHL 0 0U TO FAN IN
O3	2A0B5-A3	6-159	2A0B5-RA	NOT(RIT 12) CHL 0 0U TO FAN IN
P0	2A0B5-D1	6-159	2A0B5-AD	NOT(RIT 21) CHL 0 0U TO FAN IN
P2	2A0B5-C2	6-159	2A0B5-RD	NOT(RIT 19) CHL 0 0U TO FAN IN
P3	2A0B5-B2	6-159	2A0B5-RB	NOT(RIT 13) CHL 0 0U TO FAN IN
Q0	2A0B5-D0	6-159	2A0B5-AE	NOT(RIT 14) CHL 0 0U TO FAN IN
Q1	2A0B5-E1	6-159	2A0B5-AF	
Q2	2A4A01J01C-01			CHANNEL 0 EXTERNAL DATA BIT 22
Q3	2A4A01J01C-02			
R0	2A0B2-S2	6-131	2A0B9-AQ	CHL 0 FAN OUT BIT 16 D4 TO 0U
R1	2A0B5-E0	6-159	2A0B5-AG	NOT(RIT 15) CHL 0 0U TO FAN IN
R2	2A4A01J02C-01			CHANNEL 0 EXTERNAL DATA BIT 16
R3	2A4A01J02C-02			NOT(RIT 22) CHL 0 0U TO FAN IN
S0	2A4A01J01A-10			CHANNEL 0 EXTERNAL DATA BIT 16
S1	2A4A01J01A-09			NOT(RIT 23) CHL 0 0U TO FAN IN
S3	2A0B5-C3	6-159	2A0B5-RE	CHL 0 NOT(CLEAR 0 REG UPPER)
T0	2A4A01J02A-10			CHL 0 ENABLE 0U TRANSMISSION
T1	2A4A01J02A-09			CHL 0 EXTERNAL PARITY BIT 2
T3	2A0B5-D2	6-159	2A0B5-RG	
U0	2A0A7-T2	6-133		
U1	2A0A7-S0	6-133		
U2	2A4A01J01C-05			NOT(RIT 17) CHL 0 0U TO FAN IN
U3	2A4A01J01C-06			NOT(RIT 16) CHL 0 0U TO FAN IN
V0	2A0B5-B0	6-159	2A0B5-AB	
V1	2A0B5-C0	6-159	2A0B5-AC	
V2	2A4A01J02C-05			CHANNEL 0 EXTERNAL DATA BIT 17
V3	2A4A01J02C-06			
W0	2A4A01J01B-02			CHANNEL 0 EXTERNAL DATA BIT 23
W1	2A4A01J01B-01			
W2	2A4A01J01C-04			
W3	2A4A01J01C-03			
X0	2A4A01J02B-02			CHANNEL 0 EXTERNAL DATA BIT 17
X1	2A4A01J02B-01			
X2	2A4A01J02C-04			CHANNEL 0 EXTERNAL DATA BIT 23
X3	2A4A01J02C-03			




Set clear of upper 12 bits set parity bit.

when parity bit = 1 F/F is clear.

TERM	TE2
TERM	A20
TERM	TE2
TERM	B20
TERM	TE2
TERM	A40


CONTROL		CHANNEL 0-0U		PRODUCT	
DEVELOPMENT DIVISION		LOC:2A0B9 PART NO.184003 SER. 008		DRAWING NO. C 60181000	
PAGE 6-143				REV. A	

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A6-U1	6-135		CHAN 1 EXT RCVR TO 0 LOWER
A3	2A0A6-P0	6-135		NOT(OL PARITY RECEIVED) CHL 1
B0	2A0A6-L1	6-135		NOT(OL PARITY GENERATED) CHL 1
Q2	2A4A02J03B-04			CHANNEL 1 EXTERNAL DATA BIT 06
B3	2A4A02J03B-03			CHL 1 D4 FAN OUT TO OL REG
C0	2A0A6-S2	6-135		0 LOWER PARITY GENERATED CHL 1
C1	2A0A6-L0	6-135		CHANNEL 1 EXTERNAL DATA BIT 06
C2	2A4A02J04B-04			CHANNEL 1 EXTERNAL DATA BIT 06
C3	2A4A02J04B-03			CHANNEL 1 EXTERNAL DATA BIT 06
D0	2B1B0-E2	6-7		LOWER PARITY BIT TO CHANNEL 1
D1	2B1B0-E3	6-7		0 LOWER PARITY RECEIVED CHL 1
D3	2A0A6-H1	6-135		CHANNEL 1 EXTERNAL DATA BIT 00
E0	2A4A02J03A-02			CHL 1 FAN OUT BIT 11 D4 TO OL
E1	2A4A02J03A-01			CHL 1 FAN OUT BIT 07 D4 TO OL
E2	2A0A2-D2	6-139	2A0A8-RH	CHANNEL 1 EXTERNAL DATA BIT 00
E3	2A0A2-H3	6-139	2A0A8-RE	CHL 1 FAN OUT BIT 10 D4 TO OL
F0	2A4A02J04A-02			CHANNEL 1 EXTERNAL DATA BIT 00
F1	2A4A02J04A-01			CHL 1 FAN OUT BIT 10 D4 TO OL
F2	2A0A3-D2	6-137	2A0A8-RO	CHL 1 FAN OUT BIT 09 D4 TO OL
F3	2A0A6-D2	6-135	2A0A8-RJ	CHL 1 FAN OUT BIT 09 D4 TO OL
G0	2A0A6-H3	6-135	2A0A8-AF	CHL 1 FAN OUT BIT 05 D4 TO OL
G1	2A0A6-B0	6-135	2A0A8-AE	CHL 1 FAN OUT BIT 01 D4 TO OL
Q2	2A4A02J03B-06			CHANNEL 1 EXTERNAL DATA BIT 07
Q3	2A4A02J03B-05			CHL 1 FAN OUT BIT 00 D4 TO OL
H0	2A0A7-B0	6-133	2A0A8-AS	CHL 1 FAN OUT BIT 00 D4 TO OL
H1	2A0A2-B0	6-139	2A0A8-AG	CHL 1 FAN OUT BIT 03 D4 TO OL
H2	2A4A02J04B-06			CHANNEL 1 EXTERNAL DATA BIT 07
H3	2A4A02J04B-05			CHANNEL 1 EXTERNAL DATA BIT 07
I0	2A4A02J03A-04			CHANNEL 1 EXTERNAL DATA BIT 01
I1	2A4A02J03A-03			CHL 1 FAN OUT BIT 08 D4 TO OL
I3	2A0A7-D2	6-133	2A0A8-RW	CHANNEL 1 EXTERNAL DATA BIT 01
J0	2A4A02J04A-04			CHANNEL 1 EXTERNAL DATA BIT 01
J1	2A4A02J04A-03			CHL 1 FAN OUT BIT 06 D4 TO OL
J3	2A0A3-H3	6-137	2A0A8-RZ	CHL 1 FAN OUT BIT 02 D4 TO OL
K0	2A0A3-B0	6-137	2A0A8-AR	CHANNEL 1 EXTERNAL DATA BIT 09
K2	2A4A02J03B-09			CHANNEL 1 EXTERNAL DATA BIT 02
K3	2A4A02J03B-10			CHANNEL 1 EXTERNAL DATA BIT 09
L0	2A4A02J04A-05			CHANNEL 1 EXTERNAL DATA BIT 02
L1	2A4A02J04A-06			CHANNEL 1 EXTERNAL DATA BIT 02
L2	2A4A02J04B-09			CHANNEL 1 EXTERNAL DATA BIT 02
L3	2A4A02J04B-10			CHANNEL 1 EXTERNAL DATA BIT 02
M0	2A4A02J03A-05			CHANNEL 1 EXTERNAL DATA BIT 08
M1	2A4A02J03A-06			CHANNEL 1 EXTERNAL DATA BIT 03
M2	2A4A02J03B-08			CHANNEL 1 EXTERNAL DATA BIT 08
M3	2A4A02J03B-07			CHANNEL 1 EXTERNAL DATA BIT 03
N0	2A4A02J03A-08			CHANNEL 1 EXTERNAL DATA BIT 08
N1	2A4A02J03A-07			CHANNEL 1 EXTERNAL DATA BIT 08
N2	2A4A02J04B-08			CHANNEL 1 EXTERNAL DATA BIT 03
N3	2A4A02J04B-07			CHANNEL 1 EXTERNAL DATA BIT 03
O0	2A4A02J04A-08			CHANNEL 1 EXTERNAL DATA BIT 03
O1	2A4A02J04A-07			NOT(RIT 08) CHL 1 OL TO FAN IN
Q2	2A0A4-I2	6-157	2A0A4-RK	NOT(RIT 06) CHL 1 OL TO FAN IN
Q3	2A0A4-H3	6-157	2A0A4-RJ	NOT(RIT 00) CHL 1 OL TO FAN IN
P0	2A0A4-H0	6-157	2A0A4-AN	NOT(RIT 09) CHL 1 OL TO FAN IN
P2	2A0A4-I3	6-157	2A0A4-RL	NOT(RIT 07) CHL 1 OL TO FAN IN
P3	2A0A4-G3	6-157	2A0A4-RH	NOT(RIT 02) CHL 1 OL TO FAN IN
Q0	2A0A4-H1	6-157	2A0A4-AM	NOT(RIT 01) CHL 1 OL TO FAN IN
Q1	2A0A4-G0	6-157	2A0A4-AL	NOT(RIT 02) CHL 1 OL TO FAN IN
Q2	2A4A02J03C-01			CHANNEL 1 EXTERNAL DATA BIT 10
Q3	2A4A02J03C-02			CHANNEL 1 EXTERNAL DATA BIT 10
R0	2A0A7-H3	6-133	2A0A8-AQ	CHL 1 FAN OUT BIT 04 D4 TO OL
R1	2A0A4-G1	6-157	2A0A4-AK	NOT(RIT 03) CHL 1 OL TO FAN IN
R2	2A4A02J04C-01			CHANNEL 1 EXTERNAL DATA BIT 10
R3	2A4A02J04C-02			CHANNEL 1 EXTERNAL DATA BIT 04
S0	2A4A02J03A-10			NOT(RIT 10) CHL 1 OL TO FAN IN
S1	2A4A02J03A-09			CHANNEL 1 EXTERNAL DATA BIT 04
S3	2A0A4-J2	6-157	2A0A4-RM	NOT(RIT 11) CHL 1 OL TO FAN IN
T0	2A4A02J04A-10			CHL 1 NOT(CLEAR 0 REG LOWER)
T1	2A4A02J04A-09			CHL 1 ENABLE OL TRANSMISSION
T3	2A0A4-J3	6-157	2A0A4-RN	CHL 1 EXTERNAL PARITY BIT 1
U0	2A0A6-N3	6-135		
U1	2A0A6-S1	6-135		
U2	2A4A02J03C-05			
U3	2A4A02J03C-06			
V0	2A0A4-F1	6-157	2A0A4-AH	NOT(RIT 05) CHL 1 OL TO FAN IN
V1	2A0A4-F0	6-157	2A0A4-AJ	NOT(RIT 04) CHL 1 OL TO FAN IN
V2	2A4A02J04C-05			CHL 1 EXTERNAL PARITY BIT 1
V3	2A4A02J04C-06			CHANNEL 1 EXTERNAL DATA BIT 05
W0	2A4A02J03B-02			CHANNEL 1 EXTERNAL DATA BIT 05
W1	2A4A02J03B-01			CHANNEL 1 EXTERNAL DATA BIT 05
W2	2A4A02J03C-04			CHANNEL 1 EXTERNAL DATA BIT 11
W3	2A4A02J03C-03			CHANNEL 1 EXTERNAL DATA BIT 05
X0	2A4A02J04B-02			CHANNEL 1 EXTERNAL DATA BIT 05
X1	2A4A02J04B-01			CHANNEL 1 EXTERNAL DATA BIT 05
X2	2A4A02J04C-04			CHANNEL 1 EXTERNAL DATA BIT 11
X3	2A4A02J04C-03			CHANNEL 1 EXTERNAL DATA BIT 11






PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A6-V1	6-135		CHAN 1 EXT RCVR TO 0 UPPER
A3	2A0A6-P1	6-135		NOT(OU PARITY RECEIVED) CHL 1
B0	2A0A6-N0	6-135		NOT(OU PARITY GENERATED) CHL 1
B2	2A4A02J01B-04			CHANNEL 1 EXTERNAL DATA BIT 18
B3	2A4A02J01B-03			CHL 1 D4 FAN OUT TO OU REG
C0	2A0A6+03	6-135		0 UPPER PARITY GENERATED CHL 1
C1	2A0A6+00	6-135		
C2	2A4A02J02B-04			CHANNEL 1 EXTERNAL DATA BIT 18
C3	2A4A02J02B-03			
D0	2R1A0-E2	6-5		UPPER PARITY BIT TO CHANNEL 1
D1	2R1A0-E3	6-5		0 UPPER PARITY RECEIVED CHL 1
D3	2A0A6-01	6-135		
E0	2A4A02J01A-02			CHANNEL 1 EXTERNAL DATA BIT 12
E1	2A4A02J01A-01			CHL 1 FAN OUT BIT 23 D4 TO OU
E2	2A0B3-S3	6-129	2A0B8-BH	CHL 1 FAN OUT BIT 19 D4 TO OU
E3	2A0B3-H0	6-129	2A0B8-BE	
F0	2A4A02J02A-02			CHANNEL 1 EXTERNAL DATA BIT 12
F1	2A4A02J02A-01			CHL 1 FAN OUT BIT 22 D4 TO OU
F2	2A0B6-H0	6-127	2A0B8-BO	CHL 1 FAN OUT BIT 21 D4 TO OU
F3	2A0B7-H0	6-125	2A0B8-BJ	CHL 1 FAN OUT BIT 17 D4 TO OU
G0	2A0B7-C1	6-125	2A0B8-AF	CHL 1 FAN OUT BIT 13 D4 TO OU
G1	2A0B7-S3	6-125	2A0B8-AE	
G2	2A4A02J01B-06			CHANNEL 1 EXTERNAL DATA BIT 19
G3	2A4A02J01B-05			CHL 1 FAN OUT BIT 12 D4 TO OU
H0	2A0A7-U2	6-133	2A0B8-AS	CHL 1 FAN OUT BIT 15 D4 TO OU
H1	2A0B3-C1	6-129	2A0B8-AG	
H2	2A4A02J02B-06			CHANNEL 1 EXTERNAL DATA BIT 19
H3	2A4A02J02B-05			
I0	2A4A02J01A-04			CHANNEL 1 EXTERNAL DATA BIT 13
I1	2A4A02J01A-03			CHL 1 FAN OUT BIT 20 D4 TO OU
I3	2A0B2-H0	6-131	2A0B8-BW	
J0	2A4A02J02A-04			CHANNEL 1 EXTERNAL DATA BIT 13
J1	2A4A02J02A-03			CHL 1 FAN OUT BIT 18 D4 TO OU
J3	2A0B6-C1	6-127	2A0B8-BZ	CHL 1 FAN OUT BIT 14 D4 TO OU
K0	2A0B6-S3	6-127	2A0B8-AR	CHANNEL 1 EXTERNAL DATA BIT 21
K2	2A4A02J01B-09			CHANNEL 1 EXTERNAL DATA BIT 14
K3	2A4A02J01B-10			
L0	2A4A02J02A-05			CHANNEL 1 EXTERNAL DATA BIT 21
L1	2A4A02J02A-06			
L2	2A4A02J02B-09			CHANNEL 1 EXTERNAL DATA BIT 14
L3	2A4A02J02B-10			
M0	2A4A02J01A-05			CHANNEL 1 EXTERNAL DATA BIT 20
M1	2A4A02J01A-06			
M2	2A4A02J01B-08			CHANNEL 1 EXTERNAL DATA BIT 15
M3	2A4A02J01B-07			
N1	2A4A02J01A-08			CHANNEL 1 EXTERNAL DATA BIT 20
N2	2A4A02J01A-07			
N3	2A4A02J02B-08			CHANNEL 1 EXTERNAL DATA BIT 15
N4	2A4A02J02B-07			
N0	2A4A02J02A-08			CHANNEL 1 EXTERNAL DATA BIT 15
O1	2A4A02J02A-07			NOT(RIT 20) CHL 1 0U TO FAN IN
O2	2A0B5-I2	6-159	2A0B5-RK	NOT(RIT 18) CHL 1 0U TO FAN IN
O3	2A0B5-H3	6-159	2A0B5-RJ	NOT(RIT 12) CHL 1 0U TO FAN IN
P0	2A0B5-H0	6-159	2A0B5-AN	NOT(RIT 21) CHL 1 0U TO FAN IN
P2	2A0B5-I3	6-159	2A0B5-BL	NOT(RIT 19) CHL 1 0U TO FAN IN
P3	2A0B5-G3	6-159	2A0B5-BH	NOT(RIT 13) CHL 1 0U TO FAN IN
Q0	2A0B5-H1	6-159	2A0B5-AM	NOT(RIT 14) CHL 1 0U TO FAN IN
Q1	2A0B5-G0	6-159	2A0B5-AL	CHANNEL 1 EXTERNAL DATA BIT 22
Q2	2A4A02J01C-01			CHL 1 FAN OUT BIT 16 D4 TO OU
Q3	2A4A02J01C-02			NOT(RIT 15) CHL 1 0U TO FAN IN
R0	2A0B2-S3	6-131	2A0B8-AQ	CHANNEL 1 EXTERNAL DATA BIT 22
R1	2A0B5-G1	6-159	2A0B5-AK	
R2	2A4A02J02C-01			CHANNEL 1 EXTERNAL DATA BIT 16
R3	2A4A02J02C-02			NOT(RIT 22) CHL 1 0U TO FAN IN
S0	2A4A02J01A-10			CHANNEL 1 EXTERNAL DATA BIT 16
S1	2A4A02J01A-09			NOT(BIT 23) CHL 1 0U TO FAN IN
S3	2A0B5-J2	6-159	2A0B5-BM	CHL 1 NOT(CLEAR 0 REG UPPER)
T0	2A4A02J02A-10			CHL 1 ENABLE OU TRANSMISSION
T1	2A4A02J02A-09			CHAN 1 EXT PARITY BIT 2
T3	2A0B5-J3	6-159	2A0B5-BN	
U0	2A0A6-T2	6-135		NOT(BIT 17) CHL 1 0U TO FAN IN
U1	2A0A6-S0	6-135		NOT(RIT 16) CHL 1 0U TO FAN IN
U2	2A4A02J01C-05			CHAN 1 EXT PARITY BIT 2
U3	2A4A02J01C-06			
V0	2A0B5-F1	6-159	2A0B5-AH	
V1	2A0B5-F0	6-159	2A0B5-AJ	
V2	2A4A02J02C-05			CHANNEL 1 EXTERNAL DATA BIT 17
V3	2A4A02J02C-06			
W0	2A4A02J01B-02			CHANNEL 1 EXTERNAL DATA BIT 23
W1	2A4A02J01B-01			
W2	2A4A02J01C-04			CHANNEL 1 EXTERNAL DATA BIT 17
W3	2A4A02J01C-03			
X0	2A4A02J02B-02			CHANNEL 1 EXTERNAL DATA BIT 17
X1	2A4A02J02B-01			
X2	2A4A02J02C-04			CHANNEL 1 EXTERNAL DATA BIT 23
X3	2A4A02J02C-03			



333


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A3-U1	6-137		CHAN 2 EXT RCVR TO 0 LOWER
A3	2A0A3-P0	6-137		NOT(OL PARITY RECEIVED) CHL 2
B0	2A0A3-L1	6-137		NOT(OL PARITY GENERATED) CHL 2
B2	2A4A03J03R-04			CHANNEL 2 EXTERNAL DATA BIT 06
B3	2A4A03J03R-03			CHL 2 D4 FAN OUT TO OL REG
C0	2A0A3-S2	6-137		0 LWR PARITY GENERATED-CHAN 2
C1	2A0A3-L0	6-137		
C2	2A4A03J04B-04			CHANNEL 2 EXTERNAL DATA BIT 06
C3	2A4A03J04B-03			
D0	2B1B0-C2	6-7		NOT LOWER PARITY BIT TO CHAN 2
D1	2B1B0-C3	6-7		0 LOWER PARITY RECEIVED CHL 2
D3	2A0A3-M1	6-137		
E0	2A4A03J03A-02			CHANNEL 2 EXTERNAL DATA BIT 00
E1	2A4A03J03A-01			CHL 2 FAN OUT BIT 11 D4 TO OL
E2	2A0A2-B2	6-139	2A0A1-RH	CHL 2 FAN OUT BIT 07 D4 TO OL
E3	2A0A2-R3	6-139	2A0A1-BE	
F0	2A4A03J04A-02			CHANNEL 2 EXTERNAL DATA BIT 00
F1	2A4A03J04A-01			CHL 2 FAN OUT BIT 10 D4 TO OL
F2	2A0A3-B2	6-137	2A0A1-RO	CHL 2 FAN OUT BIT 09 D4 TO OL
F3	2A0A6-B2	6-135	2A0A1-RJ	CHL 2 FAN OUT BIT 05 D4 TO OL
G0	2A0A6-R3	6-135	2A0A1-AF	CHL 2 FAN OUT BIT 01 D4 TO OL
G1	2A0A6-B1	6-135	2A0A1-AE	
G2	2A4A03J03B-06			CHANNEL 2 EXTERNAL DATA BIT 07
G3	2A4A03J03B-05			CHL 2 FAN OUT BIT 00 D4 TO OL
H0	2A0A7-B1	6-133	2A0A1-AS	CHL 2 FAN OUT BIT 03 D4 TO OL
H1	2A0A2-B1	6-139	2A0A1-AG	
H2	2A4A03J04B-06			CHANNEL 2 EXTERNAL DATA BIT 07
H3	2A4A03J04B-05			
I0	2A4A03J03A-04			CHANNEL 2 EXTERNAL DATA BIT 01
I1	2A4A03J03A-03			CHL 2 FAN OUT BIT 08 D4 TO OL
I3	2A0A7-B2	6-133	2A0A1-RH	
J0	2A4A03J04A-04			CHANNEL 2 EXTERNAL DATA BIT 01
J1	2A0A3-R3	6-137	2A0A1-BZ	CHL 2 FAN OUT BIT 06 D4 TO OL
J3	2A0A3-B1	6-137	2A0A1-AR	CHL 2 FAN OUT BIT 02 D4 TO OL
K2	2A4A03J03R-09			CHANNEL 2 EXTERNAL DATA BIT 09
K3	2A4A03J03B-10			
L0	2A4A03J04A-05			CHANNEL 2 EXTERNAL DATA BIT 02
L1	2A4A03J04A-06			
L2	2A4A03J04B-09			CHANNEL 2 EXTERNAL DATA BIT 09
L3	2A4A03J04B-10			
M0	2A4A03J03A-05			CHANNEL 2 EXTERNAL DATA BIT 02
M1	2A4A03J03A-06			
M2	2A4A03J03B-08			CHANNEL 2 EXTERNAL DATA BIT 08
M3	2A4A03J03B-07			
N0	2A4A03J03A-08			CHANNEL 2 EXTERNAL DATA BIT 03
N1	2A4A03J03A-07			
N2	2A4A03J04B-08			CHANNEL 2 EXTERNAL DATA BIT 08
N3	2A4A03J04B-07			
O0	2A4A03J04A-08			CHANNEL 2 EXTERNAL DATA BIT 03
O1	2A4A03J04A-07			
O2	2A0A4-U3	6-157	2A0A4-RT	NOT(RIT 08) CHL 2 OL TO FAN IN
O3	2A0A4-R2	6-157	2A0A4-RQ	NOT(RIT 06) CHL 2 OL TO FAN IN
P0	2A0A4-P0	6-157	2A0A4-AQ	NOT(RIT 00) CHL 2 OL TO FAN IN
P2	2A0A4-T3	6-157	2A0A4-RS	NOT(RIT 09) CHL 2 OL TO FAN IN
P3	2A0A4-S3	6-157	2A0A4-RR	NOT(RIT 07) CHL 2 OL TO FAN IN
Q0	2A0A4-D1	6-157	2A0A4-AP	NOT(RIT 01) CHL 2 OL TO FAN IN
Q1	2A0A4-P1	6-157	2A0A4-AR	NOT(RIT 02) CHL 2 OL TO FAN IN
Q2	2A4A03J03C-01			CHANNEL 2 EXTERNAL DATA BIT 10
Q3	2A4A03J03C-02			
R0	2A0A7-R3	6-133	2A0A1-AQ	CHL 2 FAN OUT BIT 04 D4 TO OL
R1	2A0A4-U0	6-157	2A0A4-AO	NOT(RIT 03) CHL 2 OL TO FAN IN
R2	2A4A03J04C-01			CHANNEL 2 EXTERNAL DATA BIT 10
R3	2A4A03J04C-02			
S0	2A4A03J03A-10			CHANNEL 2 EXTERNAL DATA BIT 04
S1	2A4A03J03A-09			NOT(RIT 10) CHL 2 OL TO FAN IN
S3	2A0A4-R3	6-157	2A0A4-RP	
T0	2A4A03J04A-10			CHANNEL 2 EXTERNAL DATA BIT 04
T1	2A4A03J04A-09			NOT(RIT 11) CHL 2 OL TO FAN IN
T3	2A0A4-Q2	6-157	2A0A4-RO	CHL 2 NOT(CLEAR 0 REG LOWER)
U0	2A0A3-N3	6-137		CHL 2 ENABLE OL TRANSMISSION
U1	2A0A3-S1	6-137		CHL 2 EXTERNAL PARITY BIT 1
U2	2A4A03J03C-05			
U3	2A4A03J03C-06			
V0	2A0A4-R0	6-157	2A0A4-AT	NOT(RIT 05) CHL 2 OL TO FAN IN
V1	2A0A4-U0	6-157	2A0A4-AS	NOT(RIT 04) CHL 2 OL TO FAN IN
V2	2A4A03J04C-05			CHANNEL 2 EXTERNAL DATA BIT 05
V3	2A4A03J04C-06			
W0	2A4A03J03R-02			CHANNEL 2 EXTERNAL DATA BIT 05
W1	2A4A03J03B-01			
W2	2A4A03J03C-04			CHANNEL 2 EXTERNAL DATA BIT 11
W3	2A4A03J03C-03			
X0	2A4A03J04B-02			CHANNEL 2 EXTERNAL DATA BIT 05
X1	2A4A03J04B-01			
X2	2A4A03J04C-04			CHANNEL 2 EXTERNAL DATA BIT 11
X3	2A4A03J04C-03			



TERM TE2 A20	TERM TE2 A40	TERM TE2 B20	<b>CONTROL DATA</b> DEVELOPMENT DIVISION	<b>CHANNEL 2-0L</b> LOC: 2A0AI PART NO.184003 SER.002	PRODUCT SIZE DRAWING NO. <b>C 60181000</b>	REV. <b>A</b>

335


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A3-V1	6-137		CHAN 2 EXT RCVR TO 0 UPPER
A3	2A0A3-P1	6-137		NOT(OU PARITY RECEIVED) CHL 2
B0	2A0A3-N0	6-137		NOT(OU PARITY GENERATED) CHL 2
B2	2A4A03J01B-04			CHANNEL 2 EXTERNAL DATA BIT 18
B3	2A4A03J01B-03			CHL 2 D4 FAN OUT TO OU REG
C0	2A0A3-03	6-137		0 UPPER PARITY GENERATED CHL 2
C1	2A0A3-00	6-137		
C2	2A4A03J02B-04			CHANNEL 2 EXTERNAL DATA BIT 18
C3	2A4A03J02B-03			
D0	2R1A0-C2	6-5		
D1	2R1A0-C3	6-5		NOT UPPER PARITY BIT TO CHAN 2
D3	2A0A3-01	6-137		0 UPPER PARITY RECEIVED CHL 2
E0	2A4A03J01A-02			CHANNEL 2 EXTERNAL DATA BIT 12
E1	2A4A03J01A-01			CHL 2 FAN OUT BIT 23 D4 TO OU
E2	2A0B3-V2	6-129	2A0B1-RH	CHL 2 FAN OUT BIT 19 D4 TO OU
E3	2A0B3-M1	6-129	2A0B1-RE	CHL 2 FAN OUT BIT 19 D4 TO OU
F0	2A4A03J02A-02			CHANNEL 2 EXTERNAL DATA BIT 12
F1	2A4A03J02A-01			CHL 2 FAN OUT BIT 22 D4 TO OU
F2	2A0B6-M1	6-127	2A0B1-RO	CHL 2 FAN OUT BIT 21 D4 TO OU
F3	2A0B7-M1	6-125	2A0B1-RJ	CHL 2 FAN OUT BIT 21 D4 TO OU
G0	2A0B7-F1	6-125	2A0B1-AF	CHL 2 FAN OUT BIT 17 D4 TO OU
G1	2A0B7-V2	6-125	2A0B1-AE	CHL 2 FAN OUT BIT 13 D4 TO OU
G2	2A4A03J01B-06			CHANNEL 2 EXTERNAL DATA BIT 19
G3	2A4A03J01B-05			CHL 2 FAN OUT BIT 12 D4 TO OU
H0	2A0A7-X3	6-133	2A0B1-AS	CHL 2 FAN OUT BIT 15 D4 TO OU
H1	2A0B3-F1	6-129	2A0B1-AG	
H2	2A4A03J02B-06			CHANNEL 2 EXTERNAL DATA BIT 19
H3	2A4A03J02B-05			
I0	2A4A03J01A-04			CHANNEL 2 EXTERNAL DATA BIT 13
I1	2A4A03J01A-03			CHL 2 FAN OUT BIT 20 D4 TO OU
I3	2A0B2-M1	6-131	2A0B1-BW	
J0	2A4A03J02A-04			CHANNEL 2 EXTERNAL DATA BIT 13
J1	2A4A03J02A-03			CHL 2 FAN OUT BIT 18 D4 TO OU
J3	2A0B6-F1	6-127	2A0B1-RZ	CHL 2 FAN OUT BIT 14 D4 TO OU
K0	2A0B6-V2	6-127	2A0B1-AR	CHANNEL 2 EXTERNAL DATA BIT 21
K2	2A4A03J01B-09			CHANNEL 2 EXTERNAL DATA BIT 14
K3	2A4A03J01B-10			
L0	2A4A03J02A-05			CHANNEL 2 EXTERNAL DATA BIT 21
L1	2A4A03J02A-06			
L2	2A4A03J02B-09			CHANNEL 2 EXTERNAL DATA BIT 14
L3	2A4A03J02B-10			
M0	2A4A03J01A-05			CHANNEL 2 EXTERNAL DATA BIT 20
M1	2A4A03J01A-06			CHANNEL 2 EXTERNAL DATA BIT 15
M2	2A4A03J01B-08			
M3	2A4A03J01B-07			CHANNEL 2 EXTERNAL DATA BIT 20
N0	2A4A03J01A-08			CHANNEL 2 EXTERNAL DATA BIT 15
N1	2A4A03J01A-07			
N2	2A4A03J02B-08			CHANNEL 2 EXTERNAL DATA BIT 20
N3	2A4A03J02B-07			
O0	2A4A03J02A-08			CHANNEL 2 EXTERNAL DATA BIT 15
O1	2A4A03J02A-07			NOT(RIT 20) CHL 2 OU TO FAN IN
O2	2A0B5-U3	6-159	2A0B5-RT	NOT(RIT 18) CHL 2 OU TO FAN IN
O3	2A0B5-R2	6-159	2A0B5-RO	NOT(RIT 12) CHL 2 OU TO FAN IN
P0	2A0B5-P0	6-159	2A0B5-AQ	NOT(RIT 21) CHL 2 OU TO FAN IN
P2	2A0B5-T3	6-159	2A0B5-RS	NOT(RIT 19) CHL 2 OU TO FAN IN
P3	2A0B5-S3	6-159	2A0B5-RR	NOT(RIT 13) CHL 2 OU TO FAN IN
Q0	2A0B5-01	6-159	2A0B5-AP	NOT(RIT 14) CHL 2 OU TO FAN IN
Q1	2A0B5-P1	6-159	2A0B5-AR	
Q2	2A4A03J01C-01			CHANNEL 2 EXTERNAL DATA BIT 22
Q3	2A4A03J01C-02			
R0	2A0B2-V2	6-131	2A0B1-AQ	CHL 2 FAN OUT BIT 16 D4 TO OU
R1	2A0B5-00	6-159	2A0B5-A0	NOT(RIT 15) CHL 2 OU TO FAN IN
R2	2A4A03J02C-01			CHANNEL 2 EXTERNAL DATA BIT 22
R3	2A4A03J02C-02			
S0	2A4A03J01A-10			CHANNEL 2 EXTERNAL DATA BIT 16
S1	2A4A03J01A-09			NOT(RIT 22) CHL 2 OU TO FAN IN
S3	2A0B5-R3	6-159	2A0B5-RP	
T0	2A4A03J02A-10			CHANNEL 2 EXTERNAL DATA BIT 16
T1	2A4A03J02A-09			NOT(RIT 23) CHL 2 OU TO FAN IN
T3	2A0B5-Q2	6-159	2A0B5-RO	CHL 2 NOT(CLEAR 0 REG UPPER)
U0	2A0A3-T2	6-137		CHL 2 ENABLE OU TRANSMISSION
U1	2A0A3-S0	6-137		CHAN 2 EXT PARITY BIT 2
U2	2A4A03J01C-05			
U3	2A4A03J01C-06			
V0	2A0B5-R0	6-159	2A0B5-AT	NOT(RIT 17) CHL 2 OU TO FAN IN
V1	2A0B5-Q0	6-159	2A0B5-AS	NOT(RIT 16) CHL 2 OU TO FAN IN
V2	2A4A03J02C-05			CHAN 2 EXT PARITY BIT 2
V3	2A4A03J02C-06			
W0	2A4A03J01B-02			CHANNEL 2 EXTERNAL DATA BIT 17
W1	2A4A03J01B-01			
W2	2A4A03J01C-04			CHANNEL 2 EXTERNAL DATA BIT 23
W3	2A4A03J01C-03			
X0	2A4A03J02B-02			CHANNEL 2 EXTERNAL DATA BIT 17
X1	2A4A03J02B-01			
X2	2A4A03J02C-04			CHANNEL 2 EXTERNAL DATA BIT 23
X3	2A4A03J02C-03			



CONTROL DATA		CHANNEL 2-0U		PRODUCT	
DEVELOPMENT DIVISION		LOC:2A0B1 PART NO.184003 SER.010		DRAWING NO. C 50181000	
				REV. A	
				PAGE 6-151	

337

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A2-U1	6-139		CHAN 3 EXT RCVR TO 0 LOWER
A3	2A0A2-P0	6-139		NOT(OL PARITY RECEIVED) CHL 3
B0	2A0A2-L1	6-139		NOT(OL PARITY GENERATED) CHL 3
B2	2A4A04J03B-04			CHANNEL 3 EXTERNAL DATA BIT 06
B3	2A4A04J03B-03			CHL 3 D4 FAN OUT TO OL REG
C0	2A0A2-S2	6-139		0 LWR PARITY GENERATED=CHAN 3
C1	2A0A2-L0	6-139		CHANNEL 3 EXTERNAL DATA BIT 06
C2	2A4A04J04B-04			CHANNEL 3 EXTERNAL DATA BIT 06
C3	2A4A04J04B-03			CHANNEL 3 EXTERNAL DATA BIT 06
D0	2B1B0-D2	6-7		NOT LOWER PARITY BIT TO CHAN 3
D1	2B1B0-D3	6-7		0 LOWER PARITY RECEIVED CHL 3
D3	2A0A2-H1	6-139		CHANNEL 3 EXTERNAL DATA BIT 08
E0	2A4A04J03A-02			CHANNEL 3 EXTERNAL DATA BIT 08
E1	2A4A04J03A-01			CHL 3 FAN OUT BIT 11 D4 TO OL
E2	2A0A2-D3	6-139	2A0A0-RH	CHL 3 FAN OUT BIT 07 D4 TO OL
E3	2A0A2-R2	6-139	2A0A0-RE	CHL 3 FAN OUT BIT 07 D4 TO OL
F0	2A4A04J04A-02			CHANNEL 3 EXTERNAL DATA BIT 08
F1	2A4A04J04A-01			CHL 3 FAN OUT BIT 10 D4 TO OL
F2	2A0A3-D3	6-137	2A0A0-RO	CHL 3 FAN OUT BIT 09 D4 TO OL
F3	2A0A6-D3	6-135	2A0A0-RJ	CHL 3 FAN OUT BIT 09 D4 TO OL
G0	2A0A6-R2	6-135	2A0A0-AF	CHL 3 FAN OUT BIT 05 D4 TO OL
G1	2A0A6-E0	6-135	2A0A0-AE	CHL 3 FAN OUT BIT 01 D4 TO OL
G2	2A4A04J03B-06			CHANNEL 3 EXTERNAL DATA BIT 07
G3	2A4A04J03B-05			CHL 3 FAN OUT BIT 00 D4 TO OL
H0	2A0A7-E0	6-133	2A0A0-AS	CHL 3 FAN OUT BIT 00 D4 TO OL
H1	2A0A2-E0	6-139	2A0A0-AG	CHL 3 FAN OUT BIT 03 D4 TO OL
H2	2A4A04J04B-06			CHANNEL 3 EXTERNAL DATA BIT 07
H3	2A4A04J04B-05			CHANNEL 3 EXTERNAL DATA BIT 07
I0	2A4A04J03A-04			CHANNEL 3 EXTERNAL DATA BIT 07
I1	2A4A04J03A-03			CHANNEL 3 EXTERNAL DATA BIT 01
I3	2A0A7-D3	6-133	2A0A0-BW	CHL 3 FAN OUT BIT 08 D4 TO OL
J0	2A4A04J04A-04			CHANNEL 3 EXTERNAL DATA BIT 01
J1	2A4A04J04A-03			CHL 3 FAN OUT BIT 06 D4 TO OL
J3	2A0A3-R2	6-137	2A0A0-RZ	CHL 3 FAN OUT BIT 02 D4 TO OL
K0	2A0A3-E0	6-137	2A0A0-AR	CHANNEL 3 EXTERNAL DATA BIT 09
K2	2A4A04J03B-09			CHANNEL 3 EXTERNAL DATA BIT 02
K3	2A4A04J03B-10			CHANNEL 3 EXTERNAL DATA BIT 09
L0	2A4A04J04A-05			CHANNEL 3 EXTERNAL DATA BIT 02
L1	2A4A04J04A-06			CHANNEL 3 EXTERNAL DATA BIT 02
L2	2A4A04J04B-09			CHANNEL 3 EXTERNAL DATA BIT 08
L3	2A4A04J04B-10			CHANNEL 3 EXTERNAL DATA BIT 03
M0	2A4A04J03A-05			CHANNEL 3 EXTERNAL DATA BIT 08
M1	2A4A04J03A-06			CHANNEL 3 EXTERNAL DATA BIT 03
M2	2A4A04J03B-08			CHANNEL 3 EXTERNAL DATA BIT 08
M3	2A4A04J03B-07			CHANNEL 3 EXTERNAL DATA BIT 03
N0	2A4A04J03A-08			CHANNEL 3 EXTERNAL DATA BIT 08
N1	2A4A04J03A-07			CHANNEL 3 EXTERNAL DATA BIT 03
N2	2A4A04J04B-08			CHANNEL 3 EXTERNAL DATA BIT 03
N3	2A4A04J04B-07			CHANNEL 3 EXTERNAL DATA BIT 08
O0	2A4A04J04A-08			CHANNEL 3 EXTERNAL DATA BIT 03
O1	2A4A04J04A-07			NOT(RIT 08) CHL 3 0L TO FAN IN
O2	2A0A4-W3	6-157	2A0A4-BW	NOT(RIT 06) CHL 3 0L TO FAN IN
O3	2A0A4-X2	6-157	2A0A4-RZ	NOT(RIT 00) CHL 3 0L TO FAN-IN
P0	2A0A4-S1	6-157	2A0A4-AW	NOT(RIT 09) CHL 3 0L TO FAN IN
P2	2A0A4-W2	6-157	2A0A4-RX	NOT(RIT 07) CHL 3 0L TO FAN IN
P3	2A0A4-X3	6-157	2A0A4-RY	NOT(RIT 01) CHL 3 0L TO FAN IN
Q0	2A0A4-S0	6-157	2A0A4-AV	NOT(RIT 02) CHL 3 0L TO FAN IN
Q1	2A0A4-X1	6-157	2A0A4-AZ	CHANNEL 3 EXTERNAL DATA BIT 10
Q2	2A4A04J03C-01			CHL 3 FAN OUT BIT 04 D4 TO OL
Q3	2A4A04J03C-02			NOT(RIT 03) CHL 3 0L TO FAN IN
R0	2A0A7-R2	6-133	2A0A0-AQ	CHANNEL 3 EXTERNAL DATA BIT 10
R1	2A0A4-R1	6-157	2A0A4-AU	CHANNEL 3 EXTERNAL DATA BIT 04
R2	2A4A04J04C-01			NOT(BIT 10) CHL 3 0L TO FAN IN
R3	2A4A04J04C-02			CHANNEL 3 EXTERNAL DATA BIT 04
S0	2A4A04J03A-10			NOT(BIT 11) CHL 3 0L TO FAN IN
S1	2A4A04J03A-09			CHL 3 NOT(CLEAR 0 REG LOWER)
S3	2A0A4-V2	6-157	2A0A4-RV	CHL 3 ENABLE OL TRANSMISSION
T0	2A4A04J04A-10			CHL 3 EXTERNAL PARITY BIT 1
T1	2A4A04J04A-09			CHANNEL 3 EXTERNAL DATA BIT 04
T3	2A0A4-V3	6-157	2A0A4-RU	NOT(BIT 11) CHL 3 0L TO FAN IN
U0	2A0A2-N3	6-139		CHL 3 NOT(CLEAR 0 REG LOWER)
U1	2A0A2-S1	6-139		CHL 3 ENABLE OL TRANSMISSION
U2	2A4A04J03C-05			CHL 3 EXTERNAL PARITY BIT 1
U3	2A4A04J03C-06			NOT(RIT 05) CHL 3 0L TO FAN IN
V0	2A0A4-X0	6-157	2A0A4-AY	NOT(RIT 04) CHL 3 0L TO FAN IN
V1	2A0A4-W0	6-157	2A0A4-AX	CHL 3 EXTERNAL PARITY BIT 1
V2	2A4A04J04C-05			CHANNEL 3 EXTERNAL DATA BIT 05
V3	2A4A04J04C-06			CHANNEL 3 EXTERNAL DATA BIT 11
W0	2A4A04J03B-02			CHANNEL 3 EXTERNAL DATA BIT 05
W1	2A4A04J03B-01			CHANNEL 3 EXTERNAL DATA BIT 05
W2	2A4A04J03C-04			CHANNEL 3 EXTERNAL DATA BIT 05
W3	2A4A04J03C-03			CHANNEL 3 EXTERNAL DATA BIT 05
X0	2A4A04J04B-02			CHANNEL 3 EXTERNAL DATA BIT 05
X1	2A4A04J04B-01			CHANNEL 3 EXTERNAL DATA BIT 05
X2	2A4A04J04C-04			CHANNEL 3 EXTERNAL DATA BIT 11
X3	2A4A04J04C-03			CHANNEL 3 EXTERNAL DATA BIT 11



TERM  
TE2  
A20


TERM  
TE2  
A40

TERM  
TE2  
B20

CONTROL DATA		PRODUCT	
DEVELOPMENT DIVISION		CHANNEL 3-0L	
LOC: 2A0A0	PART NO. 184003	SER.003	
SIZE	DRAWING NO.	REV.	
SHEET	C 60181000	A	
PAGE	6-153		

339

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A2-V1	6-139		CHAN 3 EXT RCVR TO 0 UPPER
A3	2A0A2-P1	6-139		NOT(OU PARITY RECEIVED) CHL 3
B0	2A0A2-N0	6-139		NOT(OU PARITY GENERATED) CHL 3
B2	2A4A04J01B-04			CHANNEL 3 EXTERNAL DATA BIT 18
B3	2A4A04J01B-03			CHL 3 D4 FAN OUT TO OU REG
C0	2A0A2-03	6-139		0 UPPER PARITY GENERATED CHL 3
C1	2A0A2-00	6-139		CHANNEL 3 EXTERNAL DATA BIT 18
C2	2A4A04J02B-04			CHANNEL 3 EXTERNAL DATA BIT 18
C3	2A4A04J02B-03			CHANNEL 3 EXTERNAL DATA BIT 18
D0	2B1A0-D2	6-5		NOT UPPER PARITY BIT TO CHAN 3
D1	2B1A0-D3	6-5		0 UPPER PARITY RECEIVED CHL 3
D3	2A0A2-01	6-139		CHANNEL 3 EXTERNAL DATA BIT 12
E0	2A4A04J01A-02			CHL 3 FAN OUT BIT 23 D4 TO OU
E1	2A4A04J01A-01			CHL 3 FAN OUT BIT 19 D4 TO OU
E2	2A0B3-V3	6-129	2A0B0-RH	CHANNEL 3 EXTERNAL DATA BIT 12
E3	2A0B3-H0	6-129	2A0B0-BE	CHL 3 FAN OUT BIT 19 D4 TO OU
F0	2A4A04J02A-02			CHANNEL 3 EXTERNAL DATA BIT 12
F1	2A4A04J02A-01			CHL 3 FAN OUT BIT 22 D4 TO OU
F2	2A0B6-H0	6-127	2A0B0-RO	CHL 3 FAN OUT BIT 21 D4 TO OU
F3	2A0B7-H0	6-125	2A0B0-RJ	CHL 3 FAN OUT BIT 22 D4 TO OU
G0	2A0B7-F0	6-125	2A0B0-AF	CHL 3 FAN OUT BIT 17 D4 TO OU
G1	2A0B7-V3	6-125	2A0B0-AE	CHL 3 FAN OUT BIT 13 D4 TO OU
G2	2A4A04J01B-06			CHANNEL 3 EXTERNAL DATA BIT 19
G3	2A4A04J01B-05			CHL 3 FAN OUT BIT 12 D4 TO OU
H0	2A0A7-X2	6-133	2A0B0-AS	CHL 3 FAN OUT BIT 12 D4 TO OU
H1	2A0B3-F0	6-129	2A0B0-AG	CHL 3 FAN OUT BIT 15 D4 TO OU
H2	2A4A04J02B-06			CHANNEL 3 EXTERNAL DATA BIT 19
H3	2A4A04J02B-05			CHANNEL 3 EXTERNAL DATA BIT 19
H4	2A4A04J01A-04			CHANNEL 3 EXTERNAL DATA BIT 13
I1	2A4A04J01A-03			CHANNEL 3 EXTERNAL DATA BIT 13
I3	2A0B2-H0	6-131	2A0B0-BW	CHL 3 FAN OUT BIT 20 D4 TO OU
J0	2A4A04J02A-04			CHANNEL 3 EXTERNAL DATA BIT 13
J1	2A4A04J02A-03			CHL 3 FAN OUT BIT 18 D4 TO OU
J3	2A0B6-F0	6-127	2A0B0-RZ	CHL 3 FAN OUT BIT 14 D4 TO OU
K0	2A0B6-V3	6-127	2A0B0-AR	CHANNEL 3 EXTERNAL DATA BIT 21
K2	2A4A04J01B-09			CHANNEL 3 EXTERNAL DATA BIT 14
K3	2A4A04J01B-10			CHANNEL 3 EXTERNAL DATA BIT 21
L0	2A4A04J02A-05			CHANNEL 3 EXTERNAL DATA BIT 14
L1	2A4A04J02A-06			CHANNEL 3 EXTERNAL DATA BIT 14
L2	2A4A04J02B-09			CHANNEL 3 EXTERNAL DATA BIT 20
L3	2A4A04J02B-10			CHANNEL 3 EXTERNAL DATA BIT 15
M0	2A4A04J01A-05			CHANNEL 3 EXTERNAL DATA BIT 20
M1	2A4A04J01A-06			CHANNEL 3 EXTERNAL DATA BIT 15
M2	2A4A04J01B-08			CHANNEL 3 EXTERNAL DATA BIT 15
M3	2A4A04J01B-07			CHANNEL 3 EXTERNAL DATA BIT 15
N0	2A4A04J01A-08			CHANNEL 3 EXTERNAL DATA BIT 15
N1	2A4A04J01A-07			CHANNEL 3 EXTERNAL DATA BIT 15
N2	2A4A04J02B-08			CHANNEL 3 EXTERNAL DATA BIT 15
N3	2A4A04J02B-07			CHANNEL 3 EXTERNAL DATA BIT 15
O0	2A4A04J02A-08			CHANNEL 3 EXTERNAL DATA BIT 15
O1	2A4A04J02A-07			CHANNEL 3 EXTERNAL DATA BIT 15
Q2	2A0B5-H3	6-159	2A0B5-BW	NOT(RIT 20) CHL 3 OU TO FAN IN
Q3	2A0B5-X2	6-159	2A0B5-RZ	NOT(RIT 18) CHL 3 OU TO FAN IN
P0	2A0B5-S1	6-159	2A0B5-AW	NOT(RIT 12) CHL 3 OU TO FAN IN
P2	2A0B5-H2	6-159	2A0B5-RX	NOT(RIT 21) CHL 3 OU TO FAN IN
P3	2A0B5-X3	6-159	2A0B5-RY	NOT(RIT 19) CHL 3 OU TO FAN IN
Q0	2A0B5-S0	6-159	2A0B5-AV	NOT(RIT 13) CHL 3 OU TO FAN IN
Q1	2A0B5-X1	6-159	2A0B5-AZ	NOT(RIT 14) CHL 3 OU TO FAN IN
Q2	2A4A04J01C-01			CHANNEL 3 EXTERNAL DATA BIT 22
Q3	2A4A04J01C-02			CHL 3 FAN OUT BIT 16 D4 TO OU
R0	2A0B2-V3	6-131	2A0B0-A0	NOT(RIT 15) CHL 3 OU TO FAN IN
R1	2A0B5-R1	6-159	2A0B5-AU	CHANNEL 3 EXTERNAL DATA BIT 22
R2	2A4A04J02C-01			CHANNEL 3 EXTERNAL DATA BIT 16
R3	2A4A04J02C-02			NOT(RIT 23) CHL 3 OU TO FAN IN
S0	2A4A04J01A-10			CHL 3 NOT(CLEAR 0 REG UPPER)
S1	2A4A04J01A-09			CHL 3 ENABLE OU TRANSMISSION
S3	2A0B5-V2	6-159	2A0B5-RV	CHL 3 EXTERNAL PARITY BIT 2
T0	2A4A04J02A-10			CHANNEL 3 EXTERNAL DATA BIT 16
T1	2A4A04J02A-09			CHANNEL 3 EXTERNAL DATA BIT 16
T3	2A0B5-V3	6-159	2A0B5-RU	NOT(RIT 23) CHL 3 OU TO FAN IN
U0	2A0A2-T2	6-139		CHL 3 NOT(CLEAR 0 REG UPPER)
U1	2A0A2-S0	6-139		CHL 3 ENABLE OU TRANSMISSION
U2	2A4A04J01C-05			CHL 3 EXTERNAL PARITY BIT 2
U3	2A4A04J01C-06			CHL 3 EXTERNAL PARITY BIT 2
V0	2A0B5-X0	6-159	2A0B5-AY	NOT(RIT 17) CHL 3 OU TO FAN IN
V1	2A0B5-H0	6-159	2A0B5-AX	NOT(RIT 16) CHL 3 OU TO FAN IN
V2	2A4A04J02C-05			CHL 3 EXTERNAL PARITY BIT 2
V3	2A4A04J02C-06			CHL 3 EXTERNAL PARITY BIT 2
W0	2A4A04J01B-02			CHANNEL 3 EXTERNAL DATA BIT 17
W1	2A4A04J01B-01			CHANNEL 3 EXTERNAL DATA BIT 17
W2	2A4A04J01C-04			CHANNEL 3 EXTERNAL DATA BIT 23
W3	2A4A04J01C-03			CHANNEL 3 EXTERNAL DATA BIT 23
X0	2A4A04J02B-02			CHANNEL 3 EXTERNAL DATA BIT 17
X1	2A4A04J02B-01			CHANNEL 3 EXTERNAL DATA BIT 17
X2	2A4A04J02C-04			CHANNEL 3 EXTERNAL DATA BIT 23
X3	2A4A04J02C-03			CHANNEL 3 EXTERNAL DATA BIT 23




CONTROL DATA		CHANNEL 3 - 0U		PRODUCT	
DEVELOPMENT DIVISION		LOC:2A0B0 PART NO.184003 SER.011		C 60181000	
				REV. A	
				PAGE 6-155	

341




PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A7-F0	6-133		CHAN 0 NOT(EN 0 LWR TO FAN-IN)
A3	2A0A9-03	6-141	2A0A4-RA	NOT(RIT 06) CHL 0 0L TO FAN IN
B0	2A0A9-V0	6-141	2A0A4-AB	NOT(RIT 05) CHL 0 0L TO FAN IN
B2	2A0A9-P3	6-141	2A0A4-RB	NOT(RIT 07) CHL 0 0L TO FAN IN
B3	2A0A9-02	6-141	2A0A4-RC	NOT(RIT 08) CHL 0 0L TO FAN IN
C0	2A0A9-V1	6-141	2A0A4-AC	NOT(RIT 04) CHL 0 0L TO FAN IN
C2	2A0A9-P2	6-141	2A0A4-RD	NOT(RIT 09) CHL 0 0L TO FAN IN
C3	2A0A9-S3	6-141	2A0A4-RE	NOT(RIT 10) CHL 0 0L TO FAN IN
D0	2A0A9-Q0	6-141	2A0A4-AE	NOT(RIT 01) CHL 0 0L TO FAN IN
D1	2A0A9-P0	6-141	2A0A4-AD	NOT(RIT 00) CHL 0 0L TO FAN IN
D2	2A0A9-T3	6-141	2A0A4-RG	NOT(RIT 11) CHL 0 0L TO FAN IN
D3	2A0B7-03	6-125		CHAN 0 NOT(REPLY ON CONN/FCN)
E0	2A0A9-R1	6-141	2A0A4-AG	NOT(RIT 03) CHL 0 0L TO FAN IN
E1	2A0A9-Q1	6-141	2A0A4-AF	NOT(RIT 02) CHL 0 0L TO FAN IN
E2	2A0B6-03	6-127		CHL 1 NOT(REPLY ON CONN/FUNC)
E3	2A0B3-03	6-129	2A0A4-AJ	CHL 2 NOT(REPLY ON CONN/FUNC)
F0	2A0A8-V1	6-145	2A0A4-AJ	NOT(RIT 04) CHL 1 0L TO FAN IN
F1	2A0A8-V0	6-145	2A0A4-AH	NOT(RIT 05) CHL 1 0L TO FAN IN
F2	2B1B1-H3	6-9		
F3	2B1B1-H2	6-9		
G0	2A0A8-Q1	6-145	2A0A4-AL	NOT(CHAN 0-3 CONN + FCN REPLY FAN-IN)
G1	2A0A8-R1	6-145	2A0A4-AK	NOT(RIT 02) CHL 1 0L TO FAN IN
G2	2A0B2-03	6-131		CHL 3 NOT(REPLY ON CONN/FUNC)
G3	2A0A8-P3	6-145	2A0A4-RH	NOT(RIT 07) CHL 1 0L TO FAN IN
H0	2A0A8-P0	6-145	2A0A4-AN	NOT(RIT 00) CHL 1 0L TO FAN IN
H1	2A0A8-Q0	6-145	2A0A4-AM	NOT(RIT 01) CHL 1 0L TO FAN IN
H2	2A0A6-F0	6-135		CHL 1 NOT(ENABLE 0L TO FAN IN)
H3	2A0A8-03	6-145	2A0A4-RJ	NOT(RIT 06) CHL 1 0L TO FAN IN
I0	2B1B4-I1	6-29		NOT CHL 0-3 BIT 00 FI TO D4
I1	2B1B4-I0	6-29		
I2	2A0A8-02	6-145	2A0A4-RK	NOT(RIT 08) CHL 1 0L TO FAN IN
I3	2A0A8-P2	6-145	2A0A4-RL	NOT(RIT 09) CHL 1 0L TO FAN IN
J0	2B1B3-I0	6-31		
J1	2B1B3-I1	6-31		NOT CHAN 0-3 BIT 01 FI TO D4
J2	2A0A8-S3	6-145	2A0A4-RM	NOT(RIT 10) CHL 1 0L TO FAN IN
J3	2A0A8-T3	6-145	2A0A4-RN	NOT(RIT 11) CHL 1 0L TO FAN IN
K0	2B1B2-I0	6-33		
K1	2B1B2-I1	6-33		NOT CHAN 0-3 BIT 02 FI TO D4
K2	2B1A3-N1	6-37		
K3	2B1A3-N0	6-37		NOT CHAN 0-3 BIT 10 FI TO D4
L0	2B1A3-I0	6-37		
L1	2B1A3-I1	6-37		NOT CHAN 0-3 BIT 04 FI TO D4
L2	2B1A2-N1	6-39		
L3	2B1A2-N0	6-39		NOT CHAN 0-3 BIT 11 FI TO D4
M0	2B1A2-I1	6-39		NOT CHAN 0-3 BIT 05 FI TO D4
M1	2B1A2-I0	6-39		
M2	2B1A4-N0	6-35		NOT CHAN 0-3 BIT 09 FI TO D4
M3	2B1A4-N1	6-35		
N0	2B1A4-I0	6-35		
N1	2B1A4-I1	6-35		NOT CHAN 0-3 BIT 03 FI TO D4
N2	2B1B2-N1	6-33		
N3	2B1B2-N0	6-33		NOT CHAN 0-3 BIT 08 FI TO D4
O0	2A0A1-R1	6-149	2A0A4-AD	NOT(RIT 03) CHL 2 0L TO FAN IN
O1	2A0A1-Q0	6-149	2A0A4-AP	NOT(RIT 01) CHL 2 0L TO FAN IN
O2	2B1B3-N0	6-31		NOT CHAN 0-3 BIT 07 FI TO D4
O3	2B1B3-N1	6-31		
P0	2A0A1-P0	6-149	2A0A4-AQ	NOT(RIT 00) CHL 2 0L TO FAN IN
P1	2A0A1-Q1	6-149	2A0A4-AR	NOT(RIT 02) CHL 2 0L TO FAN IN
P2	2B1B4-N0	6-29		NOT CHAN 0-3 BIT 06 FI TO D4
P3	2B1B4-N1	6-29		
Q0	2A0A1-V1	6-149	2A0A4-AS	NOT(RIT 04) CHL 2 0L TO FAN IN
Q2	2A0A1-T3	6-149	2A0A4-R0	NOT(RIT 11) CHL 2 0L TO FAN IN
Q3	2A0A3-F0	6-137		CHL 2 NOT(ENABLE 0L TO FAN IN)
R0	2A0A1-V0	6-149	2A0A4-AT	NOT(RIT 05) CHL 2 0L TO FAN IN
R1	2A0A0-R1	6-153	2A0A4-AU	NOT(RIT 03) CHL 3 0L TO FAN IN
R2	2A0A1-03	6-149	2A0A4-RQ	NOT(RIT 06) CHL 2 0L TO FAN IN
R3	2A0A1-S3	6-149	2A0A4-RP	NOT(RIT 10) CHL 2 0L TO FAN IN
S0	2A0A0-Q0	6-153	2A0A4-AV	NOT(RIT 01) CHL 3 0L TO FAN IN
S1	2A0A0-P0	6-153	2A0A4-AW	NOT(RIT 00) CHL 3 0L TO FAN IN
S3	2A0A1-P3	6-149	2A0A4-RR	NOT(RIT 07) CHL 2 0L TO FAN IN
T0	2A0B7-B1	6-125		CHAN 0 TEST OPR COMPL/PE
T1	2A0B2-B1	6-131		CHAN 3 TEST OPR COMPL/PE
T3	2A0A1-P2	6-149	2A0A4-RS	NOT(RIT 09) CHL 2 0L TO FAN IN
U0	2A0B3-B1	6-129		CHAN 2 TEST OPR COMPL/PE
U1	2A0B6-B1	6-127		CHAN 1 TEST OPR COMPL/PE
U2	2A0A2-F0	6-139		CHL 3 NOT(ENABLE 0L TO FAN IN)
U3	2A0A1-02	6-149	2A0A4-RT	NOT(RIT 08) CHL 2 0L TO FAN IN
V0	2B1A7-02	6-1		TEST OPR COMPL/PE TO CHAN 0-3
V1	2B1A7-03	6-1		
V2	2A0A0-S3	6-153	2A0A4-RV	NOT(RIT 10) CHL 3 0L TO FAN IN
V3	2A0A0-T3	6-153	2A0A4-RU	NOT(RIT 11) CHL 3 0L TO FAN IN
W0	2A0A0-V1	6-153	2A0A4-AX	NOT(RIT 04) CHL 3 0L TO FAN IN
W2	2A0A0-P2	6-153	2A0A4-RX	NOT(RIT 09) CHL 3 0L TO FAN IN
W3	2A0A0-02	6-153	2A0A4-RW	NOT(RIT 08) CHL 3 0L TO FAN IN
X0	2A0A0-V0	6-153	2A0A4-AY	NOT(RIT 05) CHL 3 0L TO FAN IN
X1	2A0A0-Q1	6-153	2A0A4-AZ	NOT(RIT 02) CHL 3 0L TO FAN IN
X2	2A0A0-03	6-153	2A0A4-RZ	NOT(RIT 06) CHL 3 0L TO FAN IN
X3	2A0A0-P3	6-153	2A0A4-RY	NOT(RIT 07) CHL 3 0L TO FAN IN



CONTROL DATA DEVELOPMENT DIVISION	REGISTER FAN-IN, CHAN 0-3, BITS 00-11	PRODUCT
	LOC:2A0A4 PART NO. 183980	SER:000
SIZE DRAWING NO. C 60181000		REV. A
PAGE 6-157		


363

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2A0A7-H0	6-133		CHAN 0 NOT(EN 0 UP, TO FAN-IN)
A3	2A0B9-03	6-143	2A0B5-RA	NOT(RIT 18) CHL 0 0U TO FAN IN
B0	2A0B9-V0	6-143	2A0B5-AB	NOT(RIT 17) CHL 0 0U TO FAN IN
B2	2A0B9-P3	6-143	2A0B5-HB	NOT(RIT 19) CHL 0 0U TO FAN IN
B3	2A0B9-02	6-143	2A0B5-RC	NOT(RIT 20) CHL 0 0U TO FAN IN
C0	2A0B9-V1	6-143	2A0B5-AC	NOT(RIT 16) CHL 0 0U TO FAN IN
C2	2A0B9-P2	6-143	2A0B5-RD	NOT(RIT 21) CHL 0 0U TO FAN IN
C3	2A0B9-S3	6-143	2A0B5-RE	NOT(RIT 22) CHL 0 0U TO FAN IN
D0	2A0B9-00	6-143	2A0B5-AE	NOT(RIT 13) CHL 0 0U TO FAN IN
D1	2A0B9-P0	6-143	2A0B5-AD	NOT(RIT 12) CHL 0 0U TO FAN IN
D2	2A0B9-T3	6-143	2A0B5-RG	NOT(RIT 23) CHL 0 0U TO FAN IN
D3	2A0B7-B3	6-125		CHAN 0 - NOT (EXT REJECT ON CONN + FCN)
E0	2A0B9-R1	6-143	2A0B5-AG	NOT(RIT 15) CHL 0 0U TO FAN IN
E1	2A0B9-01	6-143	2A0B5-AF	NOT(RIT 14) CHL 0 0U TO FAN IN
E2	2A0B6-B3	6-127		CHAN 1 NOT (EXT REJECT ON CONN + FCN)
E3	2A0B3-B3	6-129		CHAN 2 NOT (EXT REJECT ON CONN + FCN)
F0	2A0B8-V1	6-147	2A0B5-AJ	NOT(RIT 16) CHL 1 0U TO FAN IN
F1	2A0B8-V0	6-147	2A0B5-AH	NOT(RIT 17) CHL 1 0U TO FAN IN
F2	2R1B1-13	6-9		NOT CHAN 0-3 CONN + FCN EXT REJECT FAN-IN
F3	2R1B1-12	6-9		NOT CHAN 0-3 CONN + FCN EXT REJECT FAN-IN
G0	2A0B8-01	6-147	2A0B5-AL	NOT(RIT 14) CHL 1 0U TO FAN IN
G1	2A0B8-R1	6-147	2A0B5-AK	NOT(RIT 15) CHL 1 0U TO FAN IN
G2	2A0B2-B3	6-131		CHAN 3 NOT(EXT REJECT ON CONN + FCN)
G3	2A0B8-P3	6-147	2A0B5-BH	NOT(RIT 19) CHL 1 0U TO FAN IN
H0	2A0B8-P0	6-147	2A0B5-AN	NOT(RIT 12) CHL 1 0U TO FAN IN
H1	2A0B8-00	6-147	2A0B5-AM	NOT(RIT 13) CHL 1 0U TO FAN IN
H2	2A0A6-H0	6-135		CHL 1 NOT(ENABLE 0U TO FAN IN)
H3	2A0B8-03	6-147	2A0B5-RJ	NOT(RIT 18) CHL 1 0U TO FAN IN
I0	2R1B4-01	6-29		NOT CHAN 0-3 BIT 12 FI TO D4
I1	2R1B4-00	6-29		NOT CHAN 0-3 BIT 12 FI TO D4
I2	2A0B8-02	6-147	2A0B5-RK	NOT(RIT 20) CHL 1 0U TO FAN IN
I3	2A0B8-P2	6-147	2A0B5-RL	NOT(RIT 21) CHL 1 0U TO FAN IN
J0	2R1B3-00	6-31		NOT CHAN 0-3 BIT 13 FI TO D4
J1	2R1B3-01	6-31	2A0B5-RM	NOT(RIT 22) CHL 1 0U TO FAN IN
J2	2A0B8-S3	6-147	2A0B5-RN	NOT(RIT 23) CHL 1 0U TO FAN IN
J3	2A0B8-T3	6-147		NOT CHAN 0-3 BIT 13 FI TO D4
K0	2R1B2-00	6-33		NOT CHAN 0-3 BIT 14 FI TO D4
K1	2R1B2-01	6-33		NOT CHAN 0-3 BIT 14 FI TO D4
K2	2R1A3-V0	6-37		NOT CHAN 0-3 BIT 22 FI TO D4
K3	2R1A3-V1	6-37		NOT CHAN 0-3 BIT 22 FI TO D4
L0	2R1A3-00	6-37		NOT CHAN 0-3 BIT 16 FI TO D4
L1	2R1A3-01	6-37		NOT CHAN 0-3 BIT 16 FI TO D4
L2	2R1A2-V0	6-39		NOT CHAN 0-3 BIT 17 FI TO D4
L3	2R1A2-V1	6-39		NOT CHAN 0-3 BIT 17 FI TO D4
M0	2R1A2-01	6-39		NOT CHAN 0-3 BIT 23 FI TO D4
M1	2R1A2-00	6-39		NOT CHAN 0-3 BIT 23 FI TO D4
M2	2R1A4-V1	6-35		NOT CHAN 0-3 BIT 21 FI TO D4
M3	2R1A4-V0	6-35		NOT CHAN 0-3 BIT 21 FI TO D4
N0	2R1A4-00	6-35		NOT CHAN 0-3 BIT 15 FI TO D4
N1	2R1A4-01	6-35		NOT CHAN 0-3 BIT 15 FI TO D4
N2	2R1B2-V0	6-33		NOT CHAN 0-3 BIT 20 FI TO D4
N3	2R1B2-V1	6-33		NOT CHAN 0-3 BIT 20 FI TO D4
O0	2A0B1-R1	6-151	2A0B5-AO	NOT(RIT 15) CHL 2 0U TO FAN IN
O1	2A0B1-00	6-151	2A0B5-AP	NOT(RIT 13) CHL 2 0U TO FAN IN
O2	2R1B3-V1	6-31		NOT CHAN 0-3 BIT 19 FI TO D4
O3	2R1B3-V0	6-31		NOT CHAN 0-3 BIT 19 FI TO D4
P0	2A0B1-P0	6-151	2A0B5-AQ	NOT(RIT 12) CHL 2 0U TO FAN IN
P1	2A0B1-01	6-151	2A0B5-AR	NOT(RIT 14) CHL 2 0U TO FAN IN
P2	2R1B4-V1	6-29		NOT CHAN 0-3 BIT 18 FI TO D4
P3	2R1B4-V0	6-29		NOT CHAN 0-3 BIT 18 FI TO D4
Q0	2A0B1-V1	6-151	2A0B5-AS	NOT(RIT 16) CHL 2 0U TO FAN IN
Q2	2A0B1-T3	6-151	2A0B5-RO	NOT(RIT 23) CHL 2 0U TO FAN IN
Q3	2A0A3-H0	6-137		CHL 2 NOT(ENABLE 0U TO FAN IN)
R0	2A0B1-V0	6-151	2A0B5-AT	NOT(RIT 17) CHL 2 0U TO FAN IN
R1	2A0B0-R1	6-155	2A0B5-AU	NOT(RIT 15) CHL 3 0U TO FAN IN
R2	2A0B1-03	6-151	2A0B5-BO	NOT(RIT 18) CHL 2 0U TO FAN IN
R3	2A0B1-S3	6-151	2A0B5-BP	NOT(RIT 22) CHL 2 0U TO FAN IN
S0	2A0B0-00	6-155	2A0B5-AV	NOT(RIT 13) CHL 3 0U TO FAN IN
S1	2A0B0-P0	6-155	2A0B5-AW	NOT(RIT 12) CHL 3 0U TO FAN IN
S3	2A0B1-P3	6-151	2A0B5-BR	NOT(RIT 19) CHL 2 0U TO FAN IN
T0	2A0B7-P3	6-125		CHL 0 OPERATION COMPLETE
T1	2A0B2-P3	6-131		CHL 3 OPERATION COMPLETE
T3	2A0B1-P2	6-151	2A0B5-RS	NOT(RIT 21) CHL 2 0U TO FAN IN
U0	2A0B3-P3	6-129		CHL 2 OPERATION COMPLETE
U1	2A0B6-P3	6-127		CHL 1 OPERATION COMPLETE
U2	2A0A2-H0	6-139		CHL 3 NOT(ENABLE 0U TO FAN IN)
U3	2A0B1-02	6-151	2A0B5-RT	NOT(RIT 20) CHL 2 0U TO FAN IN
V0	2A1B4-D2	6-57		ADDR COMPARE TO CHL 0-3 FANOUT
V1	2A1B4-D3	6-57		ADDR COMPARE TO CHL 0-3 FANOUT
V2	2A0B0-S3	6-155	2A0B5-RV	NOT(RIT 22) CHL 3 0U TO FAN IN
V3	2A0B0-T3	6-155	2A0B5-RU	NOT(RIT 23) CHL 3 0U TO FAN IN
W0	2A0B0-V1	6-155	2A0B5-AX	NOT(RIT 16) CHL 3 0U TO FAN IN
W2	2A0B0-P2	6-155	2A0B5-RX	NOT(RIT 21) CHL 3 0U TO FAN IN
W3	2A0B0-02	6-155	2A0B5-RW	NOT(RIT 20) CHL 3 0U TO FAN IN
X0	2A0B0-V0	6-155	2A0B5-AY	NOT(RIT 17) CHL 3 0U TO FAN IN
X1	2A0B0-01	6-155	2A0B5-AZ	NOT(RIT 14) CHL 3 0U TO FAN IN
X2	2A0B0-03	6-155	2A0B5-RZ	NOT(RIT 18) CHL 3 0U TO FAN IN
X3	2A0B0-P3	6-155	2A0B5-RY	NOT(RIT 19) CHL 3 0U TO FAN IN




345

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B7-T3	6-169		CHL 4 NOT(BUS TO 0) TO CONT A
A3	2C0A2-R1	6-167	2C0A2-AA	CHL 7 EN. INTERRUPT ON COMPL.
B0	2C0A7-R1	6-161	2C0A7-AA	CHL 4 EN. INTERRUPT ON COMPL.
B1	2C0B4-T0	6-193		CHAN 4 TEST OPR COMPL/PE
B3	2C0A5-D3	6-195		CHAN 4 NOT (EXT REJ ON CONN + FCN)
C0	2C0A9-G0	6-179	2C0A9-AF	CHL 4 FAN OUT BIT 17 D4 TO OU
C1	2C0A8-G0	6-183	2C0A8-AF	CHL 5 FAN OUT BIT 17 D4 TO OU
C2	2B0B3-N1	6- 93		CHAN 4 EXT REJ STAT TO FAN-IN
C3	2B0B3-N0	6- 93		
D0	2C0A2-C0	6-167		CHL 4 ACTIVATE CHL CONTROL A
D1	2C0B7-F1	6-169		CHL 4 CHANNEL ENABLE TO CONT A
D2	2B1B5-G2	6- 21		NOT CHAN 4 BUSY XLTN TO TEST/STATUS
D3	2B1B5-G3	6- 21		
E0	2B0A4-H2	6-103		
E1	2B0A4-H3	6-103		CHL 4 CLEAR CHL AND EXT EQUIP



E2	2A4A09J03E-03			CHL 4 EXTERNAL REJECT SIGNAL
E3	2A4A09J04E-04			
F0	2C0A0-G0	6=191	2C0A0-AF	CHL 7 FAN OUT BIT 17 D4 TO OU
F1	2C0A1-G0	6=187	2C0A1-AF	CHL 6 FAN OUT BIT 17 D4 TO OU
F2	2A4A09J03D-08			CHL 4 EXTERNAL SELECT SIGNAL
F3	2A4A09J03D-07			
G0	2B1A2-P3	6= 39		D4 BIT 17 TO CHL 4-7 FAN OUT
G1	2B1A2-P2	6= 39		
G2	2B0B3-N3	6= 93		CHL 4 PRESET STATUS TO FAN IN
G3	2B0B3-N2	6= 93		CHL 5 FAN OUT BIT 21 D4 TO OU
H0	2C0A8-F3	6=183	2C0A8-BJ	CHL 4 FAN OUT BIT 21 D4 TO OU
H1	2C0A9-F3	6=179	2C0A9-BJ	
H2	2B1B5-D2	6= 21		
H3	2B1B5-D3	6= 21		
I0	2C0A3-R1	6=165	2C0A3-AA	CHL 6 EN, INTERRUPT ON COMPL.
I1	2C0A6-R1	6=163	2C0A6-AA	CHL 5 EN, INTERRUPT ON COMPL.
I2	2A4A09J03D-05			CHL 4 EXTERNAL CONNCT SIGNAL
I3	2A4A09J04D-05			
J0	2C0B6-H1	6=171		CHL 5 ACTIVATE WRITE
J1	2C0B7-H1	6=169		CHL 4 ACTIVATE WRITE
J2	2B0B3-D2	6= 93		CHAN 4 NO RESPONSE STATUS TO FAN-IN
J3	2B0B3-D3	6= 93		NOT CHL 4 CLR CHL ACTIVITY
K0	2B0A4-L2	6=103		CHL 4 FAN OUT D4 FUNCTION XLTN
K1	2B0A4-L3	6=103		
K3	2C0A3-B0	6=165		D4 BIT 21 TO CHL 4-7 FAN OUT
L0	2B1A4-U2	6= 35		
L1	2B1A4-U3	6= 35		
L2	2B0B3-D0	6= 93		CHAN 4 PE STATUS - FAN-IN
L3	2B0B3-D1	6= 93		CHL 7 FAN OUT BIT 21 D4 TO OU
M0	2C0A0-F3	6=191	2C0A0-BJ	CHL 6 FAN OUT BIT 21 D4 TO OU
M1	2C0A1-F3	6=187	2C0A1-BJ	CHL 4 EXTERNAL REPLY TO CONT A
M2	2C0B7-H3	6=169		CHL 4 INTERNAL PARITY ERROR
M3	2C0B7-K0	6=169		CHL 7 ACTIVATE WRITE
N0	2C0B2-H1	6=175		CHL 6 ACTIVATE WRITE
N1	2C0B3-H1	6=173		
N2	2A4A09J03E-08			CHL 4 EXTERNAL PARITY ERROR
N3	2A4A09J04E-08			
O0	2A4A09J03F-03			CHL 4 CLEAR TO EXTERNAL EQUIP
O1	2A4A09J04F-03			
O2	2A4A09J04F-04			
O3	2C0B7-L3	6=169		CHL 4 ENABLE TERMINATION
P0	2C0B4-D3	6=193		CHAN 4 NOT (REPLY ON CONN + FCN)
P1	2C0A6-J1	6=163		CHL 4 ACTIVATE READ
P2	2C0B7-Q3	6=169		CHL 4 ACTIVATE READ TO CONT C
P3	2C0B7-Q2	6=169		CHL 4 NOT(OPERATION COMPL P/F)
Q0	2C0A5-T0	6=195		CHL 4 OPERATION COMPLETE
Q1	2C0B7-P3	6=169		CHL 4 NOT(WRITE) TO CONTROL C
Q2	2C0B7-B3	6=169		CHL 4 DELAYED EOR TO CONT A
Q3	2B0A4-E3	6=103		CHL 4 TERMINATE TO COMMON B
R0	2B0A4-E2	6=103		
R1	2C0B7-Q3	6=169		
R2	2C0A7-B0	6=161	2C0A7-AA	CHL 4 EN, INTERRUPT ON COMPL.
R3	2A4A09J03C-08			CHL 4 EXTERNAL BUSY SIGNAL
S0	2A4A09J04C-08			
S1	2A4A09J03C-07			CHL 4 END OF RECORD TO CONT A
S2	2A4A09J04C-07			CHL 4 EN WORD COUNT CONTROL
S3	2C0B7-K3	6=169		CHL 4 FAN OUT BIT 13 D4 TO OU
T0	2C0A2-J1	6=167	2C0A9-AE	CHL 5 FAN OUT BIT 13 D4 TO OU
T1	2C0A9-G1	6=179	2C0A8-AE	CHL 4 EXTERNAL WRITE SIGNAL
T2	2C0A8-G1	6=183		
T3	2A4A09J03D-03			
U0	2A4A09J04D-03			
U1	2A4A09J03D-04			
U2	2A4A09J04D-04			
U3	2B0B3-O2	6= 93		CHL 4 INTERRUPT TO STATUS FI
U4	2B0B3-O3	6= 93		CHL 4 NOT(READ) TO CONTROL C
U5	2C0B7-F3	6=169		CHAN 4 NOT(END OF RECORD) + WORD COUNT CONTROL
U6	2C0B7-E1	6=169		CHL 4 TERMINATE OR CLEAR
V0	2C0B7-K1	6=169		CHL 4 ENABLE OR REG XMISSION
V1	2B0B3-E0	6= 93		NOT CHL 4 READ STAT TO FI
V2	2B0B3-E1	6= 93		
V3	2C0A1-G1	6=187	2C0A1-AE	CHL 6 FAN OUT BIT 13 D4 TO OU
V4	2C0A0-G1	6=191	2C0A0-AE	CHL 7 FAN OUT BIT 13 D4 TO OU
V5	2B0B3-O1	6= 93		CHL 4 WRITE STATUS TO FAN IN
W0	2B0B3-O0	6= 93		D4 BIT 13 TO CHL 4-7 FAN OUT
W1	2B1B3-P3	6= 31		
W2	2B1B3-P2	6= 31		
X0	2A4A09J03D-02			CHL 4 EXTERNAL READ SIGNAL
X1	2A4A09J04D-02			
X2	2A4A09J03D-01			NOT CHL 4 CLR CHL INTERRUPT
X3	2A4A09J04D-01			
	2B0A4-L2	6=103		
	2B0A4-L3	6=103		




347



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C086-T3	6-171		
A3	2C082-Q1	6-175		CHL 5 NOT(BUS TO O) YO CONT A
B0	2C087-G1	6-169		
B1	2C084-U1	6-193		
B3	2C0A9-E2	6-195		CHAN 5 TEST OPR COMPL/PE CHAN 5 NOT(BXT REJECY ON CONN + FCN)
C0	2C0A9-J3	6-179	2C0A9-BZ	CHL 4 FAN OUT BIY 18 D4 TO OU
C1	2C0A8-J3	6-183	2C0A8-BZ	CHL 5 FAN OUT BIY 18 D4 TO OU
C2	2B0B2-N1	6- 95		CHL 5 EXT REJ STAT YO FAN-IN
C3	2B0B2-N0	6- 95		
D0	2C0A2-C1	6-167		CHL 5 ACTIVATE CHL BONTROL A
D1	2C086-F1	6-171		CHL 5 CHANNEL ENABLE TO COMT A
D2	2B1B5-F2	6- 21		NOT CHAN 5 BUSY XLYN TO TEST/STATUS
D3	2B1B5-F3	6- 21		
E0	2B0A4-B2	6-183		

E1	2B0A4-B3	6-103	CHL 5 CLEAR CHL AND EXT EQUIP
E2	2A4A10J03E-03		CHL 5 EXTERNAL REJECT SIGNAL
E3	2A4A10J04E-03		
F0	2C0A0-J3	6-191	CHL 7 FAN OUT BIT 18 D4 TO OU
F1	2C0A1-J3	6-187	CHL 6 FAN OUT BIT 18 D4 TO OU
F2	2A4A10J03D-08		
F3	2A4A10J04D-08		
G0	2B1B4-U2	6-29	CHL 5 EXTERNAL SELECT SIGNAL
G1	2B1B4-U3	6-29	
G2	2B0B2-N3	6-95	D4 BIT 18 TO CHL 4-7 FAN OUT
G3	2B0B2-N3	6-95	
H0	2C0A8-F2	6-183	CHL 5 PRESET STATUS TO FAN IN
H1	2C0A9-F2	6-179	CHL 5 FAN OUT BIT 22 D4 TO OU
H2	2B1B5-E3	6-21	CHL 4 FAN OUT BIT 22 D4 TO OU
H3	2B1B5-E2	6-21	
I0	2C0B3-G1	6-173	
I1	2C0B6-G1	6-171	
I2	2A4A10J03D-05		CHL 5 EXTERNAL CONNECT SIGNAL
J0	2C0A6-P0	6-163	CHL 5 ACTIVATE READ
J1	2C0A7-P0	6-161	CHL 4 ACTIVATE READ
J2	2B0B2-D2	6-95	CHAN 5 NO RESPONSE STATUS TO FAN-IN
J3	2B0B2-D3	6-95	NOT CHL 5 CLR CHL ACTIVITY
K0	2B0A4-V2	6-103	CHL 5 FAN OUT D4 FUNCTION XLTN
K1	2B0A4-V3	6-103	
K3	2C0A3-I1	6-165	
L0	2B1A3-U2	6-37	D4 BIT 22 TO CHL 4-7 FAN OUT
L1	2B1A3-U3	6-37	
L2	2B0B2-D0	6-95	
L3	2B0B2-D1	6-95	
M0	2C0A0-F2	6-191	CHAN 5 PE STATUS = FAN-IN
M1	2C0A1-F2	6-187	CHL 7 FAN OUT BIT 22 D4 TO OU
M2	2C0B6-H3	6-171	CHL 6 FAN OUT BIT 22 D4 TO OU
M3	2C0B6-K0	6-171	CHL 5 EXTERNAL REPLY TO CONT A
N0	2C0A2-P0	6-167	CHL 5 INTERNAL PARITY ERROR
N1	2C0A3-P0	6-165	CHL 7 ACTIVATE READ
N2	2A4A10J03E-08		CHL 6 ACTIVATE READ
N3	2A4A10J04E-08		
O0	2A4A10J03E-07		CHL 5 EXTERNAL PARITY ERROR
O1	2A4A10J04E-07		
P0	2A4A10J03F-03		CHL 5 CLEAR TO EXTERNAL EQUIP
P1	2A4A10J04F-03		
P2	2A4A10J03F-04		
P3	2A4A10J04F-04		
Q0	2C0B6-L3	6-171	CHL 5 ENABLE TERMINATION
Q1	2C0B4-E2	6-193	CHL 5 NOT(REPLY ON CONN/FUNC)
Q2	2C0A6-J0	6-163	CHL 5 ACTIVATE READ
Q3	2C0B6-Q3	6-171	CHL 5 ACTIVATE READ TO CONT C
R0	2C0B6-Q2	6-171	CHL 5 NOT(OPERATION COMPL F/F)
R1	2C0A5-U1	6-195	CHL 5 OPERATION COMPLETE
R2	2C0B6-P3	6-171	CHL 5 NOT(WRITE) TO CONTROL C
R3	2C0B6-B3	6-171	CHL 5 DELAYD EOR TO CONT A
S0	2B0A4-O2	6-103	CHL 5 TERMINATE TO COMMON B
S1	2B0A4-O3	6-103	
S2	2C0B6-Q3	6-171	
S3	2C0B6-Q3	6-171	
T0	2C0A7-I1	6-161	CHL 5 EN, INTERRUPT ON COMPL.
T1	2A4A10J03C-08		
T2	2A4A10J04C-08		
T3	2A4A10J03C-07		CHL 5 EXTERNAL BUSY SIGNAL
U0	2A4A10J04C-07		
U1	2C0B6-K3	6-171	CHL 5 END OF RECORD TO CONT A
U2	2C0A2-J0	6-167	CHL 5 EN WORD COUNT CONTROL
U3	2C0A9-K0	6-179	CHL 4 FAN OUT BIT 14 D4 TO OU
V0	2C0A8-K0	6-183	CHL 5 FAN OUT BIT 14 D4 TO OU
V1	2A4A10J03D-03		CHL 5 EXTERNAL WRITE SIGNAL
V2	2A4A10J04D-03		
V3	2A4A10J03D-04		
W0	2B0B2-O2	6-95	CHAN 5 INT TO STATUS FAN-IN
W1	2B0B2-O3	6-95	CHL 5 NOT(READ) TO CONTROL C
W2	2C0B6-F3	6-171	CHAN 5 NOT(END OF RECORD) + WORD COUNT CONTROL
W3	2C0B6-E1	6-95	CHL 5 TERMINATE OR CLEAR
X0	2C0A1-K0	6-187	CHL 5 ENABLE 0 REG XMISSION
X1	2C0A0-K0	6-191	NOT CHL 5 READ STAT TO FI
X2	2B0B2-P1	6-33	CHL 5 WRITE STAT TO FI
X3	2B1B2-P2	6-33	NOT CHL 5 READ STAT TO FI
Y0	2A4A10J03D-02		D4 BIT 14 TO CHL 4-7 FAN OUT
Y1	2A4A10J04D-02		
Y2	2A4A10J03D-01		
Y3	2A4A10J04D-01		CHL 5 EXTERNAL READ SIGNAL
Z0	2B0A4-U2	6-103	NOT CHL 5 CLR CHL INTERRUPT
Z1	2B0A4-U3	6-103	




DEVELOPMENT DIVISION		CHANNEL 5 A CONTROL		PRODUCT	
LOC:2C0A6		PART NO. 185415		SER. 005	
PAGE 6-163		DRAWING NO. C 60181000		REV. A	
SHEET		PAGE		6-163	

349

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B3-T3	6-173		CHL 6 NOT(BUS TO Q) VO CONT A
A3	2C0A2-K3	6-167		CHL 7 FAN OUT D4 FUNCTION XLTN
B0	2C0A7-K3	6-161		CHL 4 FAN OUT D4 FUNCTION XLTN
B1	2C0B4-U0	6-193		CHAN 6 TEST OPR COMPL/PE
B3	2C0A9-E3	6-195		CHAN 6 NOT(EXT REJ ON CONN OR FCN)
C0	2C0A9-H1	6-179	2C0A9-AG	CHL 4 FAN OUT BIT 15 D4 TO OU
C1	2C0A8-H1	6-183	2C0A8-AG	CHL 5 FAN OUT BIT 15 D4 TO OU
C2	2B0B1-N1	6-97		CHAN 6 EXT REJ STAT TO FAN-IN
C3	2B0B1-N0	6-97		
D0	2C0A2-F1	6-167		CHL 6 ACTIVATE CHL CONTROL A
D1	2C0B3-F1	6-173		CHL 6 CHANNEL ENABLE TO CONT A
D2	2B1B9-H3	6-21		NOT CHAN 6 BUSY XLTN TO TEST/STATUS
D3	2B1B9-H2	6-21		
E0	2B0B4-H2	6-105		

E1	2B0B4-H3	6-107	CHL 6 CLEAR CHL AND EXT EQUIP
E2	2A4A11J03E-03		CHL 6 EXTERNAL REJECT SIGNAL
E3	2A4A11J04E-03		
F0	2C0A0-H1	6-191	CHL 7 FAN OUT BIT 15 D4 TO OU
F1	2C0A1-H1	6-187	CHL 6 FAN OUT BIT 15 D4 TO OU
F2	2A4A11J03D-08		
F3	2A4A11J03D-07		CHL 6 EXTERNAL SELECY SIGNAL
G0	2B1A4-P3	6-35	
G1	2B1A4-P2	6-35	D4 BIT 15 TO CHL 4=7 FAN OUT
G2	2B0B1-N3	6-97	
G3	2B0B1-N2	6-97	CHL 6 PRESEY STATUS TO FAN IN
H0	2C0A8-E3	6-183	CHL 5 FAN OUT BIT 19 D4 TO OU
H1	2C0A9-E3	6-179	CHL 4 FAN OUT BIT 19 D4 TO OU
H2	2B1B5-J2	6-21	
H3	2B1B5-J3	6-21	
I0	2C0A3-K3	6-165	CHL 6 FAN OUT D4 FUNCTION XLTN
I1	2C0A6-K3	6-163	CHL 5 FAN OUT D4 FUNCTION XLTN
I2	2A4A11J03D-05		CHL 6 EXTERNAL CONNECT SIGNAL
J0	2C0B6-G0	6-171	CHL 5 FORWARD ASSY/DISSASSY
J1	2C0B7-G0	6-169	CHL 4 FORWARD ASSY/DISSASSY
J2	2B0B1-D2	6-97	CHAN 6 NO RESPONSE STATUS TO FAN-IN
J3	2B0B1-D3	6-97	NOT CHL 6 CLR CHL ACTIVITY
K0	2B0B4-L2	6-105	
K1	2B0B4-L3	6-105	
K3	2C0A3-L0	6-165	CHL 6 FAN OUT D4 FUNCTION XLTN
L0	2B1B3-U2	6-31	
L1	2B1B3-U3	6-31	D4 BIT 19 TO CHL 4=7 FAN OUT
L2	2B0B1-D0	6-97	
L3	2B0B1-D1	6-97	
M0	2C0A0-E3	6-191	CHAN 6 PE STATUS = FAN-IN
M1	2C0A1-E3	6-187	CHL 7 FAN OUT BIT 19 D4 TO OU
M2	2C0B3-H3	6-173	CHL 6 FAN OUT BIT 19 D4 TO OU
M3	2C0B3-K0	6-173	CHL 6 EXTERNAL REPLY TO CONT A
N0	2C0B2-G0	6-175	CHL 6 INTERNAL PARITY ERROR
N1	2C0B3-G0	6-173	CHL 7 FORWARD ASSY/DISSASSY
N2	2A4A11J03E-08		CHL 6 FORWARD ASSY/DISSASSY
N3	2A4A11J04E-08		CHL 6 EXTERNAL PARITY ERROR
O0	2A4A11J03E-07		CHL 6 CLEAR TO EXTERNAL EQUIP
O1	2A4A11J04F-03		
O2	2A4A11J03F-04		
O3	2A4A11J04F-04		
P0	2C0B3-L3	6-173	CHL 6 ENABLE TERMINATION
P1	2C0B4-E3	6-193	CHL 6 NOT(REPLY ON CONN/FUNC)
P2	2C0A6-N1	6-163	CHL 6 ACTIVATE READ
P3	2C0B3-Q3	6-173	CHL 6 ACTIVATE READ TO CONT C
Q0	2C0B3-Q2	6-173	CHL 6 NOT(OPERATION COMPL F/F)
Q1	2C0A5-U0	6-195	CHL 6 OPERATION COMPLETE
Q2	2C0B3-P3	6-173	CHL 6 NOT(WRITE) TO BONTROL C
Q3	2C0B3-B3	6-173	CHL 6 DELAYED EOR TO CONT A
R0	2B0B4-E2	6-105	CHL 6 TERMINATE TO COMMON B
R1	2C0B3-G3	6-173	
R2	2C0A7-I0	6-161	CHL 6 EN, INTERRUPT ON COMPL.
R3	2A4A11J03C-08		CHL 6 EXTERNAL BUSY SIGNAL
S0	2A4A11J04C-08		
S1	2A4A11J03C-07		
S2	2A4A11J04C-07		
S3	2C0B3-K3	6-173	CHL 6 END OF RECORD TO CONT A
S4	2C0A2-N1	6-167	CHL 6 EN WORD COUNT CONTROL
S5	2C0A9-E2	6-179	CHL 4 FAN OUT BIT 23 D4 TO OU
S6	2C0A8-E2	6-183	CHL 5 FAN OUT BIT 23 D4 TO OU
T1	2A4A11J03D-03		CHL 6 EXTERNAL WRITE SIGNAL
T2	2A4A11J04D-03		
T3	2A4A11J03D-04		
T4	2A4A11J04D-04		
U0	2B0B1-O2	6-97	CHAN 6 INT TO STATUS FAN-IN
U1	2B0B1-O3	6-97	CHL 6 NOT(READ) TO CONTROL C
U2	2C0B3-F3	6-173	CHAN 6 NOT(END OF RECORD) + WORD COUNT CONTROL
U3	2C0B3-E1	6-173	CHL 6 TERMINATE OR CLEAR
V0	2C0B3-U0	6-173	CHL 6 ENABLE O RFG XMISSION
V1	2B0B1-E0	6-97	NOT CHL 6 READ STAT TO FI
V2	2B0B1-E1	6-97	
V3	2C0A1-E2	6-187	CHL 6 FAN OUT BIT 23 D4 TO OU
W0	2C0A0-E2	6-191	CHL 7 FAN OUT BIT 23 D4 TO OU
W1	2B0B1-O1	6-97	
W2	2B0B1-O0	6-97	NOT CHL 6 WRITE STAT TO FI
W3	2B1A2-U3	6-39	D4 BIT 23 TO CHAN 4=7 FANOUT
X0	2A4A11J03D-02		
X1	2A4A11J04D-02		CHL 6 EXTERNAL READ SIGNAL
X2	2A4A11J03D-01		
X3	2A4A11J04D-01		
Y2	2B0B4-L2	6-105	NOT CHL 6 CLR CHL INTERRUPT
Y3	2B0B4-L3	6-105	



CONTROL DATA		CHANNEL 6 A CONTROL		PRODUCT	
DEVELOPMENT DIVISION	LOC: 2C0A3	PART NO. 185415	SER. 006	SIZE: C	DRAWING NO. 60181000
				SHEET	PAGE 6-165


351

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION,
A0	2C0B2-T3	6-175		CHL 7 NOT(BUS TO 0) TO CONT A
A3	2C0B2-N1	6-175		CHL 7 ACTIVATE CHL CONTROL C
B0	2C0B7-N1	6-169		CHL 4 ACTIVATE CHL CONTROL C
B1	2C0B4-T1	6-193		CHAN 7 TEST OPR COMPL/PE
B3	2C0A5-Q2	6-195		CHAN 7 NOT (EXT REJECT ON CONN + FGN)
C0	2C0A7-D0	6-161		CHL 4 ACTIVATE CHL CONTROL A
C1	2C0A6-D0	6-163		CHL 5 ACTIVATE CHL CONTROL A
C2	2B0B0-N1	6- 99		CHAN 7 EXT REJ STAT TO FAN-IN
C3	2B0B0-N0	6- 99		
D0	2C0A2-F0	6-167		CHL 7 ACTIVATE CHL CONTROL A
D1	2C0B2-F1	6-175		CHL 7 CHANNEL ENABLE TO CONT A
D2	2B1B5-L2	6- 21		NOT CHL 7 BUSY XLTM TO TEST/STATUS
D3	2B1B5-L3	6- 21		
E0	2B0B4-B2	6-105		



E1 2B7B4-R3 6-105  
 E2 2A4A12J03E-03  
 E3 2A4A12J04E-03  
 E4 2A4A12J03E-04  
 E5 2A4A12J04E-04  
 F0 2C7A2-D0 6-167  
 F1 2C7A3-D0 6-165  
 F2 2A4A12J03D-00  
 F3 2A4A12J04D-00  
 F4 2A4A12J03D-07  
 F5 2A4A12J04D-07  
 G0 2B1A6-M0 6-13  
 G1 2B1A6-M1 6-13  
 G2 2B7B0-N3 6-99  
 G3 2B7B0-N2 6-99  
 H0 2C7A8-13 6-183  
 H1 2C7A9-13 6-179  
 H2 2B1B5-K3 6-21  
 H3 2B1B5-K2 6-21  
 I0 2C7B3-N1 6-173  
 I1 2C7B6-N1 6-171  
 I2 2A4A12J03D-05  
 I3 2A4A12J04D-05  
 J0 2C7A6-S1 6-163  
 J1 2C7A7-S1 6-161  
 J2 2B7B0-D7 6-99  
 J3 2B7B0-D3 6-99  
 K0 2B7B4-V2 6-105  
 K1 2B7B4-V3 6-105  
 K2 2C7A3-A3 6-165  
 L0 2B1B2-U2 6-33  
 L1 2B1B2-U3 6-33  
 L2 2B7B0-D0 6-99  
 L3 2B7B0-D1 6-99  
 M0 2C7A0-13 6-191  
 M1 2C7A1-13 6-187  
 M2 2C7B2-H3 6-175  
 M3 2C7B2-K0 6-175  
 M4 2C7A2-S1 6-167  
 M5 2C7A3-S1 6-165  
 N2 2A4A12J03E-08  
 N3 2A4A12J04E-08  
 N4 2A4A12J03E-07  
 N5 2A4A12J04E-07  
 N6 2A4A12J03F-03  
 N7 2A4A12J04F-03  
 N8 2A4A12J03F-04  
 N9 2A4A12J04F-04  
 O2 2C7B2-L3 6-175  
 O3 2C7B4-G2 6-193  
 O4 2C7A6-N0 6-163  
 P0 2C7B2-03 6-175  
 P1 2C7B2-02 6-175  
 P2 2C7A5-T1 6-195  
 P3 2C7B2-P3 6-175  
 Q0 2C7B2-B3 6-175  
 Q1 2B7B4-Q2 6-105  
 Q2 2B7B4-Q3 6-105  
 Q3 2C7B2-03 6-175  
 R1 2C7A7-A3 6-161  
 R2 2A4A12J03C-08  
 R3 2A4A12J04C-08  
 R4 2A4A12J03C-07  
 R5 2A4A12J04C-07  
 S0 2C7B2-K3 6-175  
 S1 2C7A2-N0 6-167  
 S2 2C7A9-R0 6-179  
 S3 2C7A8-R0 6-183  
 T0 2A4A12J03D-03  
 T1 2A4A12J04D-03  
 T2 2A4A12J03D-04  
 T3 2A4A12J04D-04  
 U2 2B7B0-07 6-99  
 U3 2B7B0-03 6-99  
 U4 2C7B2-F3 6-175  
 U5 2C7B2-E1 6-175  
 V2 2C7B2-K1 6-175  
 V3 2C7B2-U0 6-175  
 V4 2B7B0-E0 6-99  
 V5 2B7B0-E1 6-99  
 V6 2C7A1-R0 6-187  
 V7 2C7A0-R0 6-191  
 W0 2B7B0-01 6-99  
 W1 2B7B0-00 6-99  
 W2 2B1A3-P3 6-37  
 W3 2B1A3-P2 6-37  
 X0 2A4A12J03D-02  
 X1 2A4A12J04D-02  
 X2 2A4A12J03D-01  
 X3 2A4A12J04D-01  
 X4 2B7B4-U2 6-105  
 X5 2B7B4-U3 6-105


CHL 7 CLEAR CHL AND EXT EQUIP  
 CHL 7 EXTERNAL REJECT SIGNAL  
 CHL 7 ACTIVATE CHL CONTROL A  
 CHL 6 ACTIVATE CHL CONTROL A  
 CHL 7 EXTERNAL SELECT SIGNAL  
 ACT. I/O TO CHAN 4-7 FANOUT  
 CHL 7 PRESET STATUS TO FAN IN  
 CHL 5 FAN OUT BIT 20 D4 TO OU  
 CHL 4 FAN OUT BIT 20 D4 TO OU  
 CHL 6 ACTIVATE CHL CONTROL C  
 CHL 5 ACTIVATE CHL CONTROL C  
 CHL 7 EXTERNAL CONNECT SIGNAL  
 CHL 5 EN WORD COUNT CONTROL  
 CHL 4 EN WORD COUNT CONTROL  
 CHAN 7 NO RESPONSE STATUS TO FAN-IN  
 NOT CHL 7 CLR CHL ACTIVITY  
 CHL 7 FAN OUT D4 FUNCTION XLTN  
 D4 BIT 20 TO CHL 4-7 FAN OUT  
 CHAN 7 PE STATUS - FAN-IN  
 CHL 7 FAN OUT BIT 20 D4 TO OU  
 CHL 6 FAN OUT BIT 20 D4 TO OU  
 CHL 7 EXTERNAL REPLY TO CONT A  
 CHL 7 INTERNAL PARITY ERROR  
 CHL 7 EN WORD COUNT CONTROL  
 CHL 6 EN WORD COUNT CONTROL  
 CHL 7 EXTERNAL PARITY ERROR  
 CHL 7 CLEAR TO EXTERNAL EQUIP  
 CHL 7 ENABLE TERMINATION  
 CHL 7 NOT(REPLY ON CONN/FUNC)  
 CHL 7 ACTIVATE READ  
 CHL 7 ACTIVATE READ TO CONT C  
 CHL 7 NOT(OPERATION COMPL F/F)  
 CHL 7 OPERATION COMPLETE  
 CHL 7 NOT(WRITE) TO CONTROL C  
 CHL 7 DELAYED EOR TO CONT A  
 CHL 7 TERMINATE TO COMMON B  
 CHL 7 EN: INTERRUPT ON COMPL.  
 CHL 7 EXTERNAL BUSY SIGNAL  
 CHL 7 END OF RECORD TO CONT A  
 CHL 7 EN WORD COUNT CONTROL  
 CHL 4 FAN OUT BIT 16 D4 TO OU  
 CHL 5 FAN OUT BIT 16 D4 TO OU  
 CHL 7 EXTERNAL WRITE SIGNAL  
 CHAN 7 INT TO STATUS FAN-IN  
 CHL 7 NOT(READ) TO CONTROL C  
 CHAN 7 NOT(END OF RECORD) + WORD COUNT CONTROL  
 CHL 7 TERMINATE OR CLEAR  
 CHL 7 ENABLE 0 REG XMISSION  
 NOT CHL 7 READ STAT TO FI  
 CHL 6 FAN OUT BIT 16 D4 TO OU  
 CHL 7 FAN OUT BIT 16 D4 TO OU  
 NOT CHL 7 WRITE STAT TO FI  
 D4 BIT 16 TO CHL 4-7 FAN OUT  
 CHL 7 EXTERNAL READ SIGNAL  
 NOT CHL 7 CLR CHL INTERRUPT



<b>CONTROL DATA</b>		<b>CHANNEL 7 A CONTROL</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION	LOC: 2C0A2	PART NO. 185415	SER. 007	SIZE DRAWING NO. <b>C 60181000</b>	REV. <b>E</b>
				SHEET <b>6-167</b>	PAGE <b>6-167</b>


353

PIN	ORIGIN/DEST	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2C0B9-H0	6-177	2C0B9-AS	CHL 4 FAN OUT BIT 00 D4 TO OL
A1	2C0B9-I3	6-177	2C0B9-BW	CHL 4 FAN OUT BIT 08 D4 TO OL
B0	2C0B8-H0	6-181	2C0B8-AS	CHL 5 FAN OUT BIT 00 D4 TO OL
B1	2C0B1-H0	6-185	2C0B1-AS	CHL 6 FAN OUT BIT 00 D4 TO OL
B2	2C0B1-I3	6-185	2C0B1-BW	CHL 6 FAN OUT BIT 08 D4 TO OL
B3	2C0A7-Q1	6-161		CHL 4 DELAYED EOR TO CONT A
C0	2B1B4-C2	6-29		D4 BIT 00 TO CHL 4-7 FAN OUT
C1	2B1B4-C3	6-29		CHL 4 EXTERNAL DATA SIGNAL
C2	2A4A09J03D-09			
C3	2A4A09J04D-09			
C3	2A4A09J03D-10			
C3	2A4A09J04D-10			
D0	2B1A3-C3	6-37		
D1	2B1A3-C2	6-37		
D2	2C0B8-I3	6-181	2C0B8-BW	D4 BIT 04 TO CHL 4-7 FAN OUT
D3	2C0B7-I3	6-189	2C0B0-BW	CHL 5 FAN OUT BIT 08 D4 TO OL
D3	2C0B7-I3	6-189	2C0B0-BW	CHL 7 FAN OUT BIT 08 D4 TO OL
E0	2C0B0-H0	6-189	2C0B0-AS	CHL 7 FAN OUT BIT 00 D4 TO OL
E1	2C0A7-U1	6-161		CHAN 4 NOT(ENOF RECORD) * WORD COUNT CONTROL
F0	2C0B4-A0	6-193		CHL 4 NOT(ENABLE OL TO FAN IN)
F1	2C0A7-D1	6-161		CHL 4 CHANNEL ENABLE TO CONT A
F3	2C0A7-U0	6-161		CHL 4 NOT(READ) TO CONTROL C
G0	2C0A3-J1	6-165		CHL 4 FORWARD ASSY/DISSASY
G1	2C0A6-B0	6-163		
G3	2C0A7-R0	6-161		
H0	2C0A5-A0	6-195		CHL 4 NOT(ENABLE OU TO FAN IN)
H1	2C0A7-J1	6-161		CHL 4 ACTIVATE WRITE
H3	2C0A7-M2	6-161		CHL 4 EXTERNAL REPLY TO CONT A
I0	2B1B5-N1	6-21		
I1	2B1B5-N0	6-21		EN CHAN 4 TO COMMON CONTROL
I2	2A4A09J03E-05			CHL 4 EXTERNAL REJECT SIGNAL
I3	2A4A09J04E-05			
I3	2A4A09J03E-06			
I3	2A4A09J04E-06			
J0	2B1B2-GP	6-33		D4 BIT 08 TO CHL 4-7 FAN OUT
J1	2B1B2-G3	6-33		
J2	2A4A09J03E-02			
J3	2A4A09J04E-02			
J3	2A4A09J03E-01			CHL 4 EXTERNAL REPLY SIGNAL
J3	2A4A09J04E-01			
K0	2C0A7-M3	6-161		CHL 4 INTERNAL PARITY ERROR
K1	2C0A7-U2	6-161		CHL 4 TERMINATE OR CLEAR
K3	2C0A7-S0	6-161		CHL 4 END OF RECORD TO CONT A
L0	2C0B9-C1	6-177		0 LOWER PARITY GENERATED CHL 4
L1	2C0B9-B0	6-177		NOT(OL PARITY GENERATED) CHL 4
L3	2C0A7-O7	6-161		CHL 4 ENABLE TERMINATION
M0	2C0B6-U3	6-171		CHL 4 RESUME FROM BLOCK CONT.
M1	2C0B9-O3	6-177	2C0B9-AQ	0 LOWER PARITY RECEIVED CHL 4
M2	2C0B9-O3	6-177	2C0B8-AQ	CHL 4 FAN OUT BIT 04 D4 TO OL
M4	2C0B8-R0	6-181	2C0B8-AQ	CHL 6 FAN OUT BIT 04 D4 TO OL
M4	2C0B8-R0	6-179		NOT(OU PARITY GENERATED) CHL 4
N1	2C0A2-R0	6-167		CHL 4 ACTIVATE CHL CONTROL C
N3	2C0B9-U0	6-177		CHL 4 NOT(CLEAR 0 REG LOWER)
O0	2C0A9-C1	6-179		0 UPPER PARITY GENERATED CHL 4
O1	2C0A9-D3	6-179		0 UPPER PARITY RECEIVED CHL 4
O3	2C0A9-C0	6-179		CHL 4 D4 FAN OUT TO OU REG
P0	2C0B9-A3	6-177		NOT(OL PARITY RECEIVED) CHL 4
P1	2C0A9-A3	6-179		NOT(OU PARITY RECEIVED) CHL 4
P2	2C0B3-U3	6-173		CHL 4 CLEAR 0 REGISTERS
P3	2C0A7-O0	6-161		CHL 4 NOT(WRITE) TO CONTROL C
Q0	2B1B0-I0	6-7		
Q1	2B1B0-I1	6-7		CHL 4 BLOCK CONTROL REQUEST
Q2	2C0A7-P2	6-161		CHL 4 NOT(OPERATION COMPL F/F)
Q3	2C0A7-P1	6-161		CHL 4 ACTIVATE READ TO CONT C
R0	2A4A15J01J-01			CHAN 4 24-BIT MODE IDENTIFIER
R1	2A4A15J01K-01			CHAN 4 12-BIT IDENT FROM OU GROUND PIN
R2	2C0B0-R0	6-189	2C0B0-AQ	CHL 7 FAN OUT BIT 04 D4 TO OL
R3	2C0B1-R0	6-185	2C0B1-AQ	CHL 6 FAN OUT BIT 04 D4 TO OL
S0	2C0A9-U1	6-179		CHL 4 ENABLE OU TRANSMISSION
S1	2C0B9-U1	6-177		CHL 4 ENABLE OL TRANSMISSION
S2	2C0B9-C0	6-177		CHL 4 D4 FAN OUT TO OL REG
T0	2B1B7-W3	6-7		NOT((CH 4)(12-BIT MODE)(A/D))
T1	2B1B0-W2	6-7		
T2	2C0A9-U0	6-179		CHL 4 NOT(CLEAR 0 REG UPPER)
T3	2C0A7-A0	6-161		CHL 4 NOT(BUS TO 0) TO CONT A
U0	2C0A7-U3	6-161		CHL 4 ENABLE 0 REG XMISSION
U1	2C0B9-A0	6-177		CHAN 4 EXT RCVR TO 0 LOWER
U2	2C0A8-H0	6-183	2C0A8-AS	CHL 5 FAN OUT BIT 12 D4 TO OU
U3	2C0A9-H0	6-179	2C0A9-AS	CHL 4 FAN OUT BIT 12 D4 TO OU
V0	2C0B2-U3	6-175	2C0B7-A0	CHL 4 SUPPRESS WORD MARK
V1	2C0A9-A0	6-179		CHAN 4 EXT RCVR TO 0 UPPER
V2	2B1B5-C0	6-21		EN CHAN 4 BUS TO 0 XFER/XMIT
V3	2B1B5-C1	6-21		
W0	2A4A09J03F-02			
W1	2A4A09J04F-02			
W1	2A4A09J03F-01			CHL 4 EXTERNAL WORD MARK
W1	2A4A09J04F-01			
W2	2B1B4-P2	6-29		D4 BIT 12 TO CHL 4-7 FAN OUT
W3	2B1B4-P3	6-29		
X0	2A4A09J01C-08			
X1	2A4A09J02C-08			
X1	2A4A09J01C-07			CHL 4 EXT 24 BIT DEVICE CONNTD
X1	2A4A09J02C-07			
X2	2C0A0-H0	6-191	2C0A0-AS	CHL 7 FAN OUT BIT 12 D4 TO OU
X3	2C0A1-H0	6-187	2C0A1-AS	CHL 6 FAN OUT BIT 12 D4 TO OU



355

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2C8B9-G1	6-177	2C8B9-AE	CHL 4 FAN OUT BIT 01 D4 TO OL
A1	2C8B9-F3	6-177	2C8B9-BJ	CHL 4 FAN OUT BIT 09 D4 TO OL
B0	2C8B8-G1	6-181	2C8B8-AE	CHL 5 FAN OUT BIT 01 D4 TO OL
B1	2C8B1-G1	6-185	2C8B1-AE	CHL 6 FAN OUT BIT 01 D4 TO OL
B2	2C8B1-F3	6-185	2C8B1-BJ	CHL 6 FAN OUT BIT 09 D4 TO OL
B3	2C8A6-Q1	6-163		CHL 5 DELAYED EOR TO CONT A
C0	2B1B3-C2	6-31		D4 BIT 01 TO CHL 4-7 FAN OUT
C1	2B1B3-C3	6-31		
C2	2A4A10J03D-09			CHL 5 EXTERNAL DATA SIGNAL
C3	2A4A10J04D-09			
	2A4A10J03D-10			
	2A4A10J04D-10			
U0	2B1A2-C1	6-39		
U1	2B1A2-C2	6-39		
D2	2C8B8-F3	6-181	2C8B8-BJ	D4 BIT 05 TO CHL 4-7 FAN OUT
D3	2C8B6-F3	6-189	2C8B6-BJ	CHL 7 FAN OUT BIT 09 D4 TO OL
E0	2C8B0-G1	6-189	2C8B0-AE	CHL 7 FAN OUT BIT 01 D4 TO OL
E1	2C8A6-U1	6-163		CHAN 5 NOT(END OF RECORD) * WORD COUNT CONTROL CHL 5 NOT(ENABLE OL TO FAN IN) CHL 5 CHANNEL ENABLE TO CONT A CHL 5 NOT(READ) TO CONTROL C CHL 5 FORWARD ASSY/DISSASY
F0	2C8B4-H2	6-193		
F1	2C8A6-D1	6-163		
F3	2C8A6-U0	6-163		
G0	2C8A3-J0	6-165		
G1	2C8A6-I1	6-163		
G3	2C8A6-R0	6-163		
H0	2C8A5-H2	6-195		CHL 5 NOT(ENABLE OU TO FAN IN) CHL 5 ACTIVATE WRITE CHL 5 EXTERNAL REPLY TO CONT A
H1	2C8A7-J0	6-161		
H3	2C8A6-M2	6-163		
I0	2B1B5-K1	6-21		
I1	2B1B5-K0	6-21		EN CHAN 5 TO COMMON CONTROL
I2	2A4A10J03E-05			CHL 5 EXTERNAL REJECT SIGNAL
	2A4A10J04E-05			
	2A4A10J03E-06			
	2A4A10J04E-06			
J0	2B1A4-G2	6-35		
J1	2B1A4-G3	6-35		D4 BIT 09 TO CHL 4-7 FAN OUT
J2	2A4A10J03E-02			
	2A4A10J04E-02			
J3	2A4A10J03E-01			CHL 5 EXTERNAL REPLY SIGNAL
	2A4A10J04E-01			
K0	2C8A6-M3	6-163		CHL 5 INTERNAL PARITY ERROR
K1	2C8A6-U2	6-163		CHL 5 TERMINATE OR CLEAR
K3	2C8A6-S0	6-163		CHL 5 END OF RECORD TO CONT A
L0	2C8B0-C1	6-181		0 LOWER PARITY GENERATED CHL 5
L1	2C8B8-R0	6-181		NOT(OL PARITY GENERATED) CHL 5
L3	2C8A6-O2	6-163		CHL 5 ENABLE TERMINATION
M0	2C8B6-U2	6-171		CHL 5 RESUME FROM BLOCK CONT.
M1	2C8B8-D3	6-181		0 LOWER PARITY RECEIVED CHL 5
M2	2C8B9-G0	6-177	2C8B9-AF	CHL 4 FAN OUT BIT 05 D4 TO OL
M3	2C8B8-G0	6-181	2C8B8-AF	CHL 5 FAN OUT BIT 05 D4 TO OL
N0	2C8A8-B0	6-183		NOT(OU PARITY GENERATED) CHL 5
N1	2C8A2-I1	6-167		CHL 5 ACTIVATE CHL CONTROL C
N3	2C8B8-U0	6-181		CHL 5 NOT(CLEAR 0 REG LOWER)
00	2C8A8-C1	6-183		0 UPPER PARITY GENERATED CHL 5
01	2C8A8-D3	6-183		0 UPPER PARITY RECEIVED CHL 5
03	2C8A8-C0	6-183		CHL 5 D4 FAN OUT TO OU REG
P0	2C8B8-A3	6-181		NOT(OL PARITY RECEIVED) CHL 5
P1	2C8A8-A3	6-183		NOT(OU PARITY RECEIVED) CHL 5
P2	2C8B3-U2	6-173		CHL 5 CLEAR 0 REGISTERS
P3	2C8A6-Q0	6-163		CHL 5 NOT(WRITE) TO CONTROL C
Q0	2B1B0-J1	6-7		
Q1	2B1B0-J0	6-7		CHL 5 BLOCK CONTROL REQUEST
Q2	2C8A6-P2	6-163		CHL 5 NOT(OPERATION COMPL F/F)
Q3	2C8A6-P1	6-163		CHL 5 ACTIVATE READ TO CONT C
H0	2A4A15J01L-01			CHAN 5 24-BIT MODE IDENTIFIER
K1	2A4A15J01M-01			CHAN 5 12-BIT IDENT FROM OU GROUND PIN
R2	2C8B0-G0	6-189	2C8B0-AF	CHL 7 FAN OUT BIT 05 D4 TO OL
R3	2C8B1-G0	6-185	2C8B1-AF	CHL 6 FAN OUT BIT 05 D4 TO OL
S0	2C8A8-U1	6-183		CHL 5 ENABLE OU TRANSMISSION
S1	2C8B8-U1	6-181		CHL 5 ENABLE OL TRANSMISSION
S2	2C8A8-C0	6-181		CHL 5 D4 FAN OUT TO OL REG
T0	2B1B0-V3	6-7		NOT((CH 5) (12-BIT MODE) (A/D))
T1	2B1B0-V2	6-7		
T2	2C8A8-U0	6-183		CHL 5 NOT(CLEAR 0 REG UPPER)
T3	2C8A6-A0	6-163		CHL 5 NOT(BUS TO 0) TO CONT A
U0	2C8A6-U3	6-163		CHL 5 ENABLE 0 REG XMISSION
U1	2C8B8-A0	6-181		CHAN 5 EXT RCVR TO 0 LOWER
U2	2C8B6-M0	6-171		CHL 5 RESUME FROM BLOCK CONT.
U3	2C8B7-M0	6-169		CHL 4 RESUME FROM BLOCK CONT.
V0	2C8B2-U2	6-175	2C8B6-A0	CHL 5 SUPPRESS WORD MARK
V1	2C8A8-A0	6-183		CHAN 5 EXT RCVR TO 0 UPPER
V2	2B1B5-D0	6-21		EN CHAN 5 BUS TO 0 XFER/XMIT
V3	2B1B5-D1	6-21		
W0	2A4A10J03F-02			
	2A4A10J04F-02			
W1	2A4A10J03F-01			CHL 5 EXTERNAL WORD MARK
	2A4A10J04F-01			
W2	2B1B0-0R	6-7		
X0	2B1B0-01	6-7		NOT BC RESUME TO CHLS 4-7
X1	2A4A10J01C-08			
	2A4A10J02C-08			
	2A4A10J01C-07			CHL 5 EXT 24 BIT DEVICE CONNTD
	2A4A10J02C-07			
X2	2C8B2-M0	6-175		CHL 7 RESUME FROM BLOCK CONT.
X3	2C8B3-M0	6-173		CHL 6 RESUME FROM BLOCK CONT.




CONTROL DATA	CHANNEL 5 C CONTROL		PRODUCT	
	DEVELOPMENT DIVISION	LOC:2C0B6 PART NO.185437	SER.005	
			SIZE C	DRAWING NO. 60181000
			REV. E	PAGE 6-171

357 36




PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C5B9-HI	6-177	2C0B9-AG	CHL 4 FAN OUT BIT 03 D4 TO OL
A7	2C5B9-E2	6-177	2C0B9-BH	CHL 4 FAN OUT BIT 11 D4 TO OL
B0	2C0B8-HI	6-181	2C0B8-AG	CHL 5 FAN OUT BIT 03 D4 TO OL
B1	2C0B1-HI	6-185	2C0B1-AG	CHL 6 FAN OUT BIT 03 D4 TO OL
B2	2C0B1-E2	6-185	2C0B1-BH	CHL 6 FAN OUT BIT 11 D4 TO OL
B3	2C0A2-Q1	6-167		CHL 7 DELAYED EOR TO CONT A
C0	2B1A4-C2	6-35		D4 BIT 03 TO CHL 4-7 FAN OUT
C1	2B1A4-C3	6-35		
C2	2A4A12J03D-09			CHL 7 EXTERNAL DATA SIGNAL
C3	2A4A12J04D-09			
D0	2B1B3-G3	6-31		
D1	2B1B3-G2	6-31		
D2	2C0B8-E2	6-181	2C0B8-BH	D4 BIT 07 TO CHL 4-7 FAN OUT
D3	2C0B0-E2	6-189	2C0B0-BH	CHL 5 FAN OUT BIT 11 D4 TO OL
E0	2C0B0-HI	6-189	2C0B0-AG	CHL 7 FAN OUT BIT 03 D4 TO OL
E1	2C0A2-U1	6-167		CHL 7 NOT(ENDD OF RECORD) + WORD COUNT CONTROL
F0	2C0A4-U2	6-193		CHL 7 NOT(ENABLE OL TO FAN IN)
F1	2C0A2-D1	6-167		CHL 7 CHANNEL ENABLE TO CONT A
F3	2C0A2-U0	6-167		CHL 7 NOT(READ) TO CONTROL C
G0	2C0A3-N0	6-165		CHL 7 FORWARD ASSY/DISSASY
G1	2C0A6-A3	6-163		
G3	2C0A2-R0	6-167		
H0	2C0A5-U2	6-195		CHL 7 NOT(ENABLE OU TO FAN IN)
H1	2C0A7-N0	6-161		CHL 7 ACTIVATE WRITE
H3	2C0A2-M2	6-167		CHL 7 EXTERNAL REPLY TO CONT A
I1	2B1B5-L1	6-21		
I2	2B1B5-L0	6-21		EN CHAN 7 TO COMMON CONTROL
I3	2A4A12J03E-05			CHL 7 EXTERNAL REJECT SIGNAL
J0	2A4A12J04E-05			
J1	2A4A12J03E-06			
J2	2A4A12J04E-06			
J3	2A4A12J03E-00			D4 BIT 11 TO CHL 4-7 FAN OUT
K0	2B1A2-G2	6-39		
K1	2B1A2-G3	6-39		
K3	2A4A12J03E-02			CHL 7 EXTERNAL REPLY SIGNAL
L0	2A4A12J04E-02			
L1	2A4A12J03E-01			
L3	2A4A12J04E-01			
M0	2C0A2-M3	6-167		CHL 7 INTERNAL PARITY ERROR
M1	2C0A2-U2	6-167		CHL 7 TERMINATE OR CLEAR
M3	2C0A2-S0	6-167		CHL 7 END OF RECORD TO CONT A
N0	2C0B0-C1	6-189		0 LOWER PARITY GENERATED CH 7
N1	2C0B0-B0	6-189		NOT(OL PARITY GENERATION) CHL 7
N3	2C0A2-O2	6-167		CHL 7 ENABLE TERMINATION
O0	2C0B6-X2	6-171		CHL 7 RESUME FROM BLOCK CONT.
O1	2C0B0-D3	6-189		0 LOWER PARITY RECEIVED CHL 7
O3	2C0B9-E3	6-177	2C0B9-BE	CHL 4 FAN OUT BIT 07 D4 TO OL
P0	2C0B8-E3	6-181	2C0B8-BE	CHL 5 FAN OUT BIT 07 D4 TO OL
P1	2C0AC-B0	6-191		NOT(OU PARITY GENERATED) CHL 7
P2	2C0A2-A3	6-167		CHL 7 ACTIVATE CHL CONTROL C
P3	2C0B0-U0	6-189		CHL 7 NOT(CLEAR 0 REG LOWER)
Q0	2C0A0-C1	6-191		0 UPPER PARITY GENERATED CHL 7
Q1	2C0A0-D3	6-191		0 UPPER PARITY RECEIVED CHL 7
Q2	2C0A0-A3	6-191		CHL 7 D4 FAN OUT TO OU REG
Q3	2C0B3-X2	6-173		NOT(OL PARITY RECEIVED) CHL 7
Q4	2C0A2-Q0	6-167		CHL 7 CLEAR 0 REGISTERS
Q5	2B1B0-K1	6-7		CHL 7 NOT(WRITE) TO CONTROL C
Q6	2B1B0-K0	6-7		
Q7	2C0A2-P2	6-167		CHL 7 BLOCK CONTROL REQUEST
Q8	2C0A2-P1	6-167		CHL 7 NOT(OPERATION COMPL F/F)
Q9	2C0A2-Q1	6-167		CHL 7 ACTIVATE READ TO CONT C
R0	2A4A15J01R-01			CHL 7 24-BIT IDENTIFIER
R1	2A4A15J01S-01			CHL 7 12-BIT IDENT FROM
R2	2C0B0-E3	6-189	2C0B0-BE	OU GROUND PIN
R3	2C0B1-E3	6-185	2C0B1-BE	CHL 7 FAN OUT BIT 07 D4 TO OL
S0	2C0A0-U1	6-191		CHL 6 FAN OUT BIT 07 D4 TO OL
S1	2C0B0-U1	6-189		CHL 7 ENABLE OU TRANSMISSION
S2	2C0B0-C0	6-189		CHL 7 ENABLE OL TRANSMISSION
T0	2B1B0-X2	6-7		CHL 7 D4 FAN OUT TO OL REG
T1	2B1B0-X3	6-7		NOT(CH 7)(12-BIT MODE)(A/D)
T2	2C0A0-U0	6-191		CHL 7 NOT(CLEAR 0 REG UPPER)
T3	2C0A2-A0	6-167		CHL 7 NOT(BUS TO 0) TO CONT A
U0	2C0A2-U3	6-167		CHL 7 ENABLE 0 REG AMISSION
U1	2C0B0-A0	6-189		CHL 7 EXT RCVR TO 0 LOWER
U2	2C0B6-V0	6-171	2C0B6-A0	CHL 5 SUPPRESS WORD MARK
U3	2C0B7-V0	6-169	2C0B7-A0	CHL 4 SUPPRESS WORD MARK
V0	2C0B2-X2	6-175	2C0B2-A0	CHL 7 SUPPRESS WORD MARK
V1	2C0A0-A0	6-191		CHL 7 EXT RCVR TO 0 UPPER
V2	2B1B5-B1	6-21		EN CHAN 7 BUS TO 0 XFER/XMIT
V3	2B1B5-B0	6-21		
W0	2A4A12J03F-02			CHL 7 EXTERNAL WORD MARK
W1	2A4A12J04F-02			
W2	2A4A12J03F-01			
W3	2A4A12J04F-01			
X0	2A1B4-K3	6-57		SUPPR WORD MARK TO CHAN 4-7
X1	2A1B4-K2	6-57		FANOUT
X2	2A4A12J01C-08			CHL 7 EXT 24 BIT DEVICE CONNTD
X3	2A4A12J02C-07			
X4	2C0B2-V0	6-175	2C0B2-A0	CHL 7 SUPPRESS WORD MARK
X5	2C0B3-V0	6-173	2C0B3-A0	CHL 6 SUPPRESS WORD MARK




<b>CONTROL DATA</b>		<b>CHANNEL 7</b>		<b>PRODUCT</b>	
<b>DEVELOPMENT DIVISION</b>		<b>C CONTROL</b>		<b>C 60181000</b>	
LOC: 2C0B2		PART NO. 185437		SER. 007	
PAGE 6-175		PAGE 6-175		PAGE 6-175	

361






PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B7-U1	6-169		CHAN 4 EXT RCVR TO 0 LOWER
A3	2C0B7-P0	6-169		NOT(OL PARITY RECEIVED) CHL 4
B0	2C0B7-L1	6-169		NOT(OL PARITY GENERATED) CHL 4
B2	2A4A09J03B-04			CHANNEL 4 EXTERNAL DATA BIT 06
B3	2A4A09J03B-03			CHL 4 D4 FAN OUT TO OL REG
C0	2C0B7-S2	6-169		0 LOWER PARITY GENERATED CH 4
C1	2C0B7-L0	6-169		
C2	2A4A09J04B-04			CHANNEL 4 EXTERNAL DATA BIT 06
C3	2A4A09J04B-03			CHANNEL 4 EXTERNAL DATA BIT 06
D0	2B1B0-K2	6-7		LOWER PARITY BIT TO CHANNEL 4
D1	2B1B0-K3	6-7		0 LOWER PARITY RECEIVED CHL 4
D3	2C0B7-M1	6-169		
E0	2A4A09J03A-02			CHANNEL 4 EXTERNAL DATA BIT 00
E1	2A4A09J03A-01			CHANNEL 4 EXTERNAL DATA BIT 00
E2	2C0B2-A3	6-175	2C0B9-RH	CHL 4 FAN OUT BIT 11 D4 TO OL
E3	2C0B2-M2	6-175	2C0B9-RE	CHL 4 FAN OUT BIT 07 D4 TO OL
F0	2A4A09J04A-02			CHANNEL 4 EXTERNAL DATA BIT 00
F1	2A4A09J04A-01			CHANNEL 4 EXTERNAL DATA BIT 00
F2	2C0B3-A3	6-173	2C0B9-RO	CHL 4 FAN OUT BIT 10 D4 TO OL
F3	2C0B6-A3	6-171	2C0B9-RJ	CHL 4 FAN OUT BIT 09 D4 TO OL
G0	2C0B6-M2	6-171	2C0B9-AF	CHL 4 FAN OUT BIT 05 D4 TO OL
G1	2C0B6-A0	6-171	2C0B9-AE	CHL 4 FAN OUT BIT 01 D4 TO OL
G2	2A4A09J03B-06			CHANNEL 4 EXTERNAL DATA BIT 07
G3	2A4A09J03B-05			CHANNEL 4 EXTERNAL DATA BIT 07
H0	2C0B7-A0	6-169	2C0B9-AS	CHL 4 FAN OUT BIT 00 D4 TO OL
H1	2C0B2-A0	6-175	2C0B9-AG	CHL 4 FAN OUT BIT 03 D4 TO OL
H2	2A4A09J04B-06			CHANNEL 4 EXTERNAL DATA BIT 07
H3	2A4A09J04B-05			CHANNEL 4 EXTERNAL DATA BIT 07
I0	2A4A09J03A-04			CHANNEL 4 EXTERNAL DATA BIT 01
I1	2A4A09J03A-03			CHANNEL 4 EXTERNAL DATA BIT 01
I3	2C0B7-A3	6-169	2C0B9-RW	CHL 4 FAN OUT BIT 08 D4 TO OL
J0	2A4A09J04A-04			CHANNEL 4 EXTERNAL DATA BIT 01
J1	2A4A09J04A-03			CHANNEL 4 EXTERNAL DATA BIT 01
J3	2C0B3-M2	6-173	2C0B9-RZ	CHL 4 FAN OUT BIT 06 D4 TO OL
K0	2C0B3-A0	6-173	2C0B9-AR	CHL 4 FAN OUT BIT 02 D4 TO OL
K2	2A4A09J03B-09			CHANNEL 4 EXTERNAL DATA BIT 09
K3	2A4A09J03B-10			CHANNEL 4 EXTERNAL DATA BIT 09
L0	2A4A09J04A-05			CHANNEL 4 EXTERNAL DATA BIT 02
L1	2A4A09J04A-06			CHANNEL 4 EXTERNAL DATA BIT 09
L2	2A4A09J04B-09			CHANNEL 4 EXTERNAL DATA BIT 09
L3	2A4A09J04B-10			CHANNEL 4 EXTERNAL DATA BIT 09
M0	2A4A09J03A-05			CHANNEL 4 EXTERNAL DATA BIT 02
M1	2A4A09J03A-06			CHANNEL 4 EXTERNAL DATA BIT 08
M2	2A4A09J03B-08			CHANNEL 4 EXTERNAL DATA BIT 08
M3	2A4A09J03B-07			CHANNEL 4 EXTERNAL DATA BIT 08
N0	2A4A09J03A-08			CHANNEL 4 EXTERNAL DATA BIT 03
N1	2A4A09J03A-07			CHANNEL 4 EXTERNAL DATA BIT 03
N2	2A4A09J04B-08			CHANNEL 4 EXTERNAL DATA BIT 08
N3	2A4A09J04B-07			CHANNEL 4 EXTERNAL DATA BIT 08
O0	2A4A09J04A-08			CHANNEL 4 EXTERNAL DATA BIT 03
O1	2A4A09J04A-07			CHANNEL 4 EXTERNAL DATA BIT 03
O2	2C0B4-B3	6-193	2C0B4-BC	NOT(BIT 08) CHL 4 0L TO FAN IN
O3	2C0B4-A3	6-193	2C0B4-BA	NOT(BIT 06) CHL 4 0L TO FAN IN
P0	2C0B4-D1	6-193	2C0B4-AD	NOT(BIT 00) CHL 4 0L TO FAN IN
P2	2C0B4-C2	6-193	2C0B4-RD	NOT(BIT 09) CHL 4 0L TO FAN IN
P3	2C0B4-B2	6-193	2C0B4-RB	NOT(BIT 07) CHL 4 0L TO FAN IN
Q0	2C0B4-D0	6-193	2C0B4-RD	NOT(BIT 01) CHL 4 0L TO FAN IN
Q1	2C0B4-E1	6-193	2C0B4-AF	NOT(BIT 02) CHL 4 0L TO FAN IN
Q2	2A4A09J03C-01			CHANNEL 4 EXTERNAL DATA BIT 10
Q3	2A4A09J03C-02			CHANNEL 4 EXTERNAL DATA BIT 10
R0	2C0B7-M2	6-169	2C0B9-AQ	CHL 4 FAN OUT BIT 04 D4 TO OL
R1	2C0B4-E0	6-193	2C0B4-AG	NOT(BIT 03) CHL 4 0L TO FAN IN
R2	2A4A09J04C-01			CHANNEL 4 EXTERNAL DATA BIT 10
R3	2A4A09J04C-02			CHANNEL 4 EXTERNAL DATA BIT 10
S0	2A4A09J03A-10			CHANNEL 4 EXTERNAL DATA BIT 04
S1	2A4A09J03A-09			NOT(BIT 10) CHL 4 0L TO FAN IN
S3	2C0B4-C3	6-193	2C0B4-BE	NOT(BIT 10) CHL 4 0L TO FAN IN
T0	2A4A09J04A-10			CHANNEL 4 EXTERNAL DATA BIT 04
T1	2A4A09J04A-09			CHANNEL 4 EXTERNAL DATA BIT 04
T3	2C0B4-D2	6-193	2C0B4-RG	NOT(BIT 11) CHL 4 0L TO FAN IN
U0	2C0B7-N3	6-169		CHL 4 NOT(CLEAR 0 REG LOWER)
U1	2C0B7-S1	6-169		CHL 4 ENABLE 0L TRANSMISSION
U2	2A4A09J03C-05			CHANNEL 4 EXTERNAL PARITY BIT 1
U3	2A4A09J03C-06			CHANNEL 4 EXTERNAL PARITY BIT 1
V0	2C0B4-B0	6-193	2C0B4-AB	NOT(BIT 05) CHL 4 0L TO FAN IN
V1	2C0B4-C0	6-193	2C0B4-AC	NOT(BIT 04) CHL 4 0L TO FAN IN
V2	2A4A09J04C-05			CHANNEL 4 EXTERNAL PARITY BIT 1
V3	2A4A09J04C-06			CHANNEL 4 EXTERNAL PARITY BIT 1
W0	2A4A09J03B-02			CHANNEL 4 EXTERNAL DATA BIT 05
W1	2A4A09J03B-01			CHANNEL 4 EXTERNAL DATA BIT 05
W2	2A4A09J03C-04			CHANNEL 4 EXTERNAL DATA BIT 11
W3	2A4A09J03C-03			CHANNEL 4 EXTERNAL DATA BIT 11
X0	2A4A09J04B-02			CHANNEL 4 EXTERNAL DATA BIT 05
X1	2A4A09J04B-01			CHANNEL 4 EXTERNAL DATA BIT 05
X2	2A4A09J04C-04			CHANNEL 4 EXTERNAL DATA BIT 11
X3	2A4A09J04C-03			CHANNEL 4 EXTERNAL DATA BIT 11



CONTROL DATA		CHANNEL 4-0L		PROJECT	
DEVELOPMENT DIVISION	LOC: 2C0B9 PART NO. 184003	SER. 004	SIZE: 60181000	REV. A	SHEET PAGE 6-177

363


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B7-V1	6-169		CHAN 4 EXT RCVR TO 0 UPPER
A3	2C0B7-P1	6-169		NOT(OU PARITY RECEIVED) CHL 4
B0	2C0B7-N0	6-169		NOT(OU PARITY GENERATED) CHL 4
B2	2A4A09J01B-04			CHANNEL 4 EXTERNAL DATA BIT 18
B3	2A4A09J01B-03			CHL 4 D4 FAN OUT TO 0U REG
C0	2C0B7-03	6-169		0 UPPER PARITY GENERATED CHL 4
C1	2C0B7-00	6-169		
C2	2A4A09J02B-04			CHANNEL 4 EXTERNAL DATA BIT 18
C3	2A4A09J02B-03			
D0	2B1A0-K2	6- 5		UPPER PARITY BIT TO CHANNEL 4
D1	2B1A0-K3	6- 5		0 UPPER PARITY RECEIVED CHL 4
D3	2C0B7-01	6-169		
E0	2A4A09J01A-02			CHANNEL 4 EXTERNAL DATA BIT 12
E1	2A4A09J01A-01			CHL 4 FAN OUT BIT 23 D4 TO 0U
E2	2C0A3-S2	6-165	2C0A9-BH	CHL 4 FAN OUT BIT 19 D4 TO 0U
E3	2C0A3-H1	6-165	2C0A9-BE	
F0	2A4A09J02A-02			CHANNEL 4 EXTERNAL DATA BIT 12
F1	2A4A09J02A-01			CHL 4 FAN OUT BIT 22 D4 TO 0U
F2	2C0A6-H1	6-163	2C0A9-B0	CHL 4 FAN OUT BIT 21 D4 TO 0U
F3	2C0A7-H1	6-161	2C0A9-RJ	CHL 4 FAN OUT BIT 17 D4 TO 0U
G0	2C0A7-G0	6-161	2C0A9-AF	CHL 4 FAN OUT BIT 13 D4 TO 0U
G1	2C0A7-S2	6-161	2C0A9-AE	
G2	2A4A09J01B-06			CHANNEL 4 EXTERNAL DATA BIT 19
G3	2A4A09J01B-05			CHL 4 FAN OUT BIT 12 D4 TO 0U
H0	2C0B7-U3	6-169	2C0A9-AS	CHL 4 FAN OUT BIT 15 D4 TO 0U
H1	2C0A3-C0	6-165	2C0A9-AG	
H2	2A4A09J02B-06			CHANNEL 4 EXTERNAL DATA BIT 19
H3	2A4A09J02B-05			
I0	2A4A09J01A-04			CHANNEL 4 EXTERNAL DATA BIT 13
I1	2A4A09J01A-03			CHL 4 FAN OUT BIT 20 D4 TO 0U
I3	2C0A2-H1	6-167	2C0A9-BW	
J0	2A4A09J02A-04			CHANNEL 4 EXTERNAL DATA BIT 13
J1	2A4A09J02A-03			CHL 4 FAN OUT BIT 18 D4 TO 0U
J3	2C0A6-C0	6-163	2C0A9-RZ	CHL 4 FAN OUT BIT 14 D4 TO 0U
K0	2C0A6-S2	6-163	2C0A9-AR	CHANNEL 4 EXTERNAL DATA BIT 21
K2	2A4A09J01B-09			CHANNEL 4 EXTERNAL DATA BIT 14
K3	2A4A09J01B-10			
L0	2A4A09J02A-05			CHANNEL 4 EXTERNAL DATA BIT 21
L1	2A4A09J02A-06			
L2	2A4A09J02B-09			CHANNEL 4 EXTERNAL DATA BIT 14
L3	2A4A09J02B-10			
M0	2A4A09J01A-05			CHANNEL 4 EXTERNAL DATA BIT 20
M1	2A4A09J01A-06			
M2	2A4A09J01B-08			CHANNEL 4 EXTERNAL DATA BIT 15
M3	2A4A09J01B-07			
N0	2A4A09J01A-08			CHANNEL 4 EXTERNAL DATA BIT 20
N1	2A4A09J01A-07			
N2	2A4A09J02B-08			
N3	2A4A09J02B-07			
O0	2A4A09J02A-08			CHANNEL 4 EXTERNAL DATA BIT 15
O1	2A4A09J02A-07			NOT(BIT 20) CHL 4 0U TO FAN IN
Q2	2C0A5-B3	6-195	2C0A5-RC	NOT(RIT 18) CHL 4 0U TO FAN IN
Q3	2C0A5-A3	6-195	2C0A5-RA	NOT(RIT 12) CHL 4 0U TO FAN IN
P0	2C0A5-D1	6-195	2C0A5-AD	NOT(BIT 21) CHL 4 0U TO FAN IN
P2	2C0A5-C2	6-195	2C0A5-RD	NOT(RIT 19) CHL 4 0U TO FAN IN
P3	2C0A5-B2	6-195	2C0A5-RB	NOT(RIT 13) CHL 4 0U TO FAN IN
Q0	2C0A5-D0	6-195	2C0A5-AE	NOT(RIT 14) CHL 4 0U TO FAN IN
Q1	2C0A5-E1	6-195	2C0A5-AF	CHANNEL 4 EXTERNAL DATA BIT 22
Q2	2A4A09J01C-01			
Q3	2A4A09J01C-02			
R0	2C0A2-S2	6-167	2C0A9-AQ	CHL 4 FAN OUT BIT 16 D4 TO 0U
R1	2C0A5-E0	6-195	2C0A5-AG	NOT(RIT 15) CHL 4 0U TO FAN IN
R2	2A4A09J02C-01			CHANNEL 4 EXTERNAL DATA BIT 22
R3	2A4A09J02C-02			
S0	2A4A09J01A-10			CHANNEL 4 EXTERNAL DATA BIT 16
S1	2A4A09J01A-09			NOT(RIT 22) CHL 4 0U TO FAN IN
S3	2C0A5-C3	6-195	2C0A5-RE	
T0	2A4A09J02A-10			CHANNEL 4 EXTERNAL DATA BIT 16
T1	2A4A09J02A-09			NOT(RIT 23) CHL 4 0U TO FAN IN
T3	2C0A5-D2	6-195	2C0A5-RG	CHL 4 NOT(CLEAR 0 REG UPPER)
U0	2C0B7-T2	6-169		CHL 4 ENABLE 0U TRANSMISSION
U1	2C0B7-S0	6-169		CHL 4 EXTERNAL PARITY BIT 2
U2	2A4A09J01C-05			
U3	2A4A09J01C-06			
V0	2C0A5-B0	6-195	2C0A5-AB	NOT(RIT 17) CHL 4 0U TO FAN IN
V1	2C0A5-C0	6-195	2C0A5-AC	NOT(RIT 16) CHL 4 0U TO FAN IN
V2	2A4A09J02C-05			CHANNEL 4 EXTERNAL DATA BIT 17
V3	2A4A09J02C-06			
W0	2A4A09J01B-02			CHANNEL 4 EXTERNAL DATA BIT 23
W1	2A4A09J01B-01			
W2	2A4A09J01C-04			
W3	2A4A09J01C-03			
X0	2A4A09J02B-02			CHANNEL 4 EXTERNAL DATA BIT 17
X1	2A4A09J02B-01			
X2	2A4A09J02C-04			CHANNEL 4 EXTERNAL DATA BIT 23
X3	2A4A09J02C-03			



CONTINUA		CHANNEL 4 - 0U		PRODUCT	
DEVELOPMENT DIVISION		LOC 2C0A9 PART NO.184003 SER 012		DRAWING NO. C 60181000	
				REV. A	
				PAGE 6-179	

365


PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0R6-U1	6-171		CHAN 5 EXT RCVR TO 0 LOWER
A3	2C0R6-P0	6-171		NOT(OL PARITY RECEIVED) CHL 5
B0	2C0R6-L1	6-171		NOT(OL PARITY GENERATED) CHL 5
B2	2A4A10J03R-04			
B3	2A4A10J03R-03			
C0	2C0R6-S2	6-171		CHANNEL 5 EXTERNAL DATA BIT 06
C1	2C0R6-L0	6-171		CHL 5 D4 FAN OUT TO OL REG
C2	2A4A10J04R-04			0 LOWER PARITY GENERATED CH 5
C3	2A4A10J04R-03			
D0	2R1R0-J2	6-7		CHANNEL 5 EXTERNAL DATA BIT 06
D1	2R1R0-J3	6-7		CHL 5 FAN OUT TO OL REG
D3	2C0R6-M1	6-171		0 LOWER PARITY RECEIVED CHL 5
E0	2A4A10J03A-02			
E1	2A4A10J03A-01			
E2	2C0R2-D2	6-175	2C0B8-RH	CHANNEL 5 EXTERNAL DATA BIT 00
E3	2C0R2-M3	6-175	2C0B8-RE	CHL 5 FAN OUT BIT 11 D4 TO OL
F0	2A4A10J04A-02			
F1	2A4A10J04A-01			
F2	2C0R3-D2	6-173	2C0B8-RO	CHANNEL 5 EXTERNAL DATA BIT 00
F3	2C0R6-D2	6-171	2C0B8-RJ	CHL 5 FAN OUT BIT 10 D4 TO OL
G0	2C0R6-M3	6-171	2C0B8-RJ	CHL 5 FAN OUT BIT 09 D4 TO OL
G1	2C0R6-B0	6-171	2C0B8-AE	CHL 5 FAN OUT BIT 05 D4 TO OL
G2	2A4A10J03H-06			
G3	2A4A10J03R-05			
H0	2C0R7-B0	6-169	2C0B8-AS	CHANNEL 5 EXTERNAL DATA BIT 07
H1	2C0B2-B0	6-175	2C0B8-AG	CHL 5 FAN OUT BIT 00 D4 TO OL
H2	2A4A10J04R-06			
H3	2A4A10J04B-05			
I0	2A4A10J03A-04			
I1	2A4A10J03A-03			
I3	2C0R7-D2	6-169	2C0B8-RW	CHANNEL 5 EXTERNAL DATA BIT 01
J0	2A4A10J04A-04			
J1	2A4A10J04A-03			
J3	2C0R3-M3	6-173	2C0B8-RZ	CHANNEL 5 EXTERNAL DATA BIT 01
K0	2C0R3-B0	6-173	2C0B8-AR	CHL 5 FAN OUT BIT 06 D4 TO OL
K2	2A4A10J03R-09			CHANNEL 5 EXTERNAL DATA BIT 09
K3	2A4A10J03R-10			
L0	2A4A10J04A-05			CHANNEL 5 EXTERNAL DATA BIT 02
L1	2A4A10J04A-06			
L2	2A4A10J04B-09			
L3	2A4A10J04B-10			
M0	2A4A10J03A-05			CHANNEL 5 EXTERNAL DATA BIT 02
M1	2A4A10J03A-06			
M2	2A4A10J03B-08			
M3	2A4A10J03B-07			
N0	2A4A10J03A-08			CHANNEL 5 EXTERNAL DATA BIT 08
N1	2A4A10J03A-07			
N2	2A4A10J04B-08			
N3	2A4A10J04B-07			
O0	2A4A10J04A-08			CHANNEL 5 EXTERNAL DATA BIT 08
O1	2A4A10J04A-07			
O2	2C0B4-12	6-193	2C0B4-RK	CHANNEL 5 EXTERNAL DATA BIT 03
O3	2C0B4-H3	6-193	2C0B4-RJ	NOT(RIT 08) CHL 5 OL TO FAN IN
P0	2C0B4-H0	6-193	2C0B4-RN	NOT(RIT 06) CHL 5 OL TO FAN IN
P2	2C0B4-13	6-193	2C0B4-PL	NOT(RIT 09) CHL 5 OL TO FAN IN
P3	2C0B4-G3	6-193	2C0B4-RH	NOT(RIT 00) CHL 5 OL TO FAN IN
Q0	2C0B4-H1	6-193	2C0B4-AM	NOT(RIT 07) CHL 5 OL TO FAN IN
Q1	2C0B4-G0	6-193	2C0B4-AL	NOT(RIT 01) CHL 5 OL TO FAN IN
Q2	2A4A10J03C-01			CHANNEL 5 EXTERNAL DATA BIT 10
Q3	2A4A10J03C-02			
R0	2C0B7-M3	6-169	2C0B8-A0	CHL 5 FAN OUT BIT 04 D4 TO OL
R1	2C0B4-G1	6-193	2C0B4-AK	NOT(RIT 03) CHL 5 OL TO FAN IN
R2	2A4A10J04C-01			CHANNEL 5 EXTERNAL DATA BIT 10
R3	2A4A10J04C-02			
S0	2A4A10J03A-10			
S1	2A4A10J03A-09			
S3	2C0R4-J2	6-193	2C0B4-RM	CHANNEL 5 EXTERNAL DATA BIT 04
T0	2A4A10J04A-10			
T1	2A4A10J04A-09			
T3	2C0B4-J3	6-193	2C0B4-RN	CHANNEL 5 EXTERNAL DATA BIT 04
U0	2C0R6-N3	6-171		NOT(RIT 11) CHL 5 OL TO FAN IN
U1	2C0R6-S1	6-171		CHL 5 NOT(CLEAR 0 REG LOWER)
U2	2A4A10J03C-05			CHL 5 ENABLE OL TRANSMISSION
U3	2A4A10J03C-06			CHL 5 EXTERNAL PARITY BIT 1
V0	2C0R4-F1	6-193	2C0B4-AH	NOT(RIT 05) CHL 5 OL TO FAN IN
V1	2C0R4-F0	6-193	2C0B4-AJ	NOT(RIT 04) CHL 5 OL TO FAN IN
V2	2A4A10J04C-05			
V3	2A4A10J04C-06			
W0	2A4A10J03R-02			
W1	2A4A10J03H-01			CHANNEL 5 EXTERNAL DATA BIT 05
W2	2A4A10J03C-04			
W3	2A4A10J03C-03			CHANNEL 5 EXTERNAL DATA BIT 11
X0	2A4A10J04R-02			
X1	2A4A10J04R-01			CHANNEL 5 EXTERNAL DATA BIT 05
X2	2A4A10J04C-04			
X3	2A4A10J04C-03			CHANNEL 5 EXTERNAL DATA BIT 11



<b>CONTROL DATA CORPORATION</b>		<b>CHANNEL 5 - 0L</b>	
DEVELOPMENT DIVISION	LOC: 2C0B8 PART NO: 184003	SER: 005	PRODUCT
SIZE	DRAWING NO. C 60181000	REV. A	
SHEET	PAGE	6-181	

367

PIN	ORIGIN/DEST	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2C0R6-V1	6-171		CHAN 5 EXT RCVR TO 0 UPPER NOT(OU PARITY RECEIVED) CHL 5
A3	2C0R6-P1	6-171		NOT(OU PARITY GENERATED) CHL 5
B2	2A4A10J01R-04	6-171		CHANNEL 5 EXTERNAL DATA BIT 18
B3	2A4A10J01R-03			CHL 5 D4 FAN OUT TO 0U REG
C0	2C0R6-03	6-171		0 UPPER PARITY GENERATED CHL 5
C1	2C0R6-00	6-171		
C2	2A4A10J02R-04			CHANNEL 5 EXTERNAL DATA BIT 18
C3	2A4A10J02R-03			CHL 5 FAN OUT BIT 23 D4 TO 0U
D0	2R1A0-J2	6-5		UPPER PARITY BIT TO CHANNEL 5
D1	2R1A0-J3	6-5		0 UPPER PARITY RECEIVED CHL 5
D3	2C0R6-01	6-171		
E0	2A4A10J01A-02			CHANNEL 5 EXTERNAL DATA BIT 12
E1	2A4A10J01A-01			CHL 5 FAN OUT BIT 23 D4 TO 0U
E2	2C0A3-S3	6-165	2C0A8-RH	CHL 5 FAN OUT BIT 19 D4 TO 0U
E3	2C0A3-H0	6-165	2C0A8-RE	
F0	2A4A10J02A-02			CHANNEL 5 EXTERNAL DATA BIT 12
F1	2A4A10J02A-01			CHL 5 FAN OUT BIT 22 D4 TO 0U
F2	2C0A6-H0	6-163	2C0A8-RO	CHL 5 FAN OUT BIT 21 D4 TO 0U
F3	2C0A7-H0	6-161	2C0A8-RJ	CHL 5 FAN OUT BIT 21 D4 TO 0U
G0	2C0A7-C1	6-161	2C0A8-AF	CHL 5 FAN OUT BIT 13 D4 TO 0U
G1	2C0A7-S3	6-161	2C0A8-AE	
G2	2A4A10J01R-06			CHANNEL 5 EXTERNAL DATA BIT 19
G3	2A4A10J01R-05			CHL 5 FAN OUT BIT 12 D4 TO 0U
H0	2C0R7-U2	6-169	2C0A8-AS	CHL 5 FAN OUT BIT 15 D4 TO 0U
H1	2C0A3-C1	6-165	2C0A8-AG	
H2	2A4A10J02R-06			CHANNEL 5 EXTERNAL DATA BIT 19
H3	2A4A10J02R-05			CHANNEL 5 EXTERNAL DATA BIT 13
I0	2A4A10J01A-04			CHL 5 FAN OUT BIT 20 D4 TO 0U
I1	2A4A10J01A-03			
I3	2C0A2-H0	6-167	2C0A8-RW	CHANNEL 5 EXTERNAL DATA BIT 13
J0	2A4A10J02A-04			CHL 5 FAN OUT BIT 18 D4 TO 0U
J1	2A4A10J02A-03			CHL 5 FAN OUT BIT 14 D4 TO 0U
J3	2C0A6-C1	6-163	2C0A8-RZ	CHANNEL 5 EXTERNAL DATA BIT 21
K0	2C0A6-S3	6-163	2C0A8-AR	
K2	2A4A10J01R-09			CHANNEL 5 EXTERNAL DATA BIT 14
K3	2A4A10J01R-10			CHANNEL 5 EXTERNAL DATA BIT 21
L0	2A4A10J02A-05			CHANNEL 5 EXTERNAL DATA BIT 14
L1	2A4A10J02A-06			CHANNEL 5 EXTERNAL DATA BIT 14
L2	2A4A10J02R-09			
L3	2A4A10J02R-10			
M0	2A4A10J01A-05			CHANNEL 5 EXTERNAL DATA BIT 20
M1	2A4A10J01A-06			CHANNEL 5 EXTERNAL DATA BIT 15
M2	2A4A10J01R-08			CHANNEL 5 EXTERNAL DATA BIT 20
M3	2A4A10J01R-07			
N0	2A4A10J01A-08			CHANNEL 5 EXTERNAL DATA BIT 15
N1	2A4A10J01A-07			
N2	2A4A10J02R-08			CHANNEL 5 EXTERNAL DATA BIT 20
N3	2A4A10J02R-07			
O0	2A4A10J02A-08			
O1	2A4A10J02A-07			CHANNEL 5 EXTERNAL DATA BIT 15
O2	2C0A5-12	6-195	2C0A5-RK	NOT(RIT 20) CHL 5 0U TO FAN IN
O3	2C0A5-H3	6-195	2C0A5-RJ	NOT(RIT 18) CHL 5 0U TO FAN IN
P0	2C0A5-H0	6-195	2C0A5-RL	NOT(RIT 12) CHL 5 0U TO FAN IN
P2	2C0A5-13	6-195	2C0A5-RN	NOT(RIT 21) CHL 5 0U TO FAN IN
P3	2C0A5-03	6-195	2C0A5-RH	NOT(RIT 19) CHL 5 0U TO FAN IN
Q0	2C0A5-H1	6-195	2C0A5-AH	NOT(RIT 13) CHL 5 0U TO FAN IN
Q1	2C0A5-G0	6-195	2C0A5-AL	NOT(RIT 14) CHL 5 0U TO FAN IN
Q2	2A4A10J01C-01			CHANNEL 5 EXTERNAL DATA BIT 22
Q3	2A4A10J01C-02			
R0	2C0A2-S3	6-167	2C0A8-AQ	CHL 5 FAN OUT BIT 16 D4 TO 0U
R1	2C0A5-G1	6-195	2C0A5-AK	NOT(RIT 15) CHL 5 0U TO FAN IN
R2	2A4A10J02C-01			CHANNEL 5 EXTERNAL DATA BIT 22
R3	2A4A10J02C-02			
S0	2A4A10J01A-10			CHANNEL 5 EXTERNAL DATA BIT 16
S1	2A4A10J01A-09			NOT(RIT 22) CHL 5 0U TO FAN IN
S3	2C0A5-J2	6-195	2C0A5-RM	
T0	2A4A10J02A-10			CHANNEL 5 EXTERNAL DATA BIT 16
T1	2A4A10J02A-09			NOT(RIT 23) CHL 5 0U TO FAN IN
T3	2C0A5-J3	6-195	2C0A5-RN	CHL 5 NOT(CLEAR 0 REG UPPER)
U0	2C0R6-T2	6-171		CHL 5 ENABLE DU TRANSMISSION
U1	2C0R6-S0	6-171		CHL 5 EXTERNAL PARITY BIT 2
U2	2A4A10J01C-05			
U3	2A4A10J01C-06			
V0	2C0A5-F1	6-195	2C0A5-AH	NOT(RIT 17) CHL 5 0U TO FAN IN
V1	2C0A5-F0	6-195	2C0A5-AJ	NOT(RIT 16) CHL 5 0U TO FAN IN
V2	2A4A10J02C-05			CHANNEL 5 EXTERNAL DATA BIT 17
V3	2A4A10J02C-06			CHANNEL 5 EXTERNAL DATA BIT 23
W0	2A4A10J01R-02			CHANNEL 5 EXTERNAL DATA BIT 17
W1	2A4A10J01R-01			CHANNEL 5 EXTERNAL DATA BIT 17
W2	2A4A10J01C-04			CHANNEL 5 EXTERNAL DATA BIT 23
W3	2A4A10J01C-03			
X0	2A4A10J02R-02			
X1	2A4A10J02R-01			
X2	2A4A10J02C-04			
X3	2A4A10J02C-03			




<b>CONTROL DATA CORPORATION</b>		<b>CHANNEL 5-0U</b>	
DEVELOPMENT DIVISION	LOC:2C0A8	PART NO.184003	SER.013
PRODUCT		SIZE: DRAWING NO. C 60181000	REV. A
SHEET		PAGE 6-183	

369




PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B3-U1	6-173		CHAN 6 EXT RCVR TO 0 LOWER
A3	2C0B3-P0	6-173		NOT(OL PARITY RECEIVED) CHL 6
B0	2C0B3-L1	6-173		NOT(OL PARITY GENERATOR) CHL 6
B2	2A4A11J03R-04			CHANNEL 6 EXTERNAL DATA BIT 06
B3	2A4A11J03R-03			CHL 6 D4 FAN OUT TO OL REG
C0	2C0B3-S2	6-173		0 LOWER PARITY GENERATED CH 6
C1	2C0B3-L0	6-173		
C2	2A4A11J04H-04			CHANNEL 6 EXTERNAL DATA BIT 06
C3	2A4A11J04H-03			CHANNEL 6 EXTERNAL DATA BIT 06
D0	2R1R0-H2	6- 7		
D1	2R1R0-H3	6- 7		NOT LOW PARITY BIT TO CHL 6
D3	2C0B3-M1	6-173		0 LOWER PARITY RECEIVED CHL 6
E0	2A4A11J03A-02			CHANNEL 6 EXTERNAL DATA BIT 00
E1	2A4A11J03A-01			CHL 6 FAN OUT RIT 11 D4 TO OL
E2	2C0B2-B2	6-175	2C0B1-RH	CHL 6 FAN OUT RIT 07 D4 TO OL
E3	2C0B2-R3	6-175	2C0B1-RE	CHL 6 FAN OUT RIT 07 D4 TO OL
F0	2A4A11J04A-02			CHANNEL 6 EXTERNAL DATA BIT 00
F1	2A4A11J04A-01			CHL 6 FAN OUT RIT 10 D4 TO OL
F2	2C0R3-B2	6-173	2C0B1-RO	CHL 6 FAN OUT RIT 09 D4 TO OL
F3	2C0R6-B2	6-171	2C0B1-RJ	CHL 6 FAN OUT RIT 09 D4 TO OL
G0	2C0B6-R3	6-171	2C0B1-AF	CHL 6 FAN OUT RIT 05 D4 TO OL
G1	2C0B6-B1	6-171	2C0B1-AE	CHL 6 FAN OUT RIT 01 D4 TO OL
G2	2A4A11J03B-06			CHANNEL 6 EXTERNAL DATA BIT 07
G3	2A4A11J03B-05			CHL 6 FAN OUT RIT 00 D4 TO OL
H0	2C0B7-B1	6-169	2C0B1-AS	CHL 6 FAN OUT RIT 00 D4 TO OL
H1	2C0B2-B1	6-175	2C0B1-AG	CHL 6 FAN OUT RIT 03 D4 TO OL
H2	2A4A11J04B-06			CHANNEL 6 EXTERNAL DATA RIT 07
H3	2A4A11J04B-05			CHANNEL 6 EXTERNAL DATA RIT 07
I0	2A4A11J03A-04			CHANNEL 6 EXTERNAL DATA BIT 01
I1	2A4A11J03A-03			CHL 6 FAN OUT RIT 08 D4 TO OL
I3	2C0B7-B2	6-169	2C0B1-RW	CHL 6 FAN OUT RIT 08 D4 TO OL
J0	2A4A11J04A-04			CHANNEL 6 EXTERNAL DATA BIT 01
J1	2A4A11J04A-03			CHL 6 FAN OUT RIT 00 D4 TO OL
J3	2C0B3-R3	6-173	2C0B1-RZ	CHL 6 FAN OUT RIT 06 D4 TO OL
K0	2C0B3-B1	6-173	2C0B1-AR	CHL 6 FAN OUT RIT 02 D4 TO OL
K2	2A4A11J03B-09			CHANNEL 6 EXTERNAL DATA BIT 09
K3	2A4A11J03B-10			CHANNEL 6 EXTERNAL DATA BIT 02
L0	2A4A11J04A-05			CHANNEL 6 EXTERNAL DATA BIT 02
L1	2A4A11J04A-06			CHANNEL 6 EXTERNAL DATA BIT 09
L2	2A4A11J04B-09			CHANNEL 6 EXTERNAL DATA BIT 02
L3	2A4A11J04B-10			CHANNEL 6 EXTERNAL DATA BIT 02
M0	2A4A11J03A-05			CHANNEL 6 EXTERNAL DATA RIT 08
M1	2A4A11J03A-06			CHANNEL 6 EXTERNAL DATA RIT 08
M2	2A4A11J03B-08			CHANNEL 6 EXTERNAL DATA RIT 03
M3	2A4A11J03B-07			CHANNEL 6 EXTERNAL DATA RIT 03
N0	2A4A11J03A-08			CHANNEL 6 EXTERNAL DATA BIT 08
N1	2A4A11J03A-07			CHANNEL 6 EXTERNAL DATA BIT 08
N2	2A4A11J04B-08			CHANNEL 6 EXTERNAL DATA BIT 03
N3	2A4A11J04B-07			CHANNEL 6 EXTERNAL DATA BIT 08
O0	2A4A11J04A-08			CHANNEL 6 EXTERNAL DATA BIT 03
O1	2A4A11J04A-07			CHANNEL 6 EXTERNAL DATA BIT 03
O2	2C0B4-U3	6-193	2C0B4-RT	NOT(RIT 08) CHL 6 OL TO FAN IN
O3	2C0B4-R2	6-193	2C0B4-RQ	NOT(RIT 06) CHL 6 OL TO FAN IN
P0	2C0B4-P0	6-193	2C0B4-RD	NOT(RIT 00) CHL 6 OL TO FAN IN
P2	2C0B4-T3	6-193	2C0B4-RS	NOT(RIT 09) CHL 6 OL TO FAN IN
P3	2C0B4-S3	6-193	2C0B4-RR	NOT(RIT 07) CHL 6 OL TO FAN IN
Q0	2C0B4-O1	6-193	2C0B4-AP	NOT(RIT 01) CHL 6 OL TO FAN IN
Q1	2C0B4-P1	6-193	2C0B4-AR	NOT(RIT 02) CHL 6 OL TO FAN IN
Q2	2A4A11J03C-01			CHANNEL 6 EXTERNAL DATA RIT 10
Q3	2A4A11J03C-02			CHANNEL 6 EXTERNAL DATA RIT 10
R0	2C0B7-R3	6-169	2C0B1-AQ	CHL 6 FAN OUT RIT 04 D4 TO OL
R1	2C0B4-O0	6-193	2C0B4-AQ	NOT(RIT 03) CHL 6 OL TO FAN IN
R2	2A4A11J04C-01			CHANNEL 6 EXTERNAL DATA BIT 10
R3	2A4A11J04C-02			CHANNEL 6 EXTERNAL DATA BIT 10
S0	2A4A11J03A-10			CHANNEL 6 EXTERNAL DATA RIT 04
S1	2A4A11J03A-09			NOT(RIT 10) CHL 6 OL TO FAN IN
S3	2C0B4-R3	6-193	2C0B4-RP	NOT(RIT 10) CHL 6 OL TO FAN IN
T0	2A4A11J04A-10			CHANNEL 6 EXTERNAL DATA RIT 04
T1	2A4A11J04A-09			CHANNEL 6 EXTERNAL DATA RIT 04
T3	2C0R4-O2	6-193	2C0B4-RQ	NOT(RIT 11) CHL 6 OL TO FAN IN
U0	2C0R3-N3	6-173		CHL 6 NOT(CLEAR 0 REG LOWER)
U1	2C0R3-S1	6-173		CHL 6 ENABLE OL TRANSMISSION
U2	2A4A11J03C-05			CHL 6 EXTERNAL PARITY RIT 1
U3	2A4A11J03C-06			CHL 6 EXTERNAL PARITY RIT 1
V0	2C0B4-R0	6-193	2C0B4-AT	NOT(RIT 05) CHL 6 OL TO FAN IN
V1	2C0B4-O8	6-193	2C0B4-AS	NOT(RIT 04) CHL 6 OL TO FAN IN
V2	2A4A11J04C-05			CHANNEL 6 EXTERNAL DATA RIT 05
V3	2A4A11J04C-06			CHANNEL 6 EXTERNAL DATA RIT 05
W0	2A4A11J03B-02			CHANNEL 6 EXTERNAL DATA RIT 05
W1	2A4A11J03B-01			CHANNEL 6 EXTERNAL DATA RIT 11
W2	2A4A11J03C-04			CHANNEL 6 EXTERNAL DATA RIT 11
W3	2A4A11J03C-03			CHANNEL 6 EXTERNAL DATA RIT 05
X0	2A4A11J04B-02			CHANNEL 6 EXTERNAL DATA RIT 05
X1	2A4A11J04B-01			CHANNEL 6 EXTERNAL DATA RIT 05
X2	2A4A11J04C-04			CHANNEL 6 EXTERNAL DATA RIT 11
X3	2A4A11J04C-03			CHANNEL 6 EXTERNAL DATA RIT 11



<b>CONTROL DATA CORPORATION</b>		<b>CHANNEL 6-0L</b>	
DEVELOPMENT DIVISION		LOC: 2C0B1 PART NO. 184003	SER 006
PRODUCT	SIZE	DRAWING NO.	REV.
	C	60181000	A
SHEET	PAGE	2-185	

371

PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B3-V1	6-173		CHAN 6 EXT RCVR TO 0 UPPER
A3	2C0B3-P1	6-173		NOT(OU PARITY RECEIVED) CHL 6
B0	2C0B3-N0	6-173		NOT(OU PARITY GENERATED) CHL 6
B2	2A4A11J01B-04			CHANNEL 6 EXTERNAL DATA BIT 18
B3	2A4A11J01B-03			CHL 6 D4 FAN OUT TO OU REG
C0	2C0B3-03	6-173		0 UPPER PARITY GENERATED CHL 6
C1	2C0B3-00	6-173		
C2	2A4A11J02B-04			CHANNEL 6 EXTERNAL DATA BIT 18
C3	2A4A11J02B-03			
D0	2B1A0-H2	6-5		NOT UPPER PARITY BIT TO CHL 6
D1	2B1A0-H3	6-5		0 UPPER PARITY RECEIVED CHL 6
D3	2C0B3-01	6-173		
E0	2A4A11J01A-02			CHANNEL 6 EXTERNAL DATA BIT 12
E1	2A4A11J01A-01			CHL 6 FAN OUT BIT 23 D4 TO OU
E2	2C0A3-V2	6-165	2C0A1-RH	CHL 6 FAN OUT BIT 19 D4 TO OU
E3	2C0A3-M1	6-165	2C0A1-RE	
F0	2A4A11J02A-02			CHANNEL 6 EXTERNAL DATA BIT 12
F1	2A4A11J02A-01			CHL 6 FAN OUT BIT 22 D4 TO OU
F2	2C0A6-M1	6-163	2C0A1-RO	CHL 6 FAN OUT BIT 21 D4 TO OU
F3	2C0A7-M1	6-161	2C0A1-PJ	CHL 6 FAN OUT BIT 17 D4 TO OU
G0	2C0A7-F1	6-161	2C0A1-AF	CHL 6 FAN OUT BIT 13 D4 TO OU
G1	2C0A7-V2	6-161	2C0A1-AE	
G2	2A4A11J01B-06			CHANNEL 6 EXTERNAL DATA BIT 19
G3	2A4A11J01B-05			CHL 6 FAN OUT BIT 12 D4 TO OU
H0	2C0B7-X3	6-169	2C0A1-AS	CHL 6 FAN OUT BIT 15 D4 TO OU
H1	2C0A3-F1	6-165	2C0A1-AG	
H2	2A4A11J02B-06			CHANNEL 6 EXTERNAL DATA BIT 19
H3	2A4A11J02B-05			
I0	2A4A11J01A-04			CHANNEL 6 EXTERNAL DATA BIT 13
I1	2A4A11J01A-03			CHL 6 FAN OUT BIT 20 D4 TO OU
I3	2C0A2-M1	6-167	2C0A1-RW	
J0	2A4A11J02A-04			CHANNEL 6 EXTERNAL DATA BIT 13
J1	2A4A11J02A-03			CHL 6 FAN OUT BIT 18 D4 TO OU
J3	2C0A6-F1	6-163	2C0A1-RZ	CHL 6 FAN OUT BIT 14 D4 TO OU
K0	2C0A6-V2	6-163	2C0A1-AR	CHANNEL 6 EXTERNAL DATA BIT 21
K2	2A4A11J01B-09			CHANNEL 6 EXTERNAL DATA BIT 14
K3	2A4A11J01B-10			
L0	2A4A11J02A-05			CHANNEL 6 EXTERNAL DATA BIT 21
L1	2A4A11J02A-06			
L2	2A4A11J02B-09			CHANNEL 6 EXTERNAL DATA BIT 14
L3	2A4A11J02B-10			
M0	2A4A11J01A-05			CHANNEL 6 EXTERNAL DATA BIT 20
M1	2A4A11J01A-06			
M2	2A4A11J01B-08			CHANNEL 6 EXTERNAL DATA BIT 15
M3	2A4A11J01B-07			
N0	2A4A11J01A-08			CHANNEL 6 EXTERNAL DATA BIT 20
N1	2A4A11J01A-07			
N2	2A4A11J02B-08			CHANNEL 6 EXTERNAL DATA BIT 15
N3	2A4A11J02B-07			
00	2A4A11J02A-08			CHANNEL 6 EXTERNAL DATA BIT 15
01	2A4A11J02A-07			NOT(RIT 20) CHL 6 0U TO FAN IN
02	2C0A5-U3	6-195	2C0A5-RT	NOT(RIT 18) CHL 6 0U TO FAN IN
03	2C0A5-R2	6-195	2C0A5-RD	NOT(RIT 12) CHL 6 0U TO FAN IN
P0	2C0A5-P0	6-195	2C0A5-AQ	NOT(RIT 21) CHL 6 0U TO FAN IN
P2	2C0A5-T3	6-195	2C0A5-RS	NOT(RIT 19) CHL 6 0U TO FAN IN
P3	2C0A5-S3	6-195	2C0A5-RR	NOT(RIT 13) CHL 6 0U TO FAN IN
Q0	2C0A5-01	6-195	2C0A5-AP	NOT(RIT 14) CHL 6 0U TO FAN IN
Q1	2C0A5-P1	6-195	2C0A5-AR	CHANNEL 6 EXTERNAL DATA BIT 22
Q2	2A4A11J01C-01			
Q3	2A4A11J01C-02			
R0	2C0A2-V2	6-167	2C0A1-AQ	CHL 6 FAN OUT BIT 16 D4 TO OU
R1	2C0A5-00	6-195	2C0A5-AQ	NOT(RIT 15) CHL 6 0U TO FAN IN
R2	2A4A11J02C-01			CHANNEL 6 EXTERNAL DATA BIT 22
R3	2A4A11J02C-02			
S0	2A4A11J01A-10			CHANNEL 6 EXTERNAL DATA BIT 16
S1	2A4A11J01A-09			NOT(RIT 22) CHL 6 0U TO FAN IN
S3	2C0A5-R3	6-195	2C0A5-RP	
T0	2A4A11J02A-10			CHANNEL 6 EXTERNAL DATA BIT 16
T1	2A4A11J02A-09			
T3	2C0A5-02	6-195	2C0A5-RO	NOT(RIT 23) CHL 6 0U TO FAN IN
U0	2C0B3-T2	6-173		CHL 6 NOT(CLEAR 0 REG UPPER)
U1	2C0B3-S0	6-173		CHL 6 ENABLE 0U TRANSMISSION
U2	2A4A11J01C-05			CHL 6 EXTERNAL PARITY BIT 2
U3	2A4A11J01C-06			
V0	2C0A5-R0	6-195	2C0A5-AT	NOT(RIT 17) CHL 6 0U TO FAN IN
V1	2C0A5-00	6-195	2C0A5-AS	NOT(RIT 16) CHL 6 0U TO FAN IN
V2	2A4A11J02C-05			CHL 6 EXTERNAL PARITY BIT 2
V3	2A4A11J02C-06			
W0	2A4A11J01B-02			CHANNEL 6 EXTERNAL DATA BIT 17
W1	2A4A11J01B-01			
W2	2A4A11J01C-04			CHANNEL 6 EXTERNAL DATA BIT 23
W3	2A4A11J01C-03			
X0	2A4A11J02B-02			CHANNEL 6 EXTERNAL DATA BIT 17
X1	2A4A11J02B-01			
X2	2A4A11J02C-04			CHANNEL 6 EXTERNAL DATA BIT 23
X3	2A4A11J02C-03			



TERM  
TE2  
A20

TERM  
TE2  
B20


TERM  
TE2  
A40

CONTROL DATA CORPORATION		CHANNEL 6-0U		PRODUCT	
		DEVELOPMENT DIVISION		LOC:2COAI PART NO.184003 SER.014	SIZE DRAWING NO. C 60181000 REV. A
				SHEET	PAGE 6-187

373


PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B2-U1	6-175		CHAN 7 EXT RCVR TO 0 LOWER
A3	2C0B2-P0	6-175		NOT(OL PARITY RECEIVED) CHL 7
B0	2C0B2-L1	6-175		NOT(OL PARITY GENERATED) CHL 7
B2	2A4A12J03B-04			
B3	2A4A12J03B-03			CHANNEL 7 EXTERNAL DATA BIT 06
C0	2C0B2-S2	6-175		CHL 7 D4 FAN OUT TO OL REG
C1	2C0B2-L0	6-175		0 LOWER PARITY GENERATED CH 7
C2	2A4A12J04B-04			
C3	2A4A12J04B-03			CHANNEL 7 EXTERNAL DATA BIT 06
D0	2B1B0-I2	6- 7		
D1	2B1B0-I3	6- 7		NOT LOW PARITY BIT TO CHL 7
D3	2C0B2-M1	6-175		0 LOWER PARITY RECEIVED CHL 7
E0	2A4A12J03A-02			CHANNEL 7 EXTERNAL DATA BIT 00
E1	2A4A12J03A-01			CHL 7 FAN OUT BIT 11 D4 TO OL
E2	2C0B2-D3	6-175	2C0B0-RH	CHL 7 FAN OUT BIT 07 D4 TO OL
E3	2C0B2-R2	6-175	2C0B0-BE	CHL 7 FAN OUT BIT 07 D4 TO OL
F0	2A4A12J04A-02			CHANNEL 7 EXTERNAL DATA BIT 00
F1	2A4A12J04A-01			CHL 7 FAN OUT BIT 10 D4 TO OL
F2	2C0B3-D3	6-173	2C0B0-B0	CHL 7 FAN OUT BIT 09 D4 TO OL
F3	2C0B6-D3	6-171	2C0B0-RJ	CHL 7 FAN OUT BIT 09 D4 TO OL
G0	2C0B6-R2	6-171	2C0B0-AF	CHL 7 FAN OUT BIT 05 D4 TO OL
G1	2C0B6-E0	6-171	2C0B0-AE	CHL 7 FAN OUT BIT 01 D4 TO OL
G2	2A4A12J03B-06			
G3	2A4A12J03B-05			CHANNEL 7 EXTERNAL DATA BIT 07
H0	2C0B7-E0	6-169	2C0B0-AS	CHL 7 FAN OUT BIT 00 D4 TO OL
H1	2C0B2-E0	6-175	2C0B0-AG	CHL 7 FAN OUT BIT 03 D4 TO OL
H2	2A4A12J04B-06			CHANNEL 7 EXTERNAL DATA BIT 07
H3	2A4A12J04B-05			
I0	2A4A12J03A-04			CHANNEL 7 EXTERNAL DATA BIT 01
I1	2A4A12J03A-03			CHL 7 FAN OUT BIT 08 D4 TO OL
I3	2C0B7-D3	6-169	2C0B0-BW	CHL 7 FAN OUT BIT 02 D4 TO OL
J0	2A4A12J04A-04			CHANNEL 7 EXTERNAL DATA BIT 01
J1	2A4A12J04A-03			CHL 7 FAN OUT BIT 06 D4 TO OL
J3	2C0B3-R2	6-173	2C0B0-BZ	CHL 7 FAN OUT BIT 02 D4 TO OL
K0	2C0B3-E0	6-173	2C0B0-AR	CHANNEL 7 EXTERNAL DATA BIT 09
K2	2A4A12J03B-09			
K3	2A4A12J03B-10			CHANNEL 7 EXTERNAL DATA BIT 02
L0	2A4A12J04A-05			
L1	2A4A12J04A-06			CHANNEL 7 EXTERNAL DATA BIT 09
L2	2A4A12J04B-09			
L3	2A4A12J04B-10			CHANNEL 7 EXTERNAL DATA BIT 02
M0	2A4A12J03A-05			
M1	2A4A12J03A-06			CHANNEL 7 EXTERNAL DATA BIT 08
M2	2A4A12J03B-08			
M3	2A4A12J03B-07			CHANNEL 7 EXTERNAL DATA BIT 08
N0	2A4A12J03A-08			
N1	2A4A12J03A-07			CHANNEL 7 EXTERNAL DATA BIT 03
N2	2A4A12J04B-08			
N3	2A4A12J04B-07			CHANNEL 7 EXTERNAL DATA BIT 08
O0	2A4A12J04A-08			
O1	2A4A12J04A-07			CHANNEL 7 EXTERNAL DATA BIT 03
O2	2C0B4-W3	6-193	2C0B4-RW	NOT(BIT 08) CHL 7 OL TO FAN IN
O3	2C0B4-X2	6-193	2C0B4-RZ	NOT(BIT 06) CHL 7 OL TO FAN IN
P0	2C0B4-S1	6-193	2C0B4-AW	NOT(BIT 00) CHL 7 OL TO FAN IN
P2	2C0B4-W2	6-193	2C0B4-RX	NOT(BIT 09) CHL 7 OL TO FAN IN
P3	2C0B4-X3	6-193	2C0B4-RY	NOT(BIT 07) CHL 7 OL TO FAN IN
Q0	2C0B4-S0	6-193	2C0B4-AV	NOT(BIT 01) CHL 7 OL TO FAN IN
Q1	2C0B4-X1	6-193	2C0B4-AZ	NOT(BIT 02) CHL 7 OL TO FAN IN
Q2	2A4A12J03C-01			CHANNEL 7 EXTERNAL DATA BIT 10
Q3	2A4A12J03C-02			
R0	2C0B7-R2	6-169	2C0B0-AD	CHL 7 FAN OUT BIT 04 D4 TO OL
R1	2C0B4-R1	6-193	2C0B4-AU	NOT(BIT 03) CHL 7 OL TO FAN IN
R2	2A4A12J04C-01			CHANNEL 7 EXTERNAL DATA BIT 10
R3	2A4A12J04C-02			
S0	2A4A12J03A-10			
S1	2A4A12J03A-09			CHANNEL 7 EXTERNAL DATA BIT 04
S3	2C0B4-V2	6-193	2C0B4-RV	NOT(BIT 10) CHL 7 OL TO FAN IN
T0	2A4A12J04A-10			
T1	2A4A12J04A-09			CHANNEL 7 EXTERNAL DATA BIT 04
T3	2C0B4-V3	6-193	2C0B4-RU	NOT(BIT 11) CHL 7 OL TO FAN IN
U0	2C0B2-N3	6-175		CHL 7 NOT(CLEAR 0 REG LOWER)
U1	2C0B2-S1	6-175		CHL 7 ENABLE OL TRANSMISSION
U2	2A4A12J03C-05			CHL 7 EXTERNAL PARITY BIT 1
U3	2A4A12J03C-06			
V0	2C0B4-X0	6-193	2C0B4-AY	NOT(BIT 05) CHL 7 OL TO FAN IN
V1	2C0B4-W0	6-193	2C0B4-AX	NOT(BIT 04) CHL 7 OL TO FAN IN
V2	2A4A12J04C-05			
V3	2A4A12J04C-06			
W0	2A4A12J03B-02			CHANNEL 7 EXTERNAL DATA BIT 05
W1	2A4A12J03B-01			
W2	2A4A12J03C-04			CHANNEL 7 EXTERNAL DATA BIT 11
W3	2A4A12J03C-03			CHANNEL 7 EXTERNAL DATA BIT 11
X0	2A4A12J04B-02			CHANNEL 7 EXTERNAL DATA BIT 05
X1	2A4A12J04B-01			CHANNEL 7 EXTERNAL DATA BIT 05
X2	2A4A12J04C-04			CHANNEL 7 EXTERNAL DATA BIT 11
X3	2A4A12J04C-03			CHANNEL 7 EXTERNAL DATA BIT 11

PAGE 6-189



375

PIN	ORIGIN/DEST	PAGE	TEST POINT	SIGNAL DEFINITION
A0	2C0B2-V1	6-175		CHAN 7 EXT RCVR TO 0 UPPER NOT(OU PARITY RECEIVED) CHL 7
A3	2C0R2-P1	6-175		NOT(OU PARITY GENERATED) CHL 7
B0	2C0B2-N0	6-175		CHANNEL 7 EXTERNAL DATA BIT 18
B2	2A4A12J01B-04			CHL 7 D4 FAN OUT TO 0U REG
B3	2A4A12J01B-03			0 UPPER PARITY GENERATED CHL 7
C0	2C0B2-03	6-175		CHANNEL 7 EXTERNAL DATA BIT 18
C1	2C0B2-00	6-175		CHL 7 FAN OUT BIT 23 D4 TO 0U
C2	2A4A12J02B-04			CHANNEL 7 EXTERNAL DATA BIT 18
C3	2A4A12J02B-03			CHL 7 FAN OUT BIT 19 D4 TO 0U
D0	2R1A0-12	6-5		NOT UP, PAR, BIT TO CHAN 7
D1	2R1A0-13	6-5		0 UPPER PARITY RECEIVED CHL 7
D3	2C0B2-01	6-175		CHANNEL 7 EXTERNAL DATA BIT 12
E0	2A4A12J01A-02			CHL 7 FAN OUT BIT 23 D4 TO 0U
E1	2A4A12J01A-01			CHL 7 FAN OUT BIT 19 D4 TO 0U
E2	2C0A3-V3	6-165	2C0A0-RH	CHANNEL 7 EXTERNAL DATA BIT 12
E3	2C0A3-M0	6-165	2C0A0-RE	CHL 7 FAN OUT BIT 22 D4 TO 0U
F0	2A4A12J02A-02			CHANNEL 7 EXTERNAL DATA BIT 12
F1	2A4A12J02A-01			CHL 7 FAN OUT BIT 21 D4 TO 0U
F2	2C0A6-M0	6-163	2C0A0-RO	CHL 7 FAN OUT BIT 21 D4 TO 0U
F3	2C0A7-M0	6-161	2C0A0-RJ	CHL 7 FAN OUT BIT 17 D4 TO 0U
G0	2C0A7-F0	6-161	2C0A0-AF	CHL 7 FAN OUT BIT 13 D4 TO 0U
G1	2C0A7-V3	6-161	2C0A0-AE	CHANNEL 7 EXTERNAL DATA BIT 19
G2	2A4A12J01B-06			CHL 7 FAN OUT BIT 12 D4 TO 0U
G3	2A4A12J01B-05			CHL 7 FAN OUT BIT 15 D4 TO 0U
H0	2C0B7-X2	6-169	2C0A0-AS	CHANNEL 7 EXTERNAL DATA BIT 19
H1	2C0A3-F0	6-165	2C0A0-AG	CHL 7 FAN OUT BIT 15 D4 TO 0U
H2	2A4A12J02B-06			CHANNEL 7 EXTERNAL DATA BIT 19
H3	2A4A12J02B-05			CHANNEL 7 EXTERNAL DATA BIT 13
I0	2A4A12J01A-04			CHANNEL 7 EXTERNAL DATA BIT 13
I1	2A4A12J01A-03			CHL 7 FAN OUT BIT 20 D4 TO 0U
I3	2C0A2-M0	6-167	2C0A0-BW	CHANNEL 7 EXTERNAL DATA BIT 13
J0	2A4A12J02A-04			CHL 7 FAN OUT BIT 18 D4 TO 0U
J1	2A4A12J02A-03			CHL 7 FAN OUT BIT 14 D4 TO 0U
J3	2C0A6-F0	6-163	2C0A0-BZ	CHANNEL 7 EXTERNAL DATA BIT 21
K0	2C0A6-V3	6-163	2C0A0-AR	CHANNEL 7 EXTERNAL DATA BIT 14
K2	2A4A12J01B-09			CHANNEL 7 EXTERNAL DATA BIT 14
K3	2A4A12J01B-10			CHANNEL 7 EXTERNAL DATA BIT 21
L0	2A4A12J02A-05			CHANNEL 7 EXTERNAL DATA BIT 14
L1	2A4A12J02A-06			CHANNEL 7 EXTERNAL DATA BIT 21
L2	2A4A12J02B-09			CHANNEL 7 EXTERNAL DATA BIT 14
L3	2A4A12J02B-10			CHANNEL 7 EXTERNAL DATA BIT 14
M0	2A4A12J01A-05			CHANNEL 7 EXTERNAL DATA BIT 20
M1	2A4A12J01A-06			CHANNEL 7 EXTERNAL DATA BIT 15
M2	2A4A12J01B-08			CHANNEL 7 EXTERNAL DATA BIT 20
M3	2A4A12J01B-07			CHANNEL 7 EXTERNAL DATA BIT 20
N0	2A4A12J01A-08			CHANNEL 7 EXTERNAL DATA BIT 15
N1	2A4A12J01A-07			CHANNEL 7 EXTERNAL DATA BIT 20
N2	2A4A12J02B-08			CHANNEL 7 EXTERNAL DATA BIT 15
N3	2A4A12J02B-07			CHANNEL 7 EXTERNAL DATA BIT 20
O0	2A4A12J02A-08			CHANNEL 7 EXTERNAL DATA BIT 15
O1	2A4A12J02A-07			CHANNEL 7 EXTERNAL DATA BIT 15
O2	2C0A5-W3	6-195	2C0A5-RW	NOT(RIT 20) CHL 7 0U TO FAN IN
O3	2C0A5-X2	6-195	2C0A5-BZ	NOT(RIT 18) CHL 7 0U TO FAN IN
P0	2C0A5-S1	6-195	2C0A5-AW	NOT(RIT 12) CHL 7 0U TO FAN IN
P2	2C0A5-W2	6-195	2C0A5-RX	NOT(RIT 21) CHL 7 0U TO FAN IN
P3	2C0A5-X3	6-195	2C0A5-RY	NOT(RIT 19) CHL 7 0U TO FAN IN
Q0	2C0A5-S0	6-195	2C0A5-AV	NOT(RIT 13) CHL 7 0U TO FAN IN
Q1	2C0A5-X1	6-195	2C0A5-AZ	NOT(RIT 14) CHL 7 0U TO FAN IN
Q2	2A4A12J01C-01			CHANNEL 7 EXTERNAL DATA BIT 22
Q3	2A4A12J01C-02			CHANNEL 7 EXTERNAL DATA BIT 22
R0	2C0A2-V3	6-167	2C0A0-AQ	CHL 7 FAN OUT BIT 16 D4 TO 0U
R1	2C0A5-R1	6-195	2C0A5-AU	NOT(RIT 15) CHL 7 0U TO FAN IN
R2	2A4A12J02C-01			CHANNEL 7 EXTERNAL DATA BIT 22
R3	2A4A12J02C-02			CHANNEL 7 EXTERNAL DATA BIT 22
S0	2A4A12J01A-10			CHANNEL 7 EXTERNAL DATA BIT 16
S1	2A4A12J01A-09			NOT(RIT 22) CHL 7 0U TO FAN IN
S3	2C0A5-V2	6-195	2C0A5-RV	NOT(RIT 22) CHL 7 0U TO FAN IN
T0	2A4A12J02A-10			CHANNEL 7 EXTERNAL DATA BIT 16
T1	2A4A12J02A-09			NOT(RIT 23) CHL 7 0U TO FAN IN
T3	2C0A5-V3	6-195	2C0A5-RU	CHL 7 NOT(CLEAR 0 REG UPPER)
U0	2C0B2-Y2	6-175		CHL 7 ENABLE 0U TRANSMISSION
U1	2C0B2-S0	6-175		CHL 7 EXTERNAL PARITY BIT 2
U2	2A4A12J01C-05			NOT(RIT 17) CHL 7 0U TO FAN IN
U3	2A4A12J01C-06			NOT(RIT 16) CHL 7 0U TO FAN IN
V0	2C0A5-X0	6-195	2C0A5-AY	NOT(RIT 17) CHL 7 0U TO FAN IN
V1	2C0A5-W0	6-195	2C0A5-AX	NOT(RIT 16) CHL 7 0U TO FAN IN
V2	2A4A12J02C-05			CHANNEL 7 EXTERNAL DATA BIT 17
V3	2A4A12J02C-06			CHANNEL 7 EXTERNAL DATA BIT 23
W0	2A4A12J01B-02			CHANNEL 7 EXTERNAL DATA BIT 17
W1	2A4A12J01B-01			CHANNEL 7 EXTERNAL DATA BIT 17
W2	2A4A12J01C-04			CHANNEL 7 EXTERNAL DATA BIT 17
W3	2A4A12J01C-03			CHANNEL 7 EXTERNAL DATA BIT 17
X0	2A4A12J02B-02			CHANNEL 7 EXTERNAL DATA BIT 17
X1	2A4A12J02R-01			CHANNEL 7 EXTERNAL DATA BIT 17
X2	2A4A12J02C-04			CHANNEL 7 EXTERNAL DATA BIT 23
X3	2A4A12J02C-03			CHANNEL 7 EXTERNAL DATA BIT 23




TERM TE2 A20  
TERM TE2 A40  
TERM TE2 B20

<b>CONTROL DATA</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		CHANNEL 7-0U	
LOC:2C0A0	PART NO.184003	SER.015	REV. A
SHEET	PAGE 6-191	SIZE DRAWING NO. C 60181000	

377

PIN	ORIGIN/DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B7-F0	6-169		CHL 4 NOT(ENABLE OL TO FAN IN)
A3	2C0B9-03	6-177	2C0B4-PA	NOT(RIT 06) CHL 4 OL TO FAN IN
B0	2C0B9-V0	6-177	2C0B4-AB	NOT(RIT 05) CHL 4 OL TO FAN IN
B2	2C0B9-P3	6-177	2C0B4-RR	NOT(RIT 07) CHL 4 OL TO FAN IN
B3	2C0B9-02	6-177	2C0B4-RC	NOT(RIT 08) CHL 4 OL TO FAN IN
C0	2C0B9-V1	6-177	2C0B4-AC	NOT(RIT 04) CHL 4 OL TO FAN IN
C2	2C0B9-P2	6-177	2C0B4-RD	NOT(RIT 09) CHL 4 OL TO FAN IN
C3	2C0B9-S3	6-177	2C0B4-RE	NOT(RIT 10) CHL 4 OL TO FAN IN
D0	2C0B9-P0	6-177	2C0B4-AE	NOT(RIT 01) CHL 4 OL TO FAN IN
D1	2C0B9-P0	6-177	2C0B4-AD	NOT(RIT 00) CHL 4 OL TO FAN IN
D2	2C0B9-T3	6-177	2C0B4-RG	NOT(RIT 11) CHL 4 OL TO FAN IN
D3	2C0A7-03	6-161		CHAN 4 NOT (REPLY ON CONN + FCN)
E0	2C0B9-R1	6-177	2C0B4-AG	NOT(RIT 03) CHL 4 OL TO FAN IN
E1	2C0B9-01	6-177	2C0B4-AF	NOT(RIT 02) CHL 4 OL TO FAN IN
E2	2C0A6-03	6-163		CHL 5 NOT(REPLY ON CONN/FUNC)
E3	2C0A3-03	6-165		CHL 6 NOT(REPLY ON CONN/FUNC)
F0	2C0B8-V1	6-181	2C0B4-AJ	NOT(RIT 04) CHL 5 OL TO FAN IN
F1	2C0B8-V0	6-181	2C0B4-AH	NOT(RIT 05) CHL 5 OL TO FAN IN
F2	2R1R1-K2	6- 9		NOT CHL 4-7 CONN + FCN REPLY
F3	2R1R1-K3	6- 9		FAN-IN
G0	2C0B8-Q1	6-181	2C0B4-AL	NOT(RIT 02) CHL 5 OL TO FAN IN
G1	2C0B8-R1	6-181	2C0B4-AK	NOT(RIT 03) CHL 5 OL TO FAN IN
G2	2C0A2-03	6-167		CHL 7 NOT(REPLY ON CONN/FUNC)
G3	2C0B8-P3	6-181	2C0B4-RH	NOT(RIT 07) CHL 5 OL TO FAN IN
H0	2C0B8-P0	6-181	2C0B4-AN	NOT(RIT 00) CHL 5 OL TO FAN IN
H1	2C0B8-Q0	6-181	2C0B4-AM	NOT(RIT 01) CHL 5 OL TO FAN IN
H2	2C0B6-F0	6-171		CHL 5 NOT(ENABLE OL TO FAN IN)
H3	2C0B8-03	6-181	2C0B4-RJ	NOT(RIT 06) CHL 5 OL TO FAN IN
I0	2B1B4-R1	6- 29		NOT CHL 4-7 BIT 00 FI TO D4
I1	2B1B4-R0	6- 29		
I2	2C0B8-02	6-181	2C0B4-PK	NOT(RIT 08) CHL 5 OL TO FAN IN
I3	2C0B8-P2	6-181	2C0B4-RL	NOT(RIT 09) CHL 5 OL TO FAN IN
J0	2B1B3-R0	6- 31		
J1	2B1B3-R1	6- 31		NOT CHL 4-7 BIT 01 FI TO D4
J2	2C0B8-S3	6-181	2C0B4-RM	NOT(RIT 10) CHL 5 OL TO FAN IN
J3	2C0B8-T3	6-181	2C0B4-RN	NOT(RIT 11) CHL 5 OL TO FAN IN
K0	2B1B2-R0	6- 33		NOT CHL 4-7 BIT 02 FI TO D4
K1	2B1B2-R1	6- 33		
K2	2R1A3-M0	6- 37		NOT CHL 4-7 BIT 10 FI TO D4
K3	2R1A3-M1	6- 37		
L0	2R1A3-R0	6- 37		NOT CHL 4-7 BIT 04 FI TO D4
L1	2R1A3-R1	6- 37		
L2	2R1A2-M0	6- 39		NOT CHL 4-7 BIT 11 FI TO D4
L3	2R1A2-M1	6- 39		
M0	2R1A2-R1	6- 39		NOT CHL 4-7 BIT 05 FI TO D4
M1	2R1A2-R0	6- 39		
M2	2R1A4-M1	6- 35		NOT CHL 4-7 BIT 09 FI TO D4
M3	2R1A4-M0	6- 35		
N0	2R1A4-R0	6- 35		NOT CHL 4-7 BIT 03 FI TO D4
N1	2R1A4-R1	6- 35		
N2	2R1B2-M0	6- 33		
N3	2R1B2-M1	6- 33		NOT CHL 4-7 BIT 08 FI TO D4
O0	2C0B1-R1	6-185	2C0B4-AD	NOT(RIT 03) CHL 6 OL TO FAN IN
O1	2C0B1-00	6-185	2C0B4-AP	NOT(RIT 01) CHL 6 OL TO FAN IN
O2	2R1B3-M1	6- 31		NOT CHL 4-7 BIT 07 FI TO D4
O3	2R1B3-M0	6- 31		
P0	2C0B1-P0	6-185	2C0B4-AD	NOT(RIT 00) CHL 6 OL TO FAN IN
P1	2C0B1-01	6-185	2C0B4-AR	NOT(RIT 02) CHL 6 OL TO FAN IN
P2	2B1B4-M1	6- 29		NOT CHL 4-7 BIT 06 FI TO D4
P3	2B1B4-M0	6- 29		
Q0	2C0B1-V1	6-185	2C0B4-AS	NOT(RIT 04) CHL 6 OL TO FAN IN
Q2	2C0B1-T3	6-185	2C0B4-RO	NOT(RIT 11) CHL 6 OL TO FAN IN
Q3	2C0B3-F0	6-173		CHL 6 NOT(ENABLE OL TO FAN IN)
R0	2C0R1-V0	6-189	2C0B4-AT	NOT(RIT 05) CHL 6 OL TO FAN IN
R1	2C0B0-R1	6-189	2C0B4-AU	NOT(RIT 03) CHL 7 OL TO FAN IN
R2	2C0B1-03	6-185	2C0B4-RQ	NOT(RIT 06) CHL 6 OL TO FAN IN
R3	2C0B1-S3	6-185	2C0B4-RP	NOT(RIT 10) CHL 6 OL TO FAN IN
S0	2C0B0-00	6-189	2C0B4-AV	NOT(RIT 01) CHL 7 OL TO FAN IN
S1	2C0B0-P0	6-189	2C0B4-AW	NOT(RIT 00) CHL 7 OL TO FAN IN
S3	2C0B1-P3	6-185	2C0B4-RR	NOT(RIT 07) CHL 6 OL TO FAN IN
T0	2C0A7-B1	6-161		CHAN 4 TEST OPR COMPL/PE
T1	2C0A2-B1	6-167		CHAN 7 TEST OPR COMPL/PE
T3	2C0B1-P2	6-185	2C0B4-RS	NOT(RIT 09) CHL 6 OL TO FAN IN
U0	2C0A3-B1	6-165		CHAN 6 TEST OPR COMPL/PE
U1	2C0A6-B1	6-163		CHAN 5 TEST OPR COMPL/PE
U2	2C0B2-F0	6-175		CHL 7 NOT(ENABLE OL TO FAN IN)
U3	2C0B1-02	6-185	2C0B4-RT	NOT(RIT 08) CHL 6 OL TO FAN IN
V0	2R1A7-P3	6- 1		TEST OPR COMPL/PE TO CHAN 4-7
V1	2R1A7-P2	6- 1		
V2	2C0B0-S3	6-189	2C0B4-RV	NOT(RIT 10) CHL 7 OL TO FAN IN
V3	2C0B0-T3	6-189	2C0B4-RU	NOT(RIT 11) CHL 7 OL TO FAN IN
W0	2C0R0-V1	6-189	2C0B4-AX	NOT(RIT 04) CHL 7 OL TO FAN IN
W2	2C0R0-P2	6-189	2C0B4-RX	NOT(RIT 09) CHL 7 OL TO FAN IN
W3	2C0B0-02	6-189	2C0B4-RW	NOT(RIT 08) CHL 7 OL TO FAN IN
X0	2C0B0-V0	6-189	2C0B4-AY	NOT(RIT 05) CHL 7 OL TO FAN IN
X1	2C0B0-01	6-189	2C0B4-AZ	NOT(RIT 02) CHL 7 OL TO FAN IN
X2	2C0B0-03	6-189	2C0B4-RZ	NOT(RIT 06) CHL 7 OL TO FAN IN
X3	2C0B0-P3	6-189	2C0B4-RY	NOT(RIT 07) CHL 7 OL TO FAN IN




CONTROL DATA CORPORATION DEVELOPMENT DIVISION	Ø REGISTER FAN-IN CHAN 4-7 BITS 00-11	PRODUCT
	LOC: 2C0B4 PART NO. 183980 SER. 002	SIZE DRAWING NO. C 60181000 REV. A
PAGE 6-193		SHEET PAGE 6-193


379



PIN	ORIGIN/ DEST.	PAGE	TEST POINT	SIGNAL DEFINITION.
A0	2C0B7-H0	6-169		CHL 4 NOT(ENABLE OU TO FAN IN)
A3	2C0A9-O3	6-179	2C0A5-PA	NOT(RIT 18) CHL 4 OU TO FAN IN
B0	2C0A9-V0	6-179	2C0A5-AB	NOT(RIT 17) CHL 4 OU TO FAN IN
B2	2C0A9-P3	6-179	2C0A5-RR	NOT(RIT 19) CHL 4 OU TO FAN IN
B3	2C0A9-O2	6-179	2C0A5-RC	NOT(RIT 20) CHL 4 OU TO FAN IN
C0	2C0A9-V1	6-179	2C0A5-AD	NOT(RIT 16) CHL 4 OU TO FAN IN
C2	2C0A9-P2	6-179	2C0A5-AC	NOT(RIT 21) CHL 4 OU TO FAN IN
C3	2C0A9-S3	6-179	2C0A5-RE	NOT(RIT 22) CHL 4 OU TO FAN IN
D0	2C0A9-O0	6-179	2C0A5-AE	NOT(RIT 13) CHL 4 OU TO FAN IN
D1	2C0A9-P0	6-179	2C0A5-AD	NOT(RIT 12) CHL 4 OU TO FAN IN
D2	2C0A9-T3	6-179	2C0A5-RG	NOT(RIT 23) CHL 4 OU TO FAN IN
D3	2C0A7-B3	6-161		CHAN 4 NOT(EXT REJ ON CONN + FCN)
E0	2C0A9-R1	6-179	2C0A5-AG	NOT(RIT 15) CHL 4 OU TO FAN IN
E1	2C0A9-Q1	6-179	2C0A5-AF	NOT(RIT 14) CHL 4 OU TO FAN IN
E2	2C0A6-B3	6-163		CHAN 5 NOT(EXT REJECT ON CONN + FCN)
E3	2C0A3-B3	6-165		CHAN 6 NOT(EXT REJ ON CONN OR FCN)
F0	2C0A8-V1	6-183	2C0A5-AJ	NOT(RIT 16) CHL 5 OU TO FAN IN
F1	2C0A8-V0	6-183	2C0A5-AH	NOT(RIT 17) CHL 5 OU TO FAN IN
F2	2R1B1-J2	6-9		
F3	2R1B1-J3	6-9		
G0	2C0A8-Q1	6-183	2C0A5-AL	NOT(RIT 14) CHL 5 OU TO FAN IN
G1	2C0A8-R1	6-183	2C0A5-AK	NOT(RIT 15) CHL 5 OU TO FAN IN
G2	2C0A2-B3	6-167		CHAN 7 NOT(EXT REJECT ON CONN + FCN)
G3	2C0A8-P3	6-183	2C0A5-RH	NOT(RIT 19) CHL 5 OU TO FAN IN
H0	2C0A8-P0	6-183	2C0A5-AN	NOT(RIT 12) CHL 5 OU TO FAN IN
H1	2C0A8-O0	6-183	2C0A5-AM	NOT(RIT 13) CHL 5 OU TO FAN IN
H2	2C0A6-H0	6-171		CHL 5 NOT(ENABLE OU TO FAN IN)
H3	2C0A6-O3	6-183	2C0A5-RJ	NOT(RIT 18) CHL 5 OU TO FAN IN
I0	2R1R4-L1	6-29		
I1	2R1R4-L0	6-29		
I2	2C0A8-O2	6-183	2C0A5-RK	NOT(RIT 20) CHL 5 OU TO FAN IN
I3	2C0A8-P2	6-183	2C0A5-RL	NOT(RIT 21) CHL 5 OU TO FAN IN
J0	2R1B3-L0	6-31		
J1	2R1B3-L1	6-31		
J2	2C0A8-S3	6-183	2C0A5-RM	NOT(RIT 22) CHL 5 OU TO FAN IN
J3	2C0A8-T3	6-183	2C0A5-RN	NOT(RIT 23) CHL 5 OU TO FAN IN
K0	2R1B2-L0	6-33		
K1	2R1B2-L1	6-33		
K2	2R1A3-W0	6-37		
K3	2R1A3-W1	6-37		
L0	2R1A3-L0	6-37		
L1	2R1A3-L1	6-37		
L2	2R1A2-W0	6-39		
L3	2R1A2-W1	6-39		
M0	2R1A2-L1	6-39		
M1	2R1A2-L0	6-39		
M2	2R1A4-W1	6-35		
M3	2R1A4-W0	6-35		
N0	2R1A4-L0	6-35		
N1	2R1A4-L1	6-35		
N2	2R1B2-W0	6-33		
N3	2R1B2-W1	6-33		
O0	2C0A1-R1	6-187	2C0A5-AO	NOT(RIT 15) CHL 6 OU TO FAN IN
O1	2C0A1-Q0	6-187	2C0A5-AP	NOT(RIT 13) CHL 6 OU TO FAN IN
O2	2R1B3-W1	6-31		
O3	2R1B3-W0	6-31		
P0	2C0A1-P0	6-187	2C0A5-AQ	NOT(RIT 12) CHL 6 OU TO FAN IN
P1	2C0A1-Q1	6-187	2C0A5-AR	NOT(RIT 14) CHL 6 OU TO FAN IN
P2	2R1B4-W1	6-29		
P3	2R1B4-W0	6-29		
Q0	2C0A1-V1	6-187	2C0A5-AS	NOT(RIT 16) CHL 6 OU TO FAN IN
Q2	2C0A1-T3	6-187	2C0A5-RO	NOT(RIT 23) CHL 6 OU TO FAN IN
Q3	2C0B3-H0	6-173		CHL 6 NOT(ENABLE OU TO FAN IN)
R0	2C0A1-V0	6-187	2C0A5-AT	NOT(RIT 17) CHL 6 OU TO FAN IN
R1	2C0A0-R1	6-191	2C0A5-AU	NOT(RIT 15) CHL 7 OU TO FAN IN
R2	2C0A1-O3	6-187	2C0A5-RQ	NOT(RIT 18) CHL 6 OU TO FAN IN
R3	2C0A1-S3	6-187	2C0A5-AP	NOT(RIT 22) CHL 6 OU TO FAN IN
S0	2C0A0-Q0	6-191	2C0A5-AV	NOT(RIT 13) CHL 7 OU TO FAN IN
S1	2C0A0-P0	6-191	2C0A5-AW	NOT(RIT 12) CHL 7 OU TO FAN IN
S3	2C0A1-P3	6-187	2C0A5-RR	NOT(RIT 19) CHL 6 OU TO FAN IN
T0	2C0A7-P3	6-161		CHL 4 OPERATION COMPLETE
T1	2C0A2-P3	6-167		CHL 7 OPERATION COMPLETE
T3	2C0A1-P2	6-187	2C0A5-PS	NOT(RIT 21) CHL 6 OU TO FAN IN
U0	2C0A3-P3	6-165		CHL 6 OPERATION COMPLETE
U1	2C0A6-P3	6-163		CHL 5 OPERATION COMPLETE
U2	2C0B2-H0	6-175		CHL 7 NOT(ENABLE OU TO FAN IN)
U3	2C0A1-O2	6-187	2C0A5-RT	NOT(RIT 20) CHL 6 OU TO FAN IN
V0	2A1R4-B2	6-57		ADDR COMPARE TO CHL 4-7 FANOUT
V1	2A1R4-B3	6-57		
V2	2C0A0-S3	6-191	2C0A5-RV	NOT(RIT 22) CHL 7 OU TO FAN IN
V3	2C0A0-T3	6-191	2C0A5-RU	NOT(RIT 23) CHL 7 OU TO FAN IN
W0	2C0A0-V1	6-191	2C0A5-AX	NOT(RIT 16) CHL 7 OU TO FAN IN
W2	2C0A0-P2	6-191	2C0A5-PX	NOT(RIT 21) CHL 7 OU TO FAN IN
W3	2C0A0-O2	6-191	2C0A5-RW	NOT(RIT 20) CHL 7 OU TO FAN IN
X0	2C0A0-V0	6-191	2C0A5-AY	NOT(RIT 17) CHL 7 OU TO FAN IN
X1	2C0A0-Q1	6-191	2C0A5-AZ	NOT(RIT 14) CHL 7 OU TO FAN IN
X2	2C0A0-O3	6-191	2C0A5-PZ	NOT(RIT 18) CHL 7 OU TO FAN IN
X3	2C0A0-P3	6-191	2C0A5-RY	NOT(RIT 19) CHL 7 OU TO FAN IN





<b>CONTROL DATA CORPORATION</b>		REGISTER FAN-IN, CHAN 4-7, BITS 12-23		PRODUCT	
DEVELOPMENT DIVISION		LOC: 2C0A5 PART NO. 183980		SER: 003	
SHEET		PAGE 6-195		REV. H	
SIZE C 60181000					



- NOTES:
1. THIS MODULE REPLACES THE A-CONTROL MODULE(S) OF A CHANNEL(S) NOT PRESENT.
  2. LOCATION IS DEPENDENT ON THE CHANNEL(S) THIS MODULE REPLACES.

<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		A-CONTROL DUMMY MODULE			
DEVELOPMENT	LOC: SEE NOTE 2 PART NO. 18694300	SIZE	DRAWING NO.	REV.	
DIVISION		C	60181000	E	
		SHEET	PAGE		
			6-197		


383



- NOTES:
1. THIS MODULE REPLACES THE B-CONTROL MODULE(S) OF A CHANNEL(S) NOT PRESENT.
  2. LOCATION IS DEPENDENT ON THE CHANNEL(S) THIS MODULE REPLACES.

CONTROL DATA		TITLE		PRODUCT	
DEVELOPMENT DIVISION		B-CONTROL DUMMY MODULE		60181000	
LOC: SEE NOTE 2. PART NO. 10094201		SIZE	DRAWING NO.	REV.	
		C	60181000	A	
		PAGE		6-199	

385



NOTES:

1. THIS MODULE REPLACES THE C-CONTROL MODULE(S) OF A CHANNEL(S) NOT PRESENT.
2. LOCATION IS DEPENDENT ON THE CHANNEL(S) THIS MODULE REPLACES.





<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		C-CONTROL DUMMY MODULE			
SIZE	DRAWING NO.	REV.			
C	60181000	A			
SHEET	PAGE	PAGE			
	6-201	6-201			

LOC: SEE NOTE 2. PART NO. 18694401

387







ASSEMBLY 2A4A15

<b>CONTROL DATA</b>		<b>EQUIPMENT</b>	
INCORPORATION	I/O SWITCH PANEL		SIZE
DEVELOPMENT DIVISION			C 60181000
			REV. A
			SHEET
			PAGE 7-1

TABS FOR MAINTENANCE PANEL

CONNECTOR J1


CONNECTOR J2

CONNECTOR J3

MAINT PANEL CONNECTION	TAPER-PIN CONN	PIN	DESTINATION	SIGNAL NAME	DEFINITION
DS9-2	J1	A1	2A2A8-H2 } 2A2A8-H3 }	S00L	STO ADDR, BIT 00
DS9-1		A2		SPARE	
DS10-2		B1	2A2A8-E3 } 2A2A8-E2 }	S01L	STO ADDR, BIT 01
DS10-1		B2		SPARE	
S20-1		B3	2A2B9-D0	SP09S1	UPPER WR LIMIT, BIT 09
DS11-2		C1	2A2A8-B2 } 2A2A8-B3 }	S02L	STO ADDR, BIT 02
DS11-1		C2		SPARE	
DS12-2		D1	2A2A8-C3 } 2A2A8-C2 }	S03L	STO ADDR, BIT 03
DS12-1		D2		SPARE	
S21-1		D3	2A2B9-E1	SP10S1	UPPER WR LIMIT, BIT 10
DS13-2		E1	2A2A8-K3 } 2A2A8-K2 }	S04L	STO ADDR, BIT 04
DS13-1		E2		SPARE	
DS14-2		F1	2A2A8-J1 } 2A2A8-J0 }	S05L	STO ADDR, BIT 05
DS14-1		F2		SPARE	
S22-1		F3	2A2B9-D3	SP11S1	UPPER WR LIMIT, BIT 11
DS15-2		G1	2A2A8-E1 } 2A2A8-E0 }	S06L	STO ADDR, BIT 06
DS15-1		G2		SPARE	
DS16-2		H1	2A2A8-B0 } 2A2A8-B1 }	S07L	STO ADDR, BIT 07
DS16-1		H2		SPARE	
S23-1		H3	2A2B9-H3	SP12S1	UPPER WR LIMIT, BIT 12
DS17-2		J1	2A2A8-D1 } 2A2A8-D0 }	S08L	STO ADDR, BIT 08
DS17-1	J2	SPARE			
DS18-2	K1	2A2A9-H2 } 2A2A9-H3 }	S09RL	STO ADDR, BIT 09	
DS18-1	K2		SPARE		
S24-1	K3	2A2B9-D3	SP13S1	UPPER WR LIMIT, BIT 13	
DS19-2	L1	2A2A9-E3 } 2A2A9-E2 }	S10RL	STO ADDR, BIT 10	
DS19-1	L2		SPARE		
DS20-2	M1	2A2A9-B2 } 2A2A9-B3 }	S11RL	STO ADDR, BIT 11	
DS20-1	M2		SPARE		
S25-1	M3	2A2B9-S3	SP14S1	UPPER WR LIMIT, BIT 14	
DS21-2	N1	2A2A9-C3 } 2A2A9-C2 }	S12RL	STO ADDR, BIT 12	
DS21-1	N2		SPARE		
DS22-2	P1	2A2A9-K3 } 2A2A9-K2 }	S13RL	STO ADDR, BIT 13	
DS22-1	P2		SPARE		
DS23-2	P3	2A2A9-J1 } 2A2A9-J0 }	S14RL	STO ADDR, BIT 14	
DS23-1	R1		SPARE		
DS24-2	S1	2A2A9-E1 } 2A2A9-E0 }	S15RL	STO ADDR, BIT 15	
DS24-1	S2		SPARE		
DS25-2	T1	2A2A9-B0 } 2A2A9-B1 }	S16RL	STO ADDR, BIT 16	
DS25-1	T2		SPARE		
DS26-2	U1	2A2A9-D1 } 2A2A9-D0 }	S17RL	STO ADDR, BIT 17	
DS26-1	U2		SPARE		
DS27-2	V1	2A2B9-I0 } 2A2B9-I1 }	SLPL	STO PARITY BIT	
DS27-1	V2		SPARE		
	V3		SPARE		
	W1		SPARE		
	W2		SPARE		
	W3		SPARE		

MAINT PANEL CONNECTION	TAPER-PIN CONN	PIN	DESTINATION	SIGNAL NAME	DEFINITION
DS28-2	J2	A1	2A2B8-Q2 } 2A2B8-Q3 }	PFZ00L	PAGE FILE OUTPUT, BIT 0
DS28-1		A2		SPARE	
DS29-2		B1	2A2B8-P2 } 2A2B8-P3 }	PFZ01L	PAGE FILE OUTPUT, BIT 1
DS29-1		B2		SPARE	
S20-1		B3	2A2B9-C0	SP09S0	LOWER WR LIMIT, BIT 09
DS30-2		C1	2A2B7-V2 } 2A2B7-V3 }	PFZ02L	PAGE FILE OUTPUT, BIT 02
DS30-1		C2		SPARE	
DS31-2		D1	2A2B7-S2 } 2A2B7-S3 }	PFZ03L	PAGE FILE OUTPUT, BIT 03
DS31-1		D2		SPARE	
S21-1		D3	2A2B9-D1	SP10S0	LOWER WR LIMIT, BIT 10
DS32-2		E1	2A2B6-V2 } 2A2B6-V3 }	PFZ04L	PAGE FILE OUTPUT, BIT 04
DS32-1		E2		SPARE	
DS33-2		F1	2A2B6-S2 } 2A2B6-S3 }	PFZ05L	PAGE FILE OUTPUT, BIT 05
DS33-1		F2		SPARE	
S22-1		F3	2A2B9-C3	SP11S0	LOWER WR LIMIT, BIT 11
DS34-2		G1	2A2B5-V2 } 2A2B5-V3 }	PFZ06L	PAGE FILE OUTPUT, BIT 06
DS34-1		G2		SPARE	
DS35-2		H1	2A2B5-S2 } 2A2B5-S3 }	PFZ07L	PAGE FILE OUTPUT, BIT 07
DS35-1		H2		SPARE	
S23-1		H3	2A2B9-I3	SP12S0	LOWER WR LIMIT, BIT 12
DS36-2		J1	2A2B4-T3 } 2A2B4-T2 }	PFZ08L	PAGE FILE OUTPUT, BIT 08
DS36-1	J2	SPARE			
DS37-2	K1	2A2B4-Q0 } 2A2B4-Q1 }	PFZ09L	PAGE FILE OUTPUT, BIT 09	
DS37-1	K2		SPARE		
S24-1	K3	2A2B9-N3	SP13S0	LOWER WR LIMIT, BIT 13	
DS38-2	L1	2A2B4-X1 } 2A2B4-X0 }	PFZ10L	PAGE FILE OUTPUT, BIT 10	
DS38-1	L2		CHANNEL COUPLER		
DS39-2	M1	2A2B4-V2 } 2A2B4-V3 }	PFZ11L	PAGE FILE OUTPUT, BIT 11	
DS39-1	M2		SPARE		
S25-1	M3	2A2B9-T3	SP14S0	LOWER WR LIMIT, BIT 14	
DS40-2	N1	2A2B8-C1 } 2A2B8-C0 }	S09L	PAGE FILE INPUT, BIT 09	
DS40-1	N2		CLKON		
S6-1	N3	2B1B8-I0		REAL-TIME CLOCK SW	
DS41-2	P1	2A2B8-B1 } 2A2B8-B0 }	S10L	PAGE FILE INPUT, BIT 10	
DS41-1	P2		MAINT		
S8-3	P3	2B1A8-W0		MAINT MODE SW	
DS42-2	R1	2A2B7-I0 } 2A2B7-I1 }	S11L	PAGE FILE INPUT, BIT 11	
DS42-1	R2		MAINT		
S8-3	R3	2A1A06-P06F-07		MAINT MODE SW	
DS43-2	S1	2A2B7-R2 } 2A2B7-R3 }	S12L	PAGE FILE INPUT, BIT 12	
DS43-1	S2		TSTMOD		
S7-3	S3	2A1A06-P09E-09		TEST MODE SWITCH	
DS44-2	T1	2A2B6-I0 } 2A2B6-I1 }	S13L	PAGE FILE INPUT, BIT 13	
DS44-1	T2		SPARE		
DS45-2	U1	2A2B6-R2 } 2A2B6-R3 }	S14L	PAGE FILE INPUT, BIT 14	
DS45-1	U2		SPARE		
DS46-2	V1	2A2B5-I0 } 2A2B5-I1 }	S15L	PAGE FILE INPUT, BIT 15	
DS46-1	V2		SPARE		
	V3		SPARE		
	W1		SPARE		
	W2		SPARE		
	W3		SPARE		

MAINT PANEL CONNECTION	TAPER-PIN CONN	PIN	DESTINATION	SIGNAL NAME	DEFINITION
DS47-2	J3	A1	2A2B5-R2 } 2A2B5-R3 }	S16L	PAGE FILE INPUT, BIT 16
DS47-1		A2		BDP FAST TMG MARGIN	
S1-3		A3	2A1A06-J17E-09	BPFMSG	BDP FAST TMG MARGIN
DS48-2		B1	2A2B4-B2 } 2A2B4-B3 }	S17L	PAGE FILE INPUT, BIT 17
DS48-1		B2		BDP SLOW TMG MARGIN	
S1-1		B3	2A1A06-J17E-10	BPSLMG	BDP SLOW TMG MARGIN
DS1-2		C1	2A1A06-P06E-03 } 2A1A06-P06E-04 }	MILTOO	CYCLE CTR BIT 0, OR 8, OR 16
DS1-1		C2		MAINT REG BIT 0, 8, OR 16	
S2-3		C3	2A1A06-P09E-05 } 2A1A06-P06E-05 }	FAST-A	ARITH FAST TMG MARG
DS2-2		D1		CYCLE CTR BIT 1, OR 9, OR 17	
DS2-1		D2	2A1A06-P06E-06 } 2A1A06-P09E-06 }	MILTO1	MAINT REG BIT 1, 9, OR 17
S2-1		D3		ARITH SLOW TMG MARG	
DS3-2		E1	2A1A06-P06E-07 } 2A1A06-P06E-08 }	MILTO2	CYCLE CTR BIT 2, OR 18
DS3-1		E2		MAINT REG BIT 2, 10, OR 18	
S3-3		E3	2A2A4-P3 } 2A1A06-P06E-09 }	PPFM	P,FILE FAST TMG MARG
DS4-2		F1		CYCLE CTR BIT 3, OR 19	
DS4-1		F2	2A1A06-P06E-10 } 2A2A4-N3 }	MILTO3	MAINT REG BIT 3, 11, OR 19
S3-1		F3		P,FILE SLOW TMG MARG	
DS5-2		G1	2A1A06-P06F-01 } 2A1A06-P06F-02 }	MILTO4	CYCLE CTR BIT 4, OR 20
DS5-1		G2		MAINT REG BIT 4, 12, OR 20	
S4-3		G3	2B1B7-W2 } 2A1A06-P06F-03 }	FAST-B	B,CONT FAST TMG MARG
DS6-2		H1		CYCLE CTR BIT 5, OR 21	
DS6-1		H2	2A1A06-P06F-04 } 2B1B7-V2 }	MILTO5	MAINT REG BIT 5, 13, OR 21
S4-1		H3		B,CONT SLOW TMG MARG	
DS7-2		J1	2A1A06-P06F-05 } 2A1A06-P06F-06 }	SLOW-B	CYCLE CTR BIT 6, OR 22
DS7-1		J2		MAINT REG BIT 6, 14, OR 22	
S5-3		J3	2A1A06-P09E-04 } 2A1A06-P06D-05 }	FAST	M,CONT FAST TMG MARG
DS8-2		K1		CYCLE CTR BIT 7, OR 23	
DS8-1		K2	2A1A06-P06D-06 } 2A1A06-P09E-03 }	MILTO7	MAINT REG BIT 7, 15, OR 23
S5-1		K3		M,CONT SLOW TMG MARG	
E1		L1	2A1A06-J16D-10 } 2A1A06-J16C-09 }	SPARE	GROUND TO M,MODE SW
S1-2		L2		ENABLE FROM M,MODE SW	
		L3		SPARE	
		M1		SPARE	
		M2		SPARE	
		M3	2A1A06-J17F-01	BT13DR	MAINT REG SELECT
		N1		SPARE	
		N2		SPARE	
		N3	2A1A06-P06F-08	MOLT-1	SELECT MAINT REG (UPPER)
		P1		SPARE	
		P2		SPARE	
		P3	2A1A06-P06B-07	MOLT-2	SELECT MAINT REG (MID)
		R1		SPARE	
		R2		SPARE	
		R3	2A1A06-P06B-08	MOLT-3	SELECT MAINT REG (LOWER)
		S1		SPARE	
		S2		SPARE	
		S3		SPARE	
		T1		SPARE	
	T2		SPARE		
	T3		SPARE		
	U1		SPARE		
	U2		SPARE		
	U3		SPARE		
	V1		SPARE		
	V2		SPARE		
	V3		SPARE		
	W1		SPARE		
	W2		SPARE		
	W3		SPARE		




- NOTES:
- J1, J2, AND J3 ARE TAPER-PIN CONNECTOR BLOCKS LOCATED BEHIND PANEL. (SEE LAYOUT AT LEFT. LOGIC WIRING INFORMATION IS PRESENTED ON THE FACING PAGE.)
  - WIRING FOR DISPLAYS DS1-DS3 IS SHOWN; DS4-DS48 ARE WIRED SIMILARLY.

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	COMPUTER MAINTENANCE PANEL SCHEMATIC ASSEMBLY 2A2A4	PRODUCT	3500
	SIZE	DRAWING NO.	REV.	
	C	60181000	A	
SHEET		PAGE 7-3		

393






*System*

NOTES:  
THE 50~ AND 60~ SYSTEMS ARE NOT DIRECTLY INTERCHANGEABLE.

<b>CONTROL DATA CORPORATION</b>		TITLE TYPICAL POWER DISTRIBUTION		PRODUCT	
DEVELOPMENT DIVISION		SIZE C	DRAWING NO. 60181000	REV. L	
		SHEET	PAGE	8-1	




NOTE:  
PREFERRED METHOD OF INSTALLATION  
IS TO REMOVE POWER CORD AND MAKE  
CONNECTION BETWEEN DISCONNECT AND  
POWER TERMINALS INSIDE DEW POINT  
RECORDER.

NOTE:  
CONTACTOR IS  
INCLUDED IN MG  
CONTROL CABINET


<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		INTER-UNIT POWER CONNECTIONS			
DEVELOPMENT DIVISION		SIZE	DRAWING NO.	REV.	
		C	60181000	Z	
		SHEET	PAGE	8-3	

399






POWER CONTROL PANEL (FRONT VIEW)






POWER CONTROL PANEL (TOP VIEW)





UNIT 2 ASSEMBLY LOCATIONS (REAR VIEW)

UNIT 2 CENTRAL COMPUTER (TOP VIEW)


401




- NOTES:
- + TERMINATOR VOLTAGE WIRED TO PIN F9 OF ALL PARTY LINE CONNECTORS
  - TERMINATOR VOLTAGE WIRED TO PIN F10 OF ALL PARTY LINE CONNECTORS
  - COMMON WIRED TO CENTER PIN OF ALL PARTY LINE CONNECTORS
  - FOR HIGH SPEED OPERATION MOVE WIRE FROM PIN 2 TO PIN 4, USE HIGH SPEED WHEN THE AMBIENT TEMPERATURE IS ABOVE 30°C (86°F), OR WHEN THE SYSTEM IS ON A 50 CYCLE SUPPLY.



**UNIT 2**




**UNIT 1**



403

UNIT 2

UNIT 1





*9v Power Supply*

NOTE:  
1. ALL GROUNDS SHOWN ON THIS SCHEMATIC ARE LOGIC CHASSIS GROUNDS. THE LOGIC CHASSIS IS ATTACHED TO THE FRAME WITH INSULATORS.


CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE POWER CONTROL AND LOGIC CHASSIS SCHEMATIC	PRODUCT
	SIZE D 60181000	DRAWING NO.
	SHEET	PAGE 8-9

405



NOTES:

1. ALL TRANSFORMERS ARE IDENTICAL TO THE TRANSFORMER SCHEMATIC SHOWN BELOW (EXCEPT AS NOTED).






2. THE OVERCURRENT RELAYS ARE RATED AT 60 AMPERES.

3. THE BASE ASSEMBLY NUMBER FOR THE UNIT 1 POWER SUPPLIES IS 18565500, AND 18565600 FOR THE UNIT 2 SUPPLIES.

④ THE DIODE POLARITY IN THE +6V SUPPLIES IS REVERSED FROM THAT SHOWN IN NOTE 1.


407



CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE	PRODUCT
	TERMINATOR SUPPLY SCHEMATIC (40V, 20 AMP)	
SIZE	DRAWING NO.	REV.
C	60181000	A
SHEET	PAGE	
	8-13	

409


INPUT POWER FROM  
10 AMP DISCONNECT  
120/208V, 3Ø, 50/60~  
(4-WIRE)



<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		EMERGENCY OFF PANEL SCHEMATIC			
DEVELOPMENT DIVISION		SIZE	DRAWING NO.	REV.	
		C	60181000	A	
		SHEET	PAGE	8-15	

411





<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		POWER CONTROL PANEL SCHEMATIC			
DEVELOPMENT DIVISION		SIZE	DRAWING NO.	REV.	
		C	60181000	5	
		SHEET	PAGE	8-17	

413



L17

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06	J02D-02/01	2- 77	B8 BIT 3	\$B8LT03
1A4A06	J02D-04/03	2- 77	B8 BIT 4	\$B8LT04
1A4A06	J02D-06/05	2- 77	B8 BIT 5	\$B8LT05
1A4A06	J02D-08/07	2- 79	B8 BIT 6	\$B8LT06
1A4A06	J02D-10/09	2- 79	B8 BIT 7	\$B8LT07
1A4A06	J02E-02/01	2- 79	B8 BIT 8	\$B8LT08
1A4A06	J02E-04/03	2- 81	B8 BIT 9	\$B8LT09
1A4A06	J02E-06/05	2- 81	B8 BIT 10	\$B8LT10
1A4A06	J02E-08/07	2- 81	B8 BIT 11	\$B8LT11
1A4A06	J02E-10/09	2- 83	B8 BIT 12	\$B8LT12
1A4A06	J02F-02/01	2- 83	B8 BIT 13	\$B8LT13
1A4A06	J02F-04/03	2- 83	B8 BIT 14	\$B8LT14
1A4A06	J04A-02*01	2- 65	NOT MAIN CONTROL READ, BIT 00	\$MCRD00
1A4A06	J04A-04*03	2- 65	NOT MAIN CONTROL READ, BIT 01	\$MCRD01
1A4A06	J04A-06*05	2- 65	NOT MAIN CONTROL READ, BIT 02	\$MCRD02
1A4A06	J04A-08*07	2- 67	NOT MAIN CONTROL READ, BIT 03	\$MCRD03
1A4A06	J04A-10*09	2- 67	NOT MAIN CONTROL READ, BIT 04	\$MCRD04
1A4A06	J04B-02*01	2- 67	NOT MAIN CONTROL READ, BIT 05	\$MCRD05
1A4A06	J04B-04*03	2- 69	NOT MAIN CONTROL READ, BIT 06	\$MCRD06
1A4A06	J04B-06*05	2- 69	NOT MAIN CONTROL READ, BIT 07	\$MCRD07
1A4A06	J04B-08*07	2- 69	NOT MAIN CONTROL READ, BIT 08	\$MCRD08
1A4A06	J04B-10*09	2- 71	NOT MAIN CONTROL READ, BIT 09	\$MCRD09
1A4A06	J04C-02*01	2- 71	NOT MAIN CONTROL READ, BIT 10	\$MCRD10
1A4A06	J04C-04*03	2- 71	NOT MAIN CONTROL READ, BIT 11	\$MCRD11
1A4A06	J04C-06*05	2- 73	NOT MAIN CONTROL READ, BIT 12	\$MCRD12
1A4A06	J04C-08*07	2- 73	NOT MAIN CONTROL READ, BIT 13	\$MCRD13
1A4A06	J04C-10*09	2- 73	NOT MAIN CONTROL READ, BIT 14	\$MCRD14
1A4A06	J04D-02/01	2- 55	NOT DO REGISTER BIT 00	\$MCWR00
1A4A06	J04D-04/03	2- 55	NOT DO REGISTER BIT 01	\$MCWR01
1A4A06	J04D-06/05	2- 55	NOT DO REGISTER BIT 02	\$MCWR02
1A4A06	J04D-08/07	2- 57	NOT DO REGISTER BIT 03	\$MCWR03
1A4A06	J04D-10/09	2- 57	NOT DO REGISTER BIT 04	\$MCWR04
1A4A06	J04E-02/01	2- 57	NOT DO REGISTER BIT 05	\$MCWR05
1A4A06	J04E-04/03	2- 59	NOT DO REGISTER BIT 06	\$MCWR06
1A4A06	J04E-06/05	2- 59	NOT DO REGISTER BIT 07	\$MCWR07
1A4A06	J04E-08/07	2- 59	NOT DO REGISTER BIT 08	\$MCWR08
1A4A06	J04E-10/09	2- 61	NOT DO REGISTER BIT 09	\$MCWR09
1A4A06	J04F-02/01	2- 61	NOT DO REGISTER BIT 10	\$MCWR10
1A4A06	J04F-04/03	2- 61	NOT DO REGISTER BIT 11	\$MCWR11
1A4A06	J04F-06/05	2- 63	NOT DO REGISTER BIT 12	\$MCWR12
1A4A06	J04F-08/07	2- 63	NOT DO REGISTER BIT 13	\$MCWR13
1A4A06	J06A-02*01	2- 55	SELECTED STATUS BIT 00 TO DO	\$COPY00
1A4A06	J06A-04*03	2- 55	SELECTED STATUS BIT 01 TO DO	\$COPY01
1A4A06	J06A-06*05	2- 55	SELECTED STATUS BIT 02 TO DO	\$COPY02
1A4A06	J06A-08*07	2- 57	SELECTED STATUS BIT 03 TO DO	\$COPY03
1A4A06	J06A-10*09	2- 57	SELECTED STATUS BIT 04 TO DO	\$COPY04
1A4A06	J06B-02*01	2- 57	SELECTED STATUS BIT 05 TO DO	\$COPY05
1A4A06	J06B-04*03	2- 59	SELECTED STATUS BIT 06 TO DO	\$COPY06
1A4A06	J06B-06*05	2- 59	SELECTED STATUS BIT 07 TO DO	\$COPY07
1A4A06	J06B-08*07	2- 59	SELECTED STATUS BIT 08 TO DO	\$COPY08
1A4A06	J06B-10*09	2- 61	SELECTED STATUS BIT 09 TO DO	\$COPY09
1A4A06	J06C-02*01	2- 61	SELECTED STATUS BIT 10 TO DO	\$COPY10
1A4A06	J06C-04*03	2- 61	SELECTED STATUS BIT 11 TO DO	\$COPY11
1A4A06	J06C-06*05	2- 63	NOT CHAN 0 INT MASK TO DO	\$COPY12
1A4A06	J06C-08*07	2- 63	NOT CHAN 1 INT MASK TO DO	\$COPY13
1A4A06	J06C-10*09	2- 63	NOT CHAN 2 INT MASK TO DO	\$COPY14
1A4A06	J06D-02/01	2- 65	F0 REGISTER BIT 0	\$F0BC00
1A4A06	J06D-04/03	2- 65	F0 REGISTER BIT 1	\$F0BC01
1A4A06	J06D-06/05	2- 65	F0 REGISTER BIT 2	\$F0BC02
1A4A06	J06D-08/07	2- 67	F0 REGISTER BIT 3	\$F0BC03
1A4A06	J06D-10/09	2- 67	F0 REGISTER BIT 4	\$F0BC04
1A4A06	J06E-02/01	2- 69	F0 REGISTER BIT 6	\$F0BC06
1A4A06	J06E-04/03	2- 69	F0 REGISTER BIT 7	\$F0BC07
1A4A06	J06E-06/05	2- 69	F0 REGISTER BIT 8	\$F0BC08
1A4A06	J06E-08/07	2- 71	F0 REGISTER BIT 9	\$F0BC09
1A4A06	J06E-10/09	2- 71	F0 REGISTER BIT 10	\$F0BC10
1A4A06	J06F-02/01	2- 71	F0 REGISTER BIT 11	\$F0BC11
1A4A06	J06F-04/03	2- 73	F0 REGISTER BIT 12	\$F0BC12
1A4A06	J06F-06/05	2- 73	F0 REGISTER BIT 13	\$F0BC13
1A4A06	J06F-08/07	2- 73	F0 REGISTER BIT 14	\$F0BC14
1A4A06	J08A-02/01	2- 65	C2 BIT 0	\$CFLT00
1A4A06	J08A-04/03	2- 65	C2 BIT 1	\$CFLT01

NOTE:

BDP Cables for Panel 1A2A06 Locate on pages 9-21 thru 9-24.

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06	J08A-06/05	2- 65	C2 BIT 2	\$CFLT02
1A4A06	J08A-08/07	2- 67	C2 BIT 3	\$CFLT03
1A4A06	J08A-10/09	2- 67	C2 BIT 4	\$CFLT04
1A4A06	J08B-02/01	2- 67	C2 BIT 5	\$CFLT05
1A4A06	J08B-04/03	2- 69	C2 BIT 6	\$CFLT06
1A4A06	J08B-06/05	2- 69	C2 BIT 7	\$CFLT07
1A4A06	J08B-08/07	2- 69	C2 BIT 8	\$CFLT08
1A4A06	J08B-10/09	2- 71	C2 BIT 9	\$CFLT09
1A4A06	J08C-02/01	2- 71	C2 BIT 10	\$CFLT10
1A4A06	J08C-04/03	2- 71	C2 BIT 11	\$CFLT11
1A4A06	J08C-06/05	2- 73	C2 BIT 12	\$CFLT12
1A4A06	J08C-08/07	2- 73	C2 BIT 13	\$CFLT13
1A4A06	J08C-10/09	2- 73	C2 BIT 14	\$CFLT14
1A4A06	J08D-02*01	2- 61	INTERRUPT CODE BIT 0	\$ICODE0
1A4A06	J08D-04*03	2- 61	INTERRUPT CODE BIT 1	\$ICODE1
1A4A06	J08D-06*05	2- 63	INTERRUPT CODE BIT 2	\$ICODE2
1A4A06	J08D-08*07	2- 63	INTERRUPT CODE BIT 3	\$ICODE3
1A4A06	J08D-10*09	2- 75	INTERRUPT CODE BIT 4	\$ICODE4
1A4A06	J08E-02*01	2- 77	INTERRUPT CODE BIT 5	\$ICODE5
1A4A06	J10A-02*01	2- 31	NOT CHAN 3 INT MASK TO DO	\$COPY15
1A4A06	J10A-04*03	2- 31	NOT CHAN 4 INT MASK TO DO	\$COPY16
1A4A06	J10A-06*05	2- 31	NOT CHAN 5 INT MASK TO DO	\$COPY17
1A4A06	J10A-08*07	2- 33	NOT CHAN 6 INT MASK TO DO	\$COPY18
1A4A06	J10A-10*09	2- 33	NOT CHAN 7 INT MASK TO DO	\$COPY19
1A4A06	J10B-02*01	2- 33	NOT CLOCK INT MASK TO DO	\$COPY20
1A4A06	J10B-04*03	2- 35	NOT FP/BDP INT MASK TO DO	\$COPY21
1A4A06	J10B-06*05	2- 35	NOT ARITH INT MASK TO DO	\$COPY22
1A4A06	J10B-08*07	2- 35	NOT SRCH + MOVE INT MASK TO DO	\$COPY23
1A4A06	J10B-10/09	2- 31	F0 REGISTER BIT 15	\$F0BC15
1A4A06	J10C-02/01	2- 31	F0 REGISTER BIT 16	\$F0BC16
1A4A06	J10C-04/03	2- 31	F0 REGISTER BIT 17	\$F0BC17
1A4A06	J10C-06*05	2- 31	NOT MAIN CONTROL READ, BIT 15	\$MCRD15
1A4A06	J10C-08*07	2- 31	NOT MAIN CONTROL READ, BIT 16	\$MCRD16
1A4A06	J10C-10*09	2- 31	NOT MAIN CONTROL READ, BIT 17	\$MCRD17
1A4A06	J10D-02*01	2- 33	NOT MAIN CONTROL READ, BIT 18	\$MCRD18
1A4A06	J10D-04*03	2- 33	NOT MAIN CONTROL READ, BIT 19	\$MCRD19
1A4A06	J10D-06*05	2- 33	NOT MAIN CONTROL READ, BIT 20	\$MCRD20
1A4A06	J10D-08*07	2- 35	NOT MAIN CONTROL READ, BIT 21	\$MCRD21
1A4A06	J10D-10*09	2- 35	NOT MAIN CONTROL READ, BIT 22	\$MCRD22
1A4A06	J10E-02*01	2- 35	NOT MAIN CONTROL READ, BIT 23	\$MCRD23
1A4A06	J10E-04/03	2- 31	DO REGISTER BIT 15	\$MCWR15
1A4A06	J10E-06/05	2- 31	DO REGISTER BIT 16	\$MCWR16
1A4A06	J10E-08/07	2- 31	DO REGISTER BIT 17	\$MCWR17
1A4A06	J10E-10/09	2- 33	DO REGISTER BIT 18	\$MCWR18
1A4A06	J10F-02/01	2- 33	DO REGISTER BIT 19	\$MCWR19
1A4A06	J10F-04/03	2- 33	DO REGISTER BIT 20	\$MCWR20
1A4A06	J10F-06/05	2- 35	DO REGISTER BIT 21	\$MCWR21
1A4A06	J10F-08/07	2- 35	DO REGISTER BIT 22	\$MCWR22
1A4A06	J12A-08/07	2- 5	RNI CYCLE LIGHT	\$RNILT
1A4A06	J12A-10/09	2- 5	NOT (RAD CYCLE FF)	\$RADLT
1A4A06	J12B-02/01	2- 5	NOT (ROP1 OR ROP2 CYCLE)	\$ROPLT
1A4A06	J12B-04/03	2- 31	C2 BIT 15	\$CFLT15
1A4A06	J12B-06/05	2- 31	C2 BIT 16	\$CFLT16
1A4A06	J12B-08/07	2- 31	C2 BIT 17	\$CFLT17
1A4A06	J12B-10/09	2- 33	C2 BIT 18	\$CFLT18
1A4A06	J12C-02/01	2- 33	C2 BIT 19	\$CFLT19
1A4A06	J12C-04/03	2- 33	C2 BIT 20	\$CFLT20
1A4A06	J12C-06/05	2- 35	C2 BIT 21	\$CFLT21
1A4A06	J12C-08/07	2- 35	C2 BIT 22	\$CFLT22
1A4A06	J12C-10/09	2- 35	C2 BIT 23	\$CFLT23
1A4A06	J12D-10/09	2- 37	MONITOR STATE	\$MON-LT
1A4A06	J12E-03*	2- 1	SLOW TIMING MARGIN	SLOW
1A4A06	J12E-04*	2- 1	FAST TIMING MARGIN	FAST
1A4A06	J12E-05*	3- 9	NOT (FAST TIMING SELECTED)	*FAST-A
1A4A06	J12E-06*	3- 9	NOT (SLOW TIMING SELECTED)	*SLOW-A
1A4A06	J12E-09*	2- 51	SWITCH, TEST MODE	TSTMOD
1A4A06	J12F-02/01	2- 53	GATE C + F DIGITS 0-3	\$CFGT03
1A4A06	J12F-04/03	2- 53	GATE C + F DIGIT 4	\$CFGT4
1A4A06	J12F-06/05	2- 53	GATE C + F DIGITS 5-7	\$CFGT57
1A4A06	J14A-02/01	2- 33	F0 REGISTER BIT 18	\$F0BC18
1A4A06	J14A-04/03	2- 33	F0 REGISTER BIT 19	\$F0BC19
1A4A06	J14A-06/05	2- 33	F0 REGISTER BIT 20	\$F0BC20
1A4A06	J14A-08/07	2- 35	F0 REGISTER BIT 21	\$F0BC21

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06	J14A-10/09	2- 35	F0 REGISTER BIT 22	\$F0BC22
1A4A06	J14B-02/01	2- 35	F0 REGISTER BIT 23	\$F0BC23
1A4A06	J14B-04/03	2- 5	INIT. RNI 2 CYCLE FF	\$BCRNI2
1A4A06	J14B-06/05	2- 1	REQUEST BC PULSE	\$REQBC
1A4A06	J14B-08/07	2- 1	FUNCTION STABLE TO BLOCK CONT	\$FNSTBC
1A4A06	J14B-10/09	2- 1	NOT(TEST BUSY) SIG TO B CONT)	\$TBSBY
1A4A06	J14C-02/01	2- 11	DO TO BLOCK CONT, BIT 18	\$D0BC18
1A4A06	J14C-04/03	2- 11	DO TO BLOCK CONT, BIT 19	\$D0BC19
1A4A06	J14C-06/05	2- 9	DO TO BLOCK CONT, BIT 21	\$D0BC21
1A4A06	J14C-08/07	2- 9	DO TO BLOCK CONT, BIT 22	\$D0BC22
1A4A06	J14C-10/09	2- 9	NOT (DO TO BLOCK CONT, BIT 23)	\$D0BC23
1A4A06	J14D-02/01	2- 11	PAUSE FF TO 40 MS. DELAY	\$TO40MS
1A4A06	J14D-04/03	2- 5	OPERAND REFERENCE	\$OPREF
1A4A06	J14D-06/05	2- 5	OPERAND REFERENCE	\$OPREFS
1A4A06	J14D-08/07	2- 29	F0 REGISTER BIT 5	\$F0BC05
1A4A06	J14D-10*09	2- 7	BC REPLY 2 TO MN CONT	\$BCRPY2
1A4A06	J14E-02*01	2- 9	BC REPLY 1 TO MN CONT	\$BCRPY1
1A4A06	J14E-04*03	2- 23	SELECTED CHAN BUSY + REJECT	\$CHBUSY
1A4A06	J14E-06*05	2- 11	CONN + FCN	\$BCCMPR
1A4A06	J14E-08*07	2- 11	SEL STATUS = ANY BIT OF F L12	\$080910
1A4A06	J14E-10/09	2- 11	NOT F BIT 08 + 09 + 10 TO MN CONT	\$BCKSKIP
1A4A06	J14F-02*01	2- 11	BC NOT COMPARE FF	\$FM40MS
1A4A06	J14F-04*03	2- 9	FROM 40 MS DELAY	\$NORESP
1A4A06	J14F-06/05	2- 35	STORAGE NO RESPONSE	\$MCWR23
1A4A06	J14F-07*	2- 91	DO REGISTER BIT I3	\$INTSW6
1A4A06	J14F-08*	2- 91	INTERRUPT BIAS SWITCH FOR BIT6	\$INTSW7
1A4A06	J15A-01*	2- 49	INTERRUPT BIAS SWITCH FOR BIT7	\$GOSYNC
1A4A06	J15A-02*	2- 49	SWITCH, NOT GO	*GOSYNC
1A4A06	J15A-04*	2- 49	SWITCH, STOP	\$STOPSW
1A4A06	J15A-05*	2- 49	SWITCH, MASTER CLEAR	\$MCLR
1A4A06	J15A-08*	2- 47	SWITCH, SWEEP PAGE FILE	\$SWEPF
1A4A06	J15A-09*	2- 47	SWITCH, ENTER PAGE FILE	\$ENTRPF
1A4A06	J15A-10*	2- 17	SWITCH, ENTER B3	\$ENB3SW
1A4A06	J15B-01*	2- 17	SWITCH, ENTER B2	\$ENB2SW
1A4A06	J15B-02*	2- 17	SWITCH, ENTER B1	\$ENB1SW
1A4A06	J15B-03*	2- 53	SWITCH, SELECT P REGISTER	\$PSELW
1A4A06	J15B-04*	3- 1	CONSOLE KYBD SEL SW, A REG	*ENTRA
1A4A06	J15B-05*	3- 1	CONSOLE KYBD SEL SW, Q REG	*ENTRQ
1A4A06	J15B-06*	2- 47	SWITCH, ENTER	\$ENTER
1A4A06	J15B-07*	2- 47	SWITCH, SWEEP	\$SWEEP
1A4A06	J15B-08*	2- 47	SWITCH, WRITE STORAGE OR RF	\$WSTO
1A4A06	J15B-09*	2- 47	SWITCH, READ STORAGE OR RF	\$RSTO
1A4A06	J15C-01*	2- 47	SWITCH, NOT (SWEEP-ENTER CONT)	*SWENCN
1A4A06	J15C-02*	2- 47	SWITCH, NOT (SWEEP-ENTER CONT)	\$SWENCN
1A4A06	J15C-03*	2- 53	GROUND IF NO DIGIT SW PRESSED	*DIGIT
1A4A06	J15C-04*	2- 53	GROUND IF NO DIGIT SW PRESSED	\$DIGIT
1A4A06	J15C-05*	2- 9	SWITCH TRANSLATION, BIT 0	\$DIGIT0
1A4A06	J15C-06*	2- 9	SWITCH TRANSLATION, BIT 1	\$DIGIT1
1A4A06	J15C-07*	2- 9	SWITCH TRANSLATION, BIT 2	\$DIGIT2
1A4A06	J15C-08*	2- 47	SWITCH, KEYBOARD CLEAR	\$KYBCLR
1A4A06	J15C-09*	2- 47	SWITCH, NOT TRANSFER	*TXFER
1A4A06	J15C-10*	2- 47	SWITCH, NOT TRANSFER	\$TXFER
1A4A06	J15D-03*	2- 49	SWITCH, POWER ON MASTER CLEAR	\$POMCLR
1A4A06	J15D-09*	2- 51	SWITCH, BREAKPOINT ON INSTR.	\$BPI
1A4A06	J15D-10*	2- 51	BREAKPOINT SWITCH ON OPERAND	\$BPO
1A4A06	J15E-01*	2- 47	SWITCH, REGISTER FILE SELECTED	\$REG
1A4A06	J15E-02*	2- 47	SWITCH, STORAGE SELECTED	\$STO
1A4A06	J15E-04*	2- 73	BREAK POINT SWITCH BIT 14	\$BPMC14
1A4A06	J15E-05*	2- 73	BREAK POINT SWITCH BIT 13	\$BPMC13
1A4A06	J15E-06*	2- 73	BREAK POINT SWITCH BIT 12	\$BPMC12
1A4A06	J15E-07*	2- 71	BREAK POINT SWITCH BIT 11	\$BPMC11
1A4A06	J15E-08*	2- 71	BREAK POINT SWITCH BIT 10	\$BPMC10
1A4A06	J15E-09*	2- 71	BREAK POINT SWITCH BIT 9	\$BPMC09
1A4A06	J15E-10*	2- 69	BREAK POINT SWITCH BIT 8	\$BPMC08
1A4A06	J15F-01*	2- 69	BREAK POINT SWITCH BIT 7	\$BPMC07
1A4A06	J15F-02*	2- 69	BREAK POINT SWITCH BIT 6	\$BPMC06
1A4A06	J15F-03*	2- 67	BREAK POINT SWITCH BIT 5	\$BPMC05

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06	J15F-04*	2- 67	BREAK POINT SWITCH BIT 4	\$BPMC04
1A4A06	J15F-05*	2- 67	BREAK POINT SWITCH BIT 3	\$BPMC03
1A4A06	J15F-06*	2- 65	BREAK POINT SWITCH BIT 2	\$BPMC02
1A4A06	J15F-07*	2- 65	BREAK POINT SWITCH BIT 1	\$BPMC01
1A4A06	J15F-08*	2- 65	BREAK POINT SWITCH BIT 0	\$BPMC00
1A4A06	J17A-01*	2- 3	CONSOLE SWITCH, BDP MODE	\$BDPSW
1A4A06	J17A-02*	2- 45	CONSOLE SWITCH, EXEC MODE	\$EXECMD
1A4A06	J17A-03*	2- 29	SWITCH, JUMP 1	\$JSW1
1A4A06	J17A-04*	2- 29	SWITCH, JUMP 2	\$JSW2
1A4A06	J17A-05*	2- 49	SWITCH, NOT CYCLE STEP	\$CYCSTP
1A4A06	J17A-06*	2- 49	SWITCH, NOT CYCLE STEP	*CYCSTP
1A4A06	J17A-09*	2- 51	SWITCH, SELECTIVE STOP	\$SLSSW
1A4A06	J17B-02*	3- 89	DISPLAY Q REG	*SHOWQ
1A4A06	J17B-03*	3- 89	DISPLAY E UPPER REG	*SHOWEU
1A4A06	J17B-04*	3- 89	DISPLAY E LOWER REG	*SHOWEL
1A4A06	J17B-05*	2- 49	SWITCH, PARITY INTERRUPT	\$PARINT
1A4A06	J17B-06*	2- 49	SWITCH, PARITY STOP	\$PARSTP
1A4A06	J17B-07*	2- 29	SWITCH, JUMP 3	\$JSW3
1A4A06	J17B-08*	2- 29	SWITCH, JUMP 4	\$JSW4
1A4A06	J17B-09*	2- 49	SWITCH, NOT AUTO STEP	\$AUTOST
1A4A06	J17B-10*	2- 49	SWITCH, NOT AUTO STEP	*AUTOST
1A4A06	J17C-02*	2- 7	SWITCH, DISABLE ADVANCE P	\$DVPSW
1A4A06	J17C-03*	2- 51	SWITCH, NOT AUTO DUMP	\$AUDPSW
1A4A06	J17C-04*	2- 51	SWITCH, NOT AUTO DUMP	*AUDPSW
1A4A06	J17C-08*	2- 53	SWITCH, DISPLAY F REG	\$PREGSW
1A4A06	J17C-09*	2- 63	SWITCH, DISPLAY LJA REG	\$LJASW
1A4A06	J17C-10*	2- 53	SWITCH, DISPLAY CIR	\$CIRSW
1A4A06	J17D-01*	2- 29	SWITCH, JUMP 5	\$JSW5
1A4A06	J17D-02*	2- 29	SWITCH, JUMP 6	\$JSW6
1A4A06	J17D-03*	2- 49	SWITCH, NOT INSTRUCTION STEP	*INSTEP
1A4A06	J17D-04*	2- 49	SWITCH, NOT INSTRUCTION STEP	*INSTEP
1A4A06	J17D-05*	2- 49	SWITCH, EXTERNAL CLEAR	\$EXCLR
1A4A06	J17D-06*	2- 49	SWITCH, INTERNAL CLEAR	\$INCLR
1A4A06	J17D-07*	2- 51	SWITCH, NOT AUTO LOAD	\$AULDSW
1A4A06	J17D-08*	2- 51	SWITCH, NOT AUTO LOAD	*AULDSW
1A4A06	J17E-04*	2- 15	SWITCH, DISPLAY B2	\$DSPYB2
1A4A06	J17E-05*	2- 15	SWITCH, DISPLAY B3	\$DSPYB3
1A4A06	J17E-07*	2- 39	SET SWITCH, ISR, BIT 0	\$ISR0
1A4A06	J17E-08*		SET SWITCH, ISR, BIT 1	\$ISR1
1A4A06	J17E-09*	2- 39	SET SWITCH, ISR, BIT 2	\$ISR2
1A4A06	J17E-10*	2- 39	CLR SWITCH, ISR	\$CLRISR
1A4A06	J17F-01*	2- 39	SET SWITCH, OSR, BIT 0	\$OSR0
1A4A06	J17F-02*	2- 39	SET SWITCH, OSR, BIT 1	\$OSR1
1A4A06	J17F-03*	2- 39	SET SWITCH, OSR, BIT 2	\$OSR2
1A4A06	J17F-04*	2- 39	CLR SWITCH, OSR	\$CLRISR
1A4A06	J18A-02/01	3- 17	SET DIVIDE FAULT FF	\$STDIVF
1A4A06	J18A-04/03	3- 19	SET OVERFLOW FF	\$STOVER
1A4A06	J18A-06/05	3- 15	NOT BIT 09 OF MAINT.REGISTER	\$M0BC09
1A4A06	J18A-08/07	3- 15	NOT BIT 10 OF MAINT.REGISTER	\$M0BC10
1A4A06	J18A-10/09	2- 45	NOT (EXEC MODE) SIGNAL TO B.C.	\$BCEXMO
1A4A06	J18B-02/01	2- 49	NOT (MASTER CLR +EXTERNAL CLR)	\$EXCLBC
1A4A06	J18B-04/03	2- 49	NOT (MASTER CLR +INTERNAL CLR)	\$INCLBC
1A4A06	J18B-06/05	2- 45	READ OR WRITE REGISTER FILE	\$RWRF
1A4A06	J18B-07*	3- 15	NOT (SEL. BITS 08-15 OF MAINT)	\$MILT-2
1A4A06	J18B-08*	3- 15	NOT (SEL. BITS 16-23 OF MAINT)	\$MOLT-3
1A4A06	J18C-02*01	2- 51	AUTO-STEP OSCILLATOR	\$ASOSC
1A4A06	J18C-04*03	2- 51	NOT CHAN 0-7 TERMINATE TO BC	\$SCHTERM
1A4A06	J18C-06/05	2- 49	NOT (GO FF) TO BC	\$GO-BC
1A4A06	J18C-08/07	2- 41	INTERRUPT ENABLED FF	\$IEN-LT
1A4A06	J18C-10/09	2- 37	OSR BACKGROUND LIGHT	\$OSR-LT
1A4A06	J18D-02/01	2- 37	STOR CYCLE TO INDICATOR	\$STOLT
1A4A06	J18D-04/03	2- 37	PROGRAM STATE	\$PRO-LT

Aband  
↑ Destination  
↑ Origin

9-2  
Rev A

817

No Sign = Logical Level

\$ = twisted pair

\* ground or open signal

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06	J18D-06/05	3- 15	MAINTENANCE LIGHTS BIT 07	\$M1LT07
1A4A06	J18D-08/07	3- 51	BIT 00 OF A	\$ATOBC0
1A4A06	J18D-10/09	3- 51	BIT 01 OF A	\$ATOBC1
1A4A06	J18E-02/01	3- 51	BIT 02 OF A	\$ATOBC2
1A4A06	J18E-04/03	3- 15	MAINTENANCE LIGHTS BIT 00	\$M1LT00
1A4A06	J18E-06/05	3- 15	MAINTENANCE LIGHTS BIT 01	\$M1LT01
1A4A06	J18E-08/07	3- 15	MAINTENANCE LIGHTS BIT 02	\$M1LT02
1A4A06	J18E-10/09	3- 15	MAINTENANCE LIGHTS BIT 03	\$M1LT03
1A4A06	J18F-02/01	3- 15	MAINTENANCE LIGHTS BIT 04	\$M1LT04
1A4A06	J18F-04/03	3- 15	MAINTENANCE LIGHTS BIT 05	\$M1LT05
1A4A06	J18F-06/05	3- 15	MAINTENANCE LIGHTS BIT 06	\$M1LT06
1A4A06	J18F-07*	3- 13	MAINT	\$MAINT
1A4A06	J18F-08*	3- 15	NOT (SEL. BITS 00-07 OF MAINT)	\$MOLT-1
1A4A06	J20A-02*01	2- 43	SET ILLEGAL WRITE	\$SETIW
1A4A06	J20A-04*03	2- 43	BLOCK CONTROL PRIORITY	\$BSCPRI0
1A4A06	J20A-06*05	2- 49	STORAGE PARITY ERROR INTERRUPT	\$SMPEINT
1A4A06	J20A-08/07	2- 37	MONITOR STATE	\$SMONREF
1A4A06	J20A-10/09	2- 37	MAIN CONT WRITE SIGNAL TO PF	\$SMCWR
1A4A06	J20B-02/01	2- 37	WRITE PF	\$SWPF
1A4A06	J20B-04/03	2- 37	READ PF	\$SRPF
1A4A06	J20B-06/05	2- 37	STORE CYCLE, INT. PROCESSING	\$SINTST0
1A4A06	J20B-08*07	2- 43	INTERRUPT CODE BIT 6	\$IC0D6
1A4A06	J20B-10/09	2- 37	MC PARTIAL WRITE BIT 0	\$SMCPW0
1A4A06	J20C-02/01	2- 37	MC PARTIAL WRITE BIT 1	\$SMCPW1
1A4A06	J20C-04/03	2- 37	MC PARTIAL WRITE BIT 2	\$SMCPW2
1A4A06	J20C-06/05	2- 37	MC PARTIAL WRITE BIT 3	\$SMCPW3
1A4A06	J20C-08/07	2- 37	MC PARTIAL WRITE BIT 4 OR DESTRUCTIVE LOAD	\$SMCPW4
1A4A06	J20C-10/09	2- 43	NOT READ ADDRESS CYCLE	\$SRADREF
1A4A06	J20D-02/01	2- 39	C4 FAN IN BIT 0(S BUS BIT 15)	\$SMCSB15
1A4A06	J20D-04/03	2- 39	C4 FAN IN BIT 1(S BUS BIT 16)	\$SMCSB16
1A4A06	J20D-06/05	2- 39	C4 FAN IN BIT 2(S BUS BIT 17)	\$SMCSB17
1A4A06	J20D-08/07	2- 43	NORMAL INTERRUPT CODE USED	\$ICSEEN
1A4A06	J20D-10*09	2- 43	(NORMAL INTERRUPTS)(ARITH)	\$INFIN
1A4A06	J20E-02/01	2- 43	NOT(EN PAR ERR CODE + M CLR)	\$ENPECO
1A4A06	J20E-04*03	2- 43	NORMAL INT XLTN TO MN CONT	\$NORINT
1A4A06	J20E-06/05	2- 41	INTERRUPT ENABLED FF	\$SINTEN
1A4A06	J20E-08/07	2- 39	CIR,BIT 0	\$SCIRBC0
1A4A06	J20E-10/09	2- 39	CIR,BIT 1	\$SCIRBC1
1A4A06	J20F-02/01	2- 39	CIR,BIT 2	\$SCIRBC2
1A4A06	J20F-04/03	2- 45	NOT (EXECUTIVE MODE)	\$PFEXMO
1A4A06	J20F-06/05	2- 49	NOT (MASTER CLR +INTERNAL CLR)	\$SMCLPF
1A4A06	J20F-08/07	2- 49	DISABLE MEMORY PARITY ERROR	\$SDISMPe
1A4A06	P01A-02/01	2- 65	S6(S BUS) BIT 00	\$MCSB00
1A4A06	P01A-04/03	2- 65	S6(S BUS) BIT 01	\$MCSB01
1A4A06	P01A-06/05	2- 65	S6(S BUS) BIT 02	\$MCSB02
1A4A06	P01A-08/07	2- 67	S6(S BUS) BIT 03	\$MCSB03
1A4A06	P01A-10/09	2- 67	S6(S BUS) BIT 04	\$MCSB04
1A4A06	P01B-02/01	2- 67	S6(S BUS) BIT 05	\$MCSB05
1A4A06	P01B-04/03	2- 69	S6(S BUS) BIT 06	\$MCSB06
1A4A06	P01B-06/05	2- 69	S6(S BUS) BIT 07	\$MCSB07
1A4A06	P01B-08/07	2- 69	S6(S BUS) BIT 08	\$MCSB08
1A4A06	P01B-10/09	2- 71	S6(S BUS) BIT 09	\$MCSB09
1A4A06	P01C-02/01	2- 71	S6(S BUS) BIT 10	\$MCSB10
1A4A06	P01C-04/03	2- 71	S6(S BUS) BIT 11	\$MCSB11
1A4A06	P01C-06/05	2- 73	S6(S BUS) BIT 12	\$MCSB12
1A4A06	P01C-08/07	2- 73	S6(S BUS) BIT 13	\$MCSB13
1A4A06	P01C-10/09	2- 73	S6(S BUS) BIT 14	\$MCSB14
1A4A06	P01D-02/01	4- 21	(BCD FAULT)(BDP COMPLETE)(H03)	\$STBCDF
1A4A06	P01D-04/03	3-115	SET EXPONENT FAULT	\$STEXPO
1A4A06	P01D-06/05	2- 13	(FIRST OPERAND)(DP INST.)	\$MCDP
1A4A06	P01D-08/07	2- 7	MC REQUEST PAGE FILE	\$MCRQPF
1A4A06	P01D-10*09	2- 19	PF ADDR REPLY TO MN CONTROL	\$PFARMC
1A4A06	P01E-02*01	2- 19	NOT DATA REPLY TO MAIN CONTROL	\$PFDRMC
1A4A06	P01E-04*03	4- 11	LEGAL WRITE FOR BDP	\$LWRBOP
1A4A06	P01E-06/05	4- 11	READ C OPERAND REQUEST(EDIT+ 67(0+1))	\$FIELDc
1A4A06	P01E-08/07	2- 63	NOT DO REGISTER BIT 14	\$MCWR14
1A4A06	P01E-10*09	2- 19	(PF TIME 5)(MAIN CONT PRIORITY IN PF)	\$PFT5MC
1A4A06	P02A-02/01	3- 79	NOT BIT 00 OF A1+Q1+E1+E2	\$AELT00

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
1A4A06	P02A-04/03	3- 79	NOT BIT 01 OF A1+Q1+E1+E2	\$AELT01
1A4A06	P02A-06/05	3- 79	NOT BIT 02 OF A1+Q1+E1+E2	\$AELT02
1A4A06	P02A-08/07	3- 79	NOT BIT 03 OF A1+Q1+E1+E2	\$AELT03
1A4A06	P02A-10/09	3- 81	NOT BIT 04 OF A1+Q1+E1+E2	\$AELT04
1A4A06	P02B-02/01	3- 81	NOT BIT 05 OF A1+Q1+E1+E2	\$AELT05
1A4A06	P02B-04/03	3- 81	NOT BIT 06 OF A1+Q1+E1+E2	\$AELT06
1A4A06	P02B-06/05	3- 81	NOT BIT 07 OF A1+Q1+E1+E2	\$AELT07
1A4A06	P02B-08/07	3- 83	NOT BIT 08 OF A1+Q1+E1+E2	\$AELT08
1A4A06	P02B-10/09	3- 83	NOT BIT 09 OF A1+Q1+E1+E2	\$AELT09
1A4A06	P02C-02/01	3- 83	NOT BIT 10 OF A1+Q1+E1+E2	\$AELT10
1A4A06	P02C-04/03	3- 83	NOT BIT 11 OF A1+Q1+E1+E2	\$AELT11
1A4A06	P02C-06/05	3- 85	NOT BIT 12 OF A1+Q1+E1+E2	\$AELT12
1A4A06	P02C-08/07	3- 85	NOT BIT 13 OF A1+Q1+E1+E2	\$AELT13
1A4A06	P02C-10/09	3- 85	NOT BIT 14 OF A1+Q1+E1+E2	\$AELT14
1A4A06	P02D-02/01	3- 85	NOT BIT 15 OF A1+Q1+E1+E2	\$AELT15
1A4A06	P02D-04/03	3- 87	NOT BIT 16 OF A1+Q1+E1+E2	\$AELT16
1A4A06	P02D-06/05	3- 87	NOT BIT 17 OF A1+Q1+E1+E2	\$AELT17
1A4A06	P02D-08/07	3- 87	NOT BIT 18 OF A1+Q1+E1+E2	\$AELT18
1A4A06	P02D-10/09	3- 87	NOT BIT 19 OF A1+Q1+E1+E2	\$AELT19
1A4A06	P02E-02/01	3- 89	NOT BIT 20 OF A1+Q1+E1+E2	\$AELT20
1A4A06	P02E-04/03	3- 89	NOT BIT 21 OF A1+Q1+E1+E2	\$AELT21
1A4A06	P02E-06/05	3- 89	NOT BIT 22 OF A1+Q1+E1+E2	\$AELT22
1A4A06	P02E-08/07	3- 89	NOT BIT 23 OF A1+Q1+E1+E2	\$AELT23
1A4A06	P02E-09*	4- 3	BDP FAST MARGIN	*BPFSMG
1A4A06	P02E-10*	4- 3	BDP SLOW MARGIN	*BPPLMG
1A4A06	P02F-01*	4- 27	CC-MR SWITCH IN CC POSITION	BT130R
1A4A06	P04A-02/01	2- 39	ISR ,BIT 0	\$ISRLT0
1A4A06	P04A-04/03	2- 39	ISR ,BIT 1	\$ISRLT1
1A4A06	P04A-06/05	2- 39	ISR ,BIT 2	\$ISRLT2
1A4A06	P04A-08/07	2- 39	OSR ,BIT 0	\$OSRLT0
1A4A06	P04A-10/09	2- 39	OSR ,BIT 1	\$OSRLT1
1A4A06	P04B-02/01	2- 39	OSR ,BIT 2	\$OSRLT2
1A4A06	P04B-04/03	2- 39	B DISPLAY, BIT 0	\$B-LT00
1A4A06	P04B-06/05	2- 39	B DISPLAY, BIT 1	\$B-LT01
1A4A06	P04B-08/07	2- 39	B DISPLAY, BIT 2	\$B-LT02
1A4A06	P04B-10/09	2- 51	AUTO LOAD LIGHT	\$AL-LT
1A4A06	P04C-02/01	2- 51	AUTO DUMP LIGHT	\$AD-LT
1A4A06	P04C-04/03	2- 53	GATE A,Q,E REGISTER DISPLAY	\$AQEGT
1A4A06	P04D-02/01	2- 47	SWEEP-ENTER CONTINUOUS FF SET	\$SECNLT
1A4A06	P04D-04/03	2- 49	NOT (GO FF)	\$GO-LT
1A4A06	P04D-06/05	2- 49	STOP FF	\$STOPLT
1A4A06	P04D-08/07	2- 49	MEMORY ERROR FF	\$SMPE-LT
1A4A06	P04E-02/01	2- 53	C0 DISPLAY INDICATOR	\$CU-LT
1A4A06	P04E-04/03	2- 53	BOUNCING BALL, OCTAL DIGIT 7	\$BB-LT7
1A4A06	P04E-06/05	2- 53	BOUNCING BALL, OCTAL DIGIT 0	\$BB-LT0
1A4A06	P04E-08/07	2- 53	BOUNCING BALL, OCTAL DIGIT 1	\$BB-LT1
1A4A06	P04E-10/09	2- 53	BOUNCING BALL, OCTAL DIGIT 2	\$BB-LT2
1A4A06	P04F-02/01	2- 53	BOUNCING BALL, OCTAL DIGIT 3	\$BB-LT3
1A4A06	P04F-04/03	2- 53	BOUNCING BALL, OCTAL DIGIT 4	\$BB-LT4
1A4A06	P04F-06/05	2- 53	BOUNCING BALL, OCTAL DIGIT 5	\$BB-LT5
1A4A06	P04F-08/07	2- 53	BOUNCING BALL, OCTAL DIGIT 6	\$BB-LT6
2A1A06	J03A-02/01	5- 9	ADDR BIT 00 TO INTERNAL STOR A	\$INS00A
2A1A06	J03A-04/03	5- 11	ADDR BIT 01 TO INTERNAL STOR A	\$INS01A
2A1A06	J03A-06/05	5- 9	ADDR BIT 02 TO INTERNAL STOR A	\$INS02A
2A1A06	J03A-08/07	5- 11	ADDR BIT 03 TO INTERNAL STOR A	\$INS03A
2A1A06	J03A-10/09	5- 9	ADDR BIT 04 TO INTERNAL STOR A	\$INS04A
2A1A06	J03B-02/01	5- 11	ADDR BIT 05 TO INTERNAL STOR A	\$INS05A
2A1A06	J03B-04/03	5- 21	ADDR BIT 06 TO INTERNAL STOR A	\$INS06A
2A1A06	J03B-06/05	5- 11	ADDR BIT 07 TO INTERNAL STOR A	\$INS07A
2A1A06	J03B-08/07	5- 9	ADDR BIT 08 TO INTERNAL STOR A	\$INS08A
2A1A06	J03B-10/09	5- 13	ADDR BIT 09 TO INTERNAL STOR A	\$INS09A
2A1A06	J03C-02/01	5- 13	ADDR BIT 10 TO INTERNAL STOR A	\$INS10A
2A1A06	J03C-04/03	5- 15	ADDR BIT 11 TO INTERNAL STOR A	\$INS11A
2A1A06	J03C-06/05	5- 15	ADDR BIT 12 TO INTERNAL STOR A	\$INS12A
2A1A06	J03C-08/07	5- 17	ADDR BIT 13 TO INTERNAL STOR A	\$INS13A
2A1A06	J03C-10/09	5- 17	ADDR BIT 14 TO INTERNAL STOR A	\$INS14A
2A1A06	J03D-02/01	5- 19	ADDR BIT 15 TO INTERNAL STOR A	\$INS15A
2A1A06	J03D-04/03	5- 19	ADDR BIT 16 TO INTERNAL STOR A	\$INS16A
2A1A06	J03D-06/05	5- 21	ADDR BIT 17 TO INTERNAL STOR A	\$INS17A
2A1A06	J03D-08/07	5- 75	PART. WR. BIT 0 TO INT STOR A	\$INPW0A
2A1A06	J03D-10/09	5- 75	PART. WR. BIT 1 TO INT STOR A	\$INPW1A
2A1A06	J03E-02/01	5- 77	PART. WR. BIT 2 TO INT STOR A	\$INPW2A
2A1A06	J03E-04/03	5- 77	PART. WR. BIT 3 TO INT STOR A	\$INPW3A
2A1A06	J03E-06/05	5- 77	PART. WR. BIT 4 TO INT STOR A	\$INPW4A

*chassis 2*  
*Destination*  
*origin*  
*No sign = logical level.*  
*\$ = twisted pair.*  
*\* = ground or open signal*  
 419  
 9-3 Rev A



CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	J03E-08/07	5- 5	REQUEST TO INTERNAL STORAGE A	\$RQINMA
2A1A06	J03E-10*09	5- 5	ADDR REPLY FROM INT STOR A	\$INMARA
2A1A06	J03F-02*01	5- 77	ADDR PAR. ERR. FROM INT STOR A	\$INAPEA
2A1A06	J03F-04/03	5- 23	MASTER CLEAR INTERNAL STOR A	\$CLINMA
2A1A06	J03F-06/05	5- 23	ADDR LWR PAR BIT TO INT STOR A	\$INSLPA
2A1A06	J03F-08*07	5- 23	INTERNAL STOR A NO RESPONSE	\$INDNRA
2A1A06	J05A-02/01	5- 9	ADDR BIT 00 TO INTERNAL STOR B	\$INS00B
2A1A06	J05A-04/03	5- 11	ADDR BIT 01 TO INTERNAL STOR B	\$INS01B
2A1A06	J05A-06/05	5- 9	ADDR BIT 02 TO INTERNAL STOR B	\$INS02B
2A1A06	J05A-08/07	5- 11	ADDR BIT 03 TO INTERNAL STOR B	\$INS03B
2A1A06	J05A-10/09	5- 9	ADDR BIT 04 TO INTERNAL STOR B	\$INS04B
2A1A06	J05B-02/01	5- 11	ADDR BIT 05 TO INTERNAL STOR B	\$INS05B
2A1A06	J05B-04/03	5- 21	ADDR BIT 06 TO INTERNAL STOR B	\$INS06B
2A1A06	J05B-06/05	5- 11	ADDR BIT 07 TO INTERNAL STOR B	\$INS07B
2A1A06	J05B-08/07	5- 9	ADDR BIT 08 TO INTERNAL STOR B	\$INS08B
2A1A06	J05B-10/09	5- 13	ADDR BIT 09 TO INTERNAL STOR B	\$INS09B
2A1A06	J05C-02/01	5- 13	ADDR BIT 10 TO INTERNAL STOR B	\$INS10B
2A1A06	J05C-04/03	5- 15	ADDR BIT 11 TO INTERNAL STOR B	\$INS11B
2A1A06	J05C-06/05	5- 15	ADDR BIT 12 TO INTERNAL STOR B	\$INS12B
2A1A06	J05C-08/07	5- 17	ADDR BIT 13 TO INTERNAL STOR B	\$INS13B
2A1A06	J05C-10/09	5- 17	ADDR BIT 14 TO INTERNAL STOR B	\$INS14B
2A1A06	J05D-02/01	5- 19	ADDR BIT 15 TO INTERNAL STOR B	\$INS15B
2A1A06	J05D-04/03	5- 19	ADDR BIT 16 TO INTERNAL STOR B	\$INS16B
2A1A06	J05D-06/05	5- 21	ADDR BIT 17 TO INTERNAL STOR B	\$INS17B
2A1A06	J05D-08/07	5- 75	PART. WR. BIT 0 TO INT STOR B	\$INPW0B
2A1A06	J05D-10/09	5- 75	PART. WR. BIT 1 TO INT STOR B	\$INPW1B
2A1A06	J05E-02/01	5- 77	PART. WR. BIT 2 TO INT STOR B	\$INPW2B
2A1A06	J05E-04/03	5- 77	PART. WR. BIT 3 TO INT STOR B	\$INPW3B
2A1A06	J05E-06/05	5- 77	PART. WR. BIT 4 TO INT STOR B	\$INPW4B
2A1A06	J05E-08/07	5- 5	REQUEST TO INTERNAL STORAGE B	\$RQINMB
2A1A06	J05E-10*09	5- 5	ADDR REPLY FROM INT STOR B	\$INMARB
2A1A06	J05F-02*01	5- 77	ADDR PAR. ERR. FROM INT STOR B	\$INAPEB
2A1A06	J05F-04/03	5- 23	MASTER CLEAR INTERNAL STOR B	\$CLINMB
2A1A06	J05F-06/05	5- 23	ADDR LWR PAR BIT TO INT STOR B	\$INSLPB
2A1A06	J05F-08*07	5- 23	INTERNAL STOR B NO RESPONSE	\$INDNRB
2A1A06	J06A-02*01	5- 15	\$6(S BUS) BIT 00	\$MCSB00
2A1A06	J06A-04*03	5- 15	\$6(S BUS) BIT 01	\$MCSB01
2A1A06	J06A-06*05	5- 17	\$6(S BUS) BIT 02	\$MCSB02
2A1A06	J06A-08*07	5- 17	\$6(S BUS) BIT 03	\$MCSB03
2A1A06	J06A-10*09	5- 19	\$6(S BUS) BIT 04	\$MCSB04
2A1A06	J06B-02*01	5- 19	\$6(S BUS) BIT 05	\$MCSB05
2A1A06	J06B-04*03	5- 21	\$6(S BUS) BIT 06	\$MCSB06
2A1A06	J06B-06*05	5- 11	\$6(S BUS) BIT 07	\$MCSB07
2A1A06	J06B-08*07	5- 9	\$6(S BUS) BIT 08	\$MCSB08
2A1A06	J06B-10*09	5- 13	\$6(S BUS) BIT 09	\$MCSB09
2A1A06	J06C-02*01	5- 13	\$6(S BUS) BIT 10	\$MCSB10
2A1A06	J06C-04*03	5- 15	\$6(S BUS) BIT 11	\$MCSB11
2A1A06	J06C-06*05	5- 15	\$6(S BUS) BIT 12	\$MCSB12
2A1A06	J06C-08*07	5- 17	\$6(S BUS) BIT 13	\$MCSB13
2A1A06	J06C-10*09	5- 17	\$6(S BUS) BIT 14	\$MCSB14
2A1A06	J06D-02*01	6-117	(BCD FAULT) (BDP COMPLETE) (H03)	\$STBCDF
2A1A06	J06D-04*03	6-117	SET EXPONENT FAULT	\$STEXPO
2A1A06	J06D-06*05	5- 3	(FIRST OPERAND) (OP INST.)	\$MCDP
2A1A06	J06D-08*07	5- 1	MC REQUEST PAGE FILE	\$MCRQPF
2A1A06	J06D-10/09	5- 1	PF ADDR REPLY TO MN CONTROL	\$PFARMC
2A1A06	J06E-02/01	5- 5	NOT DATA REPLY TO MAIN CONTROL	\$PFDRMC
2A1A06	J06E-04/03	5- 3	LEGAL WRITE FOR BDP	\$LWRBDP
2A1A06	J06E-06*05	5- 3	READ C OPERAND REQUEST (EDIT+ 67(0+1))	\$FIELDLC
2A1A06	J06E-08*07	5- 65	NOT DO REGISTER BIT 14	\$MCWR14
2A1A06	J06E-10/09	5- 3	(PF TIME 5) (MAIN CONT PRIORITY IN PF)	\$PFT5MC
2A1A06	J07A-02/01	5- 9	ADDR BIT 00 TO EXTERNAL STOR	\$EXTS00
2A1A06	J07A-04/03	5- 11	ADDR BIT 01 TO EXTERNAL STOR	\$EXTS01
2A1A06	J07A-06/05	5- 9	ADDR BIT 02 TO EXTERNAL STOR	\$EXTS02
2A1A06	J07A-08/07	5- 11	ADDR BIT 03 TO EXTERNAL STOR	\$EXTS03
2A1A06	J07A-10/09	5- 9	ADDR BIT 04 TO EXTERNAL STOR	\$EXTS04
2A1A06	J07B-02/01	5- 11	ADDR BIT 05 TO EXTERNAL STOR	\$EXTS05
2A1A06	J07B-04/03	5- 21	ADDR BIT 06 TO EXTERNAL STOR	\$EXTS06
2A1A06	J07B-06/05	5- 11	ADDR BIT 07 TO EXTERNAL STOR	\$EXTS07
2A1A06	J07B-08/07	5- 9	ADDR BIT 08 TO EXTERNAL STOR	\$EXTS08
2A1A06	J07B-10/09	5- 13	ADDR BIT 09 TO EXTERNAL STOR	\$EXTS09

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	J07C-02/01	5- 13	ADDR BIT 10 TO EXTERNAL STOR	\$EXTS10
2A1A06	J07C-04/03	5- 15	ADDR BIT 11 TO EXTERNAL STOR	\$EXTS11
2A1A06	J07C-06/05	5- 15	ADDR BIT 12 TO EXTERNAL STOR	\$EXTS12
2A1A06	J07C-08/07	5- 17	ADDR BIT 13 TO EXTERNAL STOR	\$EXTS13
2A1A06	J07C-10/09	5- 17	ADDR BIT 14 TO EXTERNAL STOR	\$EXTS14
2A1A06	J07D-02/01	5- 19	ADDR BIT 15 TO EXTERNAL STOR	\$EXTS15
2A1A06	J07D-04/03	5- 19	ADDR BIT 16 TO EXTERNAL STOR	\$EXTS16
2A1A06	J07D-06/05	5- 21	ADDR BIT 17 TO EXTERNAL STOR	\$EXTS17
2A1A06	J07D-08/07	5- 75	PART. WR BIT 0 TO EXT STORAGE	\$EXTPW0
2A1A06	J07D-10/09	5- 75	PART. WR BIT 1 TO EXT STORAGE	\$EXTPW1
2A1A06	J07E-02/01	5- 77	PART. WR BIT 2 TO EXT STORAGE	\$EXTPW2
2A1A06	J07E-04/03	5- 77	PART. WR BIT 3 TO EXT STORAGE	\$EXTPW3
2A1A06	J07E-06/05	5- 77	PART. WR BIT 4 TO EXT STORAGE	\$EXTPW4
2A1A06	J07E-08/07	5- 5	REQUEST TO EXTERNAL STORAGE	\$RQEXTM
2A1A06	J07E-10*09	5- 5	EXTERNAL STORAGE ADDR. REPLY	\$EXTMAR
2A1A06	J07F-02*01	5- 77	ADDR PAR. ERR FROM EXT STOR	\$EXTAPE
2A1A06	J07F-04/03	5- 23	MASTER CLEAR EXTERNAL STORAGE	\$CLEXTM
2A1A06	J07F-06/05	5- 23	ADDR LWR PAR. BIT TO EXT STOR	\$EXTSLP
2A1A06	J07F-08*07	5- 23	EXT STOR NO RESPONSE	\$EXTONR
2A1A06	J08A-02/01	5- 9	ADDR BIT 00 TO EXTERNAL STOR	\$EXTS00
2A1A06	J08A-04/03	5- 11	ADDR BIT 01 TO EXTERNAL STOR	\$EXTS01
2A1A06	J08A-06/05	5- 9	ADDR BIT 02 TO EXTERNAL STOR	\$EXTS02
2A1A06	J08A-08/07	5- 11	ADDR BIT 03 TO EXTERNAL STOR	\$EXTS03
2A1A06	J08A-10/09	5- 9	ADDR BIT 04 TO EXTERNAL STOR	\$EXTS04
2A1A06	J08B-02/01	5- 11	ADDR BIT 05 TO EXTERNAL STOR	\$EXTS05
2A1A06	J08B-04/03	5- 21	ADDR BIT 06 TO EXTERNAL STOR	\$EXTS06
2A1A06	J08B-06/05	5- 11	ADDR BIT 07 TO EXTERNAL STOR	\$EXTS07
2A1A06	J08B-08/07	5- 9	ADDR BIT 08 TO EXTERNAL STOR	\$EXTS08
2A1A06	J08B-10/09	5- 13	ADDR BIT 09 TO EXTERNAL STOR	\$EXTS09
2A1A06	J08C-02/01	5- 13	ADDR BIT 10 TO EXTERNAL STOR	\$EXTS10
2A1A06	J08C-04/03	5- 15	ADDR BIT 11 TO EXTERNAL STOR	\$EXTS11
2A1A06	J08C-06/05	5- 15	ADDR BIT 12 TO EXTERNAL STOR	\$EXTS12
2A1A06	J08C-08/07	5- 17	ADDR BIT 13 TO EXTERNAL STOR	\$EXTS13
2A1A06	J08C-10/09	5- 17	ADDR BIT 14 TO EXTERNAL STOR	\$EXTS14
2A1A06	J08D-02/01	5- 19	ADDR BIT 15 TO EXTERNAL STOR	\$EXTS15
2A1A06	J08D-04/03	5- 19	ADDR BIT 16 TO EXTERNAL STOR	\$EXTS16
2A1A06	J08D-06/05	5- 21	ADDR BIT 17 TO EXTERNAL STOR	\$EXTS17
2A1A06	J08D-08/07	5- 75	PART. WR BIT 0 TO EXT STORAGE	\$EXTPW0
2A1A06	J08D-10/09	5- 75	PART. WR BIT 1 TO EXT STORAGE	\$EXTPW1
2A1A06	J08E-02/01	5- 77	PART. WR BIT 2 TO EXT STORAGE	\$EXTPW2
2A1A06	J08E-04/03	5- 77	PART. WR BIT 3 TO EXT STORAGE	\$EXTPW3
2A1A06	J08E-06/05	5- 77	PART. WR BIT 4 TO EXT STORAGE	\$EXTPW4
2A1A06	J08E-08/07	5- 5	REQUEST TO EXTERNAL STORAGE	\$RQEXTM
2A1A06	J08E-10*09	5- 5	EXTERNAL STORAGE ADDR. REPLY	\$EXTMAR
2A1A06	J08F-02*01	5- 77	ADDR PAR. ERR FROM EXT STOR	\$EXTAPE
2A1A06	J08F-04/03	5- 23	MASTER CLEAR EXTERNAL STORAGE	\$CLEXTM
2A1A06	J08F-06/05	5- 23	ADDR LWR PAR. BIT TO EXT STOR	\$EXTSLP
2A1A06	J08F-08*07	5- 23	EXT STOR NO RESPONSE	\$EXTONR
2A1A06	J09A-02/01	5- 57	BIT 00 TO/FROM EXTERNAL STOR	\$EXTZ00
2A1A06	J09A-04/03	5- 57	BIT 01 TO/FROM EXTERNAL STOR	\$EXTZ01
2A1A06	J09A-06/05	5- 57	BIT 02 TO/FROM EXTERNAL STOR	\$EXTZ02
2A1A06	J09A-08/07	5- 59	BIT 03 TO/FROM EXTERNAL STOR	\$EXTZ03
2A1A06	J09A-10/09	5- 59	BIT 04 TO/FROM EXTERNAL STOR	\$EXTZ04
2A1A06	J09B-02/01	5- 59	BIT 05 TO/FROM EXTERNAL STOR	\$EXTZ05
2A1A06	J09B-04/03	5- 61	BIT 06 TO/FROM EXTERNAL STOR	\$EXTZ06
2A1A06	J09B-06/05	5- 61	BIT 07 TO/FROM EXTERNAL STOR	\$EXTZ07
2A1A06	J09B-08/07	5- 61	BIT 08 TO/FROM EXTERNAL STOR	\$EXTZ08
2A1A06	J09B-10/09	5- 63	BIT 09 TO/FROM EXTERNAL STOR	\$EXTZ09
2A1A06	J09C-02/01	5- 63	BIT 10 TO/FROM EXTERNAL STOR	\$EXTZ10
2A1A06	J09C-04/03	5- 63	BIT 11 TO/FROM EXTERNAL STOR	\$EXTZ11
2A1A06	J09C-06/05	5- 65	BIT 12 TO/FROM EXTERNAL STOR	\$EXTZ12
2A1A06	J09C-08/07	5- 65	BIT 13 TO/FROM EXTERNAL STOR	\$EXTZ13
2A1A06	J09C-10/09	5- 65	BIT 14 TO/FROM EXTERNAL STOR	\$EXTZ14
2A1A06	J09D-02/01	5- 67	BIT 15 TO/FROM EXTERNAL STOR	\$EXTZ15
2A1A06	J09D-04/03	5- 67	BIT 16 TO/FROM EXTERNAL STOR	\$EXTZ16
2A1A06	J09D-06/05	5- 67	BIT 17 TO/FROM EXTERNAL STOR	\$EXTZ17
2A1A06	J09D-08/07	5- 69	BIT 18 TO/FROM EXTERNAL STOR	\$EXTZ18
2A1A06	J09D-10/09	5- 69	BIT 19 TO/FROM EXTERNAL STOR	\$EXTZ19
2A1A06	J09E-02/01	5- 69	BIT 20 TO/FROM EXTERNAL STOR	\$EXTZ20
2A1A06	J09E-04/03	5- 71	BIT 21 TO/FROM EXTERNAL STOR	\$EXTZ21
2A1A06	J09E-06/05	5- 71	BIT 22 TO/FROM EXTERNAL STOR	\$EXTZ22
2A1A06	J09E-08/07	5- 71	BIT 23 TO/FROM EXTERNAL STOR	\$EXTZ23
2A1A06	J09E-10/09	5- 73	BIT 24 TO/FROM EXTERNAL STOR	\$EXTZ24
2A1A06	J09F-02/01	5- 73	BIT 25 TO/FROM EXTERNAL STOR	\$EXTZ25



CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	J09F-04/03	5- 73	BIT 26 TO/FROM EXTERNAL STOR	\$EXTZ26	2A1A06	J12C-08*07	5- 65	BIT 13 FROM INTERNAL STORAGE A	\$IN13AI
2A1A06	J09F-06/05	5- 73	BIT 27 TO/FROM EXTERNAL STOR	\$EXTZ27	2A1A06	J12C-10*09	5- 65	BIT 14 FROM INTERNAL STORAGE A	\$IN14AI
2A1A06	J09F-08/07	5- 75	DISABLE ADR PAR CHK,EXT STOR	\$EXTDPF	2A1A06	J12D-02*01	5- 67	BIT 15 FROM INTERNAL STORAGE A	\$IN15AI
2A1A06	J10A-02/01	5- 57	BIT 00 TO/FROM EXTERNAL STOR	\$EXTZ00	2A1A06	J12D-04*03	5- 67	BIT 16 FROM INTERNAL STORAGE A	\$IN16AI
2A1A06	J10A-04/03	5- 57	BIT 01 TO/FROM EXTERNAL STOR	\$EXTZ01	2A1A06	J12D-06*05	5- 67	BIT 17 FROM INTERNAL STORAGE A	\$IN17AI
2A1A06	J10A-06/05	5- 57	BIT 02 TO/FROM EXTERNAL STOR	\$EXTZ02	2A1A06	J12D-08*07	5- 69	BIT 18 FROM INTERNAL STORAGE A	\$IN18AI
2A1A06	J10A-08/07	5- 59	BIT 03 TO/FROM EXTERNAL STOR	\$EXTZ03	2A1A06	J12D-10*09	5- 69	BIT 19 FROM INTERNAL STORAGE A	\$IN19AI
2A1A06	J10A-10/09	5- 59	BIT 04 TO/FROM EXTERNAL STOR	\$EXTZ04	2A1A06	J12E-02*01	5- 69	BIT 20 FROM INTERNAL STORAGE A	\$IN20AI
2A1A06	J10B-02/01	5- 59	BIT 05 TO/FROM EXTERNAL STOR	\$EXTZ05	2A1A06	J12E-04*03	5- 71	BIT 21 FROM INTERNAL STORAGE A	\$IN21AI
2A1A06	J10B-04/03	5- 59	BIT 06 TO/FROM EXTERNAL STOR	\$EXTZ06	2A1A06	J12E-06*05	5- 71	BIT 22 FROM INTERNAL STORAGE A	\$IN22AI
2A1A06	J10B-06/05	5- 61	BIT 07 TO/FROM EXTERNAL STOR	\$EXTZ07	2A1A06	J12E-08*07	5- 71	BIT 23 FROM INTERNAL STORAGE A	\$IN23AI
2A1A06	J10B-08/07	5- 61	BIT 08 TO/FROM EXTERNAL STOR	\$EXTZ08	2A1A06	J12E-10*09	5- 73	BIT 24 FROM INTERNAL STORAGE A	\$IN24AI
2A1A06	J10B-10/09	5- 63	BIT 09 TO/FROM EXTERNAL STOR	\$EXTZ09	2A1A06	J12F-02*01	5- 73	BIT 25 FROM INTERNAL STORAGE A	\$IN25AI
2A1A06	J10C-02/01	5- 63	BIT 10 TO/FROM EXTERNAL STOR	\$EXTZ10	2A1A06	J12F-04*03	5- 73	BIT 26 FROM INTERNAL STORAGE A	\$IN26AI
2A1A06	J10C-04/03	5- 63	BIT 11 TO/FROM EXTERNAL STOR	\$EXTZ11	2A1A06	J12F-06*05	5- 73	BIT 27 FROM INTERNAL STORAGE A	\$IN27AI
2A1A06	J10C-06/05	5- 65	BIT 12 TO/FROM EXTERNAL STOR	\$EXTZ12	2A1A06	J12F-08/07	5- 75	DISABLE ADR PAR CHK,INT STOR A	\$INDPEA
2A1A06	J10C-08/07	5- 65	BIT 13 TO/FROM EXTERNAL STOR	\$EXTZ13	2A1A06	J13A-02/01	5- 57	BIT 00 TO INTERNAL STORAGE B	\$IN00B0
2A1A06	J10C-10/09	5- 65	BIT 14 TO/FROM EXTERNAL STOR	\$EXTZ14	2A1A06	J13A-04/03	5- 57	BIT 01 TO INTERNAL STORAGE B	\$IN01B0
2A1A06	J10D-02/01	5- 67	BIT 15 TO/FROM EXTERNAL STOR	\$EXTZ15	2A1A06	J13A-06/05	5- 57	BIT 02 TO INTERNAL STORAGE B	\$IN02B0
2A1A06	J10D-04/03	5- 67	BIT 16 TO/FROM EXTERNAL STOR	\$EXTZ16	2A1A06	J13A-08/07	5- 59	BIT 03 TO INTERNAL STORAGE B	\$IN03B0
2A1A06	J10D-06/05	5- 67	BIT 17 TO/FROM EXTERNAL STOR	\$EXTZ17	2A1A06	J13A-10/09	5- 59	BIT 04 TO INTERNAL STORAGE B	\$IN04B0
2A1A06	J10D-08/07	5- 69	BIT 18 TO/FROM EXTERNAL STOR	\$EXTZ18	2A1A06	J13B-02/01	5- 59	BIT 05 TO INTERNAL STORAGE B	\$IN05B0
2A1A06	J10D-10/09	5- 69	BIT 19 TO/FROM EXTERNAL STOR	\$EXTZ19	2A1A06	J13B-04/03	5- 61	BIT 06 TO INTERNAL STORAGE B	\$IN06B0
2A1A06	J10E-02/01	5- 69	BIT 20 TO/FROM EXTERNAL STOR	\$EXTZ20	2A1A06	J13B-06/05	5- 61	BIT 07 TO INTERNAL STORAGE B	\$IN07B0
2A1A06	J10E-04/03	5- 71	BIT 21 TO/FROM EXTERNAL STOR	\$EXTZ21	2A1A06	J13B-08/07	5- 61	BIT 08 TO INTERNAL STORAGE B	\$IN08B0
2A1A06	J10E-06/05	5- 71	BIT 22 TO/FROM EXTERNAL STOR	\$EXTZ22	2A1A06	J13B-10/09	5- 63	BIT 09 TO INTERNAL STORAGE B	\$IN09B0
2A1A06	J10E-08/07	5- 71	BIT 23 TO/FROM EXTERNAL STOR	\$EXTZ23	2A1A06	J13C-02/01	5- 63	BIT 10 TO INTERNAL STORAGE B	\$IN10B0
2A1A06	J10E-10/09	5- 73	BIT 24 TO/FROM EXTERNAL STOR	\$EXTZ24	2A1A06	J13C-04/03	5- 63	BIT 11 TO INTERNAL STORAGE B	\$IN11B0
2A1A06	J10F-02/01	5- 73	BIT 25 TO/FROM EXTERNAL STOR	\$EXTZ25	2A1A06	J13C-06/05	5- 65	BIT 12 TO INTERNAL STORAGE B	\$IN12B0
2A1A06	J10F-04/03	5- 73	BIT 26 TO/FROM EXTERNAL STOR	\$EXTZ26	2A1A06	J13C-08/07	5- 65	BIT 13 TO INTERNAL STORAGE B	\$IN13B0
2A1A06	J10F-06/05	5- 73	BIT 27 TO/FROM EXTERNAL STOR	\$EXTZ27	2A1A06	J13C-10/09	5- 65	BIT 14 TO INTERNAL STORAGE B	\$IN14B0
2A1A06	J10F-08/07	5- 75	DISABLE ADR PAR CHK,EXT STOR	\$EXTDPE	2A1A06	J13D-02/01	5- 67	BIT 15 TO INTERNAL STORAGE B	\$IN15B0
2A1A06	J11A-02/01	5- 57	BIT 00 TO INTERNAL STORAGE A	\$IN00A0	2A1A06	J13D-04/03	5- 67	BIT 16 TO INTERNAL STORAGE B	\$IN16B0
2A1A06	J11A-04/03	5- 57	BIT 01 TO INTERNAL STORAGE A	\$IN01A0	2A1A06	J13D-06/05	5- 67	BIT 17 TO INTERNAL STORAGE B	\$IN17B0
2A1A06	J11A-06/05	5- 57	BIT 02 TO INTERNAL STORAGE A	\$IN02A0	2A1A06	J13D-08/07	5- 69	BIT 18 TO INTERNAL STORAGE B	\$IN18B0
2A1A06	J11A-08/07	5- 59	BIT 03 TO INTERNAL STORAGE A	\$IN03A0	2A1A06	J13D-10/09	5- 69	BIT 19 TO INTERNAL STORAGE B	\$IN19B0
2A1A06	J11A-10/09	5- 59	BIT 04 TO INTERNAL STORAGE A	\$IN04A0	2A1A06	J13E-02/01	5- 69	BIT 20 TO INTERNAL STORAGE B	\$IN20B0
2A1A06	J11B-02/01	5- 59	BIT 05 TO INTERNAL STORAGE A	\$IN05A0	2A1A06	J13E-04/03	5- 71	BIT 21 TO INTERNAL STORAGE B	\$IN21B0
2A1A06	J11B-04/03	5- 61	BIT 06 TO INTERNAL STORAGE A	\$IN06A0	2A1A06	J13E-06/05	5- 71	BIT 22 TO INTERNAL STORAGE B	\$IN22B0
2A1A06	J11B-06/05	5- 61	BIT 07 TO INTERNAL STORAGE A	\$IN07A0	2A1A06	J13E-08/07	5- 71	BIT 23 TO INTERNAL STORAGE B	\$IN23B0
2A1A06	J11B-08/07	5- 61	BIT 08 TO INTERNAL STORAGE A	\$IN08A0	2A1A06	J13E-10/09	5- 73	BIT 24 TO INTERNAL STORAGE B	\$IN24B0
2A1A06	J11B-10/09	5- 63	BIT 09 TO INTERNAL STORAGE A	\$IN09A0	2A1A06	J13F-02/01	5- 73	BIT 25 TO INTERNAL STORAGE B	\$IN25B0
2A1A06	J11C-02/01	5- 63	BIT 10 TO INTERNAL STORAGE A	\$IN10A0	2A1A06	J13F-04/03	5- 73	BIT 26 TO INTERNAL STORAGE B	\$IN26B0
2A1A06	J11C-04/03	5- 63	BIT 11 TO INTERNAL STORAGE A	\$IN11A0	2A1A06	J13F-06/05	5- 73	BIT 27 TO INTERNAL STORAGE B	\$IN27B0
2A1A06	J11C-06/05	5- 65	BIT 12 TO INTERNAL STORAGE A	\$IN12A0	2A1A06	J14A-02*01	5- 57	BIT 00 FROM INTERNAL STORAGE B	\$IN00B1
2A1A06	J11C-08/07	5- 65	BIT 13 TO INTERNAL STORAGE A	\$IN13A0	2A1A06	J14A-04*03	5- 57	BIT 01 FROM INTERNAL STORAGE B	\$IN01B1
2A1A06	J11C-10/09	5- 65	BIT 14 TO INTERNAL STORAGE A	\$IN14A0	2A1A06	J14A-06*05	5- 57	BIT 02 FROM INTERNAL STORAGE B	\$IN02B1
2A1A06	J11D-02/01	5- 67	BIT 15 TO INTERNAL STORAGE A	\$IN15A0	2A1A06	J14A-08*07	5- 59	BIT 03 FROM INTERNAL STORAGE B	\$IN03B1
2A1A06	J11D-04/03	5- 67	BIT 16 TO INTERNAL STORAGE A	\$IN16A0	2A1A06	J14A-10*09	5- 59	BIT 04 FROM INTERNAL STORAGE B	\$IN04B1
2A1A06	J11D-06/05	5- 67	BIT 17 TO INTERNAL STORAGE A	\$IN17A0	2A1A06	J14B-02*01	5- 59	BIT 05 FROM INTERNAL STORAGE B	\$IN05B1
2A1A06	J11D-08/07	5- 69	BIT 18 TO INTERNAL STORAGE A	\$IN18A0	2A1A06	J14B-04*03	5- 61	BIT 06 FROM INTERNAL STORAGE B	\$IN06B1
2A1A06	J11D-10/09	5- 69	BIT 19 TO INTERNAL STORAGE A	\$IN19A0	2A1A06	J14B-06*05	5- 61	BIT 07 FROM INTERNAL STORAGE B	\$IN07B1
2A1A06	J11E-02/01	5- 69	BIT 20 TO INTERNAL STORAGE A	\$IN20A0	2A1A06	J14B-08*07	5- 61	BIT 08 FROM INTERNAL STORAGE B	\$IN08B1
2A1A06	J11E-04/03	5- 71	BIT 21 TO INTERNAL STORAGE A	\$IN21A0	2A1A06	J14B-10*09	5- 63	BIT 09 FROM INTERNAL STORAGE B	\$IN09B1
2A1A06	J11E-06/05	5- 71	BIT 22 TO INTERNAL STORAGE A	\$IN22A0	2A1A06	J14C-02*01	5- 63	BIT 10 FROM INTERNAL STORAGE B	\$IN10B1
2A1A06	J11E-08/07	5- 71	BIT 23 TO INTERNAL STORAGE A	\$IN23A0	2A1A06	J14C-04*03	5- 63	BIT 11 FROM INTERNAL STORAGE B	\$IN11B1
2A1A06	J11E-10/09	5- 73	BIT 24 TO INTERNAL STORAGE A	\$IN24A0	2A1A06	J14C-06*05	5- 65	BIT 12 FROM INTERNAL STORAGE B	\$IN12B1
2A1A06	J11F-02/01	5- 73	BIT 25 TO INTERNAL STORAGE A	\$IN25A0	2A1A06	J14C-08*07	5- 65	BIT 13 FROM INTERNAL STORAGE B	\$IN13B1
2A1A06	J11F-04/03	5- 73	BIT 26 TO INTERNAL STORAGE A	\$IN26A0	2A1A06	J14C-10*09	5- 65	BIT 14 FROM INTERNAL STORAGE B	\$IN14B1
2A1A06	J11F-06/05	5- 73	BIT 27 TO INTERNAL STORAGE A	\$IN27A0	2A1A06	J14D-02*01	5- 67	BIT 15 FROM INTERNAL STORAGE B	\$IN15B1
2A1A06	J12A-02*01	5- 57	BIT 00 FROM INTERNAL STORAGE A	\$IN00AI	2A1A06	J14D-04*03	5- 67	BIT 16 FROM INTERNAL STORAGE B	\$IN16B1
2A1A06	J12A-04*03	5- 57	BIT 01 FROM INTERNAL STORAGE A	\$IN01AI	2A1A06	J14D-06*05	5- 67	BIT 17 FROM INTERNAL STORAGE B	\$IN17B1
2A1A06	J12A-06*05	5- 57	BIT 02 FROM INTERNAL STORAGE A	\$IN02AI	2A1A06	J14D-08*07	5- 69	BIT 18 FROM INTERNAL STORAGE B	\$IN18B1
2A1A06	J12A-08*07	5- 59	BIT 03 FROM INTERNAL STORAGE A	\$IN03AI	2A1A06	J14D-10*09	5- 69	BIT 19 FROM INTERNAL STORAGE B	\$IN19B1
2A1A06	J12A-10*09	5- 59	BIT 04 FROM INTERNAL STORAGE A	\$IN04AI	2A1A06	J14E-02*01	5- 69	BIT 20 FROM INTERNAL STORAGE B	\$IN20B1
2A1A06	J12B-02*01	5- 59	BIT 05 FROM INTERNAL STORAGE A	\$IN05AI	2A1A06	J14E-04*03	5- 71	BIT 21 FROM INTERNAL STORAGE B	\$IN21B1
2A1A06	J12B-04*03	5- 61	BIT 06 FROM INTERNAL STORAGE A	\$IN06AI	2A1A06	J14E-06*05	5- 71	BIT 22 FROM INTERNAL STORAGE B	\$IN22B1
2A1A06	J12B-06*05	5- 61	BIT 07 FROM INTERNAL STORAGE A	\$IN07AI	2A1A06	J14E-08*07	5- 71	BIT 23 FROM INTERNAL STORAGE B	\$IN23B1
2A1A06	J12B-08*07	5- 61	BIT 08 FROM INTERNAL STORAGE A	\$IN08AI	2A1A06	J14E-10*09	5- 73	BIT 24 FROM INTERNAL STORAGE B	\$IN24B1
2A1A06	J12B-10*09	5- 63	BIT 09 FROM INTERNAL STORAGE A	\$IN09AI	2A1A06	J14F-02*01	5- 73	BIT 25 FROM INTERNAL STORAGE B	\$IN25B1
2A1A06	J12C-02*01	5- 63	BIT 10 FROM INTERNAL STORAGE A	\$IN10AI	2A1A06	J14F-04*03	5- 73	BIT 26 FROM INTERNAL STORAGE B	\$IN26B1
2A1A06	J12C-04*03	5- 63	BIT 11 FROM INTERNAL STORAGE A	\$IN11AI	2A1A06	J14F-06*05	5- 73	BIT 27 FROM INTERNAL STORAGE B	\$IN27B1
2A1A06	J12C-06*05	5- 65	BIT 12 FROM INTERNAL STORAGE A	\$IN12AI	2A1A06	J14F-08/07	5- 75	DISABLE ADR PAR CHK,INT STOR B	\$INDPEB
2A1A06	J15A-02/01	6- 27	TW 0 REG BIT 00 TO CONSOLE	\$EXTW00					

421

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	J15A-04/03	2B1B9-G1*G0	6- 27 TW 0 REG BIT 01 TO CONSOLE	\$EXTW01	2A1A06	J17C-06*05	2B2B7-X0/X1	5- 79 NOT BIT 12 OF A1+Q1+E1+E2	\$AELT12
2A1A06	J15A-06/05	2B1B9-I1*L0	6- 27 TW 0 REG BIT 02 TO CONSOLE	\$EXTW02	2A1A06	J17C-08*07	2B2B7-W0/W1	5- 79 NOT BIT 13 OF A1+Q1+E1+E2	\$AELT13
2A1A06	J15A-08/07	2B1B9-R1*R0	6- 27 TW 0 REG BIT 03 TO CONSOLE	\$EXTW03	2A1A06	J17C-10*09	2B2B7-C2/C3	5- 79 NOT BIT 14 OF A1+Q1+E1+E2	\$AELT14
2A1A06	J15A-10/09	2B1B9-X1*X0	6- 27 TW 0 REG BIT 04 TO CONSOLE	\$EXTW04	2A1A06	J17D-02*01	2B2B7-D2/D3	5- 79 NOT BIT 15 OF A1+Q1+E1+E2	\$AELT15
2A1A06	J15B-02/01	2B1B9-W1*W0	6- 27 TW 0 REG BIT 05 TO CONSOLE	\$EXTW05	2A1A06	J17D-04*03	2B2B7-E3/E2	5- 79 NOT BIT 16 OF A1+Q1+E1+E2	\$AELT16
2A1A06	J15B-04*03	2B1B8-X1/X0	6- 11 TW CONTROL BUSY	\$EXTWBS	2A1A06	J17D-06*05	2B2B7-H2/H3	5- 79 NOT BIT 17 OF A1+Q1+E1+E2	\$AELT17
2A1A06	J15B-06*05	2B1B8-M1/M0	6- 11 EXT TW PRIORITY REG ON LOAD	\$EXTWPR	2A1A06	J17D-08*07	2B2B7-I2/I3	5- 79 NOT BIT 18 OF A1+Q1+E1+E2	\$AELT18
2A1A06	J15B-08/07	2B1B9-H3*H2	6- 27 TW LOAD XLTN TO CONSOLE	\$EXTTWI	2A1A06	J17D-10*09	2B2B7-J3/J2	5- 79 NOT BIT 19 OF A1+Q1+E1+E2	\$AELT19
2A1A06	J15B-10/09	2B1B9-I3*I2	6- 27 TW DUMP XLTN TO CONSOLE	\$EXTTWO	2A1A06	J17E-02*01	2B2B7-M2/M3	5- 79 NOT BIT 20 OF A1+Q1+E1+E2	\$AELT20
2A1A06	J15C-02/01	2B1B8-W2*W3	6- 11 TW DATA READY SIGNAL FROM BC	\$EXTWDR	2A1A06	J17E-04*03	2B2B7-N2/N3	5- 79 NOT BIT 21 OF A1+Q1+E1+E2	\$AELT21
2A1A06	J15C-04*03	2B1B8-D0/D1	6- 11 CLOCK PULSE-50 USEC EACH MS	\$CLK50U	2A1A06	J17E-06*05	2B2B7-O3/O2	5- 79 NOT BIT 22 OF A1+Q1+E1+E2	\$AELT22
2A1A06	J15C-06*05	2B2B9-X2/X3	5- 75 AUTO-STEP OSCILLATOR FROM CONSOLE	\$ASO	2A1A06	J17E-08*07	2B2B7-R2/R3	5- 79 NOT BIT 23 OF A1+Q1+E1+E2	\$AELT23
2A1A06	J15C-07/08	2A2B9-X3*X2	5- 23 STOR ADDR REPLY	\$STA	2A1A06	J17E-09	J03A-03*	2A2A04	BFFSMG
2A1A06	J15C-10/09	2B0A9-R2*R3	6-101 EXT INTERRUPT - ASSOC PROC	\$EXTIOC	2A1A06	J17E-10	J03B-03*	2A2A04	BPSLMG
2A1A06	J15D-01*02	2B0A8-W0/W1	6-109 EXT INTERRUPT FROM ASSOC PROC	EXTITC	2A1A06	J17F-01	J03M-03*	2A2A04	BT130R
2A1A06	J16A-02/01	2B1B9-D0*D1	6- 27 TW 0 REG BIT 00 TO CONSOLE	\$EXTW00	2A1A06	J18A-01	2B2B7-A0*	5- 79 A/Q/E REG DISPLAY BIT 00	AQE00
2A1A06	J16A-04/03	2B1B9-G1*G0	6- 27 TW 0 REG BIT 01 TO CONSOLE	\$EXTW01	2A1A06	J18A-02	2B2B7-B1*	5- 79 A/Q/E REG DISPLAY BIT 01	AQE01
2A1A06	J16A-06/05	2B1B9-I1*L0	6- 27 TW 0 REG BIT 02 TO CONSOLE	\$EXTW02	2A1A06	J18A-03	2B2B7-R0*	5- 79 A/Q/E REG DISPLAY BIT 02	AQE02
2A1A06	J16A-08/07	2B1B9-R1*R0	6- 27 TW 0 REG BIT 03 TO CONSOLE	\$EXTW03	2A1A06	J18A-04	2B2B7-F1*	5- 79 A/Q/E REG DISPLAY BIT 03	AQE03
2A1A06	J16A-10/09	2B1B9-X1*X0	6- 27 TW 0 REG BIT 04 TO CONSOLE	\$EXTW04	2A1A06	J18A-05	2B2B7-F0*	5- 79 A/Q/E REG DISPLAY BIT 04	AQE04
2A1A06	J16B-02/01	2B1B9-W1*W0	6- 27 TW 0 REG BIT 05 TO CONSOLE	\$EXTW05	2A1A06	J18A-06	2B2B7-G1*	5- 79 A/Q/E REG DISPLAY BIT 05	AQE05
2A1A06	J16B-04*03	2B1B8-X1/X0	6- 11 TW CONTROL BUSY	\$EXTWBS	2A1A06	J18A-07	2B2B7-L0*	5- 79 A/Q/E REG DISPLAY BIT 06	AQE06
2A1A06	J16B-06*05	2B1B8-M1/M0	6- 11 EXT TW PRIORITY REG ON LOAD	\$EXTWPR	2A1A06	J18A-08	2B2B7-K0*	5- 79 A/Q/E REG DISPLAY BIT 07	AQE07
2A1A06	J16B-08/07	2B1B9-H3*H2	6- 27 TW LOAD XLTN TO CONSOLE	\$EXTTWI	2A1A06	J18A-09	2B2B7-K1*	5- 79 A/Q/E REG DISPLAY BIT 08	AQE08
2A1A06	J16B-10/09	2B1B9-I3*I2	6- 27 TW DUMP XLTN TO CONSOLE	\$EXTTWO	2A1A06	J18A-10	2B2B7-Q0*	5- 79 A/Q/E REG DISPLAY BIT 09	AQE09
2A1A06	J16C-02/01	2B1B8-W2*W3	6- 11 TW DATA READY SIGNAL FROM BC	\$EXTWDR	2A1A06	J18B-01	2B2B7-P0*	5- 79 A/Q/E REG DISPLAY BIT 10	AQE10
2A1A06	J16C-04*03	2B1B8-D0/D1	6- 11 CLOCK PULSE-50 USEC EACH MS	\$CLK50U	2A1A06	J18B-02	2B2B7-P1*	5- 79 A/Q/E REG DISPLAY BIT 11	AQE11
2A1A06	J16C-06*05	2B2B9-X2/X3	5- 75 AUTO-STEP OSCILLATOR FROM CONSOLE	\$ASO	2A1A06	J18B-03	2B2B7-U0*	5- 79 A/Q/E REG DISPLAY BIT 12	AQE12
2A1A06	J16C-07/08	2A2B9-X3*X2	5- 23 STOR ADDR REPLY	\$STA	2A1A06	J18B-04	2B2B7-U1*	5- 79 A/Q/E REG DISPLAY BIT 13	AQE13
2A1A06	J16C-09*	J03L-03	5- 23 ENABLE FROM CONS MAINT MODE SW	MMENAB	2A1A06	J18B-05	2B2B7-A3*	5- 79 A/Q/E REG DISPLAY BIT 14	AQE14
2A1A06	J16C-10	J03L-02*	5- 23 GRD FOR CONSOLE MAINT MODE SW	MMGND	2A1A06	J18B-06	2B2B7-R2*	5- 79 A/Q/E REG DISPLAY BIT 15	AQE15
2A1A06	J16D-01*	2A2A5-00	5- 3 DISABE STORAGE PROTECT SWITCH	DISSPS	2A1A06	J18B-07	2B2B7-R3*	5- 79 A/Q/E REG DISPLAY BIT 16	AQE16
2A1A06	J16D-03*	2A2A5-01	5- 3 ENTER AUTO PROGRAM SWITCH	ENTAPS	2A1A06	J18B-08	2B2B7-F2*	5- 79 A/Q/E REG DISPLAY BIT 17	AQE17
2A1A06	J16D-07*	2B1B1-J1	6- 9 SWITCH, POWER ON MASTER CLEAR	POMCLR	2A1A06	J18B-09	2B2B7-F3*	5- 79 A/Q/E REG DISPLAY BIT 18	AQE18
2A1A06	J16D-09*	2B1B8-H0	6- 11 SWITCH, WRITE STORAGE OR RF	WSTO	2A1A06	J18B-10	2B2B7-G3*	5- 79 A/Q/E REG DISPLAY BIT 19	AQE19
2A1A06	J16E-01*	2A1A4-I3	6- 59 BREAK POINT SWITCH BIT 5	BPMC05	2A1A06	J18C-01	2B2B7-K2*	5- 79 A/Q/E REG DISPLAY BIT 20	AQE20
2A1A06	J16E-02*	2A1A4-S3	6- 59 BREAK POINT SWITCH BIT 4	BPMC04	2A1A06	J18C-02	2B2B7-K3*	5- 79 A/Q/E REG DISPLAY BIT 21	AQE21
2A1A06	J16E-03*	2A1A4-R3	6- 59 BREAK POINT SWITCH BIT 3	BPMC03	2A1A06	J18C-03	2B2B7-J3*	5- 79 A/Q/E REG DISPLAY BIT 22	AQE22
2A1A06	J16E-04*	2A1A4-J3	6- 59 BREAK POINT SWITCH BIT 2	BPMC02	2A1A06	J18C-04	2B2B7-P2*	5- 79 A/Q/E REG DISPLAY BIT 23	AQE23
2A1A06	J16E-05*	2A1A4-H3	6- 59 BREAK POINT SWITCH BIT 1	BPMC01	2A1A06	J18C-07	2B2B6-A0*	5- 81 GATE FOR A/Q, B REG. DISPLAYS	ABQ
2A1A06	J16E-06*	2A1A4-G3	6- 59 BREAK POINT SWITCH BIT 0	BPMC00	2A1A06	J18C-08	2B2B6-B1*	5- 81 F GATE LOWER DISPLAY	FGTL0W
2A1A06	J16E-07*	2B1A9-B0	6- 23 CONSOLE MANUAL INT SW	EXMNIN	2A1A06	J18C-09	2B2B6-R0*	5- 81 F GATE MIDDLE DISPLAY	FGTMID
2A1A06	J16E-08*	2B1A9-C1	6- 23 NOT(CONSOLE MANUAL INT SW)	*EXMNIN	2A1A06	J18C-10	2B2B6-F1*	5- 81 F GATE UPPER DISPLAY	FGTUP
2A1A06	J16E-09*	2B1B9-O3	6- 27 CONSOLE TYPE CLEAR SW	EXTWCS	2A1A06	J18D-02	2B2B6-G1*	5- 81 GO INDICATOR - CONSOLE SWITCH	GO
2A1A06	J16E-10*	2B1B9-O2	6- 27 NOT(CONSOLE TYPE CLEAR SW)	*EXTWCS	2A1A06	J18D-03	2B2B6-L0*	5- 81 INDICATOR FOR DISPLAY C	DISC
2A1A06	J16F-01*	2B1B9-L3	6- 27 CONSOLE TYPE FINISH SW	EXTWFS	2A1A06	J18D-04	2B2B6-K0*	5- 81 SWEEP/ENTER CONTINUOUS IND	SENT
2A1A06	J16F-02*	2B1B9-L2	6- 27 NOT(CONSOLE TYPE FINISH SW)	*EXTWFS	2A1A06	J18D-05	2B2B6-K1*	5- 81 STOP SWITCH INDICATOR	STOP
2A1A06	J16F-03*	2B1B9-P3	6- 27 CONSOLE TYPE REPEAT SW	EXTWRS	2A1A06	J18D-06	2B2B6-Q0*	5- 81 AUTO DUMP SWITCH INDICATOR	ADUMP
2A1A06	J16F-04*	2B1B9-P2	6- 27 NOT(CONSOLE TYPE REPEAT SW)	*EXTWRS	2A1A06	J18D-07	2B2B6-P0*	5- 81 AUTO LOAD SWITCH INDICATOR	ALOAD
2A1A06	J16F-05*	2B1B9-J3	6- 27 CONSOLE TYPE DUMP SW	EXTWOS	2A1A06	J18D-08	2B2B6-P1*	5- 81 TYPEWRITER FINISH INDICATOR	TWFN
2A1A06	J16F-06*	2B1B9-K2	6- 27 NOT(CONSOLE TYPE DUMP SW)	*EXTWOS	2A1A06	J18D-09	2B2B6-U0*	5- 81 TYPEWRITER REPEAT INDICATOR	TWRP
2A1A06	J16F-07*	2B1B9-D3	6- 27 CONSOLE TYPE LOAD SW	EXTWIS	2A1A06	J18D-10	2B2B6-U1*	5- 81 DISABLE STOR PROTECT INDICATOR	DISSP
2A1A06	J16F-08*	2B1B9-E3	6- 27 NOT(CONSOLE TYPE LOAD SW)	*EXTWIS	2A1A06	J18E-01	2B2B6-A3*	5- 81 ENTER AUTO PROGRAM DISPLAY	ENTAP
2A1A06	J17A-02*01	2B2B7-E1/E0	5- 79 NOT BIT 00 OF A1+Q1+E1+E2	\$AELT00	2A1A06	J18F-02	2B2B6-K3*	5- 81 BACKGROUND LIGHT IN OSR	DISOSR
2A1A06	J17A-04*03	2B2B7-D0/D1	5- 79 NOT BIT 01 OF A1+Q1+E1+E2	\$AELT01	2A1A06	J18F-03	2B2B6-L3*	5- 81 OSR BIT 0 TO CONSOLE DISPLAY	OSR0
2A1A06	J17A-06*05	2B2B7-C0/C1	5- 79 NOT BIT 02 OF A1+Q1+E1+E2	\$AELT02	2A1A06	J18F-04	2B2B6-P2*	5- 81 OSR BIT 1 TO CONSOLE DISPLAY	OSR1
2A1A06	J17A-08*07	2B2B7-J1/J0	5- 79 NOT BIT 03 OF A1+Q1+E1+E2	\$AELT03	2A1A06	J18F-05	2B2B6-P3*	5- 81 OSR BIT 2 TO CONSOLE DISPLAY	OSR2
2A1A06	J17A-10*09	2B2B7-I0/I1	5- 79 NOT BIT 04 OF A1+Q1+E1+E2	\$AELT04	2A1A06	J18F-06	2B2B6-Q3*	5- 81 ISR BIT 0 TO CONSOLE DISPLAY	ISR0
2A1A06	J17B-02*01	2B2B7-H0/H1	5- 79 NOT BIT 05 OF A1+Q1+E1+E2	\$AELT05	2A1A06	J18F-07	2B2B6-U3*	5- 81 ISR BIT 1 TO CONSOLE DISPLAY	ISR1
2A1A06	J17B-04*03	2B2B7-O1/O0	5- 79 NOT BIT 06 OF A1+Q1+E1+E2	\$AELT06	2A1A06	J18F-08	2B2B6-U2*	5- 81 ISR BIT 2 TO CONSOLE DISPLAY	ISR2
2A1A06	J17B-06*05	2B2B7-N0/N1	5- 79 NOT BIT 07 OF A1+Q1+E1+E2	\$AELT07	2A1A06	J20A-01	2B2B5-R0*	5- 83 P BIT 00 TO CSL DISPLAY	PREG00
2A1A06	J17B-08*07	2B2B7-M0/M1	5- 79 NOT BIT 08 OF A1+Q1+E1+E2	\$AELT08					
2A1A06	J17B-10*09	2B2B7-T0/T1	5- 79 NOT BIT 09 OF A1+Q1+E1+E2	\$AELT09					
2A1A06	J17C-02*01	2B2B7-S0/S1	5- 79 NOT BIT 10 OF A1+Q1+E1+E2	\$AELT10					
2A1A06	J17C-04*03	2B2B7-R0/R1	5- 79 NOT BIT 11 OF A1+Q1+E1+E2	\$AELT11					

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	J20A-02	5- 83	P BIT 01 TO CSL DISPLAY	PREG01	2A1A06	J22A-04	5- 87	CHANNEL 5 REJECT INDICATOR	C5REJ
2A1A06	J20A-03	5- 83	P BIT 02 TO CSL DISPLAY	PREG02	2A1A06	J22A-05	5- 87	CHANNEL 6 REJECT INDICATOR	C6REJ
2A1A06	J20A-04	5- 83	P BIT 03 TO CSL DISPLAY	PREG03	2A1A06	J22A-06	5- 87	CHANNEL 7 REJECT INDICATOR	C7REJ
2A1A06	J20A-05	5- 83	P BIT 04 TO CSL DISPLAY	PREG04	2A1A06	J22A-07	5- 87	CHANNEL 0 INTERRUPT INDICATOR	C0INT
2A1A06	J20A-06	5- 83	P BIT 05 TO CSL DISPLAY	PREG05	2A1A06	J22A-08	5- 87	CHANNEL 1 INTERRUPT INDICATOR	C1INT
2A1A06	J20A-07	5- 83	P BIT 06 TO CSL DISPLAY	PREG06	2A1A06	J22A-09	5- 87	CHANNEL 2 INTERRUPT INDICATOR	C2INT
2A1A06	J20A-08	5- 83	P BIT 07 TO CSL DISPLAY	PREG07	2A1A06	J22A-10	5- 87	CHANNEL 3 INTERRUPT INDICATOR	C3INT
2A1A06	J20A-09	5- 83	P BIT 08 TO CSL DISPLAY	PREG08	2A1A06	J22B-01	5- 87	CHANNEL 4 INTERRUPT INDICATOR	C4INT
2A1A06	J20A-10	5- 83	P BIT 09 TO CSL DISPLAY	PREG09	2A1A06	J22B-02	5- 87	CHANNEL 5 INTERRUPT INDICATOR	C5INT
2A1A06	J20B-01	5- 83	P BIT 10 TO CSL DISPLAY	PREG10	2A1A06	J22B-03	5- 87	CHANNEL 6 INTERRUPT INDICATOR	C6INT
2A1A06	J20B-02	5- 83	P BIT 11 TO CSL DISPLAY	PREG11	2A1A06	J22B-04	5- 87	CHANNEL 7 INTERRUPT INDICATOR	C7INT
2A1A06	J20B-03	5- 83	P BIT 12 TO CSL DISPLAY	PREG12	2A1A06	J22B-05	5- 87	CHANNEL 0 PAR. ERR. INDICATOR	C0PTE
2A1A06	J20B-04	5- 83	P BIT 13 TO CSL DISPLAY	PREG13	2A1A06	J22B-06	5- 87	CHANNEL 1 PAR. ERR. INDICATOR	C1PTE
2A1A06	J20B-05	5- 83	P BIT 14 TO CSL DISPLAY	PREG14	2A1A06	J22B-07	5- 87	CHANNEL 2 PAR. ERR. INDICATOR	C2PTE
2A1A06	J20B-07	5- 83	C/F BIT 00 TO CONSOLE DISPLAY	CF00	2A1A06	J22B-08	5- 87	CHANNEL 3 PAR. ERR. INDICATOR	C3PTE
2A1A06	J20B-08	5- 83	C/F BIT 01 TO CONSOLE DISPLAY	CF01	2A1A06	J22B-09	5- 87	CHANNEL 4 PAR. ERR. INDICATOR	C4PTE
2A1A06	J20B-09	5- 83	C/F BIT 02 TO CONSOLE DISPLAY	CF02	2A1A06	J22B-10	5- 87	CHANNEL 5 PAR. ERR. INDICATOR	C5PTE
2A1A06	J20B-10	5- 83	BACKGROUND DIGIT 0 C DISPLAY	BB0	2A1A06	J22C-01	5- 87	CHANNEL 6 PAR. ERR. INDICATOR	C6PTE
2A1A06	J20C-01	5- 83	C/F BIT 03 TO CONSOLE DISPLAY	CF03	2A1A06	J22C-02	5- 87	CHANNEL 7 PAR. ERR. INDICATOR	C7PTE
2A1A06	J20C-02	5- 83	C/F BIT 04 TO CONSOLE DISPLAY	CF04	2A1A06	J22C-03	5- 89	MONITOR STATE INDICATOR	MONT
2A1A06	J20C-03	5- 83	C/F BIT 05 TO CONSOLE DISPLAY	CF05	2A1A06	J22C-04	5- 89	PROGRAM STATE INDICATOR	PROG
2A1A06	J20C-04	5- 83	BACKGROUND DIGIT 1 C DISPLAY	BB1	2A1A06	J22C-05	5- 89	INTERRUPT ENABLED INDICATOR	ENIT
2A1A06	J20C-05	5- 83	C/F BIT 06 TO CONSOLE DISPLAY	CF06	2A1A06	J22C-06	5- 89	RNI CYCLE INDICATOR	RNI
2A1A06	J20C-06	5- 83	C/F BIT 07 TO CONSOLE DISPLAY	CF07	2A1A06	J22C-07	5- 89	RADR CYCLE INDICATOR	RADR
2A1A06	J20C-07	5- 83	C/F BIT 08 TO CONSOLE DISPLAY	CF08	2A1A06	J22C-08	5- 89	ROP CYCLE INDICATOR	ROP
2A1A06	J20C-08	5- 85	BACKGROUND DIGIT 2 C DISPLAY	BB2	2A1A06	J22C-09	5- 89	STOR CYCLE INDICATOR	STORE
2A1A06	J20C-09	5- 85	C/F BIT 09 TO CONSOLE DISPLAY	CF09	2A1A06	J22C-10	5- 89	ARITHMETIC OVERFLOW INDICATOR	ARITH
2A1A06	J20C-10	5- 85	C/F BIT 10 TO CONSOLE DISPLAY	CF10	2A1A06	J22D-01	5- 89	DIVIDE FAULT INDICATOR	DIVF
2A1A06	J20D-01	5- 85	BACKGROUND DIGIT 3 C DISPLAY	BB3	2A1A06	J22D-02	5- 89	EXPONENT OVERFLOW INDICATOR	EXPOT
2A1A06	J20D-02	5- 85	C/F BIT 11 TO CONSOLE DISPLAY	CF11	2A1A06	J22D-03	5- 89	BCD FAULT INDICATOR	BCDF
2A1A06	J20D-03	5- 85	BACKGROUND DIGIT 4 C DISPLAY	BB4	2A1A06	J22D-04	5- 89	ILLEGAL WRITE INDICATOR	ILLWR
2A1A06	J20D-04	5- 85	C/F BIT 12 TO CONSOLE DISPLAY	CF12	2A1A06	J22D-05	5- 89	STORAGE PARITY ERROR INDICATOR	MPE
2A1A06	J20D-05	5- 85	C/F BIT 13 TO CONSOLE DISPLAY	CF13	2A1A06	J22D-06	5- 89	CHANNEL 0 READ INDICATOR, CONSOLE	C0READ
2A1A06	J20D-06	5- 85	BACKGROUND DIGIT 5 C DISPLAY	BB5	2A1A06	J22D-07	5- 89	1	C1READ
2A1A06	J20D-07	5- 85	C/F BIT 14 TO CONSOLE DISPLAY	CF14	2A1A06	J22D-08	5- 89	2	C2READ
2A1A06	J20D-08	5- 85	C/F BIT 15 TO CONSOLE DISPLAY	CF15	2A1A06	J22D-09	5- 89	3	C3READ
2A1A06	J20D-09	5- 85	BACKGROUND DIGIT 6 C DISPLAY	BB6	2A1A06	J22D-10	5- 89	4	C4READ
2A1A06	J20E-01	5- 85	C/F BIT 16 TO CONSOLE DISPLAY	CF16	2A1A06	J22E-01	5- 89	5	C5READ
2A1A06	J20E-02	5- 85	C/F BIT 17 TO CONSOLE DISPLAY	CF17	2A1A06	J22E-02	5- 89	6	C6READ
2A1A06	J20E-03	5- 85	BACKGROUND DIGIT 7 C DISPLAY	BB7	2A1A06	J22E-03	5- 89	7	C7READ
2A1A06	J20E-04	5- 85	C/F BIT 18 TO CONSOLE DISPLAY	CF18	2A1A06	J22E-04	5- 89	CHANNEL 0 WRITE INDICATOR	C0WR
2A1A06	J20E-05	5- 85	C/F BIT 19 TO CONSOLE DISPLAY	CF19	2A1A06	J22E-05	5- 89	CHAN 1 WRITE INDICATOR, CONSOLE	C1WR
2A1A06	J20E-06	5- 85	BACKGROUND DIGIT 8 C DISPLAY	BB8	2A1A06	J22E-06	5- 89	CHAN 2 WRITE INDICATOR, CONSOLE	C2WR
2A1A06	J20E-07	5- 85	C/F BIT 20 TO CONSOLE DISPLAY	CF20	2A1A06	J22E-07	5- 89	CHAN 3 WRITE INDICATOR, CONSOLE	C3WR
2A1A06	J20E-08	5- 85	BACKGROUND DIGIT 9 C DISPLAY	BB9	2A1A06	J22E-08	5- 89	CHAN 4 WRITE INDICATOR, CONSOLE	C4WR
2A1A06	J21A-02*01	5- 81	ISR ,BIT 0	\$ISRLT0	2A1A06	J22E-09	5- 89	CHAN 5 WRITE INDICATOR, CONSOLE	C5WR
2A1A06	J21A-04*03	5- 81	ISR ,BIT 1	\$ISRLT1	2A1A06	J22E-10	5- 89	CHAN 6 WRITE INDICATOR, CONSOLE	C6WR
2A1A06	J21A-06*05	5- 81	ISR ,BIT 2	\$ISRLT2	2A1A06	J22E-11	5- 87	CHAN 7 WRITE INDICATOR, CONSOLE	C7WR
2A1A06	J21A-08*07	5- 81	OSR ,BIT 0	\$OSRLT0	2A1A06	J22F-01	5- 87	CHANNEL 0 REJECT INDICATOR	C0REJ
2A1A06	J21A-10*09	5- 81	OSR ,BIT 1	\$OSRLT1	2A1A06	J22F-02	5- 87	CHANNEL 1 REJECT INDICATOR	C1REJ
2A1A06	J21B-02*01	5- 81	OSR ,BIT 2	\$OSRLT2	2A1A06	J22F-03	6-101	EXT INTERRUPT - ASSOC PROC	\$EXTI0C
2A1A06	J21B-04*03	5- 83	B DISPLAY, BIT 0	\$B-LT00	2A1A06	J22F-04	6-109	EXT INTERRUPT - ASSOC PROC	\$EXTI1C
2A1A06	J21B-06*05	5- 83	B DISPLAY, BIT 1	\$B-LT01	2A1A06	J22F-05	5- 57	NOT MAIN CONTROL READ, BIT 00	\$MCRD00
2A1A06	J21B-08*07	5- 83	B DISPLAY, BIT 2	\$B-LT02	2A1A06	J22F-06	5- 57	NOT MAIN CONTROL READ, BIT 01	\$MCRD01
2A1A06	J21B-10*09	5- 81	AUTO LOAD LIGHT	\$AL-LT	2A1A06	J22F-07	5- 57	NOT MAIN CONTROL READ, BIT 02	\$MCRD02
2A1A06	J21C-02*01	5- 81	AUTO DUMP LIGHT	\$AD-LT	2A1A06	J22F-08	5- 59	NOT MAIN CONTROL READ, BIT 03	\$MCRD03
2A1A06	J21C-04*03	5- 81	GATE A,Q,E REGISTER DISPLAY	\$AQGBT	2A1A06	J25A-02/01	5- 59	NOT MAIN CONTROL READ, BIT 04	\$MCRD04
2A1A06	J21D-02*01	5- 81	SWEEP-ENTER CONTINUOUS FF SET	\$SECNLT	2A1A06	J26A-02*01	5- 59	NOT MAIN CONTROL READ, BIT 05	\$MCRD05
2A1A06	J21D-04*03	5- 81	NOT (GO FF)	\$GN-LT	2A1A06	P01A-02/01	5- 61	NOT MAIN CONTROL READ, BIT 06	\$MCRD06
2A1A06	J21D-06*05	5- 81	STOP FF	\$STOPLT	2A1A06	P01A-04/03	5- 61	NOT MAIN CONTROL READ, BIT 07	\$MCRD07
2A1A06	J21D-08*07	5- 89	MEMORY ERROR FF	\$MPE-LT	2A1A06	P01A-06/05	5- 61	NOT MAIN CONTROL READ, BIT 08	\$MCRD08
2A1A06	J21E-02*01	5- 81	C0 DISPLAY INDICATOR	\$C0-LT	2A1A06	P01A-08/07	5- 63	NOT MAIN CONTROL READ, BIT 09	\$MCRD09
2A1A06	J21E-04*03	5- 85	BOUNCING BALL, OCTAL DIGIT 7	\$BB-LT7	2A1A06	P01A-10/09	5- 63	NOT MAIN CONTROL READ, BIT 10	\$MCRD10
2A1A06	J21E-06*05	5- 83	BOUNCING BALL, OCTAL DIGIT 0	\$BB-LT0	2A1A06	P01B-02/01	5- 63	NOT MAIN CONTROL READ, BIT 11	\$MCRD11
2A1A06	J21E-08*07	5- 83	BOUNCING BALL, OCTAL DIGIT 1	\$BB-LT1	2A1A06	P01B-04/03	5- 65	NOT MAIN CONTROL READ, BIT 12	\$MCRD12
2A1A06	J21E-10*09	5- 85	BOUNCING BALL, OCTAL DIGIT 2	\$BB-LT2	2A1A06	P01B-06/05	5- 65	NOT MAIN CONTROL READ, BIT 13	\$MCRD13
2A1A06	J21F-02*01	5- 85	BOUNCING BALL, OCTAL DIGIT 3	\$BB-LT3	2A1A06	P01B-08/07	5- 65	NOT MAIN CONTROL READ, BIT 14	\$MCRD14
2A1A06	J21F-04*03	5- 85	BOUNCING BALL, OCTAL DIGIT 4	\$BB-LT4	2A1A06	P01B-10/09	5- 57	NOT DO REGISTER BIT 00	\$MCWR00
2A1A06	J21F-06*05	5- 85	BOUNCING BALL, OCTAL DIGIT 5	\$BB-LT5	2A1A06	P01C-02/01	5- 57	NOT DO REGISTER BIT 01	\$MCWR01
2A1A06	J21F-08*07	5- 85	BOUNCING BALL, OCTAL DIGIT 6	\$BB-LT6	2A1A06	P01C-04/03	5- 57	NOT DO REGISTER BIT 02	\$MCWR02
2A1A06	J22A-01	5- 87	CHANNEL 2 REJECT INDICATOR	C2REJ	2A1A06	P01C-06/05	5- 59	NOT DO REGISTER BIT 03	\$MCWR03
2A1A06	J22A-02	5- 87	CHANNEL 3 REJECT INDICATOR	C3REJ	2A1A06	P01C-08/07	5- 59	NOT DO REGISTER BIT 04	\$MCWR04
2A1A06	J22A-03	5- 87	CHANNEL 4 REJECT INDICATOR	C4REJ	2A1A06	P01D-02*01			

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	P01E-02*01	5- 59	NOT DO REGISTER BIT 05	\$MCMR05
2A1A06	P01E-04*03	5- 61	NOT DO REGISTER BIT 06	\$MCMR06
2A1A06	P01E-06*05	5- 61	NOT DO REGISTER BIT 07	\$MCMR07
2A1A06	P01E-08*07	5- 61	NOT DO REGISTER BIT 08	\$MCMR08
2A1A06	P01E-10*09	5- 63	NOT DO REGISTER BIT 09	\$MCMR09
2A1A06	P01F-02*01	5- 63	NOT DO REGISTER BIT 10	\$MCMR10
2A1A06	P01F-04*03	5- 63	NOT DO REGISTER BIT 11	\$MCMR11
2A1A06	P01F-06*05	5- 65	NOT DO REGISTER BIT 12	\$MCMR12
2A1A06	P01F-08*07	5- 65	NOT DO REGISTER BIT 13	\$MCMR13
2A1A06	P02A-02/01	6-109	SELECTED STATUS BIT 00 TO DO	\$COPY00
2A1A06	P02A-04/03	6-109	SELECTED STATUS BIT 01 TO DO	\$COPY01
2A1A06	P02A-06/05	6-117	SELECTED STATUS BIT 02 TO DO	\$COPY02
2A1A06	P02A-08/07	6-117	SELECTED STATUS BIT 03 TO DO	\$COPY03
2A1A06	P02A-10/09	6-109	SELECTED STATUS BIT 04 TO DO	\$COPY04
2A1A06	P02B-02/01	6-109	SELECTED STATUS BIT 05 TO DO	\$COPY05
2A1A06	P02B-04/03	6-117	SELECTED STATUS BIT 06 TO DO	\$COPY06
2A1A06	P02B-06/05	6-117	SELECTED STATUS BIT 07 TO DO	\$COPY07
2A1A06	P02B-08/07	6-117	SELECTED STATUS BIT 08 TO DO	\$COPY08
2A1A06	P02B-10/09	6-117	SELECTED STATUS BIT 09 TO DO	\$COPY09
2A1A06	P02C-02/01	6-117	SELECTED STATUS BIT 10 TO DO	\$COPY10
2A1A06	P02C-04/03	6-117	SELECTED STATUS BIT 11 TO DO	\$COPY11
2A1A06	P02C-06/05	6-113	NOT CHAN 0 INT MASK TO DO	\$COPY12
2A1A06	P02C-08/07	6-113	NOT CHAN 1 INT MASK TO DO	\$COPY13
2A1A06	P02C-10/09	6-115	NOT CHAN 2 INT MASK TO DO	\$COPY14
2A1A06	P02D-02*01	6- 45	F0 REGISTER BIT 0	\$F0BC00
2A1A06	P02D-04*03	6- 45	F0 REGISTER BIT 1	\$F0BC01
2A1A06	P02D-06*05	6- 45	F0 REGISTER BIT 2	\$F0BC02
2A1A06	P02D-08*07	6- 45	F0 REGISTER BIT 3	\$F0BC03
2A1A06	P02D-10*09	6- 47	F0 REGISTER BIT 4	\$F0BC04
2A1A06	P02E-02*01	6- 47	F0 REGISTER BIT 6	\$F0BC06
2A1A06	P02E-04*03	6- 47	F0 REGISTER BIT 7	\$F0BC07
2A1A06	P02E-06*05	6- 49	F0 REGISTER BIT 8	\$F0BC08
2A1A06	P02E-08*07	6- 49	F0 REGISTER BIT 9	\$F0BC09
2A1A06	P02E-10*09	6- 49	F0 REGISTER BIT 10	\$F0BC10
2A1A06	P02F-02*01	6- 49	F0 REGISTER BIT 11	\$F0BC11
2A1A06	P02F-04*03	6- 51	F0 REGISTER BIT 12	\$F0BC12
2A1A06	P02F-06*05	6- 51	F0 REGISTER BIT 13	\$F0BC13
2A1A06	P02F-08*07	6- 51	F0 REGISTER BIT 14	\$F0BC14
2A1A06	P03A-02/01	5- 3	SET ILLEGAL WRITE	\$SETIW
2A1A06	P03A-04/03	5- 75	BLOCK CONTROL PRIORITY	\$BCPRI0
2A1A06	P03A-06/05	5- 73	STORAGE PARITY ERROR INTERRUPT	\$MPEINT
2A1A06	P03A-08*07	5- 3	MONITOR STATE	\$MONREF
2A1A06	P03A-10*09	5- 3	MAIN CONT WRITE SIGNAL TO PF	\$MCPWR
2A1A06	P03B-02*01	5- 3	WRITE PF	\$WPF
2A1A06	P03B-04*03	5- 3	READ PF	\$RPF
2A1A06	P03B-06*05	5- 3	STORE CYCLE, INT. PROCESSING	\$INTST0
2A1A06	P03B-08/07	5- 77	INTERRUPT CODE BIT 6	\$ICODE6
2A1A06	P03B-10*09	5- 75	MC PARTIAL WRITE BIT 0	\$MCPW0
2A1A06	P03C-02*01	5- 75	MC PARTIAL WRITE BIT 1	\$MCPW1
2A1A06	P03C-04*03	5- 77	MC PARTIAL WRITE BIT 2	\$MCPW2
2A1A06	P03C-06*05	5- 77	MC PARTIAL WRITE BIT 3	\$MCPW3
2A1A06	P03C-08*07	5- 77	MC PARTIAL WRITE BIT4 OR DESTRUCTIVE LOAD	\$MCPW4
2A1A06	P03C-10*09	5- 75	NOT READ ADDRESS CYCLE	\$RADREF
2A1A06	P03D-02*01	5- 19	C4 FAN IN BIT 0(S BUS BIT 15)	\$MCSB15
2A1A06	P03D-04*03	5- 19	C4 FAN IN BUT 1(S BUS BIT 16)	\$MCSB16
2A1A06	P03D-06*05	5- 21	C4 FAN IN BIT 2(S BUS BIT 17)	\$MCSB17
2A1A06	P03D-08*07	6-109	NORMAL INTERRUPT CODE USED	\$ICSEEN
2A1A06	P03D-10/09	6-109	(NORMAL INTERRUPTS)(ARITH)	\$INFINT
2A1A06	P03E-02*01	6- 3	NOT(EN PAR ERR CODE + M CLR)	\$ENPECO
2A1A06	P03E-04/03	6- 3	NORMAL INT XLTN TO MN CONT	\$NORINT
2A1A06	P03E-06*05	6- 3	INTERRUPT ENABLED FF	\$INTEN
2A1A06	P03E-08*07	6- 53	CIR,BIT 0	\$CIRBC0
2A1A06	P03E-10*09	6- 53	CIR,BIT 1	\$CIRBC1
2A1A06	P03F-02*01	6- 53	CIR,BIT 2	\$CIRBC2
2A1A06	P03F-04*03	5- 1	NOT (EXECUTIVE MODE)	\$PFEXM0
2A1A06	P03F-06*05	5- 1	NOT (MASTER CLR +INTERNAL CLR)	\$MCLPF
2A1A06	P03F-08*07	5- 75	DISABLE MEMORY PARITY ERROR	\$DISMPE
2A1A06	P04A-02/01	6-115	NOT CHAN 3 INT MASK TO DO	\$COPY15
2A1A06	P04A-04/03	6-113	NOT CHAN 4 INT MASK TO DO	\$COPY16
2A1A06	P04A-06/05	6-113	NOT CHAN 5 INT MASK TO DO	\$COPY17
2A1A06	P04A-08/07	6-115	NOT CHAN 6 INT MASK TO DO	\$COPY18

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A1A06	P04A-10/09	6-115	NOT CHAN 7 INT MASK TO DO	\$COPY19
2A1A06	P04B-02/01	6-113	NOT CLOCK INT MASK TO DO	\$COPY20
2A1A06	P04B-04/03	6-113	NOT FP/BDP INT MASK TO DO	\$COPY21
2A1A06	P04B-06/05	6-115	NOT ARITH INT MASK TO DO	\$COPY22
2A1A06	P04B-08/07	6-115	NOT SRCH + MOVE INT MASK TO DO	\$COPY23
2A1A06	P04B-10*09	6-101	F0 REGISTER BIT 15	\$F0BC15
2A1A06	P04C-02*01	6-101	F0 REGISTER BIT 16	\$F0BC16
2A1A06	P04C-04*03	6-101	F0 REGISTER BIT 17	\$F0BC17
2A1A06	P04C-06/05	5- 67	NOT MAIN CONTROL READ, BIT 15	\$MCRD15
2A1A06	P04C-08/07	5- 67	NOT MAIN CONTROL READ, BIT 16	\$MCRD16
2A1A06	P04C-10/09	5- 67	NOT MAIN CONTROL READ, BIT 17	\$MCRD17
2A1A06	P04D-02/01	5- 69	NOT MAIN CONTROL READ, BIT 18	\$MCRD18
2A1A06	P04D-04/03	5- 69	NOT MAIN CONTROL READ, BIT 19	\$MCRD19
2A1A06	P04D-06/05	5- 69	NOT MAIN CONTROL READ, BIT 20	\$MCRD20
2A1A06	P04D-08/07	5- 71	NOT MAIN CONTROL READ, BIT 21	\$MCRD21
2A1A06	P04D-10/09	5- 71	NOT MAIN CONTROL READ, BIT 22	\$MCRD22
2A1A06	P04E-02/01	5- 71	NOT MAIN CONTROL READ, BIT 23	\$MCRD23
2A1A06	P04E-04*03	5- 67	DO REGISTER BIT 15	\$MCRW15
2A1A06	P04E-06*05	5- 67	DO REGISTER BIT 16	\$MCRW16
2A1A06	P04E-08*07	5- 67	DO REGISTER BIT 17	\$MCRW17
2A1A06	P04E-10*09	5- 69	DO REGISTER BIT 18	\$MCRW18
2A1A06	P04F-02*01	5- 69	DO REGISTER BIT 19	\$MCRW19
2A1A06	P04F-04*03	5- 69	DO REGISTER BIT 20	\$MCRW20
2A1A06	P04F-06*05	5- 71	DO REGISTER BIT 21	\$MCRW21
2A1A06	P04F-08*07	5- 71	DO REGISTER BIT 22	\$MCRW22
2A1A06	P05A-02*01	6- 23	F0 REGISTER BIT 18	\$F0BC18
2A1A06	P05A-04*03	6- 23	F0 REGISTER BIT 19	\$F0BC19
2A1A06	P05A-06*05	6- 23	F0 REGISTER BIT 20	\$F0BC20
2A1A06	P05A-08*07	6- 23	F0 REGISTER BIT 21	\$F0BC21
2A1A06	P05A-10*09	6- 23	F0 REGISTER BIT 22	\$F0BC22
2A1A06	P05B-02*01	6- 23	F0 REGISTER BIT 23	\$F0BC23
2A1A06	P05B-04*03	6- 11	INIT. RNI 2 CYCLE FF	\$BCRN12
2A1A06	P05B-06*05	6- 11	REQUEST BC PULSE	\$REQBC
2A1A06	P05B-08*07	6- 9	FUNCTION STABLE TO BLOCK CONT	\$FNSTRC
2A1A06	P05B-10*09	6- 9	NOT(TEST BUSY) SIG TO B CONT)	\$TSBSY
2A1A06	P05C-02*01	6- 43	DO TO BLOCK CONT, BIT 18	\$D0BC18
2A1A06	P05C-04*03	6- 43	DO TO BLOCK CONT, BIT 19	\$D0BC19
2A1A06	P05C-06*05	6- 53	DO TO BLOCK CONT, BIT 21	\$D0BC21
2A1A06	P05C-08*07	6- 53	DO TO BLOCK CONT, BIT 22	\$D0BC22
2A1A06	P05C-10*09	6- 53	NOT (DO TO BLOCK CONT, BIT 23)	\$D0BC23
2A1A06	P05D-02*01	6-107	PAUSE FF TO 40 MS. DELAY	\$T040MS
2A1A06	P05D-04*03	5- 3	OPERAND REFERENCE	\$OPREF
2A1A06	P05D-06*05	5- 75	OPERAND REFERENCE	\$OPREFS
2A1A06	P05D-08*07	6- 47	F0 REGISTER BIT 5	\$F0BC05
2A1A06	P05D-10/09	6- 15	BC REPLY 2 TO MN CONT	\$BCRPY2
2A1A06	P05E-02/01	6- 15	BC REPLY 1 TO MN CONT	\$BCRPY1
2A1A06	P05E-04/03	6- 9	SELECTED CHAN BUSY + REJECT CONN + FCN	\$CHBUSY
2A1A06	P05E-06/05	6-101	SEL STATUS = ANY BIT OF F L12	\$BCCMPR
2A1A06	P05E-08/07	6-111	NOT F BIT 08 + 09 + 10 TO MN CONT	\$080910
2A1A06	P05E-10*09	6-101	BC NOT COMPARE FF	\$BCSKIP
2A1A06	P05F-02/01	6-107	FROM 40 MS DELAY	\$FM40MS
2A1A06	P05F-04/03	5- 23	STORAGE NO RESPONSE	\$NORESP
2A1A06	P05F-06*05	5- 71	DO REGISTER BIT 13	\$MCRW23
2A1A06	P05F-07	2A4A15	INTERRUPT BIAS SWITCH FOR BIT6	\$INTSW6
2A1A06	P05F-08	2A4A15	INTERRUPT BIAS SWITCH FOR BIT7	\$INTSW7
2A1A06	P06A-02*01	6-117	SET DIVIDE FAULT FF	\$SDIVF
2A1A06	P06A-04*03	6-117	SET OVERFLOW FF	\$STOVER
2A1A06	P06A-06*05	6- 1	NOT BIT 09 OF MAINT.REGISTER	\$M0BC09
2A1A06	P06A-08*07	6- 17	NOT BIT 10 OF MAINT.REGISTER	\$M0BC10
2A1A06	P06A-10*09	6- 7	NOT (EXEC MODE) SIGNAL TO B.C.	\$BCEXM0
2A1A06	P06B-02*01	6- 1	NOT (MASTER CLR +EXTERNAL CLR)	\$EXCLBC
2A1A06	P06B-04*03	6- 1	NOT (MASTER CLR +INTERNAL CLR)	\$INCLBC
2A1A06	P06B-05*06	6- 11	READ OR WRITE REGISTER FILE	\$RWRF
2A1A06	P06B-07	2A2A04	NOT (SEL. BITS 08-15 OF MAINT)	\$M0LT-2
2A1A06	P06B-08	2A2A04	NOT (SEL. BITS 16-23 OF MAINT)	\$M0LT-3
2A1A06	P06C-02/01	5- 75	AUTO-STEP OSCILLATOR	\$ASOSC
2A1A06	P06C-04/03	6-103	NOT CHAN 0-7 TERMINATE TO BC	\$SCHTERM
2A1A06	P06C-06*05	6-123	NOT (GO FF) TO BC	\$G0-BC
2A1A06	P06C-08*07	5- 89	INTERRUPT ENABLED FF	\$IEN-LT
2A1A06	P06C-10*09	5- 81	OSR BACKGROUND LIGHT	\$OSR-LT



CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A2A04	J01C-02/01	5-	STOR ADDR BIT 02 TO INDICATOR	\$S02L	2A1A06	P06D-02*01	5-	STOR CYCLE TO INDICATOR	\$STOLT
2A2A04	J01D-02/01	5-	STOR ADDR BIT 03 TO INDICATOR	\$S03L	2A1A06	P06D-04*03	5-	PROGRAM STATE	\$PRO-LT
2A2A04	J01D-03*	5- 23	UP. STOR PROTECT BIT 10 SW = 1	SP10S1	2A1A06	P06D-06*05	2A2A04	MAINTENANCE LIGHTS BIT 07	\$MILT07
2A2A04	J01E-02/01	5-	STOR ADDR BIT 04 TO INDICATOR	\$S04L	2A1A06	P06D-08*07	6-	BIT 00 OF A	\$ATOBC0
2A2A04	J01F-02/01	5-	STOR ADDR BIT 05 TO INDICATOR	\$S05L	2A1A06	P06E-10*09	6-	BIT 01 OF A	\$ATOBC1
2A2A04	J01F-03*	5- 23	UP. STOR PROTECT BIT 11 SW = 1	SP11S1	2A1A06	P06E-02*01	6-	BIT 02 OF A	\$ATOBC2
2A2A04	J01G-02/01	5-	STOR ADDR BIT 06 TO INDICATOR	\$S06L	2A1A06	P06E-04*03	2A2A04	MAINTENANCE LIGHTS BIT 00	\$MILT00
2A2A04	J01H-02/01	5-	STOR ADDR BIT 07 TO INDICATOR	\$S07L	2A1A06	P06E-06*05	2A2A04	MAINTENANCE LIGHTS BIT 01	\$MILT01
2A2A04	J01H-03*	5- 23	UP. STOR PROTECT BIT 12 SW = 1	SP12S1	2A1A06	P06E-08*07	2A2A04	MAINTENANCE LIGHTS BIT 02	\$MILT02
2A2A04	J01J-02/01	5-	STOR ADDR BIT 08 TO INDICATOR	\$S08L	2A1A06	P06E-10*09	2A2A04	MAINTENANCE LIGHTS BIT 03	\$MILT03
2A2A04	J01K-02/01	5- 11	RELOC ADDR BIT 09 TO INDICATOR	\$S09RL	2A1A06	P06F-02*01	2A2A04	MAINTENANCE LIGHTS BIT 04	\$MILT04
2A2A04	J01K-03*	5- 23	UP. STOR PROTECT BIT 13 SW = 1	SP13S1	2A1A06	P06F-04*03	2A2A04	MAINTENANCE LIGHTS BIT 05	\$MILT05
2A2A04	J01L-02/01	5- 11	RELOC ADDR BIT 10 TO INDICATOR	\$S10RL	2A1A06	P06F-06*05	2A2A04	MAINTENANCE LIGHTS BIT 06	\$MILT06
2A2A04	J01M-02/01	5- 11	RELOC ADDR BIT 11 TO INDICATOR	\$S11RL	2A1A06	P06F-07	2A2A04	MAINT. MODE SW., MAINT. PANEL	*MAINT
2A2A04	J01M-03*	5- 23	UP. STOR PROTECT BIT 14 SW = 1	SP14S1	2A1A06	P06F-08	2A2A04	NOT (SEL. BITS 00-07 OF MAINT)	MOLT-1
2A2A04	J01N-02/01	5- 11	RELOC ADDR BIT 12 TO INDICATOR	\$S12RL	2A1A06	P07D-02*01	5-	B8 BIT 3	\$B8LT03
2A2A04	J01P-02/01	5- 11	RELOC ADDR BIT 13 TO INDICATOR	\$S13RL	2A1A06	P07D-04*03	5-	B8 BIT 4	\$B8LT04
2A2A04	J01R-02/01	5- 11	RELOC ADDR BIT 14 TO INDICATOR	\$S14RL	2A1A06	P07D-06*05	5-	B8 BIT 5	\$B8LT05
2A2A04	J01S-02/01	5- 11	RELOC ADDR BIT 15 TO INDICATOR	\$S15RL	2A1A06	P07D-08*07	5-	B8 BIT 6	\$B8LT06
2A2A04	J01T-02/01	5- 11	RELOC ADDR BIT 16 TO INDICATOR	\$S16RL	2A1A06	P07D-10*09	5-	B8 BIT 7	\$B8LT07
2A2A04	J01U-02/01	5- 11	RELOC ADDR BIT 17 TO INDICATOR	\$S17RL	2A1A06	P07E-02*01	5-	B8 BIT 8	\$B8LT08
2A2A04	J01V-02/01	5- 23	ADDR LWR PAR. BIT TO INDICATOR	\$SLPL	2A1A06	P07E-04*03	5-	B8 BIT 9	\$B8LT09
2A2A04	J02A-02/01	5- 13	BIT 00 OUT OF PF TO INDICATOR	\$PFZ00L	2A1A06	P07E-06*05	5-	B8 BIT 10	\$B8LT10
2A2A04	J02B-02/01	5- 13	BIT 01 OUT OF PF TO INDICATOR	\$PFZ01L	2A1A06	P07E-08*07	5-	B8 BIT 11	\$B8LT11
2A2A04	J02B-03*	5- 23	LWR STOR PROTECT BIT 09 SW = 1	SP09S0	2A1A06	P07E-10*09	5-	B8 BIT 12	\$B8LT12
2A2A04	J02C-02/01	5- 15	BIT 02 OUT OF PF TO INDICATOR	\$PFZ02L	2A1A06	P07F-02*01	5-	B8 BIT 13	\$B8LT13
2A2A04	J02D-02/01	5- 15	BIT 03 OUT OF PF TO INDICATOR	\$PFZ03L	2A1A06	P07F-04*03	5-	B8 BIT 14	\$B8LT14
2A2A04	J02D-03*	5- 23	LWR STOR PROTECT BIT 10 SW = 1	SP10S0	2A1A06	P08A-02*01	5-	C2 BIT 0	\$CFLT00
2A2A04	J02E-02/01	5- 17	BIT 04 OUT OF PF TO INDICATOR	\$PFZ04L	2A1A06	P08A-04*03	5-	C2 BIT 1	\$CFLT01
2A2A04	J02F-02/01	5- 17	BIT 05 OUT OF PF TO INDICATOR	\$PFZ05L	2A1A06	P08A-06*05	5-	C2 BIT 2	\$CFLT02
2A2A04	J02F-03*	5- 23	LWR STOR PROTECT BIT 11 SW = 1	SP11S0	2A1A06	P08A-08*07	5-	C2 BIT 3	\$CFLT03
2A2A04	J02G-02/01	5- 19	BIT 06 OUT OF PF TO INDICATOR	\$PFZ06L	2A1A06	P08A-10*09	5-	C2 BIT 4	\$CFLT04
2A2A04	J02H-02/01	5- 19	BIT 07 OUT OF PF TO INDICATOR	\$PFZ07L	2A1A06	P08B-02*01	5-	C2 BIT 5	\$CFLT05
2A2A04	J02H-03*	5- 23	LWR STOR PROTECT BIT 12 SW = 1	SP12S0	2A1A06	P08B-04*03	5-	C2 BIT 6	\$CFLT06
2A2A04	J02J-02/01	5- 21	BIT 08 OUT OF PF TO INDICATOR	\$PFZ08L	2A1A06	P08B-06*05	5-	C2 BIT 7	\$CFLT07
2A2A04	J02K-02/01	5- 21	BIT 09 OUT OF PF TO INDICATOR	\$PFZ09L	2A1A06	P08B-08*07	5-	C2 BIT 8	\$CFLT08
2A2A04	J02K-03*	5- 23	LWR STOR PROTECT BIT 13 SW = 1	SP13S0	2A1A06	P08B-10*09	5-	C2 BIT 9	\$CFLT09
2A2A04	J02L-02/01	5- 21	BIT 10 OUT OF PF TO INDICATOR	\$PFZ10L	2A1A06	P08C-02*01	5-	C2 BIT 10	\$CFLT10
2A2A04	J02L-03*	6-107	NOT SINGLE CHANNEL	*SINGLE	2A1A06	P08C-04*03	5-	C2 BIT 11	\$CFLT11
2A2A04	J02M-02/01	5- 21	BIT 11 OUT OF PF TO INDICATOR	\$PFZ11L	2A1A06	P08C-06*05	5-	C2 BIT 12	\$CFLT12
2A2A04	J02M-03*	5- 23	LWR STOR PROTECT BIT 14 SW = 1	SP14S0	2A1A06	P08C-08*07	5-	C2 BIT 13	\$CFLT13
2A2A04	J02N-02/01	5- 13	STOR ADDR BIT 09 TO INDICATOR	\$S09L	2A1A06	P08C-10*09	5-	C2 BIT 14	\$CFLT14
2A2A04	J02N-03*	6- 11	CLOCK ON FROM MAINT. PANEL SW.	CLKON	2A1A06	P08D-02/01	5-	INTERRUPT CODE BIT 0	\$ICODE0
2A2A04	J02P-02/01	5- 13	STOR ADDR BIT 10 TO INDICATOR	\$S10L	2A1A06	P08D-04/03	5-	INTERRUPT CODE BIT 1	\$ICODE1
2A2A04	J02P-03*	6- 17	MAINT. MODE SW., MAINT. PANEL	*MAINT	2A1A06	P08D-06/05	5-	INTERRUPT CODE BIT 2	\$ICODE2
2A2A04	J02R-02/01	5- 15	STOR ADDR BIT 11 TO INDICATOR	\$S11L	2A1A06	P08D-08/07	5-	INTERRUPT CODE BIT 3	\$ICODE3
2A2A04	J02R-03*	5- 15	STOR ADDR BIT 12 TO INDICATOR	*MAINT	2A1A06	P08D-10/09	5-	INTERRUPT CODE BIT 4	\$ICODE4
2A2A04	J02S-02/01	5- 23	SWITCH, TEST MODE	\$S12L	2A1A06	P08E-02/01	5-	INTERRUPT CODE BIT 5	\$ICODE5
2A2A04	J02S-03*	5- 17	STOR ADDR BIT 13 TO INDICATOR	\$S13L	2A1A06	P09A-08*07	5-	RNI CYCLE LIGHT	\$RNILT
2A2A04	J02T-02/01	5- 17	STOR ADDR BIT 14 TO INDICATOR	\$S14L	2A1A06	P09A-10*09	5-	NOT (RAD CYCLE FF)	\$RADLT
2A2A04	J02U-02/01	5- 17	STOR ADDR BIT 15 TO INDICATOR	\$S15L	2A1A06	P09B-02*01	5-	NOT (ROP1 OR ROP2 CYCLE)	\$ROPLT
2A2A04	J02V-02/01	5- 19	STOR ADDR BIT 16 TO INDICATOR	\$S16L	2A1A06	P09B-04*03	5-	C2 BIT 15	\$CFLT15
2A2A04	J03A-02/01	5- 19	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09B-06*05	5-	C2 BIT 16	\$CFLT16
2A2A04	J03A-03*	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09B-08*07	5-	C2 BIT 17	\$CFLT17
2A2A04	J03B-02/01	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09B-10*09	5-	C2 BIT 18	\$CFLT18
2A2A04	J03B-03*	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09C-02*01	5-	C2 BIT 19	\$CFLT19
2A2A04	J03C-02/01	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09C-04*03	5-	C2 BIT 20	\$CFLT20
2A2A04	J03C-03*	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09C-06*05	5-	C2 BIT 21	\$CFLT21
2A2A04	J03D-02/01	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09C-08*07	5-	C2 BIT 22	\$CFLT22
2A2A04	J03D-03*	5- 21	STOR ADDR BIT 17 TO INDICATOR	\$S17L	2A1A06	P09C-10*09	5-	C2 BIT 23	\$CFLT23
2A2A04	J03E-02/01	5- 7	NOT PAGE FILE FAST MODE	*PFM	2A1A06	P09D-10*09	5-	MONITOR STATE	\$MON-LT
2A2A04	J03E-03*	5- 7	NOT PAGE FILE SLOW MODE	*PFM	2A1A06	P09E-03	2A2A04	SLOW TIMING MARGIN	\$LOW
2A2A04	J03F-02/01	5- 7	NOT PAGE FILE SLOW MODE	*PFM	2A1A06	P09E-04	2A2A04	FAST TIMING MARGIN	\$FAST
2A2A04	J03F-03*	5- 7	NOT PAGE FILE SLOW MODE	*PFM	2A1A06	P09E-05	2A2A04	FAST TIMING MARGIN - ARITH	\$FAST-A
2A2A04	J03G-02/01	6- 3	NOT (BC FAST TIMING SELECTED)	\$MILT04	2A1A06	P09E-06	2A2A04	SLOW TIMING MARGIN - ARITH	\$LOW-A
2A2A04	J03G-03*	6- 3	NOT (BC FAST TIMING SELECTED)	\$MILT04	2A1A06	P09E-09	2A2A04	SWITCH, TEST MODE	\$TSMOD
2A2A04	J03H-02/01	6- 3	NOT (BC SLOW TIMING SELECTED)	\$MILT05	2A1A06	P09F-02*01	2A2A04	GATE C + F DIGITS 0-3	\$CFG0T03
2A2A04	J03H-03*	6- 3	NOT (BC SLOW TIMING SELECTED)	\$MILT05	2A1A06	P09F-04*03	2A2A04	GATE C + F DIGIT 4	\$CFG0T4
2A2A04	J03J-02/01	6- 3	NOT (BC SLOW TIMING SELECTED)	\$MILT05	2A1A06	P09F-06*05	2A2A04	GATE C + F DIGITS 5-7	\$CFG0T57
2A2A04	J03J-03*	6- 3	NOT (BC SLOW TIMING SELECTED)	\$MILT05	2A1A06	P09F-06*05	2A2A04	GATE C + F DIGITS 5-7	\$CFG0T57
2A2A04	J03K-02/01	5- 9	STOR ADDR BIT 00 TO INDICATOR	\$S00L	2A2A04	J01A-02/01	5-	STOR ADDR BIT 00 TO INDICATOR	\$S00L
2A2A04	J03K-03*	5- 9	STOR ADDR BIT 01 TO INDICATOR	\$S01L	2A2A04	J01B-02/01	5-	STOR ADDR BIT 01 TO INDICATOR	\$S01L
2A2A04	J03L-02*	5- 23	UP. STOR PROTECT BIT 09 SW = 1	SP09S1	2A2A04	J01B-03*	5-	UP. STOR PROTECT BIT 09 SW = 1	SP09S1
2A2A04	J03L-03	5- 23	UP. STOR PROTECT BIT 09 SW = 1	SP09S1	2A2A04	J01B-03*	5-	UP. STOR PROTECT BIT 09 SW = 1	SP09S1

425

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A2A04	J03M-03*	2A1A06	CC-MR SWITCH IN CC POSITION	BT130R	2A4A01	J02C-06/05	6-143	CHL 0 EXTERNAL PARITY BIT 2	SC0EXP2
2A2A04	J03N-03*	2A1A06	NOT (SEL. BITS 00-07 OF MAINT)	M0LT-1	2A4A01	J02C-08*07	6-133	CHAN 0 EXT 24-BIT DEVICE CONN	SC0EX24
2A2A04	J03P-03*	2A1A06	NOT (SEL. BITS 08-15 OF MAINT)	M0LT-2	2A4A01	J02C-10*09		NOT USED	C0EJ00
2A2A04	J03R-03*	2A1A06	NOT (SEL. BITS 16-23 OF MAINT)	M0LT-3	2A4A01	J02D-02*01		NOT USED	C0EJ01
2A4A01	J01A-02/01	2A0B9-E0*E1	CHANNEL 0 EXTERNAL DATA BIT 12	SC0EX12	2A4A01	J02D-04*03		NOT USED	C0EJ02
2A4A01	J01A-04/03	2A0B9-I0*I1	CHANNEL 0 EXTERNAL DATA BIT 13	SC0EX13	2A4A01	J02D-06*05		NOT USED	C0EJ03
2A4A01	J01A-06/05	2A0B9-M1*M0	CHANNEL 0 EXTERNAL DATA BIT 14	SC0EX14	2A4A01	J02D-08*07		NOT USED	C0EJ04
2A4A01	J01A-08/07	2A0B9-N0*N1	CHANNEL 0 EXTERNAL DATA BIT 15	SC0EX15	2A4A01	J02D-10*09		NOT USED	C0EJ05
2A4A01	J01A-10/09	2A0B9-S0*S1	CHANNEL 0 EXTERNAL DATA BIT 16	SC0EX16	2A4A01	J02E-02*01		NOT USED	C0EJ06
2A4A01	J01B-02/01	2A0B9-W0*W1	CHANNEL 0 EXTERNAL DATA BIT 17	SC0EX17	2A4A01	J02E-04*03		NOT USED	C0EJ07
2A4A01	J01B-04/03	2A0B9-R2*B3	CHANNEL 0 EXTERNAL DATA BIT 18	SC0EX18	2A4A01	J02E-06*05		NOT USED	C0EJ08
2A4A01	J01B-06/05	2A0B9-G2*G3	CHANNEL 0 EXTERNAL DATA BIT 19	SC0EX19	2A4A01	J02E-08*07		NOT USED	C0EJ09
2A4A01	J01B-08/07	2A0B9-M2*M3	CHANNEL 0 EXTERNAL DATA BIT 20	SC0EX20	2A4A01	J02E-10*09		NOT USED	C0EJ10
2A4A01	J01B-10/09	2A0B9-K3*K2	CHANNEL 0 EXTERNAL DATA BIT 21	SC0EX21	2A4A01	J02F-02*01		NOT USED	C0EJ11
2A4A01	J01C-02/01	2A0B9-Q3*Q2	CHANNEL 0 EXTERNAL DATA BIT 22	SC0EX22	2A4A01	J02F-04*03		NOT USED	C0EJ12
2A4A01	J01C-04/03	2A0B9-W2*W3	CHANNEL 0 EXTERNAL DATA BIT 23	SC0EX23	2A4A01	J02F-06*05		NOT USED	C0EJ13
2A4A01	J01C-06/05	2A0B9-U3*U2	CHL 0 EXTERNAL PARITY BIT 2	SC0EXP2	2A4A01	J02F-08*07		NOT USED	C0EJ14
2A4A01	J01C-08*07	2A0A7-X0/X1	CHAN 0 EXT 24-BIT DEVICE CONN	SC0EX24	2A4A01	J03A-02/01	6-141	CHANNEL 0 EXTERNAL DATA BIT 00	SC0EX00
2A4A01	J01C-10/09	J02C-10*09 2A4A01	NOT USED	SC0EJ00	2A4A01	J03A-04/03	6-141	CHANNEL 0 EXTERNAL DATA BIT 01	SC0EX01
2A4A01	J01D-02/01	J02D-02*01 2A4A01	NOT USED	SC0EJ01	2A4A01	J03A-06/05	6-141	CHANNEL 0 EXTERNAL DATA BIT 02	SC0EX02
2A4A01	J01D-04/03	J02D-04*03 2A4A01	NOT USED	SC0EJ02	2A4A01	J03A-08/07	6-141	CHANNEL 0 EXTERNAL DATA BIT 03	SC0EX03
2A4A01	J01D-06/05	J02D-06*05 2A4A01	NOT USED	SC0EJ03	2A4A01	J03A-10/09	6-141	CHANNEL 0 EXTERNAL DATA BIT 04	SC0EX04
2A4A01	J01D-08/07	J02D-08*07 2A4A01	NOT USED	SC0EJ04	2A4A01	J03B-02/01	6-141	CHANNEL 0 EXTERNAL DATA BIT 05	SC0EX05
2A4A01	J01D-10/09	J02D-10*09 2A4A01	NOT USED	SC0EJ05	2A4A01	J03B-04/03	6-141	CHANNEL 0 EXTERNAL DATA BIT 06	SC0EX06
2A4A01	J01E-02/01	J02E-02*01 2A4A01	NOT USED	SC0EJ06	2A4A01	J03B-06/05	6-141	CHANNEL 0 EXTERNAL DATA BIT 07	SC0EX07
2A4A01	J01E-04/03	J02E-04*03 2A4A01	NOT USED	SC0EJ07	2A4A01	J03B-08/07	6-141	CHANNEL 0 EXTERNAL DATA BIT 08	SC0EX08
2A4A01	J01E-06/05	J02E-06*05 2A4A01	NOT USED	SC0EJ08	2A4A01	J03B-10/09	6-141	CHANNEL 0 EXTERNAL DATA BIT 09	SC0EX09
2A4A01	J01E-08/07	J02E-08*07 2A4A01	NOT USED	SC0EJ09	2A4A01	J03C-02/01	6-141	CHANNEL 0 EXTERNAL DATA BIT 10	SC0EX10
2A4A01	J01E-10/09	J02E-10*09 2A4A01	NOT USED	SC0EJ10	2A4A01	J03C-04/03	6-141	CHANNEL 0 EXTERNAL DATA BIT 11	SC0EX11
2A4A01	J01F-02/01	J02F-02*01 2A4A01	NOT USED	SC0EJ11	2A4A01	J03C-06/05	6-141	CHL 0 EXTERNAL PARITY BIT 1	SC0EXP1
2A4A01	J01F-04/03	J02F-04*03 2A4A01	NOT USED	SC0EJ12	2A4A01	J03C-08/07	6-125	CHL 0 EXTERNAL BUSY SIGNAL	SC0EXRW
2A4A01	J01F-06/05	J02F-06*05 2A4A01	NOT USED	SC0EJ13	2A4A01	J03C-10/09		NOT USED	SC0EXRA
2A4A01	J01F-08/07	J02F-08*07 2A4A01	NOT USED	SC0EJ14	2A4A01	J03D-02/01	6-125	CHL 0 EXTERNAL READ SIGNAL	SC0EXRD
2A4A01	J02A-02/01	2A0B9-F0*F1	CHANNEL 0 EXTERNAL DATA BIT 12	SC0EX12	2A4A01	J03D-04/03	6-125	CHL 0 EXTERNAL WRITE SIGNAL	SC0EXWR
2A4A01	J02A-04/03	2A0B9-J0*J1	CHANNEL 0 EXTERNAL DATA BIT 13	SC0EX13	2A4A01	J03D-06/05	6-125	CHL 0 EXTERNAL CONNECT SIGNAL	SC0EXCN
2A4A01	J02A-06/05	2A0B9-L1*L0	CHANNEL 0 EXTERNAL DATA BIT 14	SC0EX14	2A4A01	J03D-08/07	6-133	CHL 0 EXTERNAL SELECT SIGNAL	SC0EXSI
2A4A01	J02A-08/07	2A0B9-O0*O1	CHANNEL 0 EXTERNAL DATA BIT 15	SC0EX15	2A4A01	J03D-10/09	6-133	CHL 0 EXTERNAL DATA SIGNAL	SC0EXDS
2A4A01	J02A-10/09	2A0B9-T0*T1	CHANNEL 0 EXTERNAL DATA BIT 16	SC0EX16	2A4A01	J03E-02*01	6-125	CHL 0 EXTERNAL REPLY SIGNAL	SC0EXRP
2A4A01	J02B-02/01	2A0B9-X0*X1	CHANNEL 0 EXTERNAL DATA BIT 17	SC0EX17	2A4A01	J03E-04*03	6-133	CHL 0 EXTERNAL REJECT SIGNAL	SC0EXRJ
2A4A01	J02B-04/03	2A0B9-C2*C3	CHANNEL 0 EXTERNAL DATA BIT 18	SC0EX18	2A4A01	J03E-06*05	6-125	CHL 0 EXTERNAL REJECT SIGNAL	SC0EXER
2A4A01	J02B-06/05	2A0B9-H2*H3	CHANNEL 0 EXTERNAL DATA BIT 19	SC0EX19	2A4A01	J03E-08*07		CHL 0 EXTERNAL PARITY ERROR	SC0EXPE
2A4A01	J02B-08/07	2A0B9-N2*N3	CHANNEL 0 EXTERNAL DATA BIT 20	SC0EX20	2A4A01	J03E-10/09		NOT USED	SC0EXJA0
2A4A01	J02B-10/09	2A0B9-L3*L2	CHANNEL 0 EXTERNAL DATA BIT 21	SC0EX21	2A4A01	J03F-02/01	6-133	CHL 0 EXTERNAL WORD MARK	SC0EXWM
2A4A01	J02C-02/01	2A0B9-R3*R2	CHANNEL 0 EXTERNAL DATA BIT 22	SC0EX22	2A4A01	J03F-04/03	6-125	CHL 0 CLEAR TO EXTERNAL EQUIP	SC0EXCL
2A4A01	J02C-04/03	2A0B9-X2*X3	CHANNEL 0 EXTERNAL DATA BIT 23	SC0EX23	2A4A01	J04C-10*09 2A4A01		NOT USED	SC0EJA1
					2A4A01	J04F-06*05 2A4A01		NOT USED	SC0EJA2



CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A01	J04A-02/01	2A0A9-F0*F1	6-141	CHANNEL 0 EXTERNAL DATA BIT 00	2A4A02	J02D-02*01	2A4A02	NOT USED	SC1EJ01
2A4A01	J04A-04/03	2A0A9-J0*J1	6-141	CHANNEL 0 EXTERNAL DATA BIT 01	2A4A02	J02D-04*03	2A4A02	NOT USED	SC1EJ02
2A4A01	J04A-06/05	2A0A9-L1*L0	6-141	CHANNEL 0 EXTERNAL DATA BIT 02	2A4A02	J02D-06*05	2A4A02	NOT USED	SC1EJ03
2A4A01	J04A-08/07	2A0A9-Q0*Q1	6-141	CHANNEL 0 EXTERNAL DATA BIT 03	2A4A02	J02D-08*07	2A4A02	NOT USED	SC1EJ04
2A4A01	J04A-10/09	2A0A9-T0*T1	6-141	CHANNEL 0 EXTERNAL DATA BIT 04	2A4A02	J02D-10*09	2A4A02	NOT USED	SC1EJ05
2A4A01	J04B-02/01	2A0A9-X0*X1	6-141	CHANNEL 0 EXTERNAL DATA BIT 05	2A4A02	J02E-02*01	2A4A02	NOT USED	SC1EJ06
2A4A01	J04B-04/03	2A0A9-C2*C3	6-141	CHANNEL 0 EXTERNAL DATA BIT 06	2A4A02	J02E-04*03	2A4A02	NOT USED	SC1EJ07
2A4A01	J04B-06/05	2A0A9-H2*H3	6-141	CHANNEL 0 EXTERNAL DATA BIT 07	2A4A02	J02E-06*05	2A4A02	NOT USED	SC1EJ08
2A4A01	J04B-08/07	2A0A9-N2*N3	6-141	CHANNEL 0 EXTERNAL DATA BIT 08	2A4A02	J02E-08*07	2A4A02	NOT USED	SC1EJ09
2A4A01	J04B-10/09	2A0A9-L3*L2	6-141	CHANNEL 0 EXTERNAL DATA BIT 09	2A4A02	J02E-10*09	2A4A02	NOT USED	SC1EJ10
2A4A01	J04C-02/01	2A0A9-R3*R2	6-141	CHANNEL 0 EXTERNAL DATA BIT 10	2A4A02	J02F-02*01	2A4A02	NOT USED	SC1EJ11
2A4A01	J04C-04/03	2A0A9-X2*X3	6-141	CHANNEL 0 EXTERNAL DATA BIT 11	2A4A02	J02F-04*03	2A4A02	NOT USED	SC1EJ12
2A4A01	J04C-06/05	2A0A9-V3*V2	6-141	CHL 0 EXTERNAL PARITY BIT 1	2A4A02	J02F-06*05	2A4A02	NOT USED	SC1EJ13
2A4A01	J04C-08/07	2A0B7-R2*R3	6-125	CHL 0 EXTERNAL BUSY SIGNAL	2A4A02	J02F-08*07	2A4A02	NOT USED	SC1EJ14
2A4A01	J04C-10*09	J03C-10/09 2A4A01	6-125	NOT USED					
2A4A01	J04D-02/01	2A0B7-X0*X1	6-125	CHL 0 EXTERNAL READ SIGNAL	2A4A02	J03A-02/01	2A0A8-E0*E1	6-145	CHANNEL 1 EXTERNAL DATA BIT 00
2A4A01	J04D-04/03	2A0B7-T1*T0	6-125	CHL 0 EXTERNAL WRITE SIGNAL	2A4A02	J03A-04/03	2A0A8-I0*I1	6-145	CHANNEL 1 EXTERNAL DATA BIT 01
2A4A01	J04D-06/05	2A0B7-I3*I2	6-125	CHL 0 EXTERNAL CONNECT SIGNAL	2A4A02	J03A-06/05	2A0A8-M1*M0	6-145	CHANNEL 1 EXTERNAL DATA BIT 02
2A4A01	J04D-08/07	2A0B7-F2*F3	6-125	CHL 0 EXTERNAL SELECT SIGNAL	2A4A02	J03A-08/07	2A0A8-N0*N1	6-145	CHANNEL 1 EXTERNAL DATA BIT 03
2A4A01	J04D-10/09	2A0A7-C3*C2	6-133	CHL 0 EXTERNAL DATA SIGNAL	2A4A02	J03A-10/09	2A0A8-S0*S1	6-145	CHANNEL 1 EXTERNAL DATA BIT 04
2A4A01	J04E-02*01	2A0A7-J2/J3	6-133	CHL 0 EXTERNAL REPLY SIGNAL	2A4A02	J03B-02/01	2A0A8-W0*W1	6-145	CHANNEL 1 EXTERNAL DATA BIT 05
2A4A01	J04E-04*03	2A0B7-E3/E2	6-125	CHL 0 EXTERNAL REJECT SIGNAL	2A4A02	J03B-04/03	2A0A8-B2*B3	6-145	CHANNEL 1 EXTERNAL DATA BIT 06
2A4A01	J04E-06*05	2A0A7-I3/I2	6-133	CHL 0 EXTERNAL REJECT SIGNAL	2A4A02	J03B-06/05	2A0A8-G2*G3	6-145	CHANNEL 1 EXTERNAL DATA BIT 07
2A4A01	J04E-08*07	2A0B7-N2/N3	6-125	CHL 0 EXTERNAL PARITY ERROR	2A4A02	J03B-08/07	2A0A8-M2*M3	6-145	CHANNEL 1 EXTERNAL DATA BIT 08
2A4A01	J04E-10*09	J03E-10/09 2A4A01	6-133	NOT USED	2A4A02	J03B-10/09	2A0A8-K3*K2	6-145	CHANNEL 1 EXTERNAL DATA BIT 09
2A4A01	J04F-02/01	2A0A7-W0*W1	6-125	CHL 0 EXTERNAL WORD MARK	2A4A02	J03C-02/01	2A0A8-Q3*Q2	6-145	CHANNEL 1 EXTERNAL DATA BIT 10
2A4A01	J04F-04/03	2A0B7-O1*O0	6-125	CHL 0 CLEAR TO EXTERNAL EQUIP	2A4A02	J03C-04/03	2A0A8-W2*W3	6-145	CHANNEL 1 EXTERNAL DATA BIT 11
2A4A01	J04F-06*05	J03F-06/05 2A4A01	6-127	NOT USED	2A4A02	J03C-06/05	2A0A8-U3*U2	6-145	CHL 1 EXTERNAL PARITY BIT 1
2A4A01	J04F-08*07	J03F-08/07 2A4A01	6-127	NOT USED	2A4A02	J03C-08/07	2A0B6-R2*R3	6-127	CHL 1 EXTERNAL BUSY SIGNAL
					2A4A02	J03C-10/09	J04C-10*09 2A4A02	NOT USED	SC1EXRA
2A4A02	J01A-02/01	2A0B8-E0*E1	6-147	CHANNEL 1 EXTERNAL DATA BIT 12	2A4A02	J03D-02/01	2A0B6-X0*X1	6-127	CHL 1 EXTERNAL READ SIGNAL
2A4A02	J01A-04/03	2A0B8-I0*I1	6-147	CHANNEL 1 EXTERNAL DATA BIT 13	2A4A02	J03D-04/03	2A0B6-T1*T0	6-127	CHL 1 EXTERNAL WRITE SIGNAL
2A4A02	J01A-06/05	2A0B8-M1*M0	6-147	CHANNEL 1 EXTERNAL DATA BIT 14	2A4A02	J03D-06/05	2A0B6-I3*I2	6-127	CHL 1 EXTERNAL CONNECT SIGNAL
2A4A02	J01A-08/07	2A0B8-N0*N1	6-147	CHANNEL 1 EXTERNAL DATA BIT 15	2A4A02	J03D-08/07	2A0B6-F2*F3	6-127	CHL 1 EXTERNAL SELECT SIGNAL
2A4A02	J01A-10/09	2A0B8-S0*S1	6-147	CHANNEL 1 EXTERNAL DATA BIT 16	2A4A02	J03D-10/09	2A0A6-C3*C2	6-135	CHL 1 EXTERNAL DATA SIGNAL
2A4A02	J01B-02/01	2A0B8-W0*W1	6-147	CHANNEL 1 EXTERNAL DATA BIT 17	2A4A02	J03E-02*01	2A0A6-J2/J3	6-135	CHL 1 EXTERNAL REPLY SIGNAL
2A4A02	J01B-04/03	2A0B8-B2*B3	6-147	CHANNEL 1 EXTERNAL DATA BIT 18	2A4A02	J03E-04*03	2A0B6-E3/E2	6-127	CHL 1 EXTERNAL REJECT SIGNAL
2A4A02	J01B-06/05	2A0B8-G2*G3	6-147	CHANNEL 1 EXTERNAL DATA BIT 19	2A4A02	J03E-06*05	2A0A6-I3/I2	6-135	CHL 1 EXTERNAL REJECT SIGNAL
2A4A02	J01B-08/07	2A0B8-H2*H3	6-147	CHANNEL 1 EXTERNAL DATA BIT 20	2A4A02	J03E-08*07	2A0B6-N2*N3	6-127	CHL 1 EXTERNAL PARITY ERROR
2A4A02	J01B-10/09	2A0B8-K3*K2	6-147	CHANNEL 1 EXTERNAL DATA BIT 21	2A4A02	J03E-10/09	J04E-10*09 2A4A02	NOT USED	SC1EJA0
2A4A02	J01C-02/01	2A0B8-Q3*Q2	6-147	CHANNEL 1 EXTERNAL DATA BIT 22	2A4A02	J03F-02/01	2A0A6-W0*W1	6-135	CHL 1 EXTERNAL WORD MARK
2A4A02	J01C-04/03	2A0B8-W2*W3	6-147	CHANNEL 1 EXTERNAL DATA BIT 23	2A4A02	J03F-04/03	2A0B6-O1*O0	6-127	CHL 1 CLEAR TO EXTERNAL EQUIP
2A4A02	J01C-06/05	2A0B8-U3*U2	6-147	CHAN 1 EXT PARITY BIT 2	2A4A02	J03F-06/05	J04F-06*05 2A4A02	NOT USED	SC1EJA1
2A4A02	J01C-08*07	2A0A6-X0/X1	6-135	CHL 1 EXT 24 BIT DEVICE CONNTD	2A4A02	J03F-08/07	J04F-08*07 2A4A02	NOT USED	SC1EJA2
2A4A02	J01C-10/09	J02C-10*09 2A4A02		NOT USED					
2A4A02	J01D-02/01	J02D-02*01 2A4A02		NOT USED					
2A4A02	J01D-04/03	J02D-04*03 2A4A02		NOT USED					
2A4A02	J01D-06/05	J02D-06*05 2A4A02		NOT USED					
2A4A02	J01D-08/07	J02D-08*07 2A4A02		NOT USED					
2A4A02	J01D-10/09	J02D-10*09 2A4A02		NOT USED					
2A4A02	J01E-02/01	J02E-02*01 2A4A02		NOT USED					
2A4A02	J01E-04/03	J02E-04*03 2A4A02		NOT USED					
2A4A02	J01E-06/05	J02E-06*05 2A4A02		NOT USED					
2A4A02	J01E-08/07	J02E-08*07 2A4A02		NOT USED					
2A4A02	J01E-10/09	J02E-10*09 2A4A02		NOT USED					
2A4A02	J01F-02/01	J02F-02*01 2A4A02		NOT USED					
2A4A02	J01F-04/03	J02F-04*03 2A4A02		NOT USED					
2A4A02	J01F-06/05	J02F-06*05 2A4A02		NOT USED					
2A4A02	J01F-08/07	J02F-08*07 2A4A02		NOT USED					
2A4A02	J02A-02/01	2A0B8-F0*F1	6-147	CHANNEL 1 EXTERNAL DATA BIT 12					
2A4A02	J02A-04/03	2A0B8-J0*J1	6-147	CHANNEL 1 EXTERNAL DATA BIT 13					
2A4A02	J02A-06/05	2A0B8-L1*L0	6-147	CHANNEL 1 EXTERNAL DATA BIT 14					
2A4A02	J02A-08/07	2A0B8-O0*O1	6-147	CHANNEL 1 EXTERNAL DATA BIT 15					
2A4A02	J02A-10/09	2A0B8-T0*T1	6-147	CHANNEL 1 EXTERNAL DATA BIT 16					
2A4A02	J02B-02/01	2A0B8-X0*X1	6-147	CHANNEL 1 EXTERNAL DATA BIT 17					
2A4A02	J02B-04/03	2A0B8-C2*C3	6-147	CHANNEL 1 EXTERNAL DATA BIT 18					
2A4A02	J02B-06/05	2A0B8-H2*H3	6-147	CHANNEL 1 EXTERNAL DATA BIT 19					
2A4A02	J02B-08/07	2A0B8-N2*N3	6-147	CHANNEL 1 EXTERNAL DATA BIT 20					
2A4A02	J02B-10/09	2A0B8-L3*L2	6-147	CHANNEL 1 EXTERNAL DATA BIT 21					
2A4A02	J02C-02/01	2A0B8-R3*R2	6-147	CHANNEL 1 EXTERNAL DATA BIT 22					
2A4A02	J02C-04/03	2A0B8-X2*X3	6-147	CHANNEL 1 EXTERNAL DATA BIT 23					
2A4A02	J02C-06/05	2A0B8-V3*V2	6-147	CHAN 1 EXT PARITY BIT 2					
2A4A02	J02C-08*07	2A0A6-X0/X1	6-135	CHL 1 EXT 24 BIT DEVICE CONNTD					
2A4A02	J02C-10*09	J01C-10/09 2A4A02		NOT USED					
2A4A03	J01A-02/01	2A0B1-E0*E1	6-151	CHANNEL 2 EXTERNAL DATA BIT 12					

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A03	J01A-04/03	6-151	CHANNEL 2 EXTERNAL DATA BIT 13	SC2EX13
2A4A03	J01A-06/05	6-151	CHANNEL 2 EXTERNAL DATA BIT 14	SC2EX14
2A4A03	J01A-08/07	6-151	CHANNEL 2 EXTERNAL DATA BIT 15	SC2EX15
2A4A03	J01A-10/09	6-151	CHANNEL 2 EXTERNAL DATA BIT 16	SC2EX16
2A4A03	J01B-02/01	6-151	CHANNEL 2 EXTERNAL DATA BIT 17	SC2EX17
2A4A03	J01B-04/03	6-151	CHANNEL 2 EXTERNAL DATA BIT 18	SC2EX18
2A4A03	J01B-06/05	6-151	CHANNEL 2 EXTERNAL DATA BIT 19	SC2EX19
2A4A03	J01B-08/07	6-151	CHANNEL 2 EXTERNAL DATA BIT 20	SC2EX20
2A4A03	J01B-10/09	6-151	CHANNEL 2 EXTERNAL DATA BIT 21	SC2EX21
2A4A03	J01C-02/01	6-151	CHANNEL 2 EXTERNAL DATA BIT 22	SC2EX22
2A4A03	J01C-04/03	6-151	CHANNEL 2 EXTERNAL DATA BIT 23	SC2EX23
2A4A03	J01C-06/05	6-151	CHAN 2 EXT PARITY BIT 2	SC2EXP2
2A4A03	J01C-08*07	6-137	CHL 2 EXT 24 BIT DEVICE CONNTD	SC2EX24
2A4A03	J01C-10/09		NOT USED	SC2EJ00
2A4A03	J02D-02*01	2A4A03	NOT USED	SC2EJ01
2A4A03	J02D-04*03	2A4A03	NOT USED	SC2EJ02
2A4A03	J02D-06*05	2A4A03	NOT USED	SC2EJ03
2A4A03	J02D-08*07	2A4A03	NOT USED	SC2EJ04
2A4A03	J02D-10*09	2A4A03	NOT USED	SC2EJ05
2A4A03	J02E-02*01	2A4A03	NOT USED	SC2EJ06
2A4A03	J02E-04*03	2A4A03	NOT USED	SC2EJ07
2A4A03	J02E-06*05	2A4A03	NOT USED	SC2EJ08
2A4A03	J02E-08*07	2A4A03	NOT USED	SC2EJ09
2A4A03	J02E-10*09	2A4A03	NOT USED	SC2EJ10
2A4A03	J02F-02*01	2A4A03	NOT USED	SC2EJ11
2A4A03	J02F-04*03	2A4A03	NOT USED	SC2EJ12
2A4A03	J02F-06*05	2A4A03	NOT USED	SC2EJ13
2A4A03	J02F-08*07	2A4A03	NOT USED	SC2EJ14
2A4A03	J02A-02/01	6-151	CHANNEL 2 EXTERNAL DATA BIT 12	SC2EX12
2A4A03	J02A-04/03	6-151	CHANNEL 2 EXTERNAL DATA BIT 13	SC2EX13
2A4A03	J02A-06/05	6-151	CHANNEL 2 EXTERNAL DATA BIT 14	SC2EX14
2A4A03	J02A-08/07	6-151	CHANNEL 2 EXTERNAL DATA BIT 15	SC2EX15
2A4A03	J02A-10/09	6-151	CHANNEL 2 EXTERNAL DATA BIT 16	SC2EX16
2A4A03	J02B-02/01	6-151	CHANNEL 2 EXTERNAL DATA BIT 17	SC2EX17
2A4A03	J02B-04/03	6-151	CHANNEL 2 EXTERNAL DATA BIT 18	SC2EX18
2A4A03	J02B-06/05	6-151	CHANNEL 2 EXTERNAL DATA BIT 19	SC2EX19
2A4A03	J02B-08/07	6-151	CHANNEL 2 EXTERNAL DATA BIT 20	SC2EX20
2A4A03	J02B-10/09	6-151	CHANNEL 2 EXTERNAL DATA BIT 21	SC2EX21
2A4A03	J02C-02/01	6-151	CHANNEL 2 EXTERNAL DATA BIT 22	SC2EX22
2A4A03	J02C-04/03	6-151	CHANNEL 2 EXTERNAL DATA BIT 23	SC2EX23
2A4A03	J02C-06/05	6-151	CHAN 2 EXT PARITY BIT 2	SC2EXP2
2A4A03	J02C-08*07	6-137	CHL 2 EXT 24 BIT DEVICE CONNTD	SC2EX24
2A4A03	J02C-10*09		NOT USED	SC2EJ00
2A4A03	J02D-02*01	2A4A03	NOT USED	SC2EJ01
2A4A03	J02D-04*03	2A4A03	NOT USED	SC2EJ02
2A4A03	J02D-06*05	2A4A03	NOT USED	SC2EJ03
2A4A03	J02D-08*07	2A4A03	NOT USED	SC2EJ04
2A4A03	J02D-10*09	2A4A03	NOT USED	SC2EJ05
2A4A03	J02E-02*01	2A4A03	NOT USED	SC2EJ06
2A4A03	J02E-04*03	2A4A03	NOT USED	SC2EJ07
2A4A03	J02E-06*05	2A4A03	NOT USED	SC2EJ08
2A4A03	J02E-08*07	2A4A03	NOT USED	SC2EJ09
2A4A03	J02E-10*09	2A4A03	NOT USED	SC2EJ10
2A4A03	J02F-02*01	2A4A03	NOT USED	SC2EJ11
2A4A03	J02F-04*03	2A4A03	NOT USED	SC2EJ12
2A4A03	J02F-06*05	2A4A03	NOT USED	SC2EJ13
2A4A03	J02F-08*07	2A4A03	NOT USED	SC2EJ14
2A4A03	J03A-02/01	6-149	CHANNEL 2 EXTERNAL DATA BIT 00	SC2EX00
2A4A03	J03A-04/03	6-149	CHANNEL 2 EXTERNAL DATA BIT 01	SC2EX01
2A4A03	J03A-06/05	6-149	CHANNEL 2 EXTERNAL DATA BIT 02	SC2EX02
2A4A03	J03A-08/07	6-149	CHANNEL 2 EXTERNAL DATA BIT 03	SC2EX03
2A4A03	J03A-10/09	6-149	CHANNEL 2 EXTERNAL DATA BIT 04	SC2EX04
2A4A03	J03B-02/01	6-149	CHANNEL 2 EXTERNAL DATA BIT 05	SC2EX05
2A4A03	J03B-04/03	6-149	CHANNEL 2 EXTERNAL DATA BIT 06	SC2EX06
2A4A03	J03B-06/05	6-149	CHANNEL 2 EXTERNAL DATA BIT 07	SC2EX07
2A4A03	J03B-08/07	6-149	CHANNEL 2 EXTERNAL DATA BIT 08	SC2EX08
2A4A03	J03B-10/09	6-149	CHANNEL 2 EXTERNAL DATA BIT 09	SC2EX09
2A4A03	J03C-02/01	6-149	CHANNEL 2 EXTERNAL DATA BIT 10	SC2EX10
2A4A03	J03C-04/03	6-149	CHANNEL 2 EXTERNAL DATA BIT 11	SC2EX11
2A4A03	J03C-06/05	6-149	CHL 2 EXTERNAL PARITY BIT 1	SC2EXP1
2A4A03	J03C-08/07	6-129	CHL 2 EXTERNAL BUSY SIGNAL	SC2EXRW
2A4A03	J03C-10/09		NOT USED	SC2EXRA
2A4A03	J03D-02/01	2A4A03	NOT USED	SC2EXRD
2A4A03	J03D-04/03	2A4A03	NOT USED	SC2EXWR
2A4A03	J03D-06/05	2A4A03	NOT USED	SC2EXCN
2A4A03	J03D-08/07	2A4A03	NOT USED	SC2EXSL
2A4A03	J03D-10/09	2A4A03	NOT USED	SC2EXDS
2A4A03	J03E-02*01	2A4A03	NOT USED	SC2EXRP
2A4A03	J03E-04*03	2A4A03	NOT USED	SC2EXRJ
2A4A03	J03E-06*05	2A4A03	NOT USED	SC2EXER
2A4A03	J03E-08*07	2A4A03	NOT USED	SC2EXPE
2A4A03	J03E-10*09	2A4A03	NOT USED	SC2EJA0
2A4A03	J03F-02/01	2A4A03	CHL 2 EXTERNAL WORD MARK	SC2EXWM
2A4A03	J03F-04/03	2A4A03	CHL 2 CLEAR TO EXTERNAL EQUIP	SC2EXCL
2A4A03	J03F-06/05	2A4A03	NOT USED	SC2EJA1
2A4A03	J03F-08/07	2A4A03	NOT USED	SC2EJA2

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A03	J03D-06/05	6-129	CHL 2 EXTERNAL CONNECT SIGNAL	SC2EXCN
2A4A03	J03D-08/07	6-129	CHL 2 EXTERNAL SELECT SIGNAL	SC2EXSL
2A4A03	J03D-10/09	6-137	CHL 2 EXTERNAL DATA SIGNAL	SC2EXDS
2A4A03	J03E-02*01	6-137	CHL 2 EXTERNAL REPLY SIGNAL	SC2EXRP
2A4A03	J03E-04*03	6-129	CHL 2 EXTERNAL REJECT SIGNAL	SC2EXRJ
2A4A03	J03E-06*05	6-137	CHL 2 EXTERNAL REJECT SIGNAL	SC2EXER
2A4A03	J03E-08*07	6-129	CHL 2 EXTERNAL PARITY ERROR	SC2EXPE
2A4A03	J03E-10/09		NOT USED	SC2EJA0
2A4A03	J03F-02/01	6-137	CHL 2 EXTERNAL WORD MARK	SC2EXWM
2A4A03	J03F-04/03	6-129	CHL 2 CLEAR TO EXTERNAL EQUIP	SC2EXCL
2A4A03	J03F-06/05		NOT USED	SC2EJA1
2A4A03	J03F-08/07		NOT USED	SC2EJA2
2A4A03	J04A-02/01	6-149	CHANNEL 2 EXTERNAL DATA BIT 00	SC2EX00
2A4A03	J04A-04/03	6-149	CHANNEL 2 EXTERNAL DATA BIT 01	SC2EX01
2A4A03	J04A-06/05	6-149	CHANNEL 2 EXTERNAL DATA BIT 02	SC2EX02
2A4A03	J04A-08/07	6-149	CHANNEL 2 EXTERNAL DATA BIT 03	SC2EX03
2A4A03	J04A-10/09	6-149	CHANNEL 2 EXTERNAL DATA BIT 04	SC2EX04
2A4A03	J04B-02/01	6-149	CHANNEL 2 EXTERNAL DATA BIT 05	SC2EX05
2A4A03	J04B-04/03	6-149	CHANNEL 2 EXTERNAL DATA BIT 06	SC2EX06
2A4A03	J04B-06/05	6-149	CHANNEL 2 EXTERNAL DATA BIT 07	SC2EX07
2A4A03	J04B-08/07	6-149	CHANNEL 2 EXTERNAL DATA BIT 08	SC2EX08
2A4A03	J04B-10/09	6-149	CHANNEL 2 EXTERNAL DATA BIT 09	SC2EX09
2A4A03	J04C-02/01	6-149	CHANNEL 2 EXTERNAL DATA BIT 10	SC2EX10
2A4A03	J04C-04/03	6-149	CHANNEL 2 EXTERNAL DATA BIT 11	SC2EX11
2A4A03	J04C-06/05	6-149	CHL 2 EXTERNAL PARITY BIT 1	SC2EXP1
2A4A03	J04C-08/07	6-129	CHL 2 EXTERNAL BUSY SIGNAL	SC2EXRW
2A4A03	J04C-10*09		NOT USED	SC2EXRA
2A4A03	J04D-02/01	2A4A03	NOT USED	SC2EXRD
2A4A03	J04D-04/03	2A4A03	NOT USED	SC2EXWR
2A4A03	J04D-06/05	2A4A03	NOT USED	SC2EXCN
2A4A03	J04D-08/07	2A4A03	NOT USED	SC2EXSL
2A4A03	J04D-10/09	2A4A03	NOT USED	SC2EXDS
2A4A03	J04E-02*01	2A4A03	NOT USED	SC2EXRP
2A4A03	J04E-04*03	2A4A03	NOT USED	SC2EXRJ
2A4A03	J04E-06*05	2A4A03	NOT USED	SC2EXER
2A4A03	J04E-08*07	2A4A03	NOT USED	SC2EXPE
2A4A03	J04E-10*09	2A4A03	NOT USED	SC2EJA0
2A4A03	J04F-02/01	6-137	CHL 2 EXTERNAL WORD MARK	SC2EXWM
2A4A03	J04F-04/03	6-129	CHL 2 CLEAR TO EXTERNAL EQUIP	SC2EXCL
2A4A03	J04F-06*05		NOT USED	SC2EJA1
2A4A03	J04F-08*07	2A4A03	NOT USED	SC2EJA2
2A4A04	J01A-02/01	6-155	CHANNEL 3 EXTERNAL DATA BIT 12	SC3EX12
2A4A04	J01A-04/03	6-155	CHANNEL 3 EXTERNAL DATA BIT 13	SC3EX13
2A4A04	J01A-06/05	6-155	CHANNEL 3 EXTERNAL DATA BIT 14	SC3EX14
2A4A04	J01A-08/07	6-155	CHANNEL 3 EXTERNAL DATA BIT 15	SC3EX15
2A4A04	J01A-10/09	6-155	CHANNEL 3 EXTERNAL DATA BIT 16	SC3EX16
2A4A04	J01B-02/01	6-155	CHANNEL 3 EXTERNAL DATA BIT 17	SC3EX17
2A4A04	J01B-04/03	6-155	CHANNEL 3 EXTERNAL DATA BIT 18	SC3EX18
2A4A04	J01B-06/05	6-155	CHANNEL 3 EXTERNAL DATA BIT 19	SC3EX19
2A4A04	J01B-08/07	6-155	CHANNEL 3 EXTERNAL DATA BIT 20	SC3EX20
2A4A04	J01B-10/09	6-155	CHANNEL 3 EXTERNAL DATA BIT 21	SC3EX21
2A4A04	J01C-02/01	6-155	CHANNEL 3 EXTERNAL DATA BIT 22	SC3EX22
2A4A04	J01C-04/03	6-155	CHANNEL 3 EXTERNAL DATA BIT 23	SC3EX23
2A4A04	J01C-06/05	6-155	CHL 3 EXTERNAL PARITY BIT 2	SC3EXP2
2A4A04	J01C-08*07	6-139	CHL 3 EXT 24 BIT DEVICE CONNTD	SC3EX24
2A4A04	J01C-10/09		NOT USED	SC3EJ00
2A4A04	J02D-02*01	2A4A04	NOT USED	SC3EJ01
2A4A04	J02D-04*03	2A4A04	NOT USED	SC3EJ02
2A4A04	J02D-06*05	2A4A04	NOT USED	SC3EJ03
2A4A04	J02D-08*07	2A4A04	NOT USED	SC3EJ04
2A4A04	J02D-10*09	2A4A04	NOT USED	SC3EJ05
2A4A04	J02E-02*01	2A4A04	NOT USED	SC3EJ06
2A4A04	J02E-04*03	2A4A04	NOT USED	SC3EJ07
2A4A04	J02E-06*05	2A4A04	NOT USED	SC3EJ08
2A4A04	J02E-08*07	2A4A04	NOT USED	SC3EJ09
2A4A04	J02E-10*09	2A4A04	NOT USED	SC3EJ10
2A4A04	J02F-02*01	2A4A04	NOT USED	SC3EJ11
2A4A04	J02F-04*03	2A4A04	NOT USED	SC3EJ12
2A4A04	J02F-06*05	2A4A04	NOT USED	SC3EJ13
2A4A04	J02F-08*07	2A4A04	NOT USED	SC3EJ14
2A4A04	J02A-02/01	6-155	CHANNEL 3 EXTERNAL DATA BIT 12	SC3EX12
2A4A04	J02A-04/03	6-155	CHANNEL 3 EXTERNAL DATA BIT 13	SC3EX13
2A4A04	J02A-06/05	6-155	CHANNEL 3 EXTERNAL DATA BIT 14	SC3EX14

428

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A04	J02A-08/07	2A0B0-00*01	6-155 CHANNEL 3 EXTERNAL DATA BIT 15	\$C3EX15	2A4A04	J04D-10/09	2A0A2-C3*C2	6-139 CHL 3 EXTERNAL DATA SIGNAL	\$C3EXDS
2A4A04	J02A-10/09	2A0B0-T0*T1	6-155 CHANNEL 3 EXTERNAL DATA BIT 16	\$C3EX16	2A4A04	J04E-02*01	2A0A2-J2/J3	6-139 CHL 3 EXTERNAL REPLY SIGNAL	\$C3EXRP
2A4A04	J02B-02/01	2A0B0-X0*X1	6-155 CHANNEL 3 EXTERNAL DATA BIT 17	\$C3EX17	2A4A04	J04E-04*03	2A0B2-E3/E2	6-131 CHL 3 EXTERNAL REJECT SIGNAL	\$C3EXRJ
2A4A04	J02B-04/03	2A0B0-C2*C3	6-155 CHANNEL 3 EXTERNAL DATA BIT 18	\$C3EX18	2A4A04	J04E-06*05	2A0A2-I3/I2	6-139 CHL 3 EXTERNAL REJECT SIGNAL	\$C3EXER
2A4A04	J02B-06/05	2A0B0-H2*H3	6-155 CHANNEL 3 EXTERNAL DATA BIT 19	\$C3EX19	2A4A04	J04E-08*07	2A0B2-N2/N3	6-131 CHL 3 EXTERNAL PARITY ERROR	\$C3EXPE
2A4A04	J02B-08/07	2A0B0-N2*N3	6-155 CHANNEL 3 EXTERNAL DATA BIT 20	\$C3EX20	2A4A04	J04E-10*09	J03E-10/09 2A4A04	NOT USED	\$C3EJA0
2A4A04	J02B-10/09	2A0B0-L3*L2	6-155 CHANNEL 3 EXTERNAL DATA BIT 21	\$C3EX21	2A4A04	J04F-02/01	2A0A2-W0*W1	6-139 CHL 3 EXTERNAL WORD MARK	\$C3EXWM
2A4A04	J02C-02/01	2A0B0-R3*R2	6-155 CHANNEL 3 EXTERNAL DATA BIT 22	\$C3EX22	2A4A04	J04F-04/03	2A0B2-01*00	6-131 CHL 3 CLEAR TO EXTERNAL EQUIP	\$C3EXCL
2A4A04	J02C-04/03	2A0B0-X2*X3	6-155 CHANNEL 3 EXTERNAL DATA BIT 23	\$C3EX23	2A4A04	J04F-06*05	J03F-06/05 2A4A04	NOT USED	\$C3EJA1
2A4A04	J02C-06/05	2A0B0-V3*V2	6-155 CHL 3 EXTERNAL PARITY BIT 2	\$C3EXP2	2A4A04	J04F-08*07	J03F-08/07 2A4A04	NOT USED	\$C3EJA2
2A4A04	J02C-08*07	2A0A2-X0/X1	6-139 CHL 3 EXT 24 BIT DEVICE CONNTD	\$C3EX24					
2A4A04	J02C-10*09	J01C-10/09 2A4A04	NOT USED	\$C3EJ00	2A4A05	J01A-02*01	2B0A2-F0/F1	6- 87 CHL 1 EXTERNAL STATUS BIT 00	\$C1ES00
2A4A04	J02D-02*01	J01D-02/01 2A4A04	NOT USED	\$C3EJ01	2A4A05	J01A-04*03	2B0A2-J1/J0	6- 87 CHL 1 EXTERNAL STATUS BIT 01	\$C1ES01
2A4A04	J02D-04*03	J01D-04/03 2A4A04	NOT USED	\$C3EJ02	2A4A05	J01A-06*05	2B0A2-Q0/Q1	6- 87 CHL 1 EXTERNAL STATUS BIT 02	\$C1ES02
2A4A04	J02D-06*05	J01D-06/05 2A4A04	NOT USED	\$C3EJ03	2A4A05	J01A-08*07	2B0A2-T1/T0	6- 87 CHL 1 EXTERNAL STATUS BIT 03	\$C1ES03
2A4A04	J02D-08*07	J01D-08/07 2A4A04	NOT USED	\$C3EJ04	2A4A05	J01A-10*09	2B0A2-C3/C2	6- 87 CHL 1 EXTERNAL STATUS BIT 04	\$C1ES04
2A4A04	J02D-10*09	J01D-10/09 2A4A04	NOT USED	\$C3EJ05	2A4A05	J01B-02*01	2B0A2-I2/I3	6- 87 CHL 1 EXTERNAL STATUS BIT 05	\$C1ES05
2A4A04	J02E-02*01	J01E-02/01 2A4A04	NOT USED	\$C3EJ06	2A4A05	J01B-04*03	2B0A2-L2/L3	6- 87 CHL 1 EXTERNAL STATUS BIT 06	\$C1ES06
2A4A04	J02E-04*03	J01E-04/03 2A4A04	NOT USED	\$C3EJ07	2A4A05	J01B-06*05	2B0A2-S2/S3	6- 87 CHL 1 EXTERNAL STATUS BIT 07	\$C1ES07
2A4A04	J02E-06*05	J01E-06/05 2A4A04	NOT USED	\$C3EJ08	2A4A05	J01B-08*07	2B0A2-X0/X1	6- 87 CHL 1 EXTERNAL STATUS BIT 08	\$C1ES08
2A4A04	J02E-08*07	J01E-08/07 2A4A04	NOT USED	\$C3EJ09	2A4A05	J01B-10*09	2B0A2-W3/W2	6- 87 CHL 1 EXTERNAL STATUS BIT 09	\$C1ES09
2A4A04	J02E-10*09	J01E-10/09 2A4A04	NOT USED	\$C3EJ10	2A4A05	J01C-02*01	2B0A2-T2/T3	6- 87 CHL 1 EXTERNAL STATUS BIT 10	\$C1ES10
2A4A04	J02F-02*01	J01F-02/01 2A4A04	NOT USED	\$C3EJ11	2A4A05	J01C-04*03	2B0A2-U2/U3	6- 87 CHL 1 EXTERNAL STATUS BIT 11	\$C1ES11
2A4A04	J02F-04*03	J01F-04/03 2A4A04	NOT USED	\$C3EJ12	2A4A05	J01C-06/05	2B0A2-H2*H3	6- 87 CHAN 1 EXT COMPUTER RUNNING	\$C1EXRN
2A4A04	J02F-06*05	J01F-06/05 2A4A04	NOT USED	\$C3EJ13	2A4A05	J01C-08*07	J02C-08/07 2A4A05	NEGATE BCD CONV(NOT USED)	\$C1EXNC
2A4A04	J02F-08*07	J01F-08/07 2A4A04	NOT USED	\$C3EJ14	2A4A05	J01C-10/09	2B0A4-P0*P1	6-103 CHL 1 EXTERNAL SUPPRESS A/D	\$C1EXSP
					2A4A05	J01D-02*01	2B0A2-C1/C0	6- 87 CHL 1 EXT. LINE INTERRUPT 0	\$C1EXI0
					2A4A05	J01D-04*03	2B0A2-K0/K1	6- 87 CHL 1 EXT. LINE INTERRUPT 1	\$C1EXI1
2A4A04	J03A-02/01	2A0A0-E0*E1	6-153 CHANNEL 3 EXTERNAL DATA BIT 00	\$C3EX00	2A4A05	J01D-06*05	2B0A2-p0/P1	6- 87 CHL 1 EXT. LINE INTERRUPT 2	\$C1EXI2
2A4A04	J03A-04/03	2A0A0-I0*I1	6-153 CHANNEL 3 EXTERNAL DATA BIT 01	\$C3EX01	2A4A05	J01D-08*07	2B0A2-U0/U1	6- 87 CHL 1 EXT. LINE INTERRUPT 3	\$C1EXI3
2A4A04	J03A-06/05	2A0A0-M1*M0	6-153 CHANNEL 3 EXTERNAL DATA BIT 02	\$C3EX02	2A4A05	J01D-10*09	2B0A2-E3/E2	6- 87 CHL 1 EXT. LINE INTERRUPT 4	\$C1EXI4
2A4A04	J03A-08/07	2A0A0-N0*N1	6-153 CHANNEL 3 EXTERNAL DATA BIT 03	\$C3EX03	2A4A05	J01E-02*01	2B0A2-J2/J3	6- 87 CHL 1 EXT. LINE INTERRUPT 5	\$C1EXI5
2A4A04	J03A-10/09	2A0A0-S0*S1	6-153 CHANNEL 3 EXTERNAL DATA BIT 04	\$C3EX04	2A4A05	J01E-04*03	2B0A2-M2/M3	6- 87 CHL 1 EXT. LINE INTERRUPT 6	\$C1EXI6
2A4A04	J03B-02/01	2A0A0-W0*W1	6-153 CHANNEL 3 EXTERNAL DATA BIT 05	\$C3EX05	2A4A05	J01E-06*05	2B0A2-R2/R3	6- 87 CHL 1 EXT. LINE INTERRUPT 7	\$C1EXI7
2A4A04	J03B-04/03	2A0A0-B2*B3	6-153 CHANNEL 3 EXTERNAL DATA BIT 06	\$C3EX06	2A4A05	J01E-08/07	2B0A4-T1*T0	6-103 CHL 1 EXTERNAL CLEAR INTERRUPT	\$C1EXCI
2A4A04	J03B-06/05	2A0A0-G2*G3	6-153 CHANNEL 3 EXTERNAL DATA BIT 07	\$C3EX07	2A4A05	J01E-10*09	2B0A4-W0/W1	6-103 NOT CHAN 1 EXT INTERRUPT	\$C1EXOV
2A4A04	J03B-08/07	2A0A0-M2*M3	6-153 CHANNEL 3 EXTERNAL DATA BIT 08	\$C3EX08					
2A4A04	J03B-10/09	2A0A0-K3*K2	6-153 CHANNEL 3 EXTERNAL DATA BIT 09	\$C3EX09					
2A4A04	J03C-02/01	2A0A0-Q3*Q2	6-153 CHANNEL 3 EXTERNAL DATA BIT 10	\$C3EX10	2A4A05	J01F-08*07	J02F-08/07 2A4A05	NOT USED	\$C1EXSS
2A4A04	J03C-04/03	2A0A0-W3*W3	6-153 CHANNEL 3 EXTERNAL DATA BIT 11	\$C3EX11					
2A4A04	J03C-06/05	2A0A0-U3*U2	6-153 CHL 3 EXTERNAL PARITY BIT 1	\$C3EXP1	2A4A05	J02A-02*01	2B0A2-F0/F1	6- 87 CHL 1 EXTERNAL STATUS BIT 00	\$C1ES00
2A4A04	J03C-08/07	2A0B2-R2*R3	6-131 CHL 3 EXTERNAL BUSY SIGNAL	\$C3EXRP	2A4A05	J02A-04*03	2B0A2-J1/J0	6- 87 CHL 1 EXTERNAL STATUS BIT 01	\$C1ES01
2A4A04	J03C-10/09	J04C-10*09 2A4A04	NOT USED	\$C3EXRA	2A4A05	J02A-06*05	2B0A2-Q0/Q1	6- 87 CHL 1 EXTERNAL STATUS BIT 02	\$C1ES02
2A4A04	J03D-02/01	2A0B2-X0*X1	6-131 CHL 3 EXTERNAL READ SIGNAL	\$C3EXRD	2A4A05	J02A-08*07	2B0A2-T1/T0	6- 87 CHL 1 EXTERNAL STATUS BIT 03	\$C1ES03
2A4A04	J03D-04/03	2A0B2-T1*T0	6-131 CHL 3 EXTERNAL WRITE SIGNAL	\$C3EXWR	2A4A05	J02A-10*09	2B0A2-C3/C2	6- 87 CHL 1 EXTERNAL STATUS BIT 04	\$C1ES04
2A4A04	J03D-06/05	2A0B2-I3/I2	6-131 CHL 3 EXTERNAL CONNECT SIGNAL	\$C3EXCN	2A4A05	J02B-02*01	2B0A2-I2/I3	6- 87 CHL 1 EXTERNAL STATUS BIT 05	\$C1ES05
2A4A04	J03D-08/07	2A0B2-F2*F3	6-131 CHL 3 EXTERNAL SELECT SIGNAL	\$C3EXSL	2A4A05	J02B-04*03	2B0A2-L2/L3	6- 87 CHL 1 EXTERNAL STATUS BIT 06	\$C1ES06
2A4A04	J03D-10/09	2A0A2-C3*C2	6-139 CHL 3 EXTERNAL DATA SIGNAL	\$C3EXDS	2A4A05	J02B-06*05	2B0A2-S2/S3	6- 87 CHL 1 EXTERNAL STATUS BIT 07	\$C1ES07
2A4A04	J03E-02*01	2A0A2-J2/J3	6-139 CHL 3 EXTERNAL REPLY SIGNAL	\$C3EXRP	2A4A05	J02B-08*07	2B0A2-X0/X1	6- 87 CHL 1 EXTERNAL STATUS BIT 08	\$C1ES08
2A4A04	J03E-04*03	2A0B2-E3/E2	6-131 CHL 3 EXTERNAL REJECT SIGNAL	\$C3EXRJ	2A4A05	J02B-10*09	2B0A2-W3/W2	6- 87 CHL 1 EXTERNAL STATUS BIT 09	\$C1ES09
2A4A04	J03E-06*05	2A0A2-I3/I2	6-139 CHL 3 EXTERNAL REJECT SIGNAL	\$C3EXER	2A4A05	J02C-02*01	2B0A2-T2/T3	6- 87 CHL 1 EXTERNAL STATUS BIT 10	\$C1ES10
2A4A04	J03E-08*07	2A0B2-N2/N3	6-131 CHL 3 EXTERNAL PARITY ERROR	\$C3EXPE	2A4A05	J02C-04*03	2B0A2-U2/U3	6- 87 CHL 1 EXTERNAL STATUS BIT 11	\$C1ES11
2A4A04	J03E-10/09	J04E-10*09 2A4A04	NOT USED	\$C3EJA0	2A4A05	J02C-06/05	2B0A2-H2*H3	6- 87 CHAN 1 EXT COMPUTER RUNNING	\$C1EXRN
2A4A04	J03F-02/01	2A0A2-W0*W1	6-139 CHL 3 EXTERNAL WORD MARK	\$C3EXWM	2A4A05	J02C-08/07	J01C-08*07 2A4A05	NEGATE BCD CONV(NOT USED)	\$C1EXNC
2A4A04	J03F-04/03	2A0B2-01*00	6-131 CHL 3 CLEAR TO EXTERNAL EQUIP	\$C3EXCL	2A4A05	J02D-10/09	2B0A4-P0*P1	6-103 CHL 1 EXTERNAL SUPPRESS A/D	\$C1EXSP
2A4A04	J03F-06/05	J04F-06*05 2A4A04	NOT USED	\$C3EJA1	2A4A05	J02D-02*01	2B0A2-C1/C0	6- 87 CHL 1 EXT. LINE INTERRUPT 0	\$C1EXI0
2A4A04	J03F-08/07	J04F-08*07 2A4A04	NOT USED	\$C3EJA2	2A4A05	J02D-04*03	2B0A2-K0/K1	6- 87 CHL 1 EXT. LINE INTERRUPT 1	\$C1EXI1
					2A4A05	J02D-06*05	2B0A2-P0/P1	6- 87 CHL 1 EXT. LINE INTERRUPT 2	\$C1EXI2
2A4A04	J04A-02/01	2A0A0-F0*F1	6-153 CHANNEL 3 EXTERNAL DATA BIT 00	\$C3EX00	2A4A05	J02D-08*07	2B0A2-U0/U1	6- 87 CHL 1 EXT. LINE INTERRUPT 3	\$C1EXI3
2A4A04	J04A-04/03	2A0A0-J0*J1	6-153 CHANNEL 3 EXTERNAL DATA BIT 01	\$C3EX01	2A4A05	J02D-10*09	2B0A2-E3/E2	6- 87 CHL 1 EXT. LINE INTERRUPT 4	\$C1EXI4
2A4A04	J04A-06/05	2A0A0-L1*L0	6-153 CHANNEL 3 EXTERNAL DATA BIT 02	\$C3EX02	2A4A05	J02E-02*01	2B0A2-J2/J3	6- 87 CHL 1 EXT. LINE INTERRUPT 5	\$C1EXI5
2A4A04	J04A-08/07	2A0A0-00*01	6-153 CHANNEL 3 EXTERNAL DATA BIT 03	\$C3EX03	2A4A05	J02E-04*03	2B0A2-M2/M3	6- 87 CHL 1 EXT. LINE INTERRUPT 6	\$C1EXI6
2A4A04	J04A-10/09	2A0A0-T0*T1	6-153 CHANNEL 3 EXTERNAL DATA BIT 04	\$C3EX04	2A4A05	J02E-06*05	2B0A2-R2/R3	6- 87 CHL 1 EXT. LINE INTERRUPT 7	\$C1EXI7
2A4A04	J04B-02/01	2A0A0-X0*X1	6-153 CHANNEL 3 EXTERNAL DATA BIT 05	\$C3EX05	2A4A05	J02E-08/07	2B0A4-T1*T0	6-103 CHL 1 EXTERNAL CLEAR INTERRUPT	\$C1EXCI
2A4A04	J04B-04/03	2A0A0-C2*C3	6-153 CHANNEL 3 EXTERNAL DATA BIT 06	\$C3EX06	2A4A05	J02E-10*09	2B0A4-W0/W1	6-103 NOT CHAN 1 EXT INTERRUPT	\$C1EXOV
2A4A04	J04B-06/05	2A0A0-H2*H3	6-153 CHANNEL 3 EXTERNAL DATA BIT 07	\$C3EX07					
2A4A04	J04B-08/07	2A0A0-N2*N3	6-153 CHANNEL 3 EXTERNAL DATA BIT 08	\$C3EX08					
2A4A04	J04B-10/09	2A0A0-L3*L2	6-153 CHANNEL 3 EXTERNAL DATA BIT 09	\$C3EX09	2A4A05	J02F-08/07	J01F-08*07 2A4A05	NOT USED	\$C1EXSS
2A4A04	J04C-02/01	2A0A0-R3*R2	6-153 CHANNEL 3 EXTERNAL DATA BIT 10	\$C3EX10					
2A4A04	J04C-04/03	2A0A0-X2*X3	6-153 CHANNEL 3 EXTERNAL DATA BIT 11	\$C3EX11					
2A4A04	J04C-06/05	2A0A0-V3*V2	6-153 CHL 3 EXTERNAL PARITY BIT 1	\$C3EXP1	2A4A05	J03A-02*01	2B0A3-F0/F1	6- 85 CHL 0 EXTERNAL STATUS BIT 00	\$C0ES00
2A4A04	J04C-08/07	2A0B2-R2*R3	6-131 CHL 3 EXTERNAL BUSY SIGNAL	\$C3EXRP	2A4A05	J03A-04*03	2B0A3-J1/J0	6- 85 CHL 0 EXTERNAL STATUS BIT 01	\$C0ES01
2A4A04	J04C-10/09	J03C-10/09 2A4A04	NOT USED	\$C3EXRA	2A4A05	J03A-06*05	2B0A3-Q0/Q1	6- 85 CHL 0 EXTERNAL STATUS BIT 02	\$C0ES02
2A4A04	J04D-02/01	2A0B2-X0*X1	6-131 CHL 3 EXTERNAL READ SIGNAL	\$C3EXRD	2A4A05	J03A-08*07	2B0A3-T1/T0	6- 85 CHL 0 EXTERNAL STATUS BIT 03	\$C0ES03
2A4A04	J04D-04/03	2A0B2-T1*T0	6-131 CHL 3 EXTERNAL WRITE SIGNAL	\$C3EXWR	2A4A05	J03A-10*09	2B0A3-C3/C2	6- 85 CHL 0 EXTERNAL STATUS BIT 04	\$C0ES04
2A4A04	J04D-06/05	2A0B2-I3/I2	6-131 CHL 3 EXTERNAL CONNECT SIGNAL	\$C3EXCN	2A4A05	J03B-02*01	2B0A3-I2/I3	6- 85 CHL 0 EXTERNAL STATUS BIT 05	\$C0ES05
2A4A04	J04D-08/07	2A0B2-F2*F3	6-131 CHL 3 EXTERNAL SELECT SIGNAL	\$C3EXSL	2A4A05	J03B-04*03	2B0A3-L2/L3	6- 85 CHL 0 EXTERNAL STATUS BIT 06	\$C0ES06

429



CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A05	J03B-06*05	6-85	CHL 0 EXTERNAL STATUS BIT 07	\$C0ES07	2A4A06	J01F-08*07	6-91	NOT USED	\$C3EXS5
2A4A05	J03B-08*07	6-85	CHL 0 EXTERNAL STATUS BIT 08	\$C0ES08					
2A4A05	J03B-10*09	6-85	CHL 0 EXTERNAL STATUS BIT 09	\$C0ES09					
2A4A05	J03C-02*01	6-85	CHL 0 EXTERNAL STATUS BIT 10	\$C0ES10	2A4A06	J02A-02*01	6-91	CHL 3 EXTERNAL STATUS BIT 00	\$C3ES00
2A4A05	J03C-04*03	6-85	CHL 0 EXTERNAL STATUS BIT 11	\$C0ES11	2A4A06	J02A-04*03	6-91	CHL 3 EXTERNAL STATUS BIT 01	\$C3ES01
2A4A05	J03C-06/05	6-85	CHAN 0 EXTERNAL CMPTR RUNNING	\$C0EXRN	2A4A06	J02A-06*05	6-91	CHL 3 EXTERNAL STATUS BIT 02	\$C3ES02
2A4A05	J03C-08*07	6-85	NEGATE BCD CONV(NOT USED)	\$C0EXNC	2A4A06	J02A-08*07	6-91	CHL 3 EXTERNAL STATUS BIT 03	\$C3ES03
2A4A05	J03C-10/09	6-103	CHL 0 EXTERNAL SUPPRESS A/D	\$C0EXSP	2A4A06	J02A-10*09	6-91	CHL 3 EXTERNAL STATUS BIT 04	\$C3ES04
2A4A05	J03D-02*01	6-85	CHL 0 EXT. LINE INTERRUPT 0	\$C0EXI0	2A4A06	J02B-02*01	6-91	CHL 3 EXTERNAL STATUS BIT 05	\$C3ES05
2A4A05	J03D-04*03	6-85	CHL 0 EXT. LINE INTERRUPT 1	\$C0EXI1	2A4A06	J02B-04*03	6-91	CHL 3 EXTERNAL STATUS BIT 06	\$C3ES06
2A4A05	J03D-06*05	6-85	CHL 0 EXT. LINE INTERRUPT 2	\$C0EXI2	2A4A06	J02B-06*05	6-91	CHL 3 EXTERNAL STATUS BIT 07	\$C3ES07
2A4A05	J03D-08*07	6-85	CHL 0 EXT. LINE INTERRUPT 3	\$C0EXI3	2A4A06	J02B-08*07	6-91	CHL 3 EXTERNAL STATUS BIT 08	\$C3ES08
2A4A05	J03D-10*09	6-85	CHL 0 EXT. LINE INTERRUPT 4	\$C0EXI4	2A4A06	J02B-10*09	6-91	CHL 3 EXTERNAL STATUS BIT 09	\$C3ES09
2A4A05	J03E-02*01	6-85	CHL 0 EXT. LINE INTERRUPT 5	\$C0EXI5	2A4A06	J02C-02*01	6-91	CHL 3 EXTERNAL STATUS BIT 10	\$C3ES10
2A4A05	J03E-04*03	6-85	CHL 0 EXT. LINE INTERRUPT 6	\$C0EXI6	2A4A06	J02C-04*03	6-91	CHL 3 EXTERNAL STATUS BIT 11	\$C3ES11
2A4A05	J03E-06*05	6-85	CHL 0 EXT. LINE INTERRUPT 7	\$C0EXI7	2A4A06	J02C-06/05	6-91	CHAN 3 EXT CMPTR RUNNING	\$C3EXRN
2A4A05	J03E-08/07	6-103	CHL 0 EXTERNAL CLEAR INTERRUPT	\$C0EXCI	2A4A06	J02C-08*07	6-105	NEGATE BCD CONV(NOT USED)	\$C3EXNC
2A4A05	J03E-10*09	6-103	NOT CHAN 0 EXT INTERRUPT	\$C0EXOV	2A4A06	J02C-10/09	6-105	CHL 3 EXTERNAL SUPPRESS A/D	\$C3EXSP
			LOCKOUT OVERRIDE		2A4A06	J02D-02*01	6-91	CHL 3 EXT. LINE INTERRUPT 0	\$C3EXI0
2A4A05	J03F-08*07		NOT USED	\$C0EXS5	2A4A06	J02D-04*03	6-91	CHL 3 EXT. LINE INTERRUPT 1	\$C3EXI1
					2A4A06	J02D-06*05	6-91	CHL 3 EXT. LINE INTERRUPT 2	\$C3EXI2
2A4A05	J04A-02*01	6-85	CHL 0 EXTERNAL STATUS BIT 00	\$C0ES00	2A4A06	J02D-08*07	6-91	CHL 3 EXT. LINE INTERRUPT 3	\$C3EXI3
2A4A05	J04A-04*03	6-85	CHL 0 EXTERNAL STATUS BIT 01	\$C0ES01	2A4A06	J02D-10*09	6-91	CHL 3 EXT. LINE INTERRUPT 4	\$C3EXI4
2A4A05	J04A-06*05	6-85	CHL 0 EXTERNAL STATUS BIT 02	\$C0ES02	2A4A06	J02E-02*01	6-91	CHL 3 EXT. LINE INTERRUPT 5	\$C3EXI5
2A4A05	J04A-08*07	6-85	CHL 0 EXTERNAL STATUS BIT 03	\$C0ES03	2A4A06	J02E-04*03	6-91	CHL 3 EXT. LINE INTERRUPT 6	\$C3EXI6
2A4A05	J04A-10*09	6-85	CHL 0 EXTERNAL STATUS BIT 04	\$C0ES04	2A4A06	J02E-06*05	6-91	CHL 3 EXT. LINE INTERRUPT 7	\$C3EXI7
2A4A05	J04B-02*01	6-85	CHL 0 EXTERNAL STATUS BIT 05	\$C0ES05	2A4A06	J02E-08/07	6-105	CHL 3 EXTERNAL CLEAR INTERRUPT	\$C3EXCI
2A4A05	J04B-04*03	6-85	CHL 0 EXTERNAL STATUS BIT 06	\$C0ES06	2A4A06	J02E-10*09	6-105	NOT CHAN 3 EXT INTERRUPT	\$C3EXOV
2A4A05	J04B-06*05	6-85	CHL 0 EXTERNAL STATUS BIT 07	\$C0ES07					
2A4A05	J04B-08*07	6-85	CHL 0 EXTERNAL STATUS BIT 08	\$C0ES08	2A4A06	J02F-08/07		NOT USED	\$C3EXS5
2A4A05	J04B-10*09	6-85	CHL 0 EXTERNAL STATUS BIT 09	\$C0ES09					
2A4A05	J04C-02*01	6-85	CHL 0 EXTERNAL STATUS BIT 10	\$C0ES10	2A4A06	J03A-02*01	6-89	CHL 2 EXTERNAL STATUS BIT 00	\$C2ES00
2A4A05	J04C-04*03	6-85	CHL 0 EXTERNAL STATUS BIT 11	\$C0ES11	2A4A06	J03A-04*03	6-89	CHL 2 EXTERNAL STATUS BIT 01	\$C2ES01
2A4A05	J04C-06/05	6-85	CHAN 0 EXTERNAL CMPTR RUNNING	\$C0EXRN	2A4A06	J03A-06*05	6-89	CHL 2 EXTERNAL STATUS BIT 02	\$C2ES02
2A4A05	J04C-08*07	6-85	NEGATE BCD CONV(NOT USED)	\$C0EXNC	2A4A06	J03A-08*07	6-89	CHL 2 EXTERNAL STATUS BIT 03	\$C2ES03
2A4A05	J04C-10/09	6-103	CHL 0 EXTERNAL SUPPRESS A/D	\$C0EXSP	2A4A06	J03A-10*09	6-89	CHL 2 EXTERNAL STATUS BIT 04	\$C2ES04
2A4A05	J04D-02*01	6-85	CHL 0 EXT. LINE INTERRUPT 0	\$C0EXI0	2A4A06	J03B-02*01	6-89	CHL 2 EXTERNAL STATUS BIT 05	\$C2ES05
2A4A05	J04D-04*03	6-85	CHL 0 EXT. LINE INTERRUPT 1	\$C0EXI1	2A4A06	J03B-04*03	6-89	CHL 2 EXTERNAL STATUS BIT 06	\$C2ES06
2A4A05	J04D-06*05	6-85	CHL 0 EXT. LINE INTERRUPT 2	\$C0EXI2	2A4A06	J03B-06*05	6-89	CHL 2 EXTERNAL STATUS BIT 07	\$C2ES07
2A4A05	J04D-08*07	6-85	CHL 0 EXT. LINE INTERRUPT 3	\$C0EXI3	2A4A06	J03B-08*07	6-89	CHL 2 EXTERNAL STATUS BIT 08	\$C2ES08
2A4A05	J04D-10*09	6-85	CHL 0 EXT. LINE INTERRUPT 4	\$C0EXI4	2A4A06	J03B-10*09	6-89	CHL 2 EXTERNAL STATUS BIT 09	\$C2ES09
2A4A05	J04E-02*01	6-85	CHL 0 EXT. LINE INTERRUPT 5	\$C0EXI5	2A4A06	J03C-02*01	6-89	CHL 2 EXTERNAL STATUS BIT 10	\$C2ES10
2A4A05	J04E-04*03	6-85	CHL 0 EXT. LINE INTERRUPT 6	\$C0EXI6	2A4A06	J03C-04*03	6-89	CHL 2 EXTERNAL STATUS BIT 11	\$C2ES11
2A4A05	J04E-06*05	6-85	CHL 0 EXT. LINE INTERRUPT 7	\$C0EXI7	2A4A06	J03C-06/05	6-89	CHAN 2 EXT COMPUTER RUNNING	\$C2EXRN
2A4A05	J04E-08/07	6-103	CHL 0 EXTERNAL CLEAR INTERRUPT	\$C0EXCI	2A4A06	J03C-08*07	6-105	NEGATE BCD CONV(NOT USED)	\$C2EXNC
2A4A05	J04E-10*09	6-103	NOT CHAN 0 EXT INTERRUPT	\$C0EXOV	2A4A06	J03C-10/09	6-105	CHL 2 EXTERNAL SUPPRESS A/D	\$C2EXSP
			LOCKOUT OVERRIDE		2A4A06	J03D-02*01	6-89	CHL 2 EXT. LINE INTERRUPT 0	\$C2EXI0
2A4A05	J04F-08/07		NOT USED	\$C0EXS5	2A4A06	J03D-04*03	6-89	CHL 2 EXT. LINE INTERRUPT 1	\$C2EXI1
					2A4A06	J03D-06*05	6-89	CHL 2 EXT. LINE INTERRUPT 2	\$C2EXI2
2A4A06	J01A-02*01	6-91	CHL 3 EXTERNAL STATUS BIT 00	\$C3ES00	2A4A06	J03D-08*07	6-89	CHL 2 EXT. LINE INTERRUPT 3	\$C2EXI3
2A4A06	J01A-04*03	6-91	CHL 3 EXTERNAL STATUS BIT 01	\$C3ES01	2A4A06	J03D-10*09	6-89	CHL 2 EXT. LINE INTERRUPT 4	\$C2EXI4
2A4A06	J01A-06*05	6-91	CHL 3 EXTERNAL STATUS BIT 02	\$C3ES02	2A4A06	J03E-02*01	6-89	CHL 2 EXT. LINE INTERRUPT 5	\$C2EXI5
2A4A06	J01A-08*07	6-91	CHL 3 EXTERNAL STATUS BIT 03	\$C3ES03	2A4A06	J03E-04*03	6-89	CHL 2 EXT. LINE INTERRUPT 6	\$C2EXI6
2A4A06	J01A-10*09	6-91	CHL 3 EXTERNAL STATUS BIT 04	\$C3ES04	2A4A06	J03E-06*05	6-89	CHL 2 EXT. LINE INTERRUPT 7	\$C2EXI7
2A4A06	J01B-02*01	6-91	CHL 3 EXTERNAL STATUS BIT 05	\$C3ES05	2A4A06	J03E-08/07	6-105	CHL 2 EXTERNAL CLEAR INTERRUPT	\$C2EXCI
2A4A06	J01B-04*03	6-91	CHL 3 EXTERNAL STATUS BIT 06	\$C3ES06	2A4A06	J03E-10*09	6-105	NOT CHAN 2 EXT INTERRUPT	\$C2EXOV
2A4A06	J01B-06*05	6-91	CHL 3 EXTERNAL STATUS BIT 07	\$C3ES07					
2A4A06	J01B-08*07	6-91	CHL 3 EXTERNAL STATUS BIT 08	\$C3ES08	2A4A06	J03F-08*07		NOT USED	\$C2EXS5
2A4A06	J01B-10*09	6-91	CHL 3 EXTERNAL STATUS BIT 09	\$C3ES09					
2A4A06	J01C-02*01	6-91	CHL 3 EXTERNAL STATUS BIT 10	\$C3ES10	2A4A06	J04A-02*01	6-89	CHL 2 EXTERNAL STATUS BIT 00	\$C2ES00
2A4A06	J01C-04*03	6-91	CHL 3 EXTERNAL STATUS BIT 11	\$C3ES11	2A4A06	J04A-04*03	6-89	CHL 2 EXTERNAL STATUS BIT 01	\$C2ES01
2A4A06	J01C-06/05	6-91	CHAN 3 EXT CMPTR RUNNING	\$C3EXRN	2A4A06	J04A-06*05	6-89	CHL 2 EXTERNAL STATUS BIT 02	\$C2ES02
2A4A06	J01C-08*07	6-91	NEGATE BCD CONV(NOT USED)	\$C3EXNC	2A4A06	J04A-08*07	6-89	CHL 2 EXTERNAL STATUS BIT 03	\$C2ES03
2A4A06	J01C-10/09	6-105	CHL 3 EXTERNAL SUPPRESS A/D	\$C3EXSP	2A4A06	J04A-10*09	6-89	CHL 2 EXTERNAL STATUS BIT 04	\$C2ES04
2A4A06	J01D-02*01	6-91	CHL 3 EXT. LINE INTERRUPT 0	\$C3EXI0	2A4A06	J04B-02*01	6-89	CHL 2 EXTERNAL STATUS BIT 05	\$C2ES05
2A4A06	J01D-04*03	6-91	CHL 3 EXT. LINE INTERRUPT 1	\$C3EXI1	2A4A06	J04B-04*03	6-89	CHL 2 EXTERNAL STATUS BIT 06	\$C2ES06
2A4A06	J01D-06*05	6-91	CHL 3 EXT. LINE INTERRUPT 2	\$C3EXI2	2A4A06	J04B-06*05	6-89	CHL 2 EXTERNAL STATUS BIT 07	\$C2ES07
2A4A06	J01D-08*07	6-91	CHL 3 EXT. LINE INTERRUPT 3	\$C3EXI3	2A4A06	J04B-08*07	6-89	CHL 2 EXTERNAL STATUS BIT 08	\$C2ES08
2A4A06	J01D-10*09	6-91	CHL 3 EXT. LINE INTERRUPT 4	\$C3EXI4	2A4A06	J04B-10*09	6-89	CHL 2 EXTERNAL STATUS BIT 09	\$C2ES09
2A4A06	J01E-02*01	6-91	CHL 3 EXT. LINE INTERRUPT 5	\$C3EXI5	2A4A06	J04C-02*01	6-89	CHL 2 EXTERNAL STATUS BIT 10	\$C2ES10
2A4A06	J01E-04*03	6-91	CHL 3 EXT. LINE INTERRUPT 6	\$C3EXI6	2A4A06	J04C-04*03	6-89	CHL 2 EXTERNAL STATUS BIT 11	\$C2ES11
2A4A06	J01E-06*05	6-91	CHL 3 EXT. LINE INTERRUPT 7	\$C3EXI7	2A4A06	J04C-06/05	6-89	CHAN 2 EXT COMPUTER RUNNING	\$C2EXRN
2A4A06	J01E-08/07	6-105	CHL 3 EXTERNAL CLEAR INTERRUPT	\$C3EXCI	2A4A06	J04C-08/07	6-89	NEGATE BCD CONV(NOT USED)	\$C2EXNC
2A4A06	J01E-10*09	6-105	NOT CHAN 3 EXT INTERRUPT	\$C3EXOV					

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A06	J04C-10/09	2B0B4-D1#D0	6-105 CHL 2 EXTERNAL SUPPRESS A/D	\$C2EXSP
2A4A06	J04D-02*01	2B0A1-C1/C0	6-89 CHL 2 EXT. LINE INTERRUPT 0	\$C2EXI0
2A4A06	J04D-04*03	2B0A1-K0/K1	6-89 CHL 2 EXT. LINE INTERRUPT 1	\$C2EXI1
2A4A06	J04D-06*05	2B0A1-P0/P1	6-89 CHL 2 EXT. LINE INTERRUPT 2	\$C2EXI2
2A4A06	J04D-08*07	2B0A1-U0/U1	6-89 CHL 2 EXT. LINE INTERRUPT 3	\$C2EXI3
2A4A06	J04D-10*09	2B0A1-E3/E2	6-89 CHL 2 EXT. LINE INTERRUPT 4	\$C2EXI4
2A4A06	J04E-02*01	2B0A1-J2/J3	6-89 CHL 2 EXT. LINE INTERRUPT 5	\$C2EXI5
2A4A06	J04E-04*03	2B0A1-M2/M3	6-89 CHL 2 EXT. LINE INTERRUPT 6	\$C2EXI6
2A4A06	J04E-06*05	2B0A1-R2/R3	6-89 CHL 2 EXT. LINE INTERRUPT 7	\$C2EXI7
2A4A06	J04E-08/07	2B0B4-C1#C0	6-105 CHL 2 EXTERNAL CLEAR INTERRUPT	\$C2EXCI
2A4A06	J04E-10*09	2B0B4-M0/M1	6-105 NOT CHAN 2 EXT INTERRUPT	\$C2EXOV
2A4A06	J04F-08/07	J03F-08*07 2A4A06	LOCKOUT OVERRIDE NOT USED	\$C2EXSS
2A4A07	J01A-02*01	2B0B2-F0/F1	6-95 CHL 5 EXTERNAL STATUS BIT 00	\$C5ES00
2A4A07	J01A-04*03	2B0B2-J1/J0	6-95 CHL 5 EXTERNAL STATUS BIT 01	\$C5ES01
2A4A07	J01A-06*05	2B0B2-Q0/Q1	6-95 CHL 5 EXTERNAL STATUS BIT 02	\$C5ES02
2A4A07	J01A-08*07	2B0B2-T1/T0	6-95 CHL 5 EXTERNAL STATUS BIT 03	\$C5ES03
2A4A07	J01A-10*09	2B0B2-C3/C2	6-95 CHL 5 EXTERNAL STATUS BIT 04	\$C5ES04
2A4A07	J01B-02*01	2B0B2-I2/I3	6-95 CHL 5 EXTERNAL STATUS BIT 05	\$C5ES05
2A4A07	J01B-04*03	2B0B2-L2/L3	6-95 CHL 5 EXTERNAL STATUS BIT 06	\$C5ES06
2A4A07	J01B-06*05	2B0B2-S2/S3	6-95 CHL 5 EXTERNAL STATUS BIT 07	\$C5ES07
2A4A07	J01B-08*07	2B0B2-X0/X1	6-95 CHL 5 EXTERNAL STATUS BIT 08	\$C5ES08
2A4A07	J01B-10*09	2B0B2-W3/W2	6-95 CHL 5 EXTERNAL STATUS BIT 09	\$C5ES09
2A4A07	J01C-02*01	2B0B2-T2/T3	6-95 CHL 5 EXTERNAL STATUS BIT 10	\$C5ES10
2A4A07	J01C-04*03	2B0B2-U2/U3	6-95 CHL 5 EXTERNAL STATUS BIT 11	\$C5ES11
2A4A07	J01C-06/05	2B0B2-H2#H3	6-95 CHAN 5 EXTERNAL CMPTR RUNNING	\$C5EXRN
2A4A07	J01C-08*07	J02C-08/07 2A4A07	NEGATE BCD CONV(NOT USED)	\$C5EXNC
2A4A07	J01C-10/09	2B0A4-S3#S2	6-103 CHL 5 EXTERNAL SUPPRESS A/D	\$C5EXSP
2A4A07	J01D-02*01	2B0B2-C1/C0	6-95 CHL 5 EXT. LINE INTERRUPT 0	\$C5EXI0
2A4A07	J01D-04*03	2B0B2-K0/K1	6-95 CHL 5 EXT. LINE INTERRUPT 1	\$C5EXI1
2A4A07	J01D-06*05	2B0B2-P0/P1	6-95 CHL 5 EXT. LINE INTERRUPT 2	\$C5EXI2
2A4A07	J01D-08*07	2B0B2-U0/U1	6-95 CHL 5 EXT. LINE INTERRUPT 3	\$C5EXI3
2A4A07	J01D-10*09	2B0B2-E3/E2	6-95 CHL 5 EXT. LINE INTERRUPT 4	\$C5EXI4
2A4A07	J01E-02*01	2B0B2-J2/J3	6-95 CHL 5 EXT. LINE INTERRUPT 5	\$C5EXI5
2A4A07	J01E-04*03	2B0B2-M2/M3	6-95 CHL 5 EXT. LINE INTERRUPT 6	\$C5EXI6
2A4A07	J01E-06*05	2B0B2-R2/R3	6-95 CHL 5 EXT. LINE INTERRUPT 7	\$C5EXI7
2A4A07	J01E-08/07	2B0A4-T3#T2	6-103 CHL 5 EXTERNAL CLEAR INTERRUPT	\$C5EXCI
2A4A07	J01E-10*09	2B0A4-W3/W2	6-103 NOT CHAN 5 EXT INTERRUPT	\$C5EXOV
2A4A07	J01F-08*07	J02F-08/07 2A4A07	LOCKOUT OVERRIDE NOT USED	\$C5EXSS
2A4A07	J02A-02*01	2B0B2-F0/F1	6-95 CHL 5 EXTERNAL STATUS BIT 00	\$C5ES00
2A4A07	J02A-04*03	2B0B2-J1/J0	6-95 CHL 5 EXTERNAL STATUS BIT 01	\$C5ES01
2A4A07	J02A-06*05	2B0B2-Q0/Q1	6-95 CHL 5 EXTERNAL STATUS BIT 02	\$C5ES02
2A4A07	J02A-08*07	2B0B2-T1/T0	6-95 CHL 5 EXTERNAL STATUS BIT 03	\$C5ES03
2A4A07	J02A-10*09	2B0B2-C3/C2	6-95 CHL 5 EXTERNAL STATUS BIT 04	\$C5ES04
2A4A07	J02B-02*01	2B0B2-I2/I3	6-95 CHL 5 EXTERNAL STATUS BIT 05	\$C5ES05
2A4A07	J02B-04*03	2B0B2-L2/L3	6-95 CHL 5 EXTERNAL STATUS BIT 06	\$C5ES06
2A4A07	J02B-06*05	2B0B2-S2/S3	6-95 CHL 5 EXTERNAL STATUS BIT 07	\$C5ES07
2A4A07	J02B-08*07	2B0B2-X0/X1	6-95 CHL 5 EXTERNAL STATUS BIT 08	\$C5ES08
2A4A07	J02B-10*09	2B0B2-W3/W2	6-95 CHL 5 EXTERNAL STATUS BIT 09	\$C5ES09
2A4A07	J02C-02*01	2B0B2-T2/T3	6-95 CHL 5 EXTERNAL STATUS BIT 10	\$C5ES10
2A4A07	J02C-04*03	2B0B2-U2/U3	6-95 CHL 5 EXTERNAL STATUS BIT 11	\$C5ES11
2A4A07	J02C-06/05	2B0B2-H2#H3	6-95 CHAN 5 EXTERNAL CMPTR RUNNING	\$C5EXRN
2A4A07	J02C-08/07	J01C-08*07 2A4A07	NEGATE BCD CONV(NOT USED)	\$C5EXNC
2A4A07	J02C-10/09	2B0A4-S3#S2	6-103 CHL 5 EXTERNAL SUPPRESS A/D	\$C5EXSP
2A4A07	J02D-02*01	2B0B2-C1/C0	6-95 CHL 5 EXT. LINE INTERRUPT 0	\$C5EXI0
2A4A07	J02D-04*03	2B0B2-K0/K1	6-95 CHL 5 EXT. LINE INTERRUPT 1	\$C5EXI1
2A4A07	J02D-06*05	2B0B2-P0/P1	6-95 CHL 5 EXT. LINE INTERRUPT 2	\$C5EXI2
2A4A07	J02D-08*07	2B0B2-U0/U1	6-95 CHL 5 EXT. LINE INTERRUPT 3	\$C5EXI3
2A4A07	J02D-10*09	2B0B2-E3/E2	6-95 CHL 5 EXT. LINE INTERRUPT 4	\$C5EXI4
2A4A07	J02E-02*01	2B0B2-J2/J3	6-95 CHL 5 EXT. LINE INTERRUPT 5	\$C5EXI5
2A4A07	J02E-04*03	2B0B2-M2/M3	6-95 CHL 5 EXT. LINE INTERRUPT 6	\$C5EXI6
2A4A07	J02E-06*05	2B0B2-R2/R3	6-95 CHL 5 EXT. LINE INTERRUPT 7	\$C5EXI7
2A4A07	J02E-08/07	2B0A4-T3#T2	6-103 CHL 5 EXTERNAL CLEAR INTERRUPT	\$C5EXCI
2A4A07	J02E-10*09	2B0A4-W3/W2	6-103 NOT CHAN 5 EXT INTERRUPT	\$C5EXOV
2A4A07	J02F-08/07	J01F-08*07 2A4A07	LOCKOUT OVERRIDE NOT USED	\$C5EXSS
2A4A07	J03A-02*01	2B0B3-F0/F1	6-93 CHL 4 EXTERNAL STATUS BIT 00	\$C4ES00
2A4A07	J03A-04*03	2B0B3-J1/J0	6-93 CHL 4 EXTERNAL STATUS BIT 01	\$C4ES01
2A4A07	J03A-06*05	2B0B3-Q0/Q1	6-93 CHL 4 EXTERNAL STATUS BIT 02	\$C4ES02

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A07	J03A-08*07	2B0B3-T1/T0	6-93 CHL 4 EXTERNAL STATUS BIT 03	\$C4ES03
2A4A07	J03A-10*09	2B0B3-C3/C2	6-93 CHL 4 EXTERNAL STATUS BIT 04	\$C4ES04
2A4A07	J03B-02*01	2B0B3-I2/I3	6-93 CHL 4 EXTERNAL STATUS BIT 05	\$C4ES05
2A4A07	J03B-04*03	2B0B3-L2/L3	6-93 CHL 4 EXTERNAL STATUS BIT 06	\$C4ES06
2A4A07	J03B-06*05	2B0B3-S2/S3	6-93 CHL 4 EXTERNAL STATUS BIT 07	\$C4ES07
2A4A07	J03B-08*07	2B0B3-X0/X1	6-93 CHL 4 EXTERNAL STATUS BIT 08	\$C4ES08
2A4A07	J03B-10*09	2B0B3-W3/W2	6-93 CHL 4 EXTERNAL STATUS BIT 09	\$C4ES09
2A4A07	J03C-02*01	2B0B3-T2/T3	6-93 CHL 4 EXTERNAL STATUS BIT 10	\$C4ES10
2A4A07	J03C-04*03	2B0B3-U2/U3	6-93 CHL 4 EXTERNAL STATUS BIT 11	\$C4ES11
2A4A07	J03C-06/05	2B0B3-H2#H3	6-93 CHAN 4 EXTERNAL CMPTR RUNNING	\$C4EXRN
2A4A07	J03C-08*07	J04C-08/07 2A4A07	NEGATE BCD CONV(NOT USED)	\$C4EXNC
2A4A07	J03C-10/09	2B0A4-F3#F2	6-103 CHL 4 EXTERNAL SUPPRESS A/D	\$C4EXSP
2A4A07	J03D-02*01	2B0B3-C1/C0	6-93 CHL 4 EXT. LINE INTERRUPT 0	\$C4EXI0
2A4A07	J03D-04*03	2B0B3-K0/K1	6-93 CHL 4 EXT. LINE INTERRUPT 1	\$C4EXI1
2A4A07	J03D-06*05	2B0B3-P0/P1	6-93 CHL 4 EXT. LINE INTERRUPT 2	\$C4EXI2
2A4A07	J03D-08*07	2B0B3-U0/U1	6-93 CHL 4 EXT. LINE INTERRUPT 3	\$C4EXI3
2A4A07	J03D-10*09	2B0B3-F3/E2	6-93 CHL 4 EXT. LINE INTERRUPT 4	\$C4EXI4
2A4A07	J03E-02*01	2B0B3-J2/J3	6-93 CHL 4 EXT. LINE INTERRUPT 5	\$C4EXI5
2A4A07	J03E-04*03	2B0B3-M2/M3	6-93 CHL 4 EXT. LINE INTERRUPT 6	\$C4EXI6
2A4A07	J03E-06*05	2B0B3-R2/R3	6-93 CHL 4 EXT. LINE INTERRUPT 7	\$C4EXI7
2A4A07	J03E-08/07	2B0A4-C3#C2	6-103 CHL 4 EXTERNAL CLEAR INTERRUPT	\$C4EXCI
2A4A07	J03E-10*09	2B0A4-N3/N2	6-103 NOT CHAN 4 EXT INTERRUPT	\$C4EXOV
2A4A07	J03F-08*07	J04F-08/07 2A4A07	LOCKOUT OVERRIDE NOT USED	\$C4EXSS
2A4A07	J04A-02*01	2B0B3-F0/F1	6-93 CHL 4 EXTERNAL STATUS BIT 00	\$C4ES00
2A4A07	J04A-04*03	2B0B3-J1/J0	6-93 CHL 4 EXTERNAL STATUS BIT 01	\$C4ES01
2A4A07	J04A-06*05	2B0B3-Q0/Q1	6-93 CHL 4 EXTERNAL STATUS BIT 02	\$C4ES02
2A4A07	J04A-08*07	2B0B3-T1/T0	6-93 CHL 4 EXTERNAL STATUS BIT 03	\$C4ES03
2A4A07	J04A-10*09	2B0B3-C3/C2	6-93 CHL 4 EXTERNAL STATUS BIT 04	\$C4ES04
2A4A07	J04B-02*01	2B0B3-I2/I3	6-93 CHL 4 EXTERNAL STATUS BIT 05	\$C4ES05
2A4A07	J04B-04*03	2B0B3-L2/L3	6-93 CHL 4 EXTERNAL STATUS BIT 06	\$C4ES06
2A4A07	J04B-06*05	2B0B3-S2/S3	6-93 CHL 4 EXTERNAL STATUS BIT 07	\$C4ES07
2A4A07	J04B-08*07	2B0B3-X0/X1	6-93 CHL 4 EXTERNAL STATUS BIT 08	\$C4ES08
2A4A07	J04B-10*09	2B0B3-W3/W2	6-93 CHL 4 EXTERNAL STATUS BIT 09	\$C4ES09
2A4A07	J04C-02*01	2B0B3-T2/T3	6-93 CHL 4 EXTERNAL STATUS BIT 10	\$C4ES10
2A4A07	J04C-04*03	2B0B3-U2/U3	6-93 CHL 4 EXTERNAL STATUS BIT 11	\$C4ES11
2A4A07	J04C-06/05	2B0B3-H2#H3	6-93 CHAN 4 EXTERNAL CMPTR RUNNING	\$C4EXRN
2A4A07	J04C-08/07	J03C-08*07 2A4A07	NEGATE BCD CONV(NOT USED)	\$C4EXNC
2A4A07	J04C-10/09	2B0A4-F3#F2	6-103 CHL 4 EXTERNAL SUPPRESS A/D	\$C4EXSP
2A4A07	J04D-02*01	2B0B3-C1/C0	6-93 CHL 4 EXT. LINE INTERRUPT 0	\$C4EXI0
2A4A07	J04D-04*03	2B0B3-K0/K1	6-93 CHL 4 EXT. LINE INTERRUPT 1	\$C4EXI1
2A4A07	J04D-06*05	2B0B3-P0/P1	6-93 CHL 4 EXT. LINE INTERRUPT 2	\$C4EXI2
2A4A07	J04D-08*07	2B0B3-U0/U1	6-93 CHL 4 EXT. LINE INTERRUPT 3	\$C4EXI3
2A4A07	J04D-10*09	2B0B3-F3/E2	6-93 CHL 4 EXT. LINE INTERRUPT 4	\$C4EXI4
2A4A07	J04E-02*01	2B0B3-J2/J3	6-93 CHL 4 EXT. LINE INTERRUPT 5	\$C4EXI5
2A4A07	J04E-04*03	2B0B3-M2/M3	6-93 CHL 4 EXT. LINE INTERRUPT 6	\$C4EXI6
2A4A07	J04E-06*05	2B0B3-R2/R3	6-93 CHL 4 EXT. LINE INTERRUPT 7	\$C4EXI7
2A4A07	J04E-08/07	2B0A4-C3#C2	6-103 CHL 4 EXTERNAL CLEAR INTERRUPT	\$C4EXCI
2A4A07	J04E-10*09	2B0A4-N3/N2	6-103 NOT CHAN 4 EXT INTERRUPT	\$C4EXOV
2A4A07	J04F-08/07	J03F-08*07 2A4A07	LOCKOUT OVERRIDE NOT USED	\$C4EXSS
2A4A08	J01A-02*01	2B0B0-F0/F1	6-99 CHL 7 EXTERNAL STATUS BIT 00	\$C7ES00
2A4A08	J01A-04*03	2B0B0-J1/J0	6-99 CHL 7 EXTERNAL STATUS BIT 01	\$C7ES01
2A4A08	J01A-06*05	2B0B0-Q0/Q1	6-99 CHL 7 EXTERNAL STATUS BIT 02	\$C7ES02
2A4A08	J01A-08*07	2B0B0-T1/T0	6-99 CHL 7 EXTERNAL STATUS BIT 03	\$C7ES03
2A4A08	J01A-10*09	2B0B0-C3/C2	6-99 CHL 7 EXTERNAL STATUS BIT 04	\$C7ES04
2A4A08	J01B-02*01	2B0B0-I2/I3	6-99 CHL 7 EXTERNAL STATUS BIT 05	\$C7ES05
2A4A08	J01B-04*03	2B0B0-L2/L3	6-99 CHL 7 EXTERNAL STATUS BIT 06	\$C7ES06
2A4A08	J01B-06*05	2B0B0-S2/S3	6-99 CHL 7 EXTERNAL STATUS BIT 07	\$C7ES07
2A4A08	J01B-08*07	2B0B0-X0/X1	6-99 CHL 7 EXTERNAL STATUS BIT 08	\$C7ES08
2A4A08	J01B-10*09	2B0B0-W3/W2	6-99 CHL 7 EXTERNAL STATUS BIT 09	\$C7ES09
2A4A08	J01C-02*01	2B0B0-T2/T3	6-99 CHL 7 EXTERNAL STATUS BIT 10	\$C7ES10
2A4A08	J01C-04*03	2B0B0-U2/U3	6-99 CHL 7 EXTERNAL STATUS BIT 11	\$C7ES11
2A4A08	J01C-06/05	2B0B0-H2#H3	6-99 CHAN 7 EXTERNAL CMPTR RUNNING	\$C7EXRN
2A4A08	J01C-08*07	J02C-08/07 2A4A08	NEGATE BCD CONV(NOT USED)	\$C7EXNC
2A4A08	J01C-10/09	2B0B4-S3#S2	6-105 CHL 7 EXTERNAL SUPPRESS A/D	\$C7EXSP
2A4A08	J01D-02*01	2B0B0-C1/C0	6-99 CHL 7 EXT. LINE INTERRUPT 0	\$C7EXI0
2A4A08	J01D-04*03	2B0B0-K0/K1	6-99 CHL 7 EXT. LINE INTERRUPT 1	\$C7EXI1
2A4A08	J01D-06*05	2B0B0-P0/P1	6-99 CHL 7 EXT. LINE INTERRUPT 2	\$C7EXI2
2A4A08	J01D-08*07	2B0B0-U0/U1	6-99 CHL 7 EXT. LINE INTERRUPT 3	\$C7EXI3
2A4A08	J01D-10*09	2B0B0-E3/E2	6-99 CHL 7 EXT. LINE INTERRUPT 4	\$C7EXI4
2A4A08	J01E-02*01	2B0B0-J2/J3	6-99 CHL 7 EXT. LINE INTERRUPT 5	\$C7EXI5

431

432

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A08	J01E-04*03	6-99	CHL 7 EXT. LINE INTERRUPT 6	\$C7EXI6	2A4A08	J04C-02*01	6-97	CHL 6 EXTERNAL STATUS BIT 10	\$C6ES10
2A4A08	J01E-06*05	6-99	CHL 7 EXT. LINE INTERRUPT 7	\$C7EXI7	2A4A08	J04C-04*03	6-97	CHL 6 EXTERNAL STATUS BIT 11	\$C6ES11
2A4A08	J01E-08*07	6-105	CHL 7 EXTERNAL CLEAR INTERRUPT	\$C7EXCI	2A4A08	J04C-06/05	6-97	CHAN 6 EXTERNAL CMPTR RUNNING	\$C6EXRN
2A4A08	J01E-10*09	6-105	NOT CHAN 7 EXT INTERRUPT	\$C7EXOV	2A4A08	J04C-08/07		NEGATE BCD CONV (NOT USED)	\$C6EXNC
			LOCKOUT OVERRIDE		2A4A08	J04C-10/09	6-105	CHL 6 EXTERNAL SUPPRESS A/D	\$C6EXSP
			NOT USED	\$C7EXSS	2A4A08	J04D-02*01	6-97	CHL 6 EXT. LINE INTERRUPT 0	\$C6EXI0
2A4A08	J02F-08*07				2A4A08	J04D-04*03	6-97	CHL 6 EXT. LINE INTERRUPT 1	\$C6EXI1
					2A4A08	J04D-06*05	6-97	CHL 6 EXT. LINE INTERRUPT 2	\$C6EXI2
2A4A08	J02A-02*01	2B0B0-F0/F1	CHL 7 EXTERNAL STATUS BIT 00	\$C7ES00	2A4A08	J04D-08*07	6-97	CHL 6 EXT. LINE INTERRUPT 3	\$C6EXI3
2A4A08	J02A-04*03	2B0B0-J1/J0	CHL 7 EXTERNAL STATUS BIT 01	\$C7ES01	2A4A08	J04D-10*09	6-97	CHL 6 EXT. LINE INTERRUPT 4	\$C6EXI4
2A4A08	J02A-06*05	2B0B0-Q0/Q1	CHL 7 EXTERNAL STATUS BIT 02	\$C7ES02	2A4A08	J04E-02*01	6-97	CHL 6 EXT. LINE INTERRUPT 5	\$C6EXI5
2A4A08	J02A-08*07	2B0B0-T1/T0	CHL 7 EXTERNAL STATUS BIT 03	\$C7ES03	2A4A08	J04E-04*03	6-97	CHL 6 EXT. LINE INTERRUPT 6	\$C6EXI6
2A4A08	J02A-10*09	2B0B0-C3/C2	CHL 7 EXTERNAL STATUS BIT 04	\$C7ES04	2A4A08	J04E-06*05	6-97	CHL 6 EXT. LINE INTERRUPT 7	\$C6EXI7
2A4A08	J02B-02*01	2B0B0-I2/I3	CHL 7 EXTERNAL STATUS BIT 05	\$C7ES05	2A4A08	J04E-08/07	6-105	CHL 6 EXTERNAL CLEAR INTERRUPT	\$C6EXCI
2A4A08	J02B-04*03	2B0B0-L2/L3	CHL 7 EXTERNAL STATUS BIT 06	\$C7ES06	2A4A08	J04E-10*09	6-105	NOT CHAN 6 EXT INTERRUPT	\$C6EXOV
2A4A08	J02B-06*05	2B0B0-S2/S3	CHL 7 EXTERNAL STATUS BIT 07	\$C7ES07				LOCKOUT OVERRIDE	
2A4A08	J02B-08*07	2B0B0-X0/X1	CHL 7 EXTERNAL STATUS BIT 08	\$C7ES08	2A4A08	J04F-08/07		NOT USED	\$C6EXSS
2A4A08	J02B-10*09	2B0B0-W3/W2	CHL 7 EXTERNAL STATUS BIT 09	\$C7ES09					
2A4A08	J02C-02*01	2B0B0-T2/T3	CHL 7 EXTERNAL STATUS BIT 10	\$C7ES10					
2A4A08	J02C-04*03	2B0B0-U2/U3	CHL 7 EXTERNAL STATUS BIT 11	\$C7ES11	2A4A09	J01A-02/01	6-179	CHANNEL 4 EXTERNAL DATA BIT 12	\$C4EX12
2A4A08	J02C-06/05	2B0B0-H2*H3	CHAN 7 EXTERNAL CMPTR RUNNING	\$C7EXRN	2A4A09	J01A-04/03	6-179	CHANNEL 4 EXTERNAL DATA BIT 13	\$C4EX13
2A4A08	J02C-08/07	J01C-08*07	NEGATE BCD CONV (NOT USED)	\$C7EXNC	2A4A09	J01A-06/05	6-179	CHANNEL 4 EXTERNAL DATA BIT 14	\$C4EX14
2A4A08	J02C-10/09	2B0B4-S3*S2	CHL 7 EXTERNAL SUPPRESS A/D	\$C7EXSP	2A4A09	J01A-08/07	6-179	CHANNEL 4 EXTERNAL DATA BIT 15	\$C4EX15
2A4A08	J02D-02*01	2B0B0-C1/C0	CHL 7 EXT. LINE INTERRUPT 0	\$C7EXI0	2A4A09	J01A-10/09	6-179	CHANNEL 4 EXTERNAL DATA BIT 16	\$C4EX16
2A4A08	J02D-04*03	2B0B0-K0/K1	CHL 7 EXT. LINE INTERRUPT 1	\$C7EXI1	2A4A09	J01B-02/01	6-179	CHANNEL 4 EXTERNAL DATA BIT 17	\$C4EX17
2A4A08	J02D-06*05	2B0B0-P0/P1	CHL 7 EXT. LINE INTERRUPT 2	\$C7EXI2	2A4A09	J01B-04/03	6-179	CHANNEL 4 EXTERNAL DATA BIT 18	\$C4EX18
2A4A08	J02D-08*07	2B0B0-U0/U1	CHL 7 EXT. LINE INTERRUPT 3	\$C7EXI3	2A4A09	J01B-06/05	6-179	CHANNEL 4 EXTERNAL DATA BIT 19	\$C4EX19
2A4A08	J02D-10*09	2B0B0-E3/E2	CHL 7 EXT. LINE INTERRUPT 4	\$C7EXI4	2A4A09	J01B-08/07	6-179	CHANNEL 4 EXTERNAL DATA BIT 20	\$C4EX20
2A4A08	J02E-02*01	2B0B0-J2/J3	CHL 7 EXT. LINE INTERRUPT 5	\$C7EXI5	2A4A09	J01B-10/09	6-179	CHANNEL 4 EXTERNAL DATA BIT 21	\$C4EX21
2A4A08	J02E-04*03	2B0B0-M2/M3	CHL 7 EXT. LINE INTERRUPT 6	\$C7EXI6	2A4A09	J01C-02/01	6-179	CHANNEL 4 EXTERNAL DATA BIT 22	\$C4EX22
2A4A08	J02E-06*05	2B0B0-R2/R3	CHL 7 EXT. LINE INTERRUPT 7	\$C7EXI7	2A4A09	J01C-04/03	6-179	CHANNEL 4 EXTERNAL DATA BIT 23	\$C4EX23
2A4A08	J02E-08/07	2B0B4-T3*T2	CHL 7 EXTERNAL CLEAR INTERRUPT	\$C7EXCI	2A4A09	J01C-06/05	6-179	CHL 4 EXTERNAL PARITY BIT 2	\$C4EXP2
2A4A08	J02E-10*09	2B0B4-W3/W2	NOT CHAN 7 EXT INTERRUPT	\$C7EXOV	2A4A09	J01C-08*07	6-169	CHL 4 EXT 24 BIT DEVICE CONNTD	\$C4EX24
			LOCKOUT OVERRIDE		2A4A09	J01D-02/01		NOT USED	\$C4EJ00
			NOT USED	\$C7EXSS	2A4A09	J01D-04/03		NOT USED	\$C4EJ01
2A4A08	J02F-08/07	J01F-08*07			2A4A09	J01D-06/05		NOT USED	\$C4EJ02
					2A4A09	J01D-08/07		NOT USED	\$C4EJ03
2A4A08	J03A-02*01	2B0B1-F0/F1	CHL 6 EXTERNAL STATUS BIT 00	\$C6ES00	2A4A09	J01D-10/09		NOT USED	\$C4EJ04
2A4A08	J03A-04*03	2B0B1-J1/J0	CHL 6 EXTERNAL STATUS BIT 01	\$C6ES01	2A4A09	J01E-02/01		NOT USED	\$C4EJ05
2A4A08	J03A-06*05	2B0B1-Q0/Q1	CHL 6 EXTERNAL STATUS BIT 02	\$C6ES02	2A4A09	J01E-04/03		NOT USED	\$C4EJ06
2A4A08	J03A-08*07	2B0B1-T1/T0	CHL 6 EXTERNAL STATUS BIT 03	\$C6ES03	2A4A09	J01E-06/05		NOT USED	\$C4EJ07
2A4A08	J03A-10*09	2B0B1-C3/C2	CHL 6 EXTERNAL STATUS BIT 04	\$C6ES04	2A4A09	J01E-08/07		NOT USED	\$C4EJ08
2A4A08	J03B-02*01	2B0B1-I2/I3	CHL 6 EXTERNAL STATUS BIT 05	\$C6ES05	2A4A09	J01E-10/09		NOT USED	\$C4EJ09
2A4A08	J03B-04*03	2B0B1-L2/L3	CHL 6 EXTERNAL STATUS BIT 06	\$C6ES06	2A4A09	J01F-02/01		NOT USED	\$C4EJ10
2A4A08	J03B-06*05	2B0B1-S2/S3	CHL 6 EXTERNAL STATUS BIT 07	\$C6ES07	2A4A09	J01F-04/03		NOT USED	\$C4EJ11
2A4A08	J03B-08*07	2B0B1-X0/X1	CHL 6 EXTERNAL STATUS BIT 08	\$C6ES08	2A4A09	J01F-06/05		NOT USED	\$C4EJ12
2A4A08	J03B-10*09	2B0B1-W3/W2	CHL 6 EXTERNAL STATUS BIT 09	\$C6ES09	2A4A09	J01F-08/07		NOT USED	\$C4EJ13
2A4A08	J03C-02*01	2B0B1-T2/T3	CHL 6 EXTERNAL STATUS BIT 10	\$C6ES10	2A4A09	J02A-02/01	6-179	CHANNEL 4 EXTERNAL DATA BIT 12	\$C4EX12
2A4A08	J03C-04*03	2B0B1-U2/U3	CHL 6 EXTERNAL STATUS BIT 11	\$C6ES11	2A4A09	J02A-04/03	6-179	CHANNEL 4 EXTERNAL DATA BIT 13	\$C4EX13
2A4A08	J03C-06/05	2B0B1-H2*H3	CHAN 6 EXTERNAL CMPTR RUNNING	\$C6EXRN	2A4A09	J02A-06/05	6-179	CHANNEL 4 EXTERNAL DATA BIT 14	\$C4EX14
2A4A08	J03C-08/07	J04C-08/07	NEGATE BCD CONV (NOT USED)	\$C6EXNC	2A4A09	J02A-08/07	6-179	CHANNEL 4 EXTERNAL DATA BIT 15	\$C4EX15
2A4A08	J03C-10/09	2B0B4-F3*F2	CHL 6 EXTERNAL SUPPRESS A/D	\$C6EXSP	2A4A09	J02A-10/09	6-179	CHANNEL 4 EXTERNAL DATA BIT 16	\$C4EX16
2A4A08	J03D-02*01	2B0B1-C1/C0	CHL 6 EXT. LINE INTERRUPT 0	\$C6EXI0	2A4A09	J02B-02/01	6-179	CHANNEL 4 EXTERNAL DATA BIT 17	\$C4EX17
2A4A08	J03D-04*03	2B0B1-K0/K1	CHL 6 EXT. LINE INTERRUPT 1	\$C6EXI1	2A4A09	J02B-04/03	6-179	CHANNEL 4 EXTERNAL DATA BIT 18	\$C4EX18
2A4A08	J03D-06*05	2B0B1-P0/P1	CHL 6 EXT. LINE INTERRUPT 2	\$C6EXI2	2A4A09	J02B-06/05	6-179	CHANNEL 4 EXTERNAL DATA BIT 19	\$C4EX19
2A4A08	J03D-08*07	2B0B1-U0/U1	CHL 6 EXT. LINE INTERRUPT 3	\$C6EXI3	2A4A09	J02B-08/07	6-179	CHANNEL 4 EXTERNAL DATA BIT 20	\$C4EX20
2A4A08	J03D-10*09	2B0B1-E3/E2	CHL 6 EXT. LINE INTERRUPT 4	\$C6EXI4	2A4A09	J02B-10/09	6-179	CHANNEL 4 EXTERNAL DATA BIT 21	\$C4EX21
2A4A08	J03E-02*01	2B0B1-J2/J3	CHL 6 EXT. LINE INTERRUPT 5	\$C6EXI5	2A4A09	J02C-02/01	6-179	CHANNEL 4 EXTERNAL DATA BIT 22	\$C4EX22
2A4A08	J03E-04*03	2B0B1-M2/M3	CHL 6 EXT. LINE INTERRUPT 6	\$C6EXI6	2A4A09	J02C-04/03	6-179	CHANNEL 4 EXTERNAL DATA BIT 23	\$C4EX23
2A4A08	J03E-06*05	2B0B1-R2/R3	CHL 6 EXT. LINE INTERRUPT 7	\$C6EXI7	2A4A09	J02C-06/05	6-179	CHL 4 EXTERNAL PARITY BIT 2	\$C4EXP2
2A4A08	J03E-08/07	2B0B4-C3*C2	CHL 6 EXTERNAL CLEAR INTERRUPT	\$C6EXCI	2A4A09	J02C-08*07	6-169	CHL 4 EXT 24 BIT DEVICE CONNTD	\$C4EX24
2A4A08	J03E-10*09	2B0B4-N3/N2	NOT CHAN 6 EXT INTERRUPT	\$C6EXOV	2A4A09	J02C-10*09		NOT USED	\$C4EJ00
			LOCKOUT OVERRIDE		2A4A09	J02D-02*01		NOT USED	\$C4EJ01
			NOT USED	\$C6EXSS	2A4A09	J02D-04*03		NOT USED	\$C4EJ02
2A4A08	J04A-02*01	2B0B1-F0/F1	CHL 6 EXTERNAL STATUS BIT 00	\$C6ES00	2A4A09	J02D-06*05		NOT USED	\$C4EJ03
2A4A08	J04A-04*03	2B0B1-J1/J0	CHL 6 EXTERNAL STATUS BIT 01	\$C6ES01	2A4A09	J02D-08*07		NOT USED	\$C4EJ04
2A4A08	J04A-06*05	2B0B1-Q0/Q1	CHL 6 EXTERNAL STATUS BIT 02	\$C6ES02	2A4A09	J02D-10/09		NOT USED	\$C4EJ05
2A4A08	J04A-08*07	2B0B1-T1/T0	CHL 6 EXTERNAL STATUS BIT 03	\$C6ES03	2A4A09	J02E-02*01		NOT USED	\$C4EJ06
2A4A08	J04A-10*09	2B0B1-C3/C2	CHL 6 EXTERNAL STATUS BIT 04	\$C6ES04	2A4A09	J02E-04*03		NOT USED	\$C4EJ07
2A4A08	J04B-02*01	2B0B1-I2/I3	CHL 6 EXTERNAL STATUS BIT 05	\$C6ES05	2A4A09	J02E-06*05		NOT USED	\$C4EJ08
2A4A08	J04B-04*03	2B0B1-L2/L3	CHL 6 EXTERNAL STATUS BIT 06	\$C6ES06	2A4A09	J02E-08*07		NOT USED	\$C4EJ09
2A4A08	J04B-06*05	2B0B1-S2/S3	CHL 6 EXTERNAL STATUS BIT 07	\$C6ES07	2A4A09	J02E-10*09		NOT USED	\$C4EJ10
2A4A08	J04B-08*07	2B0B1-X0/X1	CHL 6 EXTERNAL STATUS BIT 08	\$C6ES08	2A4A09	J02F-02*01		NOT USED	\$C4EJ11
2A4A08	J04B-10*09	2B0B1-W3/W2	CHL 6 EXTERNAL STATUS BIT 09	\$C6ES09	2A4A09	J02F-04*03		NOT USED	\$C4EJ12



CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	
2A4A09	J02F-06*05	2A4A09	NOT USED	\$C4EJ13	2A4A10	J01C-08*07	2C0B6-X0/X1	6-171	CHL 5 EXT 24 BIT DEVICE CONNTD	\$C5EX24
2A4A09	J02F-08*07	2A4A09	NOT USED	\$C4EJ14	2A4A10	J01C-10/09	J02C-10*09	2A4A10	NOT USED	\$C5EJ00
2A4A09	J03A-02/01	2C0B9-E0*E1	6-177	CHANNEL 4 EXTERNAL DATA BIT 00	2A4A10	J01D-02/01	J02D-02*01	2A4A10	NOT USED	\$C5EJ01
2A4A09	J03A-04/03	2C0B9-I0*I1	6-177	CHANNEL 4 EXTERNAL DATA BIT 01	2A4A10	J01D-04/03	J02D-04*03	2A4A10	NOT USED	\$C5EJ02
2A4A09	J03A-06/05	2C0B9-M1*M0	6-177	CHANNEL 4 EXTERNAL DATA BIT 02	2A4A10	J01D-06/05	J02D-06*05	2A4A10	NOT USED	\$C5EJ03
2A4A09	J03A-08/07	2C0B9-N0*N1	6-177	CHANNEL 4 EXTERNAL DATA BIT 03	2A4A10	J01D-08/07	J02D-08*07	2A4A10	NOT USED	\$C5EJ04
2A4A09	J03A-10/09	2C0B9-S0*S1	6-177	CHANNEL 4 EXTERNAL DATA BIT 04	2A4A10	J01D-10/09	J02D-10*09	2A4A10	NOT USED	\$C5EJ05
2A4A09	J03B-02/01	2C0B9-W0*W1	6-177	CHANNEL 4 EXTERNAL DATA BIT 05	2A4A10	J01E-02/01	J02E-02*01	2A4A10	NOT USED	\$C5EJ06
2A4A09	J03B-04/03	2C0B9-B2*B3	6-177	CHANNEL 4 EXTERNAL DATA BIT 06	2A4A10	J01E-04/03	J02E-04*03	2A4A10	NOT USED	\$C5EJ07
2A4A09	J03B-06/05	2C0B9-G2*G3	6-177	CHANNEL 4 EXTERNAL DATA BIT 07	2A4A10	J01E-06/05	J02E-06*05	2A4A10	NOT USED	\$C5EJ08
2A4A09	J03B-08/07	2C0B9-M2*M3	6-177	CHANNEL 4 EXTERNAL DATA BIT 08	2A4A10	J01E-08/07	J02E-08*07	2A4A10	NOT USED	\$C5EJ09
2A4A09	J03B-10/09	2C0B9-K3*K2	6-177	CHANNEL 4 EXTERNAL DATA BIT 09	2A4A10	J01E-10/09	J02E-10*09	2A4A10	NOT USED	\$C5EJ10
2A4A09	J03C-02/01	2C0B9-Q3*Q2	6-177	CHANNEL 4 EXTERNAL DATA BIT 10	2A4A10	J01F-02/01	J02F-02*01	2A4A10	NOT USED	\$C5EJ11
2A4A09	J03C-04/03	2C0B9-W2*W3	6-177	CHANNEL 4 EXTERNAL DATA BIT 11	2A4A10	J01F-04/03	J02F-04*03	2A4A10	NOT USED	\$C5EJ12
2A4A09	J03C-06/05	2C0B9-U3*U2	6-177	CHL 4 EXTERNAL PARITY BIT 1	2A4A10	J01F-06/05	J02F-06*05	2A4A10	NOT USED	\$C5EJ13
2A4A09	J03C-08/07	2C0A7-R2*R3	6-161	CHL 4 EXTERNAL BUSY SIGNAL	2A4A10	J01F-08/07	J02F-08*07	2A4A10	NOT USED	\$C5EJ14
2A4A09	J03C-10/09	J04C-10*09	2A4A09	NOT USED	2A4A10	J02A-02/01	2C0A8-F0*F1	6-183	CHANNEL 5 EXTERNAL DATA BIT 12	\$C5EX12
2A4A09	J03D-02/01	2C0A7-X0*X1	6-161	CHL 4 EXTERNAL READ SIGNAL	2A4A10	J02A-04/03	2C0A8-J0*J1	6-183	CHANNEL 5 EXTERNAL DATA BIT 13	\$C5EX13
2A4A09	J03D-04/03	2C0A7-T1*T0	6-161	CHL 4 EXTERNAL WRITE SIGNAL	2A4A10	J02A-06/05	2C0A8-L1*L0	6-183	CHANNEL 5 EXTERNAL DATA BIT 14	\$C5EX14
2A4A09	J03D-06/05	2C0A7-I3*I2	6-161	CHL 4 EXTERNAL CONNECT SIGNAL	2A4A10	J02A-08/07	2C0A8-O0*O1	6-183	CHANNEL 5 EXTERNAL DATA BIT 15	\$C5EX15
2A4A09	J03D-08/07	2C0A7-F2*F3	6-161	CHL 4 EXTERNAL SELECT SIGNAL	2A4A10	J02A-10/09	2C0A8-T0*T1	6-183	CHANNEL 5 EXTERNAL DATA BIT 16	\$C5EX16
2A4A09	J03D-10/09	2C0B7-C3*C2	6-169	CHL 4 EXTERNAL DATA SIGNAL	2A4A10	J02B-02/01	2C0A8-X0*X1	6-183	CHANNEL 5 EXTERNAL DATA BIT 17	\$C5EX17
2A4A09	J03E-02*01	2C0B7-J2/J3	6-169	CHL 4 EXTERNAL REPLY SIGNAL	2A4A10	J02B-04/03	2C0A8-C2*C3	6-183	CHANNEL 5 EXTERNAL DATA BIT 18	\$C5EX18
2A4A09	J03E-04*03	2C0A7-E3/E2	6-161	CHL 4 EXTERNAL REJECT SIGNAL	2A4A10	J02B-06/05	2C0A8-H2*H3	6-183	CHANNEL 5 EXTERNAL DATA BIT 19	\$C5EX19
2A4A09	J03E-06*05	2C0B7-I3/I2	6-169	CHL 4 EXTERNAL REJECT SIGNAL	2A4A10	J02B-08/07	2C0A8-N2*N3	6-183	CHANNEL 5 EXTERNAL DATA BIT 20	\$C5EX20
2A4A09	J03E-08*07	2C0A7-N2/N3	6-161	CHL 4 EXTERNAL PARITY ERROR	2A4A10	J02B-10/09	2C0A8-L3*L2	6-183	CHANNEL 5 EXTERNAL DATA BIT 21	\$C5EX21
2A4A09	J03E-10/09	J04E-10*09	2A4A09	NOT USED	2A4A10	J02C-02/01	2C0A8-R3*R2	6-183	CHANNEL 5 EXTERNAL DATA BIT 22	\$C5EX22
2A4A09	J03F-02/01	2C0B7-W0*W1	6-169	CHL 4 EXTERNAL WORD MARK	2A4A10	J02C-04/03	2C0A8-X2*X3	6-183	CHANNEL 5 EXTERNAL DATA BIT 23	\$C5EX23
2A4A09	J03F-04/03	2C0A7-O1*O0	6-161	CHL 4 CLEAR TO EXTERNAL EQUIP	2A4A10	J02C-06/05	2C0A8-V3*V2	6-183	CHL 5 EXTERNAL PARITY BIT 2	\$C5EXP2
2A4A09	J03F-06/05	J04F-06*05	2A4A09	NOT USED	2A4A10	J02C-08*07	2C0B6-X0/X1	6-171	CHL 5 EXT 24 BIT DEVICE CONNTD	\$C5EX24
2A4A09	J03F-08/07	J04F-08*07	2A4A09	NOT USED	2A4A10	J02C-10*09	J01C-10/09	2A4A10	NOT USED	\$C5EJ00
2A4A09	J04A-02/01	2C0B9-F0*F1	6-177	CHANNEL 4 EXTERNAL DATA BIT 00	2A4A10	J02D-02*01	J01D-02/01	2A4A10	NOT USED	\$C5EJ01
2A4A09	J04A-04/03	2C0B9-J0*J1	6-177	CHANNEL 4 EXTERNAL DATA BIT 01	2A4A10	J02D-04*03	J01D-04/03	2A4A10	NOT USED	\$C5EJ02
2A4A09	J04A-06/05	2C0B9-L1*L0	6-177	CHANNEL 4 EXTERNAL DATA BIT 02	2A4A10	J02D-06*05	J01D-06/05	2A4A10	NOT USED	\$C5EJ03
2A4A09	J04A-08/07	2C0B9-O0*O1	6-177	CHANNEL 4 EXTERNAL DATA BIT 03	2A4A10	J02D-08*07	J01D-08/07	2A4A10	NOT USED	\$C5EJ04
2A4A09	J04A-10/09	2C0B9-T0*T1	6-177	CHANNEL 4 EXTERNAL DATA BIT 04	2A4A10	J02D-10*09	J01D-10/09	2A4A10	NOT USED	\$C5EJ05
2A4A09	J04B-02/01	2C0B9-X0*X1	6-177	CHANNEL 4 EXTERNAL DATA BIT 05	2A4A10	J02E-02*01	J01E-02/01	2A4A10	NOT USED	\$C5EJ06
2A4A09	J04B-04/03	2C0B9-C2*C3	6-177	CHANNEL 4 EXTERNAL DATA BIT 06	2A4A10	J02E-04*03	J01E-04/03	2A4A10	NOT USED	\$C5EJ07
2A4A09	J04B-06/05	2C0B9-H2*H3	6-177	CHANNEL 4 EXTERNAL DATA BIT 07	2A4A10	J02E-06*05	J01E-06/05	2A4A10	NOT USED	\$C5EJ08
2A4A09	J04B-08/07	2C0B9-N2*N3	6-177	CHANNEL 4 EXTERNAL DATA BIT 08	2A4A10	J02E-08*07	J01E-08/07	2A4A10	NOT USED	\$C5EJ09
2A4A09	J04B-10/09	2C0B9-L3*L2	6-177	CHANNEL 4 EXTERNAL DATA BIT 09	2A4A10	J02E-10*09	J01E-10/09	2A4A10	NOT USED	\$C5EJ10
2A4A09	J04C-02/01	2C0B9-R3*R2	6-177	CHANNEL 4 EXTERNAL DATA BIT 10	2A4A10	J02F-02*01	J01F-02/01	2A4A10	NOT USED	\$C5EJ11
2A4A09	J04C-04/03	2C0B9-X2*X3	6-177	CHANNEL 4 EXTERNAL DATA BIT 11	2A4A10	J02F-04*03	J01F-04/03	2A4A10	NOT USED	\$C5EJ12
2A4A09	J04C-06/05	2C0B9-V3*V2	6-177	CHL 4 EXTERNAL PARITY BIT 1	2A4A10	J02F-06*05	J01F-06/05	2A4A10	NOT USED	\$C5EJ13
2A4A09	J04C-08/07	2C0A7-R2*R3	6-161	CHL 4 EXTERNAL BUSY SIGNAL	2A4A10	J02F-08*07	J01F-08/07	2A4A10	NOT USED	\$C5EJ14
2A4A09	J04C-10/09	J03C-10*09	2A4A09	NOT USED	2A4A10	J03A-02/01	2C0B8-E0*E1	6-181	CHANNEL 5 EXTERNAL DATA BIT 00	\$C5EX00
2A4A09	J04D-02/01	2C0A7-X0*X1	6-161	CHL 4 EXTERNAL READ SIGNAL	2A4A10	J03A-04/03	2C0B8-I0*I1	6-181	CHANNEL 5 EXTERNAL DATA BIT 01	\$C5EX01
2A4A09	J04D-04/03	2C0A7-T1*T0	6-161	CHL 4 EXTERNAL WRITE SIGNAL	2A4A10	J03A-06/05	2C0B8-M1*M0	6-181	CHANNEL 5 EXTERNAL DATA BIT 02	\$C5EX02
2A4A09	J04D-06/05	2C0A7-I3*I2	6-161	CHL 4 EXTERNAL CONNECT SIGNAL	2A4A10	J03A-08/07	2C0B8-N0*N1	6-181	CHANNEL 5 EXTERNAL DATA BIT 03	\$C5EX03
2A4A09	J04D-08/07	2C0A7-F2*F3	6-161	CHL 4 EXTERNAL SELECT SIGNAL	2A4A10	J03A-10/09	2C0B8-S0*S1	6-181	CHANNEL 5 EXTERNAL DATA BIT 04	\$C5EX04
2A4A09	J04D-10/09	2C0B7-C3*C2	6-169	CHL 4 EXTERNAL DATA SIGNAL	2A4A10	J03B-02/01	2C0B8-W0*W1	6-181	CHANNEL 5 EXTERNAL DATA BIT 05	\$C5EX05
2A4A09	J04E-02*01	2C0B7-J2/J3	6-169	CHL 4 EXTERNAL REPLY SIGNAL	2A4A10	J03B-04/03	2C0B8-B2*B3	6-181	CHANNEL 5 EXTERNAL DATA BIT 06	\$C5EX06
2A4A09	J04E-04*03	2C0A7-E3/E2	6-161	CHL 4 EXTERNAL REJECT SIGNAL	2A4A10	J03B-06/05	2C0B8-G2*G3	6-181	CHANNEL 5 EXTERNAL DATA BIT 07	\$C5EX07
2A4A09	J04E-06*05	2C0B7-I3/I2	6-169	CHL 4 EXTERNAL REJECT SIGNAL	2A4A10	J03B-08/07	2C0B8-M2*M3	6-181	CHANNEL 5 EXTERNAL DATA BIT 08	\$C5EX08
2A4A09	J04E-08*07	2C0A7-N2/N3	6-161	CHL 4 EXTERNAL PARITY ERROR	2A4A10	J03B-10/09	2C0B8-K3*K2	6-181	CHANNEL 5 EXTERNAL DATA BIT 09	\$C5EX09
2A4A09	J04E-10/09	J03E-10/09	2A4A09	NOT USED	2A4A10	J03C-02/01	2C0B8-Q3*Q2	6-181	CHANNEL 5 EXTERNAL DATA BIT 10	\$C5EX10
2A4A09	J04F-02/01	2C0B7-W0*W1	6-169	CHL 4 EXTERNAL WORD MARK	2A4A10	J03C-04/03	2C0B8-W2*W3	6-181	CHANNEL 5 EXTERNAL DATA BIT 11	\$C5EX11
2A4A09	J04F-04/03	2C0A7-O1*O0	6-161	CHL 4 CLEAR TO EXTERNAL EQUIP	2A4A10	J03C-06/05	2C0B8-U3*U2	6-181	CHL 5 EXTERNAL PARITY BIT 1	\$C5EXP1
2A4A09	J04F-06*05	J03F-06*05	2A4A09	NOT USED	2A4A10	J03C-08/07	2C0A6-R2*R3	6-163	CHL 5 EXTERNAL BUSY SIGNAL	\$C5EXRW
2A4A09	J04F-08*07	J03F-08*07	2A4A09	NOT USED	2A4A10	J03C-10/09	J04C-10*09	2A4A10	NOT USED	\$C5EXRA
2A4A10	J01A-02/01	2C0A8-E0*E1	6-183	CHANNEL 5 EXTERNAL DATA BIT 12	2A4A10	J03D-02/01	2C0A6-X0*X1	6-163	CHL 5 EXTERNAL READ SIGNAL	\$C5EXRD
2A4A10	J01A-04/03	2C0A8-I0*I1	6-183	CHANNEL 5 EXTERNAL DATA BIT 13	2A4A10	J03D-04/03	2C0A6-T1*T0	6-163	CHL 5 EXTERNAL WRITE SIGNAL	\$C5EXWR
2A4A10	J01A-06/05	2C0A8-M1*M0	6-183	CHANNEL 5 EXTERNAL DATA BIT 14	2A4A10	J03D-06/05	2C0A6-I3*I2	6-163	CHL 5 EXTERNAL CONNECT SIGNAL	\$C5EXCN
2A4A10	J01A-08/07	2C0A8-N0*N1	6-183	CHANNEL 5 EXTERNAL DATA BIT 15	2A4A10	J03D-08/07	2C0A6-F2*F3	6-163	CHL 5 EXTERNAL SELECT SIGNAL	\$C5EXSL
2A4A10	J01A-10/09	2C0A8-S0*S1	6-183	CHANNEL 5 EXTERNAL DATA BIT 16	2A4A10	J03D-10/09	2C0B6-C3*C2	6-171	CHL 5 EXTERNAL DATA SIGNAL	\$C5EXDS
2A4A10	J01B-02/01	2C0A8-W0*W1	6-183	CHANNEL 5 EXTERNAL DATA BIT 17	2A4A10	J03E-02*01	2C0B6-J2/J3	6-171	CHL 5 EXTERNAL REPLY SIGNAL	\$C5EXRP
2A4A10	J01B-04/03	2C0A8-B2*B3	6-183	CHANNEL 5 EXTERNAL DATA BIT 18	2A4A10	J03E-04*03	2C0A6-E3/E2	6-163	CHL 5 EXTERNAL REJECT SIGNAL	\$C5EXRJ
2A4A10	J01B-06/05	2C0A8-G2*G3	6-183	CHANNEL 5 EXTERNAL DATA BIT 19	2A4A10	J03E-06*05	2C0B6-I3/I2	6-171	CHL 5 EXTERNAL REJECT SIGNAL	\$C5EXER
2A4A10	J01B-08/07	2C0A8-M2*M3	6-183	CHANNEL 5 EXTERNAL DATA BIT 20	2A4A10	J03E-08*07	2C0A6-N2*N3	6-163	CHL 5 EXTERNAL PARITY ERROR	\$C5EXPE
2A4A10	J01B-10/09	2C0A8-K3*K2	6-183	CHANNEL 5 EXTERNAL DATA BIT 21	2A4A10	J03E-10/09	J04E-10*09	2A4A10	NOT USED	\$C5EJA0
2A4A10	J01C-02/01	2C0A8-Q3*Q2	6-183	CHANNEL 5 EXTERNAL DATA BIT 22	2A4A10	J03F-02/01	2C0B6-W0*W1	6-171	CHL 5 EXTERNAL WORD MARK	\$C5EXWM
2A4A10	J01C-04/03	2C0A8-W2*W3	6-183	CHANNEL 5 EXTERNAL DATA BIT 23	2A4A10	J03F-04/03	2C0A6-O1*O0	6-163	CHL 5 CLEAR TO EXTERNAL EQUIP	\$C5EXCL
2A4A10	J01C-06/05	2C0A8-U3*U2	6-183	CHL 5 EXTERNAL PARITY BIT 2	2A4A10	J03F-06/05	J04F-06*05	2A4A10	NOT USED	\$C5EJA1
					2A4A10	J03F-08/07	J04F-08*07	2A4A10	NOT USED	\$C5EJA2

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	
2A4A10	J04A-02/01	2C0B8-F0*F1	6-181	CHANNEL 5 EXTERNAL DATA BIT 00	2A4A11	J02D-02*01		NOT USED	SC5EX00	
2A4A10	J04A-04/03	2C0B8-J0*J1	6-181	CHANNEL 5 EXTERNAL DATA BIT 01	2A4A11	J02D-04*03	2A4A11	NOT USED	SC5EX01	
2A4A10	J04A-06/05	2C0B8-L1*L0	6-181	CHANNEL 5 EXTERNAL DATA BIT 02	2A4A11	J02D-06*05	2A4A11	NOT USED	SC5EX02	
2A4A10	J04A-08/07	2C0B8-Q0*01	6-181	CHANNEL 5 EXTERNAL DATA BIT 03	2A4A11	J02D-08*07	2A4A11	NOT USED	SC5EX03	
2A4A10	J04A-10/09	2C0B8-T0*T1	6-181	CHANNEL 5 EXTERNAL DATA BIT 04	2A4A11	J02E-10*09	2A4A11	NOT USED	SC5EX04	
2A4A10	J04B-02/01	2C0B8-X0*X1	6-181	CHANNEL 5 EXTERNAL DATA BIT 05	2A4A11	J02E-02*01	2A4A11	NOT USED	SC5EX05	
2A4A10	J04B-04/03	2C0B8-C2*C3	6-181	CHANNEL 5 EXTERNAL DATA BIT 06	2A4A11	J02E-04*03	2A4A11	NOT USED	SC5EX06	
2A4A10	J04B-06/05	2C0B8-H2*H3	6-181	CHANNEL 5 EXTERNAL DATA BIT 07	2A4A11	J02E-06*05	2A4A11	NOT USED	SC5EX07	
2A4A10	J04B-08/07	2C0B8-N2*N3	6-181	CHANNEL 5 EXTERNAL DATA BIT 08	2A4A11	J02E-08*07	2A4A11	NOT USED	SC5EX08	
2A4A10	J04B-10/09	2C0B8-L3*L2	6-181	CHANNEL 5 EXTERNAL DATA BIT 09	2A4A11	J02E-10*09	2A4A11	NOT USED	SC5EX09	
2A4A10	J04C-02/01	2C0B8-R3*R2	6-181	CHANNEL 5 EXTERNAL DATA BIT 10	2A4A11	J02F-02*01	2A4A11	NOT USED	SC5EX10	
2A4A10	J04C-04/03	2C0B8-X2*X3	6-181	CHANNEL 5 EXTERNAL DATA BIT 11	2A4A11	J02F-04*03	2A4A11	NOT USED	SC5EX11	
2A4A10	J04C-06/05	2C0B8-V3*V2	6-181	CHL 5 EXTERNAL PARITY BIT 1	2A4A11	J02F-06*05	2A4A11	NOT USED	SC5EXP1	
2A4A10	J04C-08/07	2C0A6-R2*R3	6-163	CHL 5 EXTERNAL BUSY SIGNAL	2A4A11	J02F-08*07	2A4A11	NOT USED	SC5EXRW	
2A4A10	J04C-10*09	J03C-10/09 2A4A10		NOT USED	2A4A11	J03A-02/01		NOT USED	SC5EXRA	
2A4A10	J04D-02/01	2C0A6-X0*X1	6-163	CHL 5 EXTERNAL READ SIGNAL	2A4A11	J03A-04/03	2C0B1-E0*E1	6-185	CHANNEL 6 EXTERNAL DATA BIT 00	SC6EX00
2A4A10	J04D-04/03	2C0A6-T1*T0	6-163	CHL 5 EXTERNAL WRITE SIGNAL	2A4A11	J03A-06/05	2C0B1-I0*I1	6-185	CHANNEL 6 EXTERNAL DATA BIT 01	SC6EX01
2A4A10	J04D-06/05	2C0A6-I3*I2	6-163	CHL 5 EXTERNAL CONNECT SIGNAL	2A4A11	J03A-08/07	2C0B1-M1*M0	6-185	CHANNEL 6 EXTERNAL DATA BIT 02	SC6EX02
2A4A10	J04D-08/07	2C0A6-F2*F3	6-163	CHL 5 EXTERNAL SELECT SIGNAL	2A4A11	J03B-02/01	2C0B1-N0*N1	6-185	CHANNEL 6 EXTERNAL DATA BIT 03	SC6EX03
2A4A10	J04D-10/09	2C0B6-C3*C2	6-171	CHL 5 EXTERNAL DATA SIGNAL	2A4A11	J03B-04/03	2C0B1-S0*S1	6-185	CHANNEL 6 EXTERNAL DATA BIT 04	SC6EX04
2A4A10	J04E-02*01	2C0B6-J2/J3	6-171	CHL 5 EXTERNAL REPLY SIGNAL	2A4A11	J03B-06/05	2C0B1-W0*W1	6-185	CHANNEL 6 EXTERNAL DATA BIT 05	SC6EX05
2A4A10	J04E-04*03	2C0A6-E3/E2	6-163	CHL 5 EXTERNAL REJECT SIGNAL	2A4A11	J03B-08/07	2C0B1-B2*B3	6-185	CHANNEL 6 EXTERNAL DATA BIT 06	SC6EX06
2A4A10	J04E-06*05	2C0B6-I3/I2	6-171	CHL 5 EXTERNAL REJECT SIGNAL	2A4A11	J03B-10/09	2C0B1-G2*G3	6-185	CHANNEL 6 EXTERNAL DATA BIT 07	SC6EX07
2A4A10	J04E-08*07	2C0A6-N2/N3	6-163	CHL 5 EXTERNAL PARITY ERROR	2A4A11	J03C-02/01	2C0B1-M2*M3	6-185	CHANNEL 6 EXTERNAL DATA BIT 08	SC6EX08
2A4A10	J04E-10*09	J03E-10/09 2A4A10		NOT USED	2A4A11	J03C-04/03	2C0B1-K3*K2	6-185	CHANNEL 6 EXTERNAL DATA BIT 09	SC6EX09
2A4A10	J04F-02/01	2C0B6-W0*W1	6-171	CHL 5 EXTERNAL WORD MARK	2A4A11	J03C-06/05	2C0B1-Q3*Q2	6-185	CHANNEL 6 EXTERNAL DATA BIT 10	SC6EX10
2A4A10	J04F-04/03	2C0A6-O1*00	6-163	CHL 5 CLEAR TO EXTERNAL EQUIP	2A4A11	J03C-08/07	2C0B1-W2*W3	6-185	CHANNEL 6 EXTERNAL DATA BIT 11	SC6EX11
2A4A10	J04F-06*05	J03F-06/05 2A4A10		NOT USED	2A4A11	J03C-10/09	2C0B1-U3*U2	6-185	CHL 6 EXTERNAL PARITY BIT 1	SC6EXP1
2A4A10	J04F-08*07	J03F-08/07 2A4A10		NOT USED	2A4A11	J03D-02/01	2C0A3-R2*R3	6-165	CHL 6 EXTERNAL BUSY SIGNAL	SC6EXRW
					2A4A11	J03D-04/03	J04C-10*09 2A4A11	NOT USED	SC6EXRA	
2A4A11	J01A-02/01	2C0A1-E0*E1	6-187	CHANNEL 6 EXTERNAL DATA BIT 12	2A4A11	J03D-06/05	2C0A3-X0*X1	6-165	CHL 6 EXTERNAL READ SIGNAL	SC6EXRD
2A4A11	J01A-04/03	2C0A1-I0*I1	6-187	CHANNEL 6 EXTERNAL DATA BIT 13	2A4A11	J03D-08/07	2C0A3-T1*T0	6-165	CHL 6 EXTERNAL WRITE SIGNAL	SC6EXWR
2A4A11	J01A-06/05	2C0A1-M1*M0	6-187	CHANNEL 6 EXTERNAL DATA BIT 14	2A4A11	J03D-10/09	2C0A3-I3*I2	6-165	CHL 6 EXTERNAL CONNECT SIGNAL	SC6EXCN
2A4A11	J01A-08/07	2C0A1-N0*N1	6-187	CHANNEL 6 EXTERNAL DATA BIT 15	2A4A11	J03E-02*01	2C0A3-F2*F3	6-165	CHL 6 EXTERNAL SELECT SIGNAL	SC6EXSL
2A4A11	J01A-10/09	2C0A1-S0*S1	6-187	CHANNEL 6 EXTERNAL DATA BIT 16	2A4A11	J03E-04*03	2C0B3-C3*C2	6-173	CHL 6 EXTERNAL DATA SIGNAL	SC6EXDS
2A4A11	J01B-02/01	2C0A1-W0*W1	6-187	CHANNEL 6 EXTERNAL DATA BIT 17	2A4A11	J03E-06*05	2C0B3-J2/J3	6-173	CHL 6 EXTERNAL REPLY SIGNAL	SC6EXRP
2A4A11	J01B-04/03	2C0A1-B2*B3	6-187	CHANNEL 6 EXTERNAL DATA BIT 18	2A4A11	J03E-08*07	2C0A3-E3/E2	6-165	CHL 6 EXTERNAL REJECT SIGNAL	SC6EXRJ
2A4A11	J01B-06/05	2C0A1-G2*G3	6-187	CHANNEL 6 EXTERNAL DATA BIT 19	2A4A11	J03E-10*09	2C0B3-I3/I2	6-173	CHL 6 EXTERNAL REJECT SIGNAL	SC6EXRJ
2A4A11	J01B-08/07	2C0A1-M2*M3	6-187	CHANNEL 6 EXTERNAL DATA BIT 20	2A4A11	J03F-02/01	2C0A3-N2/N3	6-165	CHL 6 EXTERNAL PARITY ERROR	SC6EXPE
2A4A11	J01B-10/09	2C0A1-K3*K2	6-187	CHANNEL 6 EXTERNAL DATA BIT 21	2A4A11	J03F-04/03	J04E-10*09 2A4A11	NOT USED	SC6EJA0	
2A4A11	J01C-02/01	2C0A1-Q3*Q2	6-187	CHANNEL 6 EXTERNAL DATA BIT 22	2A4A11	J03F-06/05	2C0B3-W0*W1	6-173	CHL 6 EXTERNAL WORD MARK	SC6EXWM
2A4A11	J01C-04/03	2C0A1-W2*W3	6-187	CHANNEL 6 EXTERNAL DATA BIT 23	2A4A11	J03F-08/07	2C0A3-O1*00	6-165	CHL 6 CLEAR TO EXTERNAL EQUIP	SC6EXCL
2A4A11	J01C-06/05	2C0A1-U3*U2	6-187	CHL 6 EXTERNAL PARITY BIT 2	2A4A11	J04A-02/01	J04F-06*05 2A4A11	NOT USED	SC6EJA1	
2A4A11	J01C-08*07	2C0B3-X0/X1	6-173	CHL 6 EXT 24 BIT DEVICE CONNTD	2A4A11	J04A-04/03	J04F-08*07 2A4A11	NOT USED	SC6EJA2	
2A4A11	J01C-10/09	J02C-10*09 2A4A11		NOT USED	2A4A11	J04A-06/05	2C0B1-F0*F1	6-185	CHANNEL 6 EXTERNAL DATA BIT 00	SC6EX00
2A4A11	J01D-02/01	J02D-02*01 2A4A11		NOT USED	2A4A11	J04A-08/07	2C0B1-J0*J1	6-185	CHANNEL 6 EXTERNAL DATA BIT 01	SC6EX01
2A4A11	J01D-04/03	J02D-04*03 2A4A11		NOT USED	2A4A11	J04A-10/09	2C0B1-L1*L0	6-185	CHANNEL 6 EXTERNAL DATA BIT 02	SC6EX02
2A4A11	J01D-06/05	J02D-06*05 2A4A11		NOT USED	2A4A11	J04B-02/01	2C0B1-O0*01	6-185	CHANNEL 6 EXTERNAL DATA BIT 03	SC6EX03
2A4A11	J01D-08/07	J02D-08*07 2A4A11		NOT USED	2A4A11	J04B-04/03	2C0B1-T0*T1	6-185	CHANNEL 6 EXTERNAL DATA BIT 04	SC6EX04
2A4A11	J01D-10/09	J02D-10*09 2A4A11		NOT USED	2A4A11	J04B-06/05	2C0B1-X0*X1	6-185	CHANNEL 6 EXTERNAL DATA BIT 05	SC6EX05
2A4A11	J01E-02/01	J02E-02*01 2A4A11		NOT USED	2A4A11	J04B-08/07	2C0B1-C2*C3	6-185	CHANNEL 6 EXTERNAL DATA BIT 06	SC6EX06
2A4A11	J01E-04/03	J02E-04*03 2A4A11		NOT USED	2A4A11	J04B-10/09	2C0B1-H2*H3	6-185	CHANNEL 6 EXTERNAL DATA BIT 07	SC6EX07
2A4A11	J01E-06/05	J02E-06*05 2A4A11		NOT USED	2A4A11	J04C-02/01	2C0B1-N2*N3	6-185	CHANNEL 6 EXTERNAL DATA BIT 08	SC6EX08
2A4A11	J01E-08/07	J02E-08*07 2A4A11		NOT USED	2A4A11	J04C-04/03	2C0B1-L3*L2	6-185	CHANNEL 6 EXTERNAL DATA BIT 09	SC6EX09
2A4A11	J01E-10/09	J02E-10*09 2A4A11		NOT USED	2A4A11	J04C-06/05	2C0B1-R3*R2	6-185	CHANNEL 6 EXTERNAL DATA BIT 10	SC6EX10
2A4A11	J01F-02/01	J02F-02*01 2A4A11		NOT USED	2A4A11	J04C-08/07	2C0B1-X2*X3	6-185	CHANNEL 6 EXTERNAL DATA BIT 11	SC6EX11
2A4A11	J01F-04/03	J02F-04*03 2A4A11		NOT USED	2A4A11	J04C-10*09	2C0B1-V3*V2	6-185	CHL 6 EXTERNAL PARITY BIT 1	SC6EXP1
2A4A11	J01F-06/05	J02F-06*05 2A4A11		NOT USED	2A4A11	J04D-02/01	2C0A3-R2*R3	6-165	CHL 6 EXTERNAL BUSY SIGNAL	SC6EXRW
2A4A11	J01F-08/07	J02F-08*07 2A4A11		NOT USED	2A4A11	J04D-04/03	J03C-10/09 2A4A11	NOT USED	SC6EXRA	
					2A4A11	J04D-06/05	2C0A3-X0*X1	6-165	CHL 6 EXTERNAL READ SIGNAL	SC6EXRD
2A4A11	J02A-02/01	2C0A1-F0*F1	6-187	CHANNEL 6 EXTERNAL DATA BIT 12	2A4A11	J04D-08/07	2C0A3-T1*T0	6-165	CHL 6 EXTERNAL WRITE SIGNAL	SC6EXWR
2A4A11	J02A-04/03	2C0A1-J0*J1	6-187	CHANNEL 6 EXTERNAL DATA BIT 13	2A4A11	J04D-10/09	2C0A3-I3*I2	6-165	CHL 6 EXTERNAL CONNECT SIGNAL	SC6EXCN
2A4A11	J02A-06/05	2C0A1-L1*L0	6-187	CHANNEL 6 EXTERNAL DATA BIT 14	2A4A11	J04E-02*01	2C0A3-F2*F3	6-165	CHL 6 EXTERNAL SELECT SIGNAL	SC6EXSL
2A4A11	J02A-08/07	2C0A1-O0*01	6-187	CHANNEL 6 EXTERNAL DATA BIT 15	2A4A11	J04E-04*03	2C0B3-C3*C2	6-173	CHL 6 EXTERNAL DATA SIGNAL	SC6EXDS
2A4A11	J02A-10/09	2C0A1-T0*T1	6-187	CHANNEL 6 EXTERNAL DATA BIT 16	2A4A11	J04E-06*05	2C0B3-J2/J3	6-173	CHL 6 EXTERNAL REPLY SIGNAL	SC6EXRP
2A4A11	J02B-02/01	2C0A1-X0*X1	6-187	CHANNEL 6 EXTERNAL DATA BIT 17	2A4A11	J04E-08*07	2C0A3-E3/E2	6-165	CHL 6 EXTERNAL REJECT SIGNAL	SC6EXRJ
2A4A11	J02B-04/03	2C0A1-C2*C3	6-187	CHANNEL 6 EXTERNAL DATA BIT 18	2A4A11	J04E-10*09	2C0B3-I3/I2	6-173	CHL 6 EXTERNAL REJECT SIGNAL	SC6EXRJ
2A4A11	J02B-06/05	2C0A1-H2*H3	6-187	CHANNEL 6 EXTERNAL DATA BIT 19	2A4A11	J04F-02/01	2C0A3-N2/N3	6-165	CHL 6 EXTERNAL PARITY ERROR	SC6EXPE
2A4A11	J02B-08/07	2C0A1-M2*M3	6-187	CHANNEL 6 EXTERNAL DATA BIT 20	2A4A11	J04F-04/03	J03E-10/09 2A4A11	NOT USED	SC6EJA0	
2A4A11	J02B-10/09	2C0A1-L3*L2	6-187	CHANNEL 6 EXTERNAL DATA BIT 21	2A4A11	J04F-06/05	2C0B3-W0*W1	6-173	CHL 6 EXTERNAL WORD MARK	SC6EXWM
2A4A11	J02C-02/01	2C0A1-R3*R2	6-187	CHANNEL 6 EXTERNAL DATA BIT 22	2A4A11	J04F-08*07	2C0A3-O1*00	6-165	CHL 6 CLEAR TO EXTERNAL EQUIP	SC6EXCL
2A4A11	J02C-04/03	2C0A1-X2*X3	6-187	CHANNEL 6 EXTERNAL DATA BIT 23	2A4A11		J03F-06/05 2A4A11	NOT USED	SC6EJA1	
2A4A11	J02C-06/05	2C0A1-V3*V2	6-187	CHL 6 EXTERNAL PARITY BIT 2	2A4A11		J03F-08/07 2A4A11	NOT USED	SC6EJA2	
2A4A11	J02C-08*07	2C0B3-X0/X1	6-173	CHL 6 EXT 24 BIT DEVICE CONNTD						
2A4A11	J02C-10*09	J01C-10/09 2A4A11		NOT USED	2A4A12	J01A-02/01	2C0A0-E0*E1	6-191	CHANNEL 7 EXTERNAL DATA BIT 12	SC7EX12

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	
2A4A12	J01A-04/03	2C0A0-T0*I1	6-191	CHANNEL 7 EXTERNAL DATA BIT 13	2A4A12	J03D-06/05	2C0A2-I3*I2	6-167	CHL 7 EXTERNAL CONNECT SIGNAL	\$C7EXCN
2A4A12	J01A-06/05	2C0A0-M1*M0	6-191	CHANNEL 7 EXTERNAL DATA BIT 14	2A4A12	J03D-08/07	2C0A2-F2*F3	6-167	CHL 7 EXTERNAL SELECT SIGNAL	\$C7EXSL
2A4A12	J01A-08/07	2C0A0-N0*N1	6-191	CHANNEL 7 EXTERNAL DATA BIT 15	2A4A12	J03D-10/09	2C0B2-C3*C2	6-175	CHL 7 EXTERNAL DATA SIGNAL	\$C7EXDS
2A4A12	J01A-10/09	2C0A0-S0*S1	6-191	CHANNEL 7 EXTERNAL DATA BIT 16	2A4A12	J03E-02*01	2C0B2-J2/J3	6-175	CHL 7 EXTERNAL REPLY SIGNAL	\$C7EXRP
2A4A12	J01B-02/01	2C0A0-W0*W1	6-191	CHANNEL 7 EXTERNAL DATA BIT 17	2A4A12	J03E-04*03	2C0A2-E3/E2	6-167	CHL 7 EXTERNAL REJECT SIGNAL	\$C7EXRJ
2A4A12	J01B-04/03	2C0A0-B2*B3	6-191	CHANNEL 7 EXTERNAL DATA BIT 18	2A4A12	J03E-06*05	2C0B2-I3/I2	6-175	CHL 7 EXTERNAL REJECT SIGNAL	\$C7EXER
2A4A12	J01B-06/05	2C0A0-G2*G3	6-191	CHANNEL 7 EXTERNAL DATA BIT 19	2A4A12	J03E-08*07	2C0A2-N2/N3	6-167	CHL 7 EXTERNAL PARITY ERROR	\$C7EXPE
2A4A12	J01B-08/07	2C0A0-H2*H3	6-191	CHANNEL 7 EXTERNAL DATA BIT 20	2A4A12	J03E-10/09	J04E-10*09	2A4A12	NOT USED	\$C7EJA0
2A4A12	J01B-10/09	2C0A0-K3*K2	6-191	CHANNEL 7 EXTERNAL DATA BIT 21	2A4A12	J03F-02/01	2C0B2-W0*W1	6-175	CHL 7 EXTERNAL WORD MARK	\$C7EXWM
2A4A12	J01C-02/01	2C0A0-Q3*Q2	6-191	CHANNEL 7 EXTERNAL DATA BIT 22	2A4A12	J03F-04/03	2C0A2-O1*00	6-167	CHL 7 CLEAR TO EXTERNAL EQUIP	\$C7EXCL
2A4A12	J01C-04/03	2C0A0-W2*W3	6-191	CHANNEL 7 EXTERNAL DATA BIT 23	2A4A12	J03F-06/05	J04F-06*05	2A4A12	NOT USED	\$C7EJA1
2A4A12	J01C-06/05	2C0A0-U3*U2	6-191	CHL 7 EXTERNAL PARITY BIT 2	2A4A12	J03F-08/07	J04F-08*07	2A4A12	NOT USED	\$C7EJA2
2A4A12	J01C-08*07	2C0B2-X0/X1	6-175	CHL 7 EXT 24 BIT DEVICE CONNTD						
2A4A12	J01C-10/09	J02C-10*09	2A4A12	NOT USED	2A4A12	J04A-02/01	2C0B0-F0*F1	6-189	CHANNEL 7 EXTERNAL DATA BIT 00	\$C7EX00
2A4A12	J01D-02/01	J02D-02*01	2A4A12	NOT USED	2A4A12	J04A-04/03	2C0B0-J0*J1	6-189	CHANNEL 7 EXTERNAL DATA BIT 01	\$C7EX01
2A4A12	J01D-04/03	J02D-04*03	2A4A12	NOT USED	2A4A12	J04A-06/05	2C0B0-L1*L0	6-189	CHANNEL 7 EXTERNAL DATA BIT 02	\$C7EX02
2A4A12	J01D-06/05	J02D-06*05	2A4A12	NOT USED	2A4A12	J04A-08/07	2C0B0-O0*O1	6-189	CHANNEL 7 EXTERNAL DATA BIT 03	\$C7EX03
2A4A12	J01D-08/07	J02D-08*07	2A4A12	NOT USED	2A4A12	J04A-10/09	2C0B0-T0*T1	6-189	CHANNEL 7 EXTERNAL DATA BIT 04	\$C7EX04
2A4A12	J01D-10/09	J02D-10*09	2A4A12	NOT USED	2A4A12	J04B-02/01	2C0B0-X0*X1	6-189	CHANNEL 7 EXTERNAL DATA BIT 05	\$C7EX05
2A4A12	J01E-02/01	J02E-02*01	2A4A12	NOT USED	2A4A12	J04B-04/03	2C0B0-C2*C3	6-189	CHANNEL 7 EXTERNAL DATA BIT 06	\$C7EX06
2A4A12	J01E-04/03	J02E-04*03	2A4A12	NOT USED	2A4A12	J04B-06/05	2C0B0-H2*H3	6-189	CHANNEL 7 EXTERNAL DATA BIT 07	\$C7EX07
2A4A12	J01E-06/05	J02E-06*05	2A4A12	NOT USED	2A4A12	J04B-08/07	2C0B0-N2*N3	6-189	CHANNEL 7 EXTERNAL DATA BIT 08	\$C7EX08
2A4A12	J01E-08/07	J02E-08*07	2A4A12	NOT USED	2A4A12	J04B-10/09	2C0B0-L3*L2	6-189	CHANNEL 7 EXTERNAL DATA BIT 09	\$C7EX09
2A4A12	J01E-10/09	J02E-10*09	2A4A12	NOT USED	2A4A12	J04C-02/01	2C0B0-R3*R2	6-189	CHANNEL 7 EXTERNAL DATA BIT 10	\$C7EX10
2A4A12	J01F-02/01	J02F-02*01	2A4A12	NOT USED	2A4A12	J04C-04/03	2C0B0-X2*X3	6-189	CHANNEL 7 EXTERNAL DATA BIT 11	\$C7EX11
2A4A12	J01F-04/03	J02F-04*03	2A4A12	NOT USED	2A4A12	J04C-06/05	2C0B0-V3*V2	6-189	CHL 7 EXTERNAL PARITY BIT 1	\$C7EXP1
2A4A12	J01F-06/05	J02F-06*05	2A4A12	NOT USED	2A4A12	J04C-08/07	2C0A2-R2*R3	6-167	CHL 7 EXTERNAL BUSY SIGNAL	\$C7EXRW
2A4A12	J01F-08/07	J02F-08*07	2A4A12	NOT USED	2A4A12	J04C-10/09	J03C-10/09	2A4A12	NOT USED	\$C7EXRA
					2A4A12	J04D-02/01	2C0A2-X0*X1	6-167	CHL 7 EXTERNAL READ SIGNAL	\$C7EXRD
2A4A12	J02A-02/01	2C0A0-F0*F1	6-191	CHANNEL 7 EXTERNAL DATA BIT 12	2A4A12	J04D-04/03	2C0A2-T1*T0	6-167	CHL 7 EXTERNAL WRITE SIGNAL	\$C7EXWR
2A4A12	J02A-04/03	2C0A0-J0*J1	6-191	CHANNEL 7 EXTERNAL DATA BIT 13	2A4A12	J04D-06/05	2C0A2-I3*I2	6-167	CHL 7 EXTERNAL CONNECT SIGNAL	\$C7EXCN
2A4A12	J02A-06/05	2C0A0-L1*L0	6-191	CHANNEL 7 EXTERNAL DATA BIT 14	2A4A12	J04D-08/07	2C0A2-F2*F3	6-167	CHL 7 EXTERNAL SELECT SIGNAL	\$C7EXSL
2A4A12	J02A-08/07	2C0A0-O0*O1	6-191	CHANNEL 7 EXTERNAL DATA BIT 15	2A4A12	J04D-10/09	2C0B2-C3*C2	6-175	CHL 7 EXTERNAL DATA SIGNAL	\$C7EXDS
2A4A12	J02A-10/09	2C0A0-T0*T1	6-191	CHANNEL 7 EXTERNAL DATA BIT 16	2A4A12	J04E-02*01	2C0B2-J2/J3	6-175	CHL 7 EXTERNAL REPLY SIGNAL	\$C7EXRP
2A4A12	J02B-02/01	2C0A0-X0*X1	6-191	CHANNEL 7 EXTERNAL DATA BIT 17	2A4A12	J04E-04*03	2C0A2-E3/E2	6-167	CHL 7 EXTERNAL REJECT SIGNAL	\$C7EXRJ
2A4A12	J02B-04/03	2C0A0-C2*C3	6-191	CHANNEL 7 EXTERNAL DATA BIT 18	2A4A12	J04E-06*05	2C0B2-I3/I2	6-175	CHL 7 EXTERNAL REJECT SIGNAL	\$C7EXER
2A4A12	J02B-06/05	2C0A0-H2*H3	6-191	CHANNEL 7 EXTERNAL DATA BIT 19	2A4A12	J04E-08*07	2C0A2-N2/N3	6-167	CHL 7 EXTERNAL PARITY ERROR	\$C7EXPE
2A4A12	J02B-08/07	2C0A0-N2*N3	6-191	CHANNEL 7 EXTERNAL DATA BIT 20	2A4A12	J04E-10/09	J03E-10/09	2A4A12	NOT USED	\$C7EJA0
2A4A12	J02B-10/09	2C0A0-L3*L2	6-191	CHANNEL 7 EXTERNAL DATA BIT 21	2A4A12	J04F-02/01	2C0B2-W0*W1	6-175	CHL 7 EXTERNAL WORD MARK	\$C7EXWM
2A4A12	J02C-02/01	2C0A0-R3*R2	6-191	CHANNEL 7 EXTERNAL DATA BIT 22	2A4A12	J04F-04/03	2C0A2-O1*00	6-167	CHL 7 CLEAR TO EXTERNAL EQUIP	\$C7EXCL
2A4A12	J02C-04/03	2C0A0-X2*X3	6-191	CHANNEL 7 EXTERNAL DATA BIT 23	2A4A12	J04F-06*05	J03F-06*05	2A4A12	NOT USED	\$C7EJA1
2A4A12	J02C-06/05	2C0A0-V3*V2	6-191	CHL 7 EXTERNAL PARITY BIT 2	2A4A12	J04F-08*07	J03F-08/07	2A4A12	NOT USED	\$C7EJA2
2A4A12	J02C-08*07	2C0B2-X0/X1	6-175	CHL 7 EXT 24 BIT DEVICE CONNTD						
2A4A12	J02C-10*09	J01C-10/09	2A4A12	NOT USED	2A4A13	J01A-02*01	J02A-02/01	2A4A13	NOT USED	\$CCEX00
2A4A12	J02D-02*01	J01D-02/01	2A4A12	NOT USED	2A4A13	J01A-04*03	J02A-04/03	2A4A13	NOT USED	\$CCEX01
2A4A12	J02D-04*03	J01D-04/03	2A4A12	NOT USED	2A4A13	J01A-06*05	J02A-06/05	2A4A13	NOT USED	\$CCEX02
2A4A12	J02D-06*05	J01D-06/05	2A4A12	NOT USED	2A4A13	J01A-08*07	J02A-08/07	2A4A13	NOT USED	\$CCEX03
2A4A12	J02D-08*07	J01D-08/07	2A4A12	NOT USED	2A4A13	J01A-10*09	J02A-10/09	2A4A13	NOT USED	\$CCEX04
2A4A12	J02D-10*09	J01D-10/09	2A4A12	NOT USED	2A4A13	J01B-02*01	J02B-02/01	2A4A13	NOT USED	\$CCEX05
2A4A12	J02E-02*01	J01E-02/01	2A4A12	NOT USED	2A4A13	J01B-04*03	J02B-04/03	2A4A13	NOT USED	\$CCEX06
2A4A12	J02E-04*03	J01E-04/03	2A4A12	NOT USED	2A4A13	J01B-06*05	J02B-06/05	2A4A13	NOT USED	\$CCEX07
2A4A12	J02E-06*05	J01E-06/05	2A4A12	NOT USED	2A4A13	J01B-08*07	J02B-08/07	2A4A13	NOT USED	\$CCEX08
2A4A12	J02E-08*07	J01E-08/07	2A4A12	NOT USED	2A4A13	J01B-10*09	J02B-10/09	2A4A13	NOT USED	\$CCEX09
2A4A12	J02E-10*09	J01E-10/09	2A4A12	NOT USED	2A4A13	J01C-02*01	J02C-02/01	2A4A13	NOT USED	\$CCEX10
2A4A12	J02F-02*01	J01F-02/01	2A4A12	NOT USED	2A4A13	J01C-04*03	J02C-04/03	2A4A13	NOT USED	\$CCEX11
2A4A12	J02F-04*03	J01F-04/03	2A4A12	NOT USED	2A4A13	J01C-06*05	J02C-06/05	2A4A13	NOT USED	\$CCEXP1
2A4A12	J02F-06*05	J01F-06/05	2A4A12	NOT USED	2A4A13	J01C-10*09	2B0B5-W3/W2	6-107	EXTERNAL READ - B CABLE	\$CBEXR
2A4A12	J02F-08*07	J01F-08/07	2A4A12	NOT USED	2A4A13	J01D-02*01	2B0B5-C2/C3	6-107	EXTERNAL READ - A CABLE	\$CAEXRD
					2A4A13	J01D-04*03	2B0B5-Q3/Q2	6-107	EXTERNAL WRITE - A CABLE	\$CAEXWR
2A4A12	J03A-02/01	2C0B0-E0*E1	6-189	CHANNEL 7 EXTERNAL DATA BIT 00	2A4A13	J01D-06*05	2B0B5-S2/S3	6-107	EXTERNAL CONN/FCN - A CABLE	\$CAEXCF
2A4A12	J03A-04/03	2C0B0-I0*I1	6-189	CHANNEL 7 EXTERNAL DATA BIT 01	2A4A13	J01D-08*07	2B0B5-S2/S3	6-107	EXTERNAL CONN/FCN - A CABLE	\$CAEXCF
2A4A12	J03A-06/05	2C0B0-M1*M0	6-189	CHANNEL 7 EXTERNAL DATA BIT 02	2A4A13	J01D-10*09	2B0B5-E3/E2	6-107	EXTERNAL DATA SIGNAL - A CABLE	\$CAEXDS
2A4A12	J03A-08/07	2C0B0-N0*N1	6-189	CHANNEL 7 EXTERNAL DATA BIT 03	2A4A13	J01E-02/01	2B0B5-K2*K1	6-107	EXTERNAL REPLY - CABLE C	\$CCEXP
2A4A12	J03A-10/09	2C0B0-S0*S1	6-189	CHANNEL 7 EXTERNAL DATA BIT 04	2A4A13	J01E-04/03	2B0B5-M3*M2	6-107	EXTERNAL REJECT - CABLE C	\$CCEXRJ
2A4A12	J03B-02/01	2C0B0-W0*W1	6-189	CHANNEL 7 EXTERNAL DATA BIT 05	2A4A13	J01E-06/05	2B0B5-O2*O3	6-107	EXTERNAL EOR - CABLE A	\$CAEXER
2A4A12	J03B-04/03	2C0B0-B2*B3	6-189	CHANNEL 7 EXTERNAL DATA BIT 06	2A4A13	J01E-10*09	2B0B5-I2/I3	6-107	EXTERNAL WRITE - CABLE B	\$CBEXR
2A4A12	J03B-06/05	2C0B0-G2*G3	6-189	CHANNEL 7 EXTERNAL DATA BIT 07	2A4A13	J01F-06*05	2B0B5-U2/U3	6-107	EXTERNAL DATA SIGNAL - B CABLE	\$CBEXDS
2A4A12	J03B-08/07	2C0B0-M2*M3	6-189	CHANNEL 7 EXTERNAL DATA BIT 08	2A4A13	J01F-08/07	2B0B5-X3*X2	6-107	EXTERNAL EOR - CABLE B	\$CBEXER
2A4A12	J03B-10/09	2C0B0-K3*K2	6-189	CHANNEL 7 EXTERNAL DATA BIT 09						
2A4A12	J03C-02/01	2C0B0-Q3*Q2	6-189	CHANNEL 7 EXTERNAL DATA BIT 10	2A4A13	J02A-02/01	J01A-02*01	2A4A13	NOT USED	\$CCEX00
2A4A12	J03C-04/03	2C0B0-W2*W3	6-189	CHANNEL 7 EXTERNAL DATA BIT 11	2A4A13	J02A-04/03	J01A-04*03	2A4A13	NOT USED	\$CCEX01
2A4A12	J03C-06/05	2C0B0-U3*U2	6-189	CHL 7 EXTERNAL PARITY BIT 1	2A4A13	J02A-06/05	J01A-06*05	2A4A13	NOT USED	\$CCEX02
2A4A12	J03C-08/07	2C0A2-R2*R3	6-167	CHL 7 EXTERNAL BUSY SIGNAL	2A4A13	J02A-08/07	J01A-08*07	2A4A13	NOT USED	\$CCEX03
2A4A12	J03C-10/09	J04C-10*09	2A4A12	NOT USED	2A4A13	J02A-10/09	J01A-10*09	2A4A13	NOT USED	\$CCEX04
2A4A12	J03D-02/01	2C0A2-X0*X1	6-167	CHL 7 EXTERNAL READ SIGNAL	2A4A13	J02B-02/01	J01B-02*01	2A4A13	NOT USED	\$CCEX05
2A4A12	J03D-04/03	2C0A2-T1*T0	6-167	CHL 7 EXTERNAL WRITE SIGNAL	2A4A13	J02B-04/03	J01B-04*03	2A4A13	NOT USED	\$CCEX06

CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME	CONNECTOR	ORIGIN	PAGE	DEFINITION	SIG NAME
2A4A13	J02B-06/05		J01B-06*05 2A4A13	NOT USED	2A4A15	J01G-02*	6- 5	CHAN 3 24-BIT MODE	C3EQ07
2A4A13	J02B-08/07		J01B-08*07 2A4A13	NOT USED	2A4A15	J01H-01*	6-139	CHAN 3 12-BIT IDENT FROM OU GROUND PIN	C33506
2A4A13	J02B-10/09		J01B-10*09 2A4A13	NOT USED					
2A4A13	J02C-02/01		J01C-02*01 2A4A13	NOT USED	2A4A15	J01H-02*	6- 5	CHAN 3 12-BIT MODE	C3EQ06
2A4A13	J02C-04/03		J01C-04*03 2A4A13	NOT USED	2A4A15	J01J-01*	6-169	CHAN 4 24-BIT MODE IDENTIFIER	C43507
2A4A13	J02C-06/05		J01C-06*05 2A4A13	NOT USED	2A4A15	J01J-02*	6- 7	CHAN 4 24-BIT MODE	C4EQ07
2A4A13	J02C-10*09		2B0B5-C2/C3	EXTERNAL READ - A CABLE	2A4A15	J01K-01*	6-169	CHAN 4 12-BIT IDENT FROM OU GROUND PIN	C43506
2A4A13	J02D-02*01		2B0B5-W3/W2	EXTERNAL READ - B CABLE					
2A4A13	J02D-04*03		2B0B5-I2/I3	EXTERNAL WRITE - CABLE B					
2A4A13	J02D-06*05		2B0B5-G2/G3	EXTERNAL CONN/FCN - B CABLE	2A4A15	J01K-02*	6- 7	CHAN 4 12-BIT MODE	C4EQ06
2A4A13	J02D-08*07		2B0B5-G2/G3	EXTERNAL CONN/FCN - B CABLE	2A4A15	J01L-01*	6-171	CHAN 5 24-BIT MODE IDENTIFIER	C53507
2A4A13	J02D-10*09		2B0B5-U2/U3	EXTERNAL DATA SIGNAL - B CABLE	2A4A15	J01L-02*	6- 7	CHAN 5 24-BIT MODE	C5EQ07
2A4A13	J02E-02/01		2B0B5-K2*K3	EXTERNAL REPLY - CABLE C	2A4A15	J01M-01*	6-171	CHAN 5 12-BIT IDENT FROM OU GROUND PIN	C53506
2A4A13	J02E-04/03		2B0B5-M3*M2	EXTERNAL REJECT - CABLE C					
2A4A13	J02E-06/05		2B0B5-X3*X2	EXTERNAL EOR - CABLE B					
2A4A13	J02E-10*09		2B0B5-Q3/Q2	EXTERNAL WRITE - A CABLE	2A4A15	J01M-02*	6- 7	CHAN 5 12-BIT MODE	C5EQ06
2A4A13	J02F-06*05		2B0B5-E3/E2	EXTERNAL DATA SIGNAL - A CABLE	2A4A15	J01N-01*	6-173	CHAN 6 24-BIT MODE IDENTIFIER	C63507
2A4A13	J02F-08/07		2B0B5-O2*03	EXTERNAL EOR - CABLE A	2A4A15	J01N-02*	6- 7	CHAN 6 24-BIT MODE	C6EQ07
					2A4A15	J01P-01*	6-173	CHAN 6 12-BIT IDENT FROM OU GROUND PIN	C63506
2A4A13	J03A-02/01		J04D-02*01 2A4A13	SCBEXI0					
2A4A13	J03A-04/03		J04D-04*03 2A4A13	SCBEXI1					
2A4A13	J03A-06/05		J04D-06*05 2A4A13	SCBEXI2	2A4A15	J01P-02*	6- 7	CHAN 6 12-BIT MODE	C6EQ06
2A4A13	J03A-08/07		J04D-08*07 2A4A13	SCBEXI3	2A4A15	J01R-01*	6-175	CHAN 7 24-BIT IDENTIFIER	C73507
2A4A13	J03A-10/09		J04D-10*09 2A4A13	SCBEXI4	2A4A15	J01R-02*	6- 7	CHAN 7 24-BIT MODE	C7EQ07
2A4A13	J03B-02/01		J04E-02*01 2A4A13	SCBEXI5	2A4A15	J01S-01*	6-175	CHAN 7 12-BIT IDENT FROM OU GROUND PIN	C73506
2A4A13	J03B-04/03		J04E-04*03 2A4A13	SCBEXI6					
2A4A13	J03B-06/05		J04E-06*05 2A4A13	SCBEXI7					
2A4A13	J03B-08/07		J04E-10*09 2A4A13	SCBEXOV					
2A4A13	J03D-02*01		J04A-02/01 2A4A13	SCAEXI0	2A4A15	J01S-02*	6- 7	CHAN 7 12-BIT MODE	C7EQ06
2A4A13	J03D-04*03		J04A-04/03 2A4A13	SCAEXI1	2A4A15	J01T-03*		INTERRUPT BIAS SWITCH FOR BIT7	INTSW7
2A4A13	J03D-06*05		J04A-06/05 2A4A13	SCAEXI2	2A4A15	J01U-03*		INTERRUPT BIAS SWITCH FOR BIT6	INTSW6
2A4A13	J03D-08*07		J04A-08/07 2A4A13	SCAEXI3					
2A4A13	J03D-10*09		J04A-10/09 2A4A13	SCAEXI4					
2A4A13	J03E-02*01		J04B-02/01 2A4A13	SCAEXI5					
2A4A13	J03E-04*03		J04B-04/03 2A4A13	SCAEXI6					
2A4A13	J03E-06*05		J04B-06/05 2A4A13	SCAEXI7					
2A4A13	J03E-10*09		J04B-08/07 2A4A13	SCAEXOV					
2A4A13	J04A-02/01		J03D-02*01 2A4A13	SCAEXI0					
2A4A13	J04A-04/03		J03D-04*03 2A4A13	SCAEXI1					
2A4A13	J04A-06/05		J03D-06*05 2A4A13	SCAEXI2					
2A4A13	J04A-08/07		J03D-08*07 2A4A13	SCAEXI3					
2A4A13	J04A-10/09		J03D-10*09 2A4A13	SCAEXI4					
2A4A13	J04B-02/01		J03E-02*01 2A4A13	SCAEXI5					
2A4A13	J04B-04/03		J03E-04*03 2A4A13	SCAEXI6					
2A4A13	J04B-06/05		J03E-06*05 2A4A13	SCAEXI7					
2A4A13	J04B-08/07		J03E-10*09 2A4A13	SCAEXOV					
2A4A13	J04D-02*01		J03A-02/01 2A4A13	SCBEXI0					
2A4A13	J04D-04*03		J03A-04/03 2A4A13	SCBEXI1					
2A4A13	J04D-06*05		J03A-06/05 2A4A13	SCBEXI2					
2A4A13	J04D-08*07		J03A-08/07 2A4A13	SCBEXI3					
2A4A13	J04D-10*09		J03A-10/09 2A4A13	SCBEXI4					
2A4A13	J04E-02*01		J03B-02/01 2A4A13	SCBEXI5					
2A4A13	J04E-04*03		J03B-04/03 2A4A13	SCBEXI6					
2A4A13	J04E-06*05		J03B-06/05 2A4A13	SCBEXI7					
2A4A13	J04E-10*09		J03B-08/07 2A4A13	SCBEXOV					
2A4A15	J01A-01*	2A0A7-R0	6-133	CHAN 0 24-BIT MODE IDENTIFIER	C03507				
2A4A15	J01A-02*	2B1A0-P2	6- 5	CHAN 0 24-BIT MODE	C0EQ07				
2A4A15	J01B-01*	2A0A7-R1	6-133	CHAN 0 12-BIT IDENT FROM OU GROUND PIN	C03506				
2A4A15	J01B-02*	2B1A0-R2	6- 5	CHAN 0 12-BIT MODE	C0EQ06				
2A4A15	J01C-01*	2A0A6-R0	6-135	CHAN 1 24-BIT MODE IDENTIFIER	C13507				
2A4A15	J01C-02*	2B1A0-P3	6- 5	CHAN 1 24-BIT MODE	C1EQ07				
2A4A15	J01D-01*	2A0A6-R1	6-135	CHAN 1 12-BIT IDENT FROM OU GROUND PIN	C13506				
2A4A15	J01D-02*	2B1A0-R3	6- 5	CHAN 1 12-BIT MODE	C1EQ06				
2A4A15	J01E-01*	2A0A3-R0	6-137	CHAN 2 24-BIT MODE IDENTIFIER	C23507				
2A4A15	J01E-02*	2B1A0-O3	6- 5	CHAN 2 24-BIT MODE	C2EQ07				
2A4A15	J01F-01*	2A0A3-R1	6-137	CHAN 3 12-BIT IDENT FROM OU GROUND PIN	C23506				
2A4A15	J01F-02*	2B1A0-Q3	6- 5	CHAN 2 12-BIT MODE	C2EQ06				
2A4A15	J01G-01*	2A0A2-R0	6-139	CHAN 3 24-BIT IDENTIFIER	C33507				



CONNECTOR	ORIGIN	PAGE	DEFINITION	CONNECTOR	ORIGIN	PAGE	DEFINITION
1A2A06	J01A-02/01	3-125	MAINT REG BIT 06	1A2A06	J02B-10/09	3- 23	ARI. FNC. 66
1A2A06	J01A-04/03	3-127	MAINT REG BIT 13	1A2A06	J02C-02/01	3- 23	ARI. FNC. 65
1A2A06	J01A-06/05	3-125	MAINT REG BIT 02	1A2A06	J02C-04/03	3- 23	ARI. FNC. 70
1A2A06	J01A-08/07	3-125	MAINT REG BIT 00	1A2A06	J02C-06/05	3- 23	ARI. FNC. 67
1A2A06	J01A-10/09	3-125	MAINT REG BIT 01	1A2A06	J02C-08/07	3- 23	ARI. FNC. 64
1A2A06	J01B-02/01	3-125	MAINT REG BIT 05	1A2A06	J02C-10*09	2- 17	BDP INSTRUCTION IS NO-OP
1A2A06	J01B-04/03	3-125	MAINT REG BIT 04	1A2A06	J02D-02*01	3- 9	(BCD FAULT) (BDP COMPLETE) (H03)
1A2A06	J01B-06/05	3-125	MAINT REG BIT 03	1A2A06	J02D-04/03		CLEAR BDP OR ENABLE ROP+STO
1A2A06	J01B-08/07	2- 15	INCREMENT FOR BDP COMPLETE	1A2A06	J02D-04/03		PRIORITY (AT2)
1A2A06	J01B-10*09	2- 17	NOT DECREMENT ON/ADDRESS MOD.	1A2A06	J02D-06/05	3- 9	66.0 EXIT RESUME (ARITH TIME2)
1A2A06	J01C-02*01	2- 15	(EDIT) (NOT FIRST CYCLE) (SPECIAL INCREMENT CYCLE FOR F1 ADDRESS PRECEDING ADDR TO S ON ROPC)	1A2A06	J02D-08*07	3- 3	NOT (64+65+66+67+70.6+70.7)
1A2A06	J01C-04*03	2- 15	ROPC (FIRST CYCLE EDIT+ 67.(0+1))-BLOCK INCR.F2	1A2A06	J02D-10*09	3- 13	ENABLE I0 TO I4 FOR BDP
1A2A06	J01C-06*05	3- 41	READ A OPERAND REQUEST	1A2A06	J02E-02*01	3- 13	D5-K8-I3-I5-O2 FOR 64+65+67+ 66.(1-5)+70.6+66.0 EXIT PATH
1A2A06	J01C-08*07	2- 7	STORE MEMORY REQUEST	1A2A06	J02E-04/03		LEGAL WRITE FOR BDP
1A2A06	J01C-10*09	2- 19	READ A OPERAND REQUEST	1A2A06	J02E-06*05		READ C OPERAND REQUEST (EDIT+ 67(0+1))
1A2A06	J01D-02*01	2- 7	READ OPERAND REQUEST	1A2A06	J02E-08/07	02- 43	INTERRUPT PRESENT
1A2A06	J01D-04/03	2- 7	START BDP PULSE	1A2A06	J02E-09		NO (INTERRUPT PRESENT)
1A2A06	J01D-06*05	2- 9	NOT BDP RESUME PULSE FOR STORAGE REQUEST OR EXIT RESUME	1A2A06	J02E-10		BDP FAST MARGIN
1A2A06	J01D-08*07	3- 15	BIT 13 OF MAINTENANCE REGISTER	1A2A06	J02F-02/01		BDP SLOW MARGIN
1A2A06	J01D-10*09	3- 15	BIT 02 OF MAINTENANCE REGISTER	1A2A06	J02F-04/03	03- 7	(66.0 ARITH RESUME) (ARITH I0)
1A2A06	J01E-02*01	3- 15	MAINTENANCE REGISTER,BIT 03	1A2A06	J02F-06/05	2- 43	66.0 RESUME TO BDP (ARITH I0)
1A2A06	J01E-04*03	3- 15	MAINTENANCE REGISTER,BIT 05	1A2A06	J02F-08*07	2- 49	ILLEGAL WRITE INTERRUPT FF
1A2A06	J01E-06*05	3- 15	BIT 04 OF MAINTENANCE REGISTER	1A2A06	J03A-02/01	2- 21	MASTER CLEAR+INTERNAL CLEAR
1A2A06	J01E-08*07	3- 15	MAINTENANCE REGISTER,BIT 01	1A2A06	J03A-04/03		RNI TO THE NEXT INST FOR
1A2A06	J01E-10*09	3- 15	BIT 00 OF MAINTENANCE REGISTER	1A2A06	J03A-06*05		(NOT 2ND PASS) (OPERATION COM-
1A2A06	J01F-02*01	3- 3	BIT 06 OF MAINTENANCE REGISTER	1A2A06	J03A-08*07		plete) (NOT ILL. WRITE)+(NO-OP)
1A2A06	J01F-04*03	3- 7	BDP INSTRUCTION (NOT ROPC)	1A2A06	J03A-10*09		(NOT INT STOP) (NOT ILL. WRITE)
1A2A06	J01F-06*05	3- 5	BDP INSTRUCTION (NOT ROPA)	1A2A06	J03B-02*01		+MAINTENANCE STOP
1A2A06	J01F-08*07	3- 3	ADVANCE-START ARITH	1A2A06	J03B-04*03	2- 71	F1 REGISTER BIT 0
1A2A06	J02A-02/01	3- 29	F0 BIT 15 (FOR 70.X XLIN)	1A2A06	J03B-06*05	2- 71	F1 REGISTER BIT 1
1A2A06	J02A-04*03	3- 41	STORE COMPLEMENT OF AQ ON 66.0	1A2A06	J03B-08*07	4- 39	GATE J1,BITS 12-19, TO J3
1A2A06	J02A-06/05	2- 35	F1 REGISTER BIT 21	1A2A06	J03B-10*09	4- 39	GATE J1,BITS 6-13, TO J3
1A2A06	J02A-08/07	3- 29	F0 BIT 17 (FOR 70.X XLIN)	1A2A06	J03C-02*01	4- 39	GATE J2,BITS 0-5, TO J4
1A2A06	J02A-10/09	2- 35	F1 REGISTER BIT 22	1A2A06	J03C-04*03	4- 39	GATE J2,BITS 6-11, TO J4
1A2A06	J02B-02*01	3- 41	66.0 XLIN TO ARITH AFTER RNI 3	1A2A06	J03C-06/05	4- 39	GATE J2,BITS 12-17, TO J4
1A2A06	J02B-04/03	3- 29	F0 BIT 16 (FOR 70.X XLIN)	1A2A06	J03C-08/07	2- 37	GATE J1,BITS 3-7, TO J3
1A2A06	J02B-06*05	3- 41	LAST CHARACTER	1A2A06	J03C-10/09	2- 37	PARTIAL WRITE,BITS 00-05
1A2A06	J02B-08/07	2- 35	F1 REGISTER BIT 23	1A2A06	J03D-02/01	2- 37	PARTIAL WRITE,BITS 12-17
				1A2A06	J03D-04/03	2- 37	PARTIAL WRITE,BITS 18-23
				1A2A06	J03D-06/05	2- 37	PARTIAL WRITE,BITS 06-11
						2- 37	F0 REG,BIT 1, TO BDP
						2- 37	F0 REG,BIT 0, TO BDP
						4- 39	J1 TO J3 BIT 00
						4- 39	J1 TO J3 BIT 01
						4- 39	J1 TO J3 BIT 06
						4- 39	J1 TO J3 BIT 07



CONNECTOR	ORIGIN	PAGE	DEFINITION	CONNECTOR	ORIGIN	PAGE	DEFINITION
1A2A06	J03D-08/07	4-39	J1 TO J3 BIT 03	1A2A06	J06A-02/01	4-	ASCII CHAR BIT 1(BCD TO ASCII)
1A2A06	J03D-10/09	4-39	J2 TO J4 BIT 02	1A2A06	J06A-04/03	4-	ASCII CHAR BIT 2(BCD TO ASCII)
1A2A06	J03E-02/01	4-39	J2 TO J4 BIT 00	1A2A06	J06A-06/05	4-	ASCII CHAR BIT 4(BCD TO ASCII)
1A2A06	J03E-04/03	4-39	J1 TO J3 BIT 02	1A2A06	J06A-08/07	4-	ASCII CHAR BIT 3(BCD TO ASCII)
1A2A06	J03E-06/05	4-39	J1 TO J3 BIT 05	1A2A06	J06A-10/09	4-	ASCII CHAR BIT 6(BCD TO ASCII)
1A2A06	J03E-08/07	4-39	J1 TO J3 BIT 04	1A2A06	J06B-02/01	4-	ASCII CHAR BIT 5(BCD TO ASCII)
1A2A06	J03E-10/09	4-39	J2 TO J4 BIT 03	1A2A06	J06B-04/03	4-	BCD CHAR BIT 1 (ASCII TO BCD)
1A2A06	J03F-01	4-39	J2 TO J4 BIT 05	1A2A06	J06B-06/05	4-	BCD CHAR BIT 0 (ASCII TO BCD)
1A2A06	J03F-04/03	4-39	J2 TO J4 BIT 04	1A2A06	J06B-08/07	4-	ASCII CHAR BIT 0(BCD TO ASCII)
1A2A06	J03F-06/05	4-39	J2 TO J4 BIT 01	1A2A06	J06B-10/09	4-	BCD CHAR BIT 3 (ASCII TO BCD)
1A2A06	J03F-08/07	4-39	J2 TO J4 BIT 01	1A2A06	J06C-02/01	4-	BCD CHAR BIT 2 (ASCII TO BCD)
1A2A06	J04A-02*01	2-15	INTERRUPT START + FETCH SIGN 1	1A2A06	J06C-04/03	4-	BCD CHAR BIT 4 (ASCII TO BCD)
1A2A06	J04A-04*03	2-21	NOI((CONDITION REG=01)(70.0))+ (CONDITION REG=00)(70.1))+ (CONDITION REG=10)(70.2))	1A2A06	J06C-06/05	4-	BCD CHAR BIT 5 (ASCII TO BCD)
1A2A06	J04A-06*05	2-21	ADD 3 TO P REGISTER	1A2A06	J06C-08*07	4-	J3 TO W1 BIT 00
1A2A06	J04A-08/07	3-125	I9 BIT 07 TO W5, L2, FORCE *	1A2A06	J06C-10*09	4-	J3 TO W0 BIT 00
1A2A06	J04A-10/09	3-127	I9 BIT 14 TO W3, L1, BCD FAULT	1A2A06	J06D-02*01	4-	J3 TO W0 BIT 01
1A2A06	J04B-02/01	3-127	I9 BIT 13 TO W3, L1, CARRY A	1A2A06	J06D-04*03	4-	J3 TO W1 BIT 02
1A2A06	J04B-04/03	3-127	I9 BIT 12 TO W3, L1, 2ND PASS	1A2A06	J06D-06*05	4-	J3 TO W1 BIT 03
1A2A06	J04B-06/05	3-127	I9 BIT 21 TO W3 AND L1	1A2A06	J06D-08*07	4-	J3 TO W0 BIT 02
1A2A06	J04B-08/07	3-125	I9 BIT 04 TO W5, L2, FLTG SIGN	1A2A06	J06D-10*09	4-	J3 TO W1 BIT 01
1A2A06	J04B-10/09	3-125	I9 BIT 19 TO W3 AND L1	1A2A06	J06E-02*01	4-	J3 TO W1 BIT 05
1A2A06	J04C-02/01	3-125	I9 BIT 06 TO W5, L2, FORCE +	1A2A06	J06E-04*03	4-	J3 TO W1 BIT 04
1A2A06	J04C-04/03	3-125	I9 BIT 17 TO W3 AND L1	1A2A06	J06E-06*05	4-	J3 TO W0 BIT 05
1A2A06	J04C-06/05	3-125	I9 BIT 05 TO W5, L2, FORCE \$	1A2A06	J06E-08*07	4-	J3 TO W0 BIT 03
1A2A06	J04C-08/07	3-127	I9 BIT 23 TO W3 AND L1	1A2A06	J06E-10*09	4-	J3 TO W0 BIT 04
1A2A06	J04C-10/09	3-125	I9 BIT 00 TO W5, L2, COND REG0	1A2A06	P01A-02*01	4-27	MAINT REG BIT 06
1A2A06	J04D-02/01	3-125	I9 BIT 01 TO W5, L2, COND REG1	1A2A06	P01A-04*03	4-27	MAINT REG BIT 13
1A2A06	J04D-04/03	3-127	I9 BIT 22 TO W3 AND L1	1A2A06	P01A-06*05	4-27	MAINT REG BIT 02
1A2A06	J04D-06/05	3-125	I9 BIT 16 TO W3 AND L1	1A2A06	P01A-08*07	4-27	MAINT REG BIT 00
1A2A06	J04D-08/07	3-125	I9 BIT 18 TO W3 AND L1	1A2A06	P01A-10*09	4-27	MAINT REG BIT 01
1A2A06	J04D-10/09	3-125	I9 BIT 02 TO W5, L2, CR OR DB	1A2A06	P01B-02*01	4-27	MAINT REG BIT 05
1A2A06	J04E-02/01	3-127	I9 BIT 20 TO W3 AND L1	1A2A06	P01B-04*03	4-27	MAINT REG BIT 04
1A2A06	J04E-04/03	3-125	I9 BIT 03 TO W5, L2, ZERO SUPR	1A2A06	P01B-06*05	4-27	MAINT REG BIT 03
1A2A06	J04E-06/05	3-127	I9 BIT 15 TO W3 AND L1	1A2A06	P01B-08*07	4-11	INCREMENT FOR BDP COMPLETE
1A2A06	J04E-08/07	3-127	I9 BIT 10 TO W5, L2, SIGNS #	1A2A06	P01B-10/09	4-27	NOI(DECREMEND ON ADDRESS MOD)
1A2A06	J04E-10/09	3-127	I9 BIT 11 TO W5, L2, INT START	1A2A06	P01C-02/01	4-11	(EDIT)(NOT FIRST CYCLE)(SPE- INCREMENT CYCLE FOR F1 ADDRESS PRECEDING ADDR TO 3 ON ROPC)
1A2A06	J04F-02/01	3-127	I9 BIT 09 TO W5, L2, OPERAND=0	1A2A06	P01C-04/03	4-9	ROPC(FIRST CYCLE EDIT+ 67:(0*1))-BLOCK INCR.F2
1A2A06	J04F-04/03	3-127	I9 BIT 08 TO W5, L2, FORC FLTG	1A2A06	P01C-06/05	4-11	READ A OPERAND REQUEST
1A2A06	J05A-02*01	3-107	D5 TO I3 BIT 04	1A2A06	P01C-08/07	4-11	STORE MEMORY REQUEST
1A2A06	J05A-04*03	3-107	D5 TO I3 BIT 03	1A2A06	P01C-10/09	4-11	READ A OPERAND REQUEST
1A2A06	J05A-06*05	3-107	D5 TO I3 BIT 00	1A2A06	P01D-02/01	4-11	READ OPERAND REQUEST
1A2A06	J05A-08*07	3-107	D5 TO I3 BIT 02	1A2A06	P01D-04*03	4-11	START BDP PULSE
1A2A06	J05A-10*09	3-107	D5 TO I3 BIT 01	1A2A06	P01D-06/05	4-11	START BDP PULSE
1A2A06	J05B-02*01	3-107	D5 TO I3 BIT 05	1A2A06	P01D-08/07	4-11	NOI BDP RESUME PULSE FOR STORAGE REQUEST OR EXIT RESUME
1A2A06	J05B-04*03	3-109	D5 TO I3 BIT 08	1A2A06	P01D-10/09	04-27	BIT 13 OF MAINTENANCE REGISTER
1A2A06	J05B-06*05	3-109	D5 TO I3 BIT 09	1A2A06	P01E-02/01	04-27	BIT 02 OF MAINTENANCE REGISTER
1A2A06	J05B-08*07	3-109	D5 TO I3 BIT 10	1A2A06	P01E-04/03	04-27	MAINTENANCE REGISTER,BIT 03
1A2A06	J05B-10*09	3-109	D5 TO I3 BIT 11	1A2A06	P01E-06/05	04-27	MAINTENANCE REGISTER,BIT 05
1A2A06	J05C-02*01	3-111	D5 TO I3 BIT 17				
1A2A06	J05C-04*03	3-111	D5 TO I3 BIT 16				
1A2A06	J05C-06*05	3-111	D5 TO I3 BIT 15				
1A2A06	J05C-08*07	3-111	D5 TO I3 BIT 14				
1A2A06	J05C-10*09	3-111	D5 TO I3 BIT 12				
1A2A06	J05D-02*01	3-111	D5 TO I3 BIT 13				
1A2A06	J05D-04*03	3-113	D5 TO I3 BIT 20				
1A2A06	J05D-06*05	3-113	D5 TO I3 BIT 21				
1A2A06	J05D-08*07	3-109	D5 TO I3 BIT 07				
1A2A06	J05D-10*09	3-109	D5 TO I3 BIT 06				
1A2A06	J05E-02*01	3-113	D5 TO I3 BIT 18				
1A2A06	J05E-04*03	3-113	D5 TO I3 BIT 22				
1A2A06	J05E-06*05	3-113	D5 TO I3 BIT 19				
1A2A06	J05E-08*07	3-113	D5 TO I3 BIT 23				
1A2A06	J05E-10*09	3-41	(BDP INSTRUCTION)(NOT A FIELD LEGAL CHARACTER)				

CONNECTOR	ORIGIN	PAGE	DEFINITION
1A2A06	P01E-06/05	4- 27	BIT 04 OF MAINTENANCE REGISTER
1A2A06	P01E-08/07	4- 27	MAINTENANCE REGISTER, BIT 01
1A2A06	P01E-10/09	4- 27	BIT 00 OF MAINTENANCE REGISTER
1A2A06	P01F-02/01	4- 27	BIT 06 OF MAINTENANCE REGISTER
1A2A06	P01F-04/03	4- 11	BDP INSTRUCTION (NOT ROPC)
1A2A06	P01F-06/05	4- 11	BDP INSTRUCTION (NOT ROPA)
1A2A06	P01F-08/07	4- 9	ADVANCE-START ARITH
1A2A06	P02A-02*01	4- 29	F0 BIT 15 (FOR 70.X XLTN)
1A2A06	P02A-04/03	4- 1	STORE COMPLEMENT OF AW ON 66.0
1A2A06	P02A-06*05	4- 29	F1 REGISTER BIT 21
1A2A06	P02A-08*07	4- 29	F0 BIT 17 (FOR 70.X XLTN)
1A2A06	P02A-10*09	4- 29	F1 REGISTER BIT 22
1A2A06	P02B-02/01	4- 21	66.0 XLTN TO ARITH AFTER RNI 3
1A2A06	P02B-04*03	4- 29	F0 BIT 16 (FOR 70.X XLTN)
1A2A06	P02B-06/05	4- 1	LAST CHARACTER
1A2A06	P02B-08*07	4- 29	F1 REGISTER BIT 23
1A2A06	P02B-10*09	4- 29	ARI. FNC. 66
1A2A06	P02C-02*01	4- 29	ARI. FNC. 65
1A2A06	P02C-04*03	4- 33	ARI. FNC. 70
1A2A06	P02C-06*05	4- 29	ARI. FNC. 67
1A2A06	P02C-08*07	4- 29	ARI. FNC. 64
1A2A06	P02C-10/09	4- 21	BDP INSTRUCTION IS NO-OP
1A2A06	P02D-02/01	4- 21	(BCD FAULT) (BDP COMPLETE) (H03)
1A2A06	P02D-04*03	4- 33	CLEAR BDP OR ENABLE ROP+STO
1A2A06	P02D-04*03		PRIORITY (AT2)
1A2A06	P02D-06*05	4- 1	66.0 EXIT RESUME (ARITH TIME2)
1A2A06	P02D-08/07	4- 31	NOT(64+65+66+67+70.6+70.7)
1A2A06	P02D-10/09	4- 21	ENABLE I0 TO I4 FOR BDP
1A2A06	P02E-02/01	4- 21	D5-K8-I3-I5-D2 FOR 64+65+67+66.(1-5)+70.6+66.0 EXIT PATH
1A2A06	P02E-04*03	04- 11	LEGAL WRITE FOR BDP
1A2A06	P02E-06/05	4- 11	READ C OPERAND REQUEST (EDIT+67(0+1))
1A2A06	P02E-08*07	4- 5	NOT (INTERRUPT PRESENT)
1A2A06	P02E-09*	4- 3	BDP FAST MARGIN
1A2A06	P02E-10*	4- 3	BDP SLOW MARGIN
1A2A06	P02F-02*01	4- 1	66.0 RESUME TO BDP (ARITH TO)
1A2A06	P02F-04*03	4- 5	ILLEGAL WRITE INTERRUPT FF
1A2A06	P02F-06*05	4- 5	NOI (MASTER CLR +INTERNAL CLR)
1A2A06	P02F-08/07	4- 21	RNI TO THE NEXT INST FOR - (CONT. NEXT COL.)


CONNECTOR	ORIGIN	PAGE	DEFINITION
1A2A06	P03A-02*01	4- 37	F1 REGISTER BIT 0
1A2A06	P03A-04*03	4- 37	F1 REGISTER BIT 1
1A2A06	P03A-06/05	4- 35	GATE J1, BITS 12-19, TO J3
1A2A06	P03A-08/07	4- 35	GATE J1, BITS 6-13, TO J3
1A2A06	P03A-10/09	4- 37	GATE J2, BITS 0-5, TO J4
1A2A06	P03B-02/01	4- 37	GATE J2, BITS 6-11, TO J4
1A2A06	P03B-04/03	4- 37	GATE J2, BITS 12-17, TO J4
1A2A06	P03B-06/05	4- 35	GATE J1, BITS 3-7, TO J3
1A2A06	P03B-08/07	4- 25	PARTIAL WRITE, BITS 00-05
1A2A06	P03B-10/09	4- 25	PARTIAL WRITE, BITS 12-17
1A2A06	P03C-02/01	4- 25	PARTIAL WRITE, BITS 18-23
1A2A06	P03C-04/03	4- 25	PARTIAL WRITE, BITS 06-11
1A2A06	P03C-06*05	4- 35	F0 REG, BIT 1, TO BDP
1A2A06	P03C-08*07	4- 35	F0 REG, BIT 0, TO BDP
1A2A06	P03C-10*09	4- 49	J1 TO J3 BIT 00
1A2A06	P03D-02*01	4- 49	J1 TO J3 BIT 01
1A2A06	P03D-04*03	4- 49	J1 TO J3 BIT 06
1A2A06	P03D-06*05	4- 49	J1 TO J3 BIT 07
1A2A06	P03D-08*07	4- 49	J1 TO J3 BIT 03
1A2A06	P03D-10*09	4- 51	J2 TO J4 BIT 02
1A2A06	P03E-02*01	4- 51	J2 TO J4 BIT 00
1A2A06	P03E-04*03	4- 49	J1 TO J3 BIT 02
1A2A06	P03E-06*05	4- 49	J1 TO J3 BIT 05
1A2A06	P03E-08*07	4- 49	J1 TO J3 BIT 04
1A2A06	P03E-10*09	4- 51	J2 TO J4 BIT 03
1A2A06	P03F-01*	4- 27	CC-MR SWITCH IN CC POSITION
1A2A06	P03F-04*03	4- 51	J2 TO J4 BIT 05
1A2A06	P03F-06*05	4- 51	J2 TO J4 BIT 04
1A2A06	P03F-08*07	4- 51	J2 TO J4 BIT 01
1A2A06	P04A-02/01	4- 15	INTERRUPT START + FETCH SIGN 1
1A2A06	P04A-04/03	4- 17	NOT((CONDITION REG=01)(70.0)+  (CONDITION REG=10)(70.2))
1A2A06	P04A-04/03	4- 19	ADD 3 TO P REGISTER
1A2A06	P04A-06/05	4- 69	I9 BIT 07 TO W5, L2, FORCE *
1A2A06	P04A-08*07	4- 67	I9 BIT 14 TO W3, L1, BCD FAULT
1A2A06	P04A-10*09	4- 67	I9 BIT 13 TO W3, L1, CARRY A
1A2A06	P04B-02*01	4- 67	I9 BIT 12 TO W3, L1, 2ND PASS
1A2A06	P04B-04*03	4- 67	I9 BIT 21 TO W3 AND L1
1A2A06	P04B-06*05	4- 69	I9 BIT 04 TO W5, L2, FLTG SIGN
1A2A06	P04B-08*07	4- 67	I9 BIT 19 TO W3 AND L1
1A2A06	P04B-10*09	4- 69	I9 BIT 06 TO W5, L2, FORCE *
1A2A06	P04C-02*01	4- 67	I9 BIT 17 TO W3 AND L1
1A2A06	P04C-04*03	4- 69	I9 BIT 05 TO W5, L2, FORCE \$
1A2A06	P04C-06*05	4- 67	I9 BIT 23 TO W3 AND L1
1A2A06	P04C-08*07	4- 69	I9 BIT 00 TO W5, L2, COND REG0
1A2A06	P04C-10*09	4- 67	I9 BIT 01 TO W5, L2, COND REG1
1A2A06	P04D-02*01	4- 67	I9 BIT 22 TO W3 AND L1
1A2A06	P04D-04*03	4- 67	I9 BIT 16 TO W3 AND L1
1A2A06	P04D-06*05	4- 67	I9 BIT 18 TO W3 AND L1
1A2A06	P04D-08*07	4- 69	I9 BIT 02 TO W5, L2, CK OR DB
1A2A06	P04D-10*09	4- 67	I9 BIT 20 TO W3 AND L1
1A2A06	P04E-02*01	4- 69	I9 BIT 03 TO W5, L2, ZERO SUPR
1A2A06	P04E-04*03	4- 67	I9 BIT 15 TO W3 AND L1
1A2A06	P04E-06*05	4- 69	I9 BIT 10 TO W5, L2, SIGNS #
1A2A06	P04E-08*07	4- 69	I9 BIT 11 TO W5, L2, INT START
1A2A06	P04E-10*09	4- 69	I9 BIT 09 TO W5, L2, OPERAND=0
1A2A06	P04F-02*01	4- 69	I9 BIT 08 TO W5, L2, FORC FLTG
1A2A06	P04F-04*03		
1A2A06	P05A-02/01	4- 59	D5 TO I3 BIT 04

(NOT 2ND PASS) (OPERATION COMPLETE) (NOT ILL. WRITE) \* (NO-OP) (NOT INT STOP) (NOT ILL. WRITE) \* MAINTENANCE STOP

439

CONNECTOR	ORIGIN	PAGE	DEFINITION
1A2A06	P05A-04/03	4- 59	D5 TO I3 BIT 03
1A2A06	P05A-06/05	4- 59	D5 TO I3 BIT 00
1A2A06	P05A-08/07	4- 59	D5 TO I3 BIT 02
1A2A06	P05A-10/09	4- 59	D5 TO I3 BIT 01
1A2A06	P05B-02/01	4- 59	D5 TO I3 BIT 05
1A2A06	P05B-04/03	4- 61	D5 TO I3 BIT 08
1A2A06	P05B-06/05	4- 61	D5 TO I3 BIT 09
1A2A06	P05B-08/07	4- 61	D5 TO I3 BIT 10
1A2A06	P05B-10/09	4- 61	D5 TO I3 BIT 11
1A2A06	P05C-02/01	4- 59	D5 TO I3 BIT 17
1A2A06	P05C-04/03	4- 59	D5 TO I3 BIT 16
1A2A06	P05C-06/05	4- 59	D5 TO I3 BIT 15
1A2A06	P05C-08/07	4- 59	D5 TO I3 BIT 14
1A2A06	P05C-10/09	4- 59	D5 TO I3 BIT 12
1A2A06	P05D-02/01	4- 59	D5 TO I3 BIT 13
1A2A06	P05D-04/03	4- 61	D5 TO I3 BIT 20
1A2A06	P05D-06/05	4- 61	D5 TO I3 BIT 21
1A2A06	P05D-08/07	4- 61	D5 TO I3 BIT 07
1A2A06	P05D-10/09	4- 61	D5 TO I3 BIT 06
1A2A06	P05E-02/01	4- 61	D5 TO I3 BIT 18
1A2A06	P05E-04/03	4- 61	D5 TO I3 BIT 22
1A2A06	P05E-06/05	4- 61	D5 TO I3 BIT 19
1A2A06	P05E-08/07	4- 61	D5 TO I3 BIT 23
1A2A06	P05E-10/09	4- 45	(BUP INSTRUCTION) (NOT A FIELD LEGAL CHARACTER)
1A2A06	P06A-02*01	4- 57	ASCII CHAR BIT 1(BCD TO ASCII)
1A2A06	P06A-04*03	4- 57	ASCII CHAR BIT 2(BCD TO ASCII)
1A2A06	P06A-06*05	4- 57	ASCII CHAR BIT 4(BCD TO ASCII)
1A2A06	P06A-08*07	4- 57	ASCII CHAR BIT 3(BCD TO ASCII)
1A2A06	P06A-10*09	4- 57	ASCII CHAR BIT 5(BCD TO ASCII)
1A2A06	P06B-02*01	4- 57	BCU CHAR BIT 1 (ASCII TO BCD)
1A2A06	P06B-04*03	4- 57	BCU CHAR BIT 0 (ASCII TO BCD)
1A2A06	P06B-06*05	4- 57	ASCII CHAR BIT 0(BCD TO ASCII)
1A2A06	P06B-08*07	4- 57	BCU CHAR BIT 3 (ASCII TO BCD)
1A2A06	P06B-10*09	4- 57	BCU CHAR BIT 2 (ASCII TO BCD)
1A2A06	P06C-02*01	4- 57	BCU CHAR BIT 4 (ASCII TO BCD)
1A2A06	P06C-04*03	4- 57	BCU CHAR BIT 5 (ASCII TO BCD)
1A2A06	P06C-06*05	4- 53	J3 TO W1 BIT 00
1A2A06	P06C-08/07	4- 53	J3 TO W0 BIT 00
1A2A06	P06C-10/09	4- 53	J3 TO W0 BIT 01
1A2A06	P06D-02/01	4- 53	J3 TO W1 BIT 02
1A2A06	P06D-04/03	4- 53	J3 TO W1 BIT 03
1A2A06	P06D-06/05	4- 53	J3 TO W0 BIT 02
1A2A06	P06D-08/07	4- 53	J3 TO W0 BIT 01
1A2A06	P06D-10/09	4- 53	J3 TO W1 BIT 01
1A2A06	P06E-02/01	4- 53	J3 TO W1 BIT 05
1A2A06	P06E-04/03	4- 53	J3 TO W1 BIT 04
1A2A06	P06E-06/05	4- 53	J3 TO W0 BIT 05
1A2A06	P06E-08/07	4- 53	J3 TO W0 BIT 03
1A2A06	P06E-10/09	4- 53	J3 TO W0 BIT 04
1A4A06	J02D-02/01	2- 77	B8 BIT 3
1A4A06	J02D-04/03	2- 77	B8 BIT 4
1A4A06	J02D-06/05	2- 77	B8 BIT 5
1A4A06	J02D-08/07	2- 79	B8 BIT 6
1A4A06	J02D-10/09	2- 79	B8 BIT 7
1A4A06	J02E-02/01	2- 79	B8 BIT 8
1A4A06	J02E-04/03	2- 81	B8 BIT 9
1A4A06	J02E-06/05	2- 81	B8 BIT 10
1A4A06	J02E-08/07	2- 81	B8 BIT 11
1A4A06	J02E-10/09	2- 83	B8 BIT 12
1A4A06	J02F-02/01	2- 83	B8 BIT 13
1A4A06	J02F-04/03	2- 83	B8 BIT 14
1A4A06	J04A-02*01	2- 65	NO! MAIN CONTROL READ; BIT 00
1A4A06	J04A-04*03	2- 65	NO! MAIN CONTROL READ; BIT 01
1A4A06	J04A-06*05	2- 65	NO! MAIN CONTROL READ; BIT 02
1A4A06	J04A-08*07	2- 67	NO! MAIN CONTROL READ; BIT 03

442



**CABLE ROUTING**

DISPLAY PANEL - A2		
CONNECTOR	ORIGIN/DEST	DEFINITION
J1	2A1A6 - J18	CPU DISPLAY CABLE 1
J2	2A1A6 - J20	CPU DISPLAY CABLE 2
J3	2A1A6 - J22	CPU DISPLAY CABLE 3
J4	ASSY 3 - A2P4	SWITCH LIGHTS
J5	ASSY 5 - A2P5	A REG (BITS 21-23) AND MISC CONT TO/FROM TYPE CHASSIS
A01 - A12		DATA INTERCHANGE AND COMPUTE STATUS DISPLAY DRIVER CONNECTORS

SWITCH PANEL - A3		
CONNECTOR	ORIGIN/DEST	DEFINITION
J1	1A4A6 - J17	CPU SWITCH CABLE
J2	1A4A6 - J15	CPU SWITCH CABLE
A2P4	ASSY 2 - J4	SWITCH LIGHTS
A5P1	ASSY 5 - J1	TYPEWRITER SWITCHES AND MISC CONTROLS
A01		KEYBOARD TRANSLATOR CONNECTOR

LOGIC CHASSIS - A5		
CONNECTOR	ORIGIN/DEST	DEFINITION
J1	A5P1	TYPEWRITER SWITCHES AND MISC CONTROLS
J2	J3	(PART OF J1 IS JUMPED TO J3)
J3	2A1A6 - J16	TYPEWRITER SWITCHES AND MISC CONTROLS
A2P5	ASSY 2 - J5	A REG (BITS 21-23) AND MISC CONT TO/FROM TYPE CHASSIS
A7P1	ASSY 7 - J1	50-PIN TYPEWRITER CABLE
A00-A07		TYPEWRITER LOGIC CHASSIS CONNECTORS (DTL 50-PAK)

TYPEWRITER - A7		
CONNECTOR	ORIGIN/DEST	DEFINITION
J1	ASSY 5 - A7P1	50-PIN TYPEWRITER CABLE

CONTROL DATA	TITLE	CONSOLE ASSEMBLY AND CABLING DIAGRAM		PRODUCT
	DEVELOPMENT DIVISION	SIZE	DRAWING NO. C 60181000	REV. A
		SHEET	PAGE 10-1	

443



TABS FOR DISPLAY PANEL

444

CONNECTOR J1

CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
2A1A6-J18	A1	A/Q/E, BIT 00	J1	A1	DS2-5
	A2	A/Q/E, BIT 01		A2	DS2-4
	A3	A/Q/E, BIT 02		A3	DS2-3
	A4	A/Q/E, BIT 03		A4	DS3-5
	A5	A/Q/E, BIT 04		A5	DS3-4
	A6	A/Q/E, BIT 05		A6	DS3-3
	A7	A/Q/E, BIT 06		A7	DS4-5
	A8	A/Q/E, BIT 07		A8	DS4-4
	A9	A/Q/E, BIT 08		A9	DS4-3
	A10	A/Q/E, BIT 09		A10	DS5-5
	B1	A/Q/E, BIT 10		B1	DS5-4
	B2	A/Q/E, BIT 11		B2	DS5-3
	B3	A/Q/E, BIT 12		B3	DS6-5
	B4	A/Q/E, BIT 13		B4	DS6-4
	B5	A/Q/E, BIT 14		B5	DS6-3
	B6	A/Q/E, BIT 15		B6	DS7-5
	B7	A/Q/E, BIT 16		B7	DS7-4
	B8	A/Q/E, BIT 17		B8	DS7-3
	B9	A/Q/E, BIT 18		B9	DS8-5
	B10	A/Q/E, BIT 19		B10	DS8-4
	C1	A/Q/E, BIT 20		C1	DS8-3
	C2	A/Q/E, BIT 21 TO LOGIC		C2	J5-B
	C3	A/Q/E, BIT 22 TO LOGIC		C3	J5-C
	C4	A/Q/E, BIT 23 TO LOGIC		C4	J5-D
	C5	SPARE		C5	
	C6	SPARE		C6	
	C7	A, B, P REG GATE		C7	BUS
	C8	F REG GATE (LOW)		C8	BUS
	C9	F REG GATE (MID)		C9	DS21-6
	C10	F REG GATE (UPPER)		C10	BUS
	D1	SPARE		D1	
	D2	GO		D2	A11-6
	D3	KYBD ACTIVE		D3	J5-A
	D4	SW/EN CONT		D4	A12-1
	D5	STOP		D5	A12-2
	D6	AUTO DUMP		D6	A12-3
	D7	AUTO LOAD		D7	A12-4
	D8	FINISH		D8	A12-5
	D9	REPEAT		D9	A12-6
	D10	DISABLE STO PRO		D10	A10-4
	E1	ENT AUTO PROG		E1	A10-5
	E2	SPARE		E2	
	E3	NOT USED		E3	
	E4			E4	
	E5			E5	
	E6			E6	
	E7			E7	
	E8			E8	
	E9			E9	
	E10	NOT USED		E10	
	F1	SPARE		F1	
	F2	ISR BKGRD LT		F2	DS26-7
	F3	ISR LT, BIT 0		F3	DS26-5
	F4	ISR LT, BIT 1		F4	DS26-4
	F5	ISR LT, BIT 2		F5	DS26-3
	F6	ISR LT, BIT 0		F6	DS27-5
	F7	ISR LT, BIT 1		F7	DS27-4
	F8	ISR LT, BIT 2		F8	DS27-3
	F9	NOT USED		F9	
	F10	NOT USED		F10	
2A1A6-J18			J1		

CONNECTOR J2


CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
2A1A6-J20	A1	B <sup>b</sup> , P, MISC-BIT 00	J2	A1	DS11-5
	A2	B <sup>b</sup> , P, MISC-BIT 01		A2	DS11-4
	A3	B <sup>b</sup> , P, MISC-BIT 02		A3	DS11-3
	A4	B <sup>b</sup> , P, LJA-BIT 03		A4	DS12-5
	A5	B <sup>b</sup> , P, LJA-BIT 04		A5	DS12-4
	A6	B <sup>b</sup> , P, LJA-BIT 05		A6	DS12-3
	A7	B <sup>b</sup> , P, LJA-BIT 06		A7	DS13-5
	A8	B <sup>b</sup> , P, LJA-BIT 07		A8	DS13-4
	A9	B <sup>b</sup> , P, LJA-BIT 08		A9	DS13-3
	A10	B <sup>b</sup> , P, LJA-BIT 09		A10	DS14-5
	B1	B <sup>b</sup> , P, LJA-BIT 10		B1	DS14-4
	B2	B <sup>b</sup> , P, LJA-BIT 11		B2	DS14-3
	B3	B <sup>b</sup> , P, LJA-BIT 12		B3	DS15-5
	B4	B <sup>b</sup> , P, LJA-BIT 13		B4	DS15-4
	B5	B <sup>b</sup> , P, LJA-BIT 14		B5	DS15-3
	B6	SPARE		B6	
	B7	F + C, BIT 00		B7	DS17-5
	B8	F + C, BIT 01		B8	DS17-4
	B9	F + C, BIT 02		B9	DS17-3
	B10	DIGIT 0 BKGRD LT		B10	DS17-7
	C1	F + C, BIT 03		C1	DS18-5
	C2	F + C, BIT 04		C2	DS18-4
	C3	F + C, BIT 05		C3	DS18-3
	C4	DIGIT 1 BKGRD LT		C4	DS18-7
	C5	F + C, BIT 06		C5	DS19-5
	C6	F + C, BIT 07		C6	DS19-4
	C7	F + C, BIT 08		C7	DS19-3
	C8	DIGIT 2 BKGRD LT		C8	DS19-7
	C9	F + C, BIT 09		C9	DS20-5
	C10	F + C, BIT 10		C10	DS20-4
	D1	F + C, BIT 11		D1	DS20-3
	D2	DIGIT 3 BKGRD LT		D2	DS20-7
	D3	F + C, BIT 12		D3	DS21-5
	D4	F + C, BIT 13		D4	DS21-4
	D5	F + C, BIT 14		D5	DS21-3
	D6	DIGIT 4 BKGRD LT		D6	DS21-7
	D7	F + C, BIT 15		D7	DS22-5
	D8	F + C, BIT 16		D8	DS22-4
	D9	F + C, BIT 17		D9	DS22-3
	D10	DIGIT 5 BKGRD LT		D10	DS22-7
	E1	F + C, BIT 18		E1	DS23-5
	E2	F + C, BIT 19		E2	DS23-4
	E3	F + C, BIT 20		E3	DS23-3
	E4	DIGIT 6 BKGRD LT		E4	DS23-7
	E5	F + C, BIT 21		E5	DS24-5
	E6	F + C, BIT 22		E6	DS24-4
	E7	F + C, BIT 23		E7	DS24-3
	E8	DIGIT 7 BKGRD LT		E8	DS24-7
	E9	NOT USED		E9	
	E10			E10	
	F1			F1	
	F2			F2	
	F3			F3	
	F4			F4	
	F5			F5	
	F6			F6	
	F7			F7	
	F8			F8	
	F9			F9	
	F10	NOT USED		F10	
2A1A6-J20			J2		

CONNECTOR J3

CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
2A1A6-J22	A1	CHAN 2 REJECT	J3	A1	A04-1
	A2	CHAN 3 REJECT		A2	A04-2
	A3	CHAN 4 REJECT		A3	A04-3
	A4	CHAN 5 REJECT		A4	A04-4
	A5	CHAN 6 REJECT		A5	A04-5
	A6	CHAN 7 REJECT		A6	A04-6
	A7	CHAN 0 INT		A7	A02-3
	A8	CHAN 1 INT		A8	A02-4
	A9	CHAN 2 INT		A9	A02-5
	A10	CHAN 3 INT		A10	A02-6
	B1	CHAN 4 INT		B1	A03-1
	B2	CHAN 5 INT		B2	A03-2
	B3	CHAN 6 INT		B3	A03-3
	B4	CHAN 7 INT		B4	A03-4
	B5	CHAN 0 PAR ERR		B5	A01-1
	B6	CHAN 1 PAR ERR		B6	A01-2
	B7	CHAN 2 PAR ERR		B7	A01-3
	B8	CHAN 3 PAR ERR		B8	A01-4
	B9	CHAN 4 PAR ERR		B9	A01-5
	B10	CHAN 5 PAR ERR		B10	A01-6
	C1	CHAN 6 PAR ERR		C1	A02-1
	C2	CHAN 7 PAR ERR		C2	A02-2
	C3	SPARE		C3	
	C4	SPARE		C4	
	C5	SPARE		C5	
	C6	SPARE		C6	
	C7	SPARE		C7	
	C8	MONITOR STATE		C8	A09-1
	C9	PROGRAM STATE		C9	A09-2
	C10	INT ENABLED		C10	A09-3
	D1	READ NEXT INST		D1	A09-4
	D2	READ ADDRESS		D2	A09-5
	D3	READ OPERAND		D3	A09-6
	D4	STORE OPERAND		D4	A10-1
	D5	ARITH OVFL		D5	A07-5
	D6	DIVIDE FAULT		D6	A07-6
	D7	EXP FAULT		D7	A08-1
	D8	BCD FAULT		D8	A08-2
	D9	ILLEGAL WRITE		D9	A08-3
	D10	STO PAR ERR		D10	A08-4
	E1	CHAN 0 READ		E1	A06-3
	E2	CHAN 1 READ		E2	A06-4
	E3	CHAN 2 READ		E3	A06-5
	E4	CHAN 3 READ		E4	A06-6
	E5	CHAN 4 READ		E5	A07-1
	E6	CHAN 5 READ		E6	A07-2
	E7	CHAN 6 READ		E7	A07-3
	E8	CHAN 7 READ		E8	A07-4
	E9	CHAN 0 WRITE		E9	A05-1
	E10	CHAN 1 WRITE		E10	A05-2
	F1	CHAN 2 WRITE		F1	A05-3
	F2	CHAN 3 WRITE		F2	A05-4
	F3	CHAN 4 WRITE		F3	A05-5
	F4	CHAN 5 WRITE		F4	A05-6
	F5	CHAN 6 WRITE		F5	A06-1
	F6	CHAN 7 WRITE		F6	A06-2
	F7	CHAN 0 REJECT		F7	A03-5
	F8	CHAN 1 REJECT		F8	A03-6
	F9	NOT USED		F9	
	F10	NOT USED		F10	
2A1A6-J22			J3		

CONNECTORS J4 & J5

CONSOLE CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
A2P4	A1	GO SWITCH LT	J4	A1	A11-10
	A2	SW/EN CONT SW LT		A2	A12-14
	A3	STOP SWITCH LT		A3	A12-15
	A4	AUTO DUMP SW LT		A4	A12-13
	A5	AUTO LOAD SW LT		A5	A12-12
	A6	FINISH SW LT		A6	A12-11
	A7	REPEAT SW LT		A7	A12-10
	A8	DIS STO PRO SW LT		A8	A10-12
	A9	ENT AUTO PROG SW LT		A9	A10-11
	A10	SPARE		A10	
	B1	SELECT E <sub>L</sub> REG		B1	DS10-12
	B2	SELECT A REG		B2	DS10-8
	B3	SELECT Q REG		B3	DS10-10
	B4	SELECT E <sub>U</sub> REG		B4	DS10-11
	B5	SELECT P REG		B5	DS16-3
	B6	SELECT B1 REG		B6	DS16-6
	B7	SELECT B2 REG		B7	DS16-7
	B8	SELECT B3 REG		B8	DS16-9
	B9	SELECT LJA REG		B9	DS16-2
	B10	SELECT CIR		B10	DS16-5
	C1	NOT USED		C1	
	D10	NOT USED		D10	
	E1	TYPE LOAD		E1	A11-13
	E2	TYPE DUMP		E2	A11-12
	E3			E3	
	E4			E4	
	E5			E5	
	E6	NOT USED		E6	
	E7	ISR, BIT 0 (SW)		E7	S8-2
	E8	ISR, BIT 1 (SW)		E8	S6-2
	E9	ISR, BIT 2 (SW)		E9	S7-2
	E10	CLR ISR (SW)		E10	S8-2
	F1	ISR, BIT 0 (SW)		F1	S1-2
	F2	ISR, BIT 1 (SW)		F2	S2-2
	F3	ISR, BIT 2 (SW)		F3	S3-2
	F4	CLR ISR (SW)		F4	S4-2
	F5	NOT USED		F5	
	F6			F6	
	F7			F7	
	F8			F8	
	F9			F9	
	F10	NOT USED		F10	
A2P4			J4		
CONSOLE CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
A2P5	A	KYBD ACTIVE	J5	A	J1-D3
	B	A/Q/E, BIT 21 TO LOGIC		B	J1-C2
	C	A/Q/E, BIT 22 TO LOGIC		C	J1-C3
	D	A/Q/E, BIT 23 TO LOGIC		D	J1-C4
	E	TYPE LOAD		E	A11-3
	F	A/Q/E, BIT 21		F	DS9-5
	H	A/Q/E, BIT 22		H	DS9-4
	J	A/Q/E, BIT 23		J	DS9-3
	K	F REG SEL		K	A10-2
	L	C REG SEL		L	A10-3
	M	STORAGE ACTIVE		M	A08-6
	N	TERM FAULT		N	A08-5
	P	MAINT MODE ACT		P	A10-6
	R	TYPE DUMP		R	A11-4
A2P5			J5		



WIRES CONNECT TO PINS ON OCTAL TRANSLATOR ASSEMBLY (SEE PAGE FOR SCHEMATIC)

BOUNCING BALL BACKGROUND LIGHT, DIGIT 0

+6V POWER WIRING FOR A02-A11 IS THE SAME AS SHOWN.

COMPUTER INTERNAL CONDITIONS (2A1A6-J22 FROM CPU-2 CONNECTS TO J3, A2P5 FROM ASSY 5 CONNECTS TO J5)

INTEGRATED CIRCUIT DISPLAY DRIVERS TYPE DLD MOUNTED ON 3000-TYPE CARDS. SEE PAGE 10-10 FOR LAYOUT OF DRIVER CARD.

445

TABS FOR CONSOLE SWITCH PANEL

CONNECTOR J1

CONNECTOR J2


CONNECTOR A2P4

CONNECTOR A5P1


CPU CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CPU CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CPU CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	CPU CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION	
1A4A6-J17	A1	BDP MODE	J1	A1	S31-3	1A4A6-J15	A1	GO (NC)	J2	A1	S36-3	ASSY 2-J4	A1	GO SW LT	A2P4	A1	DS36-4	ASSY 5-J1	A1	NOT USED	A5P1	A1		
	A2	EXEC MODE		A2	S41-3		A2	S36-5		A2	SW/EN CONT SW LT		A2	DS26-4										
	A3	SEL JUMP 1		A3	S9-3		A3	S35-3		A3	STOP SW LT		A3	DS35-4										
	A4	SEL JUMP 2		A4	S8-3		A4	S35-5		A4	AUTO DUMP SW LT		A4	DS17-4										
	A5	STO CY STEP		A5	S38-5		A5	S20-5		A5	AUTO LOAD SW LT		A5	DS32-4										
	A6	STO CY STEP (NC)		A6	S38-3		A6			A6	FINISH SW LT		A6	DS11-4										
	A7	SPARE		A7			A7			A7	REPEAT SW LT		A7	DS2-4										
	A8	SPARE		A8			A8	S13-C2		A8	DIS STO PRO SW LT		A8	DS39-4										
	A9	SEL STOP		A9	S29-3		A9	S13-B2		A9	ENT AUTO PROG SW LT		A9	DS33-4										
	A10	SPARE		A10			A10	S13-J2		A10	SPARE		A10											
	B1	SELECT A DIS		B1	S4-D1		B1	S13-K2		B1	SEL EL DIS LT		B1	S4-A4										
	B2	SELECT Q DIS		B2	S4-C1		B2	S13-L2		B2	SEL A DIS LT		B2	S4-D4										
	B3	SELECT E <sub>U</sub> DIS		B3	S4-B1		B3	S13-M2		B3	SEL Q DIS LT		B3	S4-C4										
	B4	SELECT E <sub>L</sub> DIS		B4	S4-A1		B4	S13-12		B4	SEL E <sub>U</sub> DIS LT		B4	S4-B4										
	B5	PAR INT		B5	S30-3		B5	S13-H2		B5	SEL P DIS LT		B5	S5-F4										
	B6	PAR STOP		B6	S40-3		B6	S13-F2		B6	SEL B1 DIS LT		B6	S5-E4										
	B7	SEL JUMP 3		B7	S7-3		B7	S13-G2		B7	SEL B2 DIS LT		B7	S5-D4										
	B8	SEL JUMP 4		B8	S16-3		B8	S13-D2		B8	SEL B3 DIS LT		B8	S5-C4										
	B9	AUTO STEP		B9	S28-3		B9	S13-E2		B9	SEL LJA DIS LT		B9	S5-B4										
	B10	AUTO STEP (NC)		B10	S28-5		B10			B10	SEL CIR DIS LT		B10	S5-A4										
C1	SPARE	C1		C1	S26-3	C1	NOT USED	C1																
C2	DIS ADV P	C2	S27-3	C2	S26-5																			
C3	AUTO DUMP	C3	S17-5	C3	S23-A2																			
C4	AUTO DUMP (NC)	C4	S17-3	C4	A01-12																			
C5	SPARE	C5		C5	A01-13																			
C6	SPARE	C6		C6	A01-14																			
C7	SPARE	C7		C7	A01-15																			
C8	SELECT P DIS	C8	S5-F1	C8	S25-3																			
C9	SELECT LJA DIS	C9	S5-B1	C9	S21-2																			
C10	SELECT CIR DIS	C10	S5-A1	C10	S21-3																			
D1	SEL JUMP 5	D1	S15-3	D1	S21-3																			
D2	SEL JUMP 6	D2	S14-3	D2																				
D3	INST STEP	D3	S37-5	D3																				
D4	INST STEP (NC)	D4	S37-3	D4																				
D5	EXT CLEAR	D5	S18-5	D5																				
D6	INT CLEAR	D6	S19-5	D6																				
D7	AUTO LOAD	D7	S32-5	D7	TB1-5																			
D8	AUTO LOAD (NC)	D8	S32-3	D8	TB1-5																			
D9	COM VOLT LEVEL	D9	TB1-3	D9	S6-F8																			
D10	COM VOLT LEVEL	D10	TB1-3	D10	S6-F6																			
E1	COM VOLT LEVEL	E1	TB1-6	E1	S6-F6																			
E2	COM VOLT LEVEL	E2	TB1-6	E2	S6-F3																			
E3	SELECT B1 DIS	E3	S5-E1	E3	S6-F1																			
E4	SELECT B2 DIS	E4	S5-D1	E4																				
E5	SELECT B3 DIS	E5	S5-C1	E5	S6-E4																			
E6	SPARE	E6		E6	S6-E6																			
E7	ISR, BIT 0 TO DIS	E7	A2P4-E7	E7	S6-E8																			
E8	ISR, BIT 1 TO DIS	E8	A2P4-E8	E8	S6-D4																			
E9	ISR, BIT 2 TO DIS	E9	A2P4-E9	E9	S6-D6																			
E10	CLR ISR TO DIS	E10	A2P4-E10	E10	S6-D8																			
F1	ISR, BIT 0 TO DIS	F1	A2P4-F1	F1	S6-C4																			
F2	ISR, BIT 1 TO DIS	F2	A2P4-F2	F2	S6-C6																			
F3	ISR, BIT 2 TO DIS	F3	A2P4-F3	F3	S6-C8																			
F4	CLR ISR TO DIS	F4	A2P4-F4	F4	S6-B4																			
F5	SPARE	F5		F5	S6-B6																			
F6	SPARE	F6		F6	S6-B8																			
F7	SPARE	F7		F7	S6-A4																			
F8	SPARE	F8		F8	S6-A6																			
F9	NOT USED	F9		F9	S6-A8																			
F10	NOT USED	F10		F10																				

- S1
- S2
- S10
- S11
- S12
- S17
- S18
- S19
- S20

- S26
- S32
- S33
- S34
- S35
- S36
- S37
- S38
- S39




MOMENTARY



ALTERNATE


- S3
- S7
- S8
- S9
- S14
- S15
- S16
- S27
- S28
- S29
- S30
- S31
- S40
- S41

\* SIGNALS RESULT FROM NORMALLY OPEN SWITCH CONTACTS UNLESS OTHERWISE INDICATED (NC).



NOTES:  
 1. 3000-TYPE CONNECTOR FOR KYBD TRANSLATOR CARD (HA28).  
 2. EACH OF THE SWITCHES S4, S5, AND S13 ARE MECHANICALLY INTERLOCKED AND LATCHING.

447



449



TABS FOR TYPEWRITER LOGIC CHASSIS

CONNECTOR J1

CONSOLE CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
A5P1	A1	NOT USED	J1	A1	
	A2			A2	
	A3			A3	
	A4			A4	
	A5			A5	
	A6			A6	
	A7			A7	
	A8			A8	
	A9			A9	
	A10			A10	
	B1			B1	
	B2			B2	
	B3			B3	
	B4			B4	
	B5			B5	
	B6			B6	
	B7			B7	
	B8			B8	
	B9			B9	
	B10			B10	
	C1			C1	
	C2			C2	
	C3			C3	
	C4			C4	
	C5			C5	
	C6			C6	
	C7			C7	
	C8			C8	
	C9			C9	
	C10	NOT USED		C10	
	D1	DIS STO PRO SW		D1	J3-D1
	D2	NOT USED		D2	
	D3	ENT AUTO PROG SW		D3	J3-D3
	D4	PWR-ON MC		D4	TB1-5
	D5	ENCODE FCN SW		D5	A02-C1
	D6	AUTO STEP RATE		D6	A05-B0
	D7	SPARE		D7	
	D8	SPARE		D8	
	D9	WRITE STO		D9	J3-D9
	D10	SPARE		D10	
	E1	BRKPT, BIT 5		E1	J3-E1
	E2	BRKPT, BIT 4		E2	J3-E2
	E3	BRKPT, BIT 3		E3	J3-E3
	E4	BRKPT, BIT 2		E4	J3-E4
	E5	BRKPT, BIT 1		E5	J3-E5
	E6	BRKPT, BIT 0		E6	J3-E6
	E7	MAN. INT (NC)		E7	J3-E7
	E8	MAN. INT		E8	J3-E8
	E9	TYPE CLR (NC)		E9	J3-E9
	E10	TYPE CLR		E10	J3-E10
	F1	FINISH (NC)		F1	J3-F1
	F2	FINISH		F2	J3-F2
	F3	REPEAT (NC)		F3	J3-F3
	F4	REPEAT		F4	J3-F4
	F5	TYPE DUMP (NC)		F5	J3-F5
	F6	TYPE DUMP		F6	J3-F6
	F7	TYPE LOAD (NC)		F7	J3-F7
	F8	TYPE LOAD		F8	J3-F8
	F9	NOT USED		F9	
	F10	NOT USED	J1	F10	

CONNECTOR J2

CONSOLE CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
TERMINATOR	A1	TYPE DATA,BIT 0	J2	A1	A04-D1
	A2	TYPE DATA,BIT 0		A2	A04-D0
	A3	TYPE DATA,BIT 1		A3	A04-I1
	A4	TYPE DATA,BIT 1		A4	A04-J0
	A5	TYPE DATA,BIT 2		A5	A04-Q0
	A6	TYPE DATA,BIT 2		A6	A04-Q1
	A7	TYPE DATA,BIT 3		A7	A04-Q1
	A8	TYPE DATA,BIT 3		A8	A04-Q0
	A9	TYPE DATA,BIT 4		A9	A04-W1
	A10	TYPE DATA,BIT 4		A10	A04-W0
	B1	TYPE DATA,BIT 5		B1	A04-V2
	B2	TYPE DATA,BIT 5		B2	A04-V3
	B3	CONTROL BUSY		B3	A07-N1
	B4	CONTROL BUSY		B4	A07-N0
	B5	INPUT READY		B5	A07-W0
	B6	INPUT READY		B6	A07-W1
	B7	TYPE LOAD		B7	A04-I0
	B8	TYPE LOAD		B8	A07-I1
	B9	TYPE DUMP		B9	A07-H1
	B10	TYPE DUMP		B10	A07-H0
	C1	OUTPUT READY		C1	A07-D1
	C2	OUTPUT READY		C2	A07-D0
	C3	CLOCK PULSE		C3	A05-J0
	C4	CLOCK PULSE		C4	A05-J1
	C5	AUTO-STEP OSC		C5	A05-E0
	C6	AUTO-STEP OSC		C6	A05-E1
	C7	STORAGE ACT		C7	A07-N3
	C8	STORAGE ACT		C8	A07-N2
	C9	NOT USED		C9	
	F8	NOT USED		F8	TB2-8
	F9	TERM PWR (+)		F9	TB2-8
	F10	TERM PWR (-)	J2	F10	TB2-7


CONNECTOR J3

CPU CONNECTOR	PIN	SIGNAL* DEFINITION	CONSOLE CONNECTOR	PIN	DESTINATION
2A1A6-J16	A1	TYPE DATA,BIT 0	J3	A1	A04-S2
	A2	TYPE DATA,BIT 0		A2	A04-S3
	A3	TYPE DATA,BIT 1		A3	A04-R2
	A4	TYPE DATA,BIT 1		A4	A04-R3
	A5	TYPE DATA,BIT 2		A5	A04-Q2
	A6	TYPE DATA,BIT 2		A6	A04-Q3
	A7	TYPE DATA,BIT 3		A7	A04-N2
	A8	TYPE DATA,BIT 3		A8	A04-N3
	A9	TYPE DATA,BIT 4		A9	A04-J3
	A10	TYPE DATA,BIT 4		A10	A04-J2
	B1	TYPE DATA,BIT 5		B1	A04-H2
	B2	TYPE DATA,BIT 5		B2	A04-H3
	B3	CONTROL BUSY		B3	A07-N1
	B4	CONTROL BUSY		B4	A07-N0
	B5	INPUT READY		B5	A07-W0
	B6	INPUT READY		B6	A07-W1
	B7	TYPE LOAD		B7	A07-I0
	B8	TYPE LOAD		B8	A07-I1
	B9	TYPE DUMP		B9	A07-H1
	B10	TYPE DUMP		B10	A07-H0
	C1	OUTPUT READY		C1	A07-D1
	C2	OUTPUT READY		C2	A07-D0
	C3	CLOCK PULSE		C3	A05-J0
	C4	CLOCK PULSE		C4	A05-J1
	C5	AUTO-STEP OSC		C5	A05-E0
	C6	AUTO-STEP OSC		C6	A05-E1
	C7	STORAGE ACT		C7	A07-N3
	C8	STORAGE ACT		C8	A07-N2
	C9	MAINT MODE EN		C9	TB1-6
	C10	MAINT MODE GRD		C10	TB1-7
	D1	DIS STO PROT SW		D1	J1-D1
	D2	NOT USED		D2	
	D3	ENT AUTO PROG		D3	J1-D3
	D4	NOT USED		D4	
	D5	NOT USED		D5	
	D6	NOT USED		D6	
	D7	PWR-ON MC		D7	TB1-5
	D8	NOT USED		D8	
	D9	WRITE STO		D9	J1-D9
	D10	SPARE		D10	
	E1	BRKPT, BIT 5		E1	J1-E1
	E2	BRKPT, BIT 4		E2	J1-E2
	E3	BRKPT, BIT 3		E3	J1-E3
	E4	BRKPT, BIT 2		E4	J1-E4
	E5	BRKPT, BIT 1		E5	J1-E5
	E6	BRKPT, BIT 0		E6	J1-E6
	E7	MAN. INT (NC)		E7	J1-E7
	E8	MAN. INT		E8	J1-E8
	E9	TYPE CLEAR (NC)		E9	J1-E9
	E10	TYPE CLEAR		E10	J1-E10
	F1	FINISH (NC)		F1	J1-F1
	F2	FINISH		F2	J1-F2
	F3	REPEAT (NC)		F3	J1-F3
	F4	REPEAT		F4	J1-F4
	F5	TYPE DUMP (NC)		F5	J1-F5
	F6	TYPE DUMP		F6	J1-F6
	F7	TYPE LOAD (NC)		F7	J1-F7
	F8	TYPE LOAD		F8	J1-F8
	F9	NOT USED		F9	
	F10	NOT USED	J3	F10	

CONNECTOR J4



TYPE CONNECTOR	PIN	SIGNAL DEFINITION	CONSOLE CONNECTOR	PIN	CHASSIS DESTINATION
ASSY 7-J1	A	PRINT MAG,BIT 0	A7P-	A	A00-X3
	B	PRINT MAG,BIT 2		B	A00-L3
	C	PRINT MAG,BIT 1		C	A00-R3
	D	PRINT MAG,BIT 4		D	A00-I3
	E	PRINT MAG,BIT 5		E	A00-C3
	F	PRINT MAG,BIT 3		F	A00-F3
	H	TO PARITY MAG		H	A00-C0
	J	-45V PWR		J	TB2-1
	K	TO KYBD LOCK MAG		K	A00-U3
	L	TO TAB MAGNET		L	A00-L0
	M	TO SPACE MAG		M	A00-F0
	N	TO BACKSPACE MAG		N	A00-I0
	P	TO CRG RET MAG		P	A00-X0
	R	NOT USED		R	
	S	TO U,C,SHIFT MAG		S	A00-R0
	T	TO L,C,SHIFT MAG		T	A00-U0
	U	NOT USED		U	
	V	NOT USED		V	
	W	TIMING CONT C1		W	A07-I3
	X	GROUND		X	A05-A1
	Y	TYPE BUSY		Y	A07-C1
	Z	L,CASE STATUS		Z	A02-A3
	a	CONTACTS C2-C6		a	TB1-10
	b	NOT USED		b	
	c	NOT USED		c	
	d	INTERLOCK CONTS		d	TB1-10
	e	NOT USED		e	
	f	END OF LINE		f	A02-U1
	h	NOT USED		h	
	j			j	
	k			k	
	m			m	
	n			n	
	p	NOT USED		p	
	r	BIT 0 FROM TW		r	A04-A0
	s	BIT 2 FROM TW		s	A04-K1
	t	BIT 1 FROM TW		t	A04-N0
	u	BIT 3 FROM TW		u	A04-W3
	v	BIT 5 FROM TW		v	A04-U2
	w	BIT 4 FROM TW		w	A04-U1
	x	NOT USED		x	
	y	GROUND		y	A05-A2
	z	TAB SWITCH		z	A02-C0
	AA	SPACE SWITCH		AA	A02-E0
	BB	BACKSPACE SW		BB	A02-I1
	CC	CRG RTN SW		CC	A02-D0
	DD	NOT USED		DD	
	EE	U,CASE SWITCH		EE	A02-G1
	FF	L,CASE SWITCH		FF	A02-F1
	HH	NOT USED		HH	
	A	KYBD ACTIVE		A	A00-N3
	B	A/Q/E,BIT 21 TO LOGIC		B	A00-D3
	C	A/Q/E,BIT 22 TO LOGIC		C	A00-T3
	D	A/Q/E,BIT 23 TO LOGIC		D	A00-P0
	E	TYPE LOAD LT		E	A07-Q3
	F	A/Q/E LT, BIT 21		F	A00-E3
	H	A/Q/E LT, BIT 22		H	A00-V3
	J	A/Q/E LT, BIT 23		J	A00-N0
	K	F REG SEL LT		K	A00-K3
	L	C REG SEL LT		L	A00-P3
	M	STO ACTIVE LT		M	A07-C3
	N	TERM FAULT LT		N	TB1-9
	P	MAINT MODE ACT LT		P	TB1-4
	R	TYPE DUMP LT		R	A07-C3

\* SIGNALS RESULT FROM NORMALLY OPEN SWITCH CONTACTS UNLESS OTHERWISE INDICATED (NC).




452

INTEGRID CIRCUIT  
LIGHT DRIVERS (3)




CONTROL DATA		EQUIPMENT	
DEVELOPMENT DIVISION		LIGHT DRIVER CARD	
SIZE	DRAWING NO.	REV.	
C	60181000	A	
SHEET	PAGE		10-10



- NOTES :
- 1. ALL RESISTOR VALUES ARE IN OHMS UNLESS OTHERWISE INDICATED.
  - 2. CIRCUITRY PRESENT ONLY ON TRANSLATORS FOR F/C DISPLAYS.
  - 3. BOUNCING BALL BACKGROUND LIGHT FOR F/C DISPLAY.

CONTROL DATA		TITLE		PRODUCT	
DEVELOPMENT DIVISION		OCTAL TRANSLATOR SCHEMATIC		C 60181000	
SHEET		PAGE 10-11		REV. A	


453




458



460



<b>CONTROL DATA</b>		<b>TITLE</b>		<b>PRODUCT</b>	
DEVELOPMENT DIVISION		TYPEWRITER LOGIC INTERFACE		C 60181000	
				REV. A	
				PAGE 10-14	



- NOTES:
- LOGIC LEVELS:  
 "0" = GRD  
 "1" = OPEN CKT
  - SQUARED LETTERS ARE AMP CONNECTOR PINS.
  - FUNCTION TRANSMITTING CONTACTS TRANSFER TO CLOSED POSITION WHEN RELATED FUNCTION IS PERFORMED.
  - CONTACTS SHOWN WITH ALL CLUTCHES LATCHED AND SHIFT CAM DETENTED IN LOWER CASE.
- Ⓢ OLD WIRING  
 ——— NEW WIRING (EFFECTIVE WITH S/N 4604492)


NOTE: TAB INTERLOCK AND CAR. RTN. CONTACTS OPERATE TO N.O. POSITION DURING THE TAB OR CAR. RTN. CYCLE AND RETURN TO N.C. POSITION WHEN CYCLE ENDS.

THIS DRAWING ADAPTED FROM INFORMATION IN IBM MANUAL # 241-5159-1.

<b>CONTROL DATA</b>		TITLE		PRODUCT	
DEVELOPMENT DIVISION		SELECTRIC TYPEWRITER WIRING DIAGRAM		SIZE C	
				DRAWING NO. 60181000	
				REV. A	
				PAGE 10-15	

461

A0	A00-X1	10-37	(CRG RET) (TYPE NOT BUSY)
B0	A02-J3	10-19	TYPE NOT BUSY
B1	A02-V1	10-19	AUTO. CRG RET
B3	A00-C1	10-37	STORAGE ACTIVE
C0	A02-S3	10-19	LWR CASE STATUS
C1	A7P1-Y	10-37	TYPE BUSY
C3	A2P5-M	10-19	STORAGE ACTIVE
D0	A5J2/J3 C-2	6-11	
	2A1A6J15/J16	C-2	
	2B1B8-W2	6-11	
D1	A5J2/J3 C-1	6-11	TW DATA READY TO BC
	2A1A6J15/J16	C-1	
	2B1B8-W3	6-11	
D2	A00-V0	10-37	LWR CASE FCN LOCKOUT
D3	A02-P3	10-19	MASTER CLEAR
E0	A02-X0	10-19	NOT AUTO. CRG RET.
E3	A02-X3	10-19	MASTER CLEAR
FU	A02-Q3	10-19	TYPE BUSY
F2	A02-W1	10-19	MASTER CLEAR
F3	A02-B1	10-21	(TW LOAD) (TW BUSY) (NOT PROBE)
G0	A02-R2	10-19	NOT CHANGE CASE
G3	A02-N1	10-19	TYPE BUSY
H0	A5J2/J3 B-10	6-11	NOT TYPE DUMP
	2A1A6J15/J16	B-10	
	2B1B8-13	6-27	
H1	A5J2/J3 B-9	6-27	TYPE BUSY
	2A1A6J15/J16	B-9	
	2B1B8-12	6-27	
H3	A02-X2	10-19	TYPE BUSY
I0	A5J2/J3 B-7	6-27	TYPE LOAD
	2A1A6J15/J16	B-7	
	2B1B8-H2	6-27	
I1	A5J2/J3 B-8	6-27	
	2A1A6J15/J16	B-8	
	2B1B8-H3	6-27	
I2	A02-W0	10-19	(TW BUSY) (TW DUMP)
J3	A7P1-W	10-23	FROM TW TIMING CONTACT C-1
J3	A04-C3	10-23	CONT BUSY + NOT TYPE LOAD
K3	A04-K0	10-23	CONT BUSY + NOT TYPE LOAD
M0	A04-F0	10-23	TYPE CONT BUSY
N0	A5J2/J3 B-4	6-11	
	2A1A6J15/J16	B-4	
	2B1B8-X1	6-11	
N1	A5J2/J3 B-3	6-11	TW CONTROL BUSY
	2A1A6J15/J16	B-3	
	2B1B8-X0	6-11	
N2	A5J2/J3 C-7	5-23	
	2A1A6J15/J16	C-7	
	2A2B9-X2	5-23	
N3	A5J2/J3 C-8	5-23	STORAGE INACTIVE
	2A1A6J15/J16	C-8	
	2A2B9-X3	5-23	
O0	A04-F1	10-23	NOT DATA TO 0 REGISTER
P0	S1-2	10-19	FROM AUTO-STEP SW
P0	A02-P2	10-19	AUTO-STEP
P3	A5J1D-07	10-19	TYPE LOAD
Q0	A02-X1	10-19	SHIFT TO LWR CASE
Q3	A5J1D-08	10-19	TYPE DUMP
R0	A02-L0	10-19	SHIFT TO UP. CASE
R1	A00-W2	10-37	TW CONT. BUSY + TYPE DUMP
S0	A02-R3	10-19	NOT CHANGE CASE
S1	S1-1	10-21	FAKE RESUME
S3	A02-A0	10-19	SPECIAL FUNCTION
T0	A02-V0	10-19	(TW EN) (TW DUMP + CONT BUSY)
T1	A02-U3	10-19	TW ENABLE
U0	S1-6	10-25	FROM AUTO STEP SW
U0	A05-A0	10-19	AUTO-STEP
U1	A02-U2	10-19	NOT TW ENABLE
U3	A07-I3	10-17	FROM TW TIMING CONTACT C-1
V0	A02-M3	10-19	NOT TW ENABLE
V1	A02-O0	10-19	NOT PRINT
V2	A04-U0	10-23	NOT TYPE DUMP
W0	A5J2/J3 B-5	6-11	EXT TW PRIO REQ ON TW LOAD
	2A1A6J15/J16	B-5	
	2B1B8-M0	6-11	
W1	A5J2/J3 B-6	6-11	
	2A1A6J15/J16	B-6	
	2B1B8-M1	6-11	
W3	A02-T3	10-19	NOT TYPE DUMP
X0	A04-V1	10-23	NOT DATA TO 0 REGISTER
X1	A04-H1	10-23	NOT DATA TO 0 REGISTER
X2	A02-L3	10-19	NOT TYPE DUMP
X3	A02-V2	10-19	UP. CASE STATUS



463


S2 Fake Resume Switch in console

Encode Bit 0!

Bit 1

- DO A02-D0 10-21 NOT CRG RET.
- A3 A7P1-Z 10-37 LWR CASE STATUS FROM SW
- C3 A00-V1 10-37 LOWER CASE SHIFT
- D3 A00-S0 10-37 UPPER CASE SHIFT
- J0 A00-E0 10-37 (TYPE CODE NOT BIT 1) (SPACE)
- J3 A07-B0 10-17 TYPE NOT BUSY
- K0 A03-B0 10-35 BCD TO TW CODE - NOT BIT 0
- K1 A00-K0 10-37 (TYPE CODE NOT BIT 0) (TYPE CODE NOT BIT 1) (TAB)
- K3 A03-C0 10-35 BCD TO TW CODE - NOT UP, CASE
- L0 A07-R0 10-17 SHIFT TO UP, CASE
- L1 A03-E0 10-35 BCD TO TW CODE - NOT BIT 1
- L3 A07-X2 10-17 NOT TYPE DUMP
- M0 A00-W1 10-37 (TYPE CODE NOT BIT 0) (TYPE CODE NOT BIT 2) (CRG RET)
- M1 A00-M0 10-37 (TYPE CODE NOT BIT 2) (BKSP)
- M3 A07-V0 10-17 NOT TW ENABLE
- N0 A00-W3 10-37 (TYPE CODE NOT BIT 0) (PRINT)
- N1 A07-G3 10-17 TYPE BUSY
- O0 A07-V1 10-17 NOT PRINT
- O1 A03-E1 10-35 BCD TO TW CODE - NOT BIT 2
- O3 A06-B3 10-27 NOT LWR CASE STATUS
- P0 A03-D0 10-35 BCD TO TW CODE - NOT PARITY
- P1 A03-D1 10-35 BCD TO TW CODE - NOT BIT 3
- P2 A07-P0 10-17 TYPE LOAD + TYPE DUMP
- P3 A07-D3 10-17 MASTER CLEAR
- Q0 A03-C1 10-35 BCD TO TW CODE - NOT BIT 4
- Q1 A00-B2 10-37 (TYPE CODE NOT BIT 5) (PRINT)
- Q3 A07-F0 10-17 TYPE BUSY
- R0 A00-H3 10-37 (TYPE CODE NOT BIT 3) (PRINT)
- R1 A00-H3 10-37 (TYPE CODE NOT BIT 2) (PRINT)
- R2 A07-G0 10-17 NOT CHANGE CASE
- R3 A07-S0 10-17 NOT CHANGE CASE
- S0 A00-S3 10-37 (TYPE CODE NOT BIT 1) (PRINT)
- S1 A00-G3 10-37 (TYPE CODE NOT BIT 4) (PRINT)
- S2 A06-C2 10-27 LWR CASE STATUS
- S3 A07-C0 10-17 LWR CASE STATUS
- T0 A00-D0 10-37 PARITY
- T1 A03-B1 10-35 BCD TO TW CODE - NOT BIT 5
- T2 A03-A0 10-35 BCD TO TW CODE - NOT LWR CASE
- T3 A07-W3 10-17 NOT TYPE DUMP
- U1 A7P1-P 10-17 NOT END OF TW LINE
- U2 A07-U1 10-17 NOT TW ENABLF
- U3 A07-T1 10-17 TW ENABLE
- V0 A07-T0 10-17 (TW EN) (TW DUMP + CONT BUSY)
- V1 A07-B1 10-17 AUTO, CRG RET.
- V2 A07-X3 10-17 UP, CASE STATUS
- W0 A07-I2 10-17 (TYPE BUSY) (TW DUMP)
- W1 A07-F2 10-17 MASTER CLEAR
- X0 A07-E0 10-17 NOT AUTO, CRG RET.
- X1 A07-Q0 10-17 SHIFT TO LWR CASE
- X2 A07-H3 10-17 TYPE BUSY
- X3 A07-E3 10-17 MASTER CLEAR

\* TERM NOT IN ORDER




SEE NEXT PAGE FOR ADDITIONAL LOGIC ON THIS MODULE

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	CASE CONTROL AND DECODING, AND TYPE CODE PRINT ENABLES	PRODUCT	
		SIZE C	DRAWING NO. 60181000
LOC: A02 PART NO. 18640300		REV. V	465
		SHEET	PAGE 10-19

A0 A07-S3 10-17 SPECIAL FCN  
 B0 A04-C0 10-23 NOT SPECIAL FCN  
 B1 A07-F3 10-17 (TW BUSY) (NOT PROBE) (TYPE LOAD)  
 B2 A04-V0 10-23 SPECIAL FCN  
 C0 A7P1-Z\* FROM TAB CONTACT  
 C1 A5J010-05 FROM ENCODE FCN SW  
 D0 A7P1-CC FROM CRG RET. CONTACT  
 D0 A02-U0 10-19 NOT CRG RET.  
 D1 A04-P1 10-23 BACKSPACE  
 E0 A7P1-AA FROM SPACE CONTACT  
 E1 A04-C1 10-23 UPPER CASE SHIFT  
 F0 A04-H1 10-23 SPACE  
 F1 A7P1-FF FROM LWR CASE SHIFT CONTACT  
 G1 A7P1-EE FROM UP. CASE SHIFT CONTACT  
 H0 A04-P0 10-23 CARRIAGE RETURN  
 H1 A04-B1 10-23 CARRIAGE RETURN  
 I0 A04-B0 10-23 TAB  
 I1 A7P1-BB FROM BACKSPACE CONTACT  
 J1 A04-H0 10-23 TAB

\* LOWER CASE Z



SEE PREVIOUS PAGE FOR ADDITIONAL LOGIC ON THIS MODULE

<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		SPECIAL FUNCTION		SIZE	
DEVELOPMENT DIVISION		LOC: A02 PART NO. 18640300		DRAWING NO. C 60181000	
				REV. N	
				PAGE 10-21	

467




A0	A7P1-R		NOT BIT 0 FROM TW
A3	A05-N2	10-25	0 REG NOT BIT 0
B0	A02-I0	10-21	TAB
B1	A02-H1	10-21	CARRIAGE RETURN
B2	A03-E3	10-33	0 REG NOT BIT 0
C0	A02-B0	10-21	NOT SPECIAL FCN
C1	A02-E1	10-21	UPPER CASE SHIFT
C3	A07-J3	10-17	CONT BUSY + NOT TYPE LOAD
D0	A5J2/J3 A-2		TW 0 REG BIT 00 FROM BC
	A04-S3		
	2A1A6J15/J16 A-2		
	2B1B9-D0	6-27	
D1	A5J2/J3 A-1		
	A04-S2		
	2A1A6J15/J16 A-1		
	2B1B9-D1	6-27	
D3	A06-E0	10-31	TYPE TO BCD CODE - NOT BIT 4
E0	A03-C2	10-33	0 REG BIT 0
E1	A05-T3	10-25	0 REG BIT 0
F0	A07-H0	10-17	TYPE CONT BUSY
F1	A07-00	10-17	NOT DATA TO 0 REGISTER
G0	A03-D3	10-33	0 REG NOT BIT 1
G1	A05-X3	10-25	0 REG NOT BIT 1
H0	A02-J1	10-21	TAB
H1	A02-F0	10-21	SPACE
H2	A5J2/J3 B-1		TW 0 REG BIT 05
	A04-V2		
	2A1A6J15/J16 B-1		
	2B1B9-W0	6-27	
H3	A5J2/J3 B-2		
	A04-V3		
	2A1A6J15/J16 B-2		
	2B1B9-W1	6-27	
I0	A5J2/J3 A-4		
	A04-R3		
	2A1A6J15/J16 A-4		
	2B1B9-G1	6-27	
I1	A5J2/J3 A-3		TW 0 REG BIT 01 FROM BC
	A04-R2		
	2A1A6J15/J16 A-3		
	2B1B9-G0	6-27	
J0	A03-B2	10-33	0 REG BIT 1
J1	A05-U2	10-25	0 REG BIT 1
J2	A5J2/J3 A-10		
	A04-W0		
	2A1A6J15/J16 A-10		
	2B1B9-X1	6-27	
J3	A5J2/J3 A-9		TW 0 REG BIT 04
	A04-W1		
	2A1A6J15/J16 A-9		
	2B1B9-X0	6-27	
K0	A07-K3	10-17	CONT BUSY + NOT TYPE LOAD
K1	A7P1-S		NOT BIT 2 FROM TW
K2	A06-B0	10-31	TYPE TO BCD CODE - NOT BIT 5
K3	A06-D1	10-31	TYPE TO BCD CODE - NOT BIT 2



- L0 A03-B3 10-33 0 REG NOT BIT 2
- L1 A05-X2 10-25 0 REG NOT BIT 2
- M0 A05-U3 10-25 0 REG BIT 2
- M1 A07-X1 10-17 NOT DATA TO 0 REGISTER
- N0 A7P1-W\* NOT BIT 1 FROM TW
- N1 A03-C3 10-33 0 REG BIT 2
- N2 A5J2/J3 A-7 10-33 TW 0 REG BIT 03
- A04-G1
- 2A1A6J15/J16 A-7
- 2B1B9-R0 6-27
- N3 A5J2/J3 A-8
- A04-G0
- 2A1A6J15/J16 A-8
- 2B1B9-R1 6-27
- 00 A5J2/J3 A-5
- A04-O2
- 2A1A6J15/J16 A-5
- 2B1B9-L0 6-27
- 01 A5J2/J3 A-6
- A04-O3
- 2A1A6J15/J16 A-6
- 2B1B9-L1 6-27
- 02 A5J2/J3 A-5
- A04-O0
- 2A1A6J15/J16 A-5
- 2B1B9-L0 6-27
- 03 A5J2/J3 A-6
- A04-O1
- 2A1A6J15/J16 A-6
- 2B1B9-L1 6-27
- P0 A02-H0 10-21 CARRIAGE RETURN
- P1 A02-D1 10-21 BACKSPACE
- P3 A06-E1 10-31 TYPE TO BCD CODE - NOT BIT 3
- 00 A5J2/J3 A-8
- A04-N3
- 2A1A6J15/J16 A-8
- 2B1B9-R1 6-27
- Q1 A5J2/J3 A-7
- A04-N2
- 2A1A6J15/J16 A-7
- 2B1B9-R0 6-27
- Q3 A06-B1 10-31 TYPE TO BCD CODE - NOT BIT 0
- R0 A03-L3 10-33 0 REG NOT BIT 3
- R1 A05-B2 10-25 0 REG NOT BIT 3
- R2 A5J2/J3 A-3 10-25 TW 0 REG BIT 01
- A04-I1
- 2A1A6J15/J16 A-3
- 2B1B9-G0 6-27
- R3 A5J2/J3 A-4
- A04-I0
- 2A1A6J15/J16 A-4
- 2B1B9-G1 6-27
- S0 A03-O3 10-33 0 REG BIT 3
- S1 A05-M3 10-25 0 REG BIT 3
- S2 A5J2/J3 A-1 10-17 TW 0 REG BIT 00
- A04-D1
- 2A1A6J15/J16 A-1
- 2B1B9-D1 6-27
- S3 A5J2/J3 A-2
- A04-D0
- 2A1A6J15/J16 A-2
- 2B1B9-D0 6-27
- T0 A03-J3 10-33 0 REG NOT BIT 4
- T1 A05-C2 10-25 0 REG NOT BIT 4
- T2 A05-D2 10-25 0 REG NOT BIT 5
- T3 A06-C1 10-31 TYPE TO BCD CODE - NOT BIT 1
- U0 A07-V2 10-17 NOT TYPE DUMP
- U1 A7P1-W\* NOT BIT 4 FROM TW
- U2 A7P1-V\* NOT BIT 5 FROM TW
- U3 A03-K3 10-33 0 REG NOT BIT 5
- V0 A02-B2 10-21 SPECIAL FCN
- V1 A07-X0 10-17 NOT DATA TO 0 REGISTER
- V2 A5J2/J3 B-1 10-33 TW 0 REG BIT 05 FROM BC
- A04-H2
- 2A1A6J15/J16 B-1
- 2B1B9-W0 6-27
- V3 A5J2/J3 B-2
- A04-H3
- 2A1A6J15/J16 B-2
- 2B1B9-W1 6-27
- W0 A5J2/J3 A-10
- A04-J2
- 2A1A6J15/J16 A-10
- 2B1B9-X1 6-27
- W1 A5J2/J3 A-9
- A04-J3
- 2A1A6J15/J16 A-9
- 2B1B9-X0 6-27
- W3 A7P1-U
- X0 A03-I3 10-33 NOT BIT 3 FROM TW
- X1 A05-I3 10-25 0 REG BIT 4
- X2 A05-J2 10-25 0 REG BIT 5
- X3 A03-H3 10-33 0 REG BIT 5





\* These pins on plug designated by lower case letters.



CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE 0 REGISTER BITS 0-5 AND BCD CHAR TO STORAGE TRANSMIT ENABLE	EQUIPMENT
	LOC: A04 PART NO. 18640400	SIZE DRAWING NO. C 60181000 SHEET PAGE 10-23

469

A0 A07-U0	10-17	AUTO-STEP
A3 A06-N3	10-27	TW TO BCD CODE SEL - NOT 2X
B0 A5J010-06	10-27	AUTO-STEP
B2 A04-R1	10-23	0 REG NOT BIT 3
B3 A06-O2	10-27	TW TO BCD CODE SEL - NOT 3X
C2 A04-T1	10-23	0 REG NOT BIT 4
C3 A06-H3	10-27	TW TO BCD CODE SEL - NOT 3X
D2 A04-T2	10-23	0 REG NOT BIT 5
D3 A06-H3	10-27	TW TO BCD CODE SEL - NOT 3X
E0 A5J2/J3 C-5		
2A1A6J15/J16 C-5	C-5	
2B2B9-X3	5-75	
E1 A5J2/J3 C-6		
2A1A6J15/J16 C-6	C-6	
2B2B9-X2	5-75	
E2 A06-K2	10-27	TW TO BCD CODE SEL - NOT 4X
E3 A06-U3	10-27	TW TO BCD CODE SEL - NOT 7X
F2 A06-G3	10-27	TW TO BCD CODE SEL - NOT 4X
F3 A06-P3	10-27	TW TO BCD CODE SEL - NOT 7X
G2 A06-J2	10-27	TW TO BCD CODE SEL - NOT 4X
G3 A06-N2	10-27	TW TO BCD CODE SEL - NOT 0X
H2 A06-E3	10-27	TW TO BCD CODE SEL - NOT 7X
H3 A06-S3	10-27	TW TO BCD CODE SEL - NOT 0X
I2 A06-O3	10-27	TW TO BCD CODE SEL - NOT 0X
I3 A04-X1	10-23	0 REG BIT 4
J0 A5J2/J3 C-3		
2A1A6J15/J16 C-3	C-3	
2B1B8-D1	6-11	
J1 A5J2/J3 C-4		
2A1A6J15/J16 C-4	C-4	
2B1B8-D0	6-11	
J2 A04-X2	10-23	0 REG BIT 5
J3 A06-L3	10-27	TW TO BCD CODE SEL - NOT 1X
K2 A06-J3	10-27	TW TO BCD CODE SEL - NOT 1X
K3 A06-L2	10-27	TW TO BCD CODE SEL - NOT 1X
L2 A06-M2	10-27	TW TO BCD CODE SEL - NOT 5X
L3 A06-I3	10-27	TW TO BCD CODE SEL - NOT 5X
M2 A06-K3	10-27	TW TO BCD CODE SEL - NOT 5X
M3 A04-S1	10-23	0 REG BIT 3
N2 A04-A3	10-23	0 REG NOT BIT 0
N3 A06-G2	10-27	TW TO BCD CODE SEL - NOT X6
O2 A06-I2	10-27	TW TO BCD CODE SEL - NOT X7
O3 A06-H2	10-27	TW TO BCD CODE SEL - NOT X7
Q3 A06-D2	10-27	TW TO BCD CODE SEL - NOT X3
S2 A06-F3	10-27	TW TO BCD CODE SEL - NOT X3
S3 A06-E2	10-27	TW TO BCD CODE SEL - NOT X4
T2 A06-F2	10-27	TW TO BCD CODE SEL - NOT X4
U3 A04-E1	10-23	0 REG BIT 0
U2 A04-J1	10-23	0 REG BIT 1
U3 A04-M0	10-23	0 REG BIT 2
V2 A06-A3	10-27	TW TO BCD CODE SEL - NOT X1
V3 A06-C3	10-27	TW TO BCD CODE SEL - NOT X2
W2 A06-D3	10-27	TW TO BCD CODE SEL - NOT X5
W3 A06-B2	10-27	TW TO BCD CODE SEL - NOT X0
X2 A04-L1	10-23	0 REG NOT BIT 2
X3 A04-G1	10-23	0 REG NOT BIT 1



NOTES:  
 (1) PIN ARRANGEMENT FOR DIFFERENTIAL AMPLIFIER.  
 BOTTOM VIEW




<b>CONTROL DATA CORPORATION</b>		<b>REAL-TIME CLOCK, AUTO-STEP OSC, AND TYPEWRITER TO BCD WORD LINE SELECT PART I</b>	<b>PRODUCT</b>
DEVELOPMENT DIVISION		LOC: A05 PART NO. 1B640600	SIZE DRAWING NO. 60181000
			SHEET PAGE 10-25

+2.2v = "1"  
 +0.9v = "0"

6-11

471


A3	A05-V2	10-25	TW TO BCD CODE SEL - NOT X1
B2	A05-W3	10-25	TW TO BCD CODE SEL - NOT X0
B3	A02-O3	10-19	NOT LWR CASE STATUS
C2	A02-S2	10-19	LWR CASE STATUS
C3	A05-V3	10-25	TW TO BCD CODE SEL - NOT X2
D2	A05-R3	10-25	TW TO BCD CODE SEL - NOT X3
D3	A05-W2	10-25	TW TO BCD CODE SEL - NOT X5
E2	A05-S3	10-25	TW TO BCD CODE SEL - NOT X4
E3	A05-H2	10-25	TW TO BCD CODE SEL - NOT 7X
F2	A05-T2	10-25	TW TO BCD CODE SEL - NOT X4
F3	A05-S2	10-25	TW TO BCD CODE SEL - NOT X3
G2	A05-N3	10-25	TW TO BCD CODE SEL - NOT X6
G3	A05-F2	10-25	TW TO BCD CODE SEL - NOT 4X
H2	A05-O3	10-25	TW TO BCD CODE SEL - NOT X7
H3	A05-D3	10-25	TW TO BCD CODE SEL - NOT 3X
I2	A05-O2	10-25	TW TO BCD CODE SEL - NOT X7
I3	A05-L3	10-25	TW TO BCD CODE SEL - NOT 5X
J2	A05-G2	10-25	TW TO BCD CODE SEL - NOT 4X
J3	A05-K2	10-25	TW TO BCD CODE SEL - NOT 1X
K2	A05-E2	10-25	TW TO BCD CODE SEL - NOT 4X
K3	A05-M2	10-25	TW TO BCD CODE SEL - NOT 5X
L2	A05-K3	10-25	TW TO BCD CODE SEL - NOT 1X
L3	A05-J3	10-25	TW TO BCD CODE SEL - NOT 1X
M2	A05-L2	10-25	TW TO BCD CODE SEL - NOT 5X
M3	A05-C3	10-25	TW TO BCD CODE SEL - NOT 3X
N2	A05-G3	10-25	TW TO BCD CODE SEL - NOT 0X
N3	A05-A3	10-25	TW TO BCD CODE SEL - NOT 2X
O2	A05-B3	10-25	TW TO BCD CODE SEL - NOT 3X
O3	A05-I2	10-25	TW TO BCD CODE SEL - NOT 0X
P3	A05-F3	10-25	TW TO BCD CODE SEL - NOT 7X
S3	A05-H3	10-25	TW TO BCD CODE SEL - NOT 0X
U3	A05-E3	10-25	TW TO BCD CODE SEL - NOT 7X



<b>CONTROL DATA</b> CORPORATION	TITLE	PRODUCT
	TYPEWRITER TO BCD WORD LINE SELECT PART 2	
DEVELOPMENT DIVISION	LOC: A06 PART NO. 18704900	SIZE: DRAWING NO. 60181000 REV. A
		SHEET PAGE 10-27

473

FROM PAGE 10-27




FROM PAGE 10-27

<b>CONTROL DATA</b>		TITLE		PRODUCT	
CORPORATION		TYPEWRITER TO BCD		WORD LINE SELECT	
DEVELOPMENT DIVISION		PART 3		SHEET	
LOC: A06		PART NO. 18704900		PAGE 10-29	
SIZE	DRAWING NO.	REV.			
C	60181000	A			

475

B0 A04-K2  
 B1 A04-Q3  
 C1 A04-T3  
 D1 A04-K3  
 E0 A04-D3  
 E1 A04-P3

10-23 TYPE TO BCD CODE - NOT BIT 5  
 10-23 TYPE TO BCD CODE - NOT BIT 0  
 10-23 TYPE TO BCD CODE - NOT BIT 1  
 10-23 TYPE TO BCD CODE - NOT BIT 2  
 10-23 TYPE TO BCD CODE - NOT BIT 4  
 10-23 TYPE TO BCD CODE - NOT BIT 3




FROM WORD LINE  
SELECT PAGE 10-29

48

CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE TYPEWRITER TO BCD DIODE MATRIX MEMORY TRANSLATOR	PRODUCT
	LOC: A06 PART NO. 18704900	SIZE: DRAWING NO. 60181000 REV. A SHEET PAGE 10-31

477


B2 A04-J0 10-23 0 REG BIT 1  
 B3 A04-L0 10-23 0 REG NOT BIT 2  
 C2 A04-E0 10-23 0 REG BIT 0  
 C3 A04-N1 10-23 0 REG BIT 2  
 D3 A04-G0 10-23 0 REG NOT BIT 1  
 E3 A04-B2 10-23 0 REG NOT BIT 0  
 H3 A04-X3 10-23 0 REG BIT 5  
 I3 A04-X0 10-23 0 REG BIT 4  
 J3 A04-T0 10-23 0 REG NOT BIT 4  
 K3 A04-U3 10-23 0 REG NOT BIT 5  
 L3 A04-R0 10-23 0 REG NOT BIT 3  
 O3 A04-S0 10-23 0 REG BIT 3



<b>CONTROL DATA CORPORATION</b>		TITLE BCD TO TYPEWRITER WORD LINE SELECT		PRODUCT	
DEVELOPMENT DIVISION		LOC: A03	PART NO. 18704800	SIZE C	DRAWING NO. 60181000
				REV. A	PAGE 10-33

479






- |           |       |                              |
|-----------|-------|------------------------------|
| A0 A02-T2 | 10-19 | BCD TO TW CODE-NOT LWR CASE  |
| B0 A02-K0 | 10-19 | BCD TO TYPE CODE - NOT BIT 0 |
| B1 A02-T1 | 10-19 | BCD TO TYPE CODE - NOT BIT 5 |
| C0 A02-K3 | 10-19 | BCD TO TW CODE-NOT UP. CASE  |
| C1 A02-Q0 | 10-19 | BCD TO TYPE CODE - NOT BIT 4 |
| D0 A02-P0 | 10-19 | BCD TO TW CODE-NOT PARITY    |
| D1 A02-P1 | 10-19 | BCD TO TYPE CODE - NOT BIT 3 |
| E0 A02-L1 | 10-19 | BCD TO TYPE CODE - NOT BIT 1 |
| E1 A02 O1 | 10-19 | BCD TO TYPE CODE - NOT BIT 2 |

FROM WORD LINE  
SELECT PAGE 10-33


CONTROL DATA CORPORATION DEVELOPMENT DIVISION	TITLE BCD TO TYPEWRITER DIODE MATRIX MEMORY TRANSLATOR	PRODUCT
	LOC: A03 PART NO. I8704800	SIZE DRAWING NO. 60181000 REV. A
SHEET		PAGE 10-35

481


B0 A2P5T81-8		TO TIME METER
B2 A02-Q1	10-19	(TYPE CODE NOT BIT 5) (PRINT)
B3 A2P5T81-3		SPEAKER BIT 21
C0 A7P1-H		TO PARITY MAGNET
C1 A07-B3	10-17	STOR ACTIVE
C3 A7P1-E		TO TW PRINT SEL MAGNET BIT 5
D0 A02-T0	10-19	PARITY
D3 A2P5-B		A + Q + E REG BIT 21
E0 A02-J0	10-19	(TYPE CODE NOT BIT 1) (SPACE)
F3 A7P1-F		TO TW PRINT SEL MAGNET BIT 3
E3 A2P5-F		A + Q + E REG BIT 21
F0 A7P1-H		TO SPACE MAGNET
G3 A02-S1	10-19	(TYPE CODE NOT BIT 4) (PRINT)
H3 A02-R0	10-19	(TYPE CODE NOT BIT 3) (PRINT)
I0 A7P1-N		TO BACKSPACE MAGNET
I3 A7P1-D		TO TW PRINT SEL MAGNET BIT 4
K0 A02-K1	10-19	(TYPE CODE NOT BIT 0) (TYPE CODE NOT BIT 1) (TAB) F REGISTER
K3 A2P5-K		TO TAB MAGNET
L0 A7P1-L		TO TW PRINT SEL MAGNET BIT 2
L3 A7P1-B		(TYPE CODE NOT BIT 2) (BKSP)
M0 A02-M1	10-19	(TYPE CODE NOT BIT 2) (PRINT)
M3 A02-R1	10-19	A + Q + E REG BIT 23
N0 A2P5-J		KEYBOARD ACTIVE
N3 A2P5-A		SPEAKER BIT 23
O0 A2P5T81-1		SPEAKER BIT 22
O3 A2P5T81-2		A + Q + E REG BIT 23
P0 A2P5-D		C REGISTER
P3 A2P5-L		TO UP. CASE SHIFT MAGNET
R0 A7P1-S		TO TW PRINT SEL MAGNET BIT 1
R3 A7P1-C		UPPER CASE SHIFT
S0 A02-D3	10-19	(TYPE CODE NOT BIT 1) (PRINT)
S3 A02-S0	10-19	A + Q + E REG BIT 22
T3 A2P5-C		TO LWR CASE SHIFT MAGNET
U0 A7P1-T		TO KEYBOARD LOCK MAGNET
U3 A7P1-K		LOWER CASE FCN LOCKOUT
V0 A07-D2	10-17	LOWER CASE SHIFT
V1 A02-C3	10-19	A + Q + E REG BIT 22
V3 A2P5-H		(TYPE CODE NOT BIT 0) (TYPE CODE NOT BIT 2) (CRG RET)
w1 A02-M0	10-19	TW CONT BUSY + TYPE DUMP
w2 A07-R1	10-17	(TYPE CODE NOT BIT 0) (PRINT)
w3 A02-N0	10-19	TO CARRIAGE RETURN MAGNET
X0 A7P1-P		(CRG RET) (TYPE NOT BUSY)
X1 A07-A0	10-17	TO TW PRINT SEL MAGNET BIT 0
X3 A7P1-A		



TO TYPEWRITER MAGNETS



TO TYPEWRITER MAGNETS



TO CONSOLE SPEAKER

<b>CONTROL DATA</b>		TITLE	PRODUCT
CORPORATION		RELAY DRIVERS	
DEVELOPMENT DIVISION		LOC: A00	PART NO. 186405 00
SIZE	DRAWING NO.	REV.	
C	60181000	A	
SHEET	PAGE	10-37	

483



MAINTENANCE

INTRODUCTION

This part contains maintenance information on the AC104 Central Processor, DC111 Communications Channel, and CR105 Console. For maintenance information on the storage modules and peripheral devices, refer to Literature Distribution Center Catalog.

INSTRUMENTS, TOOLS, AND MATERIALS

<u>Item</u>	<u>Quantity</u>	<u>Part Number</u>
Oscilloscope, Tektronix Model 547	1	
Oscilloscope Preamp, Tektronix Model 1A1	1	
Oscilloscope Cart, Tektronix Model 202-1	1	
Voltohmmeter, Triplet Model 630	1	
Oscilloscope Probe (1:1 Attenuation Ratio)	2	12208508

3500-T CEM TOOL KIT

<u>Item</u>	<u>Quantity</u>	<u>Part Number</u>
Tip, Nylon Module Shock Test		12209308
Cutter, Copper Tubing, 0.25-1.375	1	12209850
Tool, Copper Tubing Flaring	1	12209851
Reamer, Inner and Outer Copper Tube	1	12209852
Leak Detector, Freon	1	12209853
Wrench, Flare Nut, .875 x 1.1251	1	12209854
Wrench, Flare Nut, .750 x .8751	1	12209855
Socket, .312, 4 Point, .25 Drive	1	12209968
Refrigerant, 12 lb, CC12F2	1	12210065
Tweezer, Fine Point, 4.75 inch	1	12210275
Iron, Soldering, 15W Miniature	1	12210314
Tip, Soldering Iron, .046-inch Spade	12	12210315
Stripper, Wire, 20-20 gauge	1	12210433
Knife, X-Acto, 5 inch w/Blade	1	12210434
Desoldering Tool		12210436
Solder, 60/40, 24 gauge (.022 inch)	1	12210437
Pyrometer	1	12210570
Insertion Tool (Taper Pin)		12210773
Tool, Crimping Buchanan		12210781
Tool, Crimping (Pin Socket)	1	12210813
Insert, Positioner (Buchanan)		12210897

<u>Item</u>	<u>Quantity</u>	<u>Part Number</u>
Filter, Fluid Aerosol	2	12210958
Tool, Pin Removal (61 Pin)		12210988
Psychrometer, Sling Taylor 1328	1	12210991
Magnifier, 12 Power	1	12210995
Element Soldering	1	12212786
Tool, Insertion Ground Pin	1	12213235
Tool, Punch Ground Pin	1	12213236
Tool, Insertion Wire Side/Plate	1	12213237
Tool, Insertion Pin Side/Plate	1	12213238
Wire, 30G Sol Blk	1	16963400
Extender, 50 PAK Integrated Circuit	2	18662200
Adapter, Scope Probe DTL 50 PAK	2	18672000
Cable, Test Point	2	18697522
Adapter Probe and Term		18697527
Adapter Scope Probe TCS 50 PAK	2	18762700
Tool, Extraction Receptacle	1	18934700
Tip, Desoldering (50 PAK Chips)	1	20258200
Pin, Receptor for 61 Pin Connector	25	30000902
Tubing, Head Shrink, .7501D		93154136
50 PAK Shock Testing Head	1	
6000-Type Shock Testing Head	1	12209308

PUBLICATIONS

The following publications, in addition to this manual, should be available to personnel maintaining the AC104 Central Processor, DC111 Communications Channel, and CR105 Console.

<u>Title</u>	<u>Publication Number</u>
1. 3500 Computer System Reference Manual	60200300
2. 3300/3500 Computer Systems Instruction Codes	60189600
3. 3L00 System Maintenance Monitor Reference Manual	60118600
4. Parts Data for AC104-A, DC111-A, and CR105-A	60233100
5. 3500 Computer System Site Preparation Manual	60212700
6. Maintenance Aids for AC104-A (Command Timing Charts)	60234100
7. IBM Selectric Series 73 Reference Manual (Contains maintenance information and parts catalog for IBM Selectric Typewriter used in console)	60095900

Title	Publication Number
8. Preventive Maintenance Index (PMI) and Preventive Maintenance Procedures (PMP) for IBM Selectric Typewriter. Available from Customer Engineering.	None
9. 3000 Series Computer Systems Input/Output Specification	60048800
10. INTEBRID Circuits Manual	60201000
11. Refrigeration Units for Cordwood Modules (Parts List)	60227400

Manuals for the storage modules and peripheral devices are listed in the Literature Distribution Center Catalog.

MAINTENANCE PANEL

The maintenance panel (Figure 11-1) is located in Unit 2 of the Central Processor; it is designated assembly 2A2A4. The panel has switches for selecting maintenance operations and conditions, and display lamps for monitoring maintenance registers and page file operations. The storage protection switches used during normal program operations are also located on this panel.

The panel assembly contains its own power supply which provides the display lamps with +100 vdc power from a 120 vac/400 Hz input.

MAINTENANCE DISPLAYS

Page File Input/Output Display

The Page File Input display is driven by the upper 9 bits of the original unrelocated storage address received from Main Control or Block Control. The upper 7 bits (Page File Address) select the 12-bit Page Index that is referenced during relocation.

Bits 9 and 10 are partial page modifiers which, when added to bits 0 and 1 of the Page File output, form a partial sum that designates the quarter-page (0-3) where storage addressing begins. This partial sum becomes bits 9 and 10 of the storage address. The display lamps for these bits are aligned on the panel to allow convenient monitoring of the Partial Page Adder operation.

The Page File Output display monitors the contents of the Page Index that is referenced. The PA (Page Address) portion of the index becomes bits 11-17 of the storage address and designates the page referenced in storage. A fully expanded storage system has 128 (000-177<sub>8</sub> addresses) pages, each page consisting of 2048 absolute locations. The Pl (Page Length) and E (Exclusion Bit) portions of the Page Index are not used directly in the address, but are flags sensed internally to establish boundary conditions and storage protection.




Figure 11-1. Computer Maintenance Panel

### Storage Address Display

The Storage Address display is driven by a fan-out from the address parity generator in the Relocation section. The parity bit is displayed as the uppermost bit.

The lower 9 bits of the Storage Address display indicate the portion of the original storage address sent to the Relocation section but are unchanged by the relocation process. Bits 9 and 10 reflect the output of the Partial Page Adder. Bits 11-17 are identical to the Page Address portion of the Page File Output.

### Storage Protect Switches

The Storage Protect switches allow two separate areas within a designated 32K of storage to be protected. The binary switches labeled UPPER WRITE LIMIT and LOWER WRITE LIMIT are set to select the range of addresses protected within each area. Each binary setting of the switches represents one multiple of 512 locations, with 64 ( $2^6$ ) different settings possible. See Table 11-1. The switches do not provide single-address protection, and during Executive Mode operations, apply only to areas referenced through the lower 16 indexes (State 0) of the Page Index File. All storage protect switches are disabled by pressing the DISABLE STO PROTECT switch on the console.

With the UPPER WRITE LIMIT switches, blocks of addresses decreasing from address 77777 are protected. The switch settings are compared for equality with bits 9-14 of the storage address. The lower 9 bits of the Upper Write Limit are always "1's".

The LOWER WRITE LIMIT switches protect blocks of addresses increasing from address 00000. The switch settings are compared for equality with bits 9-14 of the storage address, etc. The lower 9 bits of the Lower Write Limit are always "0's".

TABLE 11-1. SAMPLE STORAGE PROTECT SETTINGS

Upper Write Limit Setting	Address Range Protected	Lower Write Limit Setting	Address Range Protected	No. of Locations Protected
76	76777-77777	01	00000-01000	512
75	75777-77777	02	00000-02000	1024
67	67777-77777	10	00000-10000	4096
57	67777-77777	20	00000-20000	8192
37	37777-77777	40	00000-40000	16384
20	20777-77777	57	00000-57000	24064
00	00000-77777	77	00000-77777	32768

### MAINTENANCE SWITCHES

#### CHANNEL COUPLER Switch

With the CHANNEL COUPLER switch in the A TO B AND B TO A (up) position, the Channel Coupler logic interfaces with two I/O channels cabled to the coupler connectors. Any two channels can be connected to the channel coupler. Control signals can be timed and data transfers performed between any two channels. In the A OR B TO A AND B (down) position, the CHANNEL COUPLER switch exchanges control signals with any single channel cabled to the coupler.

A complete description of the Channel Coupler feature is included later in this part.

#### DISPLAY SELECT and MR SELECT Switches

DISPLAY SELECT is a two-position switch which selects the Arithmetic Cycle Counter (CC) or the Maintenance register (MR) for display.

The switch is spring-loaded in the CC position. The upper (U), middle (M), or lower (L) portion of the Maintenance register is selected by the MR SELECT switch. The Maintenance register should not be displayed when the computer is running. The display may interfere with the proper execution of a BDP section diagnostic program.

#### MAINT MODE, TEST MODE, REAL-TIME CLOCK, and TIMING MARGINS Switches

These switches are active only when the key-operated switch on the back control panel of the console is turned ON. With the console switch OFF, Maintenance mode and Test mode are disabled, the Real-Time Clock is running, and all timing margins are normal.

In Maint Mode the cycling of arithmetic instructions can be controlled and the contents of registers and networks that normally are invisible to the program can be stored. The Maintenance mode feature is described later in this part.

A Test mode operation forces the computer to repeat the following sequences at Auto Step rate: GO, STOP, 25  $\mu$ sec, MASTER CLEAR.

The TIMING MARGINS switches change the internal timing of the central processor by enabling different outputs from the tapped delay line circuits (TTDL) used in timing chains. Each switch on the panel corresponds to a section of the machine having its own timing chain. In the FAST position, a timing chain runs faster and the pulses are narrower. In the SLOW position, the timing chain runs slower and the pulses are wider.



## CHANNEL COUPLER

The Channel Coupler permits the testing of I/O channels independent of any peripheral equipment. This testing may include the running of diagnostics and observing timing signals with a scope. The coupler consists of a control logic module and four 61-pin cable jacks (assembly 2A4A13) located in the I/O connector panel assembly (Figure 11-2).




Figure 11-2. I/O Connector Panel

The actual cabling used between the channels tested and the coupler connector depends on the type of test performed. A two-position switch on the Computer Maintenance Panel selects the mode of operation.

### SINGLE CHANNEL MODE

With the CHANNEL COUPLER switch in the A OR B TO A AND B (down) position, tests are performed on a single channel. One "A" cable\* from the channel tested is connected to coupler connector J1 or J2. A cable terminator assembly must be installed on the other connector. The Channel Coupler returns a Reply signal to the channel for each Connect, Function, or Data Signal transmitted to the coupler. This test is primarily intended to facilitate adjustment of delay circuits in the channel to meet I/O specifications. Parity errors occur during Read operations since data is not provided by the coupler. This doesn't affect the operation, however. If two channels are cabled to the coupler, both receive Reply signals.

\* The "A" cable carries the I/O control signals (Reply, Reject) and 12 data bits.

### DUAL CHANNEL MODE

490  
With the CHANNEL COUPLER switch in the A TO B AND B TO A (up) position, the coupler interfaces with two I/O channels cabled to the coupler connectors and permits testing during actual data transfer between the channels. One "A" cable from each of the two channels is connected to coupler connectors J1 and J2. Connectors J3 and J4 are not used.

The coupler responds to operations on both channels as indicated below. For explanatory purposes, one channel is called Channel A, the other Channel B.

1. If Channel A performs a Connect or Function operation while Channel B is neither reading nor writing, the coupler does not provide a response. The No-Response condition causes the Connect or Function reject instruction to be read from P + 1 after 100  $\mu$ sec.
2. If a Write operation is initiated on Channel B, with Channel A inactive, no reply is received and Channel B remains busy. If a Connect or Function is then performed on Channel A, both channels receive a Reject from the coupler and although the data is placed on the lines, no data transfer occurs. To avoid having more than one transmitter ON per twisted pair, "1" bits should not be set in the same bit position of the code and the data, including the parity bit.
3. If a Read operation is initiated on Channel B, with Channel A inactive, no Reply is received and Channel B remains busy. If a Connect or Function is then performed on Channel A, both channels receive a Reply from the coupler. The reading channel (Channel B) transfers the Connect or Function code to storage.
4. If Channel A performs a Read and Channel B performs a Write, each channel acts like a peripheral equipment to the other. Core to core transfers occur as programmed. If Channel A requests a larger input block than the output block for Channel B, the coupler provides an End of Record signal to terminate the READ operation. If the Read on Channel A terminates before the Write on Channel B, Channel B hangs-up and remains busy.

The reading channel (Channel A), in conjunction with Block Control, checks parity on the data received and places a "1" on Internal Status Line 0, if a parity error exists. Parity Error indications are not sent to the writing channel.

## INTERRUPT AND STATUS TESTING

Coupler connectors J3 and J4 are used to test the interrupt priority checking system. Jumpers between connectors J3 and J4 enable transposition of the data from the "A" cable of any I/O channel to the interrupt bit positions of the "B" cables for one to eight channels, depending on the cabling used. The signal transposition wired into the coupler connector assembly is listed in Table 11-2. The cabling scheme used between the channels tested is shown in Figure 11-3.

Channel A can transmit simulated Interrupt and Status signals to the other channels by executing Connect, Function, Input, and Output instructions.

TABLE 11-2. TRANSPOSITION SCHEME

Connector J3		Connector J4	
Pin	Signal	Pin	Signal
A1-2	Data Bit 00	D1-2	Interrupt Line 0
A3-4	01	D3-4	1
A5-6	02	D5-6	2
A7-8	03	D7-8	3
A9-10	04	D9-10	4
B1-2	05	E1-2	5
B3-4	06	E3-4	6
B5-6	07	E5-6	7
D1-2	Read	A1-2	Status Bit 00
D3-4	Write	A3-4	01
D5-6	Connect	A5-6	02
D7-8	Function	A7-8	03
D9-10	Data Signal	A9-10	04
E1-2	Reply	B1-2	05
E3-4	Reject	B3-4	06
E5-6	End of Record	B5-6	07




Figure 11-3. Channel Test Cabling

### CHANNEL COUPLER LIMITATIONS

The Channel Coupler cannot be used to check the ability of the Communications Channels to transmit the following signals:

#### Cable A

- Channel Busy
- Reverse Assembly
- Word Mark
- Master Clear

#### Cable B

- Computer Running
- Negate BCD Conversion
- Suppress Assembly-Disassembly
- Clear External Interrupt


MAINTENANCE MODE

When Maintenance Mode is in effect, the operation of several instructions can be modified to provide functions useful for diagnostic programs. The main features are:

1. Iterative arithmetic and BDP instructions can be terminated at the end of any cycle and later restarted.
2. The contents of several "hidden" arithmetic registers can be transferred to storage.
3. Address incrementing can be inhibited for Block Control instructions (such as Search and Move) which process a block of sequential addresses.

The MAINT MODE switch on the maintenance panel activates Maintenance mode; the key-operated switch on the console must also be ON.

A 24-bit Maintenance register controls the modification of instructions. Each bit in this register has a specific purpose (see Table 11-3). The 54.0 instruction loads the Maintenance register from storage. The contents of the Maintenance register cannot be changed in any other way.



a = 1 FOR INDIRECT ADDRESSING  
m = STORAGE ADDRESS

Instruction Description: Load the 24-bit Maintenance register with the contents of storage address 'm'. Indirect addressing, but no indexing, is possible. This instruction is a No-Op when the MAINT MODE switch on the console is OFF.

The contents of the Maintenance register can be displayed on the maintenance panel. Refer to the maintenance panel description.

TABLE 11-3. MAINTENANCE REGISTER

492

Bit	Function
00-05*	<del>Function depends on bit 13 of Maintenance register.</del> <b>CYCLE COUNT.</b> a. <del>If bit 13 = "0", bits 0-5 are terminating cycle count for arithmetic instructions.</del> b. <del>If bit 13 = "1", bits 0-5 are terminating character count for BDP instructions.</del>
06*	<del>Function depends on bit 13 of Maintenance register.</del> <b>USED</b> a. <del>If bit 13 = "0", bit 6 causes force-terminated arithmetic instruction to restart when the instruction is executed again.</del> b. <del>If bit 13 = "1", bit 6 specifies whether the A or C field count will be used to terminate BDP instructions:</del> <del>Bit 6 = "0"; select A-field</del> <del>Bit 6 = "1"; select C-field</del>
07	Block carry throughout arithmetic adder.
08	Force carry throughout arithmetic adder.
09	Inhibit address increment in Block Control.
10	Not used - must always be set to "0".
11	<del>Block</del> setting of A <sup>2</sup> and Q <sup>2</sup> registers. <i>{Set illegal write status to RF. does not equal output on RT into the Reg File.}</i>
12	<del>Terminate iterative arithmetic instructions after each cycle.</del>
13*	a. <del>If "0", iterative arithmetic instructions terminate when cycle count = bits 0-5 of Maintenance register.***</del> b. <del>If "1", BDP instructions terminate when A or C field character count = bits 0-5 of Maintenance register.</del>
14	Enable force store of E1.
15	Enable force store of E2.
16	Enable force store of X1.
17	Enable force store of X2.
18	Enable force store of shift network, bits 24-47. <b>[E<sup>3</sup>]</b>
19	Enable force store of shift network, bits 00-23. <b>[E<sup>4</sup>]</b>
20	Enable force store of A adder (A is destroyed).
21	Enable force store of Q adder (Q is destroyed).
22	Not used - must always be set to "0".
23	Enable force store of shift count and exponent.

\* ~~When Maintenance mode is used for BDP testing, all bits except bits 00-06 and 13 must be "0".~~

\*\* Bit 12 must also be "0".

## MAINTENANCE MODE IN THE ARITHMETIC SECTION

When bit 13 in the Maintenance register is "0" the following iterative arithmetic instructions can be terminated at the end of any cycle:

34 Replace Add	53 (5-7)4 (B <sup>b</sup> ) + (A) B <sup>b</sup>
35 Selectively Set A	56 Multiply AQ
50 Multiply A	57 Divide AQ
51 Divide A	60-63 floating point instructions

The instructions are terminated as follows:

1. The instruction terminates when the arithmetic timing chain cycle count equals the count in bits 0-5 of the Maintenance register, or
2. The instruction terminates after each iteration if bit 12 of the Maintenance register is set. In this case, the count in bits 0-5 of the Maintenance register is not significant.

When the instruction terminates, a new instruction is read from P+1; however, the controls for the terminated instruction are not cleared. Thus, the terminated instruction can later be restarted if no instructions have been executed which clear the arithmetic controls.

After an instruction is forced to terminate and new instructions are read up, one of the following will occur:

1. If the new instruction is either a store (4X) or 54.0 instruction, that instruction will be executed without changing anything in the arithmetic section.
2. If the new instruction is neither a 4X nor a 54.0 instruction, and bit 06 of Maintenance register is cleared, all controls for the terminated instruction will be cleared and the new instruction executed.
3. If the new instruction is identical to the terminated instruction and bit 6\* of the Maintenance register is set, the instruction restarts from the point where it was stopped. However, if the controls for the terminated instruction have been cleared, the instruction starts from the beginning.
4. If the new instruction is not identical to the terminated instruction (except 4X or 54.0) and bit 6 of the Maintenance register is set, the results will be unpredictable. The controls for the terminated instruction will probably be cleared.

\* Bit 13 of the Maintenance register must be "0" in this case. Bit 6 has a totally different meaning when bit 13 is "1"; see Table 11-3.

When Maintenance Mode is active, the Store A (40) instruction is modified by bits 14-23 of the Maintenance register. Each of these bits specifies a register or network to be stored (see Table 11-3). If none of these bits are set, the 40 instruction executes normally (A is stored). If one bit is set, the associated register or network is stored. If two or more bits are set, all zeros will probably be stored.

If bit 7 in the Maintenance register is set, carries are blocked throughout the adder.

If bit 8 in the Maintenance register is set, carries are forced throughout the adder.

If bit 11 of the Maintenance register is set, arithmetic registers A<sup>2</sup> and Q<sup>2</sup>, which feed the A and Q adders, will be held clear.

### Arithmetic Maintenance Mode Examples

#### Example Number 1

Store the results of A<sup>1</sup>Q<sup>1</sup>X<sup>1</sup>X<sup>2</sup> after the sixth cycle of divide A (51 instruction). Then continue the instruction to completion.

- |                              |   |
|------------------------------|---|
| 1. Execute 54.0 instruction  | (Load Maintenance register = 0000 0006)                   |
| 2. Execute 51. instruction   | (Terminates on sixth cycle)                               |
| 3. Execute 54.0 instruction  | (Load Maintenance register = 0040 0000)                   |
| 4. Execute 40. instruction   | (Force store X <sup>2</sup> )                             |
| 5. Execute 54.0 instruction  | (Load Maintenance register = 0020 0000)                   |
| 6. Execute 40. instruction   | (Force store X <sup>1</sup> ).                            |
| 7. Execute 54.0 instruction  | (Load Maintenance register = 0000 0000)                   |
| 8. Execute 45. instruction   | (Store A <sup>1</sup> Q <sup>1</sup> )                    |
| 9. Execute 54.0 instruction  | (Set Maintenance register = 0000 0100)                    |
| 10. Execute 51 instruction   | (Instruction proceeds from sixth iteration to completion) |
| 11. Execute 54.0 instruction | (Load Maintenance register = 0000 0000)                   |
| 12. Continue with program    |   |

#### Example Number 2

Exit after each iteration of multiply AQ (56) instruction and store the partial results of the shift network.

- |                             |  |
|-----------------------------|--|
| 1. Execute 54.0 instruction | (Load Maintenance register = 0001 0000)                      |
| 2. Execute 56. instruction  | (Exits after each iteration)                                 |
| 3. Execute 54.0 instruction | (Load Maintenance register = 0200 0000)                      |
| 4. Execute 40. instruction  | (Store shift network 00-23)                                  |
| 5. Execute 54.0 instruction | (Load Maintenance register = 0100 0000)                      |
| 6. Execute 40. instruction  | (Store shift network 24-47)                                  |
| 7. Execute 54.0 instruction | (Load Maintenance register = 0001 0100) and repeat steps 2-7 |

Note: In this example a loop cannot be used to repeat steps 1 through 7 because a jump instruction clears the controls for the terminated instruction. A separate sequence of instructions for steps 1 through 7 is required for each iteration of the 56 instruction.

MAINTENANCE MODE IN BLOCK CONTROL

If bit 9 in the Maintenance register is 1, address incrementing is inhibited for the following Block Control instructions:

- 71 Search
- 72 Move
- 73.0-3 Character-Addressed Input to Storage
- 74.0-3 Word-Addressed Input to Storage
- 75.0-3 Character-Addressed Output from Storage
- 76.0-3 Word-Addressed Output from Storage
- 77.75 Set Console Typewriter Input
- 77.76 Set Console Typewriter Output

When these instructions are executed with bit 9 in the Maintenance register set, the specified operation repeats indefinitely using the initial operand address. The operation can be terminated by a Master Clear or 77.51 (Clear I/O, Typewriter, or Search/Move) instruction.

MAINTENANCE MODE IN THE BDP

If bit 13 of the Maintenance register is set, a character count, placed in bits 0-5 of the Maintenance register, is used to terminate BDP instructions. The instructions terminate when the A- or C-field character count equals the count in the Maintenance register plus one. Bit 6 in the Maintenance register selects the A- or C-field count as follows:

- Bit 6 = 1 Select C-field for termination.
- Bit 6 = 0 Select A-field for termination.

When termination occurs, a BDP Complete signal is sent to Main Control and the Interrupt flag\* is set in the BDP. The BDP completes the current character operation and stores the data in memory. Normally the next instruction will be read from P + 3. However, if a Scan or Compare instruction is satisfied on the same character that causes forced termination, the exit will be to P + 4.

\* The Interrupt Flag is bit 11 of the BDP operating conditions (see LBR instruction).

The diagnostic program can store the BDP operating conditions and check the data and flags against simulated results. The instruction can be restarted from the point of force-termination using normal Interrupt recovery techniques.

When Maintenance mode is used for BDP testing, all bits in the Maintenance register other than bits 0-6 and bit 13 must be cleared.

Limitations

Cycle counter will not stop at a count of 1 or 2. Therefore, the lowest exit cycle should be cycle 3. If a count of 1 or 2 is specified, the instruction goes to completion.

## MARGIN TESTING

Margin testing is the process of running diagnostic programs while the power supply voltages and timing chain speeds are varied within specified limits (or margins). It is one of the most useful preventive maintenance techniques because it allows maintenance personnel to find areas of potential failure before actual failure occurs.

The computer system will run reliably over a relatively wide margin range:  $\pm 7\frac{1}{2}$  percent voltage variations and  $\pm 8$  percent timing variations. However, over a period of time, the operation of a few circuits slowly decays. Often these circuits perform satisfactorily under normal operating conditions but fail if the voltage or timing is varied. Thus, margin testing can be used to find borderline circuits. If the degraded circuits are not found, they eventually will decay to the point where the machine will fail under normal operating conditions.

Since some circuit degradation is inevitable, maintenance personnel must conscientiously follow the margin testing procedure outlined in this manual for the central processor and console. Though it is sometimes possible to maintain satisfactory system operation for a long period without doing any margin testing, the result will be a build-up of marginal conditions in the machine and finally, failure during normal operation. Once a number of marginal conditions has accumulated, failures will occur frequently and it is difficult and time-consuming to troubleshoot the failures.

The margins specified in this manual are fully within safe operating limits and do not contribute to circuit degradation or early failure. The system can be operated for extended periods at maximum margins without adverse effects.

## VOLTAGE MARGIN CONTROLS

A power control panel in each of the six CPU columns permits adjustment of +6V\*, -6V, and -2V dc power supplies within the column. Each voltage can be separately adjusted upward or downward. A meter on each panel, calibrated in percentage, indicates the deviation from the normal settings. Similar power controls in the console allow adjustment of the +6V and -6V typewriter logic power supplies. The +7V display light power supply and the -45V typewriter magnet power supply in the console cannot be adjusted.

The range of adjustment is -100 percent and +20 percent; however, adjustments greater than  $\pm 10\%$  are not safe and may cause circuit damage. Any combination of adjustments in the six columns within the  $\pm 10$  percent range is safe.

\* Columns 1 and 2 in Unit 1 do not contain +6V supplies; however, +6V margins in column 2 can be adjusted from column 0.

## TIMING MARGIN CONTROLS

Five TIMING MARGINS Switches, located on the maintenance panel, increase or decrease the speed of the timing chains in the Central Processor. There is a separate switch for each of the main sections in the Central Processor:

Main Control	MC
Relocation	PF
Arithmetic	AR
Block Control	BC
BDP	BDP

In the FAST position, timing chain speed is increased by 8 percent and pulse length is reduced by about 8 percent. In the SLOW position, timing chain speed is decreased by 8 percent and pulse length is increased by about 8 percent.

## PERFORMANCE AT MARGINS

The Central Processor and console should run all operational software and diagnostic programs satisfactorily with any combination of fast and slow timing margins and  $\pm 7\frac{1}{2}$  percent voltage margins. Any errors that occur within these limits indicate a marginal condition in the machine.

## PERIODIC MARGIN TESTING

Items 2.4 and 3.1 of the Preventive Maintenance Procedure, included in this manual, specify the schedule for margin testing. Diagnostic programs are run each week under a different set of margin conditions. Once a month a typical customer job is run at margins.



SCHEDULED MAINTENANCE

The Preventive Maintenance Index (PMI) is a schedule of maintenance activities to be performed periodically. The associated Preventive Maintenance Procedures (PMP) contain detailed instructions for each item listed in the PMI.

The PMI and PMP in this manual cover only the AC104 Central Processor, the DC111 Communication Channel, and CR105 Console.

PREVENTIVE MAINTENANCE INDEX

- Level 1: Daily
- Level 2: Weekly or 150 hours
- Level 3: Monthly or 500 hours
- Level 4: Quarterly or 1500 hours
- Level 5: Semi-annually or 3000 hours
- Level 6: Annually

TABLE 11-4. PREVENTIVE MAINTENANCE INDEX

Level	Item	Procedure
1	1.1	Check fans and blowers
1	1.2	Check power supply voltmeters
1	1.3	Check keyboard and register displays
1	1.4	Run diagnostic routines
1	1.5	Clean equipment exterior
2	2.1	Clean CPU air filters
2	2.2	Clean console filters
2	2.3	Check console typewriter
2	2.4	Run diagnostic routines at margins
2	2.5	Check console switches and indicators
3	3.1	Margin test a typical customer job
3	3.2	Clean cabinet interiors
3	3.3	Seat 50-Paks in Central Processor and console
4	4.1	Check meter calibration in CPU
4	4.2	Check power supply ripple in CPU
4	4.3	Check meter calibration in console
4	4.4	Check power supply ripple in console
5	5.1	Data parity test
6	6.1	Shock test CPU

PREVENTIVE MAINTENANCE PROCEDURES


1.1 Check Fans and Blowers

CHECK/Conditions

Action

1. Check for proper air flow in all six central processor columns.
2. Check to see that all four fans in the console are operating.

CHECK: Are blowers and fans O.K. ?



Shut down central processor or console until blowers are repaired. Reference: Power wiring diagrams in Customer Engineering Manual.

496

### 1.2 Check Power Supply Voltmeters

#### CHECK/Conditions

1. Check meters on all six CPU power control panels. Meters should read zero for +6V, -6V, and -2V.

#### Note

Two of the columns in Unit 1 do not have +6V.

2. Check to see that the motor on the terminator power supply in Unit 2 reads zero.
3. Check meter in console power assembly. Meter should read zero for the +6V and -6V setting.

CHECK: Are meters O.K. ?

Yes      No  $\longrightarrow$  Adjust power controls to zero meters.  
↓  
Go to the next item

### 1.3 Check Keyboard and Register Displays

#### CHECK/Conditions

#### Action

1. Enter the Communication register with a quantity containing all digits (0-7). Check for correct display.
2. Select the A Register entry and display switches. Enter all 7's and check for proper display. Repeat for Q, P, and Index registers.
3. See that register display lights when selected for E<sub>U</sub>, E<sub>L</sub>, LJA, and CIR.
4. Check Read/Write Register File functions.
  - a. Set Breakpoint Mode switch to REG.
  - b. Set Breakpoint Switches to any Register File address (00-77<sub>8</sub>).
  - c. Press WRITE STO switch.
  - d. Enter all 7's.
  - e. Press READ STO switch.
  - f. Check C-Register display for all 7's.
  - g. Repeat items c through f for all 0's.

CHECK: Do items 1 through 4 work properly?

Yes      No  $\longrightarrow$  Troubleshoot and repair.  
↓  
Go to next item.

1.4 Run Diagnostic Routines

CHECK/Conditions

Action

1. Run the following diagnostic routines at normal operating voltages:

a. COM - Command Test

Run one pass.

Specify a different initial pass number each day so that new sets of random numbers are used daily.

This may find number sensitive failures over a period of time.

b. LOG - Logic diagnostics

Run one pass.

B5P

c. BDP - Business Data Processor Test

Run one pass.

Specify all sections of the test including Illegal Write and Interrupt testing.

Do not run the long tests for 66.0, 66.1, 67.0 and 67.1 instructions specified by setting bits in Q.

d. EX2 - Executive Mode test

Run one pass.

CHECK: Do all diagnostics run without indicating errors?

Yes

No

Troubleshoot and repair.

Go to next item

1.5 Clean Equipment Exterior

CHECK/Conditions

Action

1. Inspect exterior of equipment and clean as necessary.

Close all doors.

Turn system over to customer.

## 2.1 Clean CPU Air Filters

### CHECK/Condition

1. CPU power off

### Action

1. Remove the six air filters in the CPU. The filters are located inside the power supply grilles at the base of each column.
2. Wash the filters using the following procedure:
  - a. Flush with warm water. Do not use a high pressure stream.
  - b. Shake out moisture and let dry thoroughly.
  - c. Spray intake side of filters with a light coat of Super Filter Coat adhesive, CDC Part No. 12210958.
  - d. Let adhesive dry before replacing filters.Go to next item

## 2.2 Clean Console Filters

### CHECK/Condition

1. Console power off.

### Action

1. Remove the air filter located immediately below the typewriter logic chassis at the rear of the console.
  2. If there is any visible deposit of dust, clean and reactivate the filter. Follow the procedure used for the CPU filters (item 2.1).
  3. Check the screens on the two muffin fans located in the upper right section of the console (viewed from rear). Remove any deposit with vacuum cleaner.
- Go to next item

TABLE 11-5. MARGIN TESTS

2.3 Check Console Typewriter

CHECK/Conditions

1. Typewriter power off
2. Typewriter power on

Action

1. Check condition of ribbon and replace, if necessary.
  2. Clean print ball.
  3. Type complete character set.
- Go to next item

2.4 Run Diagnostic Routines at Margins

CHECK/Conditions


1. Adjust the voltage and timing controls in the CPU and console to one of the combinations listed in Table 11-5.

Action

Select a different combination each week. During any six-month period, margin tests should be run at least once for each combination listed in the table.

2. Run the diagnostic tests listed in Table 11-5 for the selected margin combination.

CHECK: Do all diagnostics run without indicating errors?



1. Repeat failing test under normal operating conditions.
  - a. If errors also occur at normal conditions, troubleshoot and repair.
  - b. If the errors do not repeat at normal conditions, make a record of the failure. Troubleshoot and repair during scheduled maintenance periods.

Test Variables	Margin Combinations																					
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17					
Unit 1, Col 0, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 1, Col 0, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0					
Unit 1, Col 0, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 1, Col 1, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0					
Unit 1, Col 1, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 1, Col 2, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0					
Unit 1, Col 2, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 0, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 0, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 0, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 1, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 1, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 1, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 2, +6V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 2, -6V	0	0	+	-	+	-	0	0	0	0	0	0	0	0	0	0	0					
Unit 2, Col 2, -2V	0	0	+	-	-	+	0	0	0	0	0	0	0	0	0	0	0					
Console +6V	0	0	0	0	0	0	+	-	+	-	0	0	0	0	0	0	0					
Console -6V	0	0	0	0	0	0	+	-	-	+	0	0	0	0	0	0	0					
Memory +6V	0	0	0	0	0	0	0	0	0	0	+5	-5	+2 1/2	-2 1/2	0	0	0					
Memory -6V	0	0	0	0	0	0	0	0	0	0	+5	-5	-2	+2	0	0	0					
Mem Drive Margin	0	0	0	0	0	0	0	0	0	0	N	N	N	N	*	N	N					
Mem Bias Margins	0	0	0	0	0	0	0	0	0	0	N	N	N	N	N	H	L					
Timing Margins	F	S	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N					
Diagnostic Tests																						
Com	X	X	X	X	X	X																
Log	X	X	X	X	X	X																
FPT	X	X	X	X	X	X																
B5P	X	X	X	X	X	X																
EX2	X	X	X	X	X	X																
MT1	X	X	X	X	X	X																
TP1											X	X	X	X								
PFT	X	X	X	X	X	X																
BC1	X	X	X	X	X	X																
MM4																X	X	X	X	X	X	X

\*Drive margins are defined as a current regulator setting for each stack so that a margin of plus and minus 0.5 volts on either side of a nominal setting for each stack should have been previously determined during manufacture.

+ Means +7 1/2 percent  
 - Means -7 1/2 percent  
 0 Means 0 percent  
 F Means all timing margins switches fast  
 S Means all timing margins switches slow  
 N Means all timing margins switches normal and memory drive margins and bias margins normal  
 H Means high  
 L Means low  
 +5 Means +5 percent high  
 -5 Means -5 percent low  
 -2 1/2 Means -2 1/2 percent low  
 +2 1/2 Means +2 1/2 percent high

## 2.5 Check Console Switches and Indicators

### CHECK/Conditions

1. Set the ISR and OSR to all 7's.  
Clear the ISR and OSR.
2. Operate all console switches to see that they are working mechanically. See that all indicating switches light.

CHECK: Do all switches and indicators operate properly?

Yes

No

Go to next item.

Troubleshoot and repair

### Action

## 3.1 Margin Test a Typical Customer Job

### CHECK/Conditions

1. Run one of the customer's production jobs at one of the margin conditions listed in Table 11-5. Compare results with same job run at normal operating conditions.

A different margin condition should be selected each time this test is run.

CHECK: Did job run O.K.?

Yes

No

Go to next item.

### Action

1. Run diagnostic routines with same margin conditions to isolate error.
2. If diagnostic indicates error at margins, run diagnostic under normal operating conditions.
3. If error occurs only at margin condition, record error and troubleshoot during scheduled maintenance period.
4. If error occurs at normal operating conditions, troubleshoot and repair immediately.



### 3.2 Clean Cabinet Interiors

#### CHECK/Conditions

1. Power off in CPU and console.

#### Action

1. Inspect and clean inside of CPU cabinets.
  - a. Logic chassis, six columns.
  - b. Power supplies, six columns.
  - c. Power Control Enclosures, six columns - accessible through top of cabinet.
  - d. End section in Unit 2.
  - e. Terminator power supply - four screws must be removed to free cover.
2. Check inside of console and clean as necessary.
3. Wipe down exterior of cabinets using a mild detergent solution. Turn system over to customer.

### 3.3 Seat 50-Paks in Central Processor and Console

#### CHECK/Conditions

#### Action

Press each 50-Pak toward chassis to insure proper seating.

Go to next item.

### 4.1 Check Meter Calibration in CPU

#### CHECK/Conditions


1. Make certain that power supply meters read zero for +6v, -6v, and -2v in all six columns. Adjust power controls if necessary.

#### Note

Two of the columns in Unit 1 do not have +6v.

2. Measure the voltage between a -6v bus and a ground bus in each column. Use a Triplet model 630 volt-ohmmeter. The reading should be -6.0v.
3. Repeat for -2v in each column. The reading should be -2.0v.
4. Repeat for +6v in the four columns that have +6v supplies. The reading should be +6.0v.

CHECK: Do voltage readings meet specifications?




#### Action

1. Adjust potentiometer on rear of panel meter so that meter indicated zero when volt-ohmmeter reads correct voltage.

#### Note

Use 10-inch insulated screwdriver through back. Turn power off, when screwdriver is inserted. Turn power on when screwdriver is in place.



4.1

CHECK/Conditions

6. Measure the voltage between TB2 and TB3 on the terminator power supply panel. Use the Triplet volt-ohmmeter.

CHECK: Does volt-ohmmeter read 40.0 volts?

Yes  
↓  
Go to next item.

No → Adjust potentiometer on rear of panel meter so that meter reads zero when volt-ohmmeter indicates 40.0 volts.

Action

4.2 Check Power Supply Ripple in CPU

The most common cause of high power supply ripple is open diodes in the rectifier assemblies. This procedure checks to see that all diodes are conducting.

CHECK/Conditions

1. Computer stopped, power on.
2. Oscilloscope settings:
  - a. Channel A Input Selector: AC position
  - b. TIME/CM control: 0.5 ms/cm.
  - c. TRIGGER COUPLING switch: AC
  - d. TRIGGER SLOPE switch: INT(+)
  - e. TRIGGER SOURCE: NORMAL
  - f. TRIGGER MODE switch: AUTO STABILITY
  - g. HORIZONTAL DISPLAY control: A
  - h. 0.5 v/cm
3. Look at pin 11 on the transformers in the base of each column. You will see the AC component of the unfiltered DC output. Normal and abnormal waveforms are shown in Figure 11-4.

Action

CHECK: Are waveforms normal?

Yes  
↓  
Go to next item.

- No →
1. If waveform is similar to those on the upper right in Figure 11-4, a diode is bad.
  2. Change TIME/CM control on scope to 1.0 ms/cm. Decrease v/cm control to give good display.

CHECK/Conditions

Action

- To find which of the six diodes in a rectifier assembly are open, look at the drop across each diode (place probe on transformer side of each diode). See Figure 11-4 for normal and abnormal waveforms.

If one or more of the diodes in the assembly is open, the waveform will be similar to those on the lower right.

- Replace defective diodes and repeat ripple check.




Figure 11-4. CPU Power Supply Waveforms

504

#### 4.3 Check Meter Calibration in Console

##### CHECK/Conditions

1. Check to see that the voltmeter at the rear of the console reads zero for +6v and -6v. Adjust power controls if necessary to zero meter.
2. +6v/-6v switch: +6v position.
3. Measure voltage between pins 3 and 4 of TB2 on the typewriter logic chassis. Use the Triplet model 630 meter.

CHECK: Does Triplet meter read 6.0v?

Yes  
↓  
Go to next item.

No →

1. Adjust potentiometer on rear of console voltmeter so that meter indicates zero when Triplet meter reads 6.0v. The potentiometer is accessible from the front of the console (inside lower enclosure; remove door).


#### 4.4 Check Power Supply Ripple in Console

This procedure insures that all diodes in the four console power supplies are conducting.

##### CHECK/Conditions

##### Action

1. Power on, computer stopped.
2. Oscilloscope settings:
  - a. Channel A Input Selector: AC position
  - b. TIME/CM control: 0.5 ms/cm
  - c. TRIGGER COUPLING switch: AC
  - d. TRIGGER SLOPE switch: INT(+)
  - e. TRIGGER SOURCE: NORMAL
  - f. TRIGGER MODE switch: AUTO STABILITY
  - g. HORIZONTAL DISPLAY control: A
3. Look at pin 11 on the +6v and -6v transformers (see location sketch). You will see the AC component of the unfiltered DC output. Normal and abnormal waveforms are shown in Figure 11-4.
4. Look at pin 4 on the +7v transformer. Again you will see unfiltered DC output. Figure 11-5 shows normal and abnormal waveforms.




4.4

CHECK/Conditions

5. Look at pin 10 or 11 of the 45v transformer. See Figure 11-5 for normal and abnormal waveforms.

CHECK: Are waveforms normal?



Action

1. If waveform is similar to those on the upper right in Figure 11-5, a diode is bad.
2. Change TIME/CM control on scope to 1 ms/cm.
3. To find which of the six diodes in a rectifier assembly are open, look at the drop across each diode (place probe on transformer side of each diode).  
See Figure 11-5 for normal and abnormal waveforms.  
If one or more of the diodes in the assembly is open, the waveform will be similar to those on the lower right.
4. Replace defective diodes and repeat check.




Figure 11-5. Console Power Supply Waveforms

### 5.1 Data Parity Test

This procedure verifies that the Data Parity Checker is functional.

#### CHECK/Conditions

#### Action

1. Enter all of memory with zeros and sweep continuous.
2. Ground data bit zero by grounding the test point indicated below. If the Parity Checking network is working properly, this should turn the Storage Parity Error indicator ON.
3. Master Clear and repeat for remaining 23 data bits.

TABLE 11-6. DATA BIT TEST POINTS

Bit	Test Point	Location
00	BF	2B2A9
01	BH	2B2A9
02	BY	2B2A9
03, 04, 05	BF, BH, BY	2B2A8
06, 07, 08	BF, BH, BY	2B2A7
09, 10, 11	BF, BH, BY	2B2A6
12, 13, 14	BF, BH, BY	2B2A4
15, 16, 17	BF, BA, BY	2B2A3
18, 19, 20	BF, BH, BY	2B2A2
21, 22, 23	BF, BH, BY	2B2A1

### 6.1 Mainframe Shock Test

The mainframe should be completely shock tested annually. Shock must be done in sections with a maximum of one column per week.

#### NOTE

Do not exceed the limit of one column per week for the shock test. This limit will preclude any massive, latent-type problems from degrading the system operation.

Use the AMP insertion tool calibrated to 10 pounds and the special 50-PAK shock testing head. Shock test the PAKS by rapping each once in the middle of the PAK, while running the appropriate test shown in Figure 11-6.

Additional test information and a 20-panel map is shown in Figure 11-6.



Test To Run	Unit	I									II								
		0			1			2			0			1			2		
		A	B	C	A	B	C	A	B	C	A	B	C	A	B	C	A	B	C
SMM3L	QLC	*	*	*	*	*	*			*									
QA T. F.	File 25																		
	26																		
	27																		
	30																		
SMM3L	Log																		
	FPT																		
	Q5B							*	*										
	BC1-1										*	*							
	DFT													*	*				
	BC2										*								
	BC1-3 Ch 0										*								
	1																		
	2																		
	3																		
	4										*								
	5																		
	6																		
	7																		
TP1 for PAKS in 3501 Console	TP1																		

Figure 11-6. 20-Panel Shock Testing Map

\* While running, use the 6000-type shock testing head (Part No. 12209308) to shock test indicated backpanels by rapping three times across the center of the panel and once at each corner.

- ① Additional PAKS to be tested with this test are at locations 1B1B5, 1C0A6, and 1C0A5.
- ② Additional PAKS to be tested with this test are at locations 2B1B8 and 2B1B9.

EMERGENCY MAINTENANCE PROCEDURES

ADJUSTABLE DELAY TUNING PROCEDURE

Table 11-7 indicates the location of all adjustable delays in the central processor. It may be necessary to adjust these delays if:

1. A module containing an adjustable delay is replaced.
2. An adjustable delay circuit is replaced.
3. A circuit or module associated with an adjustable delay is replaced.

TABLE 11-7. DELAY ADJUSTMENT

Location of Delay Adjustment	Procedure Number
2B0B5-A10	No. 1
2A0A7-B00, B10, B40	
2A0A6-B00, B10, B40	
2A0A3-B00, B10, B40	
2A0A3-B00, B10, B40	
2A0A2-B00, B10, B40	No. 2
2C0B7-B00, B10, B40	
2C0B6-B00, B10, B40	
2C0B3-B00, B10, B40	
2C0B2-B00, B10, B40	
2B1B1-A00	No. 3
2B1B1-B10, A30	No. 4
2B1B1-B20	No. 5
2B0A9-B00, B40	No. 6
2B1B8-B40	No. 7
2A2B9-A20	No. 8
1A2A2-A40	No. 9

GENERAL PROCEDURE

1. A short program loop that repeatedly pulses the delay to be adjusted is run.
2. The output of the delay and a signal that has a specified time relationship to the delay output are simultaneously displayed on an oscilloscope.
3. The delay potentiometer is adjusted to give the specified time relationship between the leading edges of the two signals.

Detailed procedures for each delay appear on the following pages.

A Tektronix type 547 oscilloscope, or equivalent, with a Type 1A1 dual channel preamp, is required.

The oscilloscope should be set up to sync internally on the signal observed with probe A.

Unless otherwise specified in the adjustment procedures, the computer should be in Non-Executive mode.

PROCEDURE 1

Location of delay adjustment: 2B0B5-A10.

Function: Controls 40-millisecond delay for Pause instruction (77.60 XXXX).

Reference: Logic diagram, page 6-107.

Procedure:

1. Enter the following program from the keyboard:

Address	Instruction	
00000	76000000	Activate channel that is not connected.
00001	00000000	
00002	00000000	
00003	53420022	Clear Real Time Clock
00004	77600377	Pause for 40 ms
00005	01000007	Jump to 00007
00006	00000000	
00007	53010022	Clock to Q
00010	41000100	Store Q at 00100
00011	01000003	Jump to 00003


2. Set console switches as follows:

- a. READ STO switch: ON
- b. BREAKPOINT Mode Selector switch: STO position
- c. BREAKPOINT Address: 00100
- d. STEPRATE CONTROL: maximum rate

3. Master clear and press the GO switch. The Communication Register display will show the delay in milliseconds (in octal  $50_8$ ).
4. Adjust the potentiometer at 2B0B5-A10 for  $40_{10}$ -milliseconds delay.

If the console is not visible from the Central Processor, the scope can be used to measure the delay.

1. Probe A on 2B0B5-TP AQ
2. Adjust the potentiometer at 2B0B5-A10 for 40 milliseconds between pulses.



PROCEDURE 2

510

Location of delay adjustments: locations B00, B10, and B40 on the C-control module for each communication channel. The C-control modules are located as follows:


Channel 0	2A0A7	Page 6-133
Channel 1	2A0A6	Page 6-135
Channel 2	2A0A3	Page 6-137
Channel 3	2A0A2	Page 6-139
Channel 4	2C0B7	Page 6-169
Channel 5	2C0B6	Page 6-171
Channel 6	2C0B3	Page 6-173
Channel 7	2C0B2	Page 6-175

Functions:

1. Delay at B10 causes Data signal to be sent 100 nanoseconds after data is placed on lines during output operation.
2. Delay at B40 causes Data signal to drop 100 nanoseconds after external equipment sends Reply during input or output operation.
3. Delay at B00 controls the setting of the Data Signal FF 200 nanoseconds after the previous Data Signal drops.

Procedure:

1. Connect the channel to be adjusted to the channel coupler as shown in the following illustration.



2. Set the CHANNEL MODE switch for the channel connected to the Channel Coupler to 12-Bit Mode.

3. Set CHANNEL COUPLER switch on maintenance panel to A OR B TO A AND B (down) position.

4. Enter the following program from the keyboard:

Address	Instruction	
00000	76400000	Output word from A
00001	C0000000*	On channel C
00002	00000000	Halt
00003	01000000	Jump to 00000

5. Master Clear and press Go switch.

6. Probe A on TP BF on C control module for the channel C<sub>A</sub>.

7. Probe B on TP BC of the C-control module for the channel being adjusted.

8. Adjust the potentiometer at location B10 of this module for 100-nanosecond delay from leading edge of A trace to leading edge of B trace.

9. Probe A on TP BD of the C-control module for the channel being adjusted.

10. Probe B on TP BE of the same module.

11. Adjust the potentiometer at location B40 for 100-nanosecond delay from leading edge of A trace to leading edge of B trace.

12. Probe A on TP AY of the C-control module for the channel being adjusted.

13. Probe B on TP BG of the same module.

14. Adjust the potentiometer at B00 for 100-nanosecond delay from leading edge of A trace to leading edge of B trace. This 100-nanosecond delay and the 100-nanosecond delay previously adjusted provides a 200-nanosecond delay between the trailing edge of the Data Signal and the setting of the Data Signal FF.

### PROCEDURE 3

Location of delay adjustment: 2B1B1-A00

Function: Master Clear Block Control priority circuits after 15  $\mu$ sec if Master Clear does not gain priority.

Reference: Logic diagram, page 6-9.

#### Procedure:

1. MAINTENANCE MODE switch (on maintenance panel): ON.
2. TEST MODE switch (on maintenance panel): ON.
3. Key-operated MAINTENANCE MODE switch on console: ON.
4. Ground TP AW at location 2B1A0 (page 6-5).
5. Probe A on 2B1B1-TP AW.
6. Probe B on 2B1B1-TP AE.
7. Adjust potentiometer at 2B1B1-A00 for 15- $\mu$ sec delay from leading edge of A trace to leading edge of B trace.

\* C = Number of channel connected to channel coupler

PROCEDURE 4

Location of delay adjustments: 2B1B1-B10, 2B1B1-A30

Function: Generates no-response reject for Connect and Select Function instructions.

Reference: Logic diagram, page 6-9.

Procedure:

1. Enter the following program from the keyboard:

Address	Instruction
00000	770CXXXX (Connect)
00001	01000000 (Jump to 00000)
00002	00000000 Halt

C = Channel Number for any channel in the system

XXXX = Connect Code that does not correspond to any equipment on channel C. Thus, there will be no response to the Connect instruction and the exit will be to P+1.

2. Master Clear and press GO switch.
3. Probe A on 2B1B1-TP BF.
4. Adjust potentiometer at 2B1B1-B10 for 10- $\mu$ sec pulse width.
5. Probe A on 2B1B1-TP AS.
6. Adjust potentiometer at 2B1B1-A30 for 90- $\mu$ sec pulse width.

PROCEDURE 5

512

Location of delay adjustment: 2B1B1-B20

Function: Delays Control Enable FF for 250 nanoseconds after Connect code is transmitted to allow for deskew time.

Reference: Logic diagram, page 6-9.

Procedure:

1. Enter the following program from the keyboard:

Address	Instruction
00000	770CXXXX (Connect)
00001	01000000 (Jump to 00000)
00002	00000000 (Halt)

C = Channel Number for any channel present in the system.

XXXX = Connect code that does not correspond to any equipment on channel C.

2. Master Clear and press GO switch.
3. Probe A on any bit in the O register (for channel C) that corresponds to a "1" in the Connect code XXXX. The lower 12 bits of the O register hold the Connect code.

The O registers are located as follows:

Channel 0	2A0A9	Page 6-141
Channel 1	2A0A8	Page 6-145
Channel 2	2A0A1	Page 6-149
Channel 3	2A0A0	Page 6-153
Channel 4	2C0B9	Page 6-177
Channel 5	2C0B8	Page 6-181
Channel 6	2C0B1	Page 6-185
Channel 7	2C0B0	Page 6-189

4. Probe B on TP AO on the A-control module for channel C. The A-control modules are located as follows:

Channel 0	2A0B7	Page 6-125
Channel 1	2A0B6	Page 6-127
Channel 2	2A0B3	Page 6-129
Channel 3	2A0B2	Page 6-131
Channel 4	2C0A7	Page 6-161
Channel 5	2C0A6	Page 6-163
Channel 6	2C0A3	Page 6-165
Channel 7	2C0A2	Page 6-167

5. Adjust the potentiometer at location 2B1B1-B20 for 200 nanoseconds delay from leading edge of A trace to leading edge of B trace.
6. Repeat the measurement for all channels to be certain that no channel has less than 200 nanoseconds deskew time. If necessary, re-adjust the potentiometer at 2B1B1-B20 to obtain a minimum delay of 200 nanoseconds.

#### PROCEDURE 6

##### Location of delay adjustments:

- 2B0A9-B00  
Function: Controls timing between Block Control and Main Control on 77 instructions handled by Block Control.
- 2B0A9-B40  
Function: Blocks external interrupts during 77.500XXX instructions.

Reference: Logic diagram, page 6-101.

##### Procedure:

- Enter the following program from the keyboard:

Address	Instruction	
00000	77500377	(Clear external interrupts)
00001	14000000	No-op
00002	01000000	(Jump to 00000)

- Master Clear and press GO switch.
- Probe A on 2B0A9-TP AH.
- Adjust potentiometer at 2B0A9-B00 for 100-nanosecond pulse width.
- Probe A on 2B0A9-TP BX.
- Probe B on 2B0A9-TP BZ (a very narrow pulse will be visible).
- Adjust potentiometer at 2B0A9-B40 for 1- $\mu$ sec delay from leading edge of A trace to leading edge of B trace.



PROCEDURE 7

Location of delay adjustment: 2B1B8-B40

Function: Delays Data Ready signal to typewriter.

Reference: Logic diagram, page 6-11.

Procedure:

1. Turn on FAKE RESUME switch inside back of console.
2. Enter the following program from the keyboard:
 

Loc 00000	77760000	(Set Typewriter Output)
00001	01000000	(Jump to 00000)
3. Probe A on 2B1B8-TP BZ.
4. Probe B on 2B1B8-TP BY.
5. Adjust potentiometer at 2B1B8-B40 for 250-nanosecond delay from leading edge of A trace to leading edge of B trace.

PROCEDURE 8

514

Location of delay adjustment: 2A2B9-A20

Function: Generates No-Response signal if storage does not respond to a Memory Request within 2.5  $\mu$ sec.

Reference: Logic diagrams, pages 5-23 and 5-5.

Procedure:

1. EXECUTIVE MODE switch ON.
2. Enter all zeros into page index 000 from keyboard.
3. Enter the following quantity into page index 001 from the keyboard: 000XXX000000<sub>2</sub>.  
Where XXX<sub>2</sub> = the module select bits (address bits 15, 16, and 17) for a non-existent storage module.
4. Enter the following program from the keyboard:
 

Address	Instruction	
00000	20004000	Load A through page index 001
00001	01000000	Jump to 00000
5. PARITY STOP and PARITY INTERRUPT switches OFF.
6. Master Clear and press the GO switch.
7. Probe A on 2A2B9-TP AT.
8. Probe B on 2A2B9-TP AO.
9. Adjust the potentiometer at 2A2B9-A20 for 2.5- $\mu$ sec delay from leading edge of A trace to leading edge of B trace.

PROCEDURE 9

Location of delay adjustment: 1A2A2-A40

Function: Exit from BDP instructions (64-67).

Reference: Logic diagrams, pages 4-9 and 4-3.

Procedure:

1. BDP MODE switch ON.
2. Enter the following program from the keyboard:

Address	Instruction
00000	14400000 Enter A with all zeros
00001	40000000 Store zeros at 00010
00002	70600010 Load BDP Conditions from 00010
00003	64000000
00004	00000000 Move Characters from field A to field C
00005	00000000
00006	10000003 Jump to 00003

3. Master Clear and press GO switch.
4. Probe A on 1A2A2-TP AG (page 4-9).
5. Probe B on 1A2A4-TP AM (page 4-3).
6. Adjust potentiometer at 1A2A2-A40 for 150-nanoseconds delay between leading edges.

BACK PANEL AND GROUND PIN REPLACEMENT PROCEDURES

1. Connector Pins

- a. From the front of the cabinet, carefully position Receptacle Extraction Tool, Part No. 18934700, over the defective pin. Hold the "barrel" of the tool firmly against the panel, then hit the plastic handle sharply with the heel of the hand to dislodge the pin.
- b. From the back of the panel, install a replacement double-pin assembly using Insertion Tool, Part No. 12213237, then disconnect the back panel wires from the old pin assembly and connect them to the corresponding new pins.

NOTE

If two people are to handle pin replacement, one person should hold Insertion Tool, Part No. 12213238, against the pin side of the plate (for support only) while the other person drives in the new pin assembly from the back of the panel.

2. Ground Pins

- a. Remove ground wire, if present, then drive out the defective ground pin from the back of the panel using Ground Pin Punch, Part No. 12213236.
- b. Install new ground pin from the front side of the panel using Ground Pin Insertion Tool, Part No. 12213235. Use care to insure that the pin is not driven too far back into the panel; otherwise, it may not make proper connection with the 50-PAK. Reinstall ground wire (if present).

**COMMENT SHEET**

MANUAL TITLE CONTROL DATA AC104-A Central Processor, DC111-A

Communications Module Dia., Cable Tabs Vol. 2 CE Man.

PUBLICATION NO. 60181000 REVISION N

**FROM:** NAME: \_\_\_\_\_  
BUSINESS ADDRESS: \_\_\_\_\_

**COMMENTS:**

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

**COMMENT SHEET**

MANUAL TITLE CONTROL DATA AC104-A Central Processor, DC111-A

Communications Module Dia., Cable Tabs Vol. 2 C. E. Man.

PUBLICATION NO. 60181000 REVISION N

**FROM:** NAME: \_\_\_\_\_  
BUSINESS ADDRESS: \_\_\_\_\_

**COMMENTS:**

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

CUT ALONG LINE

PRINTED IN USA

AA3419 REV. 11/69

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.  
FOLD ON DOTTED LINES AND STAPLE

CUT ALONG LINE

PRINTED IN USA

AA3419 REV. 11/69

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.  
FOLD ON DOTTED LINES AND STAPLE

STAPLE

STAPLE

STAPLE

STAPLE

FOLD

FOLD

FOLD

FOLD

FIRST CLASS  
PERMIT NO. 8241

MINNEAPOLIS, MINN.

**BUSINESS REPLY MAIL**  
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY  
**CONTROL DATA CORPORATION**  
4201 North Lexington Avenue  
Arden Hills, Minnesota 55112

ATTN: TECHNICAL PUBLICATIONS DEPT.  
PLANT TWO

CUT ALONG LINE

FOLD

FOLD

FOLD

FOLD

FIRST CLASS  
PERMIT NO. 8241

MINNEAPOLIS, MINN.

**BUSINESS REPLY MAIL**  
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY  
**CONTROL DATA CORPORATION**  
4201 North Lexington Avenue  
Arden Hills, Minnesota 55112

ATTN: TECHNICAL PUBLICATIONS DEPT.  
PLANT TWO

CUT ALONG LINE

815





>>> CUT OUT FOR USE AS LOOSE-LEAF BINDER TITLE TAB

**CONTROL DATA**  
CORPORATION

8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440

LITHO IN U.S.A.

520