8092 TELEPROGRAMMER

PROGRAMMING

TRAINING MANUAL

---

CORPORATE MARKETING

PROGRAMMING AND APPLICATIONS TRAINING DEPARTMENT

MINNEAPOLIS, MINNESOTA

JUNE 1, 1966
**CONTENTS**

I. General Characteristics  
   
II. Basic Concepts in Programming the Teleprogrammer  
   A. Features 2  
   B. Word Format 3  
   C. Instruction Repertoire 6  
   D. Block Diagram 8  

III. Central Processor Commands  
   A. Load Instructions 9  
   B. Store Instructions 18  
   C. Jump Instructions 26  
   D. Shift Instruction 32  
   E. Arithmetic Instructions 33  
   F. Logical Instructions 42  
   G. Input/Output Instructions 49  
   H. Control Instructions 58  

IV. Operation Console 63  

V. External Equipment 70  
   A. 8096 Teletype Model 33 Page Printer 71  
   B. 350 Page Tape Reader 72  
   C. 8098 Tally Reader 74  
   D. BRPE-11 Paper Tape Punch 75  
   E. 161 I/O Typewriter 76
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
<th>Octal</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Address</td>
<td>LDN</td>
<td>20</td>
<td>9</td>
</tr>
<tr>
<td>Memory</td>
<td>LDM</td>
<td>21</td>
<td>10</td>
</tr>
<tr>
<td>Indirect</td>
<td>LDI</td>
<td>22</td>
<td>11</td>
</tr>
<tr>
<td>Load Complement</td>
<td>LC-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory</td>
<td>LCM</td>
<td>25</td>
<td>13</td>
</tr>
<tr>
<td>Indirect</td>
<td>LCI</td>
<td>26</td>
<td>14</td>
</tr>
<tr>
<td>Store</td>
<td>ST-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory</td>
<td>STM</td>
<td>41</td>
<td>18</td>
</tr>
<tr>
<td>Indirect</td>
<td>STI</td>
<td>42</td>
<td>19</td>
</tr>
<tr>
<td>Add</td>
<td>AD-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Address</td>
<td>ADN</td>
<td>30</td>
<td>32</td>
</tr>
<tr>
<td>Memory</td>
<td>ADM</td>
<td>31</td>
<td>33</td>
</tr>
<tr>
<td>Indirect</td>
<td>ADI</td>
<td>32</td>
<td>34</td>
</tr>
<tr>
<td>Subtract</td>
<td>SB-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Address</td>
<td>SBN</td>
<td>34</td>
<td>35</td>
</tr>
<tr>
<td>Memory</td>
<td>SBM</td>
<td>35</td>
<td>36</td>
</tr>
<tr>
<td>Indirect</td>
<td>SBI</td>
<td>36</td>
<td>37</td>
</tr>
<tr>
<td>Replace</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Add one</td>
<td>RAO</td>
<td>55</td>
<td>40</td>
</tr>
<tr>
<td>Add</td>
<td>RAM</td>
<td>51</td>
<td>39</td>
</tr>
<tr>
<td></td>
<td>SHA</td>
<td>01</td>
<td>31</td>
</tr>
<tr>
<td>---------------------</td>
<td>-----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td><strong>Shift</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logical</td>
<td>L--</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logical Sum</td>
<td>LS-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Address</td>
<td>LSN</td>
<td>14</td>
<td>45</td>
</tr>
<tr>
<td>Memory</td>
<td>LSM</td>
<td>15</td>
<td>46</td>
</tr>
<tr>
<td>Indirect</td>
<td>LSI</td>
<td>16</td>
<td>47</td>
</tr>
<tr>
<td>Logical Product</td>
<td>LP-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No Address</td>
<td>LPN</td>
<td>10</td>
<td>41</td>
</tr>
<tr>
<td>Memory</td>
<td>LPM</td>
<td>11</td>
<td>42</td>
</tr>
<tr>
<td>Indirect</td>
<td>LPI</td>
<td>12</td>
<td>43</td>
</tr>
<tr>
<td><strong>Tag Register</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A to tag</td>
<td>ATT</td>
<td>02</td>
<td>21</td>
</tr>
<tr>
<td>Tag to A</td>
<td>TTA</td>
<td>03</td>
<td>16</td>
</tr>
<tr>
<td><strong>Jumps</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Zero</td>
<td>ZJP</td>
<td>60</td>
<td>26</td>
</tr>
<tr>
<td>Non-Zero</td>
<td>NZP</td>
<td>61</td>
<td>27</td>
</tr>
<tr>
<td>Positive</td>
<td>PJP</td>
<td>62</td>
<td>28</td>
</tr>
<tr>
<td>Negative</td>
<td>NJP</td>
<td>63</td>
<td>29</td>
</tr>
<tr>
<td>Unconditional</td>
<td>UJP</td>
<td>64</td>
<td>30</td>
</tr>
<tr>
<td><strong>Control</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clear Interrupt</td>
<td>CIL</td>
<td>013 or 113</td>
<td>60</td>
</tr>
<tr>
<td>Error Halt</td>
<td>ERR</td>
<td>00</td>
<td>62</td>
</tr>
<tr>
<td>Halt</td>
<td>HLT</td>
<td>77</td>
<td>62</td>
</tr>
</tbody>
</table>
## Input/Output

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
<th>Page 1</th>
<th>Page 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input to A</td>
<td>INA</td>
<td>76</td>
<td>56</td>
</tr>
<tr>
<td>Input to Memory</td>
<td>INN</td>
<td>72</td>
<td>49</td>
</tr>
<tr>
<td>Output No Address</td>
<td>OTN</td>
<td>74</td>
<td>57</td>
</tr>
<tr>
<td>Output from Memory</td>
<td>OUT</td>
<td>73</td>
<td>52</td>
</tr>
<tr>
<td>Buffer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A to BER</td>
<td>ABR</td>
<td>04</td>
<td>22</td>
</tr>
<tr>
<td>A to BXR</td>
<td>ABX</td>
<td>05</td>
<td>24</td>
</tr>
<tr>
<td>BER to A</td>
<td>BER</td>
<td>06</td>
<td>17</td>
</tr>
<tr>
<td>Clear Buffer Controls</td>
<td>CBC</td>
<td>07</td>
<td>61</td>
</tr>
<tr>
<td>Input to Memory</td>
<td>IBI</td>
<td>70</td>
<td>54</td>
</tr>
<tr>
<td>Output from Memory</td>
<td>IBO</td>
<td>71</td>
<td>55</td>
</tr>
</tbody>
</table>
I. 8092 Teleprogrammer General Characteristics

A. The CONTROL DATA® 8092 Teleprogrammer is a highly flexible and versatile stored program processor specially designed as a high speed buffer memory system for use in a variety of data communication applications.

Among the more important features are the following:

1. Stored program
2. Parallel mode of operation
3. 8-bit word length
4. 2048 words of core storage - with 4096 (optional)
5. 1 normal I/O channel (8 bits)
6. 1 buffer I/O channel (8 bits)
7. Versatile instruction repertoire of 42 instructions
8. 3 auxiliary tag registers of 4 bits each
9. No address, memory, and indirect ADDRESSING MODES
10. 4 Interrupts
11. 12 bit external function address codes
12. 7 internal program registers
13. Physical size: height, 68 inches; width, 34 inches; depth, 30 inches
14. Storage reference cycle time of 4 microseconds
15. The ability to use the OSAS or OSAS-A assembler for those who have a 160 or 160-A computer

*Registered Trademark of Control Data Corporation
II. Basic Concepts in Programming the Teleprogrammer

A. The Teleprogrammer has some unique features for programming. Most of these center around the word length of 8 bits. In order to carry addresses for 4096 locations, 12 bits are required \(2^{12} = 4096\), where highest address is \(2^{12} - 1\). To provide for 12 bits, the Teleprogrammer makes use of three 4-bit tag registers (tag registers 1, 2 and 3). Combining the 8 bits in the instruction word to the 4 bits in the tag register causes a split in the second octal digit from the left. This is indicated below:

Tag Reg. Designation

<table>
<thead>
<tr>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>XXX</td>
<td>X</td>
<td>XX</td>
<td>XXX XXX</td>
</tr>
</tbody>
</table>

4 bits 8 bits

Complete 12 bit address
XXX XXX XXX XXX

The 8-bit word length will be represented as two full octal digits and one quartic digit (the leftmost 2 bits). The tag registers will be generally represented as one full octal digit (on the left) and a single bit (0 or 1) on the right.
B. Instruction Word Format

The Teleprogrammer operates on two word instructions. The instructions are contained in two sequential storage locations. The first word contains the Function Code (F), in the lower two octal digits and the Tag Register designator (F\(^1\)), in the upper quartic digit. The second word of the instruction holds: an 8 bit operand, or a partial address which is 8 bits. Three modes of operation are possible in the 8092; NO ADDRESS, MEMORY, and INDIRECT.

Examples:

<table>
<thead>
<tr>
<th>Memory Location</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>7 5 0</td>
</tr>
<tr>
<td>P+1</td>
<td>7 0</td>
</tr>
</tbody>
</table>

\( F^1 \) = TAG REGISTER DESIGNATOR (2 bits)  
\( F \) = Function Code (6 bits)  
\( E \) = Operand (8 bits)  

\( F^1 \) would equal 0, since there is no Auxiliary Tag Register used in this mode. The operand must contain 3 digits in the octal range of 000 through 377.
MEMORY ADDRESS MODE

<table>
<thead>
<tr>
<th>Memory Location</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>7 5 0</td>
</tr>
<tr>
<td>Tag Reg $F_1$</td>
<td>$F_1$</td>
</tr>
<tr>
<td>P+1</td>
<td>11 8 7 0</td>
</tr>
<tr>
<td>E</td>
<td></td>
</tr>
</tbody>
</table>

$F_1$ = TAG REGISTER DESIGNATOR (2 bits)

$F$ = Function Code (6 bits)
Partial Execution

E = Address (8 bits)

$F_1$ could equal 0, 1, 2, or 3. If $F_1 = 0$, the operand address is fully contained in the second word of the instruction. If $F_1 = 1$, 2, or 3 the operand address is fully contained in the designated Tag Register and the second word. Therefore, we obtain a 12 bit address, of which is 8 bits of the second word and 4 bits of the Tag Register.
INDIRECT ADDRESS MODE

Memory Location

<table>
<thead>
<tr>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 5 0</td>
</tr>
<tr>
<td>P</td>
</tr>
<tr>
<td>F^1</td>
</tr>
<tr>
<td>P+1</td>
</tr>
<tr>
<td>7 0</td>
</tr>
<tr>
<td>E</td>
</tr>
</tbody>
</table>

F^1 = TAG REGISTER DESIGNATOR (2 bits)
F = Function Code (6 bits)
E = Indirect Address (8 bits)

F^1 could equal 0, 1, 2, or 3. One of the first 256_{10} core locations designated by E is referenced for the lower 8 bits of the operand address. The upper 4 bits of the operand address comes from the designated Tag Register, thus giving us a 12 bit operand address. If the Tag Register designation were 0, the upper 4 bits of the 12 bit operand address would be 0's.
### C. Instruction Repertoir

**Normal Instruction 2 Words**

<table>
<thead>
<tr>
<th>P</th>
<th>$F^1$</th>
<th>F</th>
</tr>
</thead>
</table>

- $F^1$ - TAG REGISTER DESIGNATION
- F - Function Code
- E - Operand, Execution, or Extension Address

1 word - 8 bits, Tag Reg - 4 bits

| P+1 | E |

- $(F^1E)$ - 12 bit Address (Tag Reg & E combined)

#### SYMBOLS

- E = 2nd word 8 bits
- X = Operand
- Y = Address to be used
- () = Contents
- NI = Next Instruction
- N = NO ADDRESS X = E NI P+2
- M = MEMORY
- I = INDIRECT
- cycle time = 4 usec.

#### ARITHMETIC/LOGICAL

<table>
<thead>
<tr>
<th>N</th>
<th>M</th>
<th>I</th>
</tr>
</thead>
<tbody>
<tr>
<td>LP</td>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>LS(SC)</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>LD</td>
<td>20</td>
<td>21</td>
</tr>
<tr>
<td>LC</td>
<td>25</td>
<td>26</td>
</tr>
<tr>
<td>AD</td>
<td>30</td>
<td>31</td>
</tr>
<tr>
<td>SB</td>
<td>34</td>
<td>35</td>
</tr>
<tr>
<td>ST</td>
<td>41</td>
<td>42</td>
</tr>
<tr>
<td>RA*</td>
<td>51</td>
<td>Replace Add</td>
</tr>
<tr>
<td>AO*</td>
<td>55</td>
<td>Replace Add one</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>3</td>
</tr>
</tbody>
</table>

* add 1 cycle

#### SENSE JUMPS

<table>
<thead>
<tr>
<th>P</th>
<th>ZJ 60 Zero Jump</th>
</tr>
</thead>
<tbody>
<tr>
<td>NZ</td>
<td>61 Non-Zero Jump</td>
</tr>
<tr>
<td>PJ</td>
<td>62 Positive Jump</td>
</tr>
<tr>
<td>NJ</td>
<td>63 Negative</td>
</tr>
<tr>
<td>UJ</td>
<td>64 Unconditional</td>
</tr>
<tr>
<td></td>
<td>2 Cycles (if Jump made)</td>
</tr>
<tr>
<td></td>
<td>1 Cycle otherwise</td>
</tr>
</tbody>
</table>

SHIFT 1 cycle

<table>
<thead>
<tr>
<th>SHA 01</th>
<th>A left shift one</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAG REG</td>
<td>1 cycle</td>
</tr>
<tr>
<td>AT 02</td>
<td>A to Tag Reg</td>
</tr>
<tr>
<td>TTA 03</td>
<td>Tag Reg to A</td>
</tr>
</tbody>
</table>

-6-
<table>
<thead>
<tr>
<th>INPUT/OUTPUT</th>
<th>CONTROLS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal</td>
<td></td>
</tr>
<tr>
<td>INN 72</td>
<td>Buffer</td>
</tr>
<tr>
<td></td>
<td>IBI 70</td>
</tr>
<tr>
<td></td>
<td>Initiates Buffer</td>
</tr>
<tr>
<td></td>
<td>Input</td>
</tr>
<tr>
<td></td>
<td>NI P+2,*** UU at 2nd</td>
</tr>
<tr>
<td></td>
<td>2 Cycles TT at 3rd</td>
</tr>
<tr>
<td></td>
<td>(P+2)-1, NI P+3 3 Cycles</td>
</tr>
<tr>
<td></td>
<td>**</td>
</tr>
<tr>
<td>OUT 73</td>
<td>IBO 71</td>
</tr>
<tr>
<td></td>
<td>Initiate Buffer</td>
</tr>
<tr>
<td></td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td>NI P+2,*** Controls</td>
</tr>
<tr>
<td></td>
<td>2 Cycles</td>
</tr>
<tr>
<td></td>
<td>(P+2)-1, NI P+3 1 Cycle</td>
</tr>
<tr>
<td></td>
<td>**</td>
</tr>
<tr>
<td>INA 76</td>
<td>ABR 04</td>
</tr>
<tr>
<td></td>
<td>(A) to BER</td>
</tr>
<tr>
<td></td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td>NI P+2,***</td>
</tr>
<tr>
<td></td>
<td>2 Cycles</td>
</tr>
<tr>
<td></td>
<td>(P+2)-1, NI P+3</td>
</tr>
<tr>
<td></td>
<td>**</td>
</tr>
<tr>
<td>OTN 74</td>
<td>ABX 05</td>
</tr>
<tr>
<td></td>
<td>(A) to BXR 1 Cycle</td>
</tr>
<tr>
<td></td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td>NI P+2,***</td>
</tr>
<tr>
<td></td>
<td>2 Cycles</td>
</tr>
<tr>
<td></td>
<td>UTT UU - Unit designator</td>
</tr>
<tr>
<td></td>
<td>**</td>
</tr>
<tr>
<td></td>
<td>BER 06</td>
</tr>
<tr>
<td></td>
<td>BER to A 1 Cycle</td>
</tr>
<tr>
<td></td>
<td>**</td>
</tr>
<tr>
<td></td>
<td>Cycle Time</td>
</tr>
<tr>
<td></td>
<td>3+2(X+1)+Terminate time</td>
</tr>
<tr>
<td></td>
<td>X = No. of words</td>
</tr>
<tr>
<td></td>
<td>***</td>
</tr>
<tr>
<td></td>
<td>If Buffer Active</td>
</tr>
<tr>
<td></td>
<td>Jump to Y,</td>
</tr>
<tr>
<td></td>
<td>Y = (Tag F^1)(P+1)</td>
</tr>
</tbody>
</table>

**Cycle Time
3+2(X+1)+Terminate time
X = No. of words

***
If Buffer Active
Jump to Y,
Y = (Tag F^1)(P+1)
D. 8092 TELEPROGRAMMER BLOCK DIAGRAM

* upper 6 bits of Function Code
III. 8092 Teleprogrammer Central Processor Commands

A. Load Instructions

1. Load A - No Address Mode

   7  5  0
   P
   P+1

   P  |  LDN
   0  2  0

   P+1  |  ØPERAND
   3  7  7

   P^1 not used

Description:

Load the A Register with the second word of the
instruction. Octal numbers 000 through 377 can
be entered into A by this instruction, RNI @ P+2

Example:

   0  |  LDN

(A Register) =
Initial Value 0 0 0

   1  7  7

After the execution of the above command the A Register
would be:

(A Register) = 1 7 7

final value
2. Load A - Memory Mode

![Instruction Diagram]

Tag Reg. Fl
11 8 7 0
OPERAND ADDRESS
3 1 3 7 7

Tag Reg 3

Description:

Load the A register with the contents of memory address whose lower eight bits are given in the second instruction word and whose upper four bits are contained in the designated Auxiliary Tag Register.

RNI @ P+2.

Example:

![Example Diagram]

3 LDM

(A Register) = 000
Initial Value

(Tag Reg 3) = 31

(3573) = 033

3573 = OPERAND ADDRESS

After the execution of the above command the contents of 3573 would be loaded into the A Register.

(A Register) = 0 3 3

Final Value
3. Load A - Indirect Mode

16 usec.

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>LDI</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P+1</td>
<td>Address of Operand Address</td>
</tr>
</tbody>
</table>

Description:

Load the A Register with the contents of the Address whose lower 8 bits are contained in one of the first \(256_{10}(400_{8})\) addresses, and whose upper 4 bits are contained in a designated Auxiliary Tag Register. The location in the core (one of the first \(256_{10}\) addresses) is given in the second instruction word. The Auxiliary Tag Register is indicated in the first word bits 6 and 7. RNI @ P+2.

Example:

<table>
<thead>
<tr>
<th>2</th>
<th>LDI</th>
</tr>
</thead>
</table>

(A Register) = 000
Initial Value

<table>
<thead>
<tr>
<th>2</th>
<th>1</th>
<th>6</th>
</tr>
</thead>
</table>

(216) = 246
(Tag Reg. 2) = 31

Tag Reg. 2

| 3 | 1 | 2 | 4 | 6 |
|---|---|---|---|

(3646) = 277

3646 = OPERAND ADDRESS
After the execution of the above command, the contents of 3646 is loaded into the A Register. (NOTE: The 1 bit of Tag Reg. 2 and the quartic digit of address 216, form the bits, 110, which gives the octal digit 6.)

\[
\text{(A Register)} = \begin{array}{c}
2 \\
7 \\
7
\end{array}
\]

Final Value
4. Load Complement to A - Memory Mode 12 usec.

\[
\begin{array}{c}
\text{P} \\
\text{Tag Reg. } P^1 \\
P+1\text{ OPERAND ADDRESS}
\end{array}
\begin{array}{c}
7 \ 5 \ 0 \\
\text{FL LCM} \\
11 \ 8 \ 7 \ 0 \\
\text{Tag Reg 2} \\
3 \ 1 \ 3 \ 7 \ 7
\end{array}
\]

Description:
Load the A Register with the complement of the contents of the memory address whose lower 8 bits are given in the second instruction word and whose upper 4 bits are contained in the designated Auxiliary Tag Register. RNI @ P+2.

Example:
\[
\begin{array}{c}
2 \ LCM \\
\text{(A Register)} \\
\text{Initial Value} = 000 \\
\text{Tag Reg. 2} \\
11 \ 8 \ 7 \ 0 \\
2 \ 10 \ 0 \ 7 \ 7 \\
\text{(Tag Reg. 2)} = 20 \\
\text{(2077)} = 125
\end{array}
\]

\[2077 = \text{OPERAND ADDRESS}\]

After the execution of the above command the complement of the contents of 2077 would be loaded into the A Register.

\[
\begin{array}{c}
(A \text{ Register}) \\
\text{Final Value} = 2 \ 5 \ 2
\end{array}
\]
5. Load Complement to A - Indirect Mode 16 usec

\[
\begin{array}{c|c|c|c|c|c}
7 & 5 & 0 & F^1 & LCI & 3 & 2 & 6 \\
\hline
P \\
\hline
7 & 0 & & & & 3 & 7 & 7 \\
P+1 & \text{Address of} & \text{Operand Address} & & & & & \\
\end{array}
\]

Description:
Load the A Register with the complement of the contents of the address whose lower 8 bits are contained in one of the first \(256_{10} (400_b)\) addresses and whose upper 4 bits are contained in a designated Auxiliary Tag Register. The location in the core (one of the first \(256_{10}\) addresses) is given in the second instruction word. The Auxiliary Tag Register is indicated in the first word bits 6 and 7. RNI @ P+2.

Example:

\[
\begin{array}{c|c|c|c|c}
3 & LCI & & & \\
\hline
\end{array}
\]

(A Register)
Initial Value = 000

(023) = 067
(Tag Reg. 3) = 31

\[
\begin{array}{c|c|c|c|c}
0 & 2 & 3 & & \\
\hline
\end{array}
\]

(3467) = 053

Tag Reg 3

\[
\begin{array}{c|c|c|c|c|c|c|c}
11 & 8 & 7 & 0 & 3 & 1 & 0 & 6 & 7 \\
\hline
\end{array}
\]

3467 = OPERAND ADDRESS
After the execution of the above command, the complement of the contents of 3467 would be loaded into the A Register.

NOTE: The 1 bit of Tag Reg 3 and the quartic digit at address 023, form the bits, 100, which gives the octal digit 4. Also the complement of the quartic digit 0, at address 3467 is 3; whereas, the complements of the octal digits 5 and 3 are respectively 2 and 4.

\[
\begin{array}{c}
(A \text{ Register}) \\
\text{Final Value} =
\end{array}
\begin{array}{c}
3 \\
2 \\
4
\end{array}
\]
6. Tag Register to A

4 usec.

\[
\begin{array}{c}
7 \ 5 \ 0 \\
\hline
P & F1 & TTA \\
\hline
2 & 0 & 3
\end{array}
\]

Description:

Load the contents of the designated Auxiliary Tag Register into the A - Register. With the A - Register being 8 bits, and the Tag Register being 4 bits, zero's are packed into the upper 4 bits of A. RNI @ P+1.

Example:

\[
\begin{array}{c}
2 \ TTA \\
\hline
\text{(A Register)} \ \\
\text{Initial Value} = 000 \\
\text{(Tag Reg. 2)} = 30
\end{array}
\]

After the execution of the above command the contents of the designated Tag Register would be loaded into the A Register.

NOTE: The four bits of TAG REG. 2 are

\[
\begin{array}{c}
011 \ 0 \\
\hline
= 30
\end{array}
\]

when packed to the right of A, they give the following results:

\[
\begin{array}{c}
00 \ 00 \ 0 \ 110 \\
\end{array}
\]

\[
= 006
\]

A would be:

\[
\begin{array}{c}
\text{(A Register)} \ \\
\text{Final Value} = 0 \ 0 \ 6
\end{array}
\]
7. Buffer Entrance Register to A 4 usec.

\[
\begin{array}{c|c|c|c}
7 & 5 & 0 \\
\hline
P & F1 & BER \\
\hline
& 0 & 0 & 1 & 6
\end{array}
\]

Description:
Load the A Register with the lower 8 bits of the Buffer entrance Register. RNI @ P+1.

Example:

\[
\begin{array}{c|c}
0 & BER \\
\hline
\end{array}
\]

(A Register)
Initial Value = 000

(BER ) = 1346
10 bits

After the execution of the above command the lower 8 bits of the BER would be loaded into the A-Register.

NOTE: On this instruction, the lower 8 bits, (1 quartic and 2 octals) of the BER, are transferred into the A Register. The upper 2 bits (1 quartic) are not transferred.

\[
\begin{array}{c|c|c|c|c}
BER & 10 & 11 & 100 & 110 \\
\hline
\end{array}
\]

(A Register) = 3 4 6

Final Value

lower 8 bits, 1 quartic & 2 octals

upper 2 bits, 1 quartic
B. Store Instructions
   1. Store A - Memory Mode

      | 7 | 5 | 0 |
      | P | F1| STM |

   Tag Reg F1

   | 11 | 8 | 7 | 0 |
   | P+1 | OPERAND address |

   Description:

   Store the contents of the A-Register into the the location whose
   address is equivalent to the combined contents of the designated
   Tag Register and the second word of the instruction. RNI @ P+2.

   Example:

      | 2 | STM |
      | (A Register) |
      | Initial Value = 155 |

      | 11 | 8 | 7 | 0 |
      | 2 | 0 | 3 | 5 | 6 |

      2356 = OPERAND ADDRESS

   After the execution of the above command, the contents of A will
   replace the value 377 in Memory Location 2356. The A Register re-
   mains unchanged. 2356 would be:

      (2356) Final Value = 1 5 5
2. Store A - Indirect Mode

\[
\begin{array}{c|c}
7 & 5 \\
\hline
P & F^1 \quad \text{STI} \\
\hline
7 & 0 \\
\hline
P+1 & \text{Address of Operand Address} \\
\end{array}
\quad \begin{array}{c|c|c}
1 & 4 & 2 \\
\hline
1 & 0 & 2 \\
\end{array}
\]

16 usec.

Description:

Store the contents of the A Register into the location whose address is equivalent to the combined contents of the designated Tag Register and the contents of one of the first 256\textsubscript{10} core registers. The exact location of one of these 256 registers is given, through its address, in the second instruction word. RNI @ P+2.

Example:

\[
\begin{array}{c|c}
1 & \text{STI} \\
\hline
\end{array}
\]

(A Register) = 037

Initial Value

(102 \quad 377)

(Tag Register) = 31

(3777 \quad 377)

Initial Value

Tag Reg 1

\[
\begin{array}{c|c|c}
11 & 8 & 7 \\
\hline
3 & 1 & 3 \\
7 & 7 & 7 \\
\end{array}
\]

3777 = OPERAND ADDRESS
After the execution of the above command, the contents of A will replace the value 377 in Memory Location 3777. The A Register remains unchanged. 3777 would be:

\[
\begin{array}{ccc}
(3777) & \rightarrow & \begin{bmatrix} 0 & 3 & 7 \end{bmatrix} \\
\text{Final Value} & \end{array}
\]
3. A to Tag Register

\[
\begin{array}{c|c|c|c|c}
P & F1 & ATT & 3 & 0 & 1 & 2 \\
\end{array}
\]

Description:

Transfer the lower 4 bits (2 quartic digits) of the A Register into the designated Auxiliary Tag Register. The upper 4 bits of the A Register are ignored. RNI @ P+1.

Example:

\[
\begin{array}{c|c|c|c|c|c|c}
3 & ATT & \\
\end{array}
\]

\(\text{(A Register )} = 073\)

Initial Value

\(\text{(Tag Reg. 3 )} = 000\)

Initial Value

After the execution of the above command the lower 4 bits of the contents of A are sent to the designated Tag Register. NOTE: The contents of A are:

\[
\begin{array}{c|c|c|c|c|c|c}
00 & 11 & 1 & 011 & \\
\end{array}
\]

The lower 4 bits give the result:

\[
\begin{array}{c|c|c|c|c|c|c}
101 & 1 & \\
\end{array}
\]

\(= 51\). Tag Register 3 would be:

\[
\begin{array}{c|c|c|c|c|c|c}
\text{(Tag Reg. 3)} & 5 & 1 & \\
\end{array}
\]

Final Value
4. A to Buffer Entrance Register

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>F1</td>
<td>ABR</td>
</tr>
</tbody>
</table>

4 usec. (no jump)
8 usec. (jump)

P

Tag Reg. F1
11 8 7 0

Tag Reg. 2
3 1 1 7 5

P+1

JUMP ADDRESS IF THE BUFFER IS BUSY

Description:
Transfer the contents of A to the lower 8 bit positions of the Buffer Entrance Register (BER). The Buffer Entrance Register is a 10 bit register; therefore, the rightmost 2 bits of Tag Register 3 becomes the 9th and 10th bits of the BER, the upper 2 bits of Tag Register 3 are referenced for bits 11 and 12 to complete the ability to reference 4K. If the Buffer is busy, a jump occurs to the combined address contained in the second word of the instruction set and the designated Tag Register. If the buffer is not busy, control goes to the next instructional set @ P+2.

Previous to executing this instruction Tag Register 3 should be loaded with the effective upper 4 bits of the starting address, and then the BER with the lower 8 bits. The Tag Register designated in the instruction word should also be prepared in case the buffer is busy.
Example:

Tag Reg 2

```
2  ABR
```

(A Register)

Initial Value = 134 = 01 011 100

(Tag Reg 2) = 31 = 011 1

(Tag Reg 3) = 21 = 010 1

3575 = If Buffer is busy, jump goes to address 3575.

Upper 2 bits of Tag Reg 3 10 Bit BER

12 bit address to reference 4K.

After the execution of the above command the 10 bit BER and the upper 2 bits of Tag Reg 3 would give a 12 bit address 3534. If the buffer is busy, a jump address is provided by the designated Tag Register and the second word of the instruction. The jump address would be 3575.
5. A to Buffer Exit Register

\[
\begin{array}{c}
\text{P} \\
\text{Tag Reg F1} \\
\text{P+1} \\
\text{Tag Reg 2}
\end{array}
\begin{array}{c}
7 \\
5 \\
0 \\
F^1 \\
\text{ABX} \\
\text{JUMP ADDRESS IF THE BUFFER IS BUSY} \\
2 \\
0 \\
5 \\
3 \\
1 \\
1 \\
0 \\
0
\end{array}
\]

Description:
Transfer the contents of A to the lower 8 bit positions of the Buffer Entrance Register (BXR). The Buffer Entrance Register is a 10 bit register; therefore, the rightmost 2 bits of Tag Register 3 becomes the 9th and 10th bits of the BXR, the upper 2 bits of Tag Register 3 are referenced for bits 11 and 12 to complete the ability to reference 4K. If the Buffer is busy, a jump occurs to the combined address contained in the second word of the instruction and the designated Tag Register. If the buffer is not busy, control goes to the next instruction @ P+2.

Previous to executing this instruction Tag Register 3 should be loaded with the effective upper 4 bits of the starting address, and then the BXR with the lower 8 bits. The Tag Register designated in the instruction word should also be prepared in case the buffer is busy.
Example:

(A Register)
Initial Value = 145 = 01 100 101

(Tag Reg 2) = 31 = 011 1

(Tag Reg 3) = 21 = 010 1

Tag Reg 2

11 8 7 0
3 1 1 0 0

3500 - If buffer is busy, jump goes to address 3500.

Upper 2
bits of 10 bit BXR
Tag Reg. 3

2 5 4 5
01 01 100 101

12 bit Address to reference 4K.

After the execution of the above command the 10 bit BXR and the upper 2 bits of Tag Register 3 would give a 12 bit address 2545.

If the Buffer is busy, a jump address is provided by the designated Tag Register and the second word of the instruction.

The jump address would be 3500.
C. Jump Instructions

1. Zero Jump

<table>
<thead>
<tr>
<th>P</th>
<th>F^1</th>
<th>ZJP</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>5</td>
<td>0</td>
</tr>
</tbody>
</table>

Tag Reg F^1

| 11 | 8   | 7 | 0 |

P+1

| JUMP | ADDRESS |

Tag Reg 2

| 6 | 0 | 2 | 5 | 4 |

Description:

If the contents of A equals zero, jump to the combined address contained in the designated Tag Register and the second word of the instruction. If the contents of A are not zero, continue in sequence with the next instruction @ P+2.

Example:

Tag Reg 2

| 2 | ZJP |

(A Register )
Initial Value = 000

Tag Reg 2 ) = 60

(6254 ) = NI

6254 - JUMP ADDRESS

After the execution of the above command control would transfer to Memory Location 6254 to read the next instruction.

NOTE: A zero: the contents of A are equal to 000, or a plus zero. Minus zero is not considered equivalent to plus zero to meet the jump condition.
2. Not Zero Jump

4 usec. (No jump)
8 usec. (jump)

\[
\begin{array}{c}
\text{P} \\
\text{Tag Reg Fl} \\
\text{P+1} \\
\end{array}
\begin{array}{c}
7 \\
5 \\
0 \\
\hline
\text{F1} \\
\text{NZP} \\
\text{JUMP} \\
\text{ADDRESS} \\
\end{array}
\begin{array}{c}
0 \\
6 \\
1 \\
\hline
0 \\
0 \\
2 \\
2 \\
2 \\
\end{array}
\]

Description:

If the contents of A are not zero, jump to the combined address contained in the designated Tag Register and the second word of the instruction. If the contents of A are zero, continue in sequence with the next instruction @ P+2.

Example:

\[
\begin{array}{c}
\text{P} \\
\text{No Tag Reg} \\
\text{No Tag Register} \\
\end{array}
\begin{array}{c}
0 \\
NZP \\
\hline
(222) \\
\text{(A Register)} \\
\text{Initial Value} = 377 \\
\text{= NI} \\
\end{array}
\]

0222 = JUMP ADDRESS

After the execution of the above command control would transfer to Memory Location 0222 to read the next instruction.

NOTE: A not zero: A contains any quantity other than 000.
Since the complete jump address can be expressed in 8 bits, no Tag Register is required. Thus, the Tag designation = 0, in the first instruction word.
3. Positive Jump

```
    7  5  0
P  F1  PJP

    1  6  2
Tag Reg F  
11  8  

    4  1  3  1  5
P+1  JUMP ADDRESS
Tag Reg 1
```

Description:

If the contents of A are positive (equal or greater than zero), jump to the combined address contained in the designated Tag Register and the second word of the instruction. If the contents of A are not positive, continue in sequence with the next instruction @ P+2.

Example:

```
    1  PJP
(A Register)
Initial Value = 177

    11  8  7  0
(Tag Reg 1) = 41

    4  1  3  1  5
(4715) = NI
```

4715 = JUMP ADDRESS

After the execution of the above command control would transfer to Memory location 4715 to read the next instruction.

NOTE: A positive: bit 7 of A is 0.
4. Negative Jump

4 usec. (No jump)
8 usec. (jump)

```
7 5 0
P
| F1 | NJP |
```

```
0 6 3
```

Tag Reg F'

```
11 8 7 0
P+1
| JUMP | ADDRESS |
```

```
0 0 0 1 2
```

Description:

If the contents of A are negative, jump to the combined address contained in the designated Tag Register and the second word of the instruction. If the contents of A are not negative, continue in sequence with the next instruction @ P+2.

Example:

```
0  NJP  (A Register)
```

Initial Value = 200

```
11 8 7 0 0 0 1 2
```

No Tag Reg

No Tag Register

(012) = NI

0012 = JUMP ADDRESS

After the execution of the above command control would transfer to Memory Location 0012 to read the next instruction.

NOTE: A negative: bit 7 of A is 1. Since the complete jump address can be expressed in 8 bits, no Tag Register is required. Thus, the Tag designation = 0, in the first instruction word.
5. Unconditional Jump

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>f</td>
<td>UJP</td>
</tr>
</tbody>
</table>

| 2 | 6 | 4 |

<table>
<thead>
<tr>
<th>11</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>P+1</td>
<td>JUMP</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDRESS</td>
<td></td>
</tr>
</tbody>
</table>

Tag Reg 2

<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

Description:

Jump to the combined address contained in the designated Tag Register and the second word of the instruction.

Example:

| 2 | UJP |

(Tag Reg 2) = 10

(Tag Reg 2) = 10

(1323) = NI

1323 = JUMP ADDRESS

After the execution of the above command control would transfer to Memory Location 1323 to read the next instruction.
D. SHIFT Instruction

1. Shift A left 1 4 usec.

Description:
Shift the contents of A left, end around one bit position. Bits coming off the left end of the A register enter the lowest bit position on the right end of the register, and each bit moves on up the line respectively. RNI @ P+1.

Example:

\[
\begin{array}{c|c}
0 & SHA \\
\end{array}
\]

\[
(A \text{ Register Initial Value}) = 023 = 00010011
\]

After the execution of the above command the A Register would be:

\[
(A \text{ Register Final Value}) = \begin{array}{c|c|c}
0 & 4 & 6 \\
\end{array}
\]

NOTE: One shift instruction is required to shift A one place (1 bit) to the left. Each shift is equivalent to one multiplication by 2. To shift 5 bits left, it is necessary to give 5 shift instructions, or loop through the single shift instruction.
E. Arithmetic Instructions

1. Add - No Address Mode

\[ \begin{array}{c}
\text{P} & 7 & 5 & 0 \\
\text{ADN} & 0 & 3 & 1 & 0 \\
\text{P+1} & 7 & 0 & 0 \\
\text{OPERAND} & 2 & 1 & 1 & 1
\end{array} \]

Description:
Add to the previous value of the A Register the 8 bit number given in the second word of the instruction. The sum is left in the A Register. RNI @ P+2.

Example:

\[ \begin{array}{c}
\text{ADN} & 0 \\
\text{OPERAND} & 2 & 1 & 1
\end{array} \]

(A Register Initial Value) = 122

\[ \begin{array}{c}
\text{ADN} & 0 \\
\text{OPERAND} & 2 & 1 & 1
\end{array} \]

After the execution of the above command the A Register would be:

\[ \begin{array}{c}
\text{ADN} & 0 \\
\text{OPERAND} & 2 & 1 & 1
\end{array} \]

(A Register Final Value = 3 3 3)
2. Add - Memory Mode

12 usec.

P

\[
\begin{array}{c|c}
7 & 5 \\
\hline
1 & ADM \\
\end{array}
\]

Tag Reg P:

\[
\begin{array}{c|c|c|c}
11 & 8 & 7 & 0 \\
\hline
1 & 1 & 1 & 2 & 3 \\
\end{array}
\]

P+1

\[
\begin{array}{c|c}
\text{OPERAND} & \text{ADDRESS} \\
\end{array}
\]

Description:

Add to the previous value of the A Register the contents of the combined address given in the designated Tag Register and the second word of the instruction. The sum is left in the A Register. RNI @ P+2.

Example:

\[
\begin{array}{c|c|c|c|c|c}
3 & \text{ADM} \\
\hline
1 & 1 & 1 & 1 & 2 & 3 \\
\end{array}
\]

(A Register Initial Value) = 011

(Tag Reg 3) = 11

(1523) = 111

1523 = OPERAND ADDRESS

After the execution of the above command the contents of 1523 would be added to the contents of A.

(A Register Final Value) = 

\[
\begin{array}{c|c|c}
1 & 2 & 2 \\
\end{array}
\]
3. Add - Indirect Mode

16 usec.

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P</td>
<td>f1</td>
<td>ADI</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P+1</td>
<td>Address of Operand Address</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>1</th>
<th>3</th>
<th>2</th>
</tr>
</thead>
</table>

| 2 | 2 | 2 |

Description:

Add to the previous value of the A Register, the contents of the combined address contained in the designated Tag Register and one of the first \(256_{10}\) (400g) locations indicated in the second word of the instruction. The sum is left in the A Register. RNI @ P+2.

Example:

\[
\begin{array}{c}
1 & 0 & ADI \\
2 & 2 & 2 \\
\hline
4 & 1 & 0 & 1 & 3 \\
4413 = OPERAND ADDRESS
\end{array}
\]

(A Register Initial Value) = 110

\(222\) = 013

(Tag Reg 1) = 41

\(4413\) = 302

After the execution of the above command, the contents of 4413 would be added to the contents of A.

(A Register Final Value) = 0 1 3
4. Subtract - No Address Mode

\[ \begin{array}{c}
7 & 5 & 0 \\
\text{P} & \text{F1} & \text{SBN} \\
0 & 3 & 4
\end{array} \]

\[ \begin{array}{c}
7 & 0 \\
\text{P+1} & \text{OPERAND} \\
0 & 0 & 1
\end{array} \]

Description:

Subtract from the previous value of the A Register the 8 bit number contained in the second word of the instruction. The difference is left in A. RNI @ P+2.

Example:

\[ \begin{array}{c}
0 & \text{SBN} \\
\end{array} \]

(A Register Initial Value) = 003

\[ \begin{array}{c}
0 & 0 & 1 \\
\end{array} \]

After the execution of the above command the A Register would be:

(A Register Final Value) = \[ \begin{array}{c}
0 & 0 & 2 \\
\end{array} \]
5. Subtract - Memory Mode

\[ \begin{array}{ccc}
7 & 5 & 0 \\
\text{P} & \text{pl} & \text{SBM} \\
\text{Tag Reg P} & \text{Tag Reg 2} & \\
11 & 8 & 7 & 0 \\
\text{P+1 OPERAND ADDRESS} & 7 & 1 & 2 & 2 & 2 \\
\end{array} \]

12 usec.

Description:
Subtract from the previous value of the A Register the contents of the combined address contained in the designated Tag Register and the second word of the instruction. The difference is left in A. RNI @ P+2.

Example:
\[ \begin{array}{ccc}
2 & \text{SBM} & \\
\text{Tag Reg 2} & \text{Initial Value} = 113 \\
11 & 8 & 7 & 0 \\
7 & 1 & 2 & 2 & 2 \\
(7622) & = 233 \\
7622 = \text{OPERAND ADDRESS} \\
\end{array} \]

After the execution of the above command the contents of 7622 would be subtracted from the A Register.

\[ \begin{array}{ccc}
\text{(A Register Final Value) =} & 2 & 5 & 7 \\
\end{array} \]
6. Subtract - Indirect Mode

\[
\begin{array}{c|c|c}
7 & 5 & 0 \\
\hline
P & SBI & \\
\hline
P+1 & 3 & 3 & 6 \\
\hline
0 & 0 & 2 \\
\end{array}
\]

Description:

Subtract from the previous value of the A Register, the contents of the combined address contained in the designated Tag Register and the location of one of the first \(256_{10}(400_{8})\) locations indicated by the second word of the instruction.

The difference is left in A. RNI @ P+2.

Example:

\[
\begin{array}{c|c}
3 & SBI \\
\hline
(\text{A Register Initial Value}) = 333 \\
(002) = 102 \\
(\text{Tag Reg 3}) = 31 \\
(3502) = 123 \\
\end{array}
\]

\[
\begin{array}{c|c|c|c}
11 & 8 & 7 & 0 \\
\hline
3 & 1 & 1 & 0 & 2 \\
\hline
3502 = \text{OPERAND ADDRESS}
\end{array}
\]
After the execution of the above command the contents of 3502 would be subtracted from A.

\[
\text{(A Register = \begin{array}{c}
2 \\
1 \\
0 \\
\end{array}}
\text{Final Value)}\]
7. Replace ADD - Memory Mode

\[
\begin{array}{cccc}
7 & 5 & 0 \\
\text{P} & \text{F}^1 & \text{RAM} & 1 & 5 & 1 \\
\text{Tag Reg F}^1 & 11 & 8 & 7 & 0 \\
P+1 \quad \text{OPERAND ADDRESS}
\end{array}
\]

Description:
Add to the previous contents of A, the contents of the memory address formed by the contents of the designated Tag Register and the second word of the instruction. The sum thus formed, remains in A, and replaces the initial contents of the memory address. RNI @ P+2.

Example:

\[
\begin{array}{|c|}
\hline
1 & \text{RAM} \\
\hline
\end{array}
\]

\[
\begin{array}{cccc}
11 & 8 & 7 & 0 \\
1 & 0 & 0 & 0 \\
\end{array}
\]

1000 = OPERAND ADDRESS

After the execution of the above command the contents of 1000 would be added to the A Register and replaced.

\[
\begin{array}{c}
(A \text{ Register Initial Value}) = 200 \\
\text{Tag Reg 1} = 10 \\
(1000 \text{ Initial Value}) = 233 \\
\end{array}
\]

\[
\begin{array}{c}
\text{(A Register Final Value) = 0 3 4} \\
\text{(Location 1000 Final Value) = 0 3 4}
\end{array}
\]
8. Replace Add One - MEMORY MODE

\[ P \]

<table>
<thead>
<tr>
<th>7 6 5 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 5 5</td>
</tr>
</tbody>
</table>

Tag Reg: F \(^1\)  \(P+1\)

| 11 8 | 7 5 0 |
|------|
| 0 0 2 0 0 |

Operands Address

Description:

Add 1 to the contents of the memory address indicated by the combined contents of the designated Tag register and the second word of the instruction. This sum is formed in A and remains in A at the end of the instruction and replaces the initial contents of the memory address. RNI @ \(P+2\)

Example:

\[ 0 \] RAO

(A Register Initial Value) = 000

No tag reg

\[ 0 0 2 0 0 \]

(0200 Initial Value) = 313

0200 = OPERAND ADDRESS

After the execution of the above command the contents of 0200 would be sent to A, 1 added to it and the new result replaced. The registers would be:

\[ (A \text{ Register} = 3 1 4 \]  

Final Value)  

\[ (\text{Location 0200 Final Value}) = 3 1 4 \]
F. Logical Instructions

1. Logical Product - No Address Mode 8 usec.

```
P  7 5 0
  FL LPN
    0 1 0
```

```
P+1  7 0
  OPERAND
    0 0 1
```

Description:
Form in A the Logical Product of the contents of A and the contents of the second word of the instruction. RNI @ P+2

Example:

```
0  LPN
(A Register Initial Value) = 377

0  0 1
```

After the execution of the above command, the bit by bit logical product is performed and the A register contains:

```
(A Register = 0 0 1
Final Value)
```

-41-
2. Logical Product - Memory Mode

12 usec.

\[ \begin{array}{c|c|c|c|c}
7 & 5 & 0 & \hline
F1 & LPM & \hline
3 & 1 & 1 & \hline
\end{array} \]

Tag Reg \( F1 \) P + 1

\[ \begin{array}{c|c|c|c|c}
11 & 8 & 7 & 0 & \hline
OPERAND & ADDRESS & \hline
5 & 0 & 2 & 1 & 1 & \hline
\end{array} \]

Description:

Form in \( A \), the logical product of the contents of \( A \) and the contents of the memory address indicated by the combined contents of the designated Tag Register, and the second word of the instruction. The initial contents of the memory address remains unchanged. RNI @ P+2.

Example:

\[ \begin{array}{c|c|c|c|c}
3 & LPM & \hline
(A Register Initial Value) = 222 \hline
\end{array} \]

\[ \begin{array}{c|c|c|c|c}
11 & 8 & 7 & 0 & \hline
5 & 0 & 2 & 1 & 1 & \hline
(Tag Reg 3) = 50 (5211) = 033 \hline
\end{array} \]

5211 = OPERAND ADDRESS

After the execution of the above command the bit by bit multiplication is performed and the \( A \) Register contains:

\[ \begin{array}{c|c|c|c|c}
0 & 2 & 2 & \hline
(A Register Final Value) \hline
\end{array} \]
3. Logical Product - Indirect Mode

\[ \begin{array}{c}
\text{P} \\
7 \quad 5 \quad 0 \\
\hline
F \quad 1 \\
\text{LPI} \\
\hline
2 \quad 1 \quad 2
\end{array} \]

\[ \begin{array}{c}
P+1 \\
\text{Address of} \\
\text{Operand Address} \\
\hline
0 \quad 3 \quad 0
\end{array} \]

Description:

Form in A the logical product of the contents of A and the contents of the memory location whose address is the combined contents of the designated Tag Register and the contents of one of the first 256 \(10\) (400\(_8\)) locations. The address of this location is given in the second word of the instruction. The initial contents of the memory location remains unchanged. RNI @ P+2.

Example:

\[ \begin{array}{c}
2 \quad \text{LPI} \\
\text{(A Register Initial Value)} = 133
\end{array} \]

\[ \begin{array}{c}
0 \quad 3 \quad 0 \\
\text{(Tag Reg 2)} = 31
\end{array} \]

\[ \begin{array}{c}
11 \quad 8 \quad 7 \quad 0 \\
\hline
3 \quad 1 \\
3 \quad 0 \quad 0
\end{array} \]

\[ \begin{array}{c}
\text{Tag Reg 2} \\
\text{3700 = OPERAND ADDRESS}
\end{array} \]
After the execution of the above command the bit by bit multiplication is performed with the A Register and the contents of memory location 3700.

<table>
<thead>
<tr>
<th>(A Register = Final Value)</th>
<th>0</th>
<th>1</th>
<th>2</th>
</tr>
</thead>
</table>
4. Logical Sum - No Address Mode

\[ \begin{array}{c|c}
  7 & 5 \\
  P & P_1 \text{ LSN} \\
\end{array} \quad \begin{array}{c|c|c}
  0 & 1 & 4 \\
\end{array} \]

\[ \begin{array}{c|c}
  7 & 0 \\
  P+1 & \text{OPERAND} \\
\end{array} \quad \begin{array}{c|c|c}
  0 & 0 & 1 \\
\end{array} \]

**Description:**

Form in A the logical sum (partial sum) of the contents of A and the second word of the instruction. \( \text{RNI @ P+2} \).

**Example:**

\[ \begin{array}{c|c}
  0 & \text{LSN} \\
\end{array} \quad \begin{array}{c|c|c}
  (A\ Register \ Initial\ Value = 002 \\
\end{array} \]

\[ \begin{array}{c|c|c}
  0 & 0 & 1 \\
\end{array} \]

After the execution of the above command, the partial add is performed and the A Register contains:

\[ \begin{array}{c|c|c}
  (A\ Register = \quad 0 & 0 & 3 \\
  \text{Final\ Value}) \\
\end{array} \]
5. Logical Sum - Memory Mode

$$P$$

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>LSM</td>
<td>3</td>
</tr>
</tbody>
</table>

Tag Reg F1

<table>
<thead>
<tr>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPERAN D ADDRESS</td>
<td>6</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

12 usec.

Description:

Form in A the logical sum (partial sum) of the contents of A and the contents of the memory location whose combined address is given in the designated Tag Register and the second word of the instruction. RNI @ P+2.

Example:

Tag Reg 3

<table>
<thead>
<tr>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

(A Register
Initial Value) = 111
(Tag Reg 3) = 60
(6112) = 333

6112 = OPERAND ADDRESS

After the execution of the above command, the partial add is performed with the contents of A and the contents of the operand address, 6112.

(A Register = 2 2 2
Final Value)
6. Logical Sum - INDIRECT MODE

<table>
<thead>
<tr>
<th>P</th>
<th>( 7 \quad 5 \quad 0 )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>F1 LSI</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>P+1</th>
<th>( 7 \quad 0 )</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Address of</td>
</tr>
<tr>
<td></td>
<td>Operand Address</td>
</tr>
</tbody>
</table>

|     | \( 2 \quad 1 \quad 6 \) |

|     | \( 3 \quad 0 \quad 0 \) |

Description:

Form in A the Logical Sum (Partial Sum) of the contents of \( A \) and the contents of the memory location whose address is the combined contents of the designated Tag Register and one of the first \( 256_{10} \) (\( 400_{8} \)) locations. The location of one of these \( 256_{10} \) locations is given in the second word of the instruction, \( \text{RNI} @ P+2 \).

Example:

| \( 2 \) | LSI |

\( \text{Initial Value} = 010 \)

\( (300) = 110 \)

\( (\text{Tag Reg 2}) = 11 \)

\( (1510) = 301 \)

Tag Reg 2

\( 11 \quad 8 \quad 7 \quad 0 \)

\( 1 \quad 1 \quad 1 \quad 0 \)

\( 1510 = \text{OPERAND ADDRESS} \)
After the execution of the above command, the Partial Add is performed with the contents of A and the contents of 1510.

Thus, the A Register contains:

\[
\begin{array}{c}
\text{(A Register)} \\
\text{Final Value} = \boxed{3 \ 1 \ 1}
\end{array}
\]
G. Input - Output Instructions

1. Input Normal

\[ 3 + 2 (X + 1) + \text{Terminate Time} \]
Where \( X = \text{No. of words} \)

\[
\begin{array}{c}
\text{P} \\
7 & 5 & 0 \\
\hline
\text{INN} \\
\end{array}
\]

Tag Reg F \(^1\)

\[
\begin{array}{c}
11 \downarrow \\
8 & 7 \\
\hline
\text{FIRST} \\
\text{WORD ADDRESS} \\
\end{array}
\]

\[
\begin{array}{c}
6 \downarrow \\
1 \\
\hline
\text{Tag Reg 2} \\
1 \downarrow 7 \\
7 \\
\end{array}
\]

Tag Reg F \(^1\)

\[
\begin{array}{c}
11 \downarrow \\
8 & 7 \\
\hline
\text{LAST} \\
\text{WORD ADDRESS + 1} \\
\end{array}
\]

\[
\begin{array}{c}
6 \downarrow \\
1 \\
\hline
\text{Tag Reg 2} \\
3 \downarrow 1 \\
7 \\
\end{array}
\]

Description:

Input a number of words to memory starting at the memory address contained in the designated Tag Register and the second word of the instruction. The last word address plus 1, is contained in a third word immediately following the second word. Thus, this instruction is composed of three words. (The Tag Register designation indicated in the first word is automatically assigned as the Tag Register designation for the last word address plus 1, in the third word.) RNI @ P+3 at completion of instruction.

Example:

\[
\begin{array}{c}
2 \downarrow \text{INN} \\
\end{array}
\]

(Tag Reg 2) = 61
NOTE: The length of the input or output block, that is, the FMA to the LMA + 1, may result in a "gap" -- that is, no input or output can come from a certain memory location.

The reason is that addresses such as 177, falls at a boundary address in the half-

If output follows input or vice versa, such "gaps" would have existed in the identical places anyway, and thus are of no consequence.

This condition is not serious due to the following alter-

atives:

a. If output follows input or vice versa, such "gaps" would have existed in the identical places anyway, and thus

b. This in turn, requires a change in the Tag Register, address bits. There are 16 such "boundary addresses" in the half-

programmer is concerned. "Boundary addresses" are those, which when incremented by 1, would cause a change to occur in any one of the 4 least significant Tag Register, address bits.

The reason is that addresses such as 177, falls at a boundary

After the execution of the above command 128 word will have been input into memory.
b. If one wishes, he can fill the gap location by loading one word into A and storing at the gap address.

c. By effective memory allocation, boundary addresses can often be entirely avoided.

d. Buffered operations do not have this situation.

It should be apparent that the maximum transfer without changing the Tag Register is $255_{10}$ ($377_8$) words. On an input and a completion by an input Disconnect the A Register would contain the last word address plus 2. Last word address + 1 = 0?
2. Output Normal

\[ 3 + 2(X + 1) + \text{Terminate Time} \]

Where \( X = \text{No. of words} \)

\[
\begin{array}{|c|c|}
\hline
P & \text{OUT} \\
0 & \text{F}^1 \\
7 & \text{F}^1 \\
5 & \text{F}^1 \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|}
\hline
\text{Tag Reg F}^1 & 3 \\
\hline
\text{P + 1} & 7 \\
\text{P + 2} & 7 \\
\text{FIRST} & 8 \\
\text{LAST} & 8 \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|}
\hline
\text{Tag Reg 3} & 1 \\
\text{2} & 0 \\
\text{0} & 0 \\
\text{3} & 7 \\
\text{7} & 7 \\
\hline
\end{array}
\]

Description:

Output a number of words from memory starting at the memory address contained in the designated Tag Register and the second word of the instruction. The last word address plus 1, is contained in a third word immediately following. Thus, this instruction set is composed of three words. (The Tag Register designation, indicated in the first word is automatically assigned as the Tag Register designation for the last word address plus 1, in the third word.) RNI @ P + 3 at completion of instruction.

Example:

\[
\begin{array}{|c|c|}
\hline
3 & \text{OUT} \\
\hline
\end{array}
\]

(Tag Reg 3) = 10
After the execution of the above command 177\textsubscript{8} words will have been output from memory.

**NOTE:** SEE NOTE ON NORMAL INPUT.
3. Initiate Buffer Input 8 usec.

Tag Reg

\[
\begin{array}{cccc}
7 & 5 & 0 & \\
\hline
P & IBI & \\
\hline
11 & 8 & P+1 & 0 \\
\hline
JUMP & ADDRESS IF & BUSY & \\
\hline
\end{array}
\]

Tag Reg 2

\[
\begin{array}{cccc}
2 & 7 & 0 & \\
\hline
1 & 0 & \\
\hline
2 & 0 & 3 & \\
\end{array}
\]

Description:
Before using this instruction, the FWA of the transfer area is sent to the BER, and the LWA + 2 is sent to the BXR, and Tag this instruction initiates the input buffer cycle. If the buffer channel is not busy, control goes to the next instruction following the second word of the instruction, @ P+2. If the buffer channel is busy, a jump occurs to the memory location whose combined address is contained in the designated Tag Register and the second word of the instruction.

Example:

\[
\begin{array}{cccc}
2 & \text{IBI} & \\
\hline
\end{array}
\]

(Tag Reg 2) = 10

Tag Reg 2

\[
\begin{array}{cccc}
11 & 8 & 7 & 0 \\
\hline
1 & 0 & \\
\hline
2 & 0 & 3 & \\
\end{array}
\]

1203 = Jump Address if the buffer is busy

Not busy initiate buffer and RNI @ P+2

NOTE: The maximum word block would be 1024 before a Tag Register change would be needed.

On a buffer input completion by an input disconnect the A Register would contain the last word address plus 2.
4. Initiate Buffer Output

\[
\begin{array}{c|c|c}
\text{P} & 7 & 5 & 0 \\
\hline
\text{Tag Reg F}^1 & 1 & 1 & 1 \\
\hline
\text{JUMP} & 1 & 1 & 1 \\
\text{BUFFER} & 1 & 1 & 1 \\
\end{array}
\]

8 usec.

Description:

Before using this instruction, the FWA of the transfer area is sent to the BER, and the LWA + 2 is sent to the BXR. This instruction initiates the output buffer cycle. If the buffer channel is busy, a jump occurs to the combined memory address given in the designated Tag Register and the second word of the instruction. If the buffer channel is not busy, control goes to the next sequential instruction following the instruction @ P+2.

Example:

\[
\begin{array}{c|c|c}
\text{No Tag Reg} & 0 & 1 \\
\hline
\text{IBO} & 0 & 1 \\
\end{array}
\]

0010 = jump address if the buffer is busy

Not busy initiate buffer and RNI @ P+2.

NOTE: A Tag Register was not required here. Also see note on IBI.
5. Input to A

8 usec. + equipment time

P

\[
\begin{array}{c|c}
7 & 5 \\
\hline
F & \text{INA} \\
\end{array}
\quad
\begin{array}{c|c|c}
0 & 7 & 6 \\
\end{array}
\]

Description:

This instruction inputs one word from a previously selected input device to the A register. This is a single word instruction, and the Tag Register designation is always zero.

RNI @ P + 1.

Example:

\[
\begin{array}{c|c}
0 & \text{INA} \\
\end{array}
\]

(A Register)
Initial Value = 000

(A Register)
Final Value = Input word
6. Output No Address

<table>
<thead>
<tr>
<th>P</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>OTN</td>
</tr>
</tbody>
</table>

\[ P \]

\[ P + 1 \]

<table>
<thead>
<tr>
<th>0</th>
<th>7</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
</tbody>
</table>

Description:
This instruction outputs one word. This word is the second word of the instruction. The Tag Register designation is always zero in this instruction. RNI @ P+2.

Example:

<table>
<thead>
<tr>
<th>0</th>
<th>OTN</th>
</tr>
</thead>
</table>

\[ P \]

\[ P + 1 \]

| 1    | 0   | 2 |

After the completion of this command the previously selected device would have received the word 102.
H. Control Instructions

1. External Function  

12 usec. + equipment time

\[ \begin{array}{c}
7 & 5 & 0 \\
\hline
P & F1 & EXF \\
\hline
P+1 & a & b \\
\hline
P+2 & c & d \\
\end{array} \]

\[ \begin{array}{c}
0 & 7 & 5 \\
\hline
ab = \text{upper 6 bits of Function code} \\
0 & 4 & 2 \\
\hline
cd = \text{lower 6 bits of Function code} \\
0 & 4 & 0 \\
\end{array} \]

Description:

This instruction is used to select an external input or output device to communicate with the Teleprogrammer. The select function is accomplished by sending out on the output lines a 12-bit "function code." Each external device is capable of recognizing and interpreting only its own unique code. Thus, the programmer by selecting different external function codes can use this same instruction to select all external devices. The 12-bit function code is contained in the second and third words of the three words which make up this instruction.

RNI @ P+3.
Example:

<table>
<thead>
<tr>
<th></th>
<th>EXF</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>4</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

After the execution of the above command, the 12-bit Status Select, 4240, of the typewriter is sent out. RNI @ P+3.
2. Clear Interrupt Lockout

4 usec.

P 0 F^1 CIL 1 1 3

Description:

This instruction clears the interrupt lockout flip-flop (FF). This instruction must be programmed at the end of every routine which is initiated by the interrupt. This instruction may return control to the main program. In this instruction, the Tag Register designation becomes a part of the instruction itself. It can only be 0 or 1. Thus, to return to the main program after clearing interrupt lockout, the Tag designation must be 1. If 0, control continues in sequence.

Example:

1 CIL

After the execution of the above command control continues to the main program.
3. Clear Buffer Controls

<table>
<thead>
<tr>
<th>7</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
</table>
P  | Fl | CBC |

4 usec.

Description:
This instruction has the effect of sending a zero to the buffer control and thus putting that device in a "ready state." If this instruction is used during a buffer operation, it will stop the buffer. The Tag Register designation is ignored.

RNI @ P+1.

Example:

| 0 | 0 | 7 |

After the execution of the above command control continues @ P+1.
4. Error Stop

This is an illegal instruction, as such, it can be used as an Error Stop.

Example:

```
0 0 0
```

After the recognition the computer stops.

5. Halt Stop

This instruction is used to bring the program to a halt.

Example:

```
0 7 7
```

After the recognition the computer stops.
IV. Operation

![Figure 2-1 8092 Operator's Panel](image)

OPERATOR'S CONSOLE

The 8092 Teleprogrammer Operator's Panel consists of several displays and switches necessary for the operation of the Teleprogrammer. The panel (see Figure 2-1) contains six display windows, six switches, and a lock switch. Four of the display windows can display in binary the contents of nine 8092 registers. Buttons beneath these displays clear and enter data into the P, A, Z, and Tag registers (the only registers into which data may be entered or cleared). A fifth window contains information as to which Tag register has been selected. The sixth window contains the operating lights which indicate the status of operation of the Teleprogrammer. At the bottom of the panel is located all the operating and mode switches. The operation of these switches is explained on the following page.
SWITCHES

Manual Interrupt
- Momentary depression causes the Teleprogrammer to enter an interrupt routine to determine the nature of the interrupt.

BFR,Z
- This 3-position switch chooses the register that is to be displayed in the 8-bit Z register display.
  UP - Displays the last word processed during the last buffer operation (BFR register).
  Center - Shows the current contents of the Z register (Z register).
  Down - Not assigned.

BER, P, BXR
- This 3-position switch chooses the register to be displayed in the 12-bit P register display.
  Up - Displays the address of the last word transferred out, the next word to be transferred in on the buffer channel (BER register).
  Center - Displays the address of the current instruction (P register).
  Down - Displays the LWA + 1 of the last buffer operation (BXR register).

ENTER/SWEEP
- Sweep is used to display the contents of core storage locations. Enter is used for entering information into core storage from the console.

LOAD/MASTER CLEAR
- LOAD position allows specially prepared paper tapes to be read into storage by the paper tape reader.
  Master CLEAR performs a Teleprogrammer master clear which -
a. Clears the registers
b. Clears the control flip flops
c. Clears all waiting interrupts and removes
   interrupt lockout.

Note: The master clear does not alter core storage.

Up - In RUN position a program is executed at high
speed starting at the location specified by the P
register.

Center - Center position stops the computer program.
If the switch is in RUN and an ERR or HLT instruc-
tion is executed, the switch must be returned to
neutral and then placed in RUN to continue computa-
tion.

Down - In STEP position, one storage cycle of an
instruction is executed each time the switch is
set; a program may be executed one instruction at
a time for debugging.
- In the Lock position all other switches are disabled and the Teleprogrammer is locked in the Run position.

In the non-lock position, the console switches are enabled and the Teleprogrammer programs can be operated and modified from the console.

**DISPLAYS**

**Z REGISTER**

- This display known as the Z register group displays the Z and BFR registers in accordance with the setting of the BFR, Z switch.

**A Register**

- Displays the current contents of the A register.

**P Register**

- This display known as the P register group displays the BER, P, and BXR registers in accordance with the setting of the BER, P, BXR switch.

**TAG REGISTER**

- This display indicates the Tag register currently being referenced by an instruction. The contents of any Tag register may be displayed by depressing one of the buttons directly below the select indicators. Depressing one of the select buttons also enables the Tag registers to be manually set or cleared.
### STATUS INDICATORS

<table>
<thead>
<tr>
<th>Status</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>RUN</strong></td>
<td>Indicates that the Teleprogrammer is in RUN status. This does not necessarily indicate that instructions are being executed.</td>
</tr>
<tr>
<td><strong>ERR</strong></td>
<td>Indicates that a timing fault has occurred.</td>
</tr>
<tr>
<td><strong>SEL</strong></td>
<td>Displayed each time an EXF instruction is executed; remains until selection is completed. A constant display of SEL with no apparent input/output action usually indicates the Teleprogrammer has attempted an illegal selection.</td>
</tr>
<tr>
<td><strong>IN</strong></td>
<td>Displayed during all normal input operations. A constant display of IN with no apparent input action usually indicates that input was attempted without proper unit selection. IN is also displayed when the Teleprogrammer is waiting for an external device to supply data.</td>
</tr>
<tr>
<td><strong>OUT</strong></td>
<td>Displayed during all normal output operations. A constant display of OUT with no apparent output action usually indicates that output was attempted without proper unit selection.</td>
</tr>
<tr>
<td><strong>IBA</strong></td>
<td>Displayed during all buffer input operations.</td>
</tr>
<tr>
<td><strong>OBA</strong></td>
<td>Displayed during all buffer output operations</td>
</tr>
<tr>
<td><strong>A, B, C, or D</strong></td>
<td>Indicates which storage reference cycle will be executed at the next operation of the Run/Step switch. When a master clear is performed, D is displayed indicating that the next operation to be executed, when the Run/Step switch is operated, will be to fetch the instruction from memory at the address indicated by the P register.</td>
</tr>
</tbody>
</table>
STARTING THE 8092 TELEPROGRAMMER

1. Be sure the Teleprogrammer is plugged into proper power source and
   room temperature is within the prescribed limits.
2. Turn Power switch on power supply to ON.
4. When the ERR Light goes out, the Teleprogrammer is ready to operate.
   If repeated master clears do not turn the Red ERR light off, turn
   off the 8092 and call maintenance.

LOADING A PROGRAM OR DATA

**Paper Tape Load Format**

1. Master Clear
2. Turn on reader
3. Insert paper tape in reader
4. Set P to starting location
5. Set Load/Clear switch to LOAD
6. Set Run/Step switch to RUN. Paper tape will load and Teleprogrammer
   will stop.

ENTERING DATA FROM THE TELEPROGRAMMER CONSOLE

1. Master clear. Set Enter/Sweep switch to ENTER
2. Set P to location into which data is to be entered.
3. Enter one word of data into the A register.
4. Set Run/Step switch to STEP, once. At this point A is clear and
   the data word is in storage and in Z.
5. If data is to be entered into consecutive locations, go to step 3
   and P will be advanced by one on step 4. If data is to be entered
   into non-consecutive locations, clear P. Go to step 2.
EXAMINING THE STORAGE CONTENTS

1. Master clear. Set Enter/Sweep switch on SWEEP.

2. Set P to location to be examined.

3. Press Run/Step switch to STEP, once. The contents of the location specified by P will appear in Z.

4. To examine consecutive locations, go to step 3 and P will be advanced by one on step 3. To examine non-consecutive location, clear P, go to step 2.
V. External Function Codes and Status Responses for PERIPHERAL EQUIPMENT

Two I/O channels are available on the 8092, NORMAL and BUFFER. The Buffer channel transmits either Buffer or Normal I/O operations. The NORMAL channel transmits only normal I/O instructions. Two cables connect the computer with the peripheral equipment. They are designed as "IN" and "OUT". To transmit data from the computer to a piece of peripheral equipment, or vice versa, more is necessary than just putting the data on the lines. First one piece of equipment of many must be chosen. Next, it must know whether it's an Input or Output operation. So we have a code called a Function Code. Also at times it is necessary for the computer to know the condition or STATUS of the piece of equipment with which it is going to or has been communicating. Now with a Function Code, STATUS CODE, and Data on the lines, it is necessary to have signals for communication.

<table>
<thead>
<tr>
<th>Function</th>
<th>Ready Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>Information</td>
<td>Ready Signal</td>
</tr>
</tbody>
</table>
| \( 
| Select Code /DATA | Resume Sig.  |
| Output            |              |
| Input             | Request Sig. |
| Data / STATUS     |              |
| \( \)             | Disconnect   |
| \( \)             | 30           |
| \( \)             | 40           |
A. 8096 - TELETYPING MODEL 33 PAGE PRINTER

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select</td>
<td>3605</td>
</tr>
<tr>
<td>De-Select</td>
<td>36XX</td>
</tr>
<tr>
<td>Status Request</td>
<td>3603</td>
</tr>
</tbody>
</table>

\[ \begin{array}{cccc}
2^{11} & 2^6 & 2^5 & 2^0 \\
0 & 1 & 1 & 1 & 1 & 0 & x & x & x & x & x & x & x
\end{array} \]

<table>
<thead>
<tr>
<th>Status Responses</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Break</td>
<td>001</td>
</tr>
<tr>
<td>Ready for Input</td>
<td>002</td>
</tr>
<tr>
<td>Ready for Input</td>
<td>004</td>
</tr>
<tr>
<td>Ready for Output</td>
<td>010</td>
</tr>
</tbody>
</table>

Function Code:

Select (3605)

This code selects the equipment. When the equipment is selected information can be outputed from the computer. For an input operation the computer waits for an interrupt 30 from the equipment. The interrupt 30 is produced by depressing the first key and is repeated at a pre-set rate (normally 90 milliseconds) until the unit is De-Selected.

De-Select (36XX)

This code de-selects the equipment. The XX portion of the code can be anything except 03 or 05.

Status Request (3603)

This code causes the equipment to place the status on the lines which can be input by the 8092.
Status Code

001 - A break in progress. The character from 8092 contains all 0's and the teletype loop is open; or no input or output operations have occurred for the past 8 seconds.

002 - A previous word ready for transmission to 8092 is not sent because the input request was not received.

004 - A data word ready for transmission to 8092.

010 - Prepared to accept a new data word from 8092.
B. 350 PAPER TAPE READER

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Reader</td>
<td>4102</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Status Responses</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>NONE</td>
<td></td>
</tr>
</tbody>
</table>

Function Code:
The Master Bits for the Reader is a 41. If a bit is present in the 2^1 bit position the reader will be selected for Input. The Input Operation will take place upon the initiation of an Input Instruction.

Status Code
NONE
C. 8098 TALLY READER

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Reader</td>
<td>4102</td>
</tr>
</tbody>
</table>

Function Code:

The Master Bits for the reader and punch equipment (paper tape) are 41. If a bit is present in $2^1$ bit position, this will select the reader for Input. The Input Operation will take place upon the initiation of an Input Instruction.

Status Code:

There are no status response codes for the paper tape reader and punch equipment.
D. BRPE-11 PAPER TAPE PUNCH

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Paper Tape Punch</td>
<td>4104</td>
</tr>
</tbody>
</table>

![Select Paper Tape Punch](image)

<table>
<thead>
<tr>
<th>Status Responses</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>NONE</td>
<td></td>
</tr>
</tbody>
</table>

Function Code:
The Master Bits for the punch is a 41. If a bit is present in the $2^2$ bit position the punch will be selected for output. The output operation will take place upon the initiation of an Output Instruction.

Status Code
NONE
### E. 161 INPUT/OUTPUT TYPEWRITER

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Typewriter Output</td>
<td>4210</td>
</tr>
<tr>
<td>Select Typewriter Input</td>
<td>4220</td>
</tr>
<tr>
<td>Request Typewriter Status</td>
<td>4240</td>
</tr>
<tr>
<td>Alternate Unit Selection</td>
<td>43XX</td>
</tr>
</tbody>
</table>

#### Status Response

<table>
<thead>
<tr>
<th>Response</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ready</td>
<td>000</td>
</tr>
<tr>
<td>Power Off</td>
<td>XX4</td>
</tr>
<tr>
<td>Not In Computer Status</td>
<td>X1X</td>
</tr>
<tr>
<td>Input Char. Ready</td>
<td>X2X</td>
</tr>
<tr>
<td>Output in Use</td>
<td>X4X</td>
</tr>
</tbody>
</table>

### Diagrams
- **Req. Type Status**
- **Select Type Input**
- **Select Type Output**
- **Output in Use**
- **Input Char. Ready**
- **Type not in Comp. Status**
- **Power Off**
Function Codes:

Select Typewriter Output (4210)
The Master Bits for the typewriter is a 42. When a bit is present in the $2^3$ bit position of the select code, the typewriter will be selected to do an output operation upon the receipt of an output instruction.

Select Typewriter Input (4220)
Whenever a bit is present in the $2^4$ bit, the typewriter will be selected to do an Input Operation upon the receipt of an output instruction.

Request Typewriter Status (4240)
At times it is necessary to know the conditions or the status of the typewriter with which we are going to or have been communicating. When a bit is present in the $2^5$ bit position, the typewriter will put the status response on the lines, and the computer must follow this instruction with an input instruction to get and interrogate the response.

Alternate Unit Selection (43XX)
The Alternate Master Bits for another typewriter is a 43. The lower 6-bit codes would be the same as above on the other selection.

Status Codes

Ready (0000)
If no bits are present in the status code, the typewriter is connected and I/O operations may proceed. The mode switch is set to the computer status, and the typewriter is not being used by the computer.

POWER OFF(XXX4)
If a bit is present in the $2^2$ bit position of the response, the typewriter power switch has not been turned on and the typewriter will be stalled until the condition is corrected.

Typewriter not in computer status (XX1X)
If a bit is present in the $2^3$ bit position, the mode switch has not been put in the computer status, and until the condition is corrected the typewriter will be stalled.

Input Character Ready (XX2X)
Upon receipt of a status response, and a bit is present in the $2^4$ bit position an input character is available to the computer.

Output in Use (XX4X)
If a bit is present in the $2^5$ bit position, the typewriter is performing a character output operation.
<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status Request 1</td>
<td>1X02</td>
</tr>
<tr>
<td>Status Request 2</td>
<td>1X03</td>
</tr>
<tr>
<td>Programmed Clear</td>
<td>1X07</td>
</tr>
<tr>
<td>Write, Binary, Low Density</td>
<td>1X10</td>
</tr>
<tr>
<td>Write, Binary, High Density</td>
<td>1X11</td>
</tr>
<tr>
<td>Write, Coded, Low Density</td>
<td>1X12</td>
</tr>
<tr>
<td>Write, Coded, High Density</td>
<td>1X13</td>
</tr>
<tr>
<td>Write, File Mark</td>
<td>1X14</td>
</tr>
</tbody>
</table>

### Search

<table>
<thead>
<tr>
<th>Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Forward to File Mark</td>
<td>1X20</td>
</tr>
<tr>
<td>Backward to File Mark</td>
<td>1X21</td>
</tr>
<tr>
<td>Rewind to Load Point</td>
<td>1X22</td>
</tr>
<tr>
<td>Forward One Record</td>
<td>1X24</td>
</tr>
<tr>
<td>Backward One Record</td>
<td>1X25</td>
</tr>
<tr>
<td>Rewind Unload</td>
<td>1X26</td>
</tr>
</tbody>
</table>

### Read

<table>
<thead>
<tr>
<th>Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read, Binary, Low Density</td>
<td>1X30</td>
</tr>
<tr>
<td>Read, Binary, High Density</td>
<td>1X31</td>
</tr>
<tr>
<td>Read, Coded, Low Density</td>
<td>1X32</td>
</tr>
<tr>
<td>Read, Coded, High Density</td>
<td>1X33</td>
</tr>
<tr>
<td>Read</td>
<td>1X34</td>
</tr>
</tbody>
</table>

Diagram:

- **Status**: 001
- **Tape Unit Selection**
- **Switch**
  - **Request 1**
  - **Request 2**
- **Program Clear**
- **Write/Read**
- **Same as Above**
- **Search**: 6 bits
- **Write**: 6 bits
- **Write File Mark**
- **Parity**: 1=Encoded, 0=Binary
- **Density**: 1=High, 0=Low
- **Search**: 6 bits
- **File Mark**: 1 = Backward, 0 = Forward
The above External Function Code may be represented by:

\[ \begin{align*}
\text{Mode Character} & \quad \text{T = 0 - STATUS} \\
\text{Unit Selection Switch} & \quad (0-3) \\
\text{T = 1 - WRITE} & \quad \{ \\
& \quad U = 0 - \text{Binary, Low Density} \\
& \quad U = 1 - \text{Binary, High Density} \\
& \quad U = 2 - \text{Coded, Low Density} \\
& \quad U = 3 - \text{Coded, High Density} \\
& \quad U = 4 - \text{Write File Mark} \\
\text{T = 2 - SEARCH} & \quad \{ \\
& \quad U = 0 - \text{Forward to File Mark} \\
& \quad U = 1 - \text{Backward to File Mark} \\
& \quad U = 2 - \text{Rewind to Load Point} \\
& \quad U = 4 - \text{Forward One Record} \\
& \quad U = 5 - \text{Backward One Record} \\
& \quad U = 6 - \text{Rewind Unload} \\
\text{T = 3 - READ} & \quad \{ \\
& \quad U = 0 - \text{Binary, Low Density} \\
& \quad U = 1 - \text{Binary, High Density} \\
& \quad U = 2 - \text{Coded, Low Density} \\
& \quad U = 3 - \text{Coded, High Density} \\
& \quad U = 4 - \text{Read} \\
\end{align*} \]
<table>
<thead>
<tr>
<th>Status Response</th>
<th>Code*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Coded (Even Parity, Not odd parity)</td>
<td>XX1</td>
</tr>
<tr>
<td>Transport NOT Ready</td>
<td>XX2</td>
</tr>
<tr>
<td>Parity Error</td>
<td>XX4</td>
</tr>
<tr>
<td>Illegal Coded on Write (000)</td>
<td>X1X</td>
</tr>
<tr>
<td>End of File</td>
<td>X2X</td>
</tr>
<tr>
<td>Tape Mark (Id. Pt. or EOT)</td>
<td>X4X</td>
</tr>
<tr>
<td>High Density (Not Low Den.)</td>
<td>1XX</td>
</tr>
<tr>
<td>Busy (Tape Motion)</td>
<td>2XX</td>
</tr>
<tr>
<td>Program Error</td>
<td>277</td>
</tr>
</tbody>
</table>

*All Status Responses are 8-bits (XX XXX XXX)
Function Code:

Status Request 1 (1X02)
Status Request 2 (1X03)

A 1X02/1X03 code will place a 8-bit status response on the lines to allow the programmer to check certain conditions that may appear. The response will stay on the line until the program brings it into the computer with an input request signal, or drops it with a EF clear. X designates the setting of the tape unit, which will be 0 - 3.

Programmed Clear (1X07)

This code clears out the operational logic and establishes initial operating conditions within the control unit.

Write, Binary, Low Density (1X10)
Write, Binary, High Density (1X11)

Both of these codes allow all information to be written in binary notation. A parity generator makes the total number of "1" bits odd in the vertical direction of the seven tracks on the tape. Depending upon the code the information is either written at 200 bpi or 556 bpi, when the file protection ring is on the tape reel.

Write, Coded, Low Density (1X12)
Write, Coded, High Density (1X13)

These codes allow all information to be written in binary coded decimal notation. A parity generator makes the total number of "1" bits even in the vertical direction of the seven tracks on the tape. Depending upon the code the information is either written at 200 bpi or 556 bpi, when the file protection ring is on the tape reel.
Write File Mark (1X14)
This code writes 178 as an end of file mark to signify the end of a record or a group of records.

Search Forward to File Mark (1X20)
Search Backward to File Mark (1X21)
These codes search forward/reverse until an end of file mark is detected. If no file marks are detected in the Backward Motion, tape motion continues until load point is reached and then stops. In the forward direction it would be possible to run the tape off the supply reel.

Rewind to Load Point (1X22)
A 1X22 code rewinds tape at high speed to load point. Any further rewind instructions will not affect the tape when it is already at Load Point.

Search Forward One Record (1X24)
Search Backward One Record (1X25)
These codes move tape forward/reverse one record length.

Rewind Unload (1X26)
This code rewinds tape at high speed until all the tape is on the supply reel. All further operations on this unit are locked out until the tape has been reloaded manually.

Read, Binary, Low Density (1X30)
Read, Binary, High Density (1X31)
Both of these codes allow all information to be read in the binary notation. The information is either read at 200 bpi or 556 bpi. The file protection ring has no effect on this operation.
Read, Coded, Low Density (1X32)
Read, Coded, High Density (1X33)

These codes allow all information to be read in the binary coded decimal notation. The information is either read at 200 bpi or 556 bpi. The file protection ring has no effect on the operation.

Read (1X34)

This code will read the information according to the previous settings.

Status Codes
CODED (XX1)
If a bit is present in the $2^0$ bit position of the response, the previous parity generation was even. When no bit is present, the parity to be or that was generated was odd.

Transport Not Ready (XX2)
If a bit is present in the $2^1$ bit position of the response, the tape unit is not in the ready mode. A ready indicator on the tape unit lights when it is in a ready condition; i.e., power has been applied and the tape unit is in Automatic Mode. When in the automatic mode the tape unit is under control of synchronizer. The ready signal is not present when an operator manually controls the 603 from the console of the unit.

Parity Error (XX4)
If a bit is present in the $2^2$ bit position, the number of bits encountered in the word read/written does not agree with the parity that was to be generated. This signal drops when a new record is read or written, or by a clear instruction.
Illegal Coded on Write (X1X)
If a bit is present in the $2^3$ bit position, the program sent a (000) code to the tape unit, and there must be at least one bit present to generate a parity bit.

End of File (X2X)
If a bit is present in the $2^4$ bit position, the End-of-File code 178 has been detected.

Tape Mark (X4X)
If a bit is present in the $2^5$ bit position the load point marker or the End of Tape Marker has been sensed.

High Density (1XX)
If a bit is present in the $2^6$ position, the operation to be or was performed was in high density. The absence of this bit says the operation is in low density.

Busy (2XX)
If a bit is present in the $2^7$ bit position, the unit is busy moving tape.

Program Error (277)
If all the bits are present in this response, a program error has occurred.
For example we send an Information Ready.

Load Point (XX1)
On Request Number 2 if a bit is present in the $2^0$ bit position, the tape is at load point. This signal drops when tape motion begins again.
End of Tape (XX2)

On Request Number 2 if a bit is present in the $2^1$ bit position the end of tape marker has been detected. The signal drops when tape has been rewound past the end of tape marker; i.e., the end of tape marker is sensed during rewinding.

Write Not Ready (XX4)

Searching for File Mark (XIX)
## 8193-601 Magnetic Tape Function Codes

<table>
<thead>
<tr>
<th>Function</th>
<th>Symbolic</th>
<th>Octal</th>
<th>Function</th>
<th>Symbolic</th>
<th>Octal</th>
</tr>
</thead>
<tbody>
<tr>
<td>Request Status</td>
<td>RST</td>
<td>1X00</td>
<td>Write</td>
<td>WRT</td>
<td>1X20</td>
</tr>
<tr>
<td>Set Interrupt Lockout</td>
<td>SLO</td>
<td>1X02</td>
<td>Write File Mark</td>
<td>WFM</td>
<td>1X21</td>
</tr>
<tr>
<td>Clear Interrupt Lockout</td>
<td>CLO</td>
<td>1X03</td>
<td>Read Forward</td>
<td>RF</td>
<td>1X24</td>
</tr>
<tr>
<td>Set Odd Parity</td>
<td>SOX</td>
<td>1X10</td>
<td>Read Backward</td>
<td>RB</td>
<td>1X25</td>
</tr>
<tr>
<td>Set Odd Parity, Low Density</td>
<td>SOL</td>
<td>1X11</td>
<td>Search Forward to Record Gap</td>
<td>SFR</td>
<td>1X30</td>
</tr>
<tr>
<td>Set Odd Parity, Medium Density</td>
<td>SOM</td>
<td>1X12</td>
<td>Search Backward to Record Gap</td>
<td>SBR</td>
<td>1X31</td>
</tr>
<tr>
<td>Set Odd Parity, High Density</td>
<td>SOH</td>
<td>1X13</td>
<td>Search Forward to File Mark</td>
<td>SFF</td>
<td>1X32</td>
</tr>
<tr>
<td>Set Even Parity</td>
<td>SEX</td>
<td>1X14</td>
<td>Search Backward to File Mark</td>
<td>SBF</td>
<td>1X33</td>
</tr>
<tr>
<td>Set Even Parity, Low Density</td>
<td>SEL</td>
<td>1X15</td>
<td>Rewind to Load Point</td>
<td>RWL</td>
<td>1X34</td>
</tr>
<tr>
<td>Set Even Parity, Medium Density</td>
<td>SEM</td>
<td>1X16</td>
<td>Rewind Unload</td>
<td>RWU</td>
<td>1X35</td>
</tr>
<tr>
<td>Set Even Parity, High Density</td>
<td>SEM</td>
<td>1X17</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: (X) is designated by the Unit Select Switch at the top of the Magnetic Tape Transport cabinet and is limited to Units 0-3.

## 8193-601 Magnetic Tape Status Response Codes for 8092

<table>
<thead>
<tr>
<th>Octal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XX1</td>
<td>Even Parity</td>
</tr>
<tr>
<td>XX2</td>
<td>Transport Not Ready</td>
</tr>
<tr>
<td>XX4</td>
<td>Parity Error</td>
</tr>
<tr>
<td>X1X</td>
<td>Program Error</td>
</tr>
<tr>
<td>X2X</td>
<td>File Mark</td>
</tr>
<tr>
<td>X4X</td>
<td>Tape Mark</td>
</tr>
<tr>
<td>1XX</td>
<td>Write Not Ready</td>
</tr>
<tr>
<td>2XX</td>
<td>Unit Busy</td>
</tr>
</tbody>
</table>

For description of responses, see 8093, page 84.
G. 162 Magnetic Tape Synchronizer (used with 8094 will handle 1 to 4)

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Request Status (6-Bit)</td>
<td>114X</td>
</tr>
<tr>
<td>Request Status (12-Bit)</td>
<td>214X</td>
</tr>
<tr>
<td>Write, 6-bits, when followed by an Output Instr.</td>
<td>111X</td>
</tr>
<tr>
<td>Write End-of-File Mark (no output Instr.)</td>
<td>111X</td>
</tr>
<tr>
<td>Write, 12-bits, when followed by an Output Instr.</td>
<td>211X</td>
</tr>
</tbody>
</table>

| Read, 6-bits, when followed by an Input Instr. | 113X |
| Read, 12-bits, when followed by an Input Instr. | 213X |

| Search, one record when followed by an INA Instr. | 112X |
| Backspace one file (No INA Instr.)               | 112X |
| Search forward one file                          | 113X |
| Rewind Unload                                     | 115X |
| Rewind Load                                       | 116X |

Note: Read and Write must be followed by Input or Output instruction respectively.
<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set to Odd Parity</td>
<td>1171</td>
</tr>
<tr>
<td>Set to Even Parity</td>
<td>1172</td>
</tr>
<tr>
<td>High Density</td>
<td>210X</td>
</tr>
<tr>
<td>Low Density</td>
<td>110X</td>
</tr>
</tbody>
</table>

---

### Diagram

- **Search**
  - 6 bits
  - 3 bits
  - Search Forward
  - One File
  - Backspace One Record (With INA Instr.)
  - Backspace One File With INA Instr.
  - REWIND LOAD
  - REWIND UNLOAD

#### FORMAT (PARITY)

- Same as Above
- 1110
- Parity
  - Odd
  - Even

#### FORMAT (DENSITY)

- 0x
- Same as Above
- 000
- Unit Selection

- Density
  - Low
  - High
The above external function codes may be represented by:

Mode
1 = Character
2 = Assembly

Unit Selection
0-7

Operation
0 - Density
1 - Write
2 - Backward
3 - Read Forward
4 - Status
5 - Rewind Unload
6 - Rewind Load
7 - Parity

Synchronizer
No. 1 = 1
No. 2 = 2
No. 3 = 3

<table>
<thead>
<tr>
<th>Status Response</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Odd Parity Selected - No Errors</td>
<td>000</td>
</tr>
<tr>
<td>Even Parity Selected - No Errors</td>
<td>001</td>
</tr>
<tr>
<td>Tape Unit Not Ready</td>
<td>002</td>
</tr>
<tr>
<td>Parity Error</td>
<td>004</td>
</tr>
<tr>
<td>Illegal BCD Detected on Write</td>
<td>015</td>
</tr>
<tr>
<td>End-of-File Mark</td>
<td>020</td>
</tr>
<tr>
<td>End of Tape or On Load Point</td>
<td>040</td>
</tr>
<tr>
<td>Tape Set On High Density</td>
<td>100</td>
</tr>
<tr>
<td>Tape Unit Busy</td>
<td>200</td>
</tr>
</tbody>
</table>

STATUS RESPONSE
Function Code

Request Status (6-bits) (114X)

Request Status (12-bits) (214X)

The 114X/214X code will place a 6-bit or 12-bit status response code, respectively, on the lines. In order for the programmer to check the certain conditions that may appear in the tape units, he must follow the request with an input instruction. However, the response will stay on the lines until a master clear is performed, or taken off the lines by the input instruction. The highest octal group of the select code determines if the request is to be 6, or 12 bits.

WRITE (6-bits) (111X)
WRITE (12-bits) (211X)

These codes select the tape unit and start tape in motion. The information will be written, when the file protection ring is on the tape reel, in either assembly mode (12-bits) or character mode (6-bits) depending upon the highest octal group on the select code. START time is approximately 3 ms and stop time is approximately 2 ms, on the units. The information may be written in high or low density. Both of these codes must be followed with an output instruction or another instruction is interpreted.

WRITE END-OF-FILE MARK (111X)

This code writes 1\textsuperscript{7}8 as an end of file mark to signify the end of a record or a group of records.
READ (6-bits) (113X)
READ (12-bits) (213X)

These codes allow the information to be read in either assembly or character mode, depending upon the highest octal group. The density depends upon the previous settings. The file protection ring has no effect on this operation.

BACKSPACE ONE RECORD (112X)
This code will backspace the mag. tape one record, when followed by an input instruction. This instruction differs from the backspace one file by the input instruction that must follow. The input instruction does bring a word into the computer, it may be the check character for part of the record in reverse.

BACKSPACE ONE FILE (112X)
This code will backspace the tape one file, if no file marks are present, the tape will be backspaced to load point.

SEARCH FORWARD ONE FILE (113X)
This code will move tape forward one file, if no file marks are present, the tape will run off the supply reel.

REWIND UNLOAD (115X)
This code will remove all the tape from the takeup reel.

REWIND LOAD (116X)
This code will move the tape to load point.
SET TO ODD/EVEN PARITY (1171/1172)
These codes select the parity to be used under program control.

SELECT HIGH/LOW DENSITY (210X/110X)
These codes select the density to be used under program control.

STATUS CODES

ODD PARITY SELECTED WITH NO ERRORS (0000)
With a status response of all zeros back, the previous parity selection
was odd. This would be a pre-status check.

EVEN PARITY SELECTED WITH NO ERRORS (XXX1)
As opposed to the above response, this response says the unit is setting
with even parity chosen previously.

TAPE X NOT READY (XXX2)
If a bit is present in this bit position of the response, the tape unit
is not in the ready mode. The ready indicator on the tape unit must be
pushed at the beginning of the operations to take the unit out of the
manual state.

Illegal BCD detected on Write (XX15)
If a bit is present in this bit position, the programmer tried to send
the tape unit a code of (0000) while the unit is in the coded or even
parity selection. The unit must have at least one bit present to record
a frame.
END-OF-FILE MARK READ (XX2X)

On the last read operation the tape unit read an end-of-file mark, which is a 17/8 code, used to indicate the end of a record, or a group of records.

END-OF-TAPE OR LOAD POINT SENSED (XX4X)

On the last operation the load point marker or the end-of-tape marker was sensed. Thus, the program can act accordingly.

HIGH DENSITY (X1XX)

This bit indicated that the tape unit is in high density.

If this bit is not present, the unit is in low density.

TAPE X BUSY (X2XX)

This bit indicates the unit is busy moving tape.

H. 166-2 Line Printer

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Asynchronous print</td>
<td>0700</td>
</tr>
<tr>
<td>Synchronous print</td>
<td>0710</td>
</tr>
<tr>
<td>Advance Forms</td>
<td>072X</td>
</tr>
<tr>
<td>Status Request</td>
<td>0740</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>211 SELECT CODE</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Request Status</td>
<td></td>
</tr>
<tr>
<td>Advance Paper</td>
<td></td>
</tr>
<tr>
<td>according to</td>
<td></td>
</tr>
<tr>
<td>FORMAT on bits</td>
<td></td>
</tr>
<tr>
<td>0 - 2,</td>
<td></td>
</tr>
<tr>
<td>Synchronous</td>
<td></td>
</tr>
<tr>
<td>Print</td>
<td></td>
</tr>
<tr>
<td>Status Response</td>
<td>Code</td>
</tr>
<tr>
<td>--------------------</td>
<td>------</td>
</tr>
<tr>
<td>Printer Ready</td>
<td>300</td>
</tr>
<tr>
<td>Buffer Busy</td>
<td>XX1</td>
</tr>
<tr>
<td>Out of Paper</td>
<td>XX2</td>
</tr>
<tr>
<td>Paper Moving</td>
<td>XX4</td>
</tr>
<tr>
<td>Drum Stationary</td>
<td>X1X</td>
</tr>
<tr>
<td>Off-Line</td>
<td>X2X</td>
</tr>
</tbody>
</table>

Function Code:

ASYNCHRONOUS PRINT (0700)

This code will print one line for every revolution of the drum. The print cycle may start at any character on the drum and printing will continue until the starting character is reached. The printer need not receive a full 120 characters. The printer accepts 12 bit words, where bits 6 - 11 designate an odd number hammer, and bits 0 - 5 designate the even numbered hammers. It would take 60 computer words to print one complete line.

SYNCHRONOUS PRINT (0710)

On this code the print cycle begins at the character specified by the 62nd word from the computer and terminate prior to printing the character specified by the 61st word from the computer. The 61st and 62nd words use only the lower 6 bits of the computer word. The layout of the drum and code wheel must be known to use this select code.
ADVANCE FORMS (072X)

The programmer has seven possible choices for forms line spacing patterns - channels 0-7. The X in the select code above represents the channel which contains the paper advance pattern desired by the programmer.

Level 7 is the format homing channel, to advance paper to the top of the page. The other levels 0-6 may contain a variety of paper advance patterns, one level for each type of form.

STATUS REQUEST (0740)

Before selecting or reselecting a print or paper advance operation, the computer should sense conditions within the printer by executing a status request followed by an input to the A-Register or Memory. Then coded information is transferred to the computer's input lines.

STATUS CODES

PRINTER READY (0000)

A code of all zero's back indicates that the printer is on-line and ready to print.

BUFFER BUSY (XXX1)

A bit response in the 20 position indicates the buffer is doing an input or output cycle.

OUT OF PAPER (XXX2)

This response is used to indicate the forms compartment must be re-filled.
PAPER MOVING (XXX4)
A response of 4 would indicate that a paper advance is in progress.

DRUM STATIONARY (XX1X)
This response says the drum motor is not running and the printer is inoperative.

OFF-LINE (XX2X)
This response indicates the printer is in the off-line mode. The printer generates pseudo select codes to control the tape system and the card reader. These operations may be performed:

   TAPE-TO-PRINTER (Asynchronous)
   CARD READER-TO-PRINTER (Asynchronous)
   CARD READER-TO-TAPE

OFF-LINE OPERATIONS

TAPE-TO-PRINTER
Both READ/WRITE operations with tapes are done in the assembly (12 bit) mode. Information sent to the printer must contain a minimum of 16 to maximum of 120 characters for continuous printing.

The off-line operation may be started by pushing the TAPE/PRINT switch to print, the TAPE/CARD switch to tape and the continuous switch. The stop switch initiates one off-line print cycle (one line). To search for the tape file marks:

1. Place TAPE/CARD switch in TAPE position
2. Place TAPE/PRINT switch in PRINT position
3. Press and hold MC switch
4. Press BACKSPACE switch for a search back or step for a search forward and FINALLY

5. Release MC switch when tape motion stops.

CARD-TO-PRINTER

The card reader will read and send all 80 columns of information to the printer, however, only the first columns are used in printing a line. Hollerith coded cards may be used with the 167-2 which contains a H to BCD and pack translator. To initiate this operation place the TAPE/PRINT switch in the print position, the TAPE/CARD switch in the card position, and hit either step (for one line) or continuous.

CARD-TO-TAPE

When writing on tape from BCD coded cards, use the binary mode if any unpunched character locations are on the card. To initiate the operation, place the TAPE/PRINT switch to TAPE, THE TAPE/CARD switch to card and press the continuous switch. To terminate the operation press the STOP switch on the card reader.
I. 167-2 Card Reader (8094 required)

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>EF Clear</td>
<td>4500</td>
</tr>
<tr>
<td>Free Run Read</td>
<td>4501</td>
</tr>
<tr>
<td>Single Cycle Read</td>
<td>4502</td>
</tr>
<tr>
<td>FRR, H to BCD &amp; Pack</td>
<td>4505</td>
</tr>
<tr>
<td>SCR, H to BCD &amp; Park</td>
<td>4506</td>
</tr>
<tr>
<td>Check Status</td>
<td>4540</td>
</tr>
</tbody>
</table>

SELECT CODE

<table>
<thead>
<tr>
<th>2^11</th>
<th>2^5</th>
<th>2^0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4</td>
<td>5</td>
</tr>
</tbody>
</table>

Select Status

Translate H to BCD & Pack

Single Cycle Read

Free Run Read

Status Response

<table>
<thead>
<tr>
<th>Status Response</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Card Reader Ready</td>
<td>000</td>
</tr>
<tr>
<td>Input Hopper Empty</td>
<td>XX1</td>
</tr>
<tr>
<td>Output Stacker Full</td>
<td>XX2</td>
</tr>
<tr>
<td>Feed Failure</td>
<td>XX4</td>
</tr>
<tr>
<td>Program Error</td>
<td>X1X</td>
</tr>
<tr>
<td>Amplifier Failure</td>
<td>X2X</td>
</tr>
<tr>
<td>Motor Power Off</td>
<td>X4X</td>
</tr>
</tbody>
</table>

STATUS RESPONSE

<table>
<thead>
<tr>
<th>2^7</th>
<th>2^6</th>
<th>2^5</th>
<th>2^0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Motor Power Off

Amplifier Failure

Program Error

Feed Failure

Stacker Full

Hopper Empty
FUNCTION CODE

EF CLEAR (4500)

This code sets up the initial conditions in the hardware, and is also used to terminate a Free Run Read Operation. If the card reader is to stop immediately after reading a card, the code must be received within 1.5 ms after reading the 80th column of the card. It may be also used on the single cycle read operation at any time during the cycle.

FREE RUN READ (4501)

This code actuates clutch and starts a card in movement. Cards move continually without need for reselection between cards. The operation terminates when the card reader receives an EF CLEAR or generates an input disconnect. An input disconnect results from:

1. a feed failure
2. a late input request (program error), or
3. an amplifier failure

SINGLE CYCLE READ (4502)

This code also actuates the clutch and starts a card in movement. However, only one card is read. To read the next card, another select must be issued.

Full speed operation is possible if reselection is within 4 ms after the 80th column is read.

FRR, H to BCD and PACK (4505)

In this mode, data from cards punched in Hollerith code format is translated into a 6-bit BCD format. After the translation the reader
packs two 6-bit words into one word. The complete card is held in \( \binom{40}{10} \) words, as opposed to the binary read where each column is assembled into one word and the complete card is held in \( \binom{80}{10} \) words. The operation is terminated as stated in the FREE RUN READ CODE.

SCR, H to BCD and PACK (4506)
In this mode, the data is translated and packed, and one card is read for each selection.

CHECK STATUS (4540)
A Status Request directed to the card reader and followed by an input to A provides the computer with information related to the card reader status.

STATUS RESPONSES
CARD READER READY (0000)
A code of all zero's back to the computer indicates that the card reader is ready to read cards.

INPUT HOPPER EMPTY (XXX1)
This response indicates to the programmer that he has completed his operation, that is read the last card in the hopper, and he may refill the hopper.

OUTPUT STACKER FULL (XXX2)
This response indicates to the programmer that the card stacker is full and before any more cards may be read the stacker should be emptied to read the next card for no card will be read.
FEED FAILURE (XXX4)

This response indicates that an input instruction was given, and for some mechanical reason the card failed to move. An INPUT DISCONNECT signal will be generated.

PROGRAM ERROR (XX1X)

The program error response is issued if an input request (INA or INP) is not present as each column pulse rises. An INPUT DISCONNECT Signal will be generated.

AMPLIFIER FAILURE (XX2X)

Before each card read operation, a check is made on the light amplifiers. If any amplifier is not functioning properly an input disconnect signal is generated. Turn on the row 12 "0" check disable switch if cut-corner cards are used.

MOTOR POWER OFF (XX4X)

This response indicates the motor power switch had not been turned on.

THE INPUT DISCONNECT SIGNAL

The input instruction may establish a storage field block of greater capacity than the anticipated input block. This signal indicates to the computer that the card reader has no more data to deliver, so the computer may return to its main program with no further delay.
PROGRAM TIMING

Each card requires 240 ms to pass through the read station. The card read may send up to 40 translated or 80 untranslated 12-bit words to the interrogating device.

1. Shaded areas indicate computer program time available between column input requests.
J. 170 Card Punch Control Unit (8094 required)

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>EF Clear</td>
<td>3000</td>
</tr>
<tr>
<td>Punch</td>
<td>3002</td>
</tr>
<tr>
<td>Check Status</td>
<td>3040</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Status Response</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>170 Ready</td>
<td>0000</td>
</tr>
<tr>
<td>MS in 1604 Position</td>
<td>X2XX</td>
</tr>
<tr>
<td>Punch not ready</td>
<td>2XXX</td>
</tr>
</tbody>
</table>

**FUNCTION CODES**

**PUNCH (3002)**

This code connects the 170 to the computer output channel. It also prepares the 170 to accept and transform data from computer into 80-column simulated card-row and send it to the 415 punch station at punching time for each of the 12 rows on one card. The punch selection is cleared after all 12 rows are processed (one complete card cycle).
CHECK STATUS (3040)

Allows the computer to obtain a status response from the 170 card punch controller. The code must be followed by an input instruction.

EF CLEAR (3000)

This code initializes the hardware in the 170.

STATUS RESPONSES

170 READY (0000)

This code indicates that the manual switch is in the 160 position and the controller is ready to accept data.

MS IN 1604 POSITION (X2XX)

This code indicates that the manual switch is in the 1604 computer position and must be changed before the 160 may use it.

PUNCH NOT READY (2XXX)

This code indicates the 415 punch is not ready, in other words it is in the manual state, and must be set ready to put it under control of the computer.
K. 177 Card Reader Controller (8094 required)

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>EF Clear</td>
<td>4500</td>
</tr>
<tr>
<td>Free Run Read</td>
<td>4501</td>
</tr>
<tr>
<td>Single Cycle Read</td>
<td>4502</td>
</tr>
<tr>
<td>Negate Translation, H to BCD</td>
<td>4504</td>
</tr>
<tr>
<td>Gate Card</td>
<td>4510</td>
</tr>
<tr>
<td>Status Request</td>
<td>4540</td>
</tr>
</tbody>
</table>

* This code is used with the 4501 or 4502 code to choose the type of read. The codes become 4505 and 4506.

<table>
<thead>
<tr>
<th>Status Response</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Tray Empty</td>
<td>XX1</td>
</tr>
<tr>
<td>Primary or Secondary Stacker Full</td>
<td>XX2</td>
</tr>
<tr>
<td>Feed Failure</td>
<td>XX4</td>
</tr>
<tr>
<td>Late Input Request</td>
<td>X1X</td>
</tr>
<tr>
<td>Pre-Read Error</td>
<td>X2X</td>
</tr>
<tr>
<td>Manual on or Motor Off</td>
<td>X4X</td>
</tr>
<tr>
<td>Read Comparison Error</td>
<td>1XX</td>
</tr>
<tr>
<td>End of File</td>
<td>2XX</td>
</tr>
<tr>
<td>H to BCD Conversion</td>
<td>4XX</td>
</tr>
</tbody>
</table>
EXTERNAL FUNCTION CODES

EF CLEAR (4500)
This code clears the function select FF's and the error circuits in the 177 logic.

FREE RUN READ (FRR) (4501)
This code allows the cards to be read continuously without the need to reselect between cards. The FRR is terminated and an input disconnect generated if one or more of the following conditions occur:

1. Input tray empty
2. Feed failure
3. Late input request
4. Pre-read error
5. Read comparison error
6. Stacker full (either stacker)

SINGLE CYCLE READ (SCR) (4502)
This code will cycle one card. The reading of the card may be terminated at any point. The 177 will operate at full speed if the SCR instruction is issued within 1.5 ms after each card is read. An input disconnect is generated if the input area length exceeds the number of words available from the card reader.

NEGATE TRANSLATION H to BCD (4505, 4506)
In normal operation, the 177 checks column one of each card for a 7 and 9 punch. If a 7 and 9 punch exists, the card is read as binary card. If the 7 and 9 punch does not exist, the card is read as a
binary card. If the 7 and 9 punch does not exist, the card is considered Hollerith and the data is translated into BCD. These codes allow cards without the 7 and 9 punch to be read as binary. The 4505 is the FRR and negate translation, and the 4506 is the SCR and negate translation.

GATE CARD (4510)
This code allows a limited card sorting operation. The selected cards are directed to the secondary stacker. A gate card instruction must be issued for each card to be gated. The instruction must arrive within 1.5 ms after the last column of the selected card has been read.

STATUS REQUEST (4540)
A Status Request instruction followed by an input instruction provides the computer with the reader status. This code may be issued any time previous to a read operation or after the last word desired from a card. This code clears all select circuits.

STATUS RESPONSES

INPUT TRAY EMPTY (XXX1)
This code indicates the input tray is empty, and is used with the feed failure response to indicate the reader has read all the cards in the input tray on a FRR operation.

PRIMARY OR SECONDARY STACKER FULL (XXX2)
This code indicates either the primary or the secondary stacker is full. Before another card can be read the condition must be corrected.
FEED FAILURE (XXX4)

This code indicates that an input instruction was given, and because of some mechanical reasons, the card failed to move.

LATE INPUT REQUEST (XX1X)

This code will be issued if an input request (INA or INP) is not present as each column pulse rises. An input disconnect signal will be generated.

PRE-READ ERROR (XX2X)

A pre-read error indicates that a read amplifier was not functioning properly previous to the reading of the last card.

MANUAL ON OR MOTOR POWER OFF (XX4)

This code is used to indicate that the card reader is not in the automatic state, or the motor power switch is off.

READ COMPARISON ERROR (X1XX)

This condition exists if the data read at the second read station did not agree with the data read at the first read station.

END OF FILE (X2XX)

The end of file condition exists when the End of File switch is on. The End of File switch should be in the OFF position unless the input tray contains the last card of a file.

H to BCD CONVERSION (X4XX)

This response indicates the last card read was converted from Hollerith to BCD.
An input disconnect is generated if one of the following conditions exist:

1. Input tray empty
2. Feed failure
3. Late input request
4. Pre-read error
5. Read comparison error
6. Primary or Secondary Stacker Full

Also excluding the late input request, and including the manual switch on, another card cannot be read until the conditions are cleared out.

PROGRAMMING TIME.
The reader may send up to 40 translated and packed or 80 untranslated 12-bit words to the computer from each card.
L. 8094 Peripheral Adaptor

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select</td>
<td>6301</td>
</tr>
<tr>
<td>De-Select</td>
<td>6302</td>
</tr>
</tbody>
</table>

NO STATUS RESPONSE CODE

FUNCTION CODES

SELECT (6301)

This code allows the Teleprogrammer to communicate with equipment that ordinarily would be impossible because of the difference of the 12-bit interface logic. This code selects the peripheral adaptor, then another select code is used to select another piece of equipment to carry out the communication.

DE-SELECT (6302)

Most peripheral equipment when selected stays selected until another piece of equipment is selected. This is not the case of the peripheral adaptor, once selected it stays selected until its own unique DE-SELECT CODE is sent out.
M. 8060 Series Digital Communications Terminals

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Stop Send</td>
<td>36X0</td>
</tr>
<tr>
<td>Select Send</td>
<td>36X1</td>
</tr>
<tr>
<td>Select Data</td>
<td>36X2</td>
</tr>
<tr>
<td>Select Status</td>
<td>36X3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Status Response</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sending</td>
<td>000</td>
</tr>
<tr>
<td>Receiving</td>
<td>001</td>
</tr>
<tr>
<td>Word Request</td>
<td>002</td>
</tr>
<tr>
<td>Word Ready</td>
<td>003</td>
</tr>
</tbody>
</table>

EXTERNAL FUNCTION CODE

SELECT STOP SEND (36X0)

This code clears the send conditions and switches the status of data condition. This code also turns off the Interrupt System.
SELECT SEND (36X1)
This code places the DCU in a transmitting mode and causes a Request Send Output to the modem. Then when the modem is prepared to accept data from the computer, it generates a signal.

SELECT DATA (36X2)
This code selects the receive mode for the DCU and allows data to be passed to the computer.

SELECT STATUS (36X3)
Status is enabled to the computer when the computer follows with an input instruction. It is not necessary to examine status in order to send, or receive information. For the computer is interrupted automatically every seven milliseconds.

N. 8095 Record Transmission Control Panel

<table>
<thead>
<tr>
<th>External Function</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select to Input Data</td>
<td>35XX</td>
</tr>
<tr>
<td>Status Request 1</td>
<td>3501</td>
</tr>
<tr>
<td>Status Request 2</td>
<td>3502</td>
</tr>
<tr>
<td>Status Response</td>
<td>Code</td>
</tr>
<tr>
<td>------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Send End of Message</td>
<td>001</td>
</tr>
<tr>
<td>Send Come to Phone</td>
<td>002</td>
</tr>
<tr>
<td>End of Message not Acknowledged</td>
<td>004</td>
</tr>
<tr>
<td>Come to Phone not Acknowledged</td>
<td>010</td>
</tr>
<tr>
<td>Stop (Not Ready)</td>
<td>020</td>
</tr>
<tr>
<td>Translate</td>
<td>100</td>
</tr>
<tr>
<td>Send Move (Not Receive)</td>
<td>200</td>
</tr>
<tr>
<td>Status Response 2 &quot;Sending Equipment&quot;</td>
<td>Code</td>
</tr>
<tr>
<td>---------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>Magnetic Tape</td>
<td>0X0</td>
</tr>
<tr>
<td>Punched Cards</td>
<td>0X1</td>
</tr>
<tr>
<td>Paper Tape</td>
<td>0X2</td>
</tr>
<tr>
<td>I/O Writer</td>
<td>0X4</td>
</tr>
<tr>
<td>A (Unassigned)</td>
<td>1X1</td>
</tr>
<tr>
<td>B (Unassigned)</td>
<td>1X2</td>
</tr>
<tr>
<td>C (Unassigned)</td>
<td>1X4</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Status Response 2 &quot;Receiving Equipment&quot;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off</td>
</tr>
<tr>
<td>Magnetic Tape</td>
</tr>
<tr>
<td>Punched Cards</td>
</tr>
<tr>
<td>Line Printer</td>
</tr>
<tr>
<td>Paper Tape</td>
</tr>
<tr>
<td>I/O Writer</td>
</tr>
<tr>
<td>A (Unassigned)</td>
</tr>
</tbody>
</table>
FUNCTION CODE

SELECT TO INPUT DATA (35XX)

The 8095 must be in a selected condition before it can accept a data word from the 8092. Once selected it remains selected until another piece of equipment is selected or cleared by a Master Clear Signal. The following data words activate the 8095:

<table>
<thead>
<tr>
<th>Bit Position Containing &quot;1&quot;</th>
<th>Light Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Light End of Message and Stop lamps</td>
</tr>
<tr>
<td>01</td>
<td>Light Come to Phone Lamp</td>
</tr>
<tr>
<td>02</td>
<td>Extinguish End of Message lamp and light</td>
</tr>
<tr>
<td>03</td>
<td>Extinguish Come to Phone lamp</td>
</tr>
<tr>
<td>04</td>
<td>Light Remote Trouble lamp</td>
</tr>
<tr>
<td>05</td>
<td>Extinguish Remove Trouble lamp</td>
</tr>
<tr>
<td>06</td>
<td>Light Local Trouble and Stop lamps</td>
</tr>
<tr>
<td>07</td>
<td>Light Three Attempt Failure and Stop lamps</td>
</tr>
</tbody>
</table>

NOTE: A "1" in bit positions 0, 1, 6, 7 cause the audible alarm
STATUS REQUEST 1 (3501)

Status Response 1 tells the 8092 which push buttons have been pressed. A "1" in each bit position has the unique meaning listed in status response 1's table. The status response can have a "1" in more than one bit position to convey more than one message.

STATUS RESPONSE 2 (3502)

Status Response 2 tells the 8092 the settings of the Select Send and Select Receive switches. The response word contains 8 bits. The Select Receive switch and the Select Send switch settings are conveyed in each status response 2 word. The Status Response 2 table lists the bit positions which are a "1" for each of the Select Receive and Select Send switch positions.

<table>
<thead>
<tr>
<th>Select Send &amp; Receive</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Send, Switch</td>
<td>This response indicates which peripheral equipment will furnish data to be transferred to other peripheral equipment or sent to a Records Transmission Terminal.</td>
</tr>
<tr>
<td>Select Receive, Switch</td>
<td>This response tells the 8092 which type of peripheral equipment will receive transferred or incoming data.</td>
</tr>
</tbody>
</table>
0. 8022/915 Page Reader Function Codes

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>SYMBOLIC</th>
<th>OCTAL</th>
<th>FUNCTION</th>
<th>SYMBOLIC</th>
<th>OCTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Select Page</td>
<td>SPA</td>
<td>6701</td>
<td>Request Status #1</td>
<td>RS1</td>
<td>6740</td>
</tr>
<tr>
<td>Advance</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Select Forward</td>
<td>SMF</td>
<td>6702</td>
<td>Request Mirror Status</td>
<td>RMS</td>
<td>6741</td>
</tr>
<tr>
<td>Mirror Position</td>
<td></td>
<td></td>
<td>Request Status #2</td>
<td>RS2</td>
<td>6742</td>
</tr>
<tr>
<td>Select Reverse</td>
<td>SMR</td>
<td>6703</td>
<td>Start Read</td>
<td>LR</td>
<td>6744</td>
</tr>
<tr>
<td>Mirror Position</td>
<td></td>
<td></td>
<td>Stop Read</td>
<td>STP</td>
<td>6747</td>
</tr>
<tr>
<td>Start Coordinate Search</td>
<td>SCS</td>
<td>6704</td>
<td>Sort to Primary</td>
<td>PS</td>
<td>6750</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Sort to Secondary</td>
<td>SS</td>
<td>6751</td>
</tr>
<tr>
<td>Zero Mirror</td>
<td>ZM</td>
<td>6705</td>
<td>Program Error Alarm</td>
<td>APR</td>
<td>6752</td>
</tr>
<tr>
<td>Line Locator</td>
<td>LL</td>
<td>6707</td>
<td>Header Reject Alarm</td>
<td>AHR</td>
<td>6753</td>
</tr>
<tr>
<td>Alpha-Numeric Read</td>
<td>ANM</td>
<td>6710</td>
<td>Mark Document</td>
<td>MK</td>
<td>6757</td>
</tr>
<tr>
<td>Alpha Read</td>
<td>ALF</td>
<td>6711</td>
<td>Select Partial</td>
<td>PAR</td>
<td>6761</td>
</tr>
<tr>
<td>Numeric Read</td>
<td>NUM</td>
<td>6712</td>
<td>Select Sub Total</td>
<td>SUB</td>
<td>6762</td>
</tr>
<tr>
<td>Circle Filled/Unfilled Read</td>
<td>MKS</td>
<td>6713</td>
<td>Select Total</td>
<td>TOT</td>
<td>6764</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Clear Partial</td>
<td>CPR</td>
<td>6771</td>
</tr>
<tr>
<td>Scan 3 Character Heights</td>
<td>R3P</td>
<td>6714</td>
<td>Clear Sub Total</td>
<td>CST</td>
<td>6772</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Clear Total</td>
<td>CTT</td>
<td>6774</td>
</tr>
<tr>
<td>Scan 2 Character Heights</td>
<td>R6P</td>
<td>6715</td>
<td>Clear Entry</td>
<td>CEN</td>
<td>6777</td>
</tr>
<tr>
<td>Advance Counter 1</td>
<td>CT1</td>
<td>6730</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clear Counter 1</td>
<td>CL1</td>
<td>6731</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Advance Counter 2</td>
<td>CT2</td>
<td>6732</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clear Counter 2</td>
<td>CL2</td>
<td>6733</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Advance Counter 3</td>
<td>CT3</td>
<td>6734</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clear Counter 3</td>
<td>CL3</td>
<td>6735</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

915 OCR STATUS RESPONSE CODES

<table>
<thead>
<tr>
<th>OCTAL</th>
<th>OCTAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>2XX</td>
<td>Ready</td>
</tr>
<tr>
<td>1XX</td>
<td>Busy</td>
</tr>
<tr>
<td>X4X</td>
<td>Program Error</td>
</tr>
<tr>
<td>X2X</td>
<td>Compare</td>
</tr>
<tr>
<td>X1X</td>
<td>Reject</td>
</tr>
<tr>
<td>XX4</td>
<td>Mirror Far Reverse</td>
</tr>
<tr>
<td>XX2</td>
<td>Mirror Far Forward</td>
</tr>
<tr>
<td>XX1</td>
<td>Data Ready</td>
</tr>
<tr>
<td></td>
<td>2XX</td>
</tr>
<tr>
<td></td>
<td>1XX</td>
</tr>
<tr>
<td></td>
<td>X4X</td>
</tr>
<tr>
<td></td>
<td>X2X</td>
</tr>
<tr>
<td></td>
<td>X1X</td>
</tr>
<tr>
<td></td>
<td>XX4</td>
</tr>
</tbody>
</table>
8022 CONTROLLER STATUS RESPONSE CODES

The 8022 Controller provides three status response words: one for each of the Status Requests 1, 2, and Mirror. The response to Request Mirror Status (RMS) provides the computer with the horizontal coordinate number of the current mirror position. The responses to Request Status 1 and 2 (RS1, RS2) contain all other status information which the Reader can pass to the computer.

The response words to Request Status 1 and 2 are eight bit words in which each bit position presents one item of status information. In the following explanation the bit positions will be referred to in accordance with the power of two which they represent:

```
+----+----+----+----+----+----+----+----+
| 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
+----+----+----+----+----+----+----+----+
```

8 bit word
bit position number

Response to Request Status 1 (RS1)

<table>
<thead>
<tr>
<th>Bit #</th>
<th>OCTAL</th>
<th>STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>2XX</td>
<td>Ready</td>
</tr>
</tbody>
</table>

When bit #7 is set to "1", the Reader and Controller are in "ready" status.

When bit #7 = "0", Reader and Controller are not "ready".

When status is "ready":

1. No malfunctions exist.
2. A document is at "document ready position".
3. "Start" button has been depressed.
Bit # | OCTAL | STATUS
---|---|---
6  | 1XX  | Busy

1 = Reader and Controller "busy"
0 = Not busy

The Reader and Controller are busy only when a CLASS 1b function is being performed. (SCS, ZM, LL, PS, SS, MK) When status changes from busy to not busy, the Controller generates an Interrupt 40 to the computer.

Bit # | OCTAL | STATUS
---|---|---
5  | X4X  | Program Error

1 = Program Error

Program Error status occurs when the Reader fails to find a Line Locator symbol in response to a Line Locator search function.

Bit # | OCTAL | STATUS
---|---|---
4  | X2X  | Compare

1 = Compare

Compare is indicated when mirror position equals the coordinate to which the mirror has been directed, i.e., the mirror has completed the action last requested of it.

When the mirror is in motion in a forward direction the compare also generates a note "busy" status which lasts for 400u before the mirror is stopped. This change of status from "busy" to not "busy" causes an Interrupt 40.

Bit # | OCTAL | STATUS
---|---|---
3  | X1X  | Reject

1 = Reject
The reject status indicates that a reject code \((35_{8})\) was generated for an unreadable character during the last read operation.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>OCTAL</th>
<th>STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>XX4</td>
<td>Mirror Far Reverse</td>
</tr>
</tbody>
</table>

\(1 = \text{Mirror Far Reverse}\)

This function indicates the mirror is positioned against the left most limits switch.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>OCTAL</th>
<th>STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>XX2</td>
<td>Mirror Far Forward</td>
</tr>
</tbody>
</table>

\(1 = \text{Mirror Far Forward}\)

Indicates the mirror is positioned at the right most limits switch.

<table>
<thead>
<tr>
<th>Bit #</th>
<th>OCTAL</th>
<th>STATUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>XX1</td>
<td>Data Character Ready</td>
</tr>
</tbody>
</table>

\(1 = \text{Character Ready}\)

Indicates the Reader has recognized a character and is waiting to be inputed.

Program Error, Compare and Reject are reset to zero with the initiation of a CLASS 1b function.
Response to Request Status 2 (RS2)

Bit #     OCTAL     STATUS
  7     2XX     Ready
  6     1XX     Busy

Ready and Busy Status indicators are available in both response words for convenience in programming.

  5     X4X     End of File
  4     X2X     Enter Partial
  3     X1X     Enter Subtotal
  2     XX4     Enter Total

1 = Entry
0 = No Entry

Entry of any of this group of status indicators is accomplished by depressing the corresponding entry switch on the operator's control panel, while the Reader is in a stopped condition, and an appropriate select function has enabled the switch. On depressing the Start button to permit the computer to receive these indicators the controller will generate an Interrupt 30 if entries have been made.

Bits #1 and #0 are not used in Request Status 2 response word.
APPENDIX A
TAS INSTRUCTION REPERTOIRE

The following symbols are used to describe the operation of the instructions in the following lists.

\[ \begin{align*}
t & = \text{tag register designation (t - 1, 2, 3 or blank)} \\
f & = \text{function code} \\
m & = 8\text{-bit word execution address (may include address 2 as additive unless n specified)} \\
n & = \text{same as m, but second address} \\
y & = 8\text{-bit operand (may include address 2 as additive unless z specified)} \\
z & = \text{same as y, but second address, no additive allowed}
\end{align*} \]

A. 8092 Codes

<table>
<thead>
<tr>
<th>Loads</th>
<th>Function</th>
<th>Octal Code</th>
<th>Number Words</th>
<th>Cycle Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDN</td>
<td>Load A, no addr</td>
<td>20</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>LDM,t</td>
<td>Load A, memory</td>
<td>21</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>LDI,t</td>
<td>Load A, indirect</td>
<td>22</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>LCM,t</td>
<td>Load A, compl., memory</td>
<td>25</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>LCI,t</td>
<td>Load A, compl., indirect</td>
<td>26</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>TTA,t</td>
<td>Tag register to A</td>
<td>03</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLA</td>
<td>Clear A to zero</td>
<td>03</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>BER</td>
<td>Buffer Entrance Reg to A</td>
<td>06</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Stores</th>
</tr>
</thead>
<tbody>
<tr>
<td>STM,t</td>
</tr>
<tr>
<td>STI,t</td>
</tr>
<tr>
<td>ATT,t</td>
</tr>
<tr>
<td>ABR,t</td>
</tr>
<tr>
<td>ABX,t</td>
</tr>
</tbody>
</table>

A-1
8092 Codes (continued)

<table>
<thead>
<tr>
<th>Jumps</th>
<th>Function</th>
<th>Octal Code</th>
<th>Number Code</th>
<th>Cycle Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZJP,t m</td>
<td>Jump, if A=0 (positive)</td>
<td>60</td>
<td>2</td>
<td>1/2 *</td>
</tr>
<tr>
<td>NZP,t m</td>
<td>Jump, if A≠0 (positive)</td>
<td>61</td>
<td>2</td>
<td>1/2 *</td>
</tr>
<tr>
<td>PJP,t m</td>
<td>Jump, if A positive</td>
<td>62</td>
<td>2</td>
<td>1/2 *</td>
</tr>
<tr>
<td>NJP,t m</td>
<td>Jump, if A negative</td>
<td>63</td>
<td>2</td>
<td>1/2 *</td>
</tr>
<tr>
<td>UJP,t m</td>
<td>Unconditional jump</td>
<td>64</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>

Shift

<table>
<thead>
<tr>
<th>SHA</th>
<th>A left 1 bit, circular</th>
<th>Octal Code</th>
<th>Number Code</th>
<th>Cycle Code</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>01</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Arithmetics

<table>
<thead>
<tr>
<th>ADN y</th>
<th>Add, no addr</th>
<th>Octal Code</th>
<th>Number Code</th>
<th>Cycle Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADM,t m</td>
<td>Add, memory</td>
<td>31</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>ADI,t m</td>
<td>Add, indirect</td>
<td>32</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>SBN y</td>
<td>Subtract, no addr</td>
<td>34</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>SBM,t m</td>
<td>Subtract, memory</td>
<td>35</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>SBI,t m</td>
<td>Subtract, indirect</td>
<td>36</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>RAM,t m</td>
<td>Replace Add, memory</td>
<td>51</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>RAO,t m</td>
<td>Replace Add One, memory</td>
<td>55</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>

Logicals

<table>
<thead>
<tr>
<th>LPN y</th>
<th>Logical Product, no addr</th>
<th>Octal Code</th>
<th>Number Code</th>
<th>Cycle Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPM,t m</td>
<td>Logical Product, memory</td>
<td>11</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>LPI,t m</td>
<td>Logical Product, indirect</td>
<td>12</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>LSN y</td>
<td>Logical Sum, no addr</td>
<td>14</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>LSM,t m</td>
<td>Logical Sum, memory</td>
<td>15</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>LSI,t m</td>
<td>Logical Sum, indirect</td>
<td>16</td>
<td>2</td>
<td>4</td>
</tr>
</tbody>
</table>
### I/O Function

<table>
<thead>
<tr>
<th>I/O</th>
<th>Function</th>
<th>Octal Code</th>
<th>Number Words</th>
<th>Cycle Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>INN,t m n</td>
<td>Input, normal channel</td>
<td>72</td>
<td>3</td>
<td>3+2(n+1)</td>
</tr>
<tr>
<td>OUT,t m n</td>
<td>Output, normal channel</td>
<td>73</td>
<td>3</td>
<td>3+2(n+1)</td>
</tr>
<tr>
<td>IBI,t m</td>
<td>Input, buffer channel</td>
<td>70</td>
<td>2</td>
<td>1/2 *</td>
</tr>
<tr>
<td>IBO,t m</td>
<td>Output, buffer channel</td>
<td>71</td>
<td>2</td>
<td>1/2 *</td>
</tr>
<tr>
<td>INA</td>
<td>Input to A</td>
<td>76</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>OTN</td>
<td>Output, no address</td>
<td>74</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>EXP</td>
<td>External select</td>
<td>75</td>
<td>3</td>
<td>3</td>
</tr>
</tbody>
</table>

**Other**

<table>
<thead>
<tr>
<th>Function</th>
<th>Octal Code</th>
<th>Number Words</th>
<th>Cycle Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIL Clear interrupt lockout</td>
<td>13</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CIR Clear interrupt, return</td>
<td>113</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CBC Clear buffer control</td>
<td>07</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ERR Program halt</td>
<td>00</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>HLT Program halt</td>
<td>77</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DON Do Nothing</td>
<td>02</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

*2 cycles are required if a jump is made.*

### B. 8092 Pseudo-Ops

| SHA y | Generate y shifts (1 - 7) |
| SPL y | Space y lines on listing  |
| REM   | Remarks only follow       |
| EQU y | Equate tag to tag, or tag to constant |
| ORG y | Set address counter to y  |
| BSS y | Increment address counter by y |
| BCD y | Preset storage to following characters |
8092 Pseudo-Ops (continued)

| TTY     | y ... | Preset storage to following teletype (Model 33) codes
|---------|-------|------------------------------------------------------
| (blank) | y     | One-word constants can be generated by leaving the Op-field blank and mnemonics, decimal or octal constants in the address fields.
| TAS     |       | Initiate assembly, loc. field contains Prog. ident.
| END     |       | Terminate assembly pass

**DETAILED INSTRUCTION DESCRIPTIONS**

**8092 PSEUDO-OPS**

**SHA**
If the y-field for this instruction is not blank, it will be interpreted and the number of shifts specified, up to 7, will be generated. If interpretation of the y-field results in a value greater than 7, seven shifts will be generated.

**SPL**
The y-field is interpreted and the result specifies the number of lines to be skipped on the listing. If the end of a page is reached, any remaining skips are discarded. In this connection, a y-field value of 60D or more is equivalent to a "skip page" function.

**REM**
A line containing this pseudo-op is printed without modification.

**EQU**
The y-term is interpreted and the result equated to the tag found in the location field.

**ORG**
The y-term is interpreted and the result substituted in the location counter.

**BSS**
The y-term is interpreted and the result added to the location counter.
8092 Pseudo-Ops (continued)

BCD* The y-term is interpreted and the result indicates the number of BCD characters in the comments field. The 6-bit octal equivalents of these characters are generated and stored in consecutive locations. If the y-field value exceeds the Comments field (39 chars. max.), 39 characters will be interpreted and an error indicated on the listing.

TTY* Same function as BCD except 8-bit teletype codes are generated.

(blank) Constants are indicated by a blank op-code. (If the entire card is blank, it will be ignored.) The y-term is interpreted and the result becomes the contents of the current location.

TAS The first line accepted by the assembler must be a TAS pseudo-op. The first four characters in the location field serve to identify the binary output of the assembly.

END The last line processed for an assembly must be an END pseudo-op.
### C. 915 Codes

<table>
<thead>
<tr>
<th>Class 1a</th>
<th>Function</th>
<th>Cycle Time</th>
<th>Octal Code</th>
<th>Number Words</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPA</td>
<td>Select page advance</td>
<td>3</td>
<td>756701</td>
<td>3</td>
</tr>
<tr>
<td>SMF</td>
<td>Select mirror forward</td>
<td>3</td>
<td>756702</td>
<td>3</td>
</tr>
<tr>
<td>SMR</td>
<td>Select mirror reverse</td>
<td>3</td>
<td>756703</td>
<td>3</td>
</tr>
<tr>
<td>ANM</td>
<td>Select alpha-numeric</td>
<td>3</td>
<td>756710</td>
<td>3</td>
</tr>
<tr>
<td>ALF</td>
<td>Select alpha read</td>
<td>3</td>
<td>756711</td>
<td>3</td>
</tr>
<tr>
<td>NUM</td>
<td>Select numeric read</td>
<td>3</td>
<td>756712</td>
<td>3</td>
</tr>
<tr>
<td>MKS</td>
<td>Select mark sense read</td>
<td>3</td>
<td>756713</td>
<td>3</td>
</tr>
<tr>
<td>R3P</td>
<td>Read 3 per inch (double space)</td>
<td>3</td>
<td>756714</td>
<td>3</td>
</tr>
<tr>
<td>R6P</td>
<td>Read 6 per inch (single space)</td>
<td>3</td>
<td>756715</td>
<td>3</td>
</tr>
</tbody>
</table>

#### Class 1b

<table>
<thead>
<tr>
<th></th>
<th>Function</th>
<th>Cycle Time</th>
<th>Octal Code</th>
<th>Number Words</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCS</td>
<td>Start coordinate search</td>
<td>3</td>
<td>756704</td>
<td>3</td>
</tr>
<tr>
<td>ZM</td>
<td>Position mirror to coordinate zero</td>
<td>3</td>
<td>756705</td>
<td>3</td>
</tr>
<tr>
<td>LL</td>
<td>Line locator</td>
<td>3</td>
<td>756707</td>
<td>3</td>
</tr>
<tr>
<td>PS</td>
<td>Sort to primary</td>
<td>3</td>
<td>756750</td>
<td>3</td>
</tr>
<tr>
<td>SS</td>
<td>Sort to secondary</td>
<td>3</td>
<td>756751</td>
<td>3</td>
</tr>
<tr>
<td>MK</td>
<td>Mark document</td>
<td>3</td>
<td>756757</td>
<td>3</td>
</tr>
</tbody>
</table>

#### Class 1c

<table>
<thead>
<tr>
<th></th>
<th>Function</th>
<th>Cycle Time</th>
<th>Octal Code</th>
<th>Number Words</th>
</tr>
</thead>
<tbody>
<tr>
<td>APE</td>
<td>Alarm prog. error</td>
<td>3</td>
<td>756752</td>
<td>3</td>
</tr>
<tr>
<td>AHR</td>
<td>Alarm header reject</td>
<td>3</td>
<td>756753</td>
<td>3</td>
</tr>
</tbody>
</table>
### Class 2

<table>
<thead>
<tr>
<th>Function</th>
<th>Cycle Time</th>
<th>Octal Code</th>
<th>Number Words</th>
</tr>
</thead>
<tbody>
<tr>
<td>CEN Clear Entry, Partial,</td>
<td>3</td>
<td>756777</td>
<td>3</td>
</tr>
<tr>
<td>total, subtotal, EOF</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CT1 Advance counter 1</td>
<td>3</td>
<td>756730</td>
<td>3</td>
</tr>
<tr>
<td>CT2 Advance counter 2</td>
<td>3</td>
<td>756732</td>
<td>3</td>
</tr>
<tr>
<td>CT3 Advance counter 3</td>
<td>3</td>
<td>756734</td>
<td>3</td>
</tr>
<tr>
<td>CL1 Clear counter 1</td>
<td>3</td>
<td>756731</td>
<td>3</td>
</tr>
<tr>
<td>CL2 Clear counter 2</td>
<td>3</td>
<td>756733</td>
<td>3</td>
</tr>
<tr>
<td>CL3 Clear counter 3</td>
<td>3</td>
<td>756735</td>
<td>3</td>
</tr>
<tr>
<td>PAR Select partial</td>
<td>3</td>
<td>756761</td>
<td>3</td>
</tr>
<tr>
<td>SUB Select subtotal</td>
<td>3</td>
<td>756762</td>
<td>3</td>
</tr>
<tr>
<td>TOT Select total</td>
<td>3</td>
<td>756764</td>
<td>3</td>
</tr>
<tr>
<td>CPR Clear partial</td>
<td>3</td>
<td>756771</td>
<td>3</td>
</tr>
<tr>
<td>CST Clear subtotal</td>
<td>3</td>
<td>756772</td>
<td>3</td>
</tr>
<tr>
<td>CTT Clear total</td>
<td>3</td>
<td>756774</td>
<td>3</td>
</tr>
</tbody>
</table>

### Class 3

<table>
<thead>
<tr>
<th>Function</th>
<th>Cycle Time</th>
<th>Octal Code</th>
<th>Number Words</th>
</tr>
</thead>
<tbody>
<tr>
<td>RS1 Request status 1</td>
<td>3</td>
<td>756740</td>
<td>3</td>
</tr>
<tr>
<td>RS2 Request status 2</td>
<td>3</td>
<td>756742</td>
<td>3</td>
</tr>
<tr>
<td>RMS Request mirror coord.</td>
<td>3</td>
<td>756741</td>
<td>3</td>
</tr>
<tr>
<td>LR Line Read</td>
<td>3</td>
<td>756744</td>
<td>3</td>
</tr>
<tr>
<td>STP Stop read and mirror</td>
<td>3</td>
<td>756747</td>
<td>3</td>
</tr>
<tr>
<td>Function</td>
<td>Description</td>
<td>Number Words</td>
<td></td>
</tr>
<tr>
<td>----------</td>
<td>-------------</td>
<td>--------------</td>
<td></td>
</tr>
<tr>
<td>LMV y</td>
<td>Start mirror moving left to coordinate y</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>RMV y</td>
<td>Start mirror moving right to coordinate y</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>SKP y</td>
<td>Start mirror skipping y lines</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>SKL y z</td>
<td>Start mirror moving left to coordinate y and skipping z lines</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>EMV,t</td>
<td>Wait for LMV, RMV or SKL operation to complete. t must indicate tag register referencing the EMV instruction location</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>POS,t y</td>
<td>Wait until mirror position y has been reached. t must indicate tag register referencing the POS instruction location</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>LIN,t y z</td>
<td>Input a line to the buffer area referenced by tag register t, starting bank address y, ending address plus one z. (Right mirror motion must previously have been initiated.)</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>RNB,t y</td>
<td>Test Page Reader status for &quot;READY&quot; and &quot;NOT BUSY&quot;. If both conditions are not met, jump to location specified by t and y. (y = * for wait function)</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>RDY,t y</td>
<td>Test Page Reader status for &quot;READY&quot;. Jump to location specified by t and y if &quot;NOT READY&quot;. (y = * for wait function)</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Description</td>
<td>Number Words</td>
<td></td>
</tr>
<tr>
<td>----------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td>--------------</td>
<td></td>
</tr>
<tr>
<td>NBY,t,y</td>
<td>Test Page Reader status for &quot;NOT BUSY&quot;. Jump to location specified by t and y if &quot;BUSY&quot;. ( \text{if } y = \ast \text{ for wait function} )</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>LOC,t</td>
<td>Wait up to 100 ms attempting to find line locator symbol. If found, A = positive, on exit. ( t ) must indicate tag register referencing the LOC instruction location.</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>RJC,t,y</td>
<td>Test Page Reader status for &quot;Line Reject&quot;. Jump to location specified by t and y if &quot;Line Reject&quot; is set.</td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>
# APPENDIX B

## MOD 33 CODES

<table>
<thead>
<tr>
<th>Character</th>
<th>Octal Code</th>
<th>Character</th>
<th>Octal Code</th>
<th>Character</th>
<th>Octal Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>301</td>
<td>{</td>
<td>333</td>
<td>b</td>
<td>266</td>
</tr>
<tr>
<td>B</td>
<td>302</td>
<td>\</td>
<td>334</td>
<td>?</td>
<td>267</td>
</tr>
<tr>
<td>C</td>
<td>303</td>
<td>}</td>
<td>335</td>
<td>?</td>
<td>270</td>
</tr>
<tr>
<td>D</td>
<td>304</td>
<td>†</td>
<td>336</td>
<td>q</td>
<td>271</td>
</tr>
<tr>
<td>E</td>
<td>305</td>
<td>-</td>
<td>337</td>
<td>:</td>
<td>272</td>
</tr>
<tr>
<td>F</td>
<td>306</td>
<td>Sp</td>
<td>240</td>
<td>;</td>
<td>273</td>
</tr>
<tr>
<td>G</td>
<td>307</td>
<td>!</td>
<td>241</td>
<td>&lt;</td>
<td>274</td>
</tr>
<tr>
<td>H</td>
<td>310</td>
<td>&quot;</td>
<td>242</td>
<td>=</td>
<td>275</td>
</tr>
<tr>
<td>I</td>
<td>311</td>
<td>*</td>
<td>243</td>
<td>&gt;</td>
<td>276</td>
</tr>
<tr>
<td>J</td>
<td>312</td>
<td>$</td>
<td>244</td>
<td>?</td>
<td>277</td>
</tr>
<tr>
<td>K</td>
<td>313</td>
<td>%</td>
<td>245</td>
<td>EOT</td>
<td>204</td>
</tr>
<tr>
<td>L</td>
<td>314</td>
<td>&amp;</td>
<td>246</td>
<td>WRU</td>
<td>205</td>
</tr>
<tr>
<td>M</td>
<td>315</td>
<td>'</td>
<td>247</td>
<td>RU</td>
<td>206</td>
</tr>
<tr>
<td>N</td>
<td>316</td>
<td>(</td>
<td>250</td>
<td>BELL</td>
<td>207</td>
</tr>
<tr>
<td>O</td>
<td>317</td>
<td>)</td>
<td>251</td>
<td>TAB</td>
<td>211</td>
</tr>
<tr>
<td>P</td>
<td>320</td>
<td>*</td>
<td>252</td>
<td>LINE FEED</td>
<td>212</td>
</tr>
<tr>
<td>Q</td>
<td>321</td>
<td>+</td>
<td>253</td>
<td>VT</td>
<td>213</td>
</tr>
<tr>
<td>R</td>
<td>322</td>
<td>,</td>
<td>254</td>
<td>FORM</td>
<td>214</td>
</tr>
<tr>
<td>S</td>
<td>323</td>
<td>-</td>
<td>255</td>
<td>RETURN</td>
<td>215</td>
</tr>
<tr>
<td>T</td>
<td>324</td>
<td>.</td>
<td>256</td>
<td>X ON</td>
<td>221</td>
</tr>
<tr>
<td>U</td>
<td>325</td>
<td>/</td>
<td>257</td>
<td>TAPE</td>
<td>222</td>
</tr>
<tr>
<td>V</td>
<td>326</td>
<td>0</td>
<td>260</td>
<td>X OFF</td>
<td>223</td>
</tr>
<tr>
<td>W</td>
<td>327</td>
<td>1</td>
<td>261</td>
<td>ACK</td>
<td>224</td>
</tr>
<tr>
<td>X</td>
<td>330</td>
<td>2</td>
<td>262</td>
<td>ALT MODE</td>
<td>225</td>
</tr>
<tr>
<td>Y</td>
<td>331</td>
<td>3</td>
<td>263</td>
<td>RUB OUT</td>
<td>226</td>
</tr>
<tr>
<td>Z</td>
<td>332</td>
<td>4</td>
<td>264</td>
<td></td>
<td>227</td>
</tr>
<tr>
<td>@</td>
<td>300</td>
<td>5</td>
<td>265</td>
<td></td>
<td>228</td>
</tr>
</tbody>
</table>
APPENDIX C

EXTERNAL BCD CODES

<table>
<thead>
<tr>
<th>Character</th>
<th>Octal Code</th>
<th>Character</th>
<th>Octal Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blank</td>
<td>20</td>
<td>L</td>
<td>43</td>
</tr>
<tr>
<td>0</td>
<td>12</td>
<td>M</td>
<td>44</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>N</td>
<td>45</td>
</tr>
<tr>
<td>2</td>
<td>02</td>
<td>O</td>
<td>46</td>
</tr>
<tr>
<td>3</td>
<td>03</td>
<td>P</td>
<td>47</td>
</tr>
<tr>
<td>4</td>
<td>04</td>
<td>Q</td>
<td>50</td>
</tr>
<tr>
<td>5</td>
<td>05</td>
<td>R</td>
<td>51</td>
</tr>
<tr>
<td>6</td>
<td>06</td>
<td>S</td>
<td>22</td>
</tr>
<tr>
<td>?</td>
<td>07</td>
<td>T</td>
<td>23</td>
</tr>
<tr>
<td>@</td>
<td>10</td>
<td>U</td>
<td>24</td>
</tr>
<tr>
<td>#</td>
<td>11</td>
<td>V</td>
<td>25</td>
</tr>
<tr>
<td>-</td>
<td>73</td>
<td>W</td>
<td>26</td>
</tr>
<tr>
<td>+</td>
<td>40</td>
<td>X</td>
<td>27</td>
</tr>
<tr>
<td>=</td>
<td>60</td>
<td>Y</td>
<td>30</td>
</tr>
<tr>
<td>A</td>
<td>13</td>
<td>Z</td>
<td>31</td>
</tr>
<tr>
<td>/</td>
<td>14</td>
<td>%</td>
<td>34</td>
</tr>
<tr>
<td>#</td>
<td>21</td>
<td>\</td>
<td>74</td>
</tr>
<tr>
<td>&amp;</td>
<td>37</td>
<td>?</td>
<td>33</td>
</tr>
<tr>
<td>&amp;</td>
<td>52</td>
<td>;</td>
<td>76</td>
</tr>
<tr>
<td>`</td>
<td>53</td>
<td>\</td>
<td>77</td>
</tr>
<tr>
<td>A</td>
<td>54</td>
<td>.</td>
<td>16</td>
</tr>
<tr>
<td>B</td>
<td>61</td>
<td>C</td>
<td>32</td>
</tr>
<tr>
<td>C</td>
<td>62</td>
<td>REJ</td>
<td>35</td>
</tr>
<tr>
<td>D</td>
<td>63</td>
<td></td>
<td>36</td>
</tr>
<tr>
<td>E</td>
<td>64</td>
<td></td>
<td>55</td>
</tr>
<tr>
<td>F</td>
<td>65</td>
<td></td>
<td>56</td>
</tr>
<tr>
<td>G</td>
<td>66</td>
<td></td>
<td>57</td>
</tr>
<tr>
<td>H</td>
<td>67</td>
<td></td>
<td>72</td>
</tr>
<tr>
<td>I</td>
<td>70</td>
<td></td>
<td>75</td>
</tr>
<tr>
<td>J</td>
<td>71</td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>K</td>
<td>42</td>
<td></td>
<td>17</td>
</tr>
</tbody>
</table>