

----- CONFIDENTIAL -----

MACINTOSH HARDWARE MEMORY MAP

Burrell Smith and Brian Howard

13 April 1983

----- CONFIDENTIAL -----

Page 1	1. INTRODUCTION
Page 2	2. MEMORY MAP ON POWER-UP (OVERLAY = 1)
Page 3	3. NORMAL MEMORY MAP (OVERLAY = 0)
Page 4	4. RAM
	4.1 Address Decoding to Activate RAMs
	4.2 Some Useful RAM Addresses
Page 5	4.3 More Detailed Map of RAM
Page 6	4.4 Hardware Exception Vectors
Page 7	5. ROM
	5.1 Address Decoding to Activate ROMs
	5.2 Useful ROM Addresses
Page 8	6. SCC
	6.1 Address Decoding to Activate SCC
Page 9	6.2 Further SCC Address Decoding
	6.3 Some Useful SCC Addresses
Page 10	7. IWM
	7.1 Address Decoding to Activate IWM
Page 11	7.2 Further IWM Address Decoding
	7.3 Some Useful IWM Addresses
Page 12	8. VIA
	8.1 Address Decoding to Activate VIA
Page 13	8.2 Further VIA Address Decoding
	8.3 Some Useful VIA Addresses
Page 14	8.4 Macintosh-Specific Information about VIA Registers
	8.4.1 Port A Input, Output, and Data Direction Registers
	8.4.2 Port B Input, Output, and Data Direction Registers
Page 15	8.4.3 Control Registers
	8.4.4 Interrupt Flag and Enable Registers
Page 16	9. PHASE READ
	9.1 Address Decoding to Activate PHASE READ
Page 17	9.2 Further PHASE READ Address Decoding
	9.3 Using PHASE READ
Page 18	10. AUTO-VECTOR "READ" ADDRESSES
Page 19	11. SOME USEFUL DECODING EQUATIONS

1. INTRODUCTION

The principle portions of Macintosh's memory consist of volatile read/write memory (RAM) and permanent read-only memory (ROM). In addition to RAM and ROM, three input/output devices are also selected using address lines, so that they appear to occupy portions of the Macintosh memory space. These devices are the 6522 Versatile Interface Adapter (VIA), the 8530 Serial Communications Chip (SCC), and the disk interface chip (IWM).

When the Macintosh is first turned on, ROM appears at the bottom (lowest addresses) portion of the memory space. This is useful for the ROM-stored software which starts the system running. After startup, the OVERLAY signal from the VIA is changed to a low (zero), mapping RAM into its normal place at the bottom of memory.

Selection of RAM, ROM, or other devices is done by from two to five of the highest-order address lines, A23-A19. The VIA and IWM also use the four address lines A12-A9 for further internal decoding and register selection, while the SCC uses the three lowest-order address lines A2-A0 for internal decoding.

In specifying "useful addresses" for most devices, unused address lines have been set high (to a one) to save a small amount of power and to improve noise immunity. Some address ranges are specified "Do Not Use" because they can select two devices simultaneously. While this does not cause any damage to the computer, data cannot be correctly transferred while these addresses are in use.


2. MEMORY MAP ON POWER-UP (OVERLAY = 1)

: (Auto-Vector Read) :	\$ FF FFFF
: - - - - - - - - - - :	\$ FF FFF0
: No Device Assigned :	
: :	\$ F8 0000
PHASE READ	
	\$ F0 0000
VIA (A0=0)	
	\$ E8 0000
: Do Not Use (2 devices on bus) :	
: :	\$ E0 0000
IWM (A0=1)	
	\$ D0 0000
: Do Not Use (2 devices on bus) :	
: :	\$ C0 0000
SCC WRITE (A0=1)	
	\$ B0 0000
: Do Not Use (2 devices on bus) :	
: :	\$ A0 0000
SCC RESET (A0=1) SCC READ (A0=0)	
	\$ 90 0000
: Do Not Use (2 devices on bus) :	
: :	\$ 80 0000
Reserved (15 RAM images)	
	\$ 62 0000
RAM (128 K Bytes)	
	\$ 60 0000
No Device Assigned	
	\$ 50 0000
Reserved (15 ROM images)	
	\$ 41 0000
Duplicate 64 K ROM image	
	\$ 40 0000
No Device Assigned	
	\$ 30 0000
Reserved (16 ROM images)	
	\$ 20 0000
No Device Assigned	
	\$ 10 0000
Reserved (15 ROM images)	
	\$ 01 0000
ROM (64 K Bytes)	
	\$ 00 0000

3. NORMAL MEMORY MAP (OVERLAY = 0)

:(Auto-Vector Read):	\$ FF FFFF
: -- -- :	\$ FF FFF0
: No Device Assigned :	
:	\$ F8 0000
PHASE READ	
:	\$ F0 0000
VIA (A0=0)	
:	\$ E8 0000
: Do Not Use (2 devices on bus) :	
:	\$ E0 0000
IWM (A0=1)	
:	\$ D0 0000
: Do Not Use (2 devices on bus) :	
:	\$ C0 0000
SCC WRITE (A0=1)	
:	\$ B0 0000
: Do Not Use (2 devices on bus) :	
:	\$ A0 0000
SCC RESET (A0=1) SCC READ (A0=0)	
:	\$ 90 0000
: Do Not Use (2 devices on bus) :	
:	\$ 80 0000
: No Device Assigned :	
:	\$ 70 0000
Reserved (16 ROM images)	
:	\$ 60 0000
: No Device Assigned :	
:	\$ 50 0000
Reserved (15 ROM images)	
:	\$ 41 0000
ROM (64 K Bytes)	
:	\$ 40 0000
Reserved (31 RAM images)	
:	\$ 02 0000
:	\$ 00 0000
RAM (128 K Bytes)	

4. RAM



4.1 Address Decoding to Activate RAMs

Note: RAM is written when RAM R/W = 0. RQ0-RQ15 are read onto the data bus when /RAM READ = 0.

When RAM Addressed	Address Lines				Address Range
	A23	A22	A21	A20	
Startup: OVERLAY=1	0	1	1	X	\$600000-\$7FFFFFFF
Normal: OVERLAY=0	0	0	X	X	\$000000-\$3FFFFFFF

(Note: X indicates "don't care": either 1 or 0)

4.2 Some Useful RAM Addresses

128K RAM Addresses	\$000000 - \$01FFFF	
Video Screen, Page 1	\$01A700 (top) - \$01FC7F (bottom)	(\$5580 bytes)
Video Screen, Page 2	\$012700 (top) - \$017C7F (bottom)	
Sound/PWM Buffer, Page 1	\$01FD00 - \$01FFE3	(\$2E4 bytes)
Sound/PWM Buffer, Page 2	\$01A100 - \$01A3E3	
(Note: Sound = high bytes, PWM = low bytes)		
RAM Addresses during startup (OVERLAY = 1)	\$600000 - \$61FFFF	
Video Screen, Page 1, during startup (OVERLAY = 1)	\$61A700 - \$61FC7F	

4.3 More Detailed Map of RAM

Note: these are the locations in a system with 128K bytes of RAM.

	Normal (OVERLAY=0)	Startup (OVERLAY=1)
	\$ 01 FFFF	\$ 61 FFFF

Disk PWM (A0=1) Page 1 Sound (A0=0)	\$ 01 FFE3	\$ 61 FFE3

	\$ 01 FD00	\$ 61 FD00

(bottom)	\$ 01 FC7F	\$ 61 FC7F

Video Screen Page 1 (top)		

	\$ 01 A700	\$ 61 A700

Disk PWM (A0=1) Page 2 Sound (A0=0)	\$ 01 A3E3	\$ 61 A3E3

	\$ 01 A100	\$ 61 A100

(bottom)	\$ 01 7C7F	\$ 61 7C7F

Video Screen Page 2 (top)		

	\$ 01 2700	\$ 61 2700

Hardware Exception Vectors	\$ 00 00FF	(Note 2)
	\$ 00 0000	\$ 60 0000


Map of RAM

Note 2: the hardware exception vectors are always at \$000000-\$0000FF. This places them in the ROM address space during startup (OVERLAY = 1).

4.4 Hardware Exception Vectors (in RAM if OVERLAY = 0)

Reset: Initial SSP	\$00 0000
Reset: Initial PC	\$00 0004
Bus Error	\$00 0008
Address Error	\$00 000C
Illegal Instruction	\$00 0010
Divide by Zero	\$00 0014
CHK Instruction	\$00 0018
TRAPV Instruction	\$00 001C
Privilege Violation	\$00 0020
Trace	\$00 0024
Line 1010 Emulator	\$00 0028
Line 1111 Emulator	\$00 002C
(Unassigned: Reserved)	\$00 0030 - \$00 003B
Uninitialized Interrupt	\$00 003C
(Unassigned: Reserved)	\$00 004C - \$00 005F
Spurious Interrupt	\$00 0060
VIA Interrupt Auto-Vector	\$00 0064
SCC Interrupt Auto-Vector	\$00 0068
VIA+SCC (temp.) Auto-Vector	\$00 006C
Interrupt Switch Auto-Vector	\$00 0070
Int.Sw.+VIA Auto-Vector	\$00 0074
Int.Sw.+SCC Auto-Vector	\$00 0078
Int.Sw.+VIA+SCC Auto-Vector	\$00 007C
TRAP Instruction Vectors	\$00 0080 - \$00 00BF
(Unassigned: Reserved)	\$00 00C0 - \$00 00FF

5. ROM



5.1 Address Decoding to Activate ROMs

Note: ROM is activated whenever A20=0 and /ROMEN=0.

When ROM Addressed	Address Lines				Address Range	(Exceptions)
	A23	A22	A21	A20		
Startup: OVERLAY=1	1	0	X	0	\$000000-\$0FFFFFF, \$200000-\$2FFFFFF \$400000-\$4FFFFFF	
	and 0	1	0	0		
Normal: OVERLAY=0	0	1	X	0	\$400000-\$4FFFFFF, \$600000-\$6FFFFFF	
Anytime: OVERLAY=X	1	0	X	0	\$800000-\$8FFFFFF, \$A00000-\$AFFFFFF \$C00000-\$CFFFFFF	(Do not use: SCC is also on the bus) (Do not use: IWM is also on the bus)
	and 1	1	0	0		


(Note: X indicates "don't care": either 1 or 0)

5.2 Useful ROM Addresses

Note: these addresses are for a system with 64K bytes of ROM.

Startup ROM Addresses (OVERLAY = 1)	\$000000 - \$00FFFF	or	\$400000 - \$40FFFF (duplicate ROM image)
Normal ROM Addresses	\$400000 - \$40FFFF		

6. SCC



6.1 Address Decoding to Activate SCC

Device Addressed	Address Lines				But Do Not Use	Address Range (Exceptions)
	A23	A22	A21	A20		
SCC Read (/SCCEN=0, /SCCRD=0)	1	0	0	X	1000: ROM is also on bus	\$800000-\$9FFFFFF (But do not use \$800000-\$8FFFFFF)
SCC Write (/SCCEN=0, /SCCRD=1)	1	0	1	X	1010: ROM is also on bus	\$A00000-\$BFFFFFF (But do not use \$A00000-\$AFFFFFF)

(Note: X indicates "don't care": either 1 or 0)

6.2 Further SCC Address Decoding


	<u>A2</u>	<u>A1</u>	<u>A0</u>
/LDS = 0	X	X	1
/LDS = 1	X	X	0
Channel A	X	1	X
Channel B	X	0	X
Data Register	1	X	X
Control Register	0	X	X

- READ**
 Byte Read:
 A0 = 0
- The SCC uses the upper byte of the data bus, so use A0 = 0 for reading the SCC. This sets /LDS high and the CPU reads data from D8-D15.
- RESET**
 Byte Read:
 A0 = 1
- A byte access to any SCC READ address with A0 = 1 sets /LDS and /SCCRD both low. This resets the SCC.
- WRITE**
 Byte Write:
 A0 = 1
- This uses a special feature of the 68000 CPU: a write to the lower byte of the data bus (A0=1) also places the same data on the upper byte of the data bus. /LDS is set low and the CPU writes the same byte of data to D0-D7 and to D8-D15.
- PHASE ADJUST**
 Word Read or
 Word Write
- Normal accesses to the SCC are byte accesses. A word access to the SCC adjusts the phase of the computer's high-frequency timing signals by 128 nS. See section 9.3, PHASE READ, to determine whether the timing is in phase or out of phase.

6.3 Some Useful SCC Addresses

Channel A: Write to data register	\$BFFFFF
Read from data register	\$9FFFFE
Channel B: Write to data register	\$BFFFFD
Read from data register	\$9FFFFC
Channel A: Write to control register specified in Write Register 0	\$BFFFFB
Channel A: Read from control register specified in Write Register 0	\$9FFFFA
Channel B: Write to control register specified in Write Register 0	\$BFFFF9
Channel B: Read from control register specified in Write Register 0	\$9FFFF8
Reset SCC	\$9FFFFF
Adjust timing phase: word read from	\$9FFFFE

7. IWM



7.1 Address Decoding to Activate IWM

Device Addressed	Address Lines				But Do Not Use	Address Range (Exceptions)
	A23	A22	A21	A20		
IWM (/IWM=0)	1	1	0	X	1100: ROM is also on bus	\$C00000-\$DFFFFFF (But do not use \$C00000-\$CFFFFFF)

(Note: X indicates "don't care": either 1 or 0)

7.2 Further IWM Address Decoding

A12 }
 A11 } These three lines select one of the
 A10 } eight bits in the IWM State Register.
 A9 --- When /DEV (/IWM) goes low, the IWM State
 Register bit selected by A12-A10 is set
 to the "value" (1 or 0) on line A9.


 A0 = 1 The IWM uses the lower byte of the data bus,
 so use A0 = 1 .

7.3 Some Useful IWM Addresses

These are addresses which use A12-A9 to set individual bits in the IWM State Register.

<u>State Register Bit</u>	<u>IWM Function</u>	<u>Macintosh Address</u>	
0	Phase 0: Low High	\$DFE1FF \$DFE3FF	
1	Phase 1: Low High	\$DFE5FF \$DFE7FF	
2	Phase 2: Low High	\$DFE9FF \$DFEBFF	
3	Phase 3: Low High	\$DFEDFF \$DFEFFF	
4	Motor: Off On	\$DFF1FF \$DFF3FF	(disables all drives) (enables selected drive)
5	Select: Drive 1 Drive 2	\$DFF5FF \$DFF7FF	(selects internal drive) (selects external drive)
6	Disk Q6: Low High	\$DFF9FF \$DFFBFF	(called L6 in IWM document)
7	Disk Q7: Low High	\$DFFDFF \$DFFFFF	(called L7 in IWM document)

8. VIA



VIA (6522)
U15D

8.1 Address Decoding to Activate VIA

Device Addressed	Address Lines					But Do Not Use	Address Range (Exceptions)
	A23	A22	A21	A2 \emptyset	A19		
VIA (/VMA= \emptyset , /A2 \emptyset =1)	1	1	1	\emptyset	X	111 $\emptyset\emptyset$: PHASE READ on bus	\$E $\emptyset\emptyset\emptyset\emptyset$ -\$EFFFFF (But do not use \$E $\emptyset\emptyset\emptyset\emptyset$ -\$E7FFFF)

(Note: X indicates "don't care": either 1 or \emptyset)

8.2 Further VIA Address Decoding

A12	}	These four lines select one of 16 VIA registers.
A11		
A10		
A9		

A0 = 0 The VIA uses the upper byte of
the data bus, so use A0 = 0 .

8.3 Some Useful VIA Addresses

These are addresses which use A12-A9 to select individual VIA registers.

Input or Output Register A	\$EFFFFE	(Do NOT use I-O Register A with Handshake: \$EFE3FE)
Input or Output Register B	\$EFE1FE	
Data Direction Register A	\$EFE7FE	(0-bits indicate inputs, while 1's are outputs)
Data Direction Register B	\$EFE5FE	
Timer 1 Counter: Low Byte	\$EFE9FE	(Associated with PB7)
High Byte	\$EFEBFE	
Timer 1 Latch: Low Byte	\$EFE9FE	
High Byte	\$EFEBFE	
Timer 2 Counter: Low Byte	\$EFF1FE	(Down-counter; may be associated with PB6)
High Byte	\$EFF3FE	
Shift Register	\$EFF5FE	(Shifts data into or out of VIA on CB2, clocked by Ph 2, Timer 2, or CB1)
Auxiliary Control Register	\$EFF7FE	
Peripheral Control Register	\$EFF9FE	
Interrupt Flag Register	\$EFFBFE	
Interrupt Enable Register	\$EFFDFE	

8.4 Macintosh-Specific Information about VIA Registers

8.4.1 Port A Input, Output, and Data Direction Registers

Port A I-O Reg. <u>Bit</u>	VIA Line <u>Name</u>	Port A Data <u>Direction</u>	Computer Signal <u>Name</u>	<u>(Comments)</u>
7	PA7	<---- Input	<---- /SCC WT-REQ	(Channels A & B)
6	PA6	----> Output	----> /VID PG2	(∅ = Video Page 2)
5	PA5	----> Output	----> SEL	(Disk Head Select)
4	PA4	----> Output	----> OVERLAY	(1 = ROM in low-memory)
3	PA3	----> Output	----> /SND PG2	(∅ = Sound Buffer Page 2)
2	PA2	----> Output	----> SV2	(Sound Volume: MSB)
1	PA1	----> Output	----> SV1	(Sound Volume)
∅	PA∅	----> Output	----> SV∅	(Sound Volume: LSB)

Port A Data Direction Byte: \$7F

8.4.2 Port B Input, Output, and Data Direction Registers

Port B I-O Reg. <u>Bit</u>	VIA Line <u>Name</u>	Port B Data <u>Direction</u>	Computer Signal <u>Name</u>	<u>(Comments)</u>
7 (Tmr1)	PB7	----> Output	-----> SND RES	(Sound Reset)
6 (Tmr2)	PB6	<---- Input	<----- H4	(Horizontal Blanking)
5	PB5	<---- Input	<----- MOUSE Y2	
4	PB4	<---- Input	<----- MOUSE X2	
3	PB3	<---- Input	<----- /MOUSE SW	(∅ if switch is pressed)
2	PB2	----> Output	-----> /RTC	(Clock Enable)
1	PB1	----> Output	-----> RTC.CLK	(Clock Data Timer)
∅	PB∅	<---- In or Out	<--> RTC.DATA	(Clock Data)

Port B Data Direction Byte,
 when data is coming in from clock: \$86
 when data is going out to clock: \$87

8.4.3 Control Registers

<u>Peripheral Control Register Bit</u>	<u>VIA Line Controlled</u>	<u>Computer Signal or Interrupt Controlled</u>	<u>(Comments)</u>
7	----- CB2 <----->	KBD.DATA	(Keyboard Data)
6			
5	----- CB1 <----->	KBD.SCLK	(Clock for Keyboard Data)
4			
3	----- CA2 <----->	1SEC CLKOUT	(1 Sec. Clock Interrupt)
2			
1	----- CA1 <----->	/VSYNC	(Video Vertical Blanking)
0			

8.4.4 Interrupt Flag and Enable Registers


<u>Interrupt Flag Reg. Bit</u>	<u>VIA Function Flagged</u>	<u>Computer Signal Flagged</u>	<u>(Comments)</u>
7	/IRQ (any enabled VIA interrupts)	Also sets /VIA IRQ (/IPL0)	
6	Timer 1 (PB7)	SND RESET	(Sound Timer)
5	Timer 2		
4	CB1	KBD.SCLK	(Clock for Keyboard Data)
3	CB2	KBD.DATA	(Keyboard Data)
2	Shift Register	Eight bits of KBD.DATA Shifted	
1	CA1	/VSYNC	(Video Vertical Blanking)
0	CA2	1SEC CLKOUT	(1 Sec. Clock Interrupt)

The Interrupt Enable Register is arranged just like the Interrupt Flag Register except that bit 7 is "Set/Clear":

<u>Bit 7 Value</u>	<u>Meaning of Values In Bits 6 Through 0</u>
1	Each 1 enables the corresponding interrupt
0	Each 0 enables the corresponding interrupt

9. PHASE READ

Note: PHASE READ is one of the functions of the TSG. It allows the programmer to determine (usually at power-up) whether the computer's high-frequency timing signals are correctly in phase, or out of phase and needing correction.



PHASE READ Function
of the TSG
U3D

9.1 Address Decoding to Activate PHASE READ

Device Addressed	Address Lines					But Do Not Use	Address Range (Exceptions)
	A23	A22	A21	A20	A19		
PHASE READ (/VPA=0, A19=0)	1	1	1	X	0	11100: VIA also on bus	\$E00000-\$E7FFFF and \$F00000-\$F7FFFF (But do not use \$E00000-\$E7FFFF)

(Note: X indicates "don't care": either 1 or 0)

9.2 Further PHASE READ Address Decoding

When PHASE READ is addressed, the TSG puts phase information on the lowest data line, D0 . To read the lower data byte containing D0, A0 = 1 would normally be used. However, in practice, you do a multiple-word read to collect phase information at the correct times (see section 9.3).

Note: Do not write to PHASE READ. While it will not actually damage the computer, writing to PHASE READ will cause bus contention.

9.3 Using PHASE READ

To read phase information, do a multiple-word read of three words, starting at address \$F7FFFA

The lowest data bit (D0) in each of the three words then contains the desired phase information, which can be interpreted as follows:

<u>Number of Phase Words in which D0=1</u>	<u>State of Timing</u>
0	In Phase
1	In Phase
2	Out of Phase
3	Out of Phase

If the timing is out of phase, a word-access to the SCC (see section 6.3) will correct the situation by adjusting the phase.

10. AUTO-VECTOR "READ" ADDRESSES

When servicing an interrupt, the CPU "reads" an address in the range \$FFFFFF0 - \$FFFFFFF . The exact address consists of ones on all address lines, except that address lines A3-A1 are determined by the three interrupt lines /IPL2-0:

<u>Interrupting Device</u>	<u>Interrupt Line</u>	<u>Address Line</u>			<u>Address "Read"</u>
		<u>A3</u>	<u>A2</u>	<u>A1</u>	
VIA	/IPL0	0	0	1	\$FFFFFF3
SCC	/IPL1	0	1	0	\$FFFFFF5
VIA + SCC (Transient: Retry)	/IPL1+0	0	1	1	\$FFFFFF7
Interrupt Switch	/IPL2	1	0	0	\$FFFFFF9
Int. + VIA	/IPL2+0	1	0	1	\$FFFFFFB
Int. + SCC	/IPL2+1	1	1	0	\$FFFFFFD
Int. + SCC + VIA	/IPL2+1+0	1	1	1	\$FFFFFFF

No device is activated, and any data "read" is ignored. The only response of the system is that device BMU1 sets the signal /VPA low. This in turn causes the CPU to set /VMA low and to jump through the appropriate auto-vector location in low memory.

When any address in the range \$E000000-\$FFFFFFF is accessed, BMU1 sets /VPA low. and the CPU responds by setting /VMA low. However, the CPU does not do an auto-vector jump unless the address was "read" by the CPU in servicing an interrupt.

11. SOME USEFUL DECODING EQUATIONS

Note: while some device functions are selected by address lines directly, others are selected by Macintosh signals which are internally decoded as follows:

$\text{/ROMEN} = \emptyset$ when $\text{OVERLAY}=1$ and $\text{A23}=\emptyset$ and $\text{A22}=\emptyset$
 or when $\text{OVERLAY}=1$ and $\text{A23}=\emptyset$ and $\text{A22}=1$ and $\text{A21}=\emptyset$
 or when $\text{OVERLAY}=\emptyset$ and $\text{A23}=\emptyset$ and $\text{A22}=1$
 or when $\text{A23}=1$ and $\text{A22}=\emptyset$
 or when $\text{A23}=1$ and $\text{A22}=1$ and $\text{A21}=\emptyset$

$\text{/RAMEN} = \emptyset$ when $\text{OVERLAY}=1$ and $\text{A23}=\emptyset$ and $\text{A22}=1$ and $\text{A21}=1$
 or when $\text{OVERLAY}=\emptyset$ and $\text{A23}=\emptyset$ and $\text{A22}=\emptyset$
 or when $\text{A23}=1$ and $\text{A22}=\emptyset$

$\text{/RAM READ} = \emptyset$ when $\text{/RAMEN}=\emptyset$ and $\text{/ROMEN}=1$ and $\text{R/W}=1$ and $\text{/DTACK}=\emptyset$

$\text{RAM R/W} = \emptyset$ when $\text{/RAMEN}=\emptyset$ and $\text{/ROMEN}=1$ and $\text{R/W}=\emptyset$ and $\text{/DTACK}=\emptyset$

$\text{/SCC EN} = \emptyset$ when $\text{/AS}=\emptyset$ and $\text{A23}=1$ and $\text{A22}=\emptyset$

$\text{/SCC RD} = \emptyset$ when $\text{/AS}=\emptyset$ and $\text{A23}=1$ and $\text{A22}=\emptyset$ and $\text{A21}=\emptyset$

$\text{/IWM} = \emptyset$ when $\text{/AS}=\emptyset$ and $\text{A23}=1$ and $\text{A22}=1$ and $\text{A21}=\emptyset$

$\text{/VPA} = \emptyset$ when $\text{/AS}=\emptyset$ and $\text{A23}=1$ and $\text{A22}=1$ and $\text{A21}=1$

$\text{/VMA} = \emptyset$ when $\text{/VPA}=\emptyset$

$\text{/A2}\emptyset = \emptyset$ when $\text{A2}\emptyset=1$

Phase Info on $\text{D}\emptyset$ when $\text{/VPA}=\emptyset$ and $\text{A19}=\emptyset$