A DESCRIPTION OF THE RIKKE 1 SYSTEM

by

Jørgen Staunstrup

DAIMI PB-29 May 1974

Institute of Mathematics University of Aarhus DEPARTMENT OF COMPUTER SCIENCE Ny Munkegade - 8000 Aarhus C - Denmark Phone 06-128355	
--	--

Contents

Ρ	a	a	e
•	u	~	\sim

i

	Foreword	111
1.0.	Introduction	1
1.1.	Historical Notes	1
1.2.	General Design Criteria and Constraints	2
2.0.	The RIKKE 1 system	5
2.1.	The Register Group	6
2.2.	Counter A	8
2.3.	Bus Transport	10
2. 4.	Working Registers 2.4.1. Microinstruction Format and a Few Examples	12 14
2.5.	The Bus Shifter	19
2.6.	Bus Masks	24
2.7.	Postshift Masks	28
2.8.	The Arithmetical and Logical Unit	35
2.9.	The Local Registers	38
2.10.	The Accumulator Shifter	40
2.11.	The Variable Width Shifter	46
2.12.	Double Shifter 2.12.1. Two examples using the shifters	48 50
2.13.	The Common Shifter Standard Group	54
2.14.	Loading Masks	56
2.15.	The Parity Generator	60
2.16.	The Bit Encoder	60

2.17.	Input Ports	61
2. 18.	Output Ports	64
2.19.	The Bus Structure	67
2. 20.	The Control Unit 2.20.1. Microinstruction Sequencing 2.20.2. The Control Unit Arithmetical Logical Unit 2.20.3. Return Jump Stacks A and B	69 70 72 77
	 2. 20. 6. The Save Address Register 2. 20. 5. The Microinstruction Address Bus 2. 20. 6. Control Store Loading 	80 81 83
2.21.	Control Panel Switches KA and KB	84
2. 22.	Internal Flags KC and KD	84
2. 23.	The Conditions and Condition Selector	86
2.24.	Short and Long Cycle	90
2. 25.	The Real Time Clock	91
2.26.	Auxiliary Facilities 2.26.1. Counter B 2.26.2. Main Memory	92 92 93
2.27.	An Alternate View of the Working Registers	96
2. 28.	An Alternate View of the Postshift Masks	99
3.0.	Microinstruction Specification and Execution	102
3.1.	Microinstruction Format	102
3. 2.	Microinstruction Execution 3.2.1. Example of how to use Clock Pulse 1 and Clock Pulse 2	110 112
3. 3.	Comprehensive Tables of Microoperations for Individual Functional Units	113
	Tables of Microoperations	114
	Table of First Occurrance of Abbreviations and Symbols	1 21
	List of Figures	125
	List of Tables	1 27
	References	129

ii .

Foreword

It is the purpose of this document to give an introductory (yet reasonably detailed) description of the RIKKE 1 System. The bus structure, the registers and functional units attached to it, and the control which can be exercised on these components are discussed. The document is not a reference manual. Rather, it is written entirely from the pedagogical point of view, with the system described in a modular fashion. Examples are introduced after each component is added to the basic bus structure. The examples are written in the RIKKE 1 microassembly language (see [8]). The examples are deliberately kept simple so the reader will not spend time learning a complicated or clever algorithm but will learn the control mechanisms of the particular components involved. Thus, many of the examples are "contrived" and do not perform any particular "useful" data transformations. It is hoped that this approach enhances the reader's understanding and underscores the overall simplicity and homogeneity of the structure and its components.

The present description is a modification of a similar one, describing another slightly different system called MATHILDA (DAIMI PB-13), written by Bruce D. Shriver.

For more detailed information the reader is referred to [9].

A Description of the RIKKE 1 System by

1

Jørgen Staunstrup

1.0. Introduction

RIKKE 1 is a dynamically microprogrammable processor which has been designed to be used as a tool in emulation-oriented and processor design research. For the sake of completeness we will discuss briefly a short history of the unit and then some of the criteria which served as a basis for its design.

1.1. Historical Notes

In the spring of 1971 the Department of Computer Science of the University of Aarhus was considering the purchase of a standard minicomputer to act as a controller for a variety of peripherals and to simulate a medium speed batch terminal to the Computer Center's large system. A group of people were, at this time, working on the design of an integrated software and hardware description language called BPL [1]. To support this group and to make the use of such a minicomputer more flexible, it was decided to design and construct a microprogrammable minicomputer within the department itself.

The design was started and completed during the summer of 1971. The resulting machine, RIKKE 0 [2], was constructed and began running in early 1972. In the meantime a number of projects were proposed which were considered not to be compatible with that design. Among these were various projects in numerical analysis [3, 4] in which it was found that the word size and bus width of the RIKKE 0 (16 bit) was too short to obtain an efficient implementation of even standard arithmetic operations on numbers. It was then suggested that a microprogrammed functional unit with a wider data path and special features could be attached to

RIKKE 0 as an I/O device, or "functional unit", together with a wider memory, for use with these projects. A proposal was made to the Danish Research Council to obtain a grant to design and construct such a funcional unit. A grant was made i June 1972 in which funds were awarded for hardware and a memory (32K, 64 bit wide, 1.4 μ s access time). The manpower for the construction of the unit was, in part, granted by the Research Council; two staff engineers and one staff technician were provided by the Department. The design was started in May 1972 and completed during the summer of 1972. The construction of the resulting machine, MATHILDA, is due to be completed summer 1974.

The motivation for building the MATHILDA instead of purchasing a commercially available machine can be summarized as follows. First, there were (as far as we knew) no commercially available dynamically microprogrammable processors at the time we started our efforts which: (a) were in the price range we could afford, (b) were designed for or supported user written microcode or (c) offered a reasonable experimental and growth oriented structure. We felt that we had the in-house capability to design and construct the machine. The availability of LSI circuits and convenient mounting techniques and our experience with RIKKE 0 supported this view.

It was also decided that the new design for MATHILDE outdated the design of RIKKE 0, and with only minor modifications and additions could be used in the construction of a 16-bit machine, RIKKE 1, which is the subject of this description. Design criteria with respect to construction supported this view, these will be described in the next section.

1.2. General Design Criteria and Constraints

The RIKKE-0 machine is intended to be a research oriented machine. Its main design criteria then, within the money and timing constraints on the project, was to provide a machine on which a large variety of experiments related to processor and emulator design and evaluation could be performed. We attempted to use the "top-down" design approach which quite frequently was tempered by the "forces from below", see Rosin [5]. Therefore, we tried to let various application-oriented and software ideas be reflected in the design.

Two general software concepts had a reasonable impact on design. The one being the ability to multiprogram virtual machines and the other being the concept that virtual machines would be defined through several layers, (e.g., R. Dorin [6]). The effect of these ideas is apparent in the design of the control unit, especially with respect to the capabilities of addressing. Many addressing features known on the virtual level are present here on the micro level.

Another criterion was to have a clean and consistent way of dealing with timing problems. We decided not to force the speed; rather we would have a slower machine than obtainable with the componentry at hand, and thus one, hopefully, with a reduced set of timing idiosyncrasies. It was also decided to be able to control all elements of the system from an immediate control or a residual control capability, or some combination of both. The residual control was made homogeneous to the user by having a reasonably "standard control register group" where ever such control was provided.

Another design criterion dealt with the actual construction of the unit. It had been decided, prior to the obtaining of the grant from the Danish Research Council, to construct additional RIKKE's by other funding. It became apparent, during the design phase of MATHILDA, that the machine would be reasonably complex and that several features of MATHILDA included or extended similar features on RIKKE 0. Because of the complexity of the design, the limited funds and manpower available, and the fact that we wished to design, construct, and test the machine within 1 year, it was decided that the additional RIKKE's (now called RIKKE 1's) should be modeled after the MATHILDA System. Thus, one design criterion was to ensure a modularity in the hardware design. This would enable an economy in print-lay out and construction to be achieved. As an example, the bus structure is laid out on one print board, 8-bits wide. Two of these boards, interconnected, comprise one RIKKE 1 bus structure with all registers, shifters, etc. Four of these RIKKE 1 boards, interconnected, give the MATHILDA bus structure. (For a description of the MATHILDA see Shriver [7]).

4

2.0. The RIKKE 1 System

RIKKE 1, as has been stated earlier, is a microprogrammed controlled bus structure. The major elements of the system are shown in Figure 2.1. and are the:

- 1) bus structure.
- 2) control unit.
- 3) auxiliary facilities.
- 4) 1/0.
- 5) Memory.

In the following sections we will describe each of these systems independently and give examples of their utilization.

Figure 2.1. RIKKE 1 System



2.1. The Register Group

We begin by introducing a fundamental building block which is used in the various control mechanisms of the system, viz, a Register Group RG^{*}, as shown in Figure 2. 2. A RG is a set of 16 or 256 registers. The width of the registers and the number of registers in a specific RG will be stated when it is introduced. The element of a particular RG, which is to be used as a source or destination for the transfer of information, is pointed to by the RG address register. This register is called the Register Group Pointer, RGP, as shown in Figure 2.2.



Figure 2.2. Typical Register Group

*) After a particular system element is first introduced, an abbreviation for its name is given which, for the sake of brevity, is then used in the text; see the "Tables of First Occurrance of Abbreviations and Symbols", beginning on page 121, for the page of first occurrance. There are four microoperations associated with an RGP. They are marked L, +1, -1, and C in Figure 2.2. and all subsequent figures.

	Т	abl	е	2.	1.
--	---	-----	---	----	----

Microoperations for the control of an RG

	Symbolic Notation	Microoperation
L	RGP:=Pointer Source	Load the RGP from the Pointer Source
+1	RGP + 1	Increment RGP by 1
-1	RGP - 1	Decrement RGP by 1
С	RGPC	Clear (i.e., set to zero) RGP

The symbolic notation RGP + 1, RGP - 1, etc. is the notation which is used with our microassembler, and all of our examples will be shown using this notation. The abbreviation 'RG' will often be replaced by the abbreviation of the name of the functional unit with which that particular RG is associated. Not all of the RGP's will have the microoperation

RGP:=Pointer Source

associated with them. For those RGP's which do have this microoperation it will be seen that the Pointer Source data itself can usually be selected to come from any of four different sources.

There is one additional microoperation required for the control of an RG; namely the function labelled "load" in Figure 2.2. If the loading of an RG can be initiated by a microoperation it will be indicated by an "L" on such a diagram.

2.2. Counter A

We will, from time to time, give small segments of microcode to illustrate the use of a device and its control. In order to make these examples clearer and also to give a more realistic view of how such a code is actually written we introduce the system counter, Counter A, CA. CA is a 16-bit wide counter as shown in Figure 2.3.





CA has four microoperations associated with it as shown in the box labelled 'CA' in this Figure. These microoperations are given in Table 2.2.

9

Ta	ble	2.	2.
1 0	Die	4.	4.

Microoperations for control of CA

	Symbolic Notation	Microoperation
L.	CA:=CM OD SB CAS	Load CA from either CM, OD, SB, or CAS. Note the use of " " to mean "or" in the symbolic notation for this micro- operation.
+1	CA + 1	Increment CA by 1
-1	CA – 1	Decrement CA by 1
С	CAC	Clear (i.e., set to zero) CA

Both the box labelled "Selector" in Figure 2.3. and the explanation of the microoperation "L" in Table 2.2. state that CA can be loaded from one of four possible sources:

- 1) Immediate data within the Current Microinstruction, CM,
- A 16-bit Output Register, OD (discussed in Section 2.18.),
- Bits 0 through 15 of the Shifted Bus, SB (discussed in Section 2.5), and
- 4) From an element of a 16-bit wide, 16 element RG called the Counter A Save Registers, CAS.

Thus the microoperation

CA:=37

loads CA with the constant 37 from a data field within the CM. While the microoperation

CA:=CAS

loads CA with the contents of the element of CAS which is pointed to by the CAS Pointer, CASP. Notice that the CAS can be loaded with the contents of CA thus allowing one to save the current value of CA. The four microoperations associated with the CAS and CASP are in Table 2.3.

Table	2.3.
-------	------

Microoperations for control of CAS and CASP

Symbolic Notation Microoperation		Microoperation
L	CAS:=CA	Load the element of CAS pointed to by CASP with CA
+1	CASP + 1	Increment the CASP by 1
-1	CASP – 1	Decrement the CASP by 1
С	CASPC	Clear (i.e., set to zero) CASP

We can test to see if CA contains zero. We will demonstrate the use of this condition and the microoperations in Tables 2.2. and 2.3. in sub-sequent examples.

2.3. Bus Transport

Having introduced some elementary notions we will now examine in some detail the bus structure, the registers and functional units attached to it, and the control which can be exercised on these components. We will construct the bus structure in a modular fashion – hopefully to enhance the reader's understanding and to underscore the overall simplicity and homogeneity of the structure and its components.

Let us introduce the concept of a bus transport by considering a subsystem of the bus structure consisting of the Working Registers A, WA, Working Registers B, WB, and the Bus Shifter, BS, as shown in Figure 2.4. The exact nature of WA, WB and BS is not important to us here.



Figure 2.4. Sub-system of the Bus Structure

The BUS is a 16-bit wide data path. The input to the BUS (its SOURCE) is obtained from a bus selector which has eight inputs, two of which are shown here. i.e., WA and WB. The particular input which is selected as the SOURCE for bus transport may be shifted a specified amount in the BS. The output of the BS, called the Shifted Bus, SB, can then be stored in at least one of seven possible 16-bit destinations (called Bus Destinations, BD, or DESTINATION). Two such BD's are shown in Figure 2.4. i.e., WA and WB. We will in this report specify bus transport information as we do in our microassembler, viz,

DESTINATION:=SOURCE, BS Specification.

If the BS Specification field is empty, i.e., the BS is not to be used (no shift occurs) then the bus transport is given by

DESTINATION:=SOURCE.

As an example, the bus transport WB:=WA has the obvious meaning of a register to register transfer from WA to WB. If a SOURCE is chosen to be transported but not stored in any of the BD's, the bus transport information is written

SOURCE, BS Specification

or

SOURCE

as is appropriate. The SOURCE may be stored in destinations other than BD's during a bus transport. We will learn what functional units or registers can serve as these "other destinations" as this report develops. If the SOURCE is to be stored in more than one destination, the DESTINATION portion of the bus transport specification is written as a list of destinations separated by commas, i.e.,

LIST:=SOURCE, BS Specification

or

LIST:=SOURCE

where

 $LIST::=d_1, \ldots, d_n$.

The value of n and the units which can serve as destinations, d_1 , will be discussed later.

2.4. Working Registers

WA and WB, introduced in the previous section, are not single registers but each is a 16-bit wide, 256 element RG. Figure 2.5. shows WA; WB, not shown, is identical.

The first thing we wish to point out in this figure is that the WA Pointer, WAP, is a mechanism identical to CA except that it is 8-bit wide and not 16-bit wide. (Note the dashed-line box in Figure 2.5.). Therefore, WAP not only points to which element of WA can be used as a SOURCE for bus transport (or used as a BD), but also can be stored in an RG



Figure 2.5.

called the WAP Save registers, WAPS. This is identical to CA being saved. Also, as indicated in the box labelled "Selector" in Figure 2.5. the WAP can be loaded from any of four sources:

- 1) immediate data from the CM
- 2) the least significant 8-bits from OD *)
- 3) the least significant 8-bits of the SB, *) and
- 4) an element of WAPS.

This is identical to the loading of CA. Thus the microoperations WAP:= 37 and WAP:=WAPS have well defined analogous meanings.

The WA (and WB) registers are not loaded by a microoperation but rather as a result of being chosen as a BD in a bus transport specification; thus the loading of these registers is shown by the function "BD Load" on Figure 2.5. This notation will be used in all subsequent drawings.

^{*)} WB is different with respect to 2) and 3) in the sense that loading of WBP takes place from the most significant 8-bits of OD and SB.

There are 8 microoperations shown in Figure 2.5. associated with the use of WA. These are listed along with the corresponding microoperations for WB in symbolic form in Table 2.4. The actual microoperation descriptions can be extracted from the previous tables and are not repeated here.

Table 2.4.

Microoperations for control of WA and WB

WAP:=CM OD ₀₋₇ SB ₀₋₇ WAPS	WBP:=CM OD _{8⁻¹⁵ SB₈₋₁₅ WBPS}
WAP + 1	WBP + 1
WAP - 1	WBP - 1
WAPC	WBPC
WAPS:=WAP	WBPS:=WBP
WAPSP + 1	WBPSP + 1
WAPSP - 1	WBPSP - 1
WAPSPC	WBPSPC

2.4.1. Microinstruction Format and a Few Examples

In order to present a few examples we will introduce the microinstruction format which we use in our microassembler. The format of a microinstruction is:

"A: bus transport; microoperations and data; microinstruction sequencing.",

where

a) "A" is a symbolic name for the address of the microinstruction,

b) "Bus transport" is a field giving the bus transport information as explained previously in Section 2.3.,

- c) "microoperations and data" is a field of up to 7 microoperations and immediate data to be executed or used during this microinstruction (the exact combination of microinstructions and data which can be included in this field and precise details of the timing of microoperations are given in Section 3.0.).
- d) "microinstruction sequencing" information will be written in the form

if c then
$$A_t$$
 else A_f

which is to mean: if a particular selected condition c is true then choose address $A_{\rm t}\,$ as the address of the next microinstruction else choose $A_{\rm f}\,$.

It is not necessary or appropriate at this point to list all of the conditions which are testable by the system nor how A_t and A_t are functions of the address of the current microinstruction, A. These matters will be dealt with in Section 2. 20. 1. However, conditions and address functions will be introduced as needed for examples. If no condition is to be considered, i.e., if $A_t = A_t$, the sequencing information will merely be written A_t (and not "if c then A else A " where c is an arbitrary condition).

Thus, the microinstruction labelled A,

A: WA:=WB; WBP + 1; A + 1.

means: load the element of WA pointed to by WAP from the element of WB which is pointed to by WBP without shifting it during the bus transport; Then increment WBP by 1; then obtain the next microinstruction from A + 1. The action associated with <u>every</u> microoperation specified in a microinstruction is completed <u>before</u> the next microinstruction is executed. For example, in the above microinstruction if WBP had been set to 9 before the beginning of the execution of this instruction, then WB9 would be the SOURCE for the bus transport. At the end of execution of the instruction, the WBP would be set to 10. If, in the next microinstruction were again selected as the SOURCE, then the contents of WB10 would be gated onto the BUS.

15

In order to give an example of a microinstruction using conditional branching, we establish the following convention for the testing of conditions which will be used in all of our examples (unless stated explicitly otherwise): <u>all</u> conditions which arise as a result of bus transport and microoperation execution specified by a particular microinstruction, M, are testable in the <u>next</u> microinstruction to be executed after M is executed. This means that all the conditions available or changed during the execution of microinstruction M are "saved". These "saved" conditions are those tested in the next instruction to be executed. Therefore, our microinstruction can be thought of being executed in the following sequential way:

- (a) save the conditions of the previous microinstruction
- (b) execute bus transport
- (c) execute microoperations
- (d) execute microinstruction sequencing based on saved conditions.

Let us introduce the notation that bit 15 of the WA input to the bus selector is testable, that is, bit 15 of the element of WA which is pointed to by WAP. If we wish, for example, to test bit 15 of WA7, and if it is set to 1, jump to the microinstruction labelled BITON, else continue with the next microinstruction, we could write,

> A-1: ; WAP:=7 A : ; if WA(15) then BITON else A+1 A+1:

We could not write

A : ; WAP:=7; if WA(15) then BITON else A+1,

according to our current convention. It is possible to conditionally repeat the same instruction. Let us give an example of this. Assume there is at least one register in WA which contains bit 15 set to 1, the following four microinstructions will: search WA starting with register 0 and transfer the first register of WA encountered with bit 15 set to 1 to register 0 of WB; then, store the address of the WA register which was transferred in register 0 of WAPS; and then continue with the next microinstruction.

; WAPC, WAPSPC, WBPC. LOOP: ; WAP + 1; if WA(15) then SAVE else LOOP. SAVE: ; WAP - 1. WB:=WA ; WAPS:=WAP.

We have introduced some standard defaults in this example:

- a) If the bus transport field is empty it means that an unspecified source is selected for bus transport but is not stored anywhere.
- b) If the microoperations field is empty it means that no microoperations are to be exectuted during this particular microinstruction.
- c) An empty microinstruction sequencing field implies the next microinstruction to be executed is that in A + 1 if the address of the current microinstruction is A. If you wish to use comments these must start with "." (period).
- Any instruction sequence shown is assumed to be located sequentially in control store and the symbolic address name is used only when needed in the microinstruction sequencing field of some other instruction.
- e) The symbol will be used to indicate the end of the group of microinstructions in the example.

The symbolic names HERE-1, HERE, and HERE+1 are used often in the microinstruction sequencing field to mean A-1, A, and A+1 assuming the address of the current microinstruction is A. As an example, the instruction labelled LOOP above could have been written

; WAP+1; if WA(15) then HERE+1 else HERE.

Through the use of CA the assumption that at least one register of WA contains bit 15 set to 1 is not required. CA can be used to control the number of elements of WA we will search. If we establish a routine labelled NONE which handles the situation when no element of WA contains bit 15 set to 1, then the code to perform the same task as related above is,

; WAPC, WAPSC, WBPC.

; CA:=255; TEST.

The final example in this section uses the capability of loading CA from the SB. In the previous example CA was loaded with N-1 where $N(2 \le N \le 256)$ is the number of registers of WA to be searched. Let us suppose that this number is in register 0 of WB and furthermore that you wish to save it in register 0 of CAS because it may be written over if a transfer is made to WB. A possible code segment is,

; WAPC, WAPSPC, WBPC. WB ; CASPC, CA:=SB. ; CAS:=CA; TEST. ; WAP+1; if CA then NONE else HERE+1. ✓ TEST:; CA-1; if WA(15) then HERE+1 else HERE-1. WB:=WA ; WAPS:=WAP.

If the A_t address is HERE+1 we will only write, from now on, if c then A_t . Thus, the fourth instruction of the above example would be written

; WAP+1; if CA then NONE.

2.5. The Bus Shifter

The Bus Shifter, BS, introduced in Figure 2. 4. and shown in more detail in Figure 2. 6. is a 16-bit wide right cyclic shifter which can be set to shift n bits, $0 \le n \le 15$. There exists a dedicated bit in each microinstruction to control the BS which indicates whether or not the BS should be used (enabled) during the current bus transport. If the BS is not enabled, no shift will occur.



Figure 2.6. Bus Shifter, BS

If we wish to use the BS, the amount of shift can be selected from one of three possible sources as shown in the box labelled "Shift Control" in Figure 2.6., i.e., from

- 1) a data field in the CM,
- 2) the least significant 4 bits of the OD register,
- 3) an element of a 4-bit wide 16 element RG called the BSSG.

Which of these four sources is used is determined by BSS. This is loaded from CM S3(0:1). By default BSS:=CM, and you are advised to reset the BSS if you change it. The bus transport specification

WA:=WB

means: take the element of WB pointed to by the WBP and store it in the element of WA pointed to by the WAP without shifting is. While the bus transport specification

WA:=WB, → 3

means: take the element of WB pointed to by the WBP, shift it 3 bits right cyclic and then store it in the element of WA pointed to by WAP, assuming that the BSS is set to select CM as the datasource. This will be assumed to be the standard setting of BSS in the following.

A 16-bit left cyclic shifter and a 16-bit right cyclic shifter are related by the expression

$$lcs = 16 - rcs$$

where

Ics is the amount of left cyclic shift and rcs is the amount of right cyclic shift.

We can therefore write as a notational convenience

to mean the same thing as

thus using \leftarrow (left shift) or \rightarrow (right shift) whichever makes the understanding of the processing clearer. The microassembler will do the proper computation and insert the correct amount for right shifting in the datafield.

The BS specification in the bus transport field of the microinstruction is given by

The BSS-selector chooses from which source the shifter-control data is to be taken, whether or not you indicate the source in the actual micro-instruction.You can load BSS by the microoperation BSS:=CM|OD |BSSG.

Having seen how the BS is controlled and how we specify this control, let us turn our attention to the BS register group Pointer, BSP. We see in Figure 2.6. that the data which can be loaded into the BSP can also be loaded into an additional register called the BS Save1 register, BSS1. If, for example, we know in advance the address of a particular register in the BSSG, which we will want to use as shift data (e.g., some highly used shift constant), we can store this pointer in BSS1 by loading BSS1 from the CM,

BSS1:=CM.

Whenever we wish to use this stored pointer we can load it into the BSP by executing

BSP:=BSS1.

Now notice in Figure 2.6. that the BSP not only points to the element of the BSSG which can be chosen as data for the shift control unit, but also can be stored in a register called the BS Save2 register, BSS2. Suppose we are pointing at a particular element of the BSSG for the current shift control data and in the next microinstruction we wish to have register 9 of the BSSG to be used as shift data, <u>but</u> we do not wish to loose the pointer to our current control data. The following microinstruction achieves this,

; BSS2:=BSP, BSP:=9.

Thus at some later time if we execute

BSP:=BSS2

the pointer information which had been saved in BSS2 would be restored.

A 16 element RG with the two Save registers and Pointer as shown in Figure 2.7. is a fundamental control element in the system and will be used with many devices in the subsequent sections. It will be referred to as a Standard Group (SG) and will be noted on drawings as such, i.e., it will not be explicitly be drawn out each time as it was in Figure 2.6. Each SG will, however, be given a name closely associated with the particular functional unit to which it is connected as, for example, in the current discussion the SG associated with the BS is called the BSSG.



Figure 2.7. Typical Standard Group

Table 2.5, below, lists the seven microoperations associated with the BS in their symbolic form; their meanings should be obvious from previous tables and the text. Note that the BSSG is loaded with the least significant 4 bits of the SB i.e., SB(0:3).

Table 2.5.

BSP:=CM OD BSS1 BSS2
BSP+1
BSP-1
BSPC
BSS1:=CM OD BSS1 BSS2
BSS2:=BSP
BSSG:=SB

Microoperations for control of the BS

Let us assume the following information to be in WBP and WBP+1:



We wish to take a given WB register (WB Adr), shift it a given amount (L Shift Data), and store it in a given WA register (WA Adr).

The following code will: Load the BSSG with the L shift Data, Save the current WBP, load WBP with the WB Adr, Load WAP with the WA Adr, transfer the WB register pointed to by WB Adr to the register pointed to by WA-adr shifting it left cyclic by the amount L shift Data during transport, restore the old WBP, and then continue.



2.6. Bus Masks

Let us now expand the initial bus structure given in Figure 2.4. by adding the Bus Masks, BM, as shown in Figure 2.8.



Expanded Bus Structure

Figure 2.8.

The BM allow one to specify which bits of the SOURCE (i.e., the particular input to the bus selector which has been selected for bus transport) are actually to be transported. A mask is a string of 16-bits. If bit i $(0 \le i \le 15)$ of a mask is a 1, then bit i of the SOURCE is to be transmitted; if bit i of the mask is a 0, then the value 0 is to be transmitted. Since the BM are not an input to the bus selector but affect the transmission of the SOURCE, they are shown connected to the bus selector with the symbol ——••(which we will interpret to mean "mask") and not by the symbol ——••(which means "input"). WARNING!!! <u>When the Bus-</u> mask is loaded it is the inverted SB which is loaded into BM. The SOURCE is masked during <u>every</u> bus transport by the mask which is specified to be

where

- MA = an element of a 16-bit wide, 16 element RG called the Mask A registers,
- MB = an element of a 16-bit wide, 16 element RG called the Mask B registers,
- v = logical "inclusive or".

MA and MB are shown in Figure 2.9. Upon dead start, the system is

Figure 2.9.

Bus Masks, MA and MB



such that the "no mask", i.e., 15 I's, is in register 0 of MA and the "bus clear mask", i.e., 16 0's, is in register 1 of MA. We will assume this to be the case throughout normal operation of the system. One can then look upon the pointer MAP as a switch for the use of the bus masks: If MAP = 0 then the BUS is not masked, if MAP = 1 then the BUS is masked by the mask specified by MB. This is, of cource, not the only interpretation of the use of the BM but it is a convenient one and one which we will normally employ unless otherwise stated.

As an example, with no sensible applications, assume we are representing very small floating point numbers in the following sign magnitude format,



Suppose the following 4 masks are available in the first 4 registers of MB.



The following code will decompose a floating point number found in the register of WA pointed to by WAP and store the information as follows,

- 1) sign of the exponent in bit 15 of WB0
- 2) magnitude of the exponent in WB1(15:12)
- 3) sign of coefficient in bit 15 of WB2
- 4) magnitude of the coefficient in WB3(15:6)

; MAPC. ; MAP+1, MBPC, WBPC. WB:=WA ; MBP+1, WBP+1. WB:=WA, ← 1 ; MBP+1, WBP+1. WB:=WA, ← 5 ; MBP+1, WBP+1. WB:=WA, ← 6 ;

It is suggested by this example that when one is decomposing formatted information (e.g., a virtual machine instruction) one may wish to coordinate the use of the BS with the use of the BM. Let us therefore suppose the shift constants 0, 15, 11, and 10 to be stored in the first 4 registers of the BSSG. The above decomposition and storage could be written as the following 3 microoperations:

; CA:=3, MAPC, BSS:=BSSG. ; BSPC, WBPC, MBPC, MAP+1. WB:=WA ; BSP+1, WBP+1, MBP+1, CA-1; if CA then HERE else HEREA1. ; BSS:=CM.

The MA Pointer (MAP) and the MB Pointer (MBP) both of which were used in the above examples are loadable either separately or together; thus we can execute the microoperations

$$\begin{split} \mathsf{MAP:=CM} & | \ \mathsf{OD} | \ \mathsf{SB} | \ \mathsf{SG}, \\ \mathsf{MBP:=CM} | \ \mathsf{OD} | \ \mathsf{SB} | \ \mathsf{SG}, \ \mathsf{or} \\ \mathsf{MAP}, \ \mathsf{MBP:=CM} | \ \mathsf{OD} | \ \mathsf{SB} | \ \mathsf{SG} \ . \end{split}$$

The name of the SG associated with the BM is the Bus Mask Pointer (BMP) Standard Group. The following table lists the microoperations associated with MA, MB, and BMP.

27



Table 2.6. Aicrooperations for control of the BM

2.7. Postshift Masks

The Bus Masks, as described in the previous section, are applied to the SOURCE as it is gated onto the BUS and thus before the SOURCE is shifted in the BS. There is also a possibility of masking the SOURCE after it has been shifted by using the Postshift Masks, PM, as shown in Figure 2.10.



Figure 2.10. Expanded Bus Structure

One of the purposes of the PM is to apply a mask to the output of the BS which will mask off the unwanted "cyclic" bits and replace them with 0's thereby simulating a logical shift. As an example, if the bus transport

WB:=WA,
$$\leftarrow 2$$

is executed with the postshift mask



applied to the output of the BS, then we have taken a WA register, shifted it 2 bits left logical, and stored it in a WB register. Similarly, the bus transport

WB:=WA,
$$\rightarrow 6$$

with the mask



applied to the output of the BS means a WA register is shifted 6 bits right logical and then stored in a WB register. The output of the BS is masked during <u>every</u> bus transport by the mask which is specified to be

where,

- PA = an element of a 16 bit wide, 16 element RG called the Postshift Mask A registers,
- PG = a functional unit called the Postshift mask Generator,
- v = logical "inclusive or".

PA and PG are shown in Figure 2.11. This is quite similar to the BM where PG now takes the place of MB.

WARNING!!! As with the BM, when PA is loaded from the bus, it is the inverted bus which is loaded.



Figure 2.11. Postshift Masks, PA and PG

The PG is a 32 word ROM which can be addressed through PGS. The contents of the ROM is

Table 2.7.

Table	representing	the	READ	-ONI	_Y-MEM	ORY
c	containing the	e 32	Masks	for	the PG	

	ويهيدي كبانين المتحدين والثالث فالمناه والمتحد والمتحد والمتحد والمتحد والمتحد والمحد والمحدود
	T
I PG-DATA T MASK SELECTED IN	Ī
T DEC ETNARY T POSTSHIET MASK GENERATOR	$\frac{1}{1} \leq n \leq 15$
	T
	1 T PG→0, PG+0
	$\begin{bmatrix} 1 \\ 1 \end{bmatrix}$
	1 I
I 3 I 00011 I 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	1 1
I 4 I 00100 I 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	1 I
I 5 I 00101 I 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1	1 I
I 6 I 00110 I 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	1 I
I 7 I 00111 I 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1	1 I DC
I 8 I 01000 I 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1	
I 9 I 01001 I 0 0 0 0 0 0 0 0 1 1 1 1 1 1	1 I
I 10 I 01010 I 0 0 0 0 0 0 0 0 0 1 1 1 1	1 I
I 11 I 01011 I 0 0 0 0 0 0 0 0 0 0 1 1 1 1	1 I
I 12 I 01100 I 0 0 0 0 0 0 0 0 0 0 0 1 1 1	1 I
I 13 I 01101 I 0 0 0 0 0 0 0 0 0 0 0 0 1 1	1 I
I 14 I 01110 I 0 0 0 0 0 0 0 0 0 0 0 0 0 1	1 I
I 15 I 01111 I 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 Į
I 16 I 10000 I 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 I PG→16, PG+16
I 17 I 10001 I 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 I)
I 18 I 10010 I 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 I
I 19 I 10011 I 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	0 I
I 20 I 10100 I 1 1 1 1 0 0 0 0 0 0 0 0 0 0	0 I
I 21 I 10101 I 1 1 1 1 1 0 0 0 0 0 0 0 0 0	0 I
I 22 I 10110 I 1 1 1 1 1 1 0 0 0 0 0 0 0 0	ΟΙ
	I I PG = n
T C2 T TTTOT T T T T T T T T T T T T T T T	
T 20 T TTTTO T T T T T T T T T T T T T T T	
	о т) — Т
μ	

The PG can generate the 32 masks required to view the BS as both a logical and cyclic shifter. As is seen from Figure 2.11. the postshift mask generation data can come from one of three sources, CM OD SG.

Which particular source is to be used as data for the mask generation is determined by the contents of a 2-bit Postshift mask Generator Selection register (PGS) as shown in this figure and in Table 2.8. below.

Table 2.8.

Source of Data for Postshift Mask Generation

Contents of PGS	Source of DATA		
00	СМ		
01	OD		
10	(undef)*		
11	SG		

If, what we will assume as standard, the PGS has been set to point to the CM as the data source, then the PG data are specified in the "microoperations and data" field of the microinstruction in the following symbolic way,

where,

n = the number of 0's to be generated and the "arrow"
 (← |→) indicates from which direction they should be generated; 0 ≤ n ≤ 16.

Thus, the previous two examples could have been written (assuming PGS and BSS points to the CM as the data sources).

WB:=WA, \leftarrow 2; PG \leftarrow 2 WB:=WA, \rightarrow 6; PG \rightarrow 6

Upon dead start, the system is such that the mask of all 1's is in register 0 of PA, and the mask of all 0's is in register 1 of PA. This is identical to the situation in MA. We will assume this to be the case

*) At the moment undefined
throughout normal operation of the system. One can then look upon the pointer PAP as a switch for the use of the Postshift mask Generator: if PAP = 0 then the mask generator is not used, if PAP = 1 then the postshift mask which is to be applied will be that generated by the mask generator. This is, of course, not the only interpretation of the use of the postshift masks, but it is a convenient one and one which we shall normally employ unless otherwise stated.

Table 2.9. is a list of the microoperations associated with the PM. The first half of this table deals with PA. The second half of this table deals with the PG. The name of the SG associated with the PG control is the Postshift Mask Generator SG (PGSG). Note, the name of the SG associated with the PA pointer is the Postshift AB Pointer (PABP). It is not discussed here but in Section 2.28.

Table 2.9.

Microoperations for the control of the PM

Operations associated with PA
PA :=BUS
PAP:=CM OD SB SG
PAP +1
PAP -1
PAPC
Operations associated with PG and PGSG
PGS:=CM
PGS +1
PGS -1
PGSG:=SB
PGP :=CM OD PGS1 PGS2
PGP +1
PGP -1
PGPC
PGS1:=CM OD PGS1 PGS2
PGS2:=PGP

Let us extend the example of Section 2.5. in which we emulated a virtual machine instruction which performed a register to register transfer combined with left/rigth cyclic shifting. As shown below, if we use the PG we can execute an instruction which will take a given WB register (WB Adr), shift it left/right logical or cyclic (Shift & Mask Data), and then store it in a WA register (WA Adr). If the data for the instruction is in the current WB register pointed at by WBP in the form



a possible code sequence would be:

WB, ; WAP:=SB, WBP+1.
WB,
$$\rightarrow 4$$
 ; PG SG:=SB.
WB ; BSSG:=SB, WBP-1.
WB ; WBP:=SB, WBPS:=WBP.
; PAP+1, PGS:= SG. $BSS:=SG$
WA:=WB, ; PAPC, PGS:= CM. $BSSS:=CT$

Note well, there are two important assumptions in this example. The first is that MAP = 0 upon entry to this code, i.e., a bus mask is not applied to the source, and the second is that PAP = 0 upon entry to this code, i.e., no postshift masking occurs. Indeed, we will make these assumptions in all examples which follow (unless stated explicitly otherwise). They can be summarized as follows: bus transport normally occurs in an unmasked fashion; if a particular code segment requires the use of a masking facility it is responsible for leaving the system in this normal state after such masking occurs.

2.8. The Arithmetical and Logical Unit

We will now add additional computational capability to the bus structure in addition to the shifting and masking already encountered by introducing the Arithmetical and Logical Unit (AL). The AL, shown in Figure 2.12., is a functional unit with 2 inputs which, for the moment we will call A and B.





6 bits are required to control the AL: 5 bits to select one of the 32 operations listed in Table 2.10. which this unit can execute on A and B and 1 bit which specifies the carry-in bit into the AL for any arithmetic operations.

	•
ARITHMETIC	LOGICAL
A	Ā
A V B	$\overline{A} \wedge \overline{B}$
AVB	A∧B
minus 1*	all 0's
A + (A∧B)	$\overline{A} \lor \overline{B}$
(A∨B) + (A∧B)	B
A-B-1	A≢B
(A∧B)–1	$A \wedge \overline{B}$
A + (A\B)	Ā∨ B
A + B	A ≡ B
A∨ <mark>B</mark> + (A∧B)	В
(A∧B)-1	A A B
A + A	all 1's
(A∨B)+A	A V B
(A∨B)+A	AVB
A-1	A

Table 2.10. AL Functions

* in 2's complement; the arithmetic operations are shown with the carryin set to 0. If the carry-in is 1, then the AL Function is F+1 where F is the specified arithmetic function. The logical functions are not affected by the carry-in. The 6 control bits which specify the current operation for the AL are the contents of the AL Function and Carry-in register, ALF, which can be loaded, ALF:=CM|OD|SB|SG, or set to the arithmetic addition operation A + B and other standard settings. The SG associated with the ALF is called the AL Standard Group (ALSG). The microoperations associated with the AL are given in table 2.11.





If the ALF is to be loaded with an operation specification from the CM, we will note this symbolically merely by writing the required function in the symbolic form which appears in Table 2.10. in the ALF assignment statement, i.e.,

ALF:=A + B
ALF:=A
$$\land$$
 B
etc.

The AL is always running. If the ALF is changed in a microinstruction, then the result of the newly computed function is available for bus trans-

port in the very next microoperation. Thus the microinstructions

; ALF:=all 1 s, PAP +1. WA:=AL; PG
$$\rightarrow$$
 9, PAP -1.

will put a string of 7 1's in the WA register pointed to by WAP. The 1's will be least significant bits, b_0 , justified.

There are many testable conditions concerning the operation of the AL. A few of these are

Symbolic Notation	Condition
AL	result of AL operation all 1's
AL(0)	bit 0 of the result of the AL operation
AL(15)	bit 15 of the result of the AL operation
ALOV	Al overflow (equivalent to a carry-out
	during addition and a borrow-in during
	subtraction)

Before giving examples of the control of the AL let us first discuss the nature of its inputs, A and B.

2.9. The Local Registers

The Local Registers, LR, serve as the A input to the AL in the context of the AL Functions shown in Table 2.10. The LR, shown in Figure 2.13, are 4 16-bit wide registers which have independent input and output pointers. The input pointer, LRIP, points to a LR which can be used as a BD for the current bus transport. The output pointer, LROP, points to a LR which can be used as either the A input to the AL or as the SOURCE for the current bus transport.





Both the LR input pointer, LRIP, and the LR output pointer, LROP, are incrementable, decrementable, clearable, and loadable with two bits from the Double Shifter, DS(V:V+1), see Section 2.12. The utility of this last feature will be demonstrated with examples when the Double Shifter is introduced. Table 2.12. gives the microoperations associated with the control of the LR.





The last four microoperations allow for the clearing, incrementing, decrementing, and loading of both the IP and the OP simultaneously.

2.10. The Accumulator Shifter

The Accumulator Shifter, AS, serves as the B input to the AL in the context of the AL functions shown in Table 2.10. The AS can serve as a bus DESTINATION; but to be read, its contents must be gated through the AL with the ALF set to B. The AS, shown in Figure 2.14., is a 1-bit shifter which can shift left, shift right, be loaded, or remain idle during the execution of any given microinstruction.



Figure 2.14. Accumulator Shifter, AS

There are 2 interesting features of this shifter:

- a) its variable width characteristic and
- b) its connection to other elements of the system.

The features are discussed in the following:

a) Although the shifter is 16-bits wide it may, in connection with either the BM or PM, be viewed as being m-bits wide ($1 \le m \le 16$). This is accomplished by having each of the 16 bits of the AS input to a selector (labelled the $b_0 - b_{15}$ selector in Figure 2.14). The output of this selector (called the variable bit, V) can then be a possible input into either the left or right end of the shifter, depending upon what particular type of shift one requires. When the AS is selected as a source for bus transport by gating it through the AL, after the desired shift has occurred, the bits not considered to be a part of the shifter must be masked off. This can be done either by using the BM or the PM. The width of the shifter is then determined by the contents of the AS(V)Selection register, AS(V)S, as shown in the above figure and the use of of an appropriate mask.

The AS(V)S can be loaded by the following microoperation

$$AS(V)S:=CM|OD|SB|SG.$$

Thus, for example, if we wish to consider the AS as a 12 bit left cyclic shifter, we would execute the microoperation

AS(V)S:=11

while making sure that AS(V) be used as the input to bit AS(0) during the shift operation. Subsequent use of the AS as a source could be accompanied by use of the PG masking off bits $b_{15} - b_{12}$, e.g.

> ; SET ALF B . WA:=AL; PG→4

b) In Figure 2.14. it is seen that bits AS(0) and AS(15) can be filled by one of a variety of sources during a shift operation. Which source is to be used to fill the vacated bit position is determined by the contents of the AS(0) and AS(15) source selection registers, AS(0)S and AS(15)S respectively. An examination of the table in Figure 2.14. shows that the AS can be considered a logical shifter, a 1's fill shifter, a cyclic shifter, and a right arithmetic shifter. It can also be connected to another 1 bit shifter, called the variable width shifter, VS, to yield a long variable width shifter. It can be connected to a 2-bit shifter called the Double Shifter, DS, so it can be used in the merging of 2 bit streams into 1 or the diverging of 1 bit stream into 2. It can also be connected to the BUS and SB. These latter input is of an experimental nature and uses will be demonstrated in later examples.

Thus to use the AS, one must load the AS(V)S to set the width of the shifter and must load either the AS(0)S or AS(15)S to point to the source to be used as the input into the vacated bit position, i.e., one must set what the type of shift is, e.g., logical, 1's fill, long, etc. That both of these operations need not be done each time the shifter is used, but only when one is "changing" the width or type of shifter is obvious. Table 2. 13. lists the microoperations associated with the control of the AS. Note the AS can be set to a logical left, ASLL, or logical right, ASLR, shift.

Table 2.13.	
Microoperations for contr	ol of the AS

AS(0)S :=CM OD SB SG
AS(15)S:=CM OD SB SG
AS(∨)S :=CM OD SB SG
ASLL $(\equiv AS(0)SC)$
ASLR (≡ AS(15)SC)
AS(V)SC
AS(∨)S+1
AS(V)S-1

There are 2 bits in each microinstruction which control the operation of the AS: shift left, AS, shift right, AS, load, i.e., AS:=SB(0:15), or be idle. When the AS is to be shifted, the operation is put in the "microoperation and data" field of the microinstruction; when the AS is to be loaded, the operation is specified in the "bus transport" field of the microinstruction. As an example, the microinstruction

WA:=AL; AS← .

stores the output of the AL in a WA register and then shifts the AS left, while the microinstruction

LR, AS:=WB; WBP
$$+ 1$$
.

stores a WB in both the AS and a LR and then increments the WB pointer. If the AS is not employed during a given microinstruction, it does not appear in the specification of that microinstruction.

Having introduced the AL and its inputs, LR and AS, we now have knowledge of the expanded bus structure as shown in Figure 2.15.



Let us now give a few examples using these resources to demonstrate the use of their associated microoperations.

Example 1

Let us consider WA as a stack as shown below



We wish to take two operands, a and b, and an arithmetical or logical operator, op, from the stack and place a op b on the new top of stack. The following microinstruction sequence does this.

WA ; ALF:=SB, WAP - 1, LRPC.
LR:=WA; WAP - 1.
AS:=WA.
WA:=AL.

Example 2

Let us again consider WA as a stack.



We wish to treat the AS as a left shifter whose characteristics are given by shiftspec. We wish to shift a n-times and return the result to the new top of stack after removing shiftspec and a. Let us assume shiftspec to have the following format.



where

type = encoding found in the table of Figure 2.14
 for logical, cyclic, etc. shift,
width = width of shifter - 1, 1 ≤ width of shifter ≤ 16
pgmsk = PG mask specification,
n = number of shifts - 1, 1 ≤ number of shifts ≤ 16

The following microinstructions execute the desired operation.

WA ; AS(0)S:=SB. WA, \rightarrow 3; AS(V)S:=SB. WA, \rightarrow 7; PGSG:=SB. WA, \rightarrow 12; CA:=SB, WAP + 1. AS:=WA; PGS:=SG, PAP + 1, SET ALF B. ; AS+ ; if CA then HERE+1 else HERE. WA:=AL; PAP-1, PGS:=CM.

2.11. The Variable Width Shifter

The Variable Width Shifter, VS, is a shifter functionally identical to the AS. The reason one is called the Accumulator Shifter is that not only does it serve as an input to the AL, but also it will serve as the accumulator required in the realization of the basic arithmetic operations (e. g. multiplication). The VS can be a SOURCE or DESTINA-TION for a bus transport. It is shown in Figure 2.16.

, <A-1



The microoperations associated with the VS are identical to those associated with the AS and are listed below in Table 2.14.

Table 2.14.

Microoperations for control of the VS

VS(0)S :=CM OD SB SG VS(15)S:=CM|OD|SB|SGVS(V)S := CM | OD | SB | SG $(\equiv VS(0)SC)$ VSLL $(\equiv VS(15)SC)$ VSLR VS(V)SC VS(V)S + 1VS(V)S - 1

Figure 2.16.

One of the important features of the AS and VS, as seen from the tables in Figures 2.14. and 2.16., is that they can be connected together. This allows, for example, the AS and VS to be viewed as a "long" shifter when coupled together. The microinstructions,

> ; AS(15):=7, VS(15):=7. ; AS(V)SC, VS(V)SC.

connect the AS and VS together so that they can be viewed as a right cyclic **32**-bit shifter as shown below.



Just as with the AS, there are 2 bits in each microinstruction which control the operation of the VS: shift left, $VS \leftarrow$, shift right, $VS \rightarrow$, load, i.e., VS:=SB(0:15), or remain idle.

Assuming the previous AS/VS connection has been made, subsequent execution of the microoperations

AS→, VS→

shifts this 32-bit shifter 1 bit right cyclic. Other "long shifters", e.g. left logical, right logical, right arithmetic, etc., result from appropriate set up sequences.

2.12. Double Shifter

The Double Shifter, DS, is a shifter with functional characteristics similar to those of the AS and VS, except that it shifts 2 bits at a time and not 1. Bits DS(0) and DS(1) require input during a left shift and DS(14) and DS(15) require input during a right shift. The DS is shown in Figure 2. 17. The DS can be a SOURCE for or a DESTINATION of a bus transport.





The microoperations which are associated with the DS are directly comparable to those for the AS or VS and are shown in Table 2.15.

Table 2.15.

Microoperations for control of the DS

```
DS(0:1)S := CM | OD | SB | SG

DS(14:15)S:= CM | OD | SB | SG

DS(V)S := CM | OD | SB | SG

DSLL (= DS(0:1)SC)

DSLR (= DS(14:15)SC)

DS(V)SC

DS(V)S + 1

DS(V)S - 1
```

The $b_0 - b_{15}$ selector specifies two bits DS(V:V+1) as output, these may be used in coupling the shifters, or as input to the LRIP and LROP-pointers.

There are 2 bits in each microinstruction which control the operation of the DS: shift left, $DS \leftarrow$, shift right, $DS \rightarrow$, load i.e., DS:=SB(0:15), or remain idle.

2.12.1. Two examples using the shifters

The AS, VS, and DS are collectively referred to as the "Shifters" whereas the Bus Shifters are not included in this term. The expanded bus structure is shown in Figure 2.18.



Figure 2.18. Expanded Bus Structure

Example 1

Suppose we wish to count the number of bits which are set to 1 in the WA register pointed to by WAP and leave this number in the same cell. The following algorithm will do this

a) Load the LR with the following constants

LR0:=0 LR1:=1 LR2:=1 LR2:=2

b) Clear the AS (considered here as an accumulator)

c) Set the AL to addition

d) Transfer the data to the DS

e) Do the following 8 times and then do f)

if DS(0:1) ≡ 00 then accumulate LR0 + AS in AS if DS(0:1) ≡ 01 then accumulate LR1 + AS in AS if DS(0:1) ≡ 10 then accumulate LR2 + AS in AS if DS(0:1) ≡ 11 then accumulate LR3 + AS in AS

ii) shift DS→

f) Store the accumulated result which is in AS

The following microinstruction sequence accomplishes this. It is assumed the PG data source is the CM.

	DS:=WA	; ALF:=all 0 s, LRPC.	
	AS, LR:=A	L; ALF:=A+1; LRIP+1.	LR0:=0
	LR:=AL	; LRP+1, CA=7.	LR1:=1
	LR:=LR	; LRP+1, DS(V)SC.	LR2:=1
L	LR:=AR,	; ALF:=A+B, LROP:=DS.	LR3:=2
,	AS:=AL	; CA - 1, DS →2. LROP:=DS;	
		if CA then HERE+1 else HERE	E
	WA:=AL	• • • • • • • • • • • • • • • • • • •	

51

The subset of the bus which is used during the counting loop instruction (AS:=AL) is shown in Figure 2.19. This may help in understanding the algorithm and code.





Example 2

Consider the contents of the current WA register as a string of 16 bits. It is desired to pack all of the even numbered bits (b_0 , b_2 , etc.) in the left8bits of the current WB register and the odd numbered bits (b_1 , b_3 , etc.) in the right 8 bits of this register so that the result appears as

$$b_{15} \dots b_5 b_3 b_1 b_{14} \dots b_4 b_2 b_0$$



Because the DS, AS, and VS can be connected as shown below,

one can accomplish the stated requirement in the following way:

2.13. The Common Shifter Standard Group

The Shifter Control Selector shown in Figures 2.14., 2.16. and 2.17. is the same selector. This is, perhaps, made a bit clearer in Figure 2.20.

Figure 2. 20. AS, VS, and DS Control



The SG which is associated with this selector is called the Common Shifter SG. Various shifter control data can be stored in this SG for various shifter interconnections and then used in environment prologues. The microoperations associated with the CS SG are shown in Table 2.16.



```
CSP :=CM |OD |S1 |S2

CSP + 1

CSP - 1

CSPC

CSS1 :=CM |OD |S1 |S2

CSS2 :=CSP

CSSG := SB
```

in addition there are several microoperations which allow control of the AS, VS, and DS to be executed in parallel. These are shown in Table 2. 17.

Table 2. 17. Parallel CS Microoperations

Notation	Microoperation	
CSLL	Set AS, VS, DS to logical left shift	
CSLR	Set AS, VS, DS to logical right shift	
CS(0)S :=CM OD SB SG	Load AS(0), VS(0), and DS(0:1) Source	
	register from CM OD SB SG	
CS(15)S:=CM OD SB SG	Load AS(15), VS(15), and DS(14:15)	
	Source register from CM OD SB SG	
CS(V)S :=CM OD SB SG	Load AS(V), $VS(V)$, and $DS(V)$ Selec-	
	tion register from CM OD SB SG	
CS(V)SC	Clear AS(V), VS(V), and DS(V) Selec-	
	tor register	

2.14. Loading Masks

Associated with WA there is a SG of loading masks called Loading Masks, A, LA. Associated with WB there is a SG of loading masks called Loading Masks B, LB. In what follows we will describe only LA; LB is identical in function. The purpose of the loading masks, LA and LB, is to be able to specify which bit positions in a working register WA can be loaded as the result of WA being chosen as the DESTINA-TION of a bus transport <u>while</u> leaving the nonspecified bits unchanged. As an example, if the loading mask

were pointed at by the LA pointer, LAP, then, when the bus transport *17* WW ==AL

 $\begin{bmatrix} 0 & \dots & 00 & 111111 \\ 15 & & 65 & 0 \end{bmatrix}$

is executed, bits SB(0:5) would be gated into the WA register pointed to by W&P in bit positions b_0 through b_5 respectively while bits b_6 through b_{15} would not change their value. When WA is selected as a SOURCE for bus transport the mask LA acts in the following fashion: if bit i ($0 \le i \le 15$) of the mask is a 1, then bit i of WA is transmitted. If bit i of the mask is a 0, then bit i which is transmitted is <u>indetermi</u>nate.

As an example if the loading mask

15 0 00 111111 o

were pointed at by the LA pointer, LAP, then, when the bus transport

WB:=WA

is executed, bits SB(0:5) would be gated into the WB register pointed to by WBP in bit positions b_0 through b_5 respectively while b_6 through b_{15} would be indeterminate. The relationship between the loading masks and the working registers is represented by the symbol --- (2) where the script \mathcal{G} in the mask notation --- (2) indicates the special nature of these masks. Figure 2.21. shows the expanded bus structure with the loading masks added.





Figure 2.22. shows a more detailed sketch of LA; LB, not shown, is identical.



Figure 2.22. Loading Mask Registers A. LA

There are 7 microoperations shown in Figure 2.22. associated with the use of LA. These are listed along with the corresponding microoperations for LB in symbolic form in Table 2.18.

Т	abl	e	2.	1	8

Microoperations for control of LA and LB

LA :=SB	LB :=SB
LAP :=CM OD1 S1 S2	LBP :=CM OD3 S1 S2
LAP + 1	LBP + 1
LAP – 1	LBP - 1
LAPC	LBPC
LAS1:=CM OD1 S1 S2	LBS1:=CM 0D3 S1 S2
LAS2:=LAP	LBS2:=LBP

NB!

OD1 means OD(0:3) OD3 means OD(8:11) Upon the dead start, the system is such that the "full load" and "full read out" mask, i.e., 16 1's is in register 0 of LA and register 0 of LB. We will assume this to be the case throughout normal operation of the system. One can then look upon the pointers LAP and LBP as selection switch for the use of the loading masks. If LAP=0 then no loading mask is applied to WA, if LAP \neq 0 then WA is masked by the mask specified by LAP; similar statement can be made for LBP. This is, of course, not the only interpretation of the use of the loading masks, but it is a convenient one and one which we will normally employ unless otherwise stated. When you load LA (or LB) from SB you actually get \neg SB (i.e. the inverted SB) into LA (or LB).

As an example, suppose we wish to place the high order 13 bits of the output of the DS into the least 13 bits of WB0 leaving the high order 3 bits the same. If the mask

$$15 0 \longleftarrow 0_{13} 1_{12} \longrightarrow 1_{0}$$

is in LB9, the following microinstruction sequence accomplishes this:

This mask could have been generated by use of the PG and AL. The code, (remember that we have to generate the inverted mask)

; ALF:=all 1 s, LBP:=9 ; PGS:=CM, PAP + 1. AL ; PG+13, LB:=SB, PAP-1.

generates the mask and stores it in LB9. It should be reasonably obvious now how the loading masks can be used to store the result of various data transformations as they are determined, e.g., in the implementation of signed-magnitude arithmetic, the magnitude of the exponent, its sign, the magnitude of the coefficient and its sign can be stored in a given word as they are obtained. We will henceforth assume in all examples (unless explicitly stated otherwise) that LAP = 0 and LBP = 0, i.e., that no loading masks are applied to either set of working registers. If a particular code segment uses the loading mask facility it is responsible for leaving the system operating in this fashion. The treatment of the loading masks then becomes quite identical with that of the bus masks and postshift masks as stated in Section 2.7.

2.15. The Parity Generator

The parity generator is a circuit which determines the parity of the 16 bits which compose the bus transport. It posts the result of this evaluation as a testable condition, the bus parity, BP, condition. If BP = 1, the BUS is odd parity; if BP = 0, the BUS is of even parity. This condition can be used, obviously, in any processing wherein parity information is variable, e.g., in communicating with devices which transmit words of a particular parity. The parity generator functions during each bus transport and has no microoperations associated with it. Since its input is the BUS, we show it attached to the bus structure.

2.16. The Bit Encoder

The RIKKE 1 is prepared for a Bit-encoder, BE, but this is not implemented. In those places where BE has been used the value will be undefined. For a detailed description se Shriver $\lceil 7 \rceil$.

2.17. Input Ports

There are two input ports through which external devices may be connected to the bus selector. They are called Input Port A, IA, and Input Port B, IB. Up to 16 devices can be connected to each of these input ports. IA is shown in Figure 2.23.; IB, not shown, is identical.



The particular device which is selected by the IAD register to be read is pointed to by a Device Register. There are two conditions associated with a selected device:

- a) Data available, IADA, and
- b) Mark-bit set , IADM

All devices must be able to set the first condition. The second condition can be set by devices which can transmit two different sorts of information, for example control data and information. When a device is activated the IADA condition is reset. The microoperations associated with the control of IA and IB are given in Table 2.19.

Table 2. 19.

Microoperations for control of IA and IB

IAA	Activate Port, i.e., read IA
IAD:=CM OD SB*)	Load IA Device Register from CM OD SB
IADC	Clear IA Device Register
IAD + 1	Increment IA Device Register
IAD – 1	Decrement IA Device Register
IBA	Activate Port, i.e., read IB
IBD:=CM OD SB*)	Load IB Device Register from CM OD SB
IBDC	Clear IB Device Register
IBD + 1	Increment IB Device Register
IBD – 1	Decrement IB Device Register

As an example, if we wish to read a piece of data from device 9 on IB and store it in AS, we can write the following classical wait loop:

> ; IBD:=9, IBA. AS:=IB; if IBDA then HERE+1 else HERE.

The expanded bus structure can now be shown as Figure 2.24.

*) The value of the fourth input is undefined



States Anothe

Calescent interior

Figure 2.24. Expanded Bus Structure

2.18. Output Ports

There are four output ports through which output to external devices may occur. They are called Output Ports A, B, C, and D; OA, OB, OC, and OD respectively. They are identical in operation with the exception that OA and OB are loaded from the SB and can be selected as bus DESTINATIONS whereas OC and OD are loaded from the BUS and cannot be selected as bus DESTINATIONS, but must be loaded by a microoperation. OA is shown in Figure 2.25; OB, OC, and OD, not shown, are identical.





The particular device which is selected for output is pointed to by a device register. There is a condition associated with a selected device: space available, OASA. The microoperations associated with the control of OA and OC are shown in Table 2.20. The microoperations for OB are identical to those for OA and the microoperations for OD are identical to those for OC.

Ta	Ы	e	2.	20	
-				-	

Microoperations for control of OA and OC

ΟΑΑ	Activate Port, i.e. write OA
OAR	Reset condition on OA, selected device
OAD:=CM OD SB	Load OA register from CM OD SB
OADC	Clear OA Device Register
OAD + 1	Increment OA Device Register
0AD - 1	Decrement OA Device Register
OCA	Activate Port, i.e. write OC
OCR	Reset condition on OC, selected Device
OCD:=CM OD SB	Load OC register from CM OD SB
OCDC	Clear OC Device Register
OCD + 1	Increment OC Device Register
OCD - 1	Decrement OC Device Register

	Ta	bl	е	2.	2	1	•
--	----	----	---	----	---	---	---

Microoperations for loading of OC and OD

OC:=BUS	Load Output port C from the Bus
OD:=BUS	Load Output port C from the Bus

As an example, suppose we wish to write out the output of the AL onto device 13 of output port C. We could then write,

AL; OC:=BUS, OCD:=13.

; if OCSA then HERE+1 else HERE .

; OCA.

There is one additional feature associated with the "activate" microopetion. Recall that on the input ports it is possible to test a mark bit which is set by a device. Analogous with this, it is possible on output to write out an extra mark bit in addition to the data. The device can, for example, treat this extra bit as a selector between two different modes of operations. The microoperations for output port activate are now given by

OAA1 activate with mark bit set to 1OAA0 activate with mark bit set to 0OAA activate with mark bit undefined.

Special purpose output Port D.

The Output Port D is dedicated for control, so far we have used the mnemonic OD in a lot of the selectors (f. ex. in the BS standard group). This means that all these units can be controlled from Output Port D.

Notice that since the port has been dedicated, all operations on ODD, as well the operations ODA and ODR, has no effect. The only operation left with an effect is

OD:=BUS

which will save the information on the Bus for subsequent use through one of the selectors.

2.19. The Bus Structure

With the introduction of the output ports in the previous section we have completed a description of (with only very minor modifications) the RIKKE-1 Bus Structure, the registers and functional units attached to it, and the control which can be exercised on these components. The Bus Structure is now shown in Figure 2.26.

Figure 2.26. RIKKE-1 Bus Structure



Let us summarize some of the information with respect to bus SOUR-CE s and DESTINATION s. We have the following SOURCE s and DESTINATIONs for a bus transport:

a) SOURCEs for Bus Transport

WA
WB
LR
AL
vs
DS
IA
IВ

b) DESTINATIONS for 16-bit Load of SB with BD Load

MA
MB
WA
WB
LR
OA
OB

c) <u>Shifters which can load 16-bit SB via dedicated bits</u> in every microinstruction

> AS VS DS

Thus in the bus transport specification

LIST:=SOURCE,

the LIST can consist of at most 1 destination from (b) above and any list of the shifters, i.e.,
$BD_{b}[, AS][, VS][, DS]:=SOURCE,$

where the [] indicates the option of inclusion in the LIST.

Recall that the inverted SB can be loaded into LA and LB by execution of appropriate microoperations and, the inverted BUS can be loaded into PA, PB and the BUS into OC and OD by execution of appropriate microoperations. Also, a subfield of the SB (normally a contiguous string starting with bit b_0) can be loaded into various SG's and control ports throughout the system by execution the appropriate microoperation. Thus, many parallel loads of both the BUS and the SB may occur in any given microinstruction.

There are three important restrictions on the above bus transport specifications:

- a) the specifications WA:=WA or WB:=WB are not allowed,
- b) the specification LR:=LR is only defined when LRIP \neq LROP,
- c) one cannot use a mask (MA, MB, PA, LA, LB) and load the register containing that mask in the same microinstruction.
- d) it is not possible to shift in one of the shifters (AS, VS and DS) while loading the same shifter (these operations are mutually exclusive).

On the other hand the timing allows you shifting in one of the shifters AS, VS and DS while using it as the source of bustransport. This will <u>not</u> affect the transport, the shift will only change the old content of the shifter. (The shift takes place after the transport).

2.20. The Control Unit

The control unit of the RIKKE-1 system, shown in Figure 2.1. on page 5, consists of (1) a control store and (2) a microinstruction sequencing capability. The random access control store consists of up to 4.096 words of 64-bit wide, 80 nanosecond monolithic storage. The microinstruction sequencing is described below.

2. 20. 1. Microinstruction Sequencing

The microinstruction sequencing hardware is a physical embodiment of the "if c then A_t else A_f " clause we have been using in our microprogramming examples. This is accomplished in the following way. The addresses A_t and A_f are selected from 8 possible address sources. Let A be the address of the current microinstruction and let B be data which is specified in the current microinstruction. The 8 possible address sources, which are explained in more detail shortly, are listed in Table 2.22.

Table 2. 22.

Microinstruction Address Sources

A – 1	Current address – 1
A	Current address
A + 1	Current address + 1
AL(A,B)	A function of A and B as computed by an arithmetical logical unit
RA + B	The contents of the top of a return jump stack, RA, added to B
RB + B	The contents of the top of a return jump stack, RB, added to B.
SA	The contents of the save address register, SA
	.spare input (value is 4095)

These address sources are realized by providing a microinstruction address bus which is shown in a limited form in Figure 2.27.





One can see from this figure how the "if, then, else"-clause is realized. There are 3-bits in each microinstruction which specify one of the 8 address sources of Table 2.22. to be used as the true branch address, denoted A_t . There are 3-bits in each microinstruction which specify one of the 8 address sources of Table 2.22. to be used as the false branch address, denoted A_f . There are 7 bits in each microinstruction used to specify 1 of 128 conditions which are testable in the system; the selected condition is denoted c. The state of the selected condition c determines which source, A_t or A_f , will be used to select the next microinstruction address source. If c = 1 then A_t will be used to select the next microinstruction; if c = 0, then A_f will be used for this purpose. When a microinstruction address is selected.

it is loaded into the Control Store Address Buffer so it can be used to fetch the microinstruction, and it is also loaded into the Current Address register so that it can be used in the next address computation, if required. The contents of the Current Address register has been used in previous examples under the symbolic name HERE.

The address sources A - 1, A, and A + 1 are straight forward and need not be dealt with. It should be mentioned, however, that Control Store addresses are interpreted modulo the size of the Control Store. At the current version of RIKKE-1 the Control Store is 512 words, this implies that only the first 9 bits of the address are significant.

2.20.2. The Control Unit Arithmetical Logical Unit

The Control Unit Arithmetical Logical Unit, CUAL, is functionally identical to the arithmetical logical unit which is connected to the RIKKE-1 bus structure except that it is 12-bits wide and not 16-bits wide. The CUAL functions are identical to those of the AL and are given in Table 2. 10.The "A input" to these computations is the address of the current microinstruction and the "B input" is data specified in the current microinstruction. The CUAL is shown as in Figure 2.28.





First, note that the CUAL Function register can only be loaded from the CM, i.e., CUALF:=CM. One can set the CUALF to add A and B, i.e., SCUALF + and also to the logical function B, i.e., SCUALF B. These are the only three microoperations associated with the CUAL. Cnly 5 bits are used to specify the function; the carry-in, when required, is specified in another way. Let c denote the selected condition used to control the address selection and let c be its negation. There is a bit in each microinstruction, called the Carry-Input Selection Bit, CISB, which is used to determine the carry-in as shown in Table 2. 23.

Table 2. 23.	
--------------	--

CISB	Carry-in
0	- C
1	C

Example 1

Suppose the CUALF is set to A + B; this is a relative jump. If CISB=0 the specification

if c then CUAL else HERE

can be interpreted to mean:

if c then HERE + B else HERE.

Whereas, if CISB = 1, the specification can be interpreted to mean:

if c then HERE + B + 1 else HERE.

Example 2:

Suppose the CUALF is set to B; this is an absolute jump. This is a logical function and not affected by the carry-in.

if c then CUAL else CUAL

can be interpreted to mean:

if c then B else B.

In our microassembler, the specification of the CISB will be given implicitly. If one chooses the CUAL output as microinstruction address source, we write

CUAL + Carry-in.

Choice of this specification as either an A_t or A_t will dictate the setting of the CISB.

For the first interpretation of Example 1 to be valid the specification would have to be written

if c then CUAL else HERE

whereas if we meant the second interpretation we would have to write

if c then CUAL + 1 else HERE.

It should be obvious that the specification

if c then CUAL + 1 else CUAL + 1

is an example of a microinstruction sequencing specification which is imcompatible with the specification capability described above. Indeed if one wished to choose the address specification CUAL + 1 irrespective of condition, one merely need write

CUAL + 1

in the microinstruction sequencing field of the microinstruction. This would have the same effect as writing, for example,

if TRUE then CUAL + 1 else CUAL.

where TRUE is a manifest system constant set to 1. There is also a manifest system constant, FALSE which always has the value 0.

In order to complete the discussion of the CUAL we must discuss the specification of the data B. There are two 6-bit fields in the microinstruction which we shall call T and t. T and t are input into a function box which makes the computations shown in Table 2. 24. There are 2 bits in every microinstruction, called the B-Input Selection Bits, BISB, which determine which of these computations will be used as the B data, if required, in the current address computation.



B data Selection

BISB	B data
00	0
01	t t
10	T0
11	Τt

The notation t_{sign} t means the 12 address bits are given by

 $t_5 t_5 t_5 t_5 t_5 t_5 t_5 t_4 t_3 t_2 t_1 t_0$,

i.e., in "sign extended" form. With the CUALF set to A + B and BISB = 01 we then have a relative addressing capability of \pm 32. The notations Tt and T0 denote concatenation.

In our microassembler, the specification of the BISB will be given implicitly. One specifies the B value explicitly as a decimal number in the address specification and this will dictate the setting of the BISB.

We will hence forth write the CUAL specifications as

CUAL (A, B) + Carry-in.

Both CU and A are redundant information since this is written in the microinstruction sequencing field of the microinstruction and we will use the shorter form

where B is a signed integer, $-2048 \le B \le 2048$, when combined in an arithmetic function with A, but may obviously lie in the interval $0 \le B \le 4095$ when used for absolute jumps.

Example 1

If the CUALF is set to A + B and BISB = 01, then the specification

if c then AL(-18).

can be interpreted to mean

if c then HERE-18 else HERE + 1.

Example 2

If the CUALF is set to A + B and BISB = 01, then the specification

if c then AL(12) else AL(12) + 1

can be interpreted to mean

if c then HERE + 12 else HERE + 13

thus giving a conditional branch to one of two sequentially located microinstructions.

2. 20. 3. Return Jump Stacks A and B

There are two return jump stacks associated with the microinstruction addressing facility. They are called RA and RB. Each is a 12-bit wide, 16 element RG. RA is shown in Figure 2.29. RB, not shown, is identical.



The microoperations associated with RA are shown in Table 2.25. The instructions for RB are identical

Tabl	e	2.	25	•
------	---	----	----	---

Microoperations for control of RA

Notat on fig. 2.29.	ion map	Microoperation
+ 1 ^ (∟)	RA↓	Increment RAP and then load RA with the address of the current microinstruction.
- 1	RA 1	Decrement RAP
с	RAPC	Clear the RAP

Whenever the top of the RA stack is used in the computation of the address of the next microoperation, the microoperation RA[†] is executed, i.e., the stack pointer is automatically maintained any time something is added to the stack or whenever the stack is used in an address computation. The use of RA is specified by writing

RA + B + Carry-in.

This is seen immediately from Figure 2.29. The B data and the Carryin selection are exactly the same as those specified for the CUAL. The specification RA + 1 or RB + 1 will be interpreted to mean B = 0 and the carry-in = 1.

Example 1

Suppose we are in a routine at step n and wish to jump to a routine at step n + m. At step j of the second routine wish to return to n + 1. Assuming the CUALF:=A + B we could write

n:	; RA ↓	; AL(m)
m:		
•		
j:	;	; RA + 1.

Example 2

It should be noted that the availability of 2 return jump stacks may facilitate the implementation of coroutines. For example, the microinstruction

n: ;
$$RA \downarrow$$
 ; $RB + 1$.

stores the current address in one stack while simultaneously using the other stack as a source in the computation of the address of the next microinstruction.

Example 3

A conditional return entry point can be obtained by using the specification

if c then RA + B + 1 else RA + B.

2. 20. 4. The Save Address Register

The Save Address register, SA, is shown in Figure 2.30.

Figure 2. 30.



The microoperations associated with this register are shown in Table 2.26.



Microoperations for control of SA

SA provides a data path between the bus structure of RIKKE-1 and the control unit which controls the transactions on this structure. It can be used, for example, during the loading of control store. (See Section 2.20.6.).

2.20.5. The Microinstruction Address Bus

Having gained insight into the nature of the various address sources which can be used during microinstruction sequencing, we can now present a more detailed picture of the microinstruction address bus and it is shown as Figure 2.32. Because the number of control elements is small, they are also shown on this figure.

The microoperations associated with the control unit are brought together, for convenience, in Table. 2. 27. All but the last microoperations have been explained in previous sections. The CS Load operation is discussed next.

Table 2.27.

Microoperations associated with the Control Unit

SA:=SB
SA + 1
SA - 1
SAC
CUALF:=CM
S CUALF B
S CUALF +
RA 1
RA ↓
RAPC
RB 1
RB↓
RBPC
CS Load
LCC



Figure 2.31. Microinstruction Address Bus (Detailed)

2.20.6. Control Store Loading

Control Store has both an address and a data buffer, as shown below in figure 2.32.



The CS Address Buffer is loaded from the Microinstruction Address Selector as shown in Fig. 2. 32. The CS Data Buffer is actually Device no. 0 associated with Output Port B.

Since the Output-Port is only 16 bits wide and the Control Store is 64 bits wide, the loading of 1 Control Store word takes at least 4 microoperations. Associated with the Control Store is a Loading counter, LC. The LC indicates whether the next word loaded should be directed to bit 0-15 16-31, 32-47 or 48-63 of the Control Store word pointed to by CS Address Buffer. The load counter is automatically increased when the CS Load microoperation is executed. Furthermore one can clear the LC by the microoperation LCC.

Let A be the address of the current microinstruction.

The microoperation CS Load, if executed in the current microinstruction, can be interpreted as follows

$\text{CS Load}\approx$

Load the content of the CS Data Buffer into the bits indicated by LC of the Control Store Location pointed to by the CS address Buffer. In crement LC and then choose A + 1 as the address of the next microinstruction.

Example

Load the contents of WA1 - WA4 into the CS storage Location specified by the rightmost 12 bits of WA0

> ; WAPC, OBD:=0, CA:=3. ; SA:=SB, WAP+1

LOAD: OB:=WA; if OBSA then HERE+1 else HERE.

- ; ова;
- ; CS Load; SA.

else LOAD.

; WAP+1, CA-1, if CA then HERE+1

2.21. Control Panel Switches KA and KB

KA and KB are two switches on the control panel which can be set/reset by the operator and tested as any other condition in the microinstruction condition part.

2.22. Internal Flags KC and KD

KC and KD are two flip-flop's which can be loaded, reset and tested in the microoperation. Fig. 2.33. shows KC, KD not shown is identical.



KC and KD can be tested as any other condition in the microinstruction condition part.

The microoperations associated with KC and KD are

Table 2.28.

Microoperations for KC and KD

	• · · · · · · · · · · · · · · · · · · ·
ксс	clear KC
SET KC	set KC
KC:=SC	load KC with selected condition
KDC	clear KD
SET KD	set KD
KD:=SC	load KC with selected condition

2.23. The Conditions and Condition Selector

There is the possibility of testing 128 conditions in the system. At this writing there have been 100 specified, leaving a reasonable amount of expandability in the system. The conditions and their symbolic notation are given in Table 2.29.

The conditions in this table are grouped according to the functional unit with which they are associated. For convenience, the units are listed in alphabetical order.

Table 2.29.

Condition	List
-----------	------

Unit	Symbolic Notation	Condition	
AL	AL ALOV AL(0) AL(15) TWOOV	all bits AL(0:15)≡1 Al carry-out bit bit 0 of AL input to bus selector bit 15 of AL input to bus selector 2's complement overflow	
AS	AS(0) AS(∨) AS(15)	bit 0 of the AS the variable bit of the AS bit 15 of the AS	
BP	BP	BUS parity, BP=1 \Rightarrow odd parity	
BUS	BUS	BUS(0:15) ≡ 0	
СА	CA CA(3) CA(4) CA(5) CA(6) CASPOV	is CA zero bit 3 of CA bit 4 of CA bit 5 of CA bit 6 of CA CASP ≡ 1111 (CASP overflow)	
СВ	CB CB(3) CB(4) CB(5) CB(6) CBSPOV	is CB zero bit 3 of CB bit 4 of CB bit 5 of CB] bit 6 of CB CBSP = 1111 (CBSP overflow)	
cu	RAPOV RAPUN RBPOV RBPUN CUALOV	RAP ≠ 1111 (RAP overflow) RAP ≡ 0000 (RAP underflow) RBP ≠ 1111 (RBP overflow) RBP ≡ 0000 (RBP underflow) CUAL overflow	fer!

UNIT	Symbolic Notation	Condition
DS	DS(j), j=0, , 15 DS(j), j=V, V+1	the indicated bit of the DS the variable bits of the DS
1/0	IADA IADM IBDA IBDM OASA OBSA OCSA ODSA	data available on IA mark bit IA data available on IB mark bit IB space available on OA space available on OB space available on OC space available on OD
KA	KA	KA button set
КВ	KB	KB button set
кс	кс	KC flag set
KD	KD	KD flag set
LR	LR(0) LR(15)	bit 0 of LR input to bus selector bit 15 of LR input to bus selector
SB	SB(0) SB(1) SB(14) SB(15)	bit 0 of the shifted bus bit 1 of the shifted bus bit 14 of the shifted bus bit 15 of the shifted bus
System	TRUE FALSE	a binary one a binary ze ro
VS	∨S(0) ∨S(∨) ∨S(15)	bit 0 of VS input to bus selector the variable bit of the VS bit 15 of the VS
WA	WA(0) WA(15) WAPOV WAPSPOV	bit 0 of WA input to bus selector bit 15 of WA input to bus selector WAP = 11111111 (WAP overflow) WASP = 11111111 (WAPSP overflow

Unit	Symbolic Notation	Condition
WB	WB(0)	bit 0 of WB input to bus selector
WB		bit 15 of WB input to bus selector WBP \equiv 11111111 (WBP overflow) WBPSP \equiv 11111111 (WBPSP overflow)

All 128 conditions are input into a condition selector. There are 7 bits in each microinstruction, called the Condition Selection Bits, CSB, which select a particular condition. The selected condition is input into

- a) The A_t-Af address selector (Section 2.20.1.),
- b) The carry-in selector (Section 2.20.2.)

2.24. Short and Long Cycle

It is obviously important to know when one can test a condition. The system can execute microinstructions in two different cycle times: a "short" cycle time and a "long" cycle time. The difference in these two cycles as it relates to the testing of conditions can easily be stated:

Long cycle

When the machine is operating in long cycle mode <u>all</u> conditions which arise as a result of bus transport and microoperation execution are testable in the <u>same</u> microinstruction in which they arise.

short cycle

When the machine is operating in short cycle mode <u>all</u> conditions which arise as a result of bus transport and microoperation execution are testable in the <u>next</u> microinstruction to be executed.

Thus if we are in long cycle and we write

WA:=WB; WAP + 1; if BUS then RA+1.

we are testing whether or not if the current bus transport (WA:=WB) is such that BUS $\equiv 0$. Whereas, in short cycle, this microinstruction would mean we are testing the previous bus transport's condition. In order to test WA:=WB we would have to write 2 microinstructions,

WA;=WB; WAP + 1. ; if BUS then RA+1.

Thus, a microinstruction can be throught of being executed in the following sequential way:

Short cycle:

- a) Microinstruction fetch and saving of conditions
- b) Bus-Transport
- c) Execution of microoperations
- d) Calculation of the address of next microinstruction based on saved conditions.

Long cycle:

- a) Microinstruction fetch
- b) Bus-transport
- c) Execution of microoperations
- d) Calculation of the address of next microinstruction based on the actual state of machine (new values of conditions).

The difference between short and long cycle is that step d) is delayed in long cycle to wait for conditions affected by b) and c).

The above mentioned steps may be considered as being executed sequentially, (this implies that one step is completely finished before the next is entered) similarly each of the steps may be broken up in a number of sequential steps (each of which is completed before the next is initiated), these will be described in section 3. 2.

NB! At the current version of RIKKE-1 it is not yet possible to switch between short and long cycle. The RIKKE-1 is meanwhile operating in short cycle.

2.25. The Real Time Clock

The RIKKE-1 will be supplied with a Real Time Clock, but this is not yet designed.

2.26. Auxiliary Facilities

The auxiliary facilities associated with the RIKKE-1 system as shown in Figure 2.1. i.e., the system counters and main storage will now be discussed.

2. 26. 1. Counter B

The system has 2 counters associated with it: Counter A, CA, has been introduced in Section 2.2., Counter B, CB, introduced here is shown in Figure 2.34.





A comparison of this figure with Figure 2.3. which shows CA reveals that CB is identical with CA except that CA can be loaded from the OD register which is not the case with CB, i.e., we have

CA:=CM | SB | OD | CASand CB:=CM | SB | * | CBS.

*) Undef.

The microoperations associated with CB, CBS, and CBSP are given in Table 2.30. These are, of course, apart from the above difference, identical to those associated with CA and merely shown here for convenience.

Tabel 2.30.

Microoperations for control of CB, CBS, and CBSP

CB:=CM SB * CBS
CB + 1
CB – 1
CBS
CBS:=CB
CBSP + 1
CBSP - 1
CBSPC

I should be quite obvious that CA and CB are not connected in any way whatsoever and may be used independent of one another. One may count up in CA while counting down in CM, for example,

2. 26. 2. Main Memory

The RIKKE 1 has a memory of up to 64K 16 bits words called MS. The addressing is provided through a main storage pointer, MSA.

*) Undefined.

93





The reading of Main Memory is going to take place from Input Port A, (device indifferent), and writing through Output Port A, (device indifferent), although the assembler will recognize MSW as OAA and MSR as IAA.

The microoperations associated with MSA, MSASG and MSAP are given in table 2.31.



The assembler recognizes these as synonyms for IAA and OAA

It is possible to check the content of MSA against the actual physical size of main storage. The condition MSAOR is a 1 if the content of MSA is greater than the actual size of main storage, else 0. Furthermore it is possible to test if MSA is busy (i.e. main store is using MSA), this condition is named MSAB.

Example

Assume we want to store the contents of the WA-register pointed to by WAP in the main storage location pointed to by the AS. We can write this as

> ALF:=B; if MSAB then HERE else HERE+1 AL; MSA:=SB. OA:=WA; MSW.

Table 2.31.

2.27. An Alternate View of the Working Registers

The description of WA which was given in Section 2.4. introduced WA as a 256 element RG. In Figure 2.5. the address pointer, WAP, was shown to be 8-bits wide so that the WA registers could be addressed as 256 contiguous registers. In fact, the address pointer actually consists of two 4-bit pointers which had been "coupled" together to give the 8-bit wide pointer described in Section. 2.4. Figure 2.36. shows WA with its two 4 -bit pointers called the Group and Unit pointer; WB, not shown, is identical.





When the microoperation CPL A is executed, the Group and Unit pointers are connected together to give the 8-bit wide pointer, WAP. After the microoperation UNCPL A is executed, the Group and Unit pointers function as independent pointers. The low order 4-bits of the 8-bit address required to specify a particular register are given by the WA Unit pointer, WAU; high order 4-bits of the address are given by the WA Group pointer, WAG. Thus, WA can be considered to be 16 RG's, each RG having 16 registers.

The microoperations associated with the WAU and WAG pointers are given in Table 2.32. (The similar microoperations for WB are also shown.)

Table	2.	32.	
-------	----	-----	--

Microoperations for control of the WAU/WBU and WAG/WBG pointer

WAU:=CM OD SB03 WAUS	WBU:=CM OD ₈₋₁₁ SB ₈₋₁₁ WBUS
WAU + 1	WBU + 1
WAU – 1	WBU - 1
WAUC	WBUC
WAG:=CM OD4-7 SB4-7 WAGS	$WBG:=CM OD_{12-15} SB_{12-15} WBGP$
WAG:=CM OD ₄₋₇ SB ₄₋₇ WAGS WAG + 1	WBG:=CM OD ₁₂₇₅ SB ₁₂₋₁₅ WBGP WBG + 1
WAG:=CM OD ₄₋₇ SB ₄₋₇ WAGS WAG + 1 WAG - 1	WBG:=CM OD ₁₂₇₅ SB ₁₂₋₁₅ WBGP WBG + 1 WBG - 1

If we wanted to point to the 9th unit of group 3 and then transfer its contents to the DS, we could write, assuming the pointers are uncoupled,

; WAG:=3, WAU:=9. DS:=WA.

The microoperations associated with WAP in Table 2.4. can now be given their appropriate meaning in terms of the microoperations in Table 2.32.

WAP +	1::=WAU + 1
WAP -	1::=WAU - 1
WAPC	::=WAUC and WAGC
WAP	:=CM OD SB WAPS::=WAU:=CM OD SB WAUS
	and CM OD SB WAGS.

Let us now turn our attention to the pointer save capability shown in Figure 2.36. When WA is considered as 16 groups of 16 registers, the WAU and WAG pointers may be saved independent of one another. The microoperations associated with this facility are given in Table 2.33.

Table 2.33.				
Microoperations	for	control	of WAUS	and WAGS

WAUS:=WAU
WAUSP + 1
WAUSP - 1
WAUSPC
WAGS:=WAG
WAGSP + 1
WAGSP - 1
WAGSPC

As an example, suppose we are in group 3 and wish to work in group 8.

Before working in group 8 we want to save the unit which we are pointing to in group 3. This is done by executing

; WAUS:=WAU, WAG:=8.

The microoperations associated with WAPS in table 2.4. can now be given their appropriate meaning in terms of the microoperations in Table 2.33. Thus we have,

> WAPS:=WAP::=WAUS:=WAU and WAGS:=WAG WAPSP + 1 ::=WAUSP + 1 and WAGSP + 1 WAPSP - 1 ::=WAUSP - 1 and WAGSP - 1 WAPSPC ::=WAUSPC and WAGSPC.

There are a few additional conditions which can now be added to Table 2.29.

	Table 2.34.	
Additional	WA and WB	Conditions

Unit	Symbolic Notation	Condition	
WA	WALIOV WAGOV WALISPOV WAGSPOV WACS	WAU = 1111 (WAU overflow) WAG = 1111 (WAG overflow) WAUSP = 1111 (WAUSP overflow) WAGSP = 1111 (WAGSP overflow) WACS = 1 → WAU and WAG are coupled	
WB	WBUOV WBGOV WBUSPOV WBGSPOV WBCS	WBU = 1111 (WBU overflow) WBG = 1111 (WBG overflow) WBUSP = 1111 (WBUSP overflow) WBGSP = 1111 (WBGSP overflow) WBCS = 1 ⇒ WBU and WBG are coupled	

Thus we can deal with WA or WB as either 256 contiguous registers or 16 groups of 16 registers. We can switch back and forth between either interpretation in a relatively straightforward way.

2.28. An Alternate View of the Postshift Masks

The description of the Postshift Masks which was given in Section 2.7. was structured to make the Postshift Masks look as much like the Bus Masks as possible, to enchance the understanding of this unit. In fact, the output of the BS is masked during <u>every</u> bus transport by the mask which is specified to be

where

PA = an element of a 16 bit wide, 16 element RG called the Postshift Mask A registers

- PB = an element of a 16-bit wide, 16 element RG called the Postshift Mask B registers
- PG = the Postshift Mask Generator
 - V = logical "inclusive or".

In section 2.7. we had introduced the mask to be PAVPG; here we had merely assumed all elements of PB to contain all 0's. The actual situation is shown more clearly in Figure 2.37.



Figure 2.37. Postshift Masks, PA, PB, and PG

The most important thing to note from this diagram is that the PA/PB structure is indeed the same as the MA/MB structure (see Figure 2.9.).

The microoperations associated with PB are then



Microoperations for control of PB



The name of the SG associated with the PA pointer and the PB pointer is the Postshift AB Pointer, PABP. The microoperations associated with this SG are given in Table 2.36.



Microoperations for control of PABP



We will assume that all elements of PB contain all 0's so that the effective mask is $PA \lor PG$ and all of out previous standardizations for the use of this facility are still valid.

3.0. Microinstruction Specification and Execution

We will in this section discuss the microinstruction format, the manner in which the instruction is executed, and then give a comprehensive table of all microoperations.

3.1. Microinstruction Format

Microinstructions are 64-bits wide. There are 4 major fields in a microinstruction. These fields specify

- (a) bus transport
- (b) microoperations and data
- (c) microinstruction sequencing
- (d) control of AS, VS, and DS

These fields are shown below with their sub-fields named and their actual bit location in the microinstruction.

(a) bus transport (7 bits)

BSE	BD		SOURCE		
22	21	19	18	16	
1	3		3		
Bus Shifter Enable Bit					

(b) microoperations and data (35 bits)

mops	_ mops/data	mops/data	mops/data
63 57	56 47	46 39	38 29
7	10	8	

mops = microoperations

(c) microinstruction sequencing (16 bits)

BI	SB 14		Condition Selection		f 3	2 2	ʻt O
	2	1	7	3			3
Carry-in selection bits							

(d) AS, VS, and DS control (6 bits)

28 ~7	26 25	24 23	
2	2	2	

Shift/Load Control for the Shifters

Let us discuss each of these in more detail.

(A) The Bus Transport Field

Table 3.1. shows the correspondence between the symbolic notation for SOURCE s and BD s and their binary representations.

	5			
SOU	RCE	BD		
Symbolic Notation	Symbolic Binary Notation Notation		Binary Notation	
LR 000		no destination	000	
AL	001	мА	001	
VS	010	мв	010	
DS	011	LR	011	
WA	100	WA	100	
ŴB	101	WB	101	
IA ≈ 110		OA ≈	110	
IB 111		OB	111	

Table 3.1.

Symbolic and Binary Notation for SOURCEs and BDs

If the BS Enable bit = 0, no BS occurs; if the BS Enable bit = 1 a BS Shift occurs. The control source for BS control is given in the microoperations and data field as in seen in (B) below. Thus the specification

BSE	BD	SOURCE
0	101	011

is the binary representation of our bus transport specification

WB:=DS .

104
We will show this symbolically as

BSE	BD	SOURCE
0	WB	DS

as we have no need of binary representations in this report.

(B) The Microoperations and Data Field

The microoperations and data field can be considered to be made up of the following fields: F_1 , S_1 , $\frac{M}{D_2}$, F_2 , $\frac{M}{D_3}$, F_3 , S_3 , $\frac{M}{D_4}$, F_4 as shown in Figure 3.1.

							<u>, , , , , , , , , , , , , , , , , , , </u>	
7	2	1	7	1	7	2	1	7
F1	S1	$\frac{M}{D_2}$	F2	$\frac{M}{D_3}$	F3	S 3	$\frac{M}{D_4}$	F4
63 57 56 55 54 53 47 46 46 39 38 37 36 35 29								
mop	Sel.	M	mop	м	mop	Sel.	м	mop
		D	data	D	^{data} BS		D	data
		•	A					

Figure 3.1. Microoperation and Data Field

The following comments should assist in understanding this diagram.

B.1) Field F_1 always specifies a microoperation (1 of 128 mops). if $\frac{M}{D_2} = 1$ then F_2 specifies a microoperation (1 of 128 mops). if $\frac{M}{D_3} = 1$ then F_3 specifies a microoperation (1 of 128 mops). if $\frac{M}{D_4} = 1$ then F_4 specifies a microoperation (1 of 128 mops).

Therefore up to 4 microoperations may be specified in this field; for example,

B.2) We have seen that many microoperations concern the loading of a register from various sources, e.g.

Such a microoperation must be places either in field F_1 or F_3 . If it is placed in F_1 then the 2 selection bits S_1 specify which source will be used. If the source specified is the CM then $\frac{M}{D_2}$ is set to D and F_2 is used as data (similarly $\frac{M}{D_4}$ and F_4 are used with F_3). For example

could be symbolically represented

F ₁	S ₁	M D	F ₂
MAP:=	СМ	D	7

Thus one sees that there can be at most 2 microoperations of this type in a microinstruction. B.3) Figure 3.1. also shows that if the BS control data is to be taken from the CM then F_3 is used as data. If the BS has been enabled, the control source is selected via BSS. Thus the specification

WA:=AL, BS
$$\rightarrow$$
 3

could be symbolically represented

$\frac{M}{D_3}$	F ₃	\int	BSE	BD	SOURCE
D	3		1	WA	DS

B.4) All of the possible microoperations are not available in each field F_1 , F_2 , F_3 , and F_4 . The microoperations which can be specified in each field are given in Section 3.3., the Comprehensive Tables of Micro-operations for Individual Functional Units.

C) The Microinstruction Sequencing Field

Table 3.2. shows the correspondence between the symbolic notation for A_t and A_f and their binary representations.

Table 3.2	•
-----------	---

Symbolic and Binary Notations for A_t and A_f

A _t ar	nd A _r
Symbolic Notation	Binary Notation
	000
AL	001
RB	010
RA	011
SA	100
A-1	101
A+1	110
A	111

A similar table can be given for the symbolic and binary notations for the conditions but is not given here because of its length. Tables 2.23. and 2.24. present this information for the CISB (Carry-in selection bit) and BISB (B-input selection bits) respectively. We will give all of our examples symbolically.

Example 1

if $BUS \equiv 0$ then HERE. could be represented

BISB	CISB	Condition Selection	A _f	A _t
0		BUS	A+1	A

Example 2

If ALOV then RA + 12. could be represented

BISB	CISB	Condition Selection	A _f	A_{t}
t _{sign} t		ALOV	A+1	RA+B

However, this is incomplete and immediately raises the question where do T and t come from? That is easily answered. T is always the least significant 6 bits of F_3 and t is always the least significant 6 bits of F_4 . BISB tells us, of course, how we will combine T and t (i.e., 0, Tt, $t_{sign}t$, or T0, see Section 2.20.2). Thus, the complete specification would be

$\frac{M}{D_4}$	F ₄	BISB	CISB	Condition Selection	Ar	A _t
D	12	t _{sign} t		ALOV	A+1	RA+B

D) AS, VS, and DS Control Field

The dedicated bits for shifter control are interpreted as shown in Table 3.3.

Table 3.3.

Binary
NotationShift/Load Control00Do Nothing01Shift Right10Shift Left11Load

Thus, the specification

AS →, VS ←, DS ←

could be represented symbolically as

AS	VS	DS
\rightarrow	Ļ	← [`]

The binary representation

AS	VS	DS
01	10	10

does not interest us here. The specification

Shift/Load Control Bits

would be given by

- and -	AS	VS	DS	BSE	BD	SOURCE	BISB	CISB	Condition Selection	A _f	A _t
	L		4		LR	AL	0		TRUE	A+1	A+1

3.2. Microinstruction Execution

As introduced in Section 2.4. and then explained in more detail in Section 2.24. the machine has both a long cycle and a short cycle. The result of that discussion, which is repeated here for convenience is that microinstructions can be thought of being executed in the following sequential way:

Short cycle:

- a) Microinstruction fetch and saving of conditions
- b) Bus-Transport
- c) Execution of microoperations
- d) Calculation of the address of next microinstruction based on saved conditions.

Long cycle:

- a) Microinstruction fetch
- b) Bus-Transport
- c) Execution of microoperations
- d) Calculation of the address of next microinstruction based on the actual state of machine (new value of conditions).

The difference between short and long cycle is that step d) is delayed in long cycle to wait for conditions affected by b) and c).

The above mentioned steps may be considered as being executed sequentially, (this implies that one step is completely finished before the next is entered), similarly each of the steps may be broken up in a number of sequential steps (each of which is completed before the next is initiated).

- 0) The SOURCE is selected.
- 1) The information of the SOURCE is masked by the BUSmasks and gated onto the BUS.
- 2) The BUS is shifted by the Bus-Shifter if this is enabled.
- The output of BS is masked byt he Postshiftmask to yield the shifted Bus SB.
- 4) Loading of SB into the selected destination.

C) Execution of microoperations

- 0) Execute microoperations with $C_p = 1$.
- 1) Execute load/shift operations in AS, VS and DS.
- 2) Execute microoperations with $C_p = 2$.

D) Address calculation

- 0) Choose the selected condition and name it c (in short cycle a saved value, in long cycle the new state).
- 1) Select the carry-in and B-input into the CUAL, and the RA and RB adders.
- 2) Compute the result in the adders.
- 3) Select the next address using A_t if c = 1 or A_t if c = 0.

4) If RA and RB has been selected then pop the stack that was used 5) If an force into has accured the load IRA and clear address - buffers Notice that conflicts can occur between actions that take place within the same of the above mentioned sequential steps, and of course especially in those cases where more than one action refers to the same unit (ex.: count and clear of the same register) in which case the result is undefined.

Another source of conflicts is the case where an action in one step influences the information which is being gated onto some datapath, and the information is used (e.g. loaded) in a later step. On the other hand if no actions refer to the source nor to the datapath itself, the information on the path can be assumed to be stable in all the following steps.

^{*)} The microoperations are divided into two classes those with Cp=1 and those with Cp=2. This defines exactly when the microoperation is initiated.

Although many conflicts are resolved by the sequential nature of the timing some will remain and will result in undefined situations some of which will be listed below:

- a) WA:=WA and WB:=WB gives an undefined result.
- b) LR:=LR and LRIP=LROP gives an undefined result.
- c) Loading of a mask (MA, MB, PA, PB) in a bustransport where the same mask is being applied.

3. 2. 1. Example of how to use Clock Pulse 1 and Clock Pulse 2

Recall that the RG is a basic building element used in the system. A very common operation is to load an RG and then change its pointer (e.g. this was done quite frequently in our examples). Often, one also wished to save the address of the current element pointed to before the pointer is changed. It was decided that this capability should be allowed in one microinstruction and, furthermore, <u>every</u> RG in the system should be treated in the same uniform way.

Example

The microinstruction

AS:=WA; WAPS:=WAP, WAP + 1.

means: take the element of WA pointed to by WAP and store it in the AS; then store the WAP in the WAPS registers and then increment WAP by 1. It means this because the BD load and the microoperation bot occur before the microoperation WAP + 1 in the above mentioned sequential scheme. Thus, every RG in the system can be looked at in the following way:

- a) it can be loaded or used as a source.
- b) its current pointer can be saved, if it has a save capability.
- c) its pointer can be changed after a) and b),

all with one microinstruction.

112

3.3. Comprehensive Tables of Microoperations for Individual Functional Units

The following tables (presented in alphabetical order based on the abbreviations associated with the functional unit) show which microoperations can appear in which fields and at which clock pulse these microoperations are initiated.

Some particular points perhaps should be recalled and emphasized here:

- a) use of these tables will show what space and time conflicts arise in the construction of a microinstruction. The reader is encouraged to review some of the examples of the earlier sections by constructing symbolic microinstructions similar to those presented in Section 3.1.
- b) t comes from field F_4 , so if it is being used, for example in absolute addressing, a microinstruction should not be specified in F_3 .
- c) T comes from field F_3 , so if T is being used, for example in absolute addressing, a microinstruction should not be specified in F_3 .
- d) Data for the BS, if the CM is the control source, comes from F_3 .
- e) Data for the PG, if the CM is the ocntrol source, comes from F_3 .

MICPOOPERATIONS FOR AL

I MICROOPERATION	F1]	S1	F2	I F 3 I	S3 1	F4]	CP I		I
I ALF 1=	I 76	++	I I				2 1	LOAD ALF FROM CM/OD/SB/SG	Î
I ALPC	I	1	I	I 63 I			21	CLEAR ALSG POINTER	I
I ALP+1	1	1	1	I 61 I		Í	1 2 1	INCREMENT ALP	I
I ALP-1	I	I	I	I 62 I			1 2 1	DECREMENT ALP	Î
I ALP 1=	1 .	I I	I I	I 60 1	++	[1 2 1	LOAD ALSG PCINTER FROM CM/OD/S1/S2	Î
I ALSG #=SB	I	I	I 97	I J		I		LOAD ALSG FROM SB(5:0)	I
I ALS1 #=	I	I	I 72	I 64 I	++	[1 2 1	LOAD ALSG SAVE1 FROM CM/OD/S1/S2	Ĩ
I_ALS21=ALP	121	 	I	I			{1-}	LOAD ALS2 FROM ALP	Ŧ
I SETALFB	Î	Į	I 74	Į	ļ	I .	1 2 1	SET ALF TO B	I
I SETALF+1	I	I	I 91	I I	[I .	1 2 1	SET ALF TO A+1	Î
I SETALF+	I	1	I 73	I	[I	I 1 I	SET ALF TO A+B	Î
I SETALF-	I	I I	I 90	I	[I	1 2 1	SET ALF TO A-1	Î

MICROOPERATIONS FOR AS

I MICROOPERA	TION	I F1	I S1	I F2	IF3	I S 3	IF4	I CP	
I ASLL		I	I I	I I I	I	I I I	I 79	I 2 1	I SET THE AS TO LOGICAL LEFT SHIFT
I ASLR		I I	I	I	I	I	I 80	I 2	I SET THE AS TO LOGICAL RIGHT SHIFT
I AS(V)SC			I	I	I 67	I I	I	1 2	I CLEAR AS(V)S
I AS(V)S+1		I	1	I	I 65	I	I	1 2 1	I INCREMENT AS(V)S
I AS(V)S-1		I	I	I	I 66	I I	I	I 2 1	I DECREMENT AS(V)S
I AS(V)S#=		I 79	I ++	I	I	I	I 78	I 2	I LOAD AS(V)S FROM CM/OD/SB/SG
I AS(0)S#=		I 77	I ++	I	I	I	I 76	1 2 1	I LOAD AS(D)S FROM CM/OD/SB/SG
I AS(15)SI=		I 78	I ++	I	I	I	1 77	I 2	I LOAD AS(15)S FROM CM/OD/SB/SG
1			1	1	1		1	11	

MICROOPERATIONS FOR BS

I MICROOPERATION	I F1	I S1	I F2	I F3	1 53	I F4	I CP	I	Į
I BSPC	I 97	I	I	I	I	I	1 2	I CLEAR BSSG POINTER	I
I BSP+1	I 95	I I	I I	I	I	I	1 2	I INCREMENT BSP	I
I 9SP-1	96	I	I I	I	[I	1 2	I DECREMENT BSP	I
I BSP :=	I 94	I ++	I	I	I	I	I 2	I LOAD BSSG PCINTER FROM CM/0D/S1/S2	I
I BSSG = SB	I	I	I	I	I	I 105	I 1	I LOAD BSSG FROM SB	1
I 9SS1#=	I 98	I ++	I I I	I	I	I	I 2	I LOAD BSS1 FROM CM/OD/S1/S2	1
I BSS2#=BSP	I	I	I	I 106	I	I	I 1	I LOAD ESS2 FROM ESP	I
I 955#=	I 109	1	I 56	I 120	I ++	I	1 2	I LOAD BSS FRCM S3	1
1	1	1	1	1		·	1	1	1

MICROOPERATIONS FOR CS

An an an and the second

I	MICROOPERATION	E F1]	I S1	IF2	IF3	I S3	I F4 1	CP	I
I	CSLL	I	I	I	I	I	I 86	2	I SET AS,DS AND VS TO LOGICAL LEFT SHIFT
I	CSLR		I	I I	I	I	I 87 I	2	I SET AS, DS AND VS TO LOGICAL RIGHT SHIFT
I	CS°C		I	I	1 74	I	I	2	I CLEAR CSP
I	CSP+1	[]	I	I	1 72	I	I I	2	I INCREMENT CSP
I	CSP-1	I	I	I	I 73	I I	I I	2	I DECREMENT CSP
I	C SP =	[]	I .	[I 71	I ++	I I	2	I LOAD CSP FROM CM/OD/S1/S2
I	CSSG =SB	[]	I	I 98	I	I	I	1	I LOAD CSSG FROM SB
Ŧ	CSS11=			78	I75-		}	2_	I I LOAD CSS1 FROM CM/OD/S1/S2
Ī	CS52#=CSP	122	I I	[I 104	I	I . 1	1	I LOAD CSS2 FROM CSP
I	CS(V)SC		I	[I 76	I	I I	2	I CLEAR AS(V)S,VS(V)S AND DS(V+1#V)S
Ī	CS(V)SI=	91	I ++ I	[I	I	I I	2	I LOAD AS(V)S,VS(V)S,DS(V+1:V)S FROM CH/OD/SB/SG
I	CS(0)S#=	69	I ++	I	I	I	I]	2	I LOAD AS(0)S,VS(0S),DS(1:0)S FROM CM/OD/SB/SG
I	CS(15)SI=	90	I ++	I	I	I	I]	2	I LOAD AS(15)S,VS(15)S,OS(15:14)S FROM CM/0D/SB/SG
1					;		13		[

and a second second second second second

MICPOOPERATIONS FOR BM

I MICROOPERATION	L F1	I S1	I F2	I F3] T	53	IF4	I CP]		I
I SMPPC		I	I I	I 54 1		I I	I 2 1	CLEAR 8MPP	I
I 9MPP+1	[I	I I I	I 52		I	I 2 1	I INCREMENT BMPP	ļ
I BMPP-1	I	I	I	I 53 I		I	1 2 1	DECREMENT BMPP	ļ
I BMPPt=	I	I	I 	I 51]	++	I	I 2 I	LOAD BMPP FROM CM/00/S1/S2	I
I RMºS18=	I	I	I 67	I 55 I	++	I I	I 2 1	L LOAD BHPS1 FROM CM/OD/S1/S2	1
I BMPS21=BMPP	I 120	I	I	I I		Ĭ	I 1 1	LOAD BMPS2 FROM BMPP	i
I RMPI=SB	I I I	I	I 96	I	[I	I 1 I	I LOAD BMP WITH SB(3+D)	1
I MAPC	I 67	I	I 66	I I		I 67	I 2 I	I CLEAR MAP	I
I MAP+1	I 65	1	I 64	I		L 65	1 2 1	I INCREMENT MAP	I
I MAP-1	I 66	I	I 65	I. I		I 66	1 2 1	DECREMENT MAP	1
I MAP :=	I 64	I ++	I	I i i		I 64	1 2 1	LOAD MAP FROM CM/OD/SB	I
I MBPC	I 71	I	I	1 50	[I 71	I 2]	I CLEAR MBP	I
I MBP+1	I 69	I	I I T	I 48	[I 69	I 2 I	I INCREMENT M&P	Ĩ
I MBP-1	I 70	I	I	I 49 I	[I 70	I 2 I	DECREMENT MBP	I
I M8P I =	I 68	I ++	I	I I	[I 68	1 2 1	LOAD MBP FROM CM/OD/SB	I
· · · · · · · · · · · · · · · · · · ·	·	1-2	T	T 2 1			T 1		τ.

MICROOPERATIONS FOR CA

I MICROOPERATION	F1 1	1 51	I F2	I F3	53	I F4	CP	I 	I
I CAC I	35			1 34	[I 43 I	2	CLEAR CA	I.
I CASPC		I	1 34	I	[I I	[2	I CLEAR CASP	Ĩ
I CASP+1 I			32	I I	[I i	2	I INCREMENT CASP	I
I CASP-1		[1 33	I	[I I	2	L DECREMENT CASP	I
I CAST=CA			51	I I	[I I	[1	L LOAD CA SAVE RG FROM CA	1
I CA+1	33			1 32	[[I 41 I	2	I INCREMENT CA	I
I CA-1	34	[[[1 33		I 42	2	I DECREMENT CA	I
I CA*= 1	32	[++	[I	[[I 40 I	2	LOAD CA FROM CM/OD/SB/CAS	I

MICROOPERATIONS FOR CB

I	MICROOPERATION	F1	I S1	I F2	I F3	I S3	I F4]	СР	I	I
I	CBC	39	I	1 37	I I	I	47	2	I CLEAR CB	i
Ŧ	CBSPC		Į		37	ŧ	·	2	CLEAR CBSP	Ī
ī	CBSP+1	[I I	I	1 35	Į į	L I	[2]	I INCREMENT COSP	I
I	CBSP-1		I	I	I 36	I	[]	2	I DECREMENT CESP	I
I	CBS # =CB	[I	I	I 46	I	I	I 1	I LOAD CB SAVE RG FROM CB	i
I	CB+1	37	I	I 35	I	I	I 45	2	I INCREMENT CB	I
I	C8-1	38	I	I 36	I	I	I 46	2	I DECREMENT CB	Ī
I	CB1 =	36	I ++	I	I	I	I 44	1 2	I LOAD CB FROM CM/SB/CBS	Ī
										-

MICROOPERATIONS FOR DS

I MIDROCPERATION	I F1	I S1	I F2	I F3	53	[F4]	CP 1	I
I OSLL	I	I	I	I I		84	21	SET DS TO LOGICAL LEFT SHIFT
I DSLR	I	I	I	I		85	21	SET DS TO LOGICAL RIGHT SHIFT
I DS(V)SC	I	I	I I	I 70			21	CLEAR DS(V)S
I DS(V)S+1	I	I	I .	I 68	[L	21	INCREMENT DS(V)S
I DS(V)S-1	I	I	I	I 69	[I	2	DECREMENT DS(V)S
I DS(V)SI=	I 88	I ++	I	I	[2	LOAD DS(V)S FROM CM/OD/SB/SG
I OS(15#14)S#=	I 87	I ++	I	I I	[I I	1 2 1	L LOAD DS(15:14)S FROM CM/OD/SB/SG
I OS(1:0)St=	I 86	I ++	I	I	[I	1 2 1	I LOAD DS(1:0)S FROM CM/0D/S8/SG

the state of the second st

1

A REAL PROPERTY AND A REAL

MICROOPERATIONS FOR INPUT

I	MICROOPERATION	F1 1	S1 3	F2	I F3	I S3 I	[F4]	CP 1	I	I
I	IAA	107 1		86	I		[98]	21	I ACTIVATE PORT A	I
I	IAOC 1		[108	I	I I		[1]	I CLEAR IAD	I
I	IAD+1 I			107	I	[]	[]	1	I INCREMENT IAD	I
I	I AO-1		I	L 115	I	I	I I	1 1	I DECREMENT IAD	I
I	== 0AI	119 1	++		I	[]		[1]	I LOAD IAD FROM CM/OD/SB	I
I	IBA	108		87	I	I	I 99 I	2	I ACTIVATE PORT B	Ī
I	1800		I	L 110	I	I	I I	[1	I CLEAR IBD	I
I	IBD+1		1	I 109	I	I	I I	[1]	I INCREMENT IBO	I
I	I 80-1		I	I 116	I	I J		1 1	I DECREMENT IAD	Ì
I	I BD I =	118	I ++	I	I	I	[]	[1	I LOAU IBD FRCM CM/OD/SB	Î
T					1				• • • • • • • • • • • • • • • • • • • •	*

MICROOPERATIONS FOR KC AND KD

I	MICROOPERATION	F1	I S1	I F2	I F3	53	I F4 I	CP 1	I 	I I
I I	KCC	[[I	I 13	I]	[]	[]	1	CLEAR KC	I
I I	KC1=	[[I I	I 11	II	I	I I	11	I LOAD KC WITH SELECTED CONDITION	I I
I I	KDC	[I I	I I 6	I I	I	I I	[1]	I CLEAR KD	I I
I	KD1=	I	I I	I I	I I	I	1 7	[1]	I LOAD KD WITH SELECTED CONDITION	I I
I	SETKC	I I	I	I 2	I	I	I	1	I SET KC IE KCI=1	ĩ
I	SETKD	I I	I I	I I	I	I	I 5	1	I SET KD IE KD\$=1	I I
T		[1	1	1	1	T		T === == = = = = = = = = = = = = = = =	

MICROOPERATIONS FOR LA

I MICROOPERATION	I F1	1 51	I F2	I F 3	53	I F4 1	CP 1	I I
I LAPC	I 30	I	I	I I	[1 34	2	I CLEAR LAP I
I LAP+1	I 28	I	I 26	1	[I 32	21	I INCREMENT LAP I
I LAP-1	I 29	1	1 27	I	[1 33	21	DECREMENT LAP I
I LAP :=	1 27	I ++	I	I I	[I I	21	LOAD LAP FROM CM/OD/S1/S2
I LAS1 #=	I 31	I ++	I	I	[1 35	11	LOAD LAS1 FROM CM/OD/S1/S2
I LAG2 = LAP	I	1	I I	1 45	[1	1	L LOAD LAS2 FROM LAP
I LAI="SB	1	1	I	I		1 60		LOAD LA WITH INVERTED SB

MICROOPERATIONS FOR LB

I	MICROOPERATION	I F	1	I S1 2	I F2	I F3	t S3	I F4	CP 1	I	I
I	LBPC	I		I I	I .	I 30	[I 38	[2]	I CLEAR LBP	1
İ.	L8P+1	[I 1	28	I 28	[I 36	2	I INCREMENT LBP	I
I	LBP-1	[[I	I 29	1 29	I	1 37	1 2 1	I DECREMENT LBP	I
I	L 8º 1 =	L L		I 1	[1 27	[++	I	I 2 1	I LOAD LBP FROM CM/OD/S1/S2	I
Į.	L851#=	I		I	I 30	I 31	[++	I	[2]	I LOAD LBS1 FROM CM/OD/S1/S2	1
I	L8S2#=L8P	5	7	I I	[I	[I	[1]	I LOAD LBS2 FROM LBP	I
I	LB‡="SB	I		I I	I 50	I	I	I	1 2 1	L LOAD LB WITH INVERTED SB	I
τ.				1		1	1	1			τ.

MICROOPERATIONS FOR LR

I	MICROOPERATION	E F1	I S1	I F2	I F3	I S3	I F4	I CP	I	1
i	LRIPC	75	I	I	I	I	I	I 2	I CLEAR LRIP	1
I	LRIP+1	73	I	I	I I	I	I	I 2	I INCREMENT LRIP	I
Ì	LRIP-1	74	I	I	1 1	I	I	1 5	I DECREMENT LRIP	1
I	LRIP#=DS	72	1	I	1	I	I	I 2	I LOAD LRIP WITH DS(V+1#V)	I
Î	LROPC		I	I	I 	I	1 75	I 2	I CLEAR LROP	I
Î	LROP+1		I I	I I	I	I	1 73	I 2	I INCREMENT LROP	I
I	LROP-1		I	I I I	I	I	I 74	L 2	I DECREMENT LRIP	I
I	LROP#=DS		I	I	I	I	1 72	1 2	I LOAD LROP WITH DS(V+1:V)	I
I	LRPC		I	I 71	I 59	I	I	1 2	I CLEAR BOTH LRIP AND LROP	I
i	LRP+1 I		t 1	69	1 57	I	I	I 2	I INCREMENT BOTH LRIP AND LROP	I
Ī	LPP-1		I	I 70	I 58	I	I	I 2	I DEGREMENT BOTH LRIP AND LROP	1
I	LRP #=DS I		[]	68	1 56	I	I	I 2	I LOAD LRIP AND LROP WITH DS(V+1#V)	I
T.										

and the second secon

MICROOPERATIONS FOR MS

I MICROOPERATION	[F1]	[51]	IF2	I F3]	53	[F4]	CP 1	
MSAC	L 43 1		42	I I		50	21	CLEAR MSA
I MSAPC	I 47	I	I	I		I	1 2 1	CLEAR MSAP
I MSAP+1	I 45	I	I	I	[I I	2	INCREMENT MSAP
I MSAP-1	I 46	I	I	I		I	1 2 1	DECREMENT MSAP
I MSAP I=	I 44	I ++	I	I	[I	1 2 1	LOAD MSAP FROM CH/OD/S1/S2
I MSASG8=MSA	I 58	I	I	I	[61		LOAD MSASG FROM MSA
I MS451#=	I 48	I ++	I	I	[I 51	1 2 1	I LOAD MSAS1 FROM CM/OD/S1/S2
I MSA + 1	I 41	I	I 40	1	I	I 48	I 2]	I INCREMENT MSA
I MSA-1	I 42	I	I 41	I	[I 49	1 2 1	DECREMENT MSA
I MSA .=	I 40	I ++	I	I	[[[1 2 1	LOAD MSA FROM CM/OD/SU/SG
1	1	1	1	1		1 .		

MICROOPERATIONS FOR OUTPUT

and the second second

I MICROOPERATION 1	F1]	51	I F2	I F3	53	E F4	CP	I
I OAA I	52	++	[I 102		100	2	I ACTIVATE PORT A
I OCAD	[I	I 109	I	I I	[1	I CLEAR OAD
I OAD+1			[I 115	L		1	I INCREMENT OAD I
I OAD-1	[]	[]	L	I 116	[]	[[1	I DECREMENT OAD
I OAD := 1	[[]	I	I 108	[++]	[]	1	I LOAD OAD FROM CM/OD/SB I
I OAR I		[]	L 92	I	[[]	2	I DEACTIVATE PORT A
I OBA	53	. ++	I 88	I	[101	2	I ACTIVATE PORT B
I OBDC			I 111	I I	[[1	I CLEAR OBD
I 080+1	[[]	I 117	I	I	[1	I INCREMENT OBD
I 080-1		[I 118	I	[[1	I DECREMENT OBD I
I 090 # = 1	L	L .	I I	I 110	I ++	I	1	I LOAD OBD FROM CM/OD/SB
I 092 I			I 93	I	[[S	I DEACTIVATE PORT B
I OCA	54	I ++	I	I 103	I	102	2	I ACTIVATE PORT C I
I OCOC	1	I	I	I 112	I	I	1	I CLEAR OCD I
I 0CJ+1 I			I	I 117	I	I	1	I INCREMENT OCD I
I 0C0-1			I I	I 118	I	I	1 1	I DECREMENT OCD I
I OCD # = 1		[I	I 111	I ++	I	1	I LOAD OCD FROM CM/OD/SB I
I OCR	I	I	I 94	I	I	I .	2	I DECATIVATE PORT C I
I OCI = BUS			1 112	I	I	[1	I LOAD OC FROM BUS(1540) I
I MICROOPERATION	I F1	1 51	I F2	I F 3	I S3	I F4	Г СР	
I ODA	1 55	[++	I 89	I	I	I 103	1 2	I ACTIVATE PORT D
I ODDC	1	I	I 113	I	I	I	L 1	I CLEAR OCD I
I 000+1	I	I	I 119	I	I	I	I 1	I INCREMENT ODD I
I 0CD-1	I	I	I 120	I	I I	I I	I 1	I DECREMENT ODD I
I 000 t =	I	I I	I	I 113	I ++	I I	I 1	I LOAD ODD FROM CM/ODSB
I ODR	I	I I	I 95	I	I	I I	1 2	I DEACTIVATE PORT D I
I ODI=BUS	I	I	I 114	I	I	I	I 1	I LOAD OD FROM BUS(15:0)

The second second and an and the second second

MICROOPERATIONS FOR PM

I MICROOPERATION	I F1	IS1	L F2	L F 3	E \$3 1	[F4]	I CP	I
I PABC	I	I I		91		[I 2	I CLEAR PA AND PB POINTER
I PABPPC	I	[95			I 2	I CLEAR PABPP
I PA3PP+1	I	I	I	1 93	[1 2	I INCREMENT PABPP
I PA3PP-1	I	[]		94	[1 2	I DECKEMENT PABPP
I PABPP:=	I	I .	I	1 92	[++]	[I 2	I LOAD PABPP FROM CM/OD/S1/S2
I PA3PS1I=	I I	I	84	I 96	[[++]	[I 2	I LOAD PABPS1 FROM CM/OD/S1/S2
I PABPS21=PABPP	I 126	1			[]		I 1	I LOAD PABPS2 FROM PABPP
I PA3PI=SB	I	I	106	[[]		Į 1	I LOAD PABP FROM SB
I PA3+1	I	I I		89	[]		1 2	I INCREMENT PAP AND PBP
I PA3-1	I	I		90	[[I 2	I DECREMENT PAP AND PBP
I PAPC	I 102	I				94	1 2	I CLEAR PA POINTER
I PAP+1	I 100	I			[]	92	1 2	I INCREMENT PAP
I PAP-1	I 101	I	[[]	[]	93	1 2	I DECREMENT PAP
I_PAP ! =	I	H		[]	[]		<u>I</u> 2_	LOAD PA POINTER FROM CM/OD/SB
I PA:= "BUS	I	Į į		107			I 1	I LOAD PA WITH THE INVERTED BUS(15:0)
I PBPC	I 106	I		[97	1 2	I CLEAR PB POINTER
I PBP+1	I 104	I			[]	95	1 2	I INCREMENT PBP
I PBP-1	1 105	i i				96	1 2	I DECREMENT PBP
I PBP #=	I 103	I ++ :	[[]	[]		I 2	L LOAD PB POINTER FROM CM/OD/SB
I MICROOPERATION	I F1	I S1	F2	I F 3	53	F4	I CP	
I PBI = "BUS	I	I	1	114			I 1	I LOAD PB WITH THE INVERTED BUS(15‡0)
I PGPC	I	I		87			1 2	I CLEAR PGSG POINTER
I PGP+1	I	I	[[1 85	[I 2	I INCREMENT PGSG POINTER
I PGP-1	I	I I	[I 86		l .	I 2	DECREMENT PGSG POINTER
I PGP :=	I	I	1	L 84	[++]		I 2	I LOAD PGSG POINTER FROM CM/OD/S1/S2
I PGSC	I I	I	82	[]	[]	91	1 2	CLEAR PGS
I PGSG =SB	I	Í	105	I			I 1	LOAD PGSG FROM SB
I PGS11=	I	1	83	88	[++]		I 2	LOAD PGS1 FROM CM/OD/S1/S2
I PGS2#=PGP	I 125	1	[I	[]		I 1	L LOAD PGS2 FROM PGP
I PGS+1	I	I	80		[]	89	1 2	I INCREMENT PGS
I PGS-1	I	I	1 81	[]		90	1 2	DECREMENT PGS
I PGS =	I	I	I	83	[++]		1 2	LOAD PGS WITH S3
			L				· · · · · ·	

MICROOPERATIONS FOR SA

I	MICROOPERATION	E F1	I S1	I F2	IF3	I S3	I F4 1	CP	I	I
I	SAC		I	I	I	I	I 3	[1	I CLEAR SAVE ADDRESS	I
I	SA+1	I	I	I	I	I	I 1	I 1	I INCREMENT SA	I
I	SA-1	[I	I	I	I	I 2	1	I DECREMENT SA	I
I	SA#=SB	I	I	I 1	I	I	I	2	LOAD SA FROM SB(11#0)	I
1			1	1	1	1	1	マフ	•	-

MICROOPERATIONS FOR CON-STORE

1	MICROOPERATION	F1]	S1 1	E F2	[F 3]	53	F4	CP :	I 	I
1	CSLOAD			6		[]		1	I LOAD CONTROL STORE AND CHOOSE HERE+1 AS NEXT	I
1	LCC	[[]	I	5	[[1]	I CLEAR LC	I

MICROOPERATIONS FOR WC

I	MICROCPERATION 1	F1	1 51	I F2	I F3	I S3 I	E F4	I CP I	I I
I	WCGS		I	I	I 44	I I	I	I 1	I LOAD WAGS AND WBGS
I.	wcus		I	I 49	I	I I		[1]	I LOAD WAUS AND WBUS
I	WCU+1		I	I	I	I	1 28	1 2	I INCREMENT WAU AND WOU I
I	WCU-1		I	I	I	Į į	29	I 2	I DECREMENT WAU AND WBU
1.			1	I	1	1	L	1	T

and a state of the state of the state of the

MICROOPERATIONS FOR VS

1	MICROOPERATION	F1	1 51	I F 2	I F3	E S3	I F4 1	I CP I	I	I
Î	VSLL		I	1 76	1	[I I	[2]	I SET VS TO LOGICAL LEFT SHIFT	- I I
I	VSLR		[77	I	[I I	[2]	I SET VS TO LOGICAL RIGHT SHIFT	-I 1
Î	VS(V)SC 1	85	I	I	I	[I I	1 2 1	I CLEAR VS(V)S	-1
I	VS(V)S+1	83	I I	[[I I		I I	[2]	I INCREMENT VS(V)S	-I I
I	VS(V)S-1	84		[I	[I I	21	DECREMENT VS(V)S	-1 I
I	VS(V)S8= 1	82	[++	I	I	t :	I 83 I	[2]	LOAD VS(V)S FROM CM/OD/SB/SG	·1 I
I	VS(0)St=	80	1 ++	[I		I 81 I	[2]	LOAD VS(0)S FROM CM/00/SB/SG	- I I
I	VS(15)SI=	81	[++	I I	I	[I 82 J	L 2 1	L LOAD VS(15)S FROM CM/OD/SB/SG	I
+					· · · · · · · · · · · · · · · · · · ·			1		• 1

MICROOPERATIONS FOR WAU

I	MICROOPERATION	[F1	I S1	I F2	I F3	I S3	I F4	CP 1		I
I	WAUC	19	I	I	I	I	I 18	2	I CLEAR WAU POINTER	I
I	WAUSPC		I	I	I	I	21	[2]	I CLEAR WAUSG POINTER	I.
İ	WAUSP+1		I	I	I	I	I 19	[2]	I INCREMENT WAUSP	I
I	WAUSP-1		I	I	I	I	I 20	2	I DECREMENT WAUSP	L
i	WAUS . = WAU	i i	I	I	I	I I	L 58	1 1	L LOAD WAUS FROM WAU	I
I	WAU+1	17	I	I	I I	I I	L 16	2	I INCREMENT WAU	I
I	WAJ-1	18	I	I	I	I I	17	2 1	DECREMENT WAU	I
I	WAU 8 =	16	I ++	I	I I	[]		2	I LOAD WAU FROM CM/OD/SB/US	Ľ
			1	1	1					1

MICROOPERATIONS FOR WAG

I	MICROOPERATION	I F1	I S1 .	I F2	I F3	E S3	I F4	I CP I	I	I
Ī	WAGC	I	[L I	I 19	[I	21	I CLEAR WAG POINTER	Ĩ
İ	WASSPC	24						2	CLEAR WAGSG POINTER	Ŧ
I	WAGSP+1	1 22	I 1	I	I I	- [[I I	[2]	I INCREMENT WAGSP	I
İ	WAGSP-1	1 23	I	I	I	[[I	[2]	I DECREMENT WAGSP	I
I	WAGS 8=WAG	I 56	I .	I	I	[I		L LOAD WAGS FROM WAG	I I
I	WAG+1	I	I	I	I 17	[I	21	I INCREMENT WAG	Ĩ
I	WAG-1	I	I	I	I 18	I	I	2 2 1	I DECREMENT WAG	Ĩ
I	HAG I =	I	I	I	I 16	[++	I I	21	L LOAD WAG POINTER FROM CM/OD/S8/SG	I
τ.		L	1		1		1	1		· •

MICROOPERATIONS FOR WA COUPLED

I MICROOPERATION	[F1	I S1	I F2	I F3	I S3	I F4	CP	I
I CPL A		1	I	I	I	I 56	1	I COUPLE WAU AND WAG
I UNCPL A		[[I	I	I 57	[1	I UNCOUPLE WAU AND WAG
I WAPC	21	[[I	I	I	2	I CLEAR WAU POINTER AND WAG POINTER
I WAPSPC		[[I	I	1 24	L 2 1	I CLEAR WAP AND WAG
I WAPSP+1	[L	I	I I	I	22	2	I INCREMENT WAGSP AND WAUSP
I WAPSP-1			I	I	I	I 23	1 2	I DECREMENT WAGSP AND WAUSP
I WAPS I = WAP			[I	I	I 59	[1]	I LOAD WAGS AND WAUS FROM WAG AND WAU RESPECTIVELY
I WAPt= 1	20	[++	I	I	I ++	I	1 2	I LOAD WAU FROM CM/OD/SB/US,WAG FROM CM/OD/SB/GS

MICROOPERATIONS FOR WEU

I MICR	DOPERATION	[F1	I S1	I F2	I F 3	53	[F4]	CP 1	I
I MBUC		[I	I 18	I	I	27	2	I CLEAR WBU PCINTER
I WRUS	PC	I	I	I 25	I	I	I	[2]	I CLEAR WBUSG POINTER
I WBUS	P+1	I	I	I 23	I	I	I	2	I INCREMENT WBUSP
I WBUS	P-1	[I	1 24	I	I	I	5	I DECREMENT WBUSP
I HBUS	ŧ=₩8U	[I	I 48	I	I	I	1	I LOAD WBUS FROM WBU
I WBU+	1	[I	I 16	I	[25	2	L INCREMENT WAU
I WBU-	1	[I	I 17	I	I	26	2	L DECREMENT WAU
I WBU :			I		20	<u>++</u>		2	LOAD WBU POINTER FROM CM/OD/SE/US

and a second second second second second second second second second second second second second second second

MICROOPERATIONS.FOR WRG

1 2 0

I WBGC I	[I :	1 21	I	I	[1 2	I CLEAR WBG POINTER I	
I WBGSPC I		1	I	I 23	I I	[[2]	I CLEAR WBGSG POINTER	
I WBGSP+1	1	I	I	I 21	I	L	1 2	I INCREMENT WBGSP	
I WBGSP-1 I		I I	I I	1 22	I		[2]	I DECREMENT WBG SP I	
IWBGSI=WBG I		I	I	I 42	I	I	L 1	I LOAD WBGS FROM WBG	
I WBG+1		I	I 19	I	I	[[[L 2	I INCREMENT WBG I	
I WBG-1 I		I	I 20	I	I	I	2	I DECREMENT WBG I	
W BG 1 =	25						<u></u>	LOAD WAG POINTER FROM CM/OD/SE/GS	
IIIIIII									

_____1

			,					
MICROOPERATION	I F1	I S1	I F2	I F 3	I S3	I F4	I CP	I I
CPL B	Ī	I	I	I 40	I	I	I 1	I COUPLE WBU AND WBG
UNCPL B	I	I	I	I 41	I	I	I 1	I UNCOUPLE WBU AND WBG
WBPC	I	I	I 22	I I	I	I	I 2	I CLEAR WBP POINTER AND WBG POINTER
WBPSPC	I	I	I	I 26	I .	I	1 2	I CLEAR WBP AND WBG
WBPSP+1	I	I	I	1 24	I	I	1 2	I INCREMENT WEGSP AND WBUSP
WBPSP-1	I	I	I	1 25	I	I I	I 2	I DECREMENT WBGSP AND WBUSP
WEPS\$=WBP	I	I	I	1 4 3	I	I	I 1	I LOAD WBUS AND WBGS FROM WBG AND WBU RESPECTIVELY
WBP : =	I 26	I ++	I	I	I ++	I	I 2	I LOAD WBU FROM CM/OD/SB/US,WBG FROM CM/OD/SB/GS
	1	1	1	1	1	1	1	1

MICROOPERATIONS FOR CUAL

I MICROOPERATION	I F1	[S1]	[F2]	F 3	L S3	L F4 1	CP 1	I
I CUALF:=	I	1	[]	1		L 1	1 1	L LOAD CUALF WITH DATA FROM F4
I SCJALFB	I 1	I	[]		[[]	1 1	I SET CUALF TO B
I SCUALF+	I	[[]	2		[]	1	I SET CUALF TO A+B
1	[L	[]		[[]	[]	1

MICROOPERATIONS FOR RA

I MICROOPERA	TION 1	F1	I S 1	I F2	I F 3	I S3	IF4	I CP I	[
I RAPC	1		[I 4	I	I	I	I 1	I CLEAR RA POINTER
I RA+	[]		[I 2	I	I I	I I I I I I I I I I I I I I I I I I I	I 1 1	L DECREMENT RA POINTER
I RA+	1	2	1	I 3	I 3	I	1	L 1 1	I INCREMENT RA POINTER AND THEN LOAD RA

MICROOPERATIONS FOR RB

I	MICROOPERATION	[F1	I S1	I F2	I F3	I S3 1	LF4	I CP I	I	I
Î	RBPC	5	I	I	I	I	[I 1	I CLEAR RB POINTER	I
I	RB+	3	I	I	1	I I		I 1]	DECREMENT RB POINTER	I
Ĩ	R8+	. 4	I	I 5	I 4	I	1	I 1	I INCREMENT RB POINTER AND THEN LOAD RB	I
+			-1	1	1	T1	L	11		í

Abbreviation	Interpretation	Page
A _t , A _f	Address Specifications	15
AL	Arithmetical Logical Unit	35
ALF	AL Function and Carry-in Register	37
ALP	ALRG Pointer	37
ALSG	AL Standard Group	37
ALS1	ALSG Save1 Pointer	37
ALS2	ALSG Save2 Pointer	37
AS	Accumulator Shifter	40
BD	Bus Destination	11
BISB	B-Input Selection Bits	76
ВМ	Bus Masks	24
BMP	Bus Mask Pointer Standard Group	27
ВМРР	BMP Pointer	28
BMPS1	BMP Save1 Register	28
BMPS2	BMP Save2 Register	28
BS	Bus Shifter	10
BSP	BS Standard Group Pointer	21
BSSG	Bus Shifter Standard Group	20
BSS	Bus Shifter Selection Register	20
BSS1	BS Save1 Register	21
BSS2	BS Save2 Register	22
BUS	the BUS	10
СА	Counter A	8
CAS	Counter A Save Registers	9
CASP	Counter A Save Register Pointer	9
СВ	Counter B	92
CBS	Counter B Save Regsiters	92
CBSP	Counter B Save Register Pointer	93

Table of First Occurrance of Abbreviations and Symbols (not including conditions or microoperations)

Abbreviation	Interpretation	Page
CISB	Carry-in Selection Bit	74
cs	Common Shifter	54
CSB	Condition Selection Bits	89
CSP	CSSG Pointer	55
CSSG	Common Shifter Standard Group	54
CSS1	CSSG Save1 Register	55
CSS2	CSSG Save2 Register	55
cu	Control Unit	70
CUAL	Control Unit Arithmetical Logical Unit	72
CUALF	CUAL Function Register	73
DESTINA-		
TION	Bus Destination, BD	11
DS	Double Shifter	48
IA	Input Port A	61
IAD	IA Device Register	61
IB	Input Port B	61
IBD	IB Device Register	62
КА	Control Panel Switch KA	84
КВ	Control Panel Switch KB	84
кс	Internal Flag KC	84
KD	Internal Flag KD	84
LA	Loading Masks A	56
LAP	LA Pointer	56
LAS1	LA Save1 Register	58
LAS2	LA Save 2 Register	58
LB	Loading Masks B	56
LBP	LB Pointer	58
LBS1	LB Save1 Register	58
LBS2	LB Save2 Register	58
LR	Local Registers	38
		1

Abbreviation	Interpretation	Page
	Local Registers Input Pointer	38
LROP	Local Registers Output Pointer	38
LRP	LRIP and LROP	40
ма	Mask A Registers	25
MAP	MA Pointer	26
MB	Mask B Registers	25
MBP	MB Pointer	27
MS	Main Store	93
MSA	Main Store Address	93
MSAP	MSASG Pointer	94
MSASG	Main Store Address Standard Group	94
MSA S1	MSASG Save1 Register	95
MSA S2	MSASG Save2 Register	95
OA	Output Port A	64
OAD	OA Device Register	64
OB	Output Port B	64
OBD	OB Device Register	65
oc	Output Port C	64
OCD	OC Device Register	65
OD	Output Port D	64
ODD	OD Device Register	65
	Postshift Mask & Registers	30
	Postshift AB Pointen	33
	PA Pointer	33
	Postshift Mask B Registers	99
	PB Pointer	100
PG	Postshift Mask Generator	30
PGP	PGSG Pointer	33
PGSG	Postshift Mask Generator Standard Group	33
PGS	Postshift Mask Generation Selection Reg.	32
PGS1	PGSG Save1 Register	33
PGS2	PGSG Save2 Register	33
PM	Postshift Masks	28

Abbreviation	Interpretation	Page
RA	Return Jump Stack A	77
RAP	Return Jump Stack A Pointer	78
RB	Return Jump Stack B	77
RBP	Return Jump Stack B Pointer	81
RG	Register Group	6
RGP	Register Group Pointer	6
SA	Save Address Register	70
SB	Shifted Bus	10
SG	Standard Group	22
"Shifters"	AS, VS, and DS	50
SOURCE	the input to the BUS	11
V	The Variable Bit	41
VS	Variable Width Shifter	46
WA	Working Registers A	10
WAG	Working Registers A Group Pointer	97
WAGS	WAG Save Registers	97
WAP	WA Pointer	12
WAPS	WA Pointer Save Registers	13
WAPSP	WAPS Pointer	14
WAU	Working Registers A Unit Pointer	97
WAUS	WAU Save Registers	97
WB	Working Registers B	10
WBP	WB Pointer	14
WBPS	WB Pointer Save Registers	14
WBPSP	WBPS Pointer	14
1		1

Figure no.	Title	Page
2.1.	RIKKE 1 System	5
2.2.	Typical Register Group	6
2. 3.	Counter A, CA	8
2.4.	Sub-system of the Bus Structure	11
2.5.	Working Registers, A, WA	13
2.6.	Bus Shifter, BS	19
2.7.	Typical Standard Group	22
2.8.	Expanded Bus Structure	24
2.9.	Bus Masks, MA and MB	25
2.10.	Expanded Bus Structure	29
2.11.	Postshift Masks, PA and PG	30
2.12.	Arithmetical Logical Unit, AL	35
2.13.	Local Registers, LR	39
2.14.	Accumulator Shifter, AS	41
2.15.	Expanded Bus Structure	44
2.16.	Variable Width Shifter, VS	47
2.17.	Double Shifter, DS	49
2.18.	Expanded Bus Structure	50
2.19.	Counting Loop for Counting Number of Bit set	
	to 1 in a Word	52
2. 20.	AS, VS, and DS Control	54
2.21.	Expanded Bus Structure	57
2. 22.	Loading Mask Registers A, LA	58
2. 23.	Input Port A, IA	61
2. 24.	Expanded Bus Structure	63
2. 25.	Output Port A, OA	64
2. 2 6.	RIKKE 1 Bus Structure	67
2.27.	Microinstruction Address Bus (Preliminary)	71
2. 28.	Control Unit Arithmetical Logical Unit	73
2.29.	Return Jump Stack A, RA	78
2.30.	The Save Address Register, SA	80
2.31.	Microinstruction Address Bus (Detailed)	82
2.32.	Control Store	83

List of Figures

List of Figures (Continued)

Figure no.	Title	Page
2.33.	Internal Flag KC	85
2.34.	Counter B, CB	92
2.35.	Main Storage Address	94
2.36.	Working Registers A, WA (Detailed)	96
2.37.	Postshift Masks, PA, PB and PG	100
3.1.	Microoperation and Data Field	105

List of Tables

Table no.	Title	Page
2. 1.	Microoperations for the control of an RG	7
2. 2.	Microoperations for the control of CA	. 9
2.3.	Microoperations for control of CAS and CASP	10
2.4.	Microoperations for control of WA and WB	14
2.5.	Microoperations for control of BS	23
2.6.	Microoperations for control of the BM	28
2.7.	Table representing the READ-ONLY-MEMORY	
	containing the 32 Masks for the PG	31
2.8.	Source of Data for Postshift Mask Generation	32
2.9.	Microoperations for the control of PM	33
2.10.	AL Functions	36
2.11.	Microoperations for control of the AL	37
2.12.	Microoperations for control of the LR	40
2.13.	Microoperations for control of the AS	43
2.14.	Microoperations for control of the VS	47
2.15.	Microoperations for control of the DS	49
2.16.	Microoperations for control of CS SG	55
2.17.	Parallel CS Microoperations	55
2.18.	Microoperations for control of LA and LB	58
2.19.	Microoperations for control of IA and IB	62
2. 20.	Microoperations for control of OA and OC	65
2.21.	Microoperations for loading of OC and OD	65
2. 22.	Microinstruction Address Sources	70
2.23.	Carry-in Selection	73
2.24.	B data Selection	76
2. 25.	Microoperations for control of RA	78
2.26.	Microoperations for control of SA	80
2. 27.	Microoperations associated with the Control Unit	81
2.28.	Microoperations for KC and KD	85
2.29.	Condition List	87
2.30.	Microoperations for control of CB, CBS and CBSP	93

ŝ

List of Tables (Continued)

Table no.	Title	Page
2.31.	Microoperations for MSA, MSASG, MSAP	95
2. 32.	Microoperations for control of the WAU/WBU	
	and WAG/WBG Pointer	97
2. 33.	Microoperations for control of WAUS	
	and WAGS	98
2. 34.	Additional WA and WB Conditions	99
2.35.	Microoperations for control of PB	101
2. 36.	Microoperations for control of PABP	101
3.1.	Symbolic and Binary Notation for SOURCE's	
	and BD's	104
3. 2.	Symbolic and Binary Notations for A_{t} and A_{f}	107
3. 3.	Shift/Load Control Bits	109

References

- "BPL a hardware and software description language",
 by Ole Brun Madsen, RECAU, University of Aarhus,
 Aarhus, Denmark, 1972.
- [2] "KAROLINE, a network computer project",
 by Ole Brun Madsen, RECAU, University of Aarhus,
 Aarhus, Denmark, 1972.

[3] "Microprogramming and Numerical Analysis",

- by Bruce D. Shriver, IEEE Transactions on Electronic Computers, Special Issue on Microprogramming, July 1971.
- [4] "A Small Group of Research Projects in Machine Design for Scientific Computation", by Bruce D. Shriver, Department of Computer Science Report No. 14, University of Aarhus, Aarhus, Denmark, April 1973.
- [5] "The Significance of Microprogramming",
 by R. F. Rosin, to be presented at the International Computing Symposium 1973 in Davos, Switzerland.
- [6] "A Viable Host Machine for Research in Emulation", by Robert Dorin, Department of Computer Science Report 39-72-mu, State University of New York at Buffalo Amherst, New York, 1972.
- [7] "A description of the Mathilda System",
 by Bruce D. Shriver, Department of Computer Science
 Report No. 13, University of Aarhus,
 Aarhus, Denmark, April 1973.
- [8] "A Users Manual for the Simulated Rikke-Mathilda System on the CDC-6400",
 by Ejvind Lynning, Eric Kressel, Hans Ole Sandberg Andersen, Ib Holm Sørensen.

[9]

"The RIKKE-1 Reference Manual", by Eric Kressel and Jørgen Staunstrup, Department of Computer Science Manual No. 7, University of Aarhus, Aarhus, Denmark, April 1974. Micro Archives 6-32 Staunstrup, Jørgen. A description of the RIKKE 1 system / by Jørgen Staunstrup.-- Aarhus, Denmark: Department of Computer Science, Institute of Mathematics, University of Aarhus, 1974. (DAIMI PB-29)

I. Title.