Real-time operating systems struggle with multiple tasks

CAD framework vendors wrestle with standards

High-speed PALs keep pace with today’s processors
SCSI-2 is at your command with Rimfire® 6600 Series Parallel Disk Array Controllers.

Discover unmatched performance and data integrity for mass storage applications—the Rimfire 6600 series of Parallel Disk Array (PDA) Controllers.

The first array controller offering SCSI-2 as its host interface, as well as the first offered as a board level product, the Rimfire 6600 Series supports four data drives plus a single redundant drive. Because all disk data transfers occur in parallel, the array appears to the host as a single SCSI drive. For you, that means excellent performance. Transfer rates and capacity four times that of an individual drive. And exceptional data availability.

In addition, the flexibility of the PDA controller allows the OEM to select drives from many vendors. It's compatible with SCSI, operates with off-the-shelf host adapters and is priced significantly lower than other solutions of equivalent capabilities.

For detailed information on the Rimfire 6600 Series, or other SCSI-2 compatible products, call Ciprico, the industry leader in technology, technical support, customer service and responsibility at 1-800-SCSI-NOW (1-800-727-4669). European customers call our United Kingdom office, (0703) 330 403.
There's Logic To Every Layer!

Look inside the first truly reliable, glitch-free VME backplane and you'll see the logic behind each detail of its design.

Start with the signal layers—four of them—with the most "noise sensitive" lines isolated from the others. The spacing and placement of the layers in this stripline (with embedded microstrip) design was calculated to enhance the backplanes' high frequency bypass characteristics.

It's the quietest backplane ever! Sharply reduced crosstalk is achieved by the increased separation of signal lines—both within and between the layers. Superior decoupling comes from the placement of both ceramic and tantalum capacitors between each slot.

Low inductance, low impedance power distribution is insured by the close proximity of the dual power & ground planes and the strategic placement of power connectors for each voltage across the entire length of the backplane.

There's more logic on the outside. Schottky diode terminations. Interrupt and Bus Grant jumpers accessible from either side. Wire wrap pins with shrouds on the end slots of the J1 and every slot of the J2. Ground pins in between J2 slots to provide I/O cabling with interstitial grounds. And much more.

Choose any size from 2 to 21 slots in separate J1 or J2 or monolithic J1/J2 configurations. Call us today for the inside (and outside) story on the highest performance VME backplanes ever made. It's the logical thing to do.

We'll FAX you the facts. Want the latest data in a hurry? Nothing is faster than Electronic Solutions' "FAX the FACTS" program. Call our 800 number and give us the information you need from us. We'll FAX it to you immediately.

Electronic Solutions
UNIT OF ZERO CORPORATION
6790 Flanders Drive, San Diego, CA 92121
(619) 452-9333 FAX: 619-452-9494
Call Toll Free: (800) 854-7086
In Calif.: (800) 772-7086

CIRCLE NO. 2
Climbing takes skill, experience and teamwork. Reaching the top also takes leadership, forward thinking and focus. Since 1971, Standard Microsystems has applied this philosophy to the design and manufacture of standard and semi-custom integrated circuits.

Today, SMC’s engineering expertise and extensive SuperCell™ library, allows us to offer innovative and timely solutions to your unique application needs. Our portfolio focuses on networking and mass storage controller devices for the computer industry.

The next time you face a networking or mass storage challenge, call SMC. Discover how our cost-effective and technically superior products can help you climb ahead of your competition.

STANDARD MICROSYSTEMS 
CORPORATION

The Standard for LAN and Mass Storage ICs.

35 Marcus Blvd., Hauppauge, NY 11788  (516) 273-5100  Fax (516) 231-6004

SuperCell is a trademark of Standard Microsystems Corporation.

CIRCLE NO. 3
I TECHNOLOGY UPDATES

Integrated Circuits
AMD beats Intel to the punch with single-chip AT motherboard .......................... 28
DSP chip reinforces trend toward parallel multichip solutions .......................... 34
Capturing video for desktop use .......................................................... 40
PLDs catch up to FPGAs in logic capacity and I/O ........................................ 44
Dedicated DSP chips carry high-performance applications .......................... 48

Design and Development Tools
High-speed PCBs pose problems for timing analysis tools ......................... 54

Computers and Subsystems
Forth engine accelerates VME response time .......................................... 62

Software
On-chip test logic aids emulation of complex processors ......................... 68

I TECHNOLOGY AND DESIGN FEATURES

High-speed PALs keep pace with today's processors
Pinout and process advances are propelling TTL and ECL PALs to 5 ns and faster—with BiCMOS parts lurking in the wings ........................................ 75

CAD framework vendors wrestle with standards
Though vendors agree on the open-framework concept, they're still debating what constitutes a truly open standard. And the key issue is who's going to sacrifice what ........................................ 83

COVER STORY
Real-time operating systems struggle with multiple tasks
Large and complex applications are demanding more operating system services, pushing designers toward distributed and multiprocessor solutions. As operating systems suffer growing pains to keep up, some new ways of looking at the problem will be needed ........................................ 92

Valid integrates PLD and FPGA synthesis within system design ................ 130

Computers and Subsystems
960-based VME board offers local expansion bus .................................. 132
CPU boards aid design of multiprocessing transputer nets .................. 134

I NEW PRODUCT HIGHLIGHTS

PRODUCT FOCUS
EPROMs get denser, faster and cheaper to hold PROM market lead .. 111

Integrated Circuits
AMD 29000 family adds on-chip FPU .................................................. 118
Video controller family features integration, speed, flexibility ............ 120

Software
Productivity tools and cross-compilers ease Ada development ............ 126

Valid integrates PLD and FPGA synthesis within system design ........ 130

Computers and Subsystems
960-based VME board offers local expansion bus ................................. 132
CPU boards aid design of multiprocessing transputer nets ............... 134

I DEPARTMENTS

News Briefs ........................................ 8
Editorial ........................................ 12
Calendar ........................................ 16
Advertisers Index .......................... 152

COMPUTER DESIGN OCTOBER 1, 1990 3
The AMP Eurocard.
Don't leave

The AMP Eurocard connector is now manufactured around the world. So all the benefits you expect from AMP—selection, delivery, specials—are that much closer to home, wherever you are. In the U.S., for example, production covers types C, R, B, and Q. Plus half sizes and expanded 3-row versions. You choose the tail configuration you need—including our ACTION-PIN compliant pins. Our latest housing design allows solderless insertion with standard ‘flat rock’ tooling.

AMP Eurocard connectors and packaging are designed with automation in mind, too, with high-temp housings, close tolerance tails. Position data are identical on through-hole and

Available nearby: a variety of AMP Eurocard connector sizes and styles for packaging flexibility in DIN 41612 and IEC 603-2 applications.
made worldwide. home to get it.

Surface-mount housings, for easy tooling transition to SMT designs.

And the support you need to take advantage of all this—from technical expertise to prototypes, to specials, to full systems packaging support—is right in one place, right around the corner.

For technical information or product literature, call 1-800-522-6752. AMP Incorporated, Harrisburg, PA 17105-3608.

For characterized backplane assemblies, contact AMP Packaging Systems, Inc., P.O. Box 9044, Austin, Texas 78766, (512) 244-5100.

This is AMP today.
If You Need Chips that Talk,

**RealVoice™ Synthesizers offer Quality and Affordability**

If you've talked about designing speech synthesizers into your system but think they sound like toys and are too complex and costly to work with, try Oki's RealVoice family of easy-to-use, affordable speech synthesizers, and listen to the difference.

Once you've heard the high-quality, realistic sound, you'll see why so many high-end consumer-interface products use Oki voice chips. Our proprietary ADPCM algorithm provides better than FM signal-to-noise ratio, making them ideal for sophisticated applications like PCs, home and car security systems, point-of-sale advertising, training tools, medical readouts, and more.

Plus these chips are easy to work with and more cost-effective than ever. On-chip features such as a low pass filter and 12-bit D/A reduce costly design time and IC count, yet increase system reliability. Choose from a range of devices: Synthesizers with 5- to 40-second message options, ROMless and OTP-based development chips, a pitch control device, and a solid-state recorder.

We also offer demo boards and our ASE88—a low-cost development system with IBM® PC AT™-based board and software for easy editing and waveform display.

Hearing is believing. Call 1-800-OKI-6388 for samples. See how easy and cost-effective it is to design RealVoice sound features into your system—it's quality that speaks for itself.

*IBM is a registered trademark of International Business Machines. RealVoice is a trademark of Oki Semiconductor. IBM PC AT is a registered trademark of IBM.*
Talk to Oki.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSM6295</td>
<td>4-channel speech synthesizer</td>
</tr>
<tr>
<td>MSM6322</td>
<td>Pitch control IC</td>
</tr>
<tr>
<td>MSM6372</td>
<td>Speech synthesizer with 128K ROM, 5 secs</td>
</tr>
<tr>
<td>MSM6373</td>
<td>Speech synthesizer with 256K ROM, 10 secs</td>
</tr>
<tr>
<td>MSM6374</td>
<td>Speech synthesizer with 512K ROM, 20 secs</td>
</tr>
<tr>
<td>MSM6375</td>
<td>Speech synthesizer with 1M ROM, 40 secs</td>
</tr>
<tr>
<td>MSM6376</td>
<td>Evaluation chip for MSM6372/73/74/75</td>
</tr>
<tr>
<td>MSM6378</td>
<td>Speech synthesizer with 256K OTP ROM</td>
</tr>
<tr>
<td>MSM6388</td>
<td>Solid-state recorder/1M serial register VF</td>
</tr>
</tbody>
</table>

Oki's RealVoice™ Speech Synthesis Family

CA Irvine 714/752-1843, Tarzana 818/774-9091, San Jose 408/244-9666 FL Boca Raton 407/394-6099
GA Norcross 404/448-7111 IL Rolling Meadows 708/870-1400 MA Stoneham 617/279-0293 MI Livonia 313/464-7200
NC Morrisville 919/469-2395 NY Poughkeepsie 914/473-8044 PA Horsham 215/674-9511 TX Richardson 214/690-6868

CIRCLE NO. 5
**NEWS BRIEFS**

**JESSI SRAM development suspended**

The Joint European Submicron Silicon Initiative (JESSI) suffered a setback last month when financially troubled Philips (Eindhoven, The Netherlands)—the number one European semiconductor maker—withdrawn from its role as next-generation SRAM technology developer under JESSI. Since Philips was pursuing that technology alone under JESSI, the European Community is hopeful that its only other SRAM maker, SGS-Thomson (Agrate, Italy and Paris, France), will apply for funds to continue the key JESSI development goal. SGS-Thomson is developing EPROM technology under another JESSI program.

Pursuing its own JESSI objective, Siemens (Munich, Germany) continues 64-Mbit DRAM development with cooperation from IBM (Armonk, NY), a DRAM client of Siemens. Joint development of a 0.5-µm process technology has been under way at IBM’s Advanced Semiconductor Technology Center in East Fishkill, NY, for several months.

Development costs have been estimated by JESSI at roughly $450 million. But with at least 80 percent of the world merchant supply of advanced memories coming from Asia, neither Europe nor the United States figures it can afford not to develop a world-standard 64-Mbit chip. Both Siemens and IBM will market the giant DRAM, expected to be available in 1995.

**Vitesse foresees 1M GaAs transistors**

Long-time gallium-arsenide proponent Vitesse (Camarillo, CA) claims that it has finally broken through one of the barriers that has restrained the use of GaAs digital ICs: limited density. With a new process said to simply a shrink of its existing H-GaAs II technology to 0.6 µm, the vendor says that it can reach densities of 1 million transistors and operating speeds of 1 GHz. This would put most existing microprocessors and many medium-sized memory devices within the reach of GaAs for the first time, making it possible to contemplate all-GaAs workstation CPU boards, for example.

Vitesse says reliability should be excellent because the new process uses the same four-metal, self-aligned gate configuration as its existing process. The company points out that compared with the complexity of most ECL and BiCMOS processes, its own 13-mask-layer process is simple. Yet even as its technology begins to validate its current claims, GaAs still seems to suffer from the hype with which it was announced several years ago.

—Ron Wilson

**Group claims PCB design breakthrough**

A research team at the University of California (Berkeley, CA) has stumbled upon a polymer film that it claims could revolutionize the printed circuit board manufacturing process. The newly discovered method uses a type of photoresistant polymer called arylated poly p-phenylene. The method lets electrical circuits be directly printed in one step instead of the current multistep process. When a negative image of a circuit pattern is placed over a board made of this material and then is exposed to light, the exposed regions of film become conductors, while the unexposed regions act as insulators.

Specialists in the field of board design are taking a wait-and-see attitude toward the film’s performance before judging its importance. Questions regarding the conductivity of the polymer, as well as how fine a pitch it can attain, must be answered before the process gains industry acceptance.

—Mike Donlin

**IBM/Metaphore pact aims to develop operating system link**

Patriot Partners, a new joint venture launched by IBM (Armonk, NY) and Metaphore (Mountain View, CA), is aimed at developing a software technology that would let an application developer write an application once—to the new interface—and then be able to run it on different operating systems. The new software would act as an intermediary between applications and DOS, OS/2 and Unix, a function that could probably be done without incurring much overhead on the newer 32-bit CISC and RISC workstations. The move is seen by many as a way for IBM to reduce its dependence on Microsoft (Redmond, WA) and a way of working out its pique with Microsoft over the delays in delivering OS/2. The delay has aroused suspicions in IBM that, since the introduction of Windows 3.0, Microsoft may be hedging on its pledge that OS/2 would be the operating system of the future for advanced workstations.

—Tom Williams

**Zilog buys into RISC in Germany**

Zilog (Campbell, CA), a company that hasn't exactly been known as an architectural giant since the disappointing showing of the Z8000 nearly a decade ago, is staking out new territory in 32-bit CPU land. Rather than attempt yet another architecture launch on its own—remember the Z80,000, anyone?—the company has purchased the rights to a very compact, extremely fast RISC core from Hyperstone Electronics GMBH (Konstanz, West Germany).

The Hyperstone core, developed by Hyperstone president Otto Mueller, should exactly meet Zilog’s needs for high-end processing. The device is said to crack out 33,000 Dhrystones at 25 MHz and to require only 64,000 mils” for implementation. Such compact speed will be a tremendous asset as Zilog moves its already widely used communications and control products into new performance ranges. The Hyperstone architecture abandons the RISC gospel of fixed-length instructions, relying on many 16-bit instruction codes to reduce program size. This also should be a big plus for embedded applications.

—Ron Wilson

(Continued on page 10)
A One-Sided Comparison Between Synergy’s SBCs and All the Others.

**Speed**

At up to 50 MHz and 20,000+ Dhrystones, Synergy VME and Multi-bus I 68030 SBCs are the undisputed speed leaders. Performance like this can only be matched by the newest RISC processors, but our SBCs are available now—with no software compatibility problems.

Process math at up to 30 MFlops with our optional floating point coprocessors, or, for memory intensive applications, add up to 32M bytes of DRAM and/or up to 2M bytes of zero wait-state SRAM.

If you have the need for speed, you need to call Synergy.

**Application Matching**

Write your own I/O ticket! We have an unbeatable list of features and options to exactly match whatever I/O requirements your project needs. Real I/O choices, with advanced intelligence, including Ethernet, X.25, SCSI and more than a dozen others are immediately available off the shelf—and if you don’t find exactly what you need, we design to order with unbeatably low NREs and fast turnaround.

If you’re still looking for an SBC that’s a perfect match, you need to call Synergy.

**Proven Support**

In the past four years, we’ve shipped thousands of Multi-bus I and VME SBCs to Fortune 500 companies and they keep coming back to us with their new projects. That’s because of our top-flight engineering assistance, our on-time delivery and near perfect reliability record. A record we think is so good, we’ve introduced an extended 3-Year SBC Warranty.

If you need a Multi-bus or VME manufacturer you can count on, you need to call Synergy.

CIRCLE NO. 6

Call now at (619) 753-2191. We can FAX you the facts today!

Synergy Microsystems, Inc., 179 Calle Magdalena, Encinitas, CA 92024 (619) 753-2191 FAX: 619-753-0903
Continued from page 8

**HP tosses hat out of EDA tool ring**

The electronic design division of Hewlett-Packard (Fort Collins, CO) will phase out its involvement in the electronic CAD/CAE market and will refocus its efforts on mechanical CAD/CAE and data-management tools. HP's acquisition of Apollo Computer (Chelmsford, MA) was part of the reason given for the tool phaseout. With Apollo's existing presence as an electronic design platform, particularly in conjunction with tools from Mentor Graphics (Beaverton, OR), HP found itself competing with potential customers.

The company assures current users of the electronic design tools that HP will continue to support them for at least another five years—news that will surely bring a sigh of relief from designers in Japan, where HP has at least a thousand seats. — Mike Donlin

**Embedded ASIC test gathers momentum**

CrossCheck Technology (San Jose, CA) and Credence Systems (Fremont, CA) recently have signed an agreement to jointly develop and market an interface linking Credence's digital VLSI test systems with CrossCheck's future ASIC diagnostic software products. The interface will let users access the internal device nodes provided by the embedded CrossCheck test structures for analysis and debug operations. The pact gives CrossCheck its first partner in the automatic test arena, while positioning Credence as the only ASIC tester vendor to have ready access to the on-chip test structures unveiled by CrossCheck last year.

At the International Test Conference (Washington, DC) in September, the two companies demonstrated joint technological capabilities using a simple interface to let the CrossCheck test electronics obtain data from an ASIC connected to a Credence system. The test was conducted on a 28,000-gate device from LSI Logic (Milpitas, CA) using a Credence ASIX-2 tester. LSI Logic was CrossCheck's first technology licensee and is a user of Credence VLSI testers worldwide. — Mike Donlin

**Futurebus+ to take back seat to VME64 at Buscon**

Futurebus+ has been so much in the media recently that it's hard to remember there are other buses. But at Buscon/90-East, Futurebus+ may take a back seat to some of the more conventional buses. VMEbus manufacturers have been looking to Futurebus+ as a next step in the progression of bus performance. "VMEbus has pretty much run out of gas with this generation's processor, the 68040," said Fred Rehhauser, director of marketing at Force Computers (Campbell, CA).

But a reality check on Futurebus+ indicates that real-world implementation—and a core infrastructure of vendors and suppliers—may be a bit farther off than at first anticipated. While it was expected that the rush of such giants as Digital Equipment Corp into the Futurebus+ world would have semiconductor makers scrambling to develop and make standard interface and controller chips, the giants have elected to use custom ASICs for the current generation. Semiconductor makers appear to have slowed activity until the specification and profiles settle down and a solid market emerges.

In the meantime, it looks as if previously unheralded VME64 will take up the slack. Force will be developing some VME64 products early next year, and between 10 and 15 VME64 boards will be shown at the upcoming Buscon. Though VME64 may not offer the magic of Futurebus+, it does provide the outposten Futurebus+ advocates with a face-saving alternative. — Warren Andrews

**Buscon to see strong showing of STD 32 products**

Although STD 32 has been raising eyebrows for almost a year since its introduction at Buscon/89-East, vendors haven't had anything to show—until now. Jim Eckford, director of marketing at Ziatech (San Luis Obispo, CA), reported that at Buscon/90-East, at least nine STD 32 products will be on display from three vendors.

Versalogic (Eugene, OR) will parade the industry's first-ever 16-bit peripheral, a high-performance analog-to-digital card capable of spitting out full 16-bit words. Technology 80 (Minneapolis, MN), another Task Group 32 member, will introduce a high-performance motion controller taking advantage of the extra interrupt capability borrowed from the EISA specification.

The first STD 32 CPU to hit the street will be Ziatech's 286-like multibus master, including the EISA bus-master protocols. Eckford wouldn't say too much about the card, aside from indicating that it would include the company's digital I/O ASIC. Ziatech will also show a 16-bit digital I/O card, a bus arbitration board for slot 0, a full-blown 16-bit Arcnet card (making it the fastest STD communications card), and a variety of backplanes and cabinets. And while the STD 32 accomplishments look good so far, it's just the tip of the iceberg, according to Eckford. The first full 32-bit CPU will be a 960-based board—"Unless we're eclipsed by another manufacturer with a 386 or 486 machine," he said. He claimed the board is under development but wouldn't give any details on the product or when it can be expected. The company is also working on a STD 32 interface-controller ASIC intended to make STD 32 easier to use, according to Eckford. — Warren Andrews
For your "must-win" defense and aerospace programs, put the world's leading supplier of MIL-SPEC VMEbus systems on your team. Ready-to-run VMEbus systems from DY 4 are selected overwhelmingly by system integrators for aerospace and defense programs world-wide.

DY 4 provides performance, reliability and cost-effectiveness through integration of a full range of open-system VMEbus products and services to military, ruggedized and commercial standards.

DY 4's system solutions incorporate non-developmental item (NDI) products from the broadest product line in the business - CPUs... memories... communications controllers... analog I/O... high-performance graphics engines... chassis... Ada* foundation software and built-in-test (BIT) diagnostics.

DY 4 provides a comprehensive quality program to MIL-Q-9858A and fully compliant configuration management to MIL-STD-483; design procedures conform to MIL-STD-1521 with manufacturing according to MIL-I-48604 (quality control) and soldering to MIL-STD-2000 in an ESD-controlled environment.

DY 4 VME
When you must win!

21 Fitzgerald Road, Nepean, Ontario K2H 9H4 Tel: (613)596-9911 Fax: (613)596-0574

*Ada is a trademark of the United States Department of Defense

CIRCLE NO. 7
Stop worshiping a free market

This may sound like heresy, but the concepts, theories and principles—call them what you will—of free markets and free trade aren’t gospel. The adherence to free markets and free trade isn’t decreed by the Bible, the Torah, the Koran or the writings of Confucius. That’s a good thing, too, because there’s certainly no government, and probably very few individuals, that believe in totally free markets or totally free trade. Not the United States, not Great Britain, not Germany, not France, not Brazil and not Japan.

What’s more, no one has ever demonstrated that a completely free market economy or unrestricted free trade provides either a maximum in benefits or an optimum mix of benefits—low prices, good jobs, growth, stability, a strong economy—for individual citizens and their countries over the long term.

Recent events in the Middle East have only served to underscore this reality. There has never been, at least within recent memory, a “free” market in oil. For some time now, the price of oil has been determined by OPEC, with one of its goals to keep the industrialized nations—in particular, the United States—from developing alternative sources. Because we’ve been foolish enough to slavishly apply free market principles to oil for the last 15 years, we did precisely what the Middle Eastern oil producers wanted.

We never supported the development of alternative energy sources or conservation, nor did we pursue the development of fuel-efficient automobiles because in a “free market” the costs couldn’t be justified. As a result, we’re now going to pay dearly for putting free market principles on an altar. The cost of this most recent oil crisis, in terms of lost production and economic growth, has so far been estimated in the trillions of dollars; how many trillions will depend on how high the price of oil goes and how long it stays there.

The time has long since past for our representatives in government, industry, finance and academia to stop worshiping free market and free trade principles as if they had been handed down from God, and to look instead to rationally managed markets and trade. Managed markets and managed trade, whether it be in oil, ICs, computers, airplanes or tobacco, are what everyone really believes in and practices, regardless of the proselytizing for a free market religion.
"They Laughed When We Plugged A PC in Our VME System...

"The pressure was on. Shorten our design cycle. Cut our software costs. Deliver the “gee-whiz” features customers wanted. But the old solutions weren’t working. We needed a new approach.

We looked to the PC. Others looked at us like we were nuts. They sent memos. ‘The PC is not a real computer.’ ‘Not enough horsepower’ ‘Just a pretty user interface’ ‘It can’t survive that environment.’

But the PC is going places. Over 40 million are in use; 4 million in industrial environments. Another 1.4 million are expected on the plant floor this year. From the moment we plugged in a RadiSys Embedded PC, we understood why.

Software for PCs is abundant and inexpensive. We had two dozen software houses fiercely competing to sell us high quality, man-machine interface software. Why should we reinvent the wheel? For multi-tasking operating systems, we could choose from Windows 3.0, OS/2, UNIX, VRTX—all with integrated VMEbus support from RadiSys.

There is a wealth of development tools available to shorten design time. No wonder the PC is the world’s most popular software development host. And PC-based networking is light-years ahead. PC versatility is unmatched. We can give customers what they want, right now. More options. Proven features. Everybody knows how to use the PC, our own team and our customers. And it’s a sure bet that future application programs, languages and OS standards will run on it. PC horsepower is up there. The new Embedded 386 and 486 PCs have more than enough power to handle our mix of user interface and control functions. We got the best of both worlds. Plugging a RadiSys Embedded PC directly into the VMEbus gave us the full performance, ruggedness and reliability of the VME form factor, plus all the PCs software advantages. You know the rest of the story. That Embedded PC has the whole company laughing. All the way to the bank."

Join the party! Call RadiSys at 800/950-0044 (fax requests: 503/690-1228) for a catalog of Embedded PC Products and brochure "Open New Windows of Opportunity With Embedded PCs."

RadiSys Corporation

The Inside Advantage

19545 NW Von Neumann Dr.
Beaverton, OR 97006 USA
(800) 950-0044
(503) 690-1229
Fax (503) 690-1228
Whatever you're creating, you'll sail into a whole new age with any of the four POWERstations in the RISC System/6000 family. Because POWER (Performance Optimization With Enhanced RISC) processing can give you performance you've probably only dreamed about:

- up to four instructions per machine cycle, 42 MIPS and 13 MFLOPS. Suddenly, complex designs don't take eons anymore.
- The four RISC System/6000 POWERstations feature a range of graphics processors from grayscale to Supergraphics to satisfy any graphics demand.
- Great news for Power Seekers working on animation, scientific visualization, medical imaging and engineering solutions like CADAM™, CAEDS™ and CATIA™.
- And for electrical design automation, there's IBM's all new CBDS™ and an arsenal of over 60 EDA appli-

IBM is a registered trademark and RISC System/6000 and CAEDS are trademarks of International Business Machines Corporation. CADAM is a trademark of CADAM INC. CATIA is a trademark of Dassault Systemes. CBDS is a trademark of BellNorthern Research Corporation.
6000™ family.
will seem downright primitive.

cations from more than a dozen vendors.

With every POWERstation, you can get an almost unimaginable palette of 16 million colors, which gives you 3D images so realistic, they fairly leap off the screen, with super sharp resolution of 1,280x1,024 pixels. And when it’s time to call in the heavy artillery, the POWERstation 730 draws nearly one million 3D vectors per second. Like all POWERstations, it can come complete with its own graphics processor, freeing the POWER processor to rapidly create and analyze your designs. All at prices that won’t sink anybody’s budget.

So if you’re tired of paddling upstream with yesterday’s performance, call your IBM marketing representative or Business Partner to find out more about the RISC System/6000 family. For literature, call 1 800 IBM-6676, ext. 991.

Civilization never looked so good.

For the Power Seeker.
PLD designers using SCHEMA's winning design tools

SCHEMA III schematic capture $495
- EDIF 2.0
- ADF format
- Intel iPLSII interface option
- XILINX XACT interface option

SCHEMA /PGA XILINX Simulator
- only $1995
- Series 2000
- Series 3000

SCHEMA PLD $495
- PLD design & selection
- 5 minimization options

VARIX PROGRAMMERS
- only $595
- 4 socket SET/GANG

FREE DEMO DISKS
FREE 1-800 Support * 30 Day Money Back Guarantee

1-800-553-9119

*Intel iPLSII is a registered trademark for Intel
*XILINX XACT is a registered trademark for XILINX
When you're the first and fastest, what do you do for an encore?

Whatever it is, it better be good. After all, our EL 3200 was the first 68020/030 development system with 33 MHz speed.

So, while others were just getting into the act, Applied Microsystems upped the ante.

We made the EL 3200 a more powerful performer. So you get an advanced event system for easier tracing and debugging of complex 32-bit designs. Support for the memory management unit, floating point, cache burst and synchronous cycles. And a graphical interface to set breakpoints more quickly and a powerful macro language to simplify lengthy routines.

All this comes with full Ethernet network support to maximize your investment in workstations and PCs. Plus installation, training and application assistance to help you finish your designs faster.

For a free demonstration, call Telemarketing at 1-800-343-3659 (in WA, 206-882-2000). Because folks, it's show time.
Born In The U.S.A. and
Aimed At The Future.

Now Shipping!

SX Series

CAT960
386SX Half Card

80386SX IBM/AT Compatible 6.5" x 4.7"
16 or 20MHz CPU Speed
Optional 80387SX Coprocessor
Up to 16Mb DRAM Memory
Phoenix BIOS
AT, PS/2 Keyboard Port
Reset, Keylock & Speaker Ports

CAT970
386SX Full Function Card

80386SX IBM/AT Compatible 13.4" x 4.7"
16 or 20MHz CPU Speed
Optional 80387SX Coprocessor
Up to 16Mb DRAM Memory
2 Serial/1 Parallel Port
Phoenix BIOS
VGA 800 x 600 Interface
Reset, Keylock & Speaker Ports
IDE, SCSI & Floppy Interface

Diversified Technology
An Ergon Co.
112 E. State St. • Ridgeland, MS 39157

1-800-443-2667

CIRCLE NO. 12

New!
The HPR 1XX Series

Single In-Line Package
DC/DC Converter

- Uses Less than 0.2inch² Board Space
- High Isolation - 750 VDC
- 750mW of Unregulated Output Power
- High Efficiency - 80%
- No External Components Required

Reduced Parts Count
Surface Mount Technologies
Premium Performance at Low Cost

CALL 1-800-548-6132 ext. 720
Fax 1-602-741-3895
Write P.O.Box 11400 • Tucson, Arizona 85734

CIRCLE NO. 13
Multi-Window CAE
UNIX & DOS CAE
EDIF Integration
ASIC Layout Simulation
VHDL System Simulation
CAE Design Framework
Mixed A/D Simulation
VHDL Synthesis

When it comes to CAE tool innovations, the company that sets the pace is...

VIEWlogic
The CAE Company

1-800-422-4660
293 Boston Post Road West, Marlboro, MA 01752
(508) 480-0881

CIRCLE NO. 14
BIG CHANGE.

FOR THOSE WHO KNOW THE WORLD IS HEADED FOR HIGH PERFORMANCE, MORE POWER TO YOU.

If you're among the leading-edge designers on a power trip to the future, consider this. Motorola's Microcontroller Division just cut your travel costs with an offer too good to miss:

Act between September 4 and October 12, and you can get a computer-based learning program and a development kit for our 32-bit microcontrollers for just $332. Plus, you could win a supercharged Macintosh® II fx.*

This offer is the perfect way to learn about Motorola's 68332. The one microcontroller that delivers the 32-bit performance and integration you will need to be competitive in tomorrow's world. And it's available from Motorola today.

THE 68332. A BIG PART OF THE FUTURE.

The 68332 is simply the world's most powerful microcontroller. It contains a full 32-bit HCMOS CPU surrounded by smart, modular on-chip peripherals, including a RISC-based Time Processor Unit.

The 68332 is backed by the unsurpassed 32-bit software base of our 68000 microprocessors. And its modular architecture will keep your product designs evolving right along with our expanding portfolio of microcontroller peripherals.

BIG NEWS. NEW LOW COST.

Thanks to Motorola's aggressive production ramps, the price of power will be less than you might expect. To find out just how low prices will be by the time your applications reach volume production, check with your Motorola representative.

BIGGER NEWS. FOR JUST $332, YOU CAN EXPLORE THE WORLD OF 32-BIT TODAY.

No matter where you are on your move toward higher performance, our 32-bit learning tools can be invaluable. If you're at the 16/32-bit decision point, use them as a basis for immediate comparison. Or use them to prepare for future migration when you're ready to step up to 32-bit performance. (As you make your move up, be sure to mail in the attached coupon for details on our soon-to-be-announced compatible 16-bit Family.)

START OUT SMALL. END UP WITH BIG RESULTS.

This $332 introductory offer, available only through your Motorola distributor, includes our $32 68332CLP computer-based learning program.
FOR THOSE WHO WANT TO KNOW MORE, OUR 32-BIT LEARNING TOOLS ARE NOW JUST $332.

program. As well as the $300 68332KIT.

The 68332CLP learning program alone is the equivalent of a full-day instructional seminar. It features a MS-DOS® programmed learning disk and a complete set of manuals that teach you how to design the 68332 into your next system.

The 68332KIT development package has everything you need to learn hands-on operation of the 68332, including a Business Card Computer (BCC). With a surface mount 68332, 128K bytes of EPROM, 64K bytes of RAM, and a RS232 port, the BCC provides stand-alone evaluation of the 68332 on a board the size of a business card.

The 68332KIT also features a Platform Board for mounting the BCC in expanded development operations. As well as assembler software. And a variety of support literature.

Perform the exercise included in your 68332KIT or 68332CLP and send us your completed entry form by December 31, 1990. If you performed the exercise correctly, you become eligible for a drawing to win one of five Mac IIfxs. (The Mac IIfx can be awarded to you, your company, or your favorite charity.)

HURRY. WHILE THE POSSIBILITIES ARE ENDLESS, THIS OFFER IS NOT.

Our $332 special offer is the perfect chance to consider making a big change in power and performance for small change. To order, call your Motorola distributor today.

But hurry. Quantities are limited.** And this great price is good only through October 12.

All prices are manufacturer's suggested retail price.
*No purchase necessary. For entry details, write: Motorola, Inc., Dept. OE39, 332 Promo, 6501 William Cannon Drive West, Austin, Texas 78735-8598
**While supplies last. Limit 3 per customer.
Macintosh is a registered trademark of Apple Computer, Inc.
MS-DOS is a registered trademark of Microsoft Corporation.

To receive a Technical Data Sheet for the 68332, plus news on our other 68300 Family products and our upcoming 16-bit high performance products, please complete and return this coupon to:
Motorola, Inc.
P.O. Box 1466
Austin, Texas 78767

Name ________________________________
Company ________________________________
Title ________________________________
Address ________________________________
City ____________________________ State __ Zip ______ Phone ___

THE PATHWAY TO PERFORMANCE.
THREE NAMES ARE STACKING UP BIG IN THE BUS BUSINESS.

If you're designing for bus systems, you should know these names. VIC, VAC, and ACL are IC building blocks that can drive your system to maximum performance levels.

The VIC068 brings real plug-and-play compatibility to the VME world. It's a complete VMEbus Interface Controller on a single chip. Developed with a consortium of VMEbus International Trade Association (VITA) member firms, it's fast becoming the standard for VME developers, worldwide.

Since it's a single-chip solution, the VIC068 gives VME designers more board space for other features. And, it guarantees compatibility for boards from different suppliers.

The VAC068 is a VMEbus Address Controller, designed as a complementary chip to the VIC. It provides address counters and the necessary hand-shaking signals for block transfers. It also provides memory address decoding and, like the VIC chip, is highly programmable. The VAC068 truly raises the level of integration for high-performance systems.

The VIC-VAC architecture provides a complete master interface, with unrestricted memory access to and from the VMEbus. Both chips are packaged in a 144-pin plastic or ceramic PGA.

The VIC and VAC chips drive the bus directly, using the patented output drivers from VTC's ACL (Advanced CMOS Logic) family. Our ACL parts — both FCT and ACT — have up to 64mA drive, making them ideal for any high-performance bus system. And, with significantly less ground bounce than competitive products, our FCT gives you better system performance.

VIC, VAC, and ACL are available in commercial and military versions.

And, these three names are just the beginning. There's more to come in the "total VTC bus solution." So, get on board! And start driving your system to the maximum.

IN U.S.A., CALL 1-800-VTC-CMOS
(612-851-5200/Fax 612-851-5199/Telex 857113)
France: 01-42042925
Italy: 02-61290521
Netherlands: 20-5495969
Spain: 01-5344000
Sweden: 08-979020
U.K.: 0732-741841
W. Germany: 6071-2722

CIRCLE NO. 18
Since its introduction, VME has become the predominant 32-bit bus architecture for open systems and is used in many diverse applications. Its uses range from low-end single-user and industrial-control systems to complex multicarried scientific data-collection and artificial-reality systems. Its acceptance in the market has resulted in the 200-member VFEA International Trade Association, a model in the microcomputer industry. There are also numerous VME user groups throughout the world.

In the past three years, the VME industry has been actively and openly revising and enhancing the VME architecture through VITA. The most visible and talked-about aspect of this activity has been the adoption of Futurebus+ as the high-end multiprocessor interconnect that coexists with VME in a dual-bus architecture.

This strategy has raised the question many times in the past three years, “Why was the introduction of VFEA (VME Futurebus Extended Architecture) necessary, and will this mean the end of VME?"

The reasons given for the introduction of VFEA are most often based on technology: it was prompted by the introduction of RISC microprocessors, increased execution rates, extensive use of cache, multiprocessing Unix and the need for fault-tolerant systems. All these reasons are certainly valid, and the new technologies do indeed require major enhancements to the open systems architecture.

The system hierarchy
To answer the question from a different angle, let’s look at the major ingredients in a system hierarchy. One can identify layers that have very distinct characteristics. To be most useful, each layer must be able to absorb multiple generations of the layers immediately below. We would like to manipulate information such as a database, for example, that has been accumulated over many years, and to do so with different applications (word processors, spreadsheets, database managers), regardless of the underlying operating system and independently of the hardware architecture (single or multiple processor, bus- or network-based) or the specific technology used (such as RISC or CISC). This is the challenge facing our industry.

The first layer in the system hierarchy contains the base technologies used to build computer systems—components such as microprocessors, memory chips and mass storage devices. As time goes by, the life cycles of these base technologies get ever shorter. For example, Motorola introduced the first 16-bit 68000 in 1979. Five years later, the first 32-bit microprocessor, the MC68020, was introduced. Three years after that, Motorola introduced the MC68030, the first microprocessor to use the Harvard architecture. In quick succession to the MC68030 were the MC68100 RISC, in 1988, and the MC68040 CISC, in 1990.

In the face of such quick and revolutionary advances in base technologies, how can users determine which is the right solution to address their needs—not only today, but tomorrow? Will the “advanced” system they bought today be obsolete in two years? Can anything be done to ensure that the investment made in today’s technology will be preserved tomorrow when the next wave of technology hits?

The industry’s challenge will be to guarantee customer satisfaction and ensure that the life expectancy of the next layer—hardware—is increased. This layer contains the hardware components and subassemblies that make up a computer system. Typical components in this layer would be processor boards, memory boards, peripheral controllers and mass-storage subsystems.

The 1970s, viewed as the decade of the proprietary system, did not promote the life expectancy of system architectures. The majority of computer systems sold were based on proprietary architectures. Once a system was bought, the only way to enhance its capabilities was to acquire additional proprietary components from a single vendor. The introduction of more capable
or faster technology usually meant discarding the old equipment and purchasing a new, more advanced system. The numerous examples of this scenario range from mainframes to minicomputers. Generally, proprietary systems have very limited scalability and don’t preserve the user’s investment.

In the early 1980s, the concept of open systems was conceived to solve the problems associated with proprietary systems. It has since become a major requirement of users worldwide. Initial developments that responded to this need were in the area of industry-wide standard bus technology. One of the most important requirements of these buses is that they be forward-looking—able to absorb new technologies as they become available.

When VMEbus was introduced in 1981, for example, its capabilities exceeded those required to support the available microcomputer technology. The first revision of VMEbus already supported the 32-bit data and address buses, while current microprocessor technology was just evolving from an 8- to a 16-bit data bus and from a 16- to a 24-bit address bus. At a time when microcomputer systems required single-digit data-transfer rates, the VMEbus could deliver a throughput of over 30 Mbytes/s.

As a result of these capabilities, VMEbus was ideally positioned to absorb 32-bit technology when the MC68020 was introduced in 1984. Indeed, the introduction of that technology has caused explosive growth in the design wins of VMEbus. A major reason for that success is VMEbus’ ability to absorb multiple generations of technology offered by different vendors at different times, allowing existing equipment to be saved.

This “technology independence” was a guiding light in the development of VFEA, and it will indeed lengthen the life expectancy of the base hardware. As with VMEbus, the data-transfer and addressing capabilities of Futurebus+ far exceed the requirements of today’s technology. In addition, the hierarchical nature of the VFEA—that is, the ability of multiple VMEbus and Futurebus subsystems to coexist and interoperate in a system environment—ensures that customers’ hardware investments are preserved.

**Move toward standards**

But perhaps more important than the absorption of emerging technologies is the ability to enhance capabilities within a standard environment. This establishes a platform with the necessary long-term stability to increase the life expectancy of successive generations of the next layer—the operating system.

The third layer in the hierarchy of a computer, the operating system, is significantly more expensive to develop and maintain. It’s the part of the system that interfaces to the hardware layer below and offers services to the applications layer above. By studying the history of operating systems, one can identify a definite move toward standards.

Initially, users were satisfied with proprietary operating systems such as Digital Equipment Corp’s VMS and IBM’s MVS. But they were again at the mercy of a single source for all their computing needs. This held true for hardware and associated technology as well as for application software.

In the late 1980s, that trend began to change as the user community started to require compliance to standards for the systems they chose. As a result, the computer industry has actively pursued the standardization of Unix via formal activities within both the industry and the IEEE. Even vendors who have been the strongholds of proprietary solutions are actively participating in these activities and offering standards-based solutions.

**The challenges ahead**

Various projects are under way to address users’ needs for standardization. Unix International is aggressively establishing standards for both the Driver Device Interface and Driver Kernel Interface. VITA is drafting the Bridge Specification so that it offers a software-transparent interface to both VME and Futurebus+ systems, while 880Open, a group of manufacturers supporting formal activities within both proprietary systems have very limited scalability and don’t preserve the user’s investment.

In addition, to make sure that the underlying software technology offers a common and lasting environment for the fourth layer—applications—the standardization of the interface between the operating system and application software is being pursued as well. VITA has published the Open Real-Time Kernel Interface Definition, which offers a common interface to real-time applications. The IEEE has published Posix, a standard system-calls interface to Unix that increases source-level portability of applications software. Unix International is establishing a generic Application Binary Interface (ABI) standard that increases portability of binary modules. Motorola is extending ABI so it provides a common interface to both 88000- and 68000-based systems.

The goal of all of these activities is the same: to increase the value of delivered products so that the effort to migrate from one architecture and system generation to the next is minimized. However, while significant progress is being made to promote ever-increasing life expectancy of products in the higher layers of the system hierarchy, critical challenges are still ahead.

The effort to establish industry-wide standards for data-exchange formats is in its infancy. Even if such standards are indeed established, it’s doubtful that the vast amount of information already accumulated over four decades of computing—and still in use—will be compatible. I strongly believe that it is this last frontier of standardization that will pose the most serious challenge.

Tom Beaver is senior vice-president and general manager of the Motorola Computer Group (Tempe, AZ).
In the big games there are lots of players, but only a few winners. And ECS has earned worldwide success as a PC motherboard manufacturer by being responsive, flexible, reliable.

The company’s design skills and manufacturing technology provide fast turnaround, customization when required, and superior price/performance. Motherboards are built with SMT, and other advanced production and testing techniques.

In sum, ECS values long-term partnerships over short-term profits. And by offering a complete line of 286, 386SX, 386DX, and 486 motherboards, ECS has shipped half a million boards to its partners in the past two years. Partnerships which include major computer companies throughout the world.

So, count on ECS to provide what you need when you need it, plus prompt, dependable service.

Meet ECS at “Comdex”, Booth #448 in the West Hall.
HOW TO TURN 040 WITHOUT LOSING A STEP.

FORCE '030
Turning 040 doesn't mean you have to give up the code you lived by when you were 030. Although that's what some manufacturers expect you to do.

But not FORCE. We guarantee that applications written for our 68030 VME boards will run on our 68040 boards. That's because we've built compatibility into our 030 and 040 address maps and onboard device drivers.

In fact, no one makes it easier to move your software from 030 to 040. The competition can't even come close. Just ask them.

Then ask us. We'll keep you from spending months writing new software drivers. So you can spend your time improving performance and functionality. Or getting to market months ahead of the competition.

What's more, you can start today on your 040 applications. Just develop them on a FORCE 030 board. When you're ready, we'll upgrade you to the highest performance 040 board you can buy.

So you can speed up your software without missing a step.

Of course, we have all the tools you need to get started. Choose from the broadest range of real-time operating systems and kernels, including PDOS, OS-9, VxWorks, VRTX32 and pSOS+. We even give you VMEPROM, free of charge.

You can also take advantage of XRAY and the entire Microtec family of software tools. Including cross, native and embedded development environments.

Our performance advantage even extends to UNIX®. With the industry's top-rated Unisoft UNIX 5.4.

Finally, you get the industry's best-rated documentation, integration support, regional technical staff and a full one-year warranty.

Here's your next step: call 1-800-BEST-VME for details on our 030 to 040 upgrade offer. Or fax a request to (408) 374-1146 for an immediate response.

Because turning 040 doesn't have to slow you down.

FORCE Computers, Inc., 3165 Winchester Blvd., Campbell, CA 95008-6557, (408) 370-6300 ext. 40

CIRCLE NO. 19
AMD beats Intel to the punch with single-chip AT motherboard

Ron Wilson, Senior Editor

It had to happen sooner or later. Someone was going to combine the core logic of the PC/AT with a CPU to make a single-chip AT motherboard. The big surprise is who got there first—not Intel (Santa Clara, CA), who had the CPU designs, or any of the established chip set vendors, who had the logic designs, but Advanced Micro Devices (Sunnyvale, CA).

The choices AMD made in bringing its chips—the Am286ZX and Am286LX—to market reflect a variety of legal, technical and business constraints. And while the company's decisions make the new part signify, or any of the established chip set vendors, and combined them with newly created logic to reach state-of-the-market chip set functionality.

Choosing the logic for the chip forced AMD into a series of difficult technical decisions. The state of CMOS technology won't permit a whole AT—peripheral controllers, memory and all—to fit on a single chip. In fact, price competition at the low end of the PC market is so fierce that every bit of additional die area comes at the expense of lower margins. But too much compromise on functionality would produce a use-

A LOW CHIP-COUNT AT

By combining a 286 CPU with an AT chip set on one die, AMD has produced the lowest chip-count motherboard yet—with just the new Am286ZX or LX, a keyboard controller, an EPROM and some DRAM. The ZX supports two banks of DRAM and two AT bus slots without external drivers.

One shut-down mode simply turns off the 286 processor; another shuts off all clocks except the DRAM refresh circuitry. And the DRAM controller staggering refresh and supports slow-refresh DRAMs, two techniques that are being used in notebook designs to extend battery life.

Another design problem that has challenged chip set designers, even at much lower levels of integration, is drivers. Transistors big enough to drive lots of banks of DRAM and lots of AT bus slots take up lots of real estate. And the more drivers you put on a fast chip, the more problems you're likely to have with ground bounce. This would be a particular problem for a single-chip motherboard, which must source three in-

Less product. In this environment, AMD focused its part on two specific applications: the ZX for low-end desktops and the LX for laptop/palmtops, letting the needs of these markets direct its technical decisions.

The team decided on a no-compromise approach to the current AT feature set. Consequently, the chip has such advanced features as 128-register EMS hardware, which permits good performance on memory-intensive applications such as Windows 3.0; and Gate-A20 support, which is necessary to good performance under OS/2. Unlike many highly integrated chip sets, the Am286 parts include a real-time clock and SRAM.

For the laptop-targeted LX, the designers took advantage of having all the logic on one die to get some advanced power-saving features. dependent buses: the memory (or M) bus, the peripheral (or X) bus and the AT bus itself.

AMD's approach was to include drivers just big enough for two banks of DRAM on the M bus and for two AT slots. That should be plenty for laptop and notebook use, and larger configurations in desktop machines can be reached by adding external buffers.

Another important compromise the team made was in excluding some peripheral control logic. The 8042 keyboard controller had to go. "There just wasn't room for it," Tanna says. And the technology wasn't ready for inclusion of floppy, hard disk or display controllers. AMD has plans in this area, Tanna suggests, but they will involve a second highly integrated chip rather than an ex-
"Reliability is essential when we’re designing systems for military aircraft. Microware’s track record with real-time system software made OS-9 our logical choice."

Systems Research Laboratories (SRL), a leading defense contractor, designs and builds avionics systems for the military. These systems include heads-up and heads-down displays, digital scan converters and electronic warfare equipment.

"Microware’s OS-9 Real-Time Operating System provides the reliability we need to develop sophisticated avionics systems."

SRL had tried other systems, including "dumb" kernels, but none provided the reliability needed for their demanding military applications. Then, SRL turned to Microware’s OS-9 Real-Time Operating System. "We looked at Microware’s track record, as well as evaluated OS-9’s performance in our units."

"Microware consistently develops and designs quality software products... Their OS-9 Real-Time Operating System was the logical choice for SRL."

Before SRL’s systems are installed on military aircraft, every system is put through its paces. "Our products are found in the most sophisticated military aircraft. We’ve designed Microware’s OS-9 into our critical avionics systems because of its reliability and functionality."

"We put every embedded OS-9 system to the test."

OS-9 and its comprehensive suite of real-time development tools provided a total solution for Systems Research Laboratories. Find out how Microware can put OS-9 to work for you. Call us today to order a FREE copy of the OS-9 Catalog (your complete guide to the OS-9 Operating System).

Call Microware Today!
1-800-475-9000
In California, call (408) 980-0201

Microware Systems Corporation
1900 N. W. 114th Street • Des Moines, Iowa 50322
Phone: (515) 224-1929 • Fax: (515) 224-1352

Microware is a registered trademark of Microware Systems Corporation. OS-9 is a trademark of Microware Systems Corporation. All other brand or product names are trademarks or registered trademarks of their respective holders.
The Am286ZX and LX parts look very much like a typical AT motherboard. The AMD CPU core is surrounded by the functional blocks found in most current-generation chip sets, including EMS hardware and a real-time clock. Like most chip sets, the part creates three buses: memory, peripheral and system.

Internally, the Am286ZX and LX parts look very much like a typical AT motherboard. The AMD CPU core is surrounded by the functional blocks found in most current-generation chip sets, including EMS hardware and a real-time clock. Like most chip sets, the part creates three buses: memory, peripheral and system.
Radstone's 68-41 Freeflow+ multiple microprocessor board with truly independent microprocessors for data and I/O gives you next generation VME performance...Now!

- 68040 with 16 Mbytes of dual-ported memory for maximum data throughput via concurrent, uninterrupted microprocessor operation up to 40 MHz
- 68020 with 4 Mbytes of dual-ported memory controlling extensive high performance on-board I/O facilities—all operating independently
- Multiple independent external buses—VME, VSB & APEX
- Multiple independent local busses—processor and I/O
- High performance DMAs
- Intelligent, high performance Ethernet and SCSI/SCSI-2
- ...and much, much more.

Radstone's Freeflow+ architecture takes VME to new performance levels. And now it's available with 040 processing punch. It's the very latest in Radstone's long line of leading edge commercial real-time VME board level products.

Extend your VME lead...and investment

For details on how to supercharge your VME system with Radstone's Freeflow+, and extend your current investment in VME hardware and software, call or write. Do it now, because your system is worth it!
IN THE ERA OF MegaChip™ TECHNOLOGIES

YOUR DSP: ALL THERE

There is a big difference. Only Texas Instruments brings it all together for you in DSPs, from software to silicon... and we have 10,000 users to prove our point.
Designers are applying TI's single-chip TMS320 DSPs (digital signal processors) in more systems around the world than any other. In fact, leading manufacturers in most market segments — including telecommunications, computers and computer peripherals, automotive, industrial controls, consumer products, and military systems — use TMS320 DSPs.

These designers choose our DSPs because they know there is a big difference between all there and almost. With TI, they know they are getting the most complete DSP solution in the business — (1) performance, (2) support, and (3) broad choice. These important factors are worth careful consideration as you evaluate DSPs:

1. Am I assured of access to the top-performance devices in the field?

Naturally, performance is a high priority for any DSP-based system. The TMS320 family consistently sets the performance standards for the industry. Among the newest additions are the highest performance fixed- and floating-point single-chip DSPs, both with clearly defined road maps for future performance upgrades. Multiprocessing DSPs offer even higher performance.

2. Is world-class support in place to help speed my design to market?

Few if any DSP vendors equal the level of support that TI offers. Industry-standard high-level language optimizing compilers (ANSI C and Ada), HLL debuggers, the SPOX™ multitasking DSP operating system, and scan-based emulators provide you with a development environment similar to that traditionally enjoyed in general-purpose microprocessor design. Low-cost evaluation modules allow you to accurately evaluate and benchmark a TMS320 processor for your application. Such leading-edge tools are only the beginning of our comprehensive support. Other TMS320 support includes:

- A hot line staffed with DSP personnel ready to answer your technical questions
- An on-line bulletin board service
- More than 2,000 pages of application notes and DSP code
- More than 100 third parties and consultants
- Hands-on workshops
- University program with more than 100 universities participating

3. Is the choice of devices broad enough that I can closely match a DSP to my price/performance needs?

Our TMS320 family spans five generations — more than 20 members offering a price/performance range from $4.00 to 40 MFLOPS. Your choice includes:

- EPROM DSPs that shorten your time to market
- DSPs optimized for specific applications
- Military versions
- Single-chip devices offering 40-MFLOPS performance
- Multiprocessing DSPs
- Low-cost DSP solutions for cost-sensitive applications
- Compatibility to protect your software investment

At TI, we have it all, and we are ready to help you put it all together.

Get your free three-volume TI DSP Applications Library; call 1-800-336-5236, ext. 3528

Or complete and mail the return card and we'll send you our three-volume TMS320 DSP Applications Library. If you prefer, we'll send you our TMS320 product overview and support brochure. We feel sure you will soon be one of the thousands around the world achieving design success with the leadership TMS320 family.
DSP chip reinforces trend toward parallel multichip solutions

Warren Andrews, Senior Editor

The latest entry in the single-chip digital signal processing market is a Texas Instruments device designed to be used in multiple-chip configurations. While this sounds contradictory, Ray Simar, senior member of the technical staff at TI (Houston, TX), says, "Whether or not to apply DSP chips in parallel is a moot question. The price/performance ratio continues to improve and continues to make a strong case for the use of multiple chips."

The new chip, the TMS320C40, is specifically designed to be used with other TMS320C40s, reflecting the strong movement in both chip and board architectures toward multiple, parallel chips and/or boards. At the chip level, almost every sophisticated application ranging from image enhancement to speech recognition employs multiple DSP chips tied together. For example, most of the standard-architecture DSP boards such as VME and Multibus boards from makers such as Sky Computers (Chelmsford, MA), AT&T (Berkeley Heights, Nj) and Spectrum Signal Processing (Burnaby, British Columbia, Canada) employ multiple DSP chips. In addition, advanced PC-based DSP boards—such as Ariel (Highland Park, Nj) boards containing Motorola’s latest 32-bit floating-point DSP chip, the 962000—are using multichip solutions.

Further underscoring the trend toward multiple-processor DSP architectures, TI cites several examples where multiple TMS320C30s (TI’s initial 32-bit floating-point single-chip DSP offering) have been used. These include graphics workstations from Silicon Graphics, Hewlett-Packard and Intergraph, each sporting a minimum of three C30s and operating at rates from just over a half billion to better than 1.25 billion operations per second.

NASA used three C30s in a virtual-world astronaut trainer and achieved a performance of 550 MOPS, while Compression Labs uses 15 C30s in a video conferencing application that operates at 2.75 billion operations per second.

Still other DSP chips have been used in multiple-chip applications. AT&T’s DSP32C, for example, is used in one of the company’s own VME boards and each board uses two clusters of three DSP chips. Similarly, Motorola’s 962000 DSP chip has been used in a multiple-chip, parallel-architecture, high-performance VMEbus application developed in Europe.

One of the key elements that has distinguished the latest flurry of floating-point chips such as those from AT&T, TI and Motorola is the additional ports provided to allow for multichip configurations. Motorola’s chip, for example, has two 32-bit data and address ports in addition to serial ports. And most board-level implementations also bring out the processor ports for faster communications and to permit many boards to be tied together.

A step further

TI, however, has taken the idea of multiple ports for multichip parallel-processing configurations a step further in its C40, providing not only high-speed global and local buses but also a complete six-channel DMA controller and six communications ports. Even though more-conventional DSP devices boast as much as two complete sets of ports, the C40’s data transfer rate of 320 Mbytes/s makes these devices look slow in comparison.

Each communication port allows for direct processor-to-processor or processor-to-memory communication at a rate of 20 Mbytes/s. The

for multichip configurations. Motorola’s chip, for example, has two 32-bit data and address ports in addition to serial ports. And most board-level implementations also bring out the processor ports for faster communications and to permit many boards to be tied together.

A step further

TI, however, has taken the idea of multiple ports for multichip parallel-processing configurations a step further in its C40, providing not only high-speed global and local buses but also a complete six-channel DMA controller and six communications ports. Even though more-conventional DSP devices boast as much as two complete sets of ports, the C40’s data transfer rate of 320 Mbytes/s makes these devices look slow in comparison.

Each communication port allows for direct processor-to-processor or processor-to-memory communication at a rate of 20 Mbytes/s. The

for multichip configurations. Motorola’s chip, for example, has two 32-bit data and address ports in addition to serial ports. And most board-level implementations also bring out the processor ports for faster communications and to permit many boards to be tied together.

A step further

TI, however, has taken the idea of multiple ports for multichip parallel-processing configurations a step further in its C40, providing not only high-speed global and local buses but also a complete six-channel DMA controller and six communications ports. Even though more-conventional DSP devices boast as much as two complete sets of ports, the C40’s data transfer rate of 320 Mbytes/s makes these devices look slow in comparison.

Each communication port allows for direct processor-to-processor or processor-to-memory communication at a rate of 20 Mbytes/s. The

for multichip configurations. Motorola’s chip, for example, has two 32-bit data and address ports in addition to serial ports. And most board-level implementations also bring out the processor ports for faster communications and to permit many boards to be tied together.

A step further

TI, however, has taken the idea of multiple ports for multichip parallel-processing configurations a step further in its C40, providing not only high-speed global and local buses but also a complete six-channel DMA controller and six communications ports. Even though more-conventional DSP devices boast as much as two complete sets of ports, the C40’s data transfer rate of 320 Mbytes/s makes these devices look slow in comparison.

Each communication port allows for direct processor-to-processor or processor-to-memory communication at a rate of 20 Mbytes/s. The

for multichip configurations. Motorola’s chip, for example, has two 32-bit data and address ports in addition to serial ports. And most board-level implementations also bring out the processor ports for faster communications and to permit many boards to be tied together.
CMC, world leader in VMEbus Ethernet products, has forged a second generation architecture worthy of our stature.

FXP, Full Throughput Architecture. The culmination of over five years' experience and tens of thousands of installed nodes. The power behind the highest performance Ethernet network processors available—the CMC-130 series.

△ A 20MHz 68020 processor with its own separate program and data memory processes more than 2,000 packets per second.

△ 256KByte Video RAM as global dual-ported data buffer memory to move packets at full Ethernet and VMEbus data rates.

△ LANCE™ Ethernet interface reliably handles back-to-back packets to provide full 10Mbps throughput.

△ Autonomous DMA engine bursts data in block mode at up to 38MBytes/sec providing maximum efficiency to VMEbus host processors with minimal interrupt loading.

△ CMC's link level driver for the CMC-130 series supports UNIX® host-based protocols. CMC’s FDDI products also employ this same driver, allowing developers to use common applications for both Ethernet and FDDI networks.

CMC, the first supplier of intelligent VMEbus Ethernet interfaces, remains committed to supplying fully compliant on-board TCP/IP and OSI protocol suites that off-load the host.

The CMC-130 series is backed by a complete two year hardware warranty, as well as a comprehensive development environment, superior training and unmatched support.

To connect with the power of FXP and join the Ethernet performance vanguard, call today.

1-800-CMC-8023

CIRCLE NO. 23

Designed well. Built well. Rockwell.
Rockwell CMC
125 Cremona Drive, Santa Barbara, CA 93117
PHONE: 805/968-4262 1-800-CMC-8023
FAX: 805/968-6478 TELEX: 240876
communications channels are bidirectional and allow direct interconnection from one processor to another, greatly simplifying wiring.

According to Simar, the multiple ports give designers a great deal of architectural flexibility. For example, a parallel system can be configured as a pipelined linear array for performing such operations as correlations and convolutions; as a bidirectional ring with additional ports grouped for more I/O; as a tree structure supporting broadcasting and data structures for recognition tasks; or as a two-dimensional array for image processing.

Adding buses

Besides the six communications ports, the C40 includes both a local and a global bus. Using a combination of the communications ports and the two buses, designers have what Simar refers to as a "limitless variety of system configurations." For example, multiple C40s can be tied together, each with its own private local memory, yet sharing a larger global memory space. Alternatively, memory can be shared on the global and local buses. In addition, the communications ports can be programmed to off-load some of the traffic off the other buses to optimize performance.

The on-chip parallel DMA coprocessor contributes significantly to the chip's performance. The coprocessor provides concurrent I/O to maximize sustained performance over all six DMA channels. The DMA processor supports data transfers to and from anywhere in the chip's memory space as well as to and from the communications ports. To achieve the 75-MOPS rate TI boasts for the processor alone, the DMA processor performs three operations simultaneously within the 40-ns clock cycle. It handles a 32-bit data transfer and then updates the address register and transfer counter in a single clock tick.

But in total, the DMA processor contributes only a small portion of the 275 MOPS—the other 200 MOPS come from the chip's CPU. The CPU comprises a floating-point and integer multiplier, floating-point and integer ALU, 12 external precision registers, a pair of address generators, eight auxiliary registers and 15 control registers. In operation, the CPU performs eight operations in each 40-ns cycle: a floating-point multiply, a floating-point addition, two data accesses, two address register updates, a zero-overhead counter update and a loop counter update.

While the chip boasts significant MOPS ratings, it also claims a very high data transfer rate as indicated—320 Mbytes/s. And while TI might not measure the data transfer rate in the conventional way, adding the individual transfer rates of each port does result in the sum of 320.

"Whether or not to apply DSP chips in parallel is a moot question."
—Ray Simar, Texas Instruments

Both the global and local ports provide 100-Mbyte/s transfer rates, and each of the communications ports provides an additional 20 Mbytes/s. The on-chip DMA processor and six communications ports eliminate many of the traditional barriers to parallel DSP. Signals on the part can connect directly to the same pins on another processor for a simple, yet effective processing interface.

Industry first

The C40 also boasts the first on-chip analysis module, which closely tracks and links the C40 activity with the company's in-circuit emulator. The embedded analysis function therefore monitors the overall operations of the chip and gives designers a visual report card on the device's behavior. The analysis module includes breakpoints for program address, data address and DMA address. It also permits any number of C40s to be single stepped individually or globally, halted and started simultaneously or independently.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Ariel
(201) 249-2900
Circle 201

AT&T
(800) 372-2447
Circle 202

Logic Automation
(503) 690-6900
Circle 203

Sky Computers
(508) 250-1920
Circle 204

Spectrum Signal Processing
(604) 438-7256
Circle 205

Texas Instruments
(800) 336-5236, ext. 700
Circle 206
CMC, world leader in VMEbus Ethernet products, has forged a second generation architecture worthy of our stature.

FXP, Full Throughput Architecture. The culmination of over five years’ experience and tens of thousands of installed nodes. The power behind the highest performance FDDI network processors available—the CMC-1000 series.

- A 25MHz Am29000™ RISC processor with its own separate program and data memory processes up to 30,000 packets per second.
- 512KByte Video RAM as global dual-ported data buffer memory to move packets at FDDI speeds and handle high VMEbus latency.
- Supernet™ FDDI chip set configured for dual- or single-attach operation coupled with high-speed 256KByte buffer memory provides full 100Mbps throughput.
- Autonomous DMA engine bursts data in block mode at up to 38MBytes/sec providing maximum efficiency to VMEbus host processors with minimal interrupt loading.
- Complete Station Management software fully complies with the latest ANSI X3T9.5 standards for maximum interoperability.
- CMC’s link level driver for the CMC-1000 series supports UNIX® host-based protocols. CMC’s Ethernet products also employ this same driver, allowing developers to use common applications for both Ethernet and FDDI networks.

CMC, the first supplier of intelligent VMEbus Ethernet interfaces, remains committed to supplying fully compliant on-board TCP/IP and OSI protocol suites that off-load the host.

The CMC-1000 series is backed by a complete two year hardware warranty, as well as a comprehensive development environment, superior training and unmatched support.

To connect with the power of FXP and join the FDDI performance vanguard, call today.

1-800-CMC-8023
CIRCLE NO. 24

Designed well. Built well. Rockwell.
Rockwell CMC
125 Cremona Drive, Santa Barbara, CA 93117
PHONE: 805/968-4262 1-800-CMC-8023
FAX: 805/968-6478 TELEX: 240876
It's really quite elementary. Our hassle-free SDS* tools provide you with a design environment that links schematic entry, simulation and waveform analysis interactively. Now you can trace glitches, timing errors and verify your designs—automatically. There's no more tedious, time-consuming data-entry tasks to do, either. Because the system is a “complete” design environment you won't have to create files, directories or documentation. It's already done for you. Which means you're free to concentrate on the more creative aspects of IC design.

Error “tracer” simplifies your design efforts.
Our SDS NavNet™ design package automatically traces errors as they propagate through the system. So you can simulate and correct your design in about half the time it takes with competitive tools. You'll be able to verify your entire circuit instantly. To do this manually could take weeks. S-MOS lets you do this in minutes.

Draw your own conclusions. Quickly.
Imagine what this will do for your productivity. You can work faster and
be much more reliable than ever before.

You can use our tools with PC's, workstations and popular platforms**
With our S-MOS in-depth customer support, technical design centers and high quality manufacturing you're assured an ASIC partner who will help you go from design to completed product in no time at all.

Whether you're designing CMOS standard cells, gate arrays, sub-micron ICs or custom ICs up to 100,000 gates, S-MOS can help you save time and money.

See for yourself. For a free demo video of our SDS NavNet tools, call 1-800-888-1967, ext. #111 today. And take the easy way out.

**ASICS, Memories, ChipSets

*SMOS (S-MOS Design System)
**SMOS supports Daisy, Mentor, Valid, ViewLogic, FutureNet, Verilog, Synopsys, Orcad and IROS systems.

CIRCLE NO. 25
Capturing video for desktop use
Ron Wilson, Senior Editor

Personal computers ought to have video inputs. At least that seems to be the belief of planners in the PC market, who point to a wide range of things you could do with them. You could analyze and edit images from a TV camera. You could add moving images to your presentations. You could watch the World Series in one window while running a simulation in another.

There is a common problem, though, standing in the way of all these applications. The composite video signal, as carefully worked out though, standing in the way of all ages to your presentations. You could analyze and edit images from a TV camera. You could add moving images to your presentations. You could watch the World Series in one window while running a simulation in another.

The digitizing challenge
Even getting the video signal converted from its native analog into digital data is a complex problem. It might seem that all you need to do is insert a sufficiently fast A-D converter in front of the composite video signal and the job is done. Not so, according to vendors.

"There's no standard way to digitize video," warns Sergio Maggi, applications manager at A-D converter vendor Micro Power Systems (Santa Clara, CA). "Some people convert the composite signal directly and then separate the colors with software. Some people separate the colors as analog and then convert the individual R, G and B signals. It gets very hard to produce highly integrated parts because it's hard to know what the user wants."

Even once you decide on an approach, there are some unforeseen technical issues. "The biggest problem is getting a stable clock on the front end of your system," says Tom Kovanic, imaging product manager at Brooktree (San Diego, CA). Kovanic points out that the video signal may be coming from a nice stable camera, or from a VCR whose tape speed is wandering all over the place, or from a satellite receiver with challenging signal-to-noise specs. Under all of these conditions, the video-capture circuitry has to lock onto each line and digitize pixels from the right place in the signal.

The converter must be consistent—within at least one-fifth of a pixel width—in where it samples the video signal for each pixel. Otherwise the digitized image will show visible jitter. Worse, the jitter will render many image-processing algorithms all but useless. So in addition to fast 8-bit A-Ds, vendors are starting to supply chips that lock onto the horizontal sync pulse in the video signal and parcel out pixel clocks based on the incoming horizontal line rate. Such chips are being provided by both Brooktree and Signetics (Sunnyvale, CA), a division of North American Philips, which developed the Signetics chips.

Dealing with color
That would just about have the problem solved if we were dealing with monochrome signals. But the addition of color complicates everything. The color information in a video signal does not come in RGB form, but in the form of two signals—luminance and chrominance—that are encoded together in the composite waveform. Even getting the two signals out of the digitized video is an interesting exercise in signal processing.

Here Philips comes to the rescue with a series of Digital Multistandard Decoder (DMSD) chips with a range of cost and performance needs. Each of these devices takes in a stream of 8-bit digitized composite video and produces luminance, chrominance and vertical and horizontal sync at its outputs. The parts can shift automatically between PAL/NTSC and SECAM color formats, and in most cases produce sequential color and memory video formats.
What's the best kept secret in the VME industry?

The Calmos VME chipset from Newbridge Microsystems.

The Calmos™ VME chipset has been in military and commercial production for over two years. With full compliance to industry standards, it provides high performance and flexibility for the future through a pin-for-pin compatible migration path to VME-64.

This unique VME chipset offers a versatile, complete solution. It can be used as a two chip set for a full VMEbus interface or as a single chip with external address and data bypass.

Complete compatibility with the IEEE 1014/VMEbus Rev C Interface ensures that all VMEbus signals are terminated, and all VMEbus Recommendations and Functional Modules, including master/slave interface, are implemented. The Calmos VME chipset also supports all cycle types and addressing modes.

The powerful Local Bus Interface provides compatibility with the industry standard 68020/030 protocol, and includes a 3 source Arbiter/Requester, Interrupt Controller (local and VMEbus), and Watchdog, Tick and Baud Rate Timers.

In addition, the Calmos VME chipset features BiMode Bus Isolation mode for system fault isolation, Auto ID and Auto SYSCON for jumper free design, plus 32 location monitors.

Part of the Newbridge Microsystems complete open bus product line extending all the way to Futurebus+, the Calmos VME chipset delivers the features you need today to build high-performance systems now and in the future!
Although the data may be in just the right format for image processing, it's still not compatible with the RGB format used in computer displays. So both Brooktree and Philips are offering format-conversion chips that can translate a data stream in real time between color formats. This lets the system maintain its frame buffers in whatever format is best suited to the processing being done. "You may want to translate directly into RGB," says Kovanic, "because there's a ton of software based on that format. But it's not that great for image manipulation. So we provide translators to let you move between video spaces."

Once again, the problem isn't as trivial as it might seem. The basic translation between spaces is a simple matrix multiplication. But a small matter called gamma correction gets in the way. "The gamma curve is supposed to correct for the temperature dependencies of a picture tube phosphor," says Solari.

"People are already thinking of what they want to do with desktop video. Making it happen is a matter of technical issues that need silicon solutions."

—Stephen Solari, Signetics

The Philips-Signetics approach to video capture partitions the pipeline into a few big chips. Here the process of digitizing, decoding and converting video for use with a standard VGA display system is implemented in a handful of special-purpose Philips devices.

"Strictly, you need to take the gamma correction out of the color signal before you translate to RGB. Perhaps it's a nuance at this point, but our chips do it."

At the RGB conversion stage, both companies' chips also provide for input from other digital RGB sources. This lets the video be mixed with, for instance, computer-generated information from a VGA controller.

The level of integration demonstrated in the growing families from Philips and Brooktree not only shows that the companies take this market seriously but suggests the direction in which digital video capture is moving: from specialized hardware to highly integrated, low-cost boards to eventual inclusion in the core of the PC.

"Until recently, you've seen video capture just from third-party board vendors," says Micro Power Systems' Maggi. "But now IBM and Apple have stepped in with their own products—some of them using our flash converters. And when the solutions are down to one or two chips, expect to see them migrating to the PC motherboard."

Solari agrees on the direction. He sees the integration process as one of incorporating the algorithms that have already been developed in the world of analog television and eliminating the myriad of manual tweaks that were necessary in the analog sets. This should produce a family of very flexible, programmable video-manipulation components that can put the system cost into the right range. "Right now, people are already thinking of what they want to do with desktop video," he says. "Making it happen is a matter of technical issues that need silicon solutions."
200 MBytes/sec and VME
OPENING NEW REAL-TIME WORLDS

At last! An extensible computer architecture that can keep pace with your most demanding applications. The powerful new Heurikon V3F and V4F single-board computers, based on the Motorola 68030 and 68040, feature Corebus, a high performance, scalable board level architecture. With up to a 200 Mbyte/sec. path to the processor and memory, Corebus is ideal for innovative embedded applications demanding data transfers faster than the VME backplane can provide, such as high speed data acquisition, digital signal processing, optical fiber communications, and performance co-processing.

Extensive SMT packaging enables even exotic solutions to remain within a single slot. Because Corebus modules work on the V3F and V4F, as well as other Heurikon Corebus products, an initial investment yields a product line that can respond to the economics and performance expectations of the market.

But what is hardware without software? Heurikon directly supports UNIX V3 and the most accepted real-time kernels and development environments, including VxWorks, OS-9 OS-9000, and Velocity, giving you a single source of experienced service.

1-800-356-9602
HEURIKON
OPEN SYSTEMS :: OPEN TOOLS

©1990, Heurikon Corporation. 8000 Exceltior Drive, Madison, WI 53717 USA. 608-231-0600. All Rights Reserved. Heurikon, Corebus, and Open Systems: Open Tools are trademarks of Heurikon Corporation. UNIX is a trademark of AT&T Bell Laboratories. Motorola is a trademark of Motorola, Inc. VxWorks is a trademark of Wind River Systems, Inc. OS-9 and OS-9000 are trademarks of Microware Systems Corp and Motorola, Inc. Velocity is a trademark of Ready Systems.

CIRCLE NO. 27
PLDs catch up to FPGAs in logic capacity and I/O

Barbara Tuck, Senior Editor

It seems no turf is secure in the ASIC market. Boundaries are becoming increasingly blurry as high-density programmable logic devices target the field-programmable gate array (FPGA) market and continue to compete with other high-density PLDs. In addition, both PLDs and FPGAs are going after a portion of the gate array business.

Two weeks ago, Altera (Santa Clara, CA) began shipping the densest member of its Multiple Array Matrix (MAX) 5000 EPLD family. With 192 macrocells and 7,500 equivalent gates, the 84-pin part is playing catch-up in complexity to FPGAs from Xilinx (San Jose, CA), Actel (San Jose, CA), and Plessey Semiconductors (Scotts Valley, CA). And in answer to customer demands, Altera has increased the pin count by 50 percent over the 128-macrocell EPM5128, previously the largest MAX EPLD. The new 128-macrocell, 100-pin part, packaged in a quad flatpack, addresses register-intensive designs such as bus controllers. Users can expect an even higher density family of MAX parts later this month.

At the same time, Advanced Micro Devices (Santa Clara, CA) is just beginning to ship the first member of its Macro Array CMOS high-speed, high-density (MACH) family of PLDs. The initial device has 900 gates and 32 macrocells. AMD plans to bring a 128-macrocell, 3,600-gate device to market by mid-1991, and then expects to double that density before the family runs out of steam.

Flexibility first

Altera's strategic marketing manager Stan Kopec claims that the two new MAX EPLD parts make the family compatible in density and I/O counts to layout-sensitive FPGAs. Moreover, he claims that "even when one takes into account the additive interconnect delays associated with the MAX architecture, the MAX family is 1.5 to three times faster than FPGAs." Altera MAX parts will compete well with Xilinx parts, according to Kopec, since the MAX devices are "easier to design than the difficult-to-optimize logic cell arrays, which require many hours of compilation. Designers can have difficulty getting even 4,000 gates out of a 9,000-gate logic cell array." The availability of windowed erasable MAX parts presents an immediate advantage over one-time-programmable Actel parts, continues Kopec.

As for competition from the AMD MACH family, Kopec points out that the MAX architecture, the MAX part, in a one-time programmable plastic quad flatpack, pushes PLD pin counts to 100.

The 84-pin, UV-erasable EPM-5192JC MAX programmable logic device from Altera, in a windowed, ceramic J-lead chip carrier, has 192 macrocells and 7,500 gates. The EPM5130QC MAX part, in a one-time programmable plastic quad flatpack, pushes PLD pin counts to 100.

The MAX family has nearly a two-year head start on the MACH. "And the MACH devices have a stripped-down architecture for the highest speed and smallest size, resulting in an internal interconnect that's not nearly as flexible as Altera's," he claims. Kopec questions the efficiency of the MACH architecture for integrating anything more than low-density PALs and 22V10s. "Because of routing problems, designers will be able to use only 20 or so of the 32 macrocells in the new MACH110," he says.

Altera compares the density of its 192-macrocell part with the Xilinx 3090. The new EPM5192 MAX device provides 1.5 times the density of the company's 128-macrocell EPM5128, yet provides the same 25- or bidirectional data flow. Dual feedback on the I/O pins provides the most efficient use of the device's pin resources.

Other features of the new chip are a 25-ns propagation delay, 256 shareable expander product terms and synchronous clocking for fast clock-to-Q delays in bus-oriented functions. Both MAX devices support 50-MHz clock rates for registered logic functions such as counters and shift registers.

Though Altera claims an advantage over the variable/cumulative delays encountered with conventional channel routing in FPGAs, Kopec admits that Altera's own Programmable Interconnect Array, which connects the multiple logic array blocks, can indeed involve
Unix Systems That Fit Your Image.

Do Unix® systems reflect their developers? Or are developers shaped by their machines? With the Optimum™ Family of Unix products from Mizar / Integrated Solutions, you do the shaping, all according to your application needs and cost objectives.

Optimum Unix solutions range from pre-tested board and software kits to completely integrated systems. They’re the kind of products you can easily tailor to meet unique application requirements. Best of all, the Optimum Family provides all the features and performance of the finest Unix workstations, but without their restrictive packaging and limited upgradability.

Based on the VMEbus, the 68030, and a high-speed memory architecture, Optimum systems are true performers. And our Berkeley 4.3 Unix with NFS™ and X.11 Windows™ support provides the ideal environment for both development and deployment of Unix applications. You can even develop on Sun workstations for later transfer to Optimum application systems with little or no change in source code.

But Optimum’s capabilities don’t stop at the basics. Designed specifically for high performance Unix applications, the Optimum family offers special features such as the Transparent Remote File System, TRFS™ for file sharing and networking at twice the speed of TCP/IP over Ethernet™ For multiprocessor applications, our unique clustering approach allows you to integrate multiple Unix processors in a single VME chassis.

Finally, Optimum products are backed by the best warranty, factory service, and technical support programs in the business. The Optimum solution doesn’t just include hardware and software, but the personal attention you need to get your application running in record time.

If ordinary Unix products aren’t your style, the Optimum Family probably is. Call today for more information on how we can serve your Unix application needs.

1-800-635-0200

Mizar / Integrated Solutions
1419 Dunn Drive / Carrollton, Texas 75006
(214) 446-2664 / FAX (214) 242-5997

Integrated Solutions, TRFS, and Optimum are trademarks and Mizar is a registered trademark of Mizar Inc. or its subsidiaries. Other names are trademarks of their respective manufacturers or holders.
more than a single uniform delay. "But whereas a Xilinx FPGA, once routed for a 16-bit counter, will probably be derated to between 15 and 20 MHz," claims Kopec, "a MAX part will be derated to the 30-MHz-plus range." One way a designer can stack up delays with the MAX parts is by relying on the innovative Altera logic expanders to get the most out of the parts' resources.

Although AMD's MACH family is coming to market later than Altera's MAX, AMD director of marketing for programmable logic Andy Robin reports "tons of design wins" for the MACH devices from customers "waiting for higher speed." With a 15-ns propagation delay, the MACH parts will be twice as fast as 30-ns MAX parts and 40 percent faster than 25-ns parts. Plus, they'll be half as expensive as MAX parts, claims Robin.

Though both MACH and MAX architectures are globally interconnected, the programmable interconnects are radically different, according to Robin. The MACH interconnect lets designers route from any macrocell to any other macrocell and incur no more than the predictable worst-case speed in all applications requiring up to 12 or 16 product terms per macrocell, explains Robin. The AMD programmable interconnect, a switch matrix, does involve a 1- or 1.5-ns delay, but AMD buried that delay within the 15-ns delay.

The MAX interconnect, on the other hand, while giving the designer greater flexibility, says Robin, involves about a 13-ns delay and also takes up a lot of die area. If MAX users require more than three or four product terms, they pay the cost of an additional delay for using logic expanders. And if they need more than seven inputs and have to go through the Programmable Interconnect Array, they'll incur yet another delay.

**Three times the logic**

The 44-pin MACH110, the first member of the AMD CMOS MACH 1 family, has approximately three times the logic macrocell capability of the popular PAL22V10, claims AMD. Each of two PAL blocks contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The logic allocator takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. Altera claims that AMD's use of the logic allocator to compensate for sparseness of logic—four product terms per MACH macrocell compared with seven product terms plus two expanders for each MAX macrocell—helps one macrocell boost its logic capability to the detriment of adjacent macrocells.

A switch matrix in the MACH110 connects the two PAL blocks to each other and to all input pins. It feeds the PAL blocks with 22 inputs, which makes each block look effectively like an independent PAL-
22V16. Each macrocell provides either registered or combinatorial outputs with programmable polarity, and all macrocells can be connected to an I/O cell.

The next MACH device to be shipped will be the 15-ns, 64-macrocell 210, the first member of the MACH 2 family. It will let designers use up to 16 product terms per macrocell without a change in timing delay. According to Robin, the MACH architecture will allow AMD to expand to 128 macrocells comfortably without increasing the 15-ns propagation delay. The MACH family will eventually be extended to about 7,200 gates, predicts Robin.

I Jostling for position
AMD doesn’t expect its MACH devices to face competition from either Plus Logic (San Jose, CA) Plus Array devices or International CMOS Technology (San Jose, CA) Peel arrays. The story may change if Plus Logic, which has a strategy of surrounding fixed portions of high-speed logic with programmable logic, moves from 2- and 3-μm to a faster technology, says Robin. The ICT Peel arrays, in the 45- to 50-ns range, will be more competitive in the medium-density market.

What AMD expects to happen is that MACH and MAX devices will compete at intermediate densities, and that FPGAs, though slow and unpredictable at lower densities, will be relied on for scaling up to about 50,000 gates. Meanwhile, both high-density PLDs and FPGAs will capture a portion of the gate array business.

At this point, high-density PLDs are a step behind FPGAs, FPGAs are a few steps behind gate arrays and gate arrays are merging with standard cells. With boundaries blurring as technologies blend together, the opportunity for ASIC designers to explore various technologies within a universal design methodology increases. And competition will help make vendors more responsive to designers’ demands for easier migration from one technology to another.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Actel (408) 739-1010 Circle 239
Advanced Micro Devices (408) 732-2400 Circle 240
Altera (408) 984-2800 Circle 241
International CMOS Technology (408) 494-0678 Circle 242
Plessey Semiconductors (408) 438-2900 Circle 243
Plus Logic (408) 293-7587 Circle 244
Xilinx (408) 599-7778 Circle 245

PROM-III
- PUT DOS AND APPLICATION IN EPROM
- ALLOWS DISKLESS OPERATION
- UP TO 1 MBYTE ROM-DRIVE WITH 16K FOOTPRINT
- PROMKIT SOFTWARE BY ANNA-BOOKS
- FLASH EPROM SUPPORTED
- BATTERY RAM MODULES SUPPORTED
- DELIVERY FROM STOCK

SEALEVEL SYSTEMS INC.
PO BOX 1808
EASLEY, SC 29641
(803) 855-1581

CIRCLE NO. 30

Also Available:
- 486, 386, 386SX, 286, & 8088 Single Board Computers
- I/O Expansion Cards
- Industrial & Commercial Complete Computer Systems
- Rackmount Computers with or without EL Flat Panel Display

Diversified Technology
An Ergon Co.
1-800-443-2667
601-856-4121
112 E. State St. • Ridgeland, MS 39157
AT is a trademark of IBM Corp.
Dedicated DSP chips carry high-performance applications

Warren Andrews, Senior Editor

Though general-purpose digital signal processors have shown dramatic increases in speed and algorithm complexity over the past few years, many emerging DSP functions are calling for even higher performance of relatively common algorithms. Microprocessor-based DSP devices simply don't have the power to handle the sampling rates required in applications such as very-high-speed modems and digital receivers. And when arrays or multiprocessor designs are brought to bear on such designs, they're fraught with high chip counts and partitioning problems.

In response to these needs, the industry has developed function-specific DSP chips targeted at DSP algorithms associated with particular applications. The latest in the emergence of such specialized chips is a family of DSP devices from Plessey Semiconductor (Scotts Valley, CA) designed to solve coherent digital transmission and receiver system problems. The new chips include a 20-MHz, 16 x 16-bit multiplier, a high-precision, direct digital synthesizer— billed as the industry's first with an on-chip in-phase/quadrature (I/Q) splitter—and a family of finite impulse response (FIR) filters.

These new devices, says Plessey marketing manager John Vigilante, aren't necessarily intended to replace general-purpose DSP chips, but rather to be an adjunct to them in high-performance transmission and receiver systems. "The new parts have a tremendous amount of computational power," says Vigilante. "One of our FIR chips, for example, has the equivalent computational power of 16 TMS320C25s when harnessed to do the same task."

High bandwidth signals

The new family of Plessey DSP devices is designed to handle sampling rates up to 20 MHz, with signal bandwidth exceeding 1 MHz. Rates such as these are often required in digital communications systems, radar, sonar, telemetry and spectrum analysis. The Plessey devices are geared to manage the front end of such digital receivers, allowing the back-end processing to be handled by more conventional microprocessor-based DSP devices. Coherent processing of such high-bandwidth signals requires fast iterations of complex-number arithmetic.

To best understand the function of Plessey's chips, however, it's easiest to look at a digital receiver and see the functions performed by the various components (see figure above). At the front end, after an appropriate analog-to-digital conversion, the PDSP16350 with on-chip I/Q splitter handles the translation of the desired bandwidth from an intermediate frequency to baseband, and into the commonly called I and Q, or the real and imaginary components. The resultant I and Q signals are in fact the same signal, except one channel is shifted 90 degrees in phase from the other channel. This precise 90-degree phase shift is a primary requirement for unambiguous time measurements, the key to coherent systems.

Compared with an equivalent analog circuit using a voltage-controlled oscillator and quadrature hybrid mixer, or splitter, the digital solution provides faster frequency shifting, a more accurate center frequency, finer frequency resolution, a purer frequency spectrum and better stability. In addition, the 16350 offers a better third-order intercept figure, better linearity and far better 90-degree phase offset tracking across frequency and amplitude than are possible with purely analog techniques.

Plessey Semiconductor's PDSP16350 high-precision direct digital synthesizer with 34-bit phase accumulation and 16-bit amplitude precision is fabricated in 1.5-μm CMOS. Because the part is made as a gate array, a shrink to a more advanced 1-μm technology will be almost seamless and will allow close to double the current 20-MHz sample rate.

The 16350 can also adapt to a wide range of other applications, including use as a numerically controlled oscillator, quadrature signal generator, AM/FM or PM modulator, constellation generator or synchronous demodulator. The chip itself comprises a high-precision direct digital synthesizer with 34-bit phase accumulation and 16-bit amplitude precision, in addition to the on-chip I/Q splitter.

Another of the key elements in Plessey's trio of high-performance
Take a Close Look at What's Behind Your PC CPU Board!

I-Bus has a lot more to offer the OEM and System Integrator than a family of CPUs with great price/performance. The I-Bus T.O.P.S.™ (Total OEM Program Support) Plan is designed specifically for OEMs and System Integrators:

- Engineering and Manufacturing Services
- Program and Project Management
- Peripheral Sourcing
- OEM Developers Program
- Life Cycle Support Program
- Unprecedented 2 Year Warranty

But that's only the beginning. We'll completely assemble and test your system (our boards and/or yours), modify or custom design an enclosure, and take it all the way to drop shipment to your customer.

We're 100% dedicated to the OEM and System Integrator, utilizing PC technologies in their application and products. Call today about the I-Bus OEM Developer's Program—a total support program that saves you time and cost in the design phase, and continuous support over the life of your system.

CPUs for the OEM and System Integrator

<table>
<thead>
<tr>
<th>Model</th>
<th>Speed/MHz</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>A286</td>
<td>8/12/16</td>
<td>DRAM, Option</td>
</tr>
<tr>
<td>SBC88</td>
<td>10</td>
<td>DRAM, EGA/CGA/CGA/Hercules, Floppy/Hard Disk Controller</td>
</tr>
<tr>
<td>J386</td>
<td>10/20/25</td>
<td>DRAM</td>
</tr>
<tr>
<td>N88</td>
<td>10/20/25</td>
<td>DRAM, Option</td>
</tr>
</tbody>
</table>

Call toll free 800-382-4229
Ask for our new catalog!
I TECHNOLOGY UPDATES

DSP chips is the upgraded version of its 16×16-bit high-speed multiplier. The PDSP16116A can multiply two complex (16×16-bit) words every 50 ns and can be configured to output the complete complex (32×32-bit) result within a single cycle. The data format is fractional two's complement.

I Handling analog functions
Plessey's PDSP16256 FIR filter takes over the analog functions of filtering in successive stages of a receiver. In the receiver application, the chip filters out unwanted frequency components from the downconverted signal and handles the decimation (reduction in sample rate) of the digital data stream to let lower performance processors (such as more conventional, microprocessor-based units) operate at a rate that won't overwhelm their processing capabilities.

The PDSP16256 is made up of 16 complete 16×12-bit multiplier/accumulators that can be multicycled to provide from 16 to 128 stages of digital filtering at sample rates from 2.5 to 20 MHz. In the 16-tap mode, the device samples data at the 20-MHz system clock rate. If a lower sample rate is acceptable, the number of stages can be increased in powers of two up to 128. Each time the number of stages is doubled, the clock rate is halved with respect to the system clock rate. The chip can also be configured either as one long filter or two filters with half the number of taps in each.

In the digital-receiver application, the PDSP16256 was illustrated only in its most simple application. In the digital-receiver chain, additional functions such as matched filtering, pulse compression, coherent convolution, chirp-z transforms, phase-lock loops, correlation and convolution may be necessary and can be implemented with the PDSP16256 by modifying the filter coefficients and inventive interconnection schemes.

Coefficients for the PDSP16256 are stored internally and can be downloaded from a host system or a simple EPROM. If an EPROM is used, no additional support is required, letting the part be used in stand-alone applications. A full set of coefficients is then automatically loaded at power-on by the chip or at system request. A single EPROM can provide coefficients for up to 16 devices.

I Just the beginning
The PDSP16350 and PDSP16256 provide only the rudiments of the receiver front end, and many additional processing steps may be required at a high bandwidth. One such step could be the addition of frequency translation of the signal to a new frequency. In this case, a PDSP16116 works with the PDSP16350. The main difference is that the sig-

I INTEGRATED CIRCUITS

I TECHNOLOGY UPDATES

DSP chips is the upgraded version of its 16×16-bit high-speed multiplier. The PDSP16116A can multiply two complex (16×16-bit) words every 50 ns and can be configured to output the complete complex (32×32-bit) result within a single cycle. The data format is fractional two's complement.

I Handling analog functions
Plessey's PDSP16256 FIR filter takes over the analog functions of filtering in successive stages of a receiver. In the receiver application, the chip filters out unwanted frequency components from the downconverted signal and handles the decimation (reduction in sample rate) of the digital data stream to let lower performance processors (such as more conventional, microprocessor-based units) operate at a rate that won't overwhelm their processing capabilities.

The PDSP16256 is made up of 16 complete 16×12-bit multiplier/accumulators that can be multicycled to provide from 16 to 128 stages of digital filtering at sample rates from 2.5 to 20 MHz. In the 16-tap mode, the device samples data at the 20-MHz system clock rate. If a lower sample rate is acceptable, the number of stages can be increased in powers of two up to 128. Each time the number of stages is doubled, the clock rate is halved with respect to the system clock rate. The chip can also be configured either as one long filter or two filters with half the number of taps in each.

In the digital-receiver application, the PDSP16256 was illustrated only in its most simple application. In the digital-receiver chain, additional functions such as matched filtering, pulse compression, coherent convolution, chirp-z transforms, phase-lock loops, correlation and convolution may be necessary and can be implemented with the PDSP16256 by modifying the filter coefficients and inventive interconnection schemes.

Coefficients for the PDSP16256 are stored internally and can be downloaded from a host system or a simple EPROM. If an EPROM is used, no additional support is required, letting the part be used in stand-alone applications. A full set of coefficients is then automatically loaded at power-on by the chip or at system request. A single EPROM can provide coefficients for up to 16 devices.

I Just the beginning
The PDSP16350 and PDSP16256 provide only the rudiments of the receiver front end, and many additional processing steps may be required at a high bandwidth. One such step could be the addition of frequency translation of the signal to a new frequency. In this case, a PDSP16116 works with the PDSP16350. The main difference is that the sig-

I INTEGRATED CIRCUITS

I TECHNOLOGY UPDATES

DSP chips is the upgraded version of its 16×16-bit high-speed multiplier. The PDSP16116A can multiply two complex (16×16-bit) words every 50 ns and can be configured to output the complete complex (32×32-bit) result within a single cycle. The data format is fractional two's complement.

I Handling analog functions
Plessey's PDSP16256 FIR filter takes over the analog functions of filtering in successive stages of a receiver. In the receiver application, the chip filters out unwanted frequency components from the downconverted signal and handles the decimation (reduction in sample rate) of the digital data stream to let lower performance processors (such as more conventional, microprocessor-based units) operate at a rate that won't overwhelm their processing capabilities.

The PDSP16256 is made up of 16 complete 16×12-bit multiplier/accumulators that can be multicycled to provide from 16 to 128 stages of digital filtering at sample rates from 2.5 to 20 MHz. In the 16-tap mode, the device samples data at the 20-MHz system clock rate. If a lower sample rate is acceptable, the number of stages can be increased in powers of two up to 128. Each time the number of stages is doubled, the clock rate is halved with respect to the system clock rate. The chip can also be configured either as one long filter or two filters with half the number of taps in each.

In the digital-receiver application, the PDSP16256 was illustrated only in its most simple application. In the digital-receiver chain, additional functions such as matched filtering, pulse compression, coherent convolution, chirp-z transforms, phase-lock loops, correlation and convolution may be necessary and can be implemented with the PDSP16256 by modifying the filter coefficients and inventive interconnection schemes.

Coefficients for the PDSP16256 are stored internally and can be downloaded from a host system or a simple EPROM. If an EPROM is used, no additional support is required, letting the part be used in stand-alone applications. A full set of coefficients is then automatically loaded at power-on by the chip or at system request. A single EPROM can provide coefficients for up to 16 devices.

I Just the beginning
The PDSP16350 and PDSP16256 provide only the rudiments of the receiver front end, and many additional processing steps may be required at a high bandwidth. One such step could be the addition of frequency translation of the signal to a new frequency. In this case, a PDSP16116 works with the PDSP16350. The main difference is that the sig-

MORE BOARD. The new Slot Board /386 from Ampro.

IDE interface for hard disks with embedded AT bus controllers
High performance Intel 80386 20MHz 32-bit µP
Optional 80387 math coprocessor support
Byte-wide sockets for up to 256K bytes of onboard Solid State Disk (SSD).

See us at ELECTRONICA, Hall 16, Stand No. 16E and COMDEX Fall, Caesar's Palace, Booth C728

© 1990 Ampro Computers, Inc. Ampro, Slot Board and Mini-Module are trademarks of Ampro Computers, Inc. Other product names may be trademarks or registered trademarks of their respective companies.
nal is now complex and requires four real multipliers to step through the translation, as opposed to the two required when doing the more elementary I/Q split. The 16116 complex multiplier also provides a single pin for complex conjugation, necessary when performing modulation or rotation algorithms.

The examples mentioned above only begin to exploit the complexity of digital receivers, according to Vigilante. The addition of other existing and/or emerging high-performance DSP components will satisfy other needs.

Additional channelization may be necessary for detection problems over a wide bandwidth, Vigilante adds, which can be handled by a soon-to-be-announced FFT processor (PDSP16510). This dedicated FFT chip is designed to perform up to 256 complex-point FFTs at a sustainable sample rate of 10 MHz. Once again, the chip uses a data flow approach, allowing its inclusion with no external memory.

**More and faster**

Though general-purpose devices tend to focus on narrow bandwidths with increasing algorithm complexity, Vigilante sees an increasing need for DSP devices that implement more common algorithms at a higher sample rate to handle available media bandwidths. The Plessey DSP product family is geared to provide that type of performance and, according to Vigilante, is just the beginning of a growing line of increasingly higher performance products.

“Our current family of chips is made in Plessey's 1.5-µm CMOS process, giving it the 20-MHz sample rate required for many of today's systems,” says Vigilante. “But today's systems require even wider bandwidths. Plessey plans to shrink geometries to about one micron in the near future, practically doubling the effective sampling rate.”

The key to the performance of the Plessey chips, Vigilante says, is through architectures using many computational resources on a single chip. Several multiplier/adder pipelined stages, for example, are cascaded to implement specific functions such as demodulation, down conversion, filtering or detection. This data flow architecture—compared with architectures such as the more common Harvard type—restricts the range of algorithms due to the dedicated interconnect scheme, but provides the highest possible performance available from given hardware resources.
DESIGNER'S TOOL KIT

AT MOTHERBOARD
CORE LOGIC CHIP SET
40MB IDE DRIVE
ORCAD SCHEMATIC DISKETTES
AND DESIGNER'S MANUAL
WD USER'S MANUAL
AND MORE

Western Digital is a registered trademark of Western Digital Corporation.
Would you rather have what's in Box Number One or Box Number Two?

The Western Digital Designer Kit gives you everything you need to start and complete your next design. All in one handy box. A box that lets you avoid a lot of headaches and hassles. Such as all the begging, pleading, and conniving necessary to get the parts that are necessary.

The designer kit gives you a Western Digital 286 Motherboard, the WD286-LPM16. You also get a 4-chip FE3600 AT Core Logic Set. The WD16C452 Serial/Parallel Controller. The WD37C65 Floppy Disk Controller. The WDPVGA1A VGA Controller. The WD93044-A 40Mb IDE Drive. 512K RAM. All the cables you'll need for the drive and the keyboard. An expansion slot riser card. LPM Utilities Diskettes. ORCAD Schematic Diskettes and Designer's Manual. Complete data sheets for all the Western Digital chips. And a Western Digital User's Manual.

The entire Western Digital Designer Kit costs just $999. Obviously, rounding up all the parts by yourself would take far more money. And far more time. All you need to supply is a little brain power. And before you know it, your next great idea will be off the drawing board and into production.

The Western Digital Designer Kit is available for a limited time. And in limited quantities. So call your favorite Western Digital distributor now. And let's make a deal.

Almac Electronics at 206-643-9992.
Anthem Electronics at 408-453-1200.
Hall-Mark Electronics at 214-553-2171.
Pioneer Standard Electronics at 800-874-6633.
Pioneer Technologies Group at 800-277-1693.
Wyle EMG at 408-727-2500.

Matched sets, unmatched performance.

WESTERN DIGITAL
I TECHNOLOGY UPDATES

DESIGN AND DEVELOPMENT TOOLS

High-speed PCBs pose problems for timing analysis tools

Mike Danlin, Senior Editor

Today's high-performance circuit boards demand tightly packed traces running between custom, semicustom and standard high-speed CMOS devices. The effects that such complex designs produce—namely, ringing, crosstalk and reflection—can cause clocking and triggering problems and system-crippling glitches. Unfortunately, most tools that predict and analyze these problems are run after the layout is finished, a trait that separates them from the front end of the design cycle. The perfect analysis tool would allow a designer to analyze, correct and back annotate high-speed timing and transmission-line effects into the layout tool, before the prototype stage. Such a tool would eliminate extra prototype cycles, which directly affect a product's performance, cost and time-to-market.

"What people are doing today is hanging logic analyzer probes all over a prototype and that's certainly not a complete, worst-case evaluation," says Pat Wolfram, marketing product manager at Mentor Graphics (Beaverton, OR). "Today's multilayered boards and fine-pitch circuits are making that kind of analysis almost impossible."

The primary problem a designer faces when analyzing circuit board timing is getting data that accurately reflects how a board's components will behave in a real operating environment. Timing analysis data can't be too optimistic, or potential problems will be overlooked. On the other hand, an overly pessimistic set of parameters will tag false timing hazards and place undue restrictions on the final design.

Noise impedes performance

Today's high-speed components only complicate matters. Reflections caused by anomalies in transmission lines may cause false triggering, thus forcing the designer to redesign the board to accommodate lower clock rates. In any case, performance is sacrificed. Most designers prefer to route these critical paths by hand, but as circuit boards employ more and more high-speed devices, hand routing is consuming an inordinate amount of the design cycle. Better timing data, even for postlayout analysis, would help predict prototype performance.

"Most timing analysis tools on the market look at schematics and use the gate delays between different components to try and define the critical paths," says Shiv Tasker, director of product marketing at Valid Logic Systems' printed circuit board division (Chelmsford, MA). "That approach doesn't take into account other elements that affect timing. In addition to gate delay, there's etch delay and settling time, each of which must be taken into account for accurate timing analysis."

Once this timing information is defined, it can be used to set limits on a postlayout simulation before the critical prototype phase. "In a circuit where a driver goes from zero to one, the receiver should be ready after a certain amount of etch delay," says Tasker. "But sometimes there isn't sufficient drive, so the signal goes halfway and lingers there before it ramps up. A designer needs to know that there's insufficient drive and that it may be necessary to look at the whole network—a major fix that would require changing the whole design. Finding something like that after routing is a lot better than finding it after the board has

Valid's signal integrity tool, SigDelay, analyzes high-speed circuit board signal transmissions for the timing effects of logic transitions. Here, though the maximum allowable propagation delay is only 3.4 ns, the receiver pin doesn't change states until 4.0 ns. The offending signal is highlighted in the Allegro layout tool, and the corresponding waveform is displayed within Analog Workbench.
Tough, rugged boards that handle shock, vibration, heat, cold and the budget squeeze

MATRIX VMEbus Rugged Series loves harsh environments. Designed to operate from -40° to +85°C, the Rugged Series surpassed these temperature specs and sustained continuous operation during a series of severe environmental tests.* At off-the-shelf prices, these boards are tough to beat.

Rugged 32-bit processors, memory boards, and a variety of specialty I/O boards make harsh environments manageable. Available in extended temperature and/or rugged versions, these products provide all the power and flexibility VMEbus can offer. And at a fraction of the cost of full Mil-spec products.

Call today for more information about our Rugged products. For less extreme applications, ask about our full line of VMEbus Industrial Quality systems, boards and enclosures.

Telephone: 1-919-231-8000.
FAX: 1-919-231-8001.

*CIRCLE NO. 35

1203 New Hope Road, Raleigh, NC 27610

*Test results for the MATRIX Rugged Series show boards withstood 105 g's of shock for 6 ms and 10 g's of vibration at the first natural resonant frequency.
DESIGN AND DEVELOPMENT TOOLS

been fabricated."

To solve the high-speed signal delay problem, Valid has just unveiled SigDelay, a timing analysis tool that's part of the Allegro PCB design system. SigDelay works directly with Valid's Signal Noise Analysis Tool, which lets users make simultaneous detailed analyses of high-speed board characteristics such as crosstalk, thermal shift, reflections and ohmic loss. It uses the transmission-line simulation results provided by the Signal Noise Analysis Tool to analyze the speed and smoothness of the signal. SigDelay then verifies length and delay constraints that may have been established on the signal, and uses RapidSim, Valid's high-speed digital simulator, to extract the minimum and maximum pin-to-pin delay data for postlayout timing simulation.

Recognizing this need for physical timing data in the preprototype stage of board design, Mentor Graphics has teamed up with Quad Design Technology (Camarillo, CA) to provide pin-to-pin delay calculations from Quad's transmission-line and crosstalk analysis tools. Though Mentor is currently referring accounts that require high-speed circuit board design tools to Quad Design, plans are in place to incorporate the analysis tools into Mentor's Concurrent Design Environment by the end of this year. The Quad toolset includes the Pre-Route Delay

"There's nothing available today that can evaluate the vector set and determine if the tool is exercising all the timing paths."
—Pat Wolfram, Mentor Graphics

Quantifier, which evaluates component placement and calculates signal interconnect delays in circuit designs; the Transmission Line Calculator, which simulates transmission-line effects in conductors such as cables, backplanes and traces; and the Crosstalk Tool Kit, which predicts the effects of signal coupling on system performance.

Though the analysis tools from Quad Design and Valid give designers critical information before the circuit board layout is committed to prototype, the ideal situation would be to extract timing analysis information before simulation. Then the placement of components would be an informed task instead of one that relies solely on the experience of the designer.

"Design verification has traditionally been a back-end process," says Brian Miller, product marketing manager at Teradyne (Boston, MA). "But that's becoming impractical as designs get more complex. A tool that merely points to a problem in a design is inadequate. There might be 20 paths that lead to the affected circuit, and they might affect 20 other paths. It's time-consuming to weed through all the possibilities."

One solution would be to bring postlayout information into simulation, but there are no standard interfaces for layout systems to communicate delays to the simulator. "We're working on a graphic display that would highlight which paths caused timing hazards," says Miller. "Ideally, you'd like a warning in simulation that would tell you, for instance, that there's a set-up violation on certain pins. Then a description would point out what the violation was, what paths caused it and what pads were affected."

The best solution

Right now, the best solution rests on supplying timing analysis data to static and dynamic timing analyzers, though the results can be misleading unless there is tight integration of data to analyzer. "A static timing analyzer is going to be pessimistic because it has to assume worst-case performance," says Mentor's Wolfram. "It looks at every path, and that means it might report on a lot of paths that aren't of any concern."

To avoid producing pessimistic results, static analyzers need control logic to determine which paths are valid, as well as adequate test vectors applied to the parts under analysis to ensure that they're in the right delay mode. A DRAM, for example, will have a different delay if it's in a read/write mode than if it's

Worst-case timing analysis capabilities in Teradyne's MultiSim Interactive Designer help identify subtle timing problems that don't show up in hardware prototypes. In this example, the set-up parameters require the signal to be stable for 2.0 ns. Worst-case timing shows the signal stable for -9.5 ns.
SO MUCH FROM SO LITTLE

High Level Of Integration. The TEK-AT1 features an 80C286 at up to 20 Mhz with system memory from 512 Kbytes up to 4 MBytes, two serial ports, one parallel port, a watchdog timer, a power failure detector, solid state disks with support for FLASH EPROMS, floppy and hard disk controllers.

Versatility. The TEK-AT1 can be used in a PC/AT passive backplane or as a stand alone computer for embedded applications.

Reliability. Teknor's products are built to operate in harsh environments. The TEK-AT1 can operate in extended temperature ranges and require very little power (sleep mode supported), typically less than 4 watts. The TEK-AT1 is backed by a two year warranty.

The solution: CALL 1 (514) 437-5682

TEKNOR MICROSYSTEMS INC.

The right connection

P.O. Box 455, Sainte-Thérèse (Québec) Canada J7E 4J8 • Fax: (514) 437-8053
in a read/modify/write mode. "Dynamic timing tools would solve this, but they have a downside," Wolfram points out. "If they don't have a robust vector set, they might mask paths that should be examined. There's nothing available today that can evaluate the vector set and determine if the tool is exercising all the timing paths. The ideal analyzer would be a combination of static and dynamic capabilities."

The hope, therefore, is that timing analyzers will be able to give adequate data to designers for use in prelayout simulation. The key is keeping the analyzer as flexible as possible, so that neither too many nor too few timing hazards are flagged. "Our approach with our Veritime timing analysis tool is to provide enough case-analysis capability," says Chris Brawy, product marketing manager at Cadence Design Systems (San Jose, CA). "This gives a designer the chance to describe the parameters in which a circuit will operate. As long as you do that, you can get an accurate analysis with few false hazards."

### Relief in sight

Until the ideal solution is developed, designers will have to be content with tools that point out potential timing hazards for postlayout verification. Products are on the horizon, however, that promise relief. Racal-Redac (Westford, MA) is set to release its High Performance Engineering EDA system later this year. Users will be able to specify delay, crosstalk and reflection limits on the schematic, and these delay parameters will be automatically converted to spacing rules. Racal-Redac's Visual placement system will then position components close enough to achieve the desired delays, and the autorouter will rip up traces that exceed delay specifications.

Though the day when accurate transmission-line effects and timing analysis data can be plugged into a simulator isn't yet here, the processes are creeping closer to the top of the design cycle. And as system frequencies approach 20 MHz and beyond, the need for this capability has never been more critical.
The Motorola Computer Group invites you to become their newest board member.
Take Advantage Of
Board-Level Partner

© 1990 Motorola, Inc. Motorola Computer Group is a member of Motorola's General Systems Sector. VMExec is a trademark of Motorola, Inc. All other product or brand names mentioned are trademarks or registered trademarks of their respective holders.
once you’ve seen what Motorola brings to the table, we think you’ll agree it’s everything you need. Like the most complete line of VME products, services and engineering support available anywhere. Award-winning quality. Competitive pricing. All from the company that pioneered VME technology, and whose product line ranges from ICs to boards to full systems. And includes everything in between.

You decide exactly what you need from our more than 100 VME products at every level of price and performance. From CPU boards, like our new '040-based MVME165, to memory boards, to communications boards. And the industry’s widest assortment of development tools, software resources, and technical support.

A partnership with Motorola not only helps you control costs, but even more importantly, speeds your time to market. Our products include more functionality with a higher level of integration to accelerate your development efforts. And because of Six Sigma quality control you can be assured that our products will work right out of the box. It all adds up to the fact that getting you to market sooner is a promise only a company with the resources of Motorola can make good on.

Every Motorola product includes a built-in migration path, so your future product cycles are assured. Such as providing a way to upgrade from the 68020 to the 68030 to the 68040, or from a 68000 CISC board to an 88000 RISC board with a simple re-compile. Wherever you’re headed, Motorola is going to be there.

And we’ll support you during the entire development process. Every board in our product line includes a full suite of board diagnostics available in both a run-time and a source package. This degree of flexibility also extends to our nationwide customer service programs, which run the gamut from total on-site maintenance to self-maintenance support packages.

For more information, call us today at 1-800-624-8999, ext. 230. Once you discover the advantages of a partnership with Motorola, you’ll see that it’s no ordinary board-level decision. It could ensure the future of your company.

At Motorola, Openness Is Standard Procedure

These days, openness has become something of a buzz word, and everybody seems to have a different idea on what is and isn’t "open." To us, it’s no big mystery. Openness means open architectures, open software, open networking. And open standards like UNIX®, as indicated by our role in founding 88open. It means we’re open to helping solve problems with your point of view in mind, not just ours. And it’s been that way ever since we helped introduce VME back in 1982.

That’s why Motorola is committed to supporting official and de facto industry standards, interoperable computing between multiple vendors, and non-proprietary open system architectures. It’s why we created VMExec™ to facilitate the interoperability of different real-time software modules within a common UNIX environment. And it’s why we support virtually every networking protocol, including XNS, TCP/IP, DECnet®, MAP/TOP/OSI, SNA, BSC, X.400, and X.25.

This philosophy of openness is the same reason we offer as many VME boards, products and services as we do. It’s to our mutual benefit, and after all, isn’t that what partnerships are for?
Forth engine accelerates VME response time

Warren Andrews, Senior Editor

Though VME single-board computers based on conventional RISC and CISC processors and associated software are doing an increasingly better job of responding to real-time events, latency times for the processor to respond to such things as interrupt requests are often too slow. It can take many clock cycles for a processor to acknowledge an interrupt, and even more to initiate a response. In critical systems, this timing can be crucial.

Knocking down latency time to as little as a single clock cycle for normal operation, and four cycles for worst-case operation, hasn't been possible with conventional micro-coded processors. But by using a hardware engine that directly executes a high-level language and executes several instructions simultaneously, a 12-MHz processor from Harris Semiconductor (Melbourne, FL) was able to run routinely at 18 Mips with bursts up to 60 Mips. The key to this performance lies in the power of the RTX 2000 Forth engine.

The new board, now offered by Forth system and software developer Silicon Composers (Palo Alto, CA), combines the Harris Forth engine with memory and I/O to provide a compact, fully VME-compatible single-board computer.

“The Forth engine really excels in real-time control applications,” says Silicon Composers president George Nicol. He reports that the RTX 2000 can respond to an event in a single clock cycle, which translates to 100 ns at 10 MHz and 83 ns at 12 MHz. A similar response from a conventional processor can take many machine cycles just to service an interrupt routine.

Additional performance and flexibility come to the board's interrupt structure with SC/Forth, Silicon Composers' version of Forth. A single SC/Forth command, for example, can assert any of the seven VMEbus interrupts and pass a full 16-bit vector to the VMEbus. The interrupt handler first services an interrupt with release-on-acknowledge, and then maps the interrupt and interrupt acknowledge to E12 of the RTX 2000, while the AC fail signal is mapped to the nonmaskable interrupt of the RTX 2000.

Silicon Composers uses the power of Harris Semiconductor's RTX 2000 processor with its own version of Forth on a VME board to provide high-speed performance for real-time applications. The combination of the Forth engine, which can directly execute a high-level language, and Silicon Composers' SC/Forth language allows for the simultaneous execution of multiple instructions, letting a 12-MHz board operate at 16 Mips routinely and in bursts of up to 60 Mips.

Called the SC/Fox VME, Silicon Composers' board represents the company's first foray into the VME marketplace, as well as the first emergence of Harris' Forth engine on the bus. Silicon Composers took care to see that the board complied with all the VMEbus rules to serve as either a master system controller or a slave. The board includes such functions as IACK daisy-chain driver, system clock driver, bus time-out timer and bus arbiter for all four bus priorities enabling maximum system flexibility. In addition, the board transfers data by words or bytes to ease system integration into a variety of systems.

In a board of this type, the availability of a processor interface is significant in that it lets users prototype using Forth technology for ultimate use in an embedded application or custom boards.

To allow straightforward I/O interfacing, all RTX 2000 signals are carried out to two 50-pin expansion headers on the board. With the optional SC/VME PROTO prototyping plug-on board, application-specific hardware can be added directly to the board and, if required, interfaced to the P2 connector of the VME board.

Processor performance key

“The key to the performance of the board is the RTX 2000 with its 14 prioritized interrupts,” says Nicol. Following an interrupt request, the board responds in between one and four clock cycles. The return to normal operation takes zero clock cycles, giving it a large advantage over more conventional processors in returning to normal operation.

Another differentiating factor of the RTX 2000 over conventional processors is a private processor bus that Harris calls its ASIC Bus. This bus is made up of eight channels of 16-bit I/O, which allows the processor to input and output data rapidly. "Data can be acquired at a 24-Mbyte/s rate over Harris' ASIC Bus," says Nicol. "In addition, the processor has a 16x16-bit on-chip parallel multiplier that provides a 32-bit result in a single clock cycle."

While the hardware resources are significant, the Forth language capability really differentiates Silicon Composers' product from the masses. Unlike conventional processors, which run machine code compiled from a higher-level language, the RTX 2000 directly runs Forth language code.

"Running SC/Forth, the board is
With a never ending commitment to quality that goes beyond MTBF numbers. We back it up with a 5 year warranty on each of our disk drives, including 3.5-inch and 5.25-inch products with capacities ranging from 200-1600 Mbytes.

In fact, at HP, the pursuit of quality is reflected in everything we do. Like striving for continuous improvement in reliability at each stage of the production process, not just at the end. And consistently using reliability improvement tools like STRIFE, testing and Design Defect Tracking to find and solve problems to their root cause.

Of course, our attention to quality will have a measured effect on your business. Like reducing your spare parts inventory and field support costs by two thirds.

For more information, call 1-800-752-0900, Ext. 1329 for an OEM evaluation package. Because at Hewlett-Packard, we don't just prove reliability, we improve it.

There is a better way.
MC68040 25-33MHz, 20MIPs, 3.5MFLOPs at 25MHz, Integral FPU, 2 x 4Kb Caches
2-16Mb DRAM onboard, Dual banked, Multiported to CPU, VME, VSB and LAN
Segmented Memory Protection for VME/VSB access
VME Rev C IEEE1014:
- System Controller
- Interrupter and handler
- 16 vectored interrupts
- DTB Master/Slave
- BLT transfers • 4Kb Mailbox
VSB Master/Slave
- Interrupter and handler
- 16 vectored interrupts
Ethernet IEEE802.3 with 32bit DMA Controller
128Kb to 2Mb EPROM in 2 JEDEC sockets
2 x RS232 • 4 x CIO • 12 x Counter/Timers
Software support includes:
- pSOS+ • Velocity • VxWorks
- TP-IX/68K V3.2 implementation of UNIX

If you would like information on these, or any other Tadpole products, call us TOLL FREE on:
1 800 232 6656 for US enquiries

For European enquiries contact:
Tadpole Technology plc
Cambridge Science Park
Milton Road
Cambridge CB4 4WQ
ENGLAND
Tel: 0223 423030
Fax: 0223 420772

Tadpole Technology SA
44 Avenue de Valvins
77210
Avon-Fontainebleau
FRANCE
Tel: 33 1 60 72 50 60
Fax: 33 1 60 72 51 11

Ethernet is a trademark of the Xerox Corporation
MOTOROLA is a trademark of Motorola Inc.
pSOS+™ is a trademark of Software Components Group
Velocity is a trademark of Ready Systems
VxWorks is a trademark of Wind River System Inc.
MC68040

TP40V VERY HIGH PERFORMANCE SINGLE BOARD VME COMPUTER

- MC68040 25-33MHz; 20MIPS, 3.5MFLOPs at 25MHz; Integral FPU, 2 x 4Kb Caches
- 2-32Mb Exchangeable DRAM Module, Dual banked, quad-ported to SCSI, VME, LAN and CPU
- VME Rev C IEEE 1014:
  - System Controller
  - Interrupt handler
  - 4Kb Mailbox
  - DTB Master/Slave
  - BLT transfers
- SCSI interface on P2, 32bit DMA and NCR 53C90A achieving sustained data transfers up to 4.5Mb/sec
- Ethernet IEEE802.3 with 32bit DMA Controller
- RTC with 2Kb SRAM
- 8bit user I/O
- 2 x RS232, 2 x CIO
- 6 x Counter/Timers
- Software support includes:
  - pSOS +
  - Velocity
  - VxWorks
  - TP-IX/68K V3.2 implementation of UNIX

CIRCLE NO. 40

Tadpole Technology
able to achieve sustained performance of 18 Mips for a 12-MHz clock,” says Nicol. “SC/Forth speeds operation by executing multiple instructions per clock cycle. In this way, the processor is able to achieve burst speeds of up to 60 Mips.

SC/Forth takes full advantage of the RTX 2000 instruction set by automatically optimizing multiple Forth primitives, such as OVER SWAP-., into single machine-cycle instructions, permitting far higher speeds than are normally achievable.

The RTX 2000 is a stack-oriented microprocessor whose instruction set resembles the high-level language Forth. According to Nicol, the language can be easily learned by a competent programmer in a matter of hours, and programming in Forth is considerably easier than in other high-level languages.

**Forth not always a plus**

“But the same things that make Forth relatively easy to program in also make it tough to maintain,” says Ed Rathje, vice-president of JMI Software Consultants (Springhouse, PA). Rathje says that Forth tends to be very programmer-specific and relates horror stories of code having to be totally rewritten because the original programmer was no longer available to explain it.

While Rathje is quick to point out a negative aspect of Forth, he also admits that it has advantages. Obviously, in an engine such as the Harris RTX 2000, there are some performance advantages for certain applications, such as those calling for lightning-fast interrupt response time. And, he says, for prototyping and in small operations Forth can be a quick way to get an operation up and running with good performance.

Forth has been around for well over a decade, but despite its ubiquity, there are still few commercial or industrial Forth applications compared with those for languages such as C, Pascal and Fortran.

Undoubtedly Silicon Composers’ board will find some applications in areas where fast real-time performance is required and programmers are willing to learn Forth. Despite its superior performance in many areas, though, it’s likely to gain only limited application until the company releases a C compiler, which is being developed now. Design engineers remain a relatively conservative group that tends to stick with known approaches.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.
NEW...Warrior-III

The ultimate subroutine machine.

The ultimate. The best. A board level array processor whose i860, and i960 combination make it the most megaflop friendly array processor available. It is a full three to six times faster than its predecessor the Warrior-II. The two internal processors are supported by either fast SRAM or cached DRAM memory. Coupled with a 160 Mbyte per second internal bus you've got a real screamer. 80 Mflops, 40 MIPS peak performance.

Single slot 6U and 9U VME
Supercomputing on a single slot board. Memory from 1/2 to 64 Mbytes. The board includes a VSB bus interface and an additional expansion port. SKY also offers standard I/O daughter cards such as a 32-bit parallel interface. Or if you like, you can customize your own interface. And, multiple Warriors can be used without special cabling.

Real DMA
The i960 executive controls a powerful DMA engine capable of addressing host memory and external devices. There is no tie up of the i860 to accomplish this. And, since internal interrupts don't affect the i860, you get more usable megaflops. Real horsepower to solve problems like image processing, signal processing or matrix manipulation.

Software support
Add to this built in source code compatibility with the Warrior-II library, advanced features like command chaining, user built command blocks, and tools to do custom routines. The result, the most competitive board level array processor on the market.

Want to find out more?
Circle the bingo, and we will send you more data or give us a call. We can have a SKY technical representative contact you immediately.

SKY Computers, Inc.
27 Industrial Ave.
Chelmsford, MA 01824
Tel. (508) 250-1920
FAX: (508) 250-0036

CIRCLE NO. 36
On-chip test logic aids emulation of complex processors

Tom Williams, Senior Editor

The increasing complexity and speed of microprocessors present a challenge to real-time software developers who need emulation capability for debugging—namely, how to look at the internal machine states that aren't accessible via normal pins. The status of internal pipelines, caches, memory and so on is often hidden from the user, but it's needed by the programmer to track down software problems.

Some manufacturers have provided in-circuit emulation (ICE) modules and special bond-out versions of their processors to allow access to the internals for emulation. This method allows true real-time emulation, but it can be a burden because of the extra pins and the huge ICE modules involved. It becomes truly unwieldy when one is trying to debug a multiprocessor system. Just getting a number of ICE modules plugged into multiple boards that are themselves plugged into a card cage is often virtually impossible.

A different strategy, being pursued by Texas Instruments (Dallas, TX), uses the logic originally built into the chips for testing purposes, along with some extra logic to control the processor to give programmers access to the internal machine state. The testability logic works by halting the processor and then scanning out the state of all the internal gates over a serial line. The same logic can be used to read the contents of registers, caches and pipelines and can then be used by a debugger to correlate the internal state of the processor with the assembler listing or high-level source code of the program.

Using scan-based emulation

TI calls this technique scan-based emulation. Although it doesn't give the full benefits of true real-time emulation—such as hardware breakpoints and buffering—it does let programmers halt execution on software breakpoints and extract the status of the processor.

Equally important, it lets multiple processors be chained together for multiprocessor emulation without the cumbersome use of huge ICE pods. Scan-based emulation uses only four extra pins with no software or ROM-based monitor or other processor overhead. It can thus be used for field service in installed equipment as well as for application development.

One can start and stop the processor on any given clock cycle, for instance, but when it's halted in emulation mode, it will execute all the instructions remaining in the pipeline. Programmers must consider this when setting software breakpoints. You can't run the processor one clock cycle at a time and see what all the flip-flops are doing in real time, but you can single-step it and have access to all the registers and internal states once you've halted the processor.

The modular port scan device

The interface to this control and scanning logic is through TI's proprietary modular port scan device (MPSD) interface. MPSD provides a serial interface to a single chip. A similar interface is used to provide emulation for TI's newest graphics processor, the TMS34020, but the emulation doesn't use on-chip testability logic. Instead, it sends commands to the processor's on-chip front-end microcontroller to shift out the internal state. Thus, via a MPSD interface, the same kinds of commands give emulation capability to both parts, albeit in a slightly different manner, based on their architectures.
Those endless compile-time coffee breaks are a thing of the past.

Compiles Faster
The Sierra C™ compiler gets your code into your target system 10 to 20 times faster than other high performance compiler packages. The dhrystone benchmark, on a 16 MHz PC AT™ host, compiles, assembles, links and downloads to a 68020 target in less than 4 seconds.

Generates Better Code
Sierra C has resolved the paradox of fast compiles and optimized code. While compiling at blazing speeds, Sierra C generates faster and tighter code than any other optimizing compiler on the market today.

Complete Development Toolset
Sierra C is more than fast—it's complete. It includes all the tools you need for cross-development, built to perform with unsurpassed efficiency. Along with Sierra C's optimizing compiler, macro assembler, and linker/locator, you get a librarian, symbol table examination utilities, a high speed parallel download system and a multi-window source level debugger. Complementing the toolset is an extensive C runtime library supplied in both source and object form.

Designed for Embedded Systems
Sierra C conforms to the proposed ANSI C standard, supporting function prototypes and the important keywords `const` and `volatile`. Position independent, re-entrant, and ROMable code can be generated. Code can be optionally grouped into as many as 126 independently positionable sections. Assembly language can be inserted into your C program through the `asm` keyword extension. And the download utilities allow executable modules to be transferred directly into the target system or into a PROM programmer with optional even/odd/quad byte selection. The Sierra C toolset supports all members of the 68000 family including the new 68332. Sierra C is available now for PC AT and PS/2™ computers, DEC VAX™ systems, Sun™ Workstations and other UNIX™ systems.

With Sierra C you get better products out faster. Call today for more information at 800•776•4888

CIRCLE NO. 43

6728 Evergreen Ave., Oakland, CA 94611 (415) 339-8200
The advantages of scan-based emulation appear to be so appealing, however, that TI is working on a more standard method of implementing it on its newer generations of processors. And TI's approach may prompt other manufacturers to provide access to internal machine states that could ease the way for more general-purpose debuggers and compilers to work with different processor architectures.

For the newest family of DSP chips—the TMS320C40 and 320C50—and future designs, TI is marrying the Joint Testability Action Group (JTAG)/IEEE-P1149.1 protocol format with its own internal MPSD. Under this approach, commands can be sent to a chip in standard JTAG format and be converted to MPSD to extract internal processor information.

JTAG was originally conceived for doing boundary scan for highly integrated board testing, says Coomes, chip and a JTAG-to-MPSD interface, programmers have access to both the states of the pins (via boundary scan) and all internal state information (via MPSD). And they have both levels of that access via an IEEE standard protocol.

"It's not just JTAG that makes emulation work," says Coomes. "You must have the internal logic that lets you single-step the processor, set breakpoints and stop the processor." And you must have the logic to scan out the information. Other processors with different proprietary internal logic could conceivably use a JTAG front end to allow emulation.

While the chip internals can only be scanned when it's halted, the JTAG controller can be monitored when it's running, so there's access to the status of the processor's pins via the boundary scan. The only problem is that JTAG is an asynchronous-type interface that runs at a clock speed other than that of the processor. This suggests that some useful real-time debugging is possible if one can correlate the state of the JTAG controller with that of the processor's pins in time—a task that doesn't appear to be supported by any current debuggers.

The use of JTAG suggests a possible way around the bond-out issue as well. One could bring bond-out pads to the periphery of the die without having to bring external pins out of the chip. Boundary scan could then provide internal register, cache and pipeline status as well as information on the user-accessible pins. Whether this could be done and could provide for true real-time emulation is still unclear.

**Emulating multiple processors**

"The nice thing about JTAG vs. MPSD is that JTAG lets you serially connect devices on a chain," says Coomes. To scan the information out of a series of processors, the scan-out of one device goes to the scan-in of the next in a daisy chain until all the information reaches the user working on a host system. On a JTAG ring, it's possible to halt one processor and let others run, and to mix and match processors with the same interface. For devices such as the 320C30 and the 34020 that don't have the JTAG interface built in, an ASIC- or PAL-based JTAG-to-MPSD expander can be used to connect to the MPSD end of several devices and to present a JTAG interface to the rest of the development environment.

The multiprocessing emulation environment has evolved from TI's system controllability/observability partitioning environment (Scope)—the company's comprehensive design-for-testability framework. "Emulation came because we had built the testability logic into the circuit and realized that there were
Great connections! Bridge, Router and LAN/WAN Gateway on one VMEbus board.

- Two Ethernet Ports (TSVME 551E).
- Six X.25 Ports, with rates up to T1 and CEPT 2.048 Mbits/sec (TSVME 551X).
- Token Ring (IEEE 802.5), with Source Router chip support (TSVME 551T).*
- Multiprocessor Triple-Bus™ architecture crunches protocol stacks up to 3 times faster.
- Unique DMA design provides VMEbus data block transfer rates in excess of 20MB/sec.


Themis’ “open systems” strategy puts Bridge, Router and Gateway functions on one VMEbus board. The TSVME 551-improves network and system performance by providing a direct port-to-port path for Bridge and Router traffic. Now only Gateway traffic uses the VMEbus.

Triple-Bus™ means performance.

The TSVME 551- Triple-Bus and proprietary high-performance DMA engine make possible simultaneous data transfers between:
1. 68020 MPU and 512 Kbytes of local memory,
2. DMA data buffer and VMEbus,
3. Communications controller module and 1 Mbyte of shared memory.

Step up to the Themis TSVME 551-. It’s multi-processing, multi-port and supports multiple network technologies. All on one VMEbus platform.

Free Technology Report.


Call (415) 734-0870, fax (415) 734-0873, or in Europe, 33.1.69.86.15.25, fax 33.1.64.46.45.50.

At Themis, we’re making the open systems promise a reality.

Americas: 6681 Owens Drive, Pleasanton, CA 94588
Europe: 29, Av.de la Baltique, 91953 Les Ulis Cedex-France
CIRCLE NO. 44
other uses for it," Coomes says. "We expanded from MPSD to JTAG and took the hit on silicon die size just to provide emulation." Scope provides connectivity and software interfaces to let the user stop the processor(s), extract the information and look up compiler-generated data in the symbol tables so that it can be used by a debugger. Scope provides three levels of software to let a debugger talk to a processor or set of processors connected in a JTAG ring. The open target interface standard (Otis) is a set of processor-independent software functions such as read memory and write memory. Otis shields the debugger from needing to have specific knowledge of how to scan information into and out of a given processor.

Second level of software

Below Otis is the primitive target interface (PTI), which does hold all the knowledge on how to scan the 320C30 and the 320C40 to get valid information. Since MPSD is a test protocol, it knows about flip-flops. Programmers aren't test engineers; they want to look at registers, not individual gates. PTI helps organize the gate information in a way that's meaningful for debugging. The debugger accesses a given processor via Otis, which calls the PTI functions. For instance, to carry out an Otis command to modify a value in memory in a 320C30 system, PTI would have to scan the value into a register, scan the address into another register, scan the proper instruction into an instruction register and then tell the processor to execute.

A third software layer is the serial controller interface (SCIF), which is essentially a device driver that communicates to the hardware test environment via an ASIC called the test bus controller.

TI has developed compilers and debuggers for its graphics and DSP processors that use the common object file format (COFF) for their symbolic information. The use of COFF and the JTAG standard suggest opportunities for third-party software tool vendors and development system vendors, and also a way for manufacturers of complex RISC and CISC processors to provide a level of emulation without expensive and cumbersome hardware systems.

Call for more information and your FREE demo disk!
Propelling a project forward in the whirlwind of advancing technology is a challenge. Cyclone Microsystems can help accelerate your product development with the CVME960 Single Board Computer.

**PERFORMANCE:** Cyclone's CVME960 offers the 80960CA's SuperScalar performance of multiple instructions per clock cycle and an on-chip DMA controller. Cyclone couples the 80960CA's power to either 2 Mbytes of 35 nsec SRAM or up to 8 Mbytes of fast DRAM.

**FLEXIBILITY:** A SQUALL Module™ is an I/O module that utilizes the 80960CA's capabilities as an embedded processor and an I/O server. The interface to the SQUALL Module includes four 32 bit DMA channels as well as the 80960CA's address, data, and control signals. SQUALL Modules are available for High Speed Data Links, Communications, and Network Interfaces.

**DEVELOPMENT:** The CVME960 has the tools to get your real time and embedded projects moving. Like the GNU Compiler/Debugger and VxWorks Real Time Operating System with a symbolic source language debugger.

**SUPPORT:** Cyclone backs the CVME960 with comprehensive technical and software support. Engineering teams are ready to support your unique SQUALL Module requirements.

Call Cyclone Microsystems to find out how the performance and flexibility of the CVME960 and SQUALL Modules™ can help you survive the storm.

**VxWorks** is a product of Wind River Systems, Inc.

---

**Cyclone Microsystems**

25 Science Park  New Haven, CT 06511

(203) 786-5536

---

CIRCLE NO. 46
Solid SRAM Performance.

Experience and expertise that provide solid footing now, and a clear vision for the future. That's EDI.

Our commitment to Megabit Density SRAM Technology is continuously bringing high performance system designers uncompromising reliability and speeds as fast as any on the market today. And we can deliver them in a variety of package styles to accommodate your highest density requirements.

Innovation manufactured under the strictest quality control including MIL-STD-883 Para. 1.2.1 standards. And for tomorrow? EDI is the company to watch. For a sneak preview of the new 1991 products call or write for our 1991 Data Book.
High-speed PALs keep pace with today’s processors

Pinout and process advances are propelling TTL and ECL PALs to 5 ns and faster—with BiCMOS parts lurking in the wings.

Barbara Tuck
Senior Editor

About the only thing that makers of high-speed PALs agree on is that designers will need parts fast enough to support their 40- and 50-MHz microprocessors. To meet that demand, PAL vendors are demonstrating Yankee ingenuity at its best by offering designers a rich set of industry-standard products differentiated by process technology, pinout and circuit design techniques.

For systems requiring 16XX and 20XX PAL devices of 5 ns and faster, designers can choose bipolar TTL parts or high-speed and very pricey ECL parts. High-speed BiCMOS PALs will become a reality early next year. Customers that have opted for TTL are finding themselves in the middle of a pinout controversy between Advanced Micro Devices (Sunnyvale, CA) and Texas Instruments (Dallas, TX). AMD has designed a proprietary pinout to minimize ground bounce in its 4.5-ns PALs, which should be shipping in volume by now. TI, on the other hand, is relying on the standard pinout and the use of ECL configurations internally with TTL I/O for its two 5-ns parts, available in production quantities since the spring. National Semiconductor (Santa Clara, CA) has chosen to stick with the standard pinout for its 5-ns TTL bipolar PALs, scheduled for introduction before the end of the year.

For designers of computer and workstation applications that require the highest speed, National offers a 2-ns ECL PAL, the fastest in the industry. Philips Components-Signetics (Sunnyvale, CA), perhaps more bullish on BiCMOS as a mainstream technology than any other semiconductor vendor, will be sampling 5-ns BiCMOS PALs in the first quarter of 1991.

Ground bounce an issue
At speeds of 5 ns and higher, the most significant design consideration is ground bounce, or the ringing on an output signal when one or more outputs on the same device is being switched from high to low. The ringing in a high-speed device can last so long that a slower device could actually be a faster solution since a system can’t consider data as valid until the ringing settles to below the low-level input voltage of the receiving devices.

Though the ringing caused by a single output’s switching is normally below the low threshold voltage, the voltage at the ground pad is coupled
to any low output through its output transistor, and is thus proportional to the number of outputs switching simultaneously. If enough outputs switch, ringing on the ground pad will cause the detection of false highs. The culprits responsible for ground bounce are the inductance and resistance of the ground connection in the PAL.

To minimize the noise that can be generated by high-speed signals, AMD went with a proprietary-pinout 28-lead PLCC for its TTL PAL16R8-4 family. The pinout, radically different from the standard, results in a 500-ps advantage. Maximum propagation delay is 4.5 ns, and worst-case maximum frequency is 125 MHz in registered mode.

In addition to adding an extra power pin, AMD has added seven ground pins and has situated them in between outputs. By reducing the effective lead inductance, the multiple ground signals and the shorter lead lengths minimize ground bounce. Moreover, isolating the outputs from each other eliminates crosstalk. According to Andy Robin, AMD programmable logic marketing director, the new pinout will help customers solve their critical-path timing problems.

For those customers requesting standard pinouts, AMD is providing the 5-ns PAL16R8-5 family in 20-pin DIPs and PLCCs. They are pin- and fuse-map compatible with AMD’s 7.5-ns TTL PALs.

Unlike AMD, TI has retained the standard pinout for its 5-ns PALs, relying on ECL design techniques rather than a change in packaging to control ground bounce and crosstalk. The 20-pin TIBPAL16L8 and the 24-pin TIBPAL20L8 have 5-ns max. propagation delays, 125-MHz min. cycle times and 4-ns max. clock-to-Q delays. The first parts to be available, TI’s devices come in 20- and 24-pin DIPs, and 20- and 28-pin PLCCs with conventional corner power and ground pins. Supply current drawn is 180 mA max. for the 20-pin device, and 210 mA max. for the 24-pin part.

As for noise, TI claims that its high-speed parts offer about a 20 percent improvement over previous parts. “Our 5-ns devices generate less noise than either our or our competitors’ previous-generation 7- and 10-ns PLDs,” says Tim Schnettler, TI strategic marketing manager for programmable logic devices.

The new PLD circuitry, overlaid on TI’s 1.5-µm Impact-X bipolar process, is largely based on ECL techniques. Only the outside world sees TTL levels. Whereas conventional TTL-based PLD designs comprise five delay elements (two inverters at the input, a matrix, sense amp and the output), TI’s design comprises only three delay elements. At the input, a single inverting/noninverting gate with ECL techniques replaces a true and a complement phase to eliminate one delay. And a differential input turns a single transistor on and off at the sense amp, which is combined with the matrix to save another delay. By using an ECL configuration, TI reduced the voltage swing at the sense amp input (input to the output gate) by more than 80 percent, as compared to TTL voltage swings.

Since ECL is used throughout the sense amp, the small ECL input swings have to be converted to 2.5-V TTL output swings. To avoid the customary 2-ns cost of converting TTL into and out of ECL, TI used a specially compensated regulator outside the data path to control levels used inside the gates.

Throughout the PALs, TI uses sets of temperature-compensated voltage reference circuits. These circuits set a high-level output voltage of less than 3 V to reduce noise and subsequent undershoot and oscillation problems. By clamping the external high-level output voltage and internal voltage swings, these circuits prevent extreme drops in the internal supply from affecting circuit operation. A voltage reference circuit applied at the input of the ECL gate sets the input threshold.

**Output kickers boost current**

TI has made two improvements on the output—called output kickers—to provide extra output drive capability. A low-to-high output kicker provides the ability to change the short-circuit output current from 90 mA to 180 mA during an output transition, permitting system designers to drive 200- to 300-pF loads with less performance degradation. A high-to-low output kicker disengages when the output reaches 0.5 V. Most high-to-low drive enhancements disengage somewhere between 1.6 V and 2.6 V. System designers prefer at least a 0.8-V high-to-low speedup, allowing them to switch through to the next device’s threshold. In addition to setting the threshold at 0.5 V to solve this problem, TI has added a timed current source that automatically shuts the kicker off after 20 ns.

According to Schnettler, “TI has shown that the key to controlling ground bounce and crosstalk noise in fast-switching bipolar devices is not in the packaging but in the circuit design.” Furthermore, he says that being the first vendor to go to...
Out-of-this-world performance at a down-to-earth price.

The new 2900 Programming System brings the cost of high-performance programming down to earth. Buy only the device libraries you need today and expand capability when you need it with simple software updates.

The 2900 supports virtually every programmable logic and memory device on the market—even surface-mount packages. Its innovative technology makes programming faster, easier, and more affordable than ever before. And with Data I/O®'s industry-standard design and testing software, you can create a complete PLD development solution.

For more than 15 years, Data I/O has set the standard in device programming. Call today to learn how the 2900 is setting a new standard for both price and performance.

Call today for a FREE tutorial.

1-800-247-5700
In a silent-low test conducted by Texas Instruments on its 16L8 PALs, comparative data shows that the standard-pinout 5-ns PAL exhibits less noise (first trace)—with one output held low and the other seven outputs switching from high to low—than the TI 7.5- and 10-ns parts (second and third traces, respectively). The 5-ns 16L8 used for the test was packaged in a 20-pin DIP with conventional corner power and ground pins. (Upper trace shows input waveform.)

production with 5-ns PALs will allow TI to be a mainstream supplier. "TI's 5-ns bipolar PALs will be very competitive against any other 5-ns parts," claims Schnettler.

By the end of the year, National plans to be sampling its 5-ns bipolar PALs. They will have a standard pinout and will employ National's vertical fuse technology. In designing its 5-ns bipolar parts, National has also sought to minimize ground bounce problems. To avoid ground noise causing a false sense and change of state, for instance, National is using a split leadframe package that isolates the output buffer ground lead from that of the input and sense amp. The split leadframe package isolates the two grounds electrically all the way to the package ground pin.

Since the 4.5- and 5-ns bipolar PALs are so new to the market, it's too early to tell whether most customers will choose the standard pinout or AMD's proprietary pinout. As blazing-fast RISC and CISC microprocessors requiring 5-ns PAL support become generally available, customer preferences on the pinout issue will become clearer.

For the fastest-switching circuits of superminicomputers, high-end workstations and high-speed test equipment, National offers the 2-ns ECLPAL10016C4-2, the industry's fastest PAL. Only for ultrafast designs, where the difference of a few nanoseconds is significant to system performance, are users likely to pay the high price of this 2-ns part.

National fabricates this speed demon in its Aspect II process, which uses a tungsten fuse technology, to achieve high speed without high power consumption. Twice as fast as the industry's previous speed leader, the 2-ns device draws 220 mA, giving it the best ECL speed/power ratio in the industry, according to National. And with ECL's narrower voltage swings, ground bounce isn't even an issue.

Because National was able to hold down the power consumption of its 2-ns PAL to the equivalent amount of power as a standard 24-pin TTL PAL, it can offer the part in a PLCC. The shorter lead lengths of that package reduce impedance for a propagation delay improvement over a DIP of between 300 and 500 ps. As the next size PLCC up from a 24-pin DIP has 28 leads, the logic function of the 2-ns PALs has been modified to take advantage of the extra pins. The 16C4 function in a PLCC has four additional outputs, one for each corresponding complementary output. The ECLPAL10016C4-2 is a combinational device that uses no clocking signals. It accepts 16 input lines and generates four output functions, with each output containing eight product terms for a total of 32 product terms.

As the leader in ECL PALs, National offers 10K- and 100K-compatible parts with 3-, 4- and 6-ns propagation delays. Both Aspen Semiconductor (San Jose, CA), a subsidiary of Cypress Semiconductor, and TI offer a few parts that are pin-compatible with National PALs. Jay Kamdar, National's PLD mar-

78 OCTOBER 1, 1990 COMPUTER DESIGN
Programmable logic always has been a give-and-take affair. If you wanted speed, the price was power—lots of it. And, if you tried to cut power, you lost the speed. It seems you could have either one or the other—but not both. **NOW YOU CAN HAVE THE BEST OF BOTH WORLDS.**

**Announcing the AT22V10-15** — the no compromise 22V10.

Talk about fast. A blazing 15 nanoseconds. That’s fast enough for those advanced 32-bit systems you’re designing today for tomorrow’s machines.

And it’s cool. When you plug in the AT22V10 you won’t even think it’s on. It typically draws a stingy 55 milliamps in standby and never asks for more than 90 milliamps.

So, if you’re tired of having to compromise. Don’t. Call Atmel, the home of the no compromise 22V10. If you’re not sure yet that we make the best CMOS 22V10 in the whole world drop us a note on your company’s letterhead, and we’ll send you one.

Or in the U.S. call us at **1-800-292-8635.**
I A Signetics graph of supply current vs. speed shows that the power dissipation crossover point between CMOS and BiCMOS tends to occur well below the typical operating frequency of today's systems. Signetics will supply 5-ns standard-pinout BiCMOS PALS sometime next quarter.

As for National's future plans regarding ECL PALs, Kamdar says that whether National pushes performance below 2 ns will be determined by the marketplace. A higher-speed ECL process than that used for the 2-ns PAL—Aspect III—is already in production, he says.

BiCMOS gets support

Perhaps the most significant development in the high-speed PAL market is the push toward BiCMOS, with Philips Components-Signetics leading the way. Sometime next quarter, Signetics is scheduled to sample 5-ns BiCMOS PALS in its 20- and 24-pin standard-pinout PLQ16XX and PLQ20XX families.

President Jim Dykes has been a vocal backer of BiCMOS. Process limits of bipolar and CMOS technologies, he says, will be a driving force in the emergence of BiCMOS as a mainstream technology. Bipolar is nearing its limits in terms of power and packing density, whereas CMOS will never be able to provide the drive capability required for truly high-speed performance, according to Dykes. "CMOS will give you the density. Bipolar will give you the speed and high current drive. But BiCMOS can give the edge where the customer needs two or all three attributes," Dykes says.

Signetics' fully integrated Qubic BiCMOS process, developed for the high-performance market, lets designers put bipolar transistors anywhere in the circuit where speed is critical. Qubic bipolar transistors exhibit a maximum operating frequency of 13 GHz. Bipolar gate delays are less than 70 ps. "Because of its power and flexibility, we expect Qubic to become a key building block process for Signetics in the 1990s," says Dykes. "In the area of programable logic, BiCMOS is an attractive alternative where you need speed and more speed with smaller die size."

Signetics PAL product marketing manager Frank Logan claims that specs for the 5-ns BiCMOS parts are competitive with those of TI's 5-ns bipolar parts: supply current drawn is specified at a maximum of 210 mA. Unlike TI, Signetics didn't see that much of an advantage to using ECL internally. Its parts are TTL internally and externally. As for ground bounce, Signetics slowed down rise and fall times from what they could have been to minimize noise. In a benchmark test with the company's 7.5-ns bipolar parts, initial numbers for BiCMOS silicon samples show 100 mV more ground bounce: 700 mV for the BiCMOS vs. 600 mV for the bipolar.

Signetics also considers metastability a concern with high-speed parts and claims the only solution is to design circuitry that's metastable-immune. "If you never violated setup and hold times, you wouldn't have to worry about metastability," Logan says. "But at higher speeds it gets harder to guarantee those times."

National is also backing BiCMOS as the appropriate mainstream technology for high-speed PALS. "BiCMOS will be the mainstream technology of choice for 5-ns and sub-5-ns TTL-I/O PLDs," claims National's Kamdar. Though the company won't be pinned down to a release schedule, future plans include implementing the 16XX and 20XX PAL families and other standard PLDs in National's new ABIC 1V BiCMOS process, also being used for gate arrays and standard logic.

So years after the first PAL was introduced, there's no end to them in sight. Processes are changing to suit system requirements, and pinouts have been modified to accommodate high-speed signals, but functionality remains the same. In a fast-moving industry where familiarity is a stranger, the ability of PALs to keep up and yet remain essentially the same is a welcome switch.
Capture an image, manipulate it, transmit it, display it—and do it all with Brooktree's Image Technologies. They'll give your system a visual edge in competitive markets.

In fact, Image Technologies can be the key differentiator in today's look-a-like world. At Brooktree, we're dedicated to creating the highly integrated devices designers need to set their systems apart with exciting imaging and graphics capabilities.

**IMAGE ACQUISITION**

Image Acquisition starts with our Bt251 Gray-Scale or Bt253 Color Image Digitizer chips. They're the easy, economical way to add image capture to your system, with flexible architectures and standard MPU interfaces.

And they link up to our new Bt261 30 MHz Line Lock Controller. It will change the way you bring video images into your system. It's flexible and fully programmable.

Program it to strip horizontal and vertical sync information from any incoming video signal it encounters. Program its sync noise gating to cope with noisy signals and to enable locking to horizontal sync.

In fact, you won't find a more flexible solution to the timing control section of your design. Or a better way to assure your Image Acquisition system is programmed for success.

**IMAGE MANIPULATION**

Once you capture an image, change it.

That's easy with our Bt281 real-time Color Space Converter/Color Corrector chip. It's programmable and lets you convert from any color space to any other, including YIQ, YUV, RGB and Y, R-Y, B-Y, while capturing or displaying the image.

So now you can optimize the color space of your frame buffer for image processing independent of the video signal you're digitizing and the CRT's RGB needs. The Bt281 handles everything.

Since the Bt281 has programmable matrix coefficients and input look-up RAMs you can also use it for gamma correction, color correction or other image restoration techniques.

And if you think that's hot, you should see the Image Manipulation chips we'll be introducing this winter. Here's a hint: It will scale new heights.

**IMAGE TRANSMISSION**

How can you send your image from here to there? Digitally? In real time?

Enter two more pieces of Brooktree's Image Technologies story: The Bt291 and Bt294 VideoNet™ point-to-point Video Interfaces.
Simply put, the BI291 and BI294 let you ship and receive live color digital video using an 8-bit interface.

Which means you can replace about a square foot of board real estate with two highly integrated devices. And take the rest of the week off.

The two devices have, respectively, input or output look-up table RAMs to simplify the interface to the frame buffer and to add or remove gamma correction and scale signal levels.

So if you’re working with CCIR601, SMPTE RP125, EBU 3246-E or other digital video standards, we’ve done our parts. You take it from here.

**IMAGE PRESENTATION**

When it comes to display technology, our true colors really shine. We invented RAMDACs. We understand the special needs of graphics systems designers. And we’ve never stopped innovating.

A perfect example is our BI473, designed specifically for VGA true-color graphics. It has three 256x8 color look-up tables with 8-bit video D/A converters to support 24-bit true-color operation. And it can also support 8-bit pseudo-color, 8-bit true-color and 15-bit true-color operations. That makes it a perfect match for the BI253 supporting the same formats.

Now our new TrueVu™ RAMDAC, the BI463 is what’s hot for designers of next-generation workstations eager to add windows capability, and delighted to do virtually everything with a single device. The BI463 is the first monolithic true-color RAMDAC. That means it supports multiple display modes—both True Color and Pseudo Color—simultaneously. And with multiple windows, you get multiple colormaps, avoiding conflicts. BI463 supports multiple plane depth, too, so a window can be 24, 16, 12 or 8 planes deep. And for a little frosting on the cake, it’s flexible and easy to design in.
Dive into Image Technologies with Brooktree. We've got the growing family of highly integrated chips you need to handle graphics and imaging requirements in leading edge systems. Check these specs out to see how easy we make it to capture, manipulate, transmit and display really neat visual stuff. Or call 1-800-VIDEO IC for complete product details.

Get With It

ACQUISITION

**B1208** 8-Bit Flash A/D Converter, 18 MSPS, External Zero and Clamp Control, On-Chip Voltage Reference, Overflow Output, No Video Amplifier Required, 28-Pin PLCC or 24-Pin DIP Package.

**B1251** 8-Bit Single Channel Image Digitizer, 18 MSPS, 4:1 Multiplexed Video Inputs, 256X8 Look-up Table RAM, MPU Adjustable Gain and Offset, Sync Detection, No Video Amplifier Required, 44-Pin PLCC Package.

**B1253** 8-Bit Triple Channel Image Digitizer, 18 MSPS, 2:1 Multiplexed Video Inputs, Output Format Logic, MPU Adjustable Gain and Offset, Sync Detection, No Video Amplifier Required, 84-Pin PLCC Package.

**B1261** HSYNC Line Lock Controller, 30 MHz Pixel Clock Generation, MPU Programmable Video Timing, Programmable Noise Gating, Generate HSYNC, Recovers VSYNC and FIELD, External VCO or High Speed Crystal Oscillator Clock Generation, 28-Pin PLCC Package.

MANIPULATION

**B1281** Color Space Converter, Three 256X8 Input Look-up Table, Programmable Matrix Coefficients, Optional Input Interpolation/Output Decimation, Standard MPU Interface, 36 MHz, 84-Pin Package.

**B1291** RGB to CCIR 601/SMPTE RP125 Encoder, RGB Input Look-up Tables, RGB to YC'Cb Conversion, Flexible Digital Filtering of YC'Cb, 16-Bit YC'Cb I/O Bus, Ancillary Input Port, Handles Video Timing Control, 100-Pin PLCC Package.

**B1294** YC'Cb to CCIR 601/SMPTE RP125 Decoder, Handles Video Timing Recovery, Ancillary Output Port, Error Checking, 16-Bit YC'Cb I/O Bus, YC'Cb to RGB Output Look-up Tables, 100-Pin PLCC Package.

TRANSMISSION

**B1433** TrueVu RAMDAC, 4:1, 2:1 MUX's, Switch on a Pixel Basis Between True Color and Pseudo Color of Multiple Plane Depths with Multiple Color Maps, Two 8 Plane Overlay Cursors, Variable Palette Size, Reconfigurable Pixel Port, Advanced Diagnostics including JTAG Port, 170, 135 and 110 MHz Operation, 169-Pin PGA.

**B1473** True-Color RAMDAC VGA Compatible, Compatible with B1253 Output Formats—24-Bit, 15-Bit and 8-Bit True-Color, 6/8-Bit Pseudo-Color, Programmable Setup (0 or 7.5 IRE), Internal/External Voltage Reference, RS-343A/RS-170 Compatible Outputs, 80, 66, 50 and 35 MHz Operation, 68-Pin PLCC Package.

Brooktree Corporation
9950 Barnes Canyon Rd.
San Diego, CA 92121
1-800-VIDEO IC. FAX 1-619-452-7294

VideoNet and TrueVu are trademarks of Brooktree Corporation. © 1990 Brooktree Corporation.
Marketing OEM Peripherals?

AMONG ICC ATTENDEES, COMPUTER DESIGN IS #1

During 1989, Dataquest/ICC asked attendees at each OEM Peripherals Invitational Computer Conference to name the publications they read.

THE #1 CHOICE IS COMPUTER DESIGN.

But that shouldn't be a surprise. After all, COMPUTER DESIGN is 100% design & development qualified, 70% engineering management and has more than 70,000 specifiers of memory/storage equipment & systems, and 82,000 specifiers of terminals and other output/input equipment.

If you're marketing peripherals to important OEM specifiers, we should be your #1 advertising buy. Call any of us for more information.

Thanks and good selling.
NOW AT A HARD PRICE TO BEAT

A HARD PC/AT TO KEEP UP WITH

The XVME-683—a versatile PC/AT processor in the industrial VMEbus format. It runs a true 25 MHz at a truly competitive price.

Now, product designers can take advantage of the high performance, multiprocessing capability of VMEbus and the software compatibility of the PC/AT architecture. Which means you'll be hard to keep up with when you're developing a new system.

The Xycom XVME-683 is a complete 80386 PC/AT processor on a two-card set. It features 25 MHz speed, 0 Wait State Cache Memory, and high resolution VGA color graphic capabilities. All in a VME format that's "hardhat hardened."

Call us for a hard and fast quote on the Xycom XVME-683. We are shipping.
CAD framework vendors wrestle with standards

Though vendors agree on the open-framework concept, they're still debating what constitutes a truly open standard. And the key issue is who's going to sacrifice what.

Mike Donlin
Senior Editor

The concept of an open CAD framework is a lot like world peace; everyone thinks it's a great idea, but wars often break out over how to achieve it. Part of the debate over what constitutes a perfect framework comes from its very nature, that is, an open software infrastructure that lets multiple tools from multiple vendors work on multiple platforms. Anything that tries to accommodate that many architectures and corporate strategies is bound to run into problems. And though the notion of a framework has existed since the early 1980s, the first commercially available framework is only about four years old—the Design Framework from Cadence Design Systems (San Jose, CA).

While there's general agreement over the basic definition of a framework, there are many ways to implement the idea, and no vendor wants to refocus a corporate strategy if it means a major overhaul of existing tools or database structures. As a result, many models for a framework standard have been proposed to the CAD Framework Initiative (CFI) that is about four years old—the Design Framework from Cadence Design Systems (San Jose, CA).

While there's general agreement over the basic definition of a framework, there are many ways to implement the idea, and no vendor wants to refocus a corporate strategy if it means a major overhaul of existing tools or database structures. As a result, many models for a framework standard have been proposed to the CAD Framework Initiative (CFI) that is about four years old—the Design Framework from Cadence Design Systems (San Jose, CA).

Cadence and Digital Equipment Corp (Maynard, MA), for instance, have suggested a seven-layer model to the CAD Framework Initiative (CFI) that is based on a combination of Cadence's newest framework offering, Design Framework II, and DEC's PowerFrame. The model contains many of the elements that other proposals have, though the CFI hasn't yet adopted any of the models completely.

The Cadence-DEC model begins with base services, such as database access, and moves up through design representation (gates, transistors, ports and so forth) to data management services, tool management capabilities, data/tool integration, process management and, finally, methodologies, which reflect the design philosophy of the users. "The seven-layer model evolved over time," says Jayaram Bhat, director of frameworks at Cadence. "We added services as needs dictated. The key to a successful framework is that it should be open and make a design environment more efficient. Our model increases the levels of abstraction, and this removes the complexities of file handling from the designer."

Other vendors have proposed models with the same general characteris­
The Cadence-DEC seven-layer framework model can be reduced to two categories: tool frameworks and design management frameworks. "Levels one through three offer tight tool integration," says Jayaram Bhat, director of frameworks at Cadence. "The rest may be thought of as a super operating system."

I Need for cohesion
This engineering team will have unprecedented demands on their abilities to divide a complex task and keep the flow of design data cohesive. "If you talk to companies about their respective design processes, they'll laugh, because no company or site has a single design process," says Bill Stevens, product marketing manager of the advanced products division at Mentor Graphics (Beaverton, OR). "The processes vary by program and project with different teams working on segments of a product throughout the design cycle."

Though there are several framework-based systems on the market that address the problems facing a concurrent engineering team, they often force the team to use tools that weren't designed to work together into a design environment, and vendors are realizing that openness must be a cornerstone of their business strategies. A framework standard will be the result of these realizations."

The need for a framework standard is also being driven by the design trends of the 1990s—computer systems and their components will become more complex, while the time allowed to develop them will shrink. These constraints will make it necessary for a project to be divided among many engineers, each working on a different portion of the design—a concurrent engineering environment.

I Test
This may open up new possibilities for design teams to communicate and manage their data, but it also brings new challenges. Design teams are becoming more complex, while the time allowed to develop them is shrinking. These constraints will make it necessary for a project to be divided among many engineers, each working on a different portion of the design—a concurrent engineering environment.

I Keeping on track
The main function of the data management part of a framework is to match the physical organization of design data to the logical view of the design while at the same time managing and tracking that data as it changes along the design path. A design consisting of several logical blocks such as CPU, memory and I/O, for example, will be represented by data that exists in many different files, directories and libraries. The data management function of a framework must tie this data to the actual device being designed so that the engineer can concentrate on the design itself and not be distracted by all the data manipulation that occurs throughout the design process.

Cadence's Design Framework II management system, for instance, tracks, controls and automates the manipulation and operation of tools, designs and libraries in distributed design environments. According to Cadence, the manager uses a graphical roadmap of the design process to guide users through their designs. As the users proceed, the design-flow system tracks and indicates their progress.

This critical point—how the unwieldy data in a design environment is represented, addressed and manipulated—is debated among framework vendors. "There are some vendors saying that you need a single integrated database for everything from CASE [computer-aided software engineering] to mechanical engineering, and we think that's ludicrous," says Larry Rice, senior product marketing manager at Valid Logic Systems (San Jose, CA). "The actual amount of data that a set of tools may have to share is relatively small, so there's no sense in burdening the
Embedded RISC

REAL-TIME PERFORMANCE
- Clock Rate: 12.5-33MHz
- Interrupt Response: Fair
- Context Switch: ?

DEVELOPMENT TOOLS
- Native Platform: No
- IBM PC Tools: Yes
- In-circuit Emulation: Intel
- Simulation Tools: No
- Evaluation Board: *960
- CPU Modules: No

SOFTWARE SUPPORT
- Robust Compilers: No
- RTOS: VxWorks

Get the Facts
When evaluating RISC processors for embedded applications, you need real benchmark data from independent sources. The R3001 Performance Comparison Report is a collection of the original third-party data used in the graph below.

Benchmark Your Code
Of course, we know that published data can't give you all the information. You'd prefer to perform benchmarks for your specific application, and our six technology centers are equipped to do just that — bring us your code and we'll run your benchmarks!

You Can Count On Us
IDT offers a full array of complementary high-performance system building blocks for all your applications. Contact us today and get the facts: an R3001 Data Pak and R3001 Performance Comparison Report.

IDT Corporate Marketing
P.O. Box 58015
3236 Scott Blvd.
Santa Clara, CA 95052-8015

(800) 345-7015
FAX: 408-492-8454

CIRCLE NO. 51

Integrated Device Technology
system with a huge database.”

Valid’s Design Process Framework is being developed around the coordination of multiple open databases rather than on a single proprietary database. According to Valid, this strategy enables a tool to operate at peak performance by using its own separate database. When users want to integrate a commercial or proprietary tool into the framework, it requires less work to port the application to the coordinated database scheme, which doesn’t entail the use of proprietary database constructs. Valid is using a commercially available object-oriented database management package from Objectivity (Menlo Park, CA) to handle the administrative part of its framework. This strategy allows data management to be separated from application-specific data.

Multiple vs. single approach

Much of the controversy over database structure revolves around this multiple vs. single database approach. “People are misusing terms,” says Thanasis Kalekos, Mentor’s director of marketing for the advanced products division. “There’s a difference between the database access mechanism (the part that knows how to get the data) and the data that’s used (the data model). An IC layout editor, for instance, needs to work from a data model that’s different from the one that the simulator’s using. That doesn’t mean there’s a separate database access mechanism for every tool; it only means we have multiple data models with a common access mechanism. Our database isn’t an unwieldy, monolithic structure. It’s a unified structure with many parts.”

Mentor Graphics uses a proprietary object-oriented database written in C++ as the basis for its Falcon Framework. This object orientation permeates the framework architecture, from its C++ implementation to its data management environment, so that tools and data are managed as design objects in a unified way.

Though the confusion, claims and counterclaims about databases aren’t likely to go away soon, there seems to be a consensus among the large EDA vendors that the object-oriented database is the right approach. “The key advantage of the object-oriented architecture is that it enables you to model the complexity of design automation data without compromising storage efficiency or performance,” says Mentor’s Kalekos. “A second advantage is its extensible base, which lets data models, files and tools establish relationships with each other.”

Even the object-oriented approach to data management, however, can be partitioned into different strategies. “You can use an object-oriented database in two ways,” says Al Blazevicu, vice-president of engineering at Interact (New York, NY), a vendor of a tool-independent framework. “The first way is to use a set of existing tools that already have their own data files, and then use data objects to point to those files—the meta-data, or data about data, approach. The other is the more tightly coupled approach where each tool agrees on a lower level, like what a NAND gate looks like and how it’s called up, and accesses this information directly in the database. We prefer the meta-data approach.”

A meta-data structure points to the files generated by a schematic editor, for instance, but does more than merely point as a file directory would. A meta-data layer also gives information about the data in the file, so the data manager knows that the file it’s calling isn’t only data from a schematic editor but an editor from a specific vendor. “By knowing the nature of the files, you can understand what files are compatible with what tools,” Blazevicu points out. “This allows you to describe the file so that the database can behave like a shadow directory of, say, the Unix operating system, but with more information.”

While the database management system is at the heart of a successful framework, some vendors think that the CFI doesn’t need to devise a standard that deals with the specifics of a database structure. “If you have a standard way of interfacing to those databases, it shouldn’t matter whether it’s a large database distributed among platforms or a single database for each tool,” says Bill Holbrook, senior framework engineer at Viewlogic (Marlboro, MA). “I don’t think the CFI standard will have to concern itself with too many particulars about the database. If the group comes up with an interface standard, then any tool should be able to access any database.”

Tying tools together

Another critical component of a truly open framework is its ability to easily encapsulate tools, whether they’re proprietary in-house tools or from third-party vendors. Unlike simple tool integration that provides interfaces between tools and system services, tool encapsulation ties an application into a framework through user-supplied code that supplies the appropriate invocation command to the system. In any case, tool encapsulation is a necessary, al-
“Toshiba 4Mb EPROMs. The highest density available. And they’re available right now.”

“They’re the fastest way to get us from finished design to finished product.”

“The 4Mb density means we can increase program storage.”

“Not only that, it improves reliability by reducing parts count. And it reduces system power demand.”

“Plus, the high-speed programming mode cuts programming time. To about 1/5 the time-per-byte of a 1Mb EPROM.”

“They’re JEDEC standard, they’re fast, and Toshiba can deliver them fast.”

If your designs call for multiple EPROMs, these devices are just what the designer ordered.

They’re 524,288 word by 8 bit CMOS EPROMs, electrically programmable and erasable by ultraviolet light. They access in as little as 150 ns. The high speed programming mode reduces programming time to 10 microseconds per byte. And they draw only 50 mA at 6.7 MHz. Only 100 µA on standby. They come in a 600 mil JEDEC standard 32-pin cerdip package.

Whatever your microprocessor program storage application — operating code, diagnostic software, even standard software packages — these advanced EPROMs will give you a real design advantage. Their byte-wide organization makes them ideal for the job. The 4Mb density cuts cost-per-bit over the life of the system. And the 4Mb EPROM saves board space by reducing the number of EPROMs required.

These advanced 4Mb EPROMs are a product of Toshiba’s proven 0.8-micron CMOS technology. Approximately 4.2 million transistors are integrated on a single chip.

Advanced technology like this put Toshiba in the forefront of the electronics industry. Meeting quality, cost and delivery commitments helps keep us there.

If you’d like technical literature on Toshiba EPROMs, give us a call at 1-800-888-0848 ext 517. Service is our key component.

In Touch with Tomorrow
TOSHIBA
TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.
For many CAD experts, frameworks connote open, seamless CAD tool integration and, as such, are a required element of vendor offerings. But there's a great deal of confusion over what elements constitute a framework environment and what benefits users should derive from it.

Several companies are striving to deliver open framework-based products, and we should be encouraged by this; nevertheless, users want to know more about the problems these products are intended to solve and how they should be evaluated.

The increasing complexity of electronic products is forcing users to decide on new design methodologies and CAD tools. In this sense, a framework can be viewed as an enabling technology that brings together diverse computer hardware, applications and design data. It's a problem-solving agent that supports the designer's methodology and CAD tools.

A key element of a framework that addresses these issues is the need for openness—a highly desirable objective that can only be realized through accepted industry standards combined with a real-world problem-solving perspective. Through standard interfaces to CAD framework components, the cost of combining multsourced CAD tools into an effective CAD system can be reduced. And this is where the CAD Framework Initiative (CFI) enters the picture.

CFI members have contributed framework guidelines, and draft proposals were available to members last June. Initial Version 1.0 draft guidelines will be published next month for balloting. CFI is striving to develop guidelines that companies can use directly in the product development process prior to broad market adoption. A good example of the CFI approach is the Procedural Interface (PI) developed as a demonstration project for the Design Automation Conference (DAC) last June.

Visitors to the CFI exhibit viewed design data from 17 "producer" software tools being freely accessed over the CFI PI by 15 "consumer" tools from a total of 22 separate vendors. The software was running on workstations from Hewlett-Packard, Digital Equipment Corp, IBM and Sun Microsystems.

Some participants in the DAC demo have already begun to implement the PI in their tools, and three major CAD tool vendors — Cadence Design Systems (San Jose, CA), Mentor Graphics (Beaverton, OR) and Valid Logic Systems (San Jose, CA)—announced their intent to do so in future product development.

If these vendors do get involved, frameworks could turn out to be the operating systems of the 1990s—a development that could make them more economical by distributing the technology to a wide customer base.

The environment offered by a framework/operating system combination can provide users with virtual resources (CPU, main memory, secondary storage and so on) that differ in useful ways from those provided by the basic hardware on which the CAD tools operate. The framework therefore presents the CAD user with a virtual machine more applicable to engineering design than the underlying physical machine.

In sum, CFI's role is to define guidelines for design automation frameworks that will be proven through prototype implementation—not by endorsing a given vendor's solution or any single standard framework implementation.

Andy Graham, president, CAD Framework Initiative, and design automation systems group manager, Motorola

"Writing the code to pull tools into a framework is a pretty formidable task," says Mike Gianfagna, director of mixed-signal marketing at Harris Semiconductor (Melbourne, FL). "Certainly if a framework is going to be not only open but open to the average user, it must contain integration services that don't require high-level expertise to operate. If an integrator is reasonably good, users should be able to write their own environments."

This need for integration services has been recognized by framework vendors and will undoubtedly become an important part of a CFI standard. In DEC's PowerFrame, for instance, tools are called through an agent, or piece of code written in C. A window-based tool template provides a graphical means to represent a tool's inputs and outputs. The user can define operating parameters and default options, though the template's generic routines will handle only about 30 percent of typical encapsulation code needs. DEC provides training courses to assist designers through the manual portion of the encapsulation process.

Interact has taken a further step toward simplifying this process with the Tool Encapsulator, a window-based editor that lets users incorporate tools through a series of fill-in-the-blank parameters. The
The Graphics Subsystem

Slash the cost of 3-D workstations

A Matrox EG3-1280 graphics adapter, for EISA-based systems, delivers workstation performance at a cost that's down-to-earth. Here's what you get:

★ 1280 x 1024 display resolution
★ X-Windows, PEX support
★ High-end 3-D workstation speed and power

We've expanded the universe for 3-D graphics. Our EG3-1280 puts you up there with the stars.

Workstation Information

1-800-361-4903 or (514) 685-2630

Matrox is a registered trademark of Matrox Electronic Systems Ltd. X-Window System is a trademark of M.I.T.

© 1990 Matrox
In addition to the proper encapsulation and sequencing of tools, a framework must also be adaptable to the needs of the technology that's being designed on it. "A framework doesn't care what you're designing," says Nitin Deo, product marketing from Mentor Graphics. "An engineer must have flexibility in specifying a process. When you're entering a design phase, for instance, you need to know what kind of data is appropriate for the simulation. Has electronic rule checking been run? Is the simulation vector file big enough? The design sequence that takes place is dependent on the type, amount and quality of the data that precedes it."

### Need for flexibility

In addition to the proper encapsulation and sequencing of tools, a framework must also be adaptable to the needs of the technology that's being designed on it. "A framework doesn't care what you're designing," says Nitin Deo, product marketing from Mentor Graphics. "An engineer must have flexibility in specifying a process. When you're entering a design phase, for instance, you need to know what kind of data is appropriate for the simulation. Has electronic rule checking been run? Is the simulation vector file big enough? The design sequence that takes place is dependent on the type, amount and quality of the data that precedes it."

CAD Framework Initiative
(303) 530-4562 Circle 227

CAD Framework Laboratory
(512) 343-0978 Circle 228

Cadence Design Systems
(408) 943-1234 Circle 229

Digital Equipment Corp
(508) 493-5111 Circle 230

Fujitsu
(490) 922-9000 Circle 231

Harris Semiconductor
(407) 724-7000 Circle 232

Interact
(212) 696-3700 Circle 233

Mentor Graphics
(503) 626-7000 Circle 234

Objectivity
(415) 688-8000 Circle 235

Valid Logic Systems
(408) 432-9400 Circle 236

Viewlogic
(508) 480-0881 Circle 237

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Once the standard begins to evolve, CFL will test tools and frameworks for compliance with the CFI model. One thing is certain, the road to a truly open framework is paved with uncertainty. "I really believe that the way we think about frameworks and standardization will shift over the years, but I'm not a prophet, so I have no idea where," says Tom Rhyne, manager of CFL. "One thing I am sure of is that we've awakened a sleeping giant; and in a couple of years, I think we'll see that what we've actually done is different from what we set out to do."
Is your emulator giving you the whole picture?

MICE-V-486.
13MHz Emulation.
Real features.
Real-time.

Without real-time emulation you never know how your product will perform until it has to. Traditional in-circuit emulators slow your target to collect, display or reprogram trace. Or even stop emulation (or your target) to load complex triggers. When your emulator can't show you what's actually happening you risk missing a bug that will sneak from your prototype to the finished product.

MICE-V-486 lets you see it all.
- Real-time emulation to 33MHz.
- Complex, sequential triggers, loaded without slowing the emulator or target.
- Access to the fully qualified trace buffer during full-speed emulation.
- High level language debug.
- Probe kits for 386, SX, 376 and 286 support.

Most in-circuit emulators require partially or completely functional hardware to operate correctly. MICE-V-486 has a unique Isolation Mode™, requiring only a working clock signal. Logic analyzer taps are conveniently located to give you access to critical timing information. MICE-V-486 provides absolutely the fastest method for debugging non-functional 486-based hardware.

Microtek also has real-time emulators and source-level debuggers for 68000, -020, -030 and 80C186.

So, stop wasting development time because your emulator isn't real-time. Call us, and get your product to market fast.

MICROTEK
The Leader In Development Systems Technology™

MICROTEK INTERNATIONAL, INC. - Development Systems Division
3300 N. W. 211th Terrace, Hillsboro, OR 97124 • (503) 645-7333 • Fax (503) 629-8460

ASIA OFFICE – Taiwan - MICROTEK INTERNATIONAL 886-2-723-5577 / Japan - CORE Digital 81-3-7955171
Real-time operating systems struggle with multiple tasks

Large and complex applications are demanding more operating system services, pushing designers toward distributed and multiprocessor solutions. As operating systems suffer growing pains to keep up, some new ways of looking at the problem will be needed.

Don't force it, son. You can always get a bigger hammer." This bit of fatherly advice was meant to be ironic, but when applied to real-time systems it could almost be taken literally. Don't try to shoehorn ever larger and more complex applications into limited hardware resources. Get a "bigger hammer"—more processing power—to allow a complex real-time application to run comfortably and reliably.

But the irony returns with the realization that more processing power to handle increasingly demanding applications also requires more intelligence on the part of the real-time operating system. It also requires careful orchestration between the operating system and the system architecture.

Real-time applications, such as factory process control, flight simulation and on-line transaction processing (OLTP) are making more than simple demands for processor speed. They are also demanding more operating system services than are provided by the real-time executives traditionally used for single-board controllers. Services include networking, disk I/O and man/machine interfaces to name a few. In addition, there are various ways of increasing processing power. It can be boosted by using a single, more powerful CPU or by adopting a multiprocessor architecture. A real-time operating system must be able to cope with such multiprocessing in terms of multiple CPUs on a single backplane bus. But it must also often deal with distributed processing over some sort of network in order to meet the demands of applications.

The determinism myth

A key question about such large real-time systems centers around the ability of large, multiprocessor and/or distributed systems to maintain real-time behavior given the fact that networks such as Ethernet are not entirely predictable, coupled with the contention problems of processors accessing shared memory and the sheer volume of asynchronous input received from the real world. Back when real-time systems consisted mainly of dedicated single-board controllers for washing machines and process control, it was convenient—even comforting—to talk about determinism.

Deterministic behavior requires that every aspect of the system be predictable, that all timings and latencies, such as context switching, be precisely known and that all software be thoroughly tested to ensure that the system will always respond correctly to interrupts.

That is a worthy ideal, but one that immediately breaks down when you try to incorporate a network such as Ethernet. Since Ethernet uses carrier sense multiple access/collision detect (CSMA/CD) to resolve contentions for use of the network, the time it takes to send or receive a message cannot be predicted with precision. Therefore, Ethernet cannot behave deterministically. But even the strict determinism that was thought the be-all and end-all on mission-critical single-board controllers may turn out to have been an illusion.

Bernard Mushinsky, marketing manager for Industrial Programming (Jericho, NY), points out that real-time executives, in addition to being able to respond to interrupts, have a repertoire of service calls, such as sending a message to a mailbox. If an interrupt occurs during one of those service calls, the call is preempted in order to service the interrupt. "So if we say sending a message to a mailbox takes n µs, then we have to realize that it's n + i
where \( i \) is the time to service the interrupt," he says. In fact, the times could be cascaded such that the time is \( n + (x \cdot i) \) if additional interrupts preempt the first one. The service call would resume when no more interrupts were being serviced. "So it doesn't turn out to be deterministic for reasons that are in the nature of things," Mushinsky says.

**Cure worse than disease**

Of course, there is a way to force rigid determinism, and that is to lock out interrupts during a service call. But that cure is worse than the disease because the system would begin to lose data and perform incorrectly due to missed interrupts. Thus Mushinsky speaks of "fuzzy determinism," the ability to do the job within an acceptable time frame rather than the ability to run every service or module in a fixed time. "That's not possible," he says.

In reality, the fuzzy determinism Mushinsky describes is what designers have been doing all along and calling it determinism. This illusion has been supported by applications that were slow enough and processors that were fast enough for the system to be idling a good bit of the time. Nor did interrupts occur
REAL-TIME OPERATING SYSTEMS

enough to stretch out service call times. But as systems get loaded with more demanding applications and interrupts occur more often, this illusion will break down.

When adding processing speed with a faster CPU or multiple CPUs, and when adding services like networking that are cursed by the epithet "nondeterministic," it is well to keep in mind the motto of Ready Systems (Sunnyvale, CA). "The right answer late is wrong."

That statement still holds true for real-time systems but it makes a conceptual difference whether the answer arrives on time or in time. As long as behavior takes place in time to satisfy the demands of an application, it is reliable. And by extending that criterion upward to multiple processors and higher level environments to fit those architectures—or vice versa. Intel (Santa Clara, CA) has proposed a rough classification for real-time system hierarchies that have found resonance among some other companies, including VenturComm (Cambridge, MA). At the low end are what are called "event controllers,"—embedded systems controlling a dedicated process. These are the familiar single-board controllers featuring a ROMed kernel, fast response times (under 100 µs) and diskless operation. Typical applications are motor, machine and instrument control.

At the next level are "data controllers," embedded systems controlling one or more processes. In their simplest form, they are event controllers linked by a network. They may or may not be diskless and include a man/machine interface but they usually incorporate networking, either among themselves or to a supervisor system running Unix. Typical response times are fast to medium (100 to 500 µs). Thus they require more operating system services than event controllers. Typical applications include facotry process control, communications protocol handling and military command and control.

At the high end, "system controllers" are not embedded, but reside in the host development platform and may control other systems such as data and event controllers. They may include tightly coupled multiple processors and have a man/machine interface, a disk system and networking. System controllers need a full-blown suite of operating system services and feature slow to medium real-time responses (500-plus µs). Applications include process control, OLTP, simulation and telecommunications.

While these distinctions are useful as a kind of shorthand, many real-time systems can be hybrids of event controllers linked to form data controllers that are in turn supervised by a system controller. Tasks are then organized hierarchically and distributed over the system.

Growing to larger systems

The key feature of operating systems that are trying to span such a hierarchy is modularity. Kernel vendors such as Software Components Group (San Jose, CA) and Ready Systems are providing add-on options to handle networking and real-time operating systems. Vendors such as Microware (Des Moines, IA) and Digital Research (Monterey, CA) already offer operating systems made of modular building blocks that can be left out or included to fit varying system needs. A major challenge for traditional kernel vendors appears to be how to grow their products to meet the demands of networking and how this affects the

[Diagram: EMBEDDED MICROPROCESSOR CONTROL MARKET]

At the low end of the market are event controllers, which feature a ROMed kernel, very fast response times and diskless operation. The more complex data controllers and system controllers—which involve one or more of the following elements: networking, multiple processors, disk and user interfaces—require more operating system services than are normally supplied by traditional real-time kernels. According to Intel estimates, the data and system controllers market will grow from under 35 percent of the worldwide embedded control market in 1990 to 50 percent of a $5.5 billion market in 1993, with system controllers accounting for the bulk of the growth.

Computers Design
Optimize your 680x0 Application to its peak

...with Oasys Embedded/Cross Software Tools.

Reach the pinnacle of your development with Oasys Cross Tools

Oasys delivers full 680x0 Cross and Native development tool kits built around the industry standard Green Hills compilers.

The Green Hills 680x0 compiler’s Dhrystone rating is 35% faster than Sun's native C compiler. Using the new procedural inlining optimization, the rating jumps to a staggering 80% improvement.

Advanced C, C++, FORTRAN and Pascal Language Support

• Full ANSI C XJ311 support with switch selectable K&R C support.
• A true C++ Compiler for cross development.
• FORTRAN 77 with VAX VMS and DoD MILSTD-1753 extensions.
• Pascal ISO Level 1 support.
• All compilers are inter-language callable.
• Native compilers are supported for 680x0, 88000, 80386 & i860 hosts.

Available Now!

Oasys tools are available on over 35 UNIX based workstations and systems including DEC (VMS/ Ultrix), Sun, HP/Apollo, IBM (OS/2 and AIX), and DG. Call us for the complete list.

Other Cross Tool Kits include:

88000, 80386, i860 and Microsoft C.

Integrated 680x0 Cross Development Tool Kits

Green Hills 68000/10/20/30/40 Optimizing Cross Compilers (C, C++, Pascal, FORTRAN)

• Superior register allocation, inlining and loop unrolling techniques.
• Support for position independent code and data.
• 68881, 68882, 68332 support.
• ANSI C run-time source library included for cross development.

Oasys UDB Universal Debugger

• Source level remote debugger for embedded programming.
• Multi-targeted and multi-window (supports 680x0 and 88000 targets).
• Extensive macro language.
• Customize communications to your target.

Oasys 680x0 Assembler/Linker

• Macro Assembler, Linker, Librarian, Cross Reference and Symbol File Format Utilities.

Oasys 680x0 Simulator

• Invaluable for debugging software without target hardware.

Scale new heights with high performance tools from Oasys. Call us for detailed benchmark results.

CALL (617) 890-7889
FAX (617) 890-4644

Oasys

230 Second Avenue, Waltham, MA 02154
Single Source, Total Solutions

REAL-TIME OPERATING SYSTEMS

In a multiprocessor/multinode scheme using Software Components Group’s pSOS\textsuperscript{m} multi-processing kernel and pNA network architecture module, pNA provides access to bus-based shared memory using TCP/IP protocols for inter-task communication. The same protocols allow communication over a slower and less deterministic Ethernet with a supervisor system such as Unix. For very fast kernel calls between tasks running on different processors, a direct link can be set up using the kernel interface (KI), which is media-independent.

In all these cases the companies readily admit that strict determinism (or what passes for it) breaks down when you start going off-board for services. But it hasn’t stopped designers from building useful, reliable real-time systems using these operating systems.

Real-Time Operating Systems

Networking multiple real-time nodes becomes a solution when one needs physically distributed I/O points, as in a factory automation or process control application. In general, however, it is desirable to concentrate most of the real-time functionality in one place and leave networking for background or low-priority tasks. Increasing the power of the system with a single, more powerful CPU or adding multiple, tightly coupled CPUs that communicate over a fast backplane are techniques that must also be supported by the operating system.
There's a new speed and power standard in Real-Time.
It's VxWorks™ Version 5.0 featuring the wind™ real-time kernel.

Preliminary, conservatively rated benchmarks for wind using an unmodified 68020 25MHz VME board, clock context switches at 17µs, semaphore give + takes at 8µs and interrupt latency at 8µs.

Times for other processors can (and will) be faster.

With the blazing wind kernel, VxWorks 5.0 offers a commanding combination of performance, transparent connectivity and development cycle efficiency. For the full story on VxWorks 5.0, turn to the flip side of this bulletin.

Wind River Systems, Inc.
REAL-TIME.
VxWorks 5.0 is a powerful operating system built on a cross development partnership with UNIX. And leveraging on a broad selection of industry standards, VxWorks 5.0 supports a complete portfolio of CISC and RISC target processor architectures, host/development platforms and high-level languages including C and Ada.

REAL-POWER.
VxWorks provides transparent connectivity to access the power of distributed systems. Its integrated networking features include 4.3 BSD UNIX compatible sockets and support for protocols such as TCP, IP, UDP, telnet, ftp, rlogin, rsh, RPC and NFS. In addition, powerful symbolic and source level debuggers enable high-resolution access to all processes and tasks in an application.

REAL-FAST.
The heart of VxWorks 5.0 is our new wind kernel. Incorporating object-oriented design concepts, wind offers unparalleled speed, functionality and determinism. New features include constant speed context switches regardless of the number of tasks waiting in queues, priority inheritance semaphores and time-outs.

REAL-COMMITMENT.
VxWorks has driven Wind River Systems to become the world’s fastest growing real-time software company. We back up our users with a full range of services including training, technical support, maintenance, a users group, porting and consulting.

But the real-time bottom line is to provide developers with software tools as powerful as the advanced hardware technology they support. VxWorks 5.0 is our latest delivery on that promise. For more information on VxWorks 5.0 and wind, call 1-800-545-wind.
Supporting distributed configurable applications

Building a data management system for a space station poses some exciting challenges. For example, how do you design a system that will have a 30-year-plus life span? Or a system that can be easily and quickly upgraded or serviced with no impact on its operation? An Earth orbit, after all, is not on most companies' service routes.

These are just some of the constraints on the design of the European Space Agency’s (ESA) Columbus Project, the European Space Station. The three primary requirements for the Columbus Data Management System (DMS) are to provide a real-time, multitasking environment for Ada application in a distributed architecture and to provide an interapplication communications scheme; provide support for dynamic reallocation of applications with minimal impact on the system and application; and build the system to be both hardware and network independent.

Dynamic reallocation is important because there are more than 100 machines on the space station. No machine except the one being serviced should be affected during maintenance or repair.

Another important requirement is that the DMS will have to accommodate a mix of nodes to run different tasks. Some will be dedicated, real-time nodes, used to monitor space station environmental conditions continuously or take scientific measurements. Others will be more sophisticated, providing interactive displays for crew members’ use.

The requirements to support Ada applications and dynamic configuration and reconfiguration have led ESA to develop what it calls SoftWare Replaceable Units—or SWRUs. These operational units can be managed like hardware in that they can be replaced easily for updating or repair.

The microkernel solution
Requirements of this sort, however, call for more than a conventional operating environment. To implement these kinds of services in one of today’s monolithic operating systems would result in a complex system that would be difficult to maintain and upgrade. ESA has found that by building the data management system using a communications-oriented, high-performance, distributed operating system kernel, it has been able to integrate the level of interapplication communications the DMS needs, add services as necessary and upgrade or maintain the system even in Earth orbit.

ESA asked Chorus Systems SA (Paris, France) to demonstrate how the company’s Chorus operating system could meet the requirements of the Columbus DMS. The study proved that Chorus could do so because of key properties of the kernel-based architecture: it has a real-time, communications orientation, and it is highly modular. Chorus’s modularity makes it possible to build an operating environment that can support a range of services. Its flexibility allows a complex operating environment that can be dynamically configured to suit the system’s requirements. Its communications scheme supports the necessary dynamic configuration and reconfiguration of applications.

Three-layer architecture
The Chorus system for the Columbus DMS comprises three layers (see figure). The first layer is the small real-time kernel, called the nucleus, with integrated interapplication communications. The nucleus insulates the higher level software from the hardware and the network structure. Second is a set of system servers, which complement the nucleus by providing the necessary higher level services as service assemblies. These service assemblies are part of the integrated distributed nature of the architecture. When necessary, different assemblies can be built on top of the same nucleus. The third layer is the application layer, mainly SWRUs, which run on top of the assemblies.

All software on board Columbus is made up of SWRUs. These must be replaceable by one or several other SWRUs, and for some critical functions, system operation cannot be affected. Applications can migrate from one processor to another for repair or maintenance without disrupting the system’s operation.

Marc Guillemont, cofounder and product development director, Chorus Systems
REAL-TIME OPERATING SYSTEMS

Still, a distributed architecture isn't simply a matter of physical separation. A sufficiently reduced communications rate—even across a bus—may have the same effect as distributed hardware on a network. Multiple processors that contend inefficiently for shared memory over a backplane may behave slower and less predictably than processors that communicate over a high-speed fiberoptic network.

One way to increase the efficiency currently.” That is, a higher priority process can preempt a process using the kernel code without the preempted process having to complete—it can simply be suspended.

This is a smoother arrangement than previous versions of real-time Unix kernels where the preempting process might start up immediately on an interrupt, preempting the lower level task that had been using kernel resources. And the task would run fine until it tried to get

MICROWARE’S REAL-TIME KERNEL-BASED SYSTEM

of a Unix-like real-time operating system so that it takes better advantage of single or multiple CPU resources is with a multithreaded kernel. In a single-threaded kernel such as Unix, if a process decides to use a system service within the kernel, it locks out other processes until it is finished.

According to Naren Nachiappan, vice-president of engineering for VenturComm, a multithreaded kernel “allows more than one process to use the kernel’s resources concurrently.” That is, a higher priority process can preempt a process using the kernel code without the preempted process having to complete—it can simply be suspended.

This is a smoother arrangement than previous versions of real-time Unix kernels where the preempting process might start up immediately on an interrupt, preempting the lower level task that had been using kernel resources. And the task would run fine until it tried to get

kernels of this nature are starting to be discussed for inclusion in the POSIX real-time standard.

The decision to move to a true multiprocessing system—where multiple CPUs work on the same application—will make heavy demands on the operating system. But it is a decision designers are making as applications become increasingly demanding.

Multiprocessing architectures

“Multitasking versus multiprocessing is a never-ending dichotomy,” says Mike Richmond, product marketing manager for Intel (Hillsboro, OR). “Five years ago it would have taken 10 boards to do the same thing as the CPUs we're selling today with 15- and 20-Mips boards.” Still, Richmond admits that the more power people can pull together, the more complex applications they will attempt, and that’s where multiprocessing comes in.

The architecture chosen for a multiprocessing real-time system has to be closely orchestrated with the operating system. For example, some schemes dedicate a copy of the operating system kernel to every CPU on the system, while others use a single copy of the kernel to control all the processors. To pass messages and share data between processors, high-speed networking can be used, shared memory over the system bus or a combination of the two.

Richmond, not surprisingly, recommends using a Multibus II architecture running the iRMX operating system in which the system bus can be treated like a high-speed LAN with a packet communications model like Ethernet. “But unlike Ethernet, it’s 30 times faster and it’s deterministic,” says Richmond. It would also allow the same interprocessor communication to be used for remote nodes connected via an actual Ethernet. “The applications programmer can’t tell the difference because you have the same Open Systems Interconnection transport software on the backplane that you are running on Ethernet,” he says.

Except, of course, that there would be differences in speed, which might affect which tasks the programmer chose to assign to which processors.

Speed notwithstanding, any shared memory scheme will have to resolve bus contention. And while that resolution may be the job of the communications software, the operating system and the application
Voice Processing From An Entirely New Perspective

Discover the quality voice processing products, unparalleled distribution, superior service, and three year warranty of InnoVoice.

Innovative voice processing I/O boards from InnoVoice utilize our patented compression technology. The boards provide high quality voice/music capture and reproduction at low bit rates, giving you the building blocks to develop high performance systems at competitive system cost.

Innovative, Quality Products

OctaLink™
- 8 Channel Single Slot Voice I/O board;
- Supports industry-standard software;
- On board 8×12 analog crosspoint switch;
- Applications include Interactive Voice Response, Voice Mail/Messaging and Automated Attendant.

StereoLink™
- 2 Channel Stereo Card;
- High quality voice/music for PC based multi-media presentations;
- Selectable storage rates provide sound quality from AM to near CD levels using only a fraction of conventional CD memory.

SpeechLink™
- 1 Channel Voice Card;
- Applications include Voice over E-mail, Digital Dictation and Annotation of Complex Graphics or Text.

Nationwide Service and Support
InnoVoice provides pre-sales support, applications and engineering assistance, and post-sales support. And all our voice processing boards are backed by a full three year warranty, the best in the industry! In addition to serving our customers via our 800 telephone service, all InnoVoice products are now available through Arrow Electronics, Inc. In partnership with Arrow, we'll get you what you need, when you need it.

Our mission is to provide total customer satisfaction. We believe that by being responsive to your needs, we can provide better products, better service and better delivery than anyone else.

Call InnoVoice today. Let us show you what 'A New Perspective in Voice Processing' can mean to your bottom line.

© 1990 Extrema Systems International Corporation

CIRCLE NO. 56
Real-Time Operating Systems

will have to accommodate delays so that the appearance of deterministic behavior is maintained.

When a shared-memory multiprocessor system uses a single copy of the kernel to coordinate all CPUs, it is usually in a very tightly coupled, single-chassis design. Multiple copies of the kernel can extend the concept of a shared memory space over a network. The faster the network—or the bus communication for that matter—the more realistic the feelings within the frame rate of the display. As the simulation model gets more complex, CPUs can be added and the operating system can keep them busy by load balancing or symmetrical multiprocessing. One CPU, however, will usually be dedicated to handling inputs from the pilot’s controls and must be dedicated to servicing those interrupts. That CPU will be idling if the pilot doesn’t move the controls, but when he does, its interrupt service routine generates new variables to plug into the modeling equations and update the display.

This is a point where real-time multiprocessing can differ from non-real-time multiprocessing, where the goal of the latter is often to keep all processors as busy as possible to assure maximum aggregate throughput. In real-time systems, a designer may wish to add an extra margin of safety by dedicating CPU and other hardware resources to servicing critical interrupts, even if it means that processor will often be idle. That is a choice real-time designers can and must be able to make based on the nature of their applications’ functions and how much they are willing to pay for an extra margin of safety.

Real time on single nodes

An example of a distributed Unix-like real-time operating system that dedicates a copy of its kernel to each processor node is the Chorus operating system from Chorus Systems (Paris, France). Chorus can be adapted to various memory architectures such as hypercube or bus connected, or to multiple processors across a network. And it can handle different virtual memory schemes including paginated virtual memory and segmented memories.

According to Will Neuhauser, president of Chorus’s U.S. operation (Beaverton, OR), “Distributed real-time today equals real-time nodes supervised by some non-real-time system. We’ve worked to provide what people need for real-time performance on single nodes. On multiple nodes we provide a communication mechanism but we don’t make any claims about speed or reliability. So much depends on the medium.” An application makes calls to Chorus via a Unix System V 3.2-compatible application programming interface (API). Unix calls to the API invoke Chorus processes which can access files, devices and the Chorus nucleus.

The nucleus consists of four main parts. There is a machine-dependent supervisor and three portable parts. These include a real-time executive with 256 levels of priority divided into two types of scheduling.

Half of the priorities are dedicated to real-time preemptive scheduling while the other half use a round-robin type scheduler. All of the priorities in the latter set can be preempted by the real-time priorities. There is also a memory manager for handling virtual memory modes and a communications facility called the IPC (interprocess communication) manager.

Using the services of the IPC, the system is able to pass messages among “threads” which roughly correspond to processes, and which execute within entities known as “actors.” An actor defines a protected space in virtual memory and a collection of resources such as memory range and ports. Thus the actor is the execution environment of the thread.

Here, a thread is a different concept than the multithreaded kernel used by VenturComm. A thread is a piece of code that is a sequential flow of control. It is characterized by a context that corresponds to the state of the processor (registers, program counter, stack pointer and so on). A thread is tied to a single actor, although multiple threads can be created and run within the same actor. This gives the system some of the
Real-time operating systems for non-real-time applications

Real-time operating systems have become a popular topic in the industry lately because the features inherent in the system make it an ideal solution for a number of applications. The traditional domain for real-time operating systems has been applications that require deterministic response to time-critical external events. Some examples of these applications are vehicle simulation, industrial control, and telemetry. Each of these applications has an inherent need for fast, predictable response to unsolicited interrupts caused by the occurrence of external events. Without timely acknowledgement and response to real world events there can be a loss of valuable information, material, money and, in some cases, even life.

A common misconception confines real-time operating systems primarily to those applications that require microsecond-type responses. On the contrary, a real-time operating system can offer many benefits to non-real-time applications.

Most useful features

Let's take a close look at the features which appear most useful to the widest array of non-real-time applications and why they are beneficial. These features include operating system optimization, priority-based task scheduling, task memory locking, real-time file systems, asynchronous I/O, prioritized disk I/O, real-time interprocess communications and robust interprocess communication.

Operating system optimization cannot exactly be classified as a "feature" of a real-time operating system because it doesn't add functionality but it is quite possibly the most beneficial item on the above list. It is simply the optimization of basic operating system services and functions which let application processes run as quickly as possible.

For example, when Modcomp was implementing RealIX, its fully preemptive real-time Unix operating system, it examined all of the standard Unix operating system services and optimized them to improve performance significantly for most applications.

Most non-real-time operating systems have some type of task scheduling algorithm which attempts to distribute CPU time more or less equally to all eligible tasks without regard for the importance of the task. A real-time operating system's priority-based task scheduler allows for the prioritization of tasks according to their relative importance. This feature can be crucial to applications such as materials requirements planning (MRP), vehicle dispatch or hospital monitoring. When an emergency situation occurs, tasks that must run in response to the emergency should take precedence over noncritical tasks. In fact, there may be a hierarchy of emergency situations, each of which is assigned a relative priority.

Task memory locking lets tasks be "preloaded" into system memory before they are actually needed. If an emergency situation occurs, the operating system should not be burdened with loading the required task into memory from disk. Not only is it time-consuming, but additional time may be wasted in swapping out all or part of other lower priority tasks to free up memory.

Many non-real-time applications can also benefit from features found in a real-time file system. There are four main features of a real-time file system to be examined. The ability to allocate contiguous file space on disk coupled with the ability to perform I/O operations using large logical block sizes provides a significant increase in I/O throughput for a task. Applications in the financial and medical communities may greatly benefit from this feature when large amounts of data have to be written to or read from disk.

A real-time file system also includes the ability to write directly to the disk, as well as bypass or complement any memory buffering, such as the Unix operating system's buffer cache facility. This is particularly critical to applications such as on-line transaction processing (OLTP), where the integrity of data written to disk cannot be compromised.

For many applications, such as communications and OLTP, I/O operations can be performed (usually write operations) without requesting the task to wait for the I/O completion. If it is relatively important that the task continue processing as soon as possible, then the asynchronous I/O feature of a real-time operating system is just what is needed. When an asynchronous I/O operation is initiated, the requesting task continues execution and is notified asynchronously of the I/O completion, at which time any final processing may be done.

Valuable features

Priority-based task scheduling has proven to be a valuable feature for a variety of non-real-time applications such as in emergency vehicle dispatch systems. An equally important feature is prioritized disk I/O. If a high-priority task initiates a disk I/O operation, that disk I/O request should ideally be performed before any queued disk I/O requests associated with lower priority tasks.

In applications such as hospital monitoring systems, OLTP and MRP, there is frequent communications among operating system tasks. It is important when a task is being sent messages simultaneously by more than one task that it does not lose any of the messages. A real-time operating system includes a robust interprocess communications facility that can handle this requirement.

The features described above are some of the most useful to non-real-time applications and there are numerous other applications than those mentioned which could benefit from the real-time features. In the future, many of these real-time features will become an integral part of what we currently consider non-real-time operating systems.

Alan Scharf, senior product manager, operations systems, Modcomp
REAL-TIME OPERATING SYSTEMS

characteristics of an object-oriented system in that actors are encapsulated like objects and messages are used to invoke action on objects by threads—corresponding roughly to “methods” in classical object-oriented terminology.

Among the advantages of a thread/actor arrangement are a kind of load balancing in a multiprocessor environment. Also, context switching for threads involves far less overhead than would an actor context switch. Threads within an actor can preempt each other with more speed because the actor’s resources do not have to be saved. Actors, however, being virtual memory entities, are not always at the same physical location.

According to Neuhauser, “We’re working on partitioning hardware responsibility as well. Currently, there’s no way to lock a thread onto a given processor.” This means that to ensure response time fast enough for critical interrupts, the aggregate power of the system will have to be sufficiently upgraded.

Global and local tasks

One way to combine load balancing with the ability to dedicate hardware to critical tasks has been devised by Industrial Programming with its MTOS operating system. A multiprocessor MTOS system can support up to 16 processors on a single bus with a copy of MTOS on each processor board. According to Industrial Programming’s Mushinsky, while some customers have indeed implemented 16-processor systems on proprietary buses, the more usual configuration holds from four to six processors.

Tasks are classified as either local or global. Local tasks reside and execute in the on-board memory of an individual processor. Global tasks are stored in shared memory and accessed by individual processors across the system bus. They execute in the on-board memory of whichever processor picks them off the ready queue.

It is important that global tasks execute in the same locations in each local processor’s memory because a running global task might be preempted, have its context saved and go back on the ready queue to be picked off by the next available processor. In this way global tasks may seem to roam from CPU to CPU, but it is only their execution, not their code.

Global tasks tend to be assigned lower priority than local tasks. Global tasks can take advantage of load balancing, while local tasks are bound to specific CPUs and may require immediate processing of mostly local data.

In an MTOS system, the user can add CPUs to a chassis, redistribute tasks and immediately increase throughput without changing the application code. “We provide a safety net if you find you can’t get the job done, which is different than standing there preaching fire and brimstone about determinism,” Mushinsky says.

In a system where several processors must access the same memory there will undoubtedly be contention for memory access, and timing will be less predictable for global tasks than for local tasks. MTOS itself makes no assumptions about the communications scheme or conflict resolution. That is handled by bus contention hardware or other communication software.

In very large multiprocessor distributed systems, the problems of counting microseconds of latency time pale before the immense complexity that applications can acquire. A 256-node system, no matter how fast its response, could run applications so complex that no programmer could verify—let alone predict—what combinations of events might confront the system or exactly how it would respond.

Exhaustively testing all the code in such huge systems is unfeasible. “It’s not possible to test all possible paths,” says Wind River’s Fiddler. “Even if we gave the designer a system that says, ‘This is exactly how it will operate in every case,’ the behavior would still be so complex that even if expressed in differential equations it wouldn’t do anybody any good. The formula would be unsolvable anyway.” Thus it is the sheer complexity of real-world applications—not a breakdown of so-called determinism—that appears to be the real barrier to very large distributed real-time systems based on multiprocessors.

A different paradigm

When the phone system routes a call between Phoenix and Buffalo, the call doesn’t travel the same path every time. The system routes the call based on network traffic and other conditions that cannot be predicted. But the call goes through. That is the mission of the phone system. Similarly, a very large real-time system is oriented toward a single mission, such as keeping a plane in the air or managing a nuclear plant where many unforeseen scenarios can arise. But fulfilling

CHORUS DISTRIBUTED OPERATING SYSTEM

In the Chorus operating system, messages are used for threads to move via ports to execute in actors. Threads are analogous to processes, while actors are passive, encapsulated areas of virtual memory with sets of resources such as memory space, data structures and ports. Threads can move among actors in the same site (processing node) or move among sites transparently via a network.
Good News For SunWorshipers.

You don’t have to give up Sun™ worshiping to use the industry’s most complete real-time development system. Because now there’s UniFLEX.wks™ for your Sun workstation.

UniFLEX.wks gives you a total real-time development environment, seamlessly integrated with your Sun to provide the highest level of capability available.

Best of all it’s easy. No need to learn a new system. Or language. Just use your Sun UNIX® development tools to edit, track and manage system development.

Then let UniFLEX.wks take it from there. With a complete high-speed real-time kernel. Featuring programmer declared real-time priorities, task synchronization, contiguous file system and intertask communication using either semaphores or named message exchanges.

But there’s more. Networking features include NFS™, TCP/IP, RPC and UNIX 4.3BSD sockets to maximize connectivity. Plus tightly-coupled multiprocessing that allows multiple CPUs on a single backplane. Dynamic load balancing to optimize processing power. And X Windows and Motif™ for the most effective man-machine interfaces. It doesn’t get any better.

Call us and get all the good news. Then go back to worshiping your Sun. Because you’ll love it even more with UniFLEX.wks.

All the advantages of UniFLEX® without giving up your Sun.

1-800-486-1000

© UniFLEX Computing Ltd., 1990. UniFLEX is a registered trademark and UniFLEX.wks is a trademark of UniFLEX Computing Ltd. All other trademarks are property of their respective corporations.

CIRCLE NO. 57
Object orientation allows kernel solution

Software is becoming the central technological challenge of our time. Processors are getting faster and more powerful, memory is getting bigger and cheaper, and communications speeds are increasing. All of these are making applications, and therefore software, larger, more complex and more difficult to develop. Applications are exceeding our capability to design and implement them promptly and reliably, even those deployed in life-critical situations.

What's the answer? One approach is to look at the most complex engineering feats in nature and try to learn from them. How did nature create plants, animals and people? Through evolution. No one sat down at a drawing board and designed the human body. The design of the whole and the components—muscles, nerves, brain—evolved over time.

How can we, as software designers, apply evolution to software and become omnipotent directors of an evolutionary process by which software evolves into systems as complex and reliable as the human body? Unfortunately, no one has yet developed a way to make software evolve by itself. We can, however, structure our software in a way that its functionality and reliability can be incrementally improved. Object orientation is a modest step in that direction.

A common structure

The latest release of the VxWorks real-time operating system, Version 5.0, draws heavily on object-oriented concepts in the internal design of its kernel and in its overall structure. The operating system defines a number of classes of objects, all of which share a common structure. These object classes include binary, counting and mutual exclusion semaphores, watchdog timers, message queues, symbol tables, tasks and memory partitions. All of the object classes have a number of methods associated with them. A method is essentially a subroutine that operates on data in the object. Methods common to all VxWorks objects include create, init, destroy, show and help.

By structuring the software in this way, several advantages are achieved. First, the data itself is encapsulated by the methods. Therefore, a higher level routine doesn't need to know about the internal operation of a particular object; it merely needs to know how to call a method—and this calling sequence is the same for all classes of objects. For instance, a single routine can call the show method (which provides some human-readable information about the status of the object) for all objects. Whether it is showing information about a task or a memory partition, the call is the same. The higher level routine doesn't need to know anything about the structures of the objects themselves, which are, of course, quite different internally.

Another advantage is provided by runtime binding. Code is bound only to the objects it uses only to an object ID, which is returned by the system when the object is created. The underlying object may change without recompiling or modifying the code that uses the object.

In addition to the classes described above, the operating system uses a number of object classes that are normally invisible to the user. The most important of these is the queue class. Much of an operating system's behavior is determined by the data structures and queueing algorithms it uses internally. Some of the queue algorithms VxWorks has defined are singly-linked list, doubly-linked list, delta-queue, heap and bitmap queue. Each of these algorithms has different characteristics that make it appropriate for different applications. For instance, the bitmap queue is a structure unique to VxWorks that has the advantage that nodes can be inserted, ordered, moved and removed quickly and in constant time. The disadvantage is that it is memory-intensive. It is very appropriate, for instance, for the task ready list where the advantages outweigh the disadvantages.

By contrast, the singly-linked list is very memory efficient but the time necessary to insert in a sorted order increases with the number of items on the list. The singly-linked list is often appropriate for a semaphore queue, where the queue is usually quite small.

By defining all these objects and binding them at run time, the default decisions can be changed. This might occur for several reasons. The application programmer might decide that, for a particular semaphore, the bitmap queue is a more appropriate data structure than the default singly-linked list. Or if an application programmer needs a queue based on some completely different structure, he can write it himself. Different data structures can be distributed later by designers or by third parties with no change, recompilation or rebuilding of the code that uses the queue.

Plan for tomorrow

One motivation for object orientation is the realization that we don't know all the answers. A real-time operating system that's state-of-the-art today will be obsolete and inadequate tomorrow unless it is designed to grow and change. Designers can add a hard deadline scheduler or rate-monotonic scheduler, a new interprocess communications paradigm or whatever is demanded next year or in five years with minimum disruption to the existing operating system and applications. We can improve the system incrementally rather than wholesale.

VxWorks is not yet fully object-oriented. There is no inheritance, for instance. Inheritance allows convenient creation of new classes based on an existing class. But it is difficult to implement in a way that is efficient enough for a hard real-time system. It also requires support at the language/compiler level. Also, there is no binding to a true object-oriented language yet, although this will probably come later.

Even today, though, the system benefits greatly from the limited object-oriented structure that we have implemented. Although a good deal of that structure is below the surface, application programmers will benefit from a more maintainable system that will resist obsolescence and evolve with their needs. It works for biology and it will work for software.

Jerry Fiddler, president, Wind River Systems
The Multibus II product line has changed.

We've dramatically reduced your costs and added dozens of products. And that's great news when your designs call for more than a PC.

Today, our Multibus II system with a 386™ CPU, disk, tape, and 4MB of RAM is priced at just $9,995.

And the costs of our Multibus II single board computers are down as much as 47%.

Now you can build the Multibus II discipline right into your system for the price of VME or EISA. Multibus II's new MPI bus interface chip is perfect for building simple analog, digital, or serial interface boards. It costs just $40 in quantities over 100.

The Multibus II product line has expanded, too. In the last year alone, we've added over a dozen I/O and CPU board products. And you can choose from the more than 500 Multibus II products on the market, including 150 full-size Multibus II boards.

Need help migrating from VME? Our singleslot VME-to-Multibus II adapters will give you a jump on switching your custom VME boards to Multibus II.

To view the entire expanse of Multibus II products— from over 100 vendors— call Intel at (800) 548-4725, Dept. AA60. Ask for a free copy of the 1990 Multibus II Product Directory.

So don't delay. Call now, and start a change for the better.
### Alpha Time/Value Functions

(a) Using a generalized Alpha time/value function to represent firing at an incoming missile, the graph shows a time when firing too early is of little or no value, an optimum time window to fire and a time past which firing becomes increasingly less valuable. (b) In a course correction for an interceptor, curve segments 1 and 2 show the best time for course change and the absolute deadline, respectively, where both depend on predicted time-to-intercept. Curve segment 3 is determined by the perceived threat of target. If the perceived threat increases (right), it will also influence the other two factors, causing, for instance, an earlier absolute deadline. (c) Alpha evaluates time/value functions collectively for all contending results, where the results have been scheduled according to an application-defined plan to maximize their accrued value to the system.

---

the mission is the overall purpose of the system, and different real-world conditions may dictate different strategies for accomplishing it.

Real-time systems, no matter how large, are still characterized by time constraints. The right answer late is still wrong. But, according to E. Douglas Jensen, chief scientist and director of R&D at Concurrent Computer (Westford, MA), real-time constraints are two-dimensional. On one axis is the urgency, or time criticality; on the other axis is the importance, or functional criticality, to the system. So a strict integer-based priority cannot adequately describe the time constraint, especially when other functions are contending for the system's attention. A programmer may have been able to sort out some strict priorities in a small system and test them thoroughly but that paradigm breaks down as complexity increases.

Firing at an incoming missile, for example, would rate very high on the functional criticality axis. The graph would include a time when firing too early would be of little or no value, an optimum time window to fire and a time past which firing becomes increasingly less valuable or useful. In the overall scenario, there may be circumstances when taking evasive action is of higher functional (survival) value to the system than firing. Evasive action, too, has a time window where it may be of little value if done too early, an optimal time and a time when it's just too late. The system, at any given instant, must be able to resolve the conflicting demands of the two options and their relative values in a way that is optimal to the overall mission of the system.

The Alpha operating system developed at Concurrent would characterize the missile scenario as two functions with soft time constraints. A hard time constraint would be one which, if not satisfied, would have either zero or negative value to the system. A classical binary deadline—detecting the missile in time to sort out the options or not—is an example of a hard time constraint. Alpha tasks can be classified according to hard and soft time constraints or as combinations of the two.

### Unpredictability accepted

Alpha abandons the idea of determinism on the large scale, but not the idea of speed or deadlines. It can link together small local nodes (event controllers) that run kernels such as Ready System's VRTX or Software Components Group's pSOS, where the kernels can respond to local interrupts as deterministically as they ever did.

Such unpredictability makes people understandably nervous, but it is an unpredictable world that dictates the need for a flexible system that is itself not internally predictable. Large-scale real-time systems are faced with the dilemma of accommodating uncertainty while assuring dependability.

Such uncertainties call for dynamic resource management by the application with the assistance of the operating system. Admittedly, there may be circumstances (such as an overwhelming onslaught of missiles) that the system won't be able to handle. "But if we just abandon doing things that we don't completely understand, we're in big trouble," Jensen says. So elaborate ways of sorting priorities from among these complex time/value

---

106 OCTOBER 1, 1990 COMPUTER DESIGN
The need to network has never been greater. Diverse processing platforms, distributed architectures, client-server, departmental and workgroup environments all contribute to increased demands on the network. System and network designers need a proven source of technology solutions for the wide range of networking and communication application problems they face. Interphase delivers those solutions.

**FDDI, TOKEN-RING AND ETHERNET SOLUTIONS**

Interphase has long led the industry in high-performance VMEbus peripheral controllers, and that same leadership is now evident in networking node controllers. Interphase has FDDI, Token-Ring and Ethernet solutions for virtually any VMEbus system application challenge.

**PROVEN FDDI SPEED AND INTELLIGENCE**

Interphase’s FDDI 100 Mb/s offerings are a logical choice for the industry. The V/FDDI 3211 Falcon received *UnixWorld* magazine’s Product of the Year designation and was the industry’s first 6U VMEbus FDDI solution. Interphase’s newest FDDI product is the V/FDDI 4211 Peregrine, a RISC-based high-performance node controller capable of link level operation or on-board protocol processing. The Peregrine provides single or dual attach configurations, with SMT (Station Management Software) running on-board, all in one 6U VME slot.

**TOKEN-RING RESULTS**

The V/Token-Ring 4212 Owl is an ultrafast Token-Ring node controller based on the partitioned architecture of Interphase’s proven Eagle class of controllers. The Owl facilitates connectivity of UNIX® systems, workstations, supercomputers or any other VMEbus system into an IBM® environment using IEEE 802.5 Token-Ring. This multiple processor design provides an elegant queued interface to the system supporting IEEE 802.2 LLC, and a flexible 4 or 16 Mbit interface to the Token-Ring network.

**ETHERNET CHOICES**

Interphase also offers two Ethernet design options. The V/Ethernet 4207 Eagle 32-bit protocol platform is the high-performance standard for the industry, and offers on-board TCP/IP support. The V/Ethernet 3207 Hawk is designed specifically for cost-sensitive VMEbus applications.

**GET YOUR NETWORKING NOW**

No matter what your networking need – FDDI, Token-Ring or Ethernet – Interphase is ready to provide the solution. For more information call today: (214) 919-9000.
functions will aid the application designer in approaching the optimal mix of flexibility and reliability. These methods could range from simple algorithms to approaches that include artificial intelligence and expert systems.

As a global, distributed operating system, Alpha is object-oriented and can be spread among many computing nodes on a system via shared memory. A system can consist of multiple processors in a backplane and multiple backplanes connected via a network, usually Fiber Distributed Data Interface (FDDI), although Ethernet is possible. The network essentially acts as a means of extending the shared memory space among remote nodes. Alpha's computing model uses a concept of threads similar to those described for Chorus, except that threads activate and execute in "objects."

While threads—which may be thought of as wandering virtual processors implemented in software—are not confined to an address space or even to a node, each object has a private address space that serves to encapsulate the object. When the thread—as a sort of locus of execution—moves to an object, it executes that object's code and then moves to the next object, bringing with it the machine states, values and attributes it has acquired from executing the previous object.

Alpha, which Concurrent plans to place in the public domain early next year, has recently undergone technical evaluation by the Navy's Next Generation Computing Resources program, where it beat out POSIX to come in first.

Whether Alpha or some as-yet undiscovered approach proves ultimately to be the wave of the future, it is clear that we will have to change our thinking about what large-scale real-time systems are supposed to do. What those changes will be is still unclear. Can we be comfortable with the idea that systems can work reliably even if we can't predict the details of their inner behavior? Can we live with systems, even trust our lives to them, if there is no way to test them in exhaustive detail? These questions raise cultural and emotional issues as well as the technical. One thing is sure. A bigger hammer alone won't do the job.
High Data Flow Requirements Clouding Your VMEbus Design?

BREAK THROUGH!

with IRONICS high-throughput solutions!

Selecting a High Performance CPU may be the easiest part of your VMEbus design. But how do you overcome the REAL BOTTLENECKS to SYSTEM performance... getting data in and out, across, and between chassis? — not to mention the headaches in the design process itself.

Ironies can help you burn through the high-data-flow haze... not only with hot CPUs, but with a complete line of BOTTLENECK BUSTING BOARDS.

HIGH THROUGHPUT SOLUTIONS

• HIGH SPEED DMA DAUGHTER BOARDS
  • 92 MBytes/sec, sustained, real-time I/O data rates directly into processor memory
  • designed for the Ironies family of RISC processors

PARALLEL I/O DAUGHTER BOARD
• data rates up to 38 MBytes/sec
• designed for use with Ironics Full Speed Data Transporter™

HIGH THROUGHPUT SOLUTIONS FOR VMEBUS CONGESTION

FULL SPEED DATA TRANSPORTER
• block transfer rates up to 32 MBytes/sec across VMEbus
• optimized for Ironics RISC and CISC processor boards

VSB DAUGHTER BOARDS
• alternate path for high speed data transfers between CPU, Memory and I/O boards
• designed for the Ironics family of RISC and CISC processors

HIGH THROUGHPUT SOLUTIONS FOR INTERCHASSIS DATA TRANSFERS

MULTICRATE PIPELINE™
• 20-30 MBytes/sec, sustained, inter-chassis transfer rates
• multiple system link for VMEbus chassis and/or VME compatible SUN Workstations™

HIGH SPEED DMA DAUGHTER BOARDS
• 92 MBytes/sec transfers between processor boards or VMEbus chassis
• designed for the Ironics family of RISC processors

HIGH PRODUCTIVITY SOLUTIONS

• CASEworks/RT™
• Integration Toolkit™
• High Level Debugger
• Application Simulator
• Real Time Kernels - VXWorks™
  - pSOS, pSOS+™
  - OS9™
  -VRTX™
• The most complete, highly integrated, and flexible Real Time tool set

Ironics Incorporated
798 Cascadilla Street
Ithaca, New York 14866

For more information on Ironics' Hot Processor Boards, High Speed I/O Boards, High-Throughput Data Transfer products, Real-Time Target Systems, and High Productivity Development environments, contact:
ironics Incorporated
phone: 607-277-4060
day: 607-272-5787
tele: 705742

©1990 Ironics, Inc.
CIRCLE NO. 61
WE APPROACH
THE MEMORY BUSINESS
FROM ONE POINT
OF VIEW...

YOURS.

At Micron Technology, we offer a full line of leading-edge RAM components in speeds and packages for virtually any application. But the memory business is more than just parts—it's people. That's why we offer a total commitment to service and support, and a team of engineers and technical support personnel that are the most experienced memory professionals in the industry. Because in the memory business there's only one point of view that counts. Yours.

<table>
<thead>
<tr>
<th>Component</th>
<th>Memory Size</th>
<th>Dps (Inch)</th>
<th>Speed (MHz)</th>
<th>Package</th>
<th>Special Features</th>
<th>Availability</th>
<th>Military Qualified</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRAMs</td>
<td>1MEG</td>
<td>x1, x4</td>
<td>70-120</td>
<td>X</td>
<td>x4, x8 options</td>
<td>Now</td>
<td>2H90</td>
</tr>
<tr>
<td></td>
<td>2MEG</td>
<td>x4</td>
<td>50-80</td>
<td>X</td>
<td>x8, x16 options</td>
<td>Now</td>
<td>2H90</td>
</tr>
<tr>
<td></td>
<td>4MEG</td>
<td>x8</td>
<td>40-60</td>
<td>X</td>
<td>x16 options</td>
<td>Now</td>
<td>2H90</td>
</tr>
<tr>
<td></td>
<td>8MEG</td>
<td>x16</td>
<td>30-50</td>
<td>X</td>
<td>x32 options</td>
<td>Now</td>
<td>2H90</td>
</tr>
<tr>
<td></td>
<td>16MEG</td>
<td>x32</td>
<td>15-45</td>
<td>X</td>
<td>x64 options</td>
<td>Now</td>
<td>1H91</td>
</tr>
<tr>
<td></td>
<td>32MEG</td>
<td>x64</td>
<td>8-20</td>
<td>X</td>
<td>x128 options</td>
<td>Now</td>
<td>1H91</td>
</tr>
</tbody>
</table>

RAM Modules
- 256K, 128K, 64K, 16K: x2 15-45 X Industry standard pin-out with CE 1H90, 1M90, Now 4MEG: 2H90
- 64K: x8 20-45 X Industry standard pin-out with CE 1H90, 1M90, Now 1H91

Custom module and board-level product manufacturing services available.
EPROMs get denser, faster and cheaper to hold PROM market lead

Jeffrey Child, Associate Editor

Increasing densities, higher speeds and reduced power consumption are making EPROMs more suited to a wide range of niche applications. System designers are using higher density EPROMs, for instance, in high-volume embedded applications such as laser printers, electronic games, cellular phones and fax machines—all of which require that large quantities of code receive occasional updates. EPROMs with faster access speeds are also finding a niche in systems designed around high-speed microprocessors in workstations and mainframes.

The industry sees a jump in EPROM density every few years. As each density emerges, manufacturers compete to make their products faster and cheaper. Last year two companies combined efforts to produce the industry’s fastest 1-Mbit EPROM. Advanced Micro Devices (Sunnyvale, CA) provided the fabrication facility, and International CMOS Technology (San Jose, CA) provided the design, creating a device that accesses data at speeds down to 45 ns. Although ICT announced the device first, both companies hold marketing rights for the product.

As densities increase, the demand for x16 configurations rises. Providing better modularity, a x16 EPROM interfaces easily with 16-bit microprocessors and microcontrollers. With a 4-Mbit EPROM part organized as 512k×16 bits, an EPROM with the same 4-Mbit density permits memory storage in smaller increments. As the accompanying charts show, most manufacturers are meeting demands for high-density x16 EPROMs. Mitsubishi offers a 4-Mbit, 256×16-bit device. Offered in a 40-pin ceramic DIP, the M5M27C402k has a 100-ns access time.

But achieving a x16 organization presents some hurdles at higher speeds. “To implement a x16 organization, you must contend with a lot of grounding and noise concerns,” says Robin Jigour, director of marketing for ICT. “The chip must be laid out to accommodate those concerns. With those design rules, the speed is forced down from 5 to 10 ns.”

Handling burst mode

Although speed and density are the features that typically distinguish EPROM products, some manufacturers differentiate their EPROMs by adding features to cope with burst-mode operations. The added features take advantage of some of the speed-enhancing characteristics already present in microprocessor architecture.

One such device is the 1-Mbit 27960 EPROM from Intel, which takes advantage of the burst-mode feature found in devices such as Intel’s 80960. In burst mode, a microprocessor inserts an address by loading that address plus four or more succeeding addresses. In this way the 27960 can send data from an address as well as from the four succeeding locations. The EPROM can then burst that data onto the bus at a zero wait state. The logic to implement this feature is very small, allowing zero-wait-state performance without much added cost, according to Intel.

Taking the next step in adapting to burst-mode operations, Cypress Semiconductor (San Jose, CA) offers a 64k×8-bit Fast-Column EPROM with two access times. At 75 ns, the initial read accesses a 64-byte page of the EPROM. Subsequent accesses require only 20 ns until an address goes beyond the current page. The part is available in two styles: the basic CY7C285 and the CY7C289, which offers additional chip-select pins and an internal address register/latch. Up to 16 of these EPROMs can be attached to a Cypress 40-MHz Sparc chip.

Cypress’s CY7C287 is another high-performance 512-kbit EPROM with special features. This part contains registers on its outputs, eliminating the need for external registers. “People frequently want to bring data out and hold it, and then strobe it and get it exactly when they want it,” says Joe Nichols, PROM product marketing manager at Cypress. “To do this, they typically use external registers. The CY7C287 incorporates those registers internally into its circuitry.”

Despite these latest performance enhancements and the new applica-
### PRODUCT FOCUS/High-density EPROMs

<table>
<thead>
<tr>
<th>Model</th>
<th>Process</th>
<th>Organization (bits)</th>
<th>Access time (ns)</th>
<th>Programming time (s)</th>
<th>Current operating/standby (mA)</th>
<th>Packages</th>
<th>Price (quantity)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Advanced Micro Devices</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AM27C256</td>
<td>CMOS</td>
<td>32x8</td>
<td>55 to 300</td>
<td>10</td>
<td>25/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$3.30 to $4.30</td>
<td></td>
</tr>
<tr>
<td>AM27C512</td>
<td>CMOS</td>
<td>64x8</td>
<td>70 to 300</td>
<td>15</td>
<td>40/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$5.15 to $5.75</td>
<td></td>
</tr>
<tr>
<td>AM27C310</td>
<td>CMOS</td>
<td>128x8</td>
<td>100 to 300</td>
<td>30</td>
<td>30/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$9.30 to $13.95</td>
<td></td>
</tr>
<tr>
<td>AM27C100</td>
<td>CMOS</td>
<td>128x8</td>
<td>100 to 300</td>
<td>30</td>
<td>30/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$9.30 to $13.95</td>
<td>ROM-compatible pinout, EIAJ</td>
</tr>
<tr>
<td>AM27C1024</td>
<td>CMOS</td>
<td>64x16</td>
<td>90 to 300</td>
<td>30</td>
<td>50/200 µA</td>
<td>CDIP, PLCC, PDIP, PLCC</td>
<td>$11.80 to $19.65</td>
<td></td>
</tr>
<tr>
<td>AM27C2020</td>
<td>CMOS</td>
<td>256x8</td>
<td>100 to 300</td>
<td>60</td>
<td>30/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$21.45 to $24</td>
<td></td>
</tr>
<tr>
<td>AM27C2048</td>
<td>CMOS</td>
<td>128x16</td>
<td>100 to 300</td>
<td>15</td>
<td>50/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$28.75 to $44.20</td>
<td></td>
</tr>
<tr>
<td>AM27C340</td>
<td>CMOS</td>
<td>512x8</td>
<td>150 to 300</td>
<td>120</td>
<td>40/100 µA</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$57.20 (100s)</td>
<td></td>
</tr>
<tr>
<td>AM27H010</td>
<td>CMOS</td>
<td>128x8</td>
<td>45 to 90</td>
<td>30</td>
<td>30/—</td>
<td>CDIP, LCC, PDIP, PLCC</td>
<td>$27 to $40 (1,000s)</td>
<td></td>
</tr>
<tr>
<td><strong>Atmel</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AT27C256R</td>
<td>CMOS</td>
<td>32x8</td>
<td>90</td>
<td>0.1 ms/byte</td>
<td>20/100 µA</td>
<td>CDIP, CLCC, LCC, PDIP</td>
<td>$4.70 (1,000s)</td>
<td></td>
</tr>
<tr>
<td>AT27C512R</td>
<td>CMOS</td>
<td>64x8</td>
<td>120</td>
<td>0.1 ms/byte</td>
<td>20/100 µA</td>
<td>CDIP, CLCC, LCC, PDIP</td>
<td>$5.60 (1,000s)</td>
<td></td>
</tr>
<tr>
<td>AT27C1020</td>
<td>CMOS</td>
<td>128x8</td>
<td>120</td>
<td>0.1 ms/byte</td>
<td>25/100 µA</td>
<td>CDIP, CLCC, LCC, PDIP</td>
<td>$9.30 (1,000s)</td>
<td></td>
</tr>
<tr>
<td>AT27C1024</td>
<td>CMOS</td>
<td>64x16</td>
<td>120</td>
<td>0.1 ms/byte</td>
<td>30/100 µA</td>
<td>CDIP, CLCC, LCC, PDIP</td>
<td>$11.10 (1,000s)</td>
<td></td>
</tr>
<tr>
<td><strong>Catalyst Semiconductor</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CAT27HC256</td>
<td>CMOS</td>
<td>32x8</td>
<td>55, 70, 90, 120</td>
<td>100 µs/byte, 1 ms/byte</td>
<td>60</td>
<td>CERDIP, DIP, LCC</td>
<td>$8 (10,000s)</td>
<td>available in industrial and military temperature ranges</td>
</tr>
<tr>
<td>CAT27HC256L</td>
<td>CMOS</td>
<td>32x8</td>
<td>70, 90, 120</td>
<td>100 µs/byte, 1 ms/byte</td>
<td>60/500 µA</td>
<td>CERDIP, LCC, PDIP</td>
<td>$9 (10,000s)</td>
<td>same as above</td>
</tr>
<tr>
<td>CAT27HC210</td>
<td>CMOS</td>
<td>128x8</td>
<td>70, 90, 120</td>
<td>100 µs/byte, 1 ms/byte</td>
<td>60/500 µA</td>
<td>CERDIP, PDIP</td>
<td>$13.50 (10,000s)</td>
<td>same as above</td>
</tr>
<tr>
<td>CAT27C210</td>
<td>CMOS</td>
<td>64x16</td>
<td>150, 170, 200, 250</td>
<td>100 µs/byte, 1 ms/byte</td>
<td>50</td>
<td>CERDIP, PDIP, PLCC</td>
<td>$12 (10,000s)</td>
<td>same as above</td>
</tr>
<tr>
<td><strong>Cypress Semiconductor</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CY7C271</td>
<td>CMOS</td>
<td>32x8</td>
<td>35</td>
<td>—</td>
<td>120/30</td>
<td>DIP, LCC</td>
<td>$142 (100s)</td>
<td>auto power-down, 45-ns military</td>
</tr>
<tr>
<td>CY7C274</td>
<td>CMOS</td>
<td>32x8</td>
<td>35</td>
<td>—</td>
<td>120/30</td>
<td>DIP</td>
<td>$142 (100s)</td>
<td>EPROM pinout, 45-ns military</td>
</tr>
<tr>
<td>CY7C277</td>
<td>CMOS</td>
<td>32x8</td>
<td>30/15</td>
<td>—</td>
<td>120/30</td>
<td>DIP, LCC</td>
<td>$153 (100s)</td>
<td>output registers, 40/20 military</td>
</tr>
<tr>
<td>CY7C279</td>
<td>CMOS</td>
<td>32x8</td>
<td>35</td>
<td>—</td>
<td>120/30</td>
<td>DIP, LCC</td>
<td>$139 (100s)</td>
<td>address registers/latches, 45-ns military</td>
</tr>
<tr>
<td>CY7C285</td>
<td>CMOS</td>
<td>64x8</td>
<td>55/20*</td>
<td>—</td>
<td>180/—</td>
<td>DIP</td>
<td>$204 (100s)</td>
<td>*20 ns for successive access to same memory page</td>
</tr>
<tr>
<td>CY7C286</td>
<td>CMOS</td>
<td>64x8</td>
<td>55/20*</td>
<td>—</td>
<td>180/—</td>
<td>DIP</td>
<td>$193 (100s)</td>
<td></td>
</tr>
<tr>
<td>CY7C287</td>
<td>CMOS</td>
<td>64x8</td>
<td>55/20*</td>
<td>—</td>
<td>16/—</td>
<td>DIP</td>
<td>$265 (100s)</td>
<td></td>
</tr>
<tr>
<td>CY7C289</td>
<td>CMOS</td>
<td>64x8</td>
<td>55/20*</td>
<td>—</td>
<td>180/—</td>
<td>DIP</td>
<td>$265 (100s)</td>
<td></td>
</tr>
</tbody>
</table>
With the OB68KNME40 you no longer have to compromise on performance or price in your VME embedded control application. We start by giving you a very basic board which includes:

- 25-33MHz 68040.
- (8) 28-pin RAM sockets for up to 256KB of dual access 0-wait-state static RAM (32KB standard).
- (8) 32-pin sockets for up to 8MB of ROM.
- (2) async RS232C serial ports.
- (16) lines of parallel I/O.

You can configure it with just the right amount of RAM and ROM you need. And you do not have to sacrifice features. Our Omnimodule modular I/O connector allows you to implement a wide variety of serial, parallel, SCSI, GPIB, analog, digital and other I/O options - all fitting into one slot. Other features include:

- VTC's VIC068 VME interface chip with arbiter, interrupter, mailbox and more.
- Terminal monitor/debugger/diagnostic firmware program included.
- 2 year limited warranty.
- Worldwide availability.

All of this gives you a high performance board at a price you can afford with the features you need.

To learn more about our OB68K/VME40 contact our Marketing Manager, Pete Czuchra at 1-800-038-5022 or (708) 231-6880 in Illinois.
Our VME and Multibus Product Lines Stretch for Over 124 Miles

That's 854,738 uniquely configured boards to choose from and all from Omnibyte. You can choose from different processor types, RAM sizes, I/O options and other features to put together a board that gives you the features you need. With Omnibyte's quality, selection and 2 year limited warranty, you can count on finding exactly what your looking for.

Here are just a few of the boards we offer:

**OB68K/VME20™ VME SINGLE BOARD COMPUTER**
- 68020 16.66 - 33 MHz CPU
- (8) 28-pin RAM sockets for up to 265KB of dual-access zero-wait-state static RAM
- (8) 32-pin sockets for up to 8MB of ROM, (4) sockets may be EEPROM
- (2) RS232C asynchronous serial ports
- (16) lines of parallel I/O
- (1) OMNIMODULE™ socket for a wide variety of I/O (i.e. 2 serial ports, 20 parallel lines)
- VICD68™ Interface Controller

**OB68K/VSEBC20™ VME SINGLE BOARD COMPUTER**
- 68020 16-33MHz, CPU
- 1-4 MB of dual-access, zero-wait-state DRAM with parity
- 68882 (optional)
- (2) 32-pin ROM sockets
- (2) RS232C serial ports
- (2) 8-bit parallel ports
- (1) OMNIMODULE™ socket for a wide variety of I/O (i.e. 2 serial ports, 20 parallel lines)
- 4 level bus arbiter (optional)

**OB68K/VSEBC1™ VME SINGLE BOARD COMPUTER**
- 68000 12.5MHz 16/32 bit CPU
- (8) pairs of 28-pin sockets for RAM or ROM
- (2) RS-232C serial ports
- (2) 8-bit parallel I/O ports
- System Controller

**OB68K/VME1™ VME SINGLE BOARD COMPUTER**
- 12.5 MHz 68000 CPU
- (8) pairs of 28-pin sockets for RAM or ROM
- (2) RS-232C serial ports
- (2) 8-bit parallel I/O ports
- System Controller

**OB68K/VI0™ VME UNIVERSAL I/O BOARD**
- (4) Omnimodule I/O sockets for a wide variety of I/O (i.e. 8 serial ports, 80 parallel lines)
- One (1) interrupt per Omnimodule, two (2) optional

**OB68K/MSBC30™ MULTIBUS I SINGLE BOARD COMPUTER**
- 25-33 MHz 68030 CPU
- 4-32 MB dual access, zero-wait-state DRAM with parity
- 68882 Math Co-Processor (optional)
- 2 channel DMA controller (optional)
- (2) RS232C synchronous serial ports
- (2) 8-bit parallel ports
- (1) OMNIMODULE™ socket
- (4) 32-pin ROM sockets

All our different configurations are built to give you the best in quality. And they are backed by our famous 2 year limited warranty. For more information call Pete Czuchra today. He'll help you pick the card you need.

OMNIBYTE CORPORATION
245 W. Roosevelt Road
West Chicago, IL 60185-3790
Fax No. 708-231-7042
CALL TOLL FREE 1-800-638-5022
In IL 708-231-6880

CIRCLE NO. 119
<table>
<thead>
<tr>
<th>Model</th>
<th>Process</th>
<th>Organization (lbs)</th>
<th>Access time (ns)</th>
<th>Programming time (s)</th>
<th>Current operating time (µA)</th>
<th>Packages</th>
<th>Price (quantity)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fujitsu Microelectronics, IC Div</td>
<td>3545 N First St, San Jose, CA 95134 (800) 642-7616</td>
<td>Circle 305</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27C256A</td>
<td>CMOS</td>
<td>32k×8</td>
<td>150</td>
<td>1-ns pulse</td>
<td>—</td>
<td>DIP, LCC</td>
<td>$4 (1,000s)</td>
<td>2 pulses typical</td>
</tr>
<tr>
<td>27C512</td>
<td>CMOS</td>
<td>64k×8</td>
<td>150</td>
<td>1-ns pulse</td>
<td>—</td>
<td>DIP, LCC</td>
<td>$5 (1,000s)</td>
<td>same as above</td>
</tr>
<tr>
<td>27C1001</td>
<td>CMOS</td>
<td>128k×8</td>
<td>150</td>
<td>1-ns pulse</td>
<td>—</td>
<td>DIP, LCC</td>
<td>$8 (1,000s)</td>
<td>same as above</td>
</tr>
<tr>
<td>Hitachi America, Semiconductor &amp; IC Div</td>
<td>2000 Sierra Point Pkwy, Brisbane, CA 94005 (800) 448-2244</td>
<td>Circle 306</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HN27C101A</td>
<td>CMOS</td>
<td>128k×8</td>
<td>120 to 250</td>
<td>14</td>
<td>50/20 µA</td>
<td>CERDIP, flatpack, PDIP</td>
<td>$8.70 to $10.70</td>
<td>—</td>
</tr>
<tr>
<td>HN27C1024</td>
<td>CMOS</td>
<td>64k×16</td>
<td>100 to 120</td>
<td>200 µs</td>
<td>100/25</td>
<td>CERDIP, JLCC</td>
<td>$13.35 to $17.35</td>
<td>PLCC in 4090, 85-ns part available in JLCC only</td>
</tr>
<tr>
<td>HN27C4096</td>
<td>CMOS</td>
<td>256k×16</td>
<td>100 to 150</td>
<td>3.5</td>
<td>100/20 µA</td>
<td>CERDIP, JLCC</td>
<td>$70.65 to $91.35</td>
<td>PLCC in 1091</td>
</tr>
<tr>
<td>Intel</td>
<td>1900 Prairie City Rd, Folsom, CA 95630 (916) 351-8080</td>
<td>Circle 307</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27256</td>
<td>HMOS</td>
<td>32k×8</td>
<td>170, 200, 250</td>
<td>4</td>
<td>100/40</td>
<td>CERDIP</td>
<td>$3.50 (10,000s)</td>
<td>extended temperature, burn-in</td>
</tr>
<tr>
<td>27C256</td>
<td>CMOS</td>
<td>32k×8</td>
<td>120, 150, 200</td>
<td>4</td>
<td>30/100 µA</td>
<td>CERDIP, PDIP, PLCC</td>
<td>$2.50 (10,000s)</td>
<td>extended temperature, burn-in</td>
</tr>
<tr>
<td>87C257</td>
<td>CMOS</td>
<td>32k×8</td>
<td>150, 200</td>
<td>4</td>
<td>15/100 µA</td>
<td>CERDIP, PLCC</td>
<td>$4.15 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27513</td>
<td>HMOS</td>
<td>4×16k×8</td>
<td>170, 200, 250</td>
<td>6 min</td>
<td>125/40 µA</td>
<td>CERDIP</td>
<td>$7.90 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C512</td>
<td>HMOS</td>
<td>64k×8</td>
<td>170, 200, 250</td>
<td>6 min</td>
<td>125/40 µA</td>
<td>CERDIP</td>
<td>$3.90 (10,000s)</td>
<td>extended temperature, burn-in</td>
</tr>
<tr>
<td>27C512</td>
<td>CMOS</td>
<td>64k×8</td>
<td>120, 150, 200</td>
<td>8</td>
<td>30/100 µA</td>
<td>CERDIP</td>
<td>$3.90 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C011</td>
<td>CMOS</td>
<td>8×16k×8</td>
<td>200</td>
<td>15</td>
<td>30/100 µA</td>
<td>CERDIP</td>
<td>$8.30 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C010</td>
<td>CMOS</td>
<td>128k×8</td>
<td>120, 150, 200</td>
<td>15</td>
<td>30/100 µA</td>
<td>CERDIP, PDIP, PLCC</td>
<td>$7.50 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C210</td>
<td>CMOS</td>
<td>64k×16</td>
<td>130, 150, 200</td>
<td>8</td>
<td>50/100 µA</td>
<td>CERDIP, PLCC</td>
<td>$8.80 (10,000s)</td>
<td>extended temperature, burn-in</td>
</tr>
<tr>
<td>27960KX</td>
<td>CMOS</td>
<td>128k×8</td>
<td>—</td>
<td>17</td>
<td>125/30 µA</td>
<td>CERQUAD, PLCC</td>
<td>$15 (10,000s)</td>
<td>burst mode: 16, 20, 25 MHz</td>
</tr>
<tr>
<td>27960CX</td>
<td>CMOS</td>
<td>128k×8</td>
<td>—</td>
<td>17</td>
<td>125/30 µA</td>
<td>CERQUAD, PLCC</td>
<td>$17.50 (10,000s)</td>
<td>burst mode: 16, 20, 25, 33 MHz</td>
</tr>
<tr>
<td>27C020</td>
<td>CMOS</td>
<td>256k×8</td>
<td>150, 200</td>
<td>30</td>
<td>30/100 µA</td>
<td>CERDIP, PDIP, PLCC</td>
<td>$16.30 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C220</td>
<td>CMOS</td>
<td>128k×16</td>
<td>150, 200</td>
<td>15</td>
<td>50/100 µA</td>
<td>ceramic, PLCC</td>
<td>$17.90 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C040</td>
<td>CMOS</td>
<td>512k×8</td>
<td>150, 200</td>
<td>60</td>
<td>50/100 µA</td>
<td>CERDIP</td>
<td>$49 (10,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C240</td>
<td>CMOS</td>
<td>256k×16</td>
<td>150, 200</td>
<td>30</td>
<td>50/100 µA</td>
<td>—</td>
<td>$75 (100s)</td>
<td>—</td>
</tr>
<tr>
<td>International CMOS Technology</td>
<td>2125 Lundy Ave, San Jose, CA 95131 (408) 434-0678</td>
<td>Circle 308</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27CX256</td>
<td>CMOS</td>
<td>32k×8</td>
<td>35, 45, 55</td>
<td>30</td>
<td>90/1</td>
<td>CERDIP</td>
<td>$25.20 to $42 (1,000s)</td>
<td>—</td>
</tr>
<tr>
<td>27C2010</td>
<td>CMOS</td>
<td>128k×8</td>
<td>45, 55, 70</td>
<td>30</td>
<td>90/1</td>
<td>CERDIP</td>
<td>$35 to $56 (1,000s)</td>
<td>—</td>
</tr>
<tr>
<td>Microchip Technology</td>
<td>2355 W Chandler Blvd, Chandler, AZ 85224 (602) 963-7373</td>
<td>Circle 309</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27C256</td>
<td>CMOS</td>
<td>32k×8</td>
<td>150</td>
<td>3.28</td>
<td>20/2</td>
<td>CDIP, LCC, PDIP, PLCC, SOIC</td>
<td>$2.86 to $3.40</td>
<td>factory programming, industrial and military versions available, tape and reel packaging available</td>
</tr>
<tr>
<td>27HC256</td>
<td>CMOS</td>
<td>32k×8</td>
<td>45</td>
<td>3.28</td>
<td>55/35</td>
<td>CDIP, LCC, PDIP, PLCC, SOIC</td>
<td>$5.10 to $5.75</td>
<td>factory programming, industrial and military versions available</td>
</tr>
<tr>
<td>27C512</td>
<td>CMOS</td>
<td>64k×8</td>
<td>120</td>
<td>6.5</td>
<td>35/2</td>
<td>CDIP, LCC, PDIP, PLCC, SOIC</td>
<td>$5.85 to $7.15</td>
<td>same as above</td>
</tr>
<tr>
<td>27HC1616</td>
<td>CMOS</td>
<td>16k×16</td>
<td>45</td>
<td>1.64</td>
<td>90/2</td>
<td>CDIP, LCC, PDIP, PLCC, SOIC</td>
<td>$17 to $20 (1,000s)</td>
<td>same as above</td>
</tr>
</tbody>
</table>
## PRODUCT FOCUS/High-density EPROMs

<table>
<thead>
<tr>
<th>Model</th>
<th>Process</th>
<th>Organization (bits)</th>
<th>Access time (ns)</th>
<th>Programming time (s)</th>
<th>Current/standby (mA)</th>
<th>Packages</th>
<th>Price (quantity)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>M5M27C256AK</td>
<td>CMOS</td>
<td>32k x 8</td>
<td>85 to 250</td>
<td>130</td>
<td>30/0.1</td>
<td>CERDIP</td>
<td>$4.50 (1,000s)</td>
<td>JEDEC-standard pinout, industrial -40°C to 85°C version available</td>
</tr>
<tr>
<td>M5M27C512AK</td>
<td>CMOS</td>
<td>64k x 8</td>
<td>100 to 150</td>
<td>260</td>
<td>50/0.1</td>
<td>CERDIP</td>
<td>$5.90 (1,000s)</td>
<td>JEDEC-standard pinout</td>
</tr>
<tr>
<td>M5M27C100K</td>
<td>CMOS</td>
<td>128k x 8</td>
<td>120 to 250</td>
<td>52 byte, 13 page mode</td>
<td>50/0.1</td>
<td>CERDIP, CLCC</td>
<td>$9.60 to $11.25 (1,000s)</td>
<td>Masked-ROM compatible</td>
</tr>
<tr>
<td>M5M27C101K</td>
<td>CMOS</td>
<td>128k x 8</td>
<td>120 to 250</td>
<td>52 byte, 13 page mode</td>
<td>50/0.1</td>
<td>CERDIP</td>
<td>$9.60 (1,000s)</td>
<td>JEDEC-standard pinout</td>
</tr>
<tr>
<td>M5M27C101JK</td>
<td>CMOS</td>
<td>128k x 8</td>
<td>120 to 250</td>
<td>52 byte, 13 page mode</td>
<td>50/0.1</td>
<td>CLCC</td>
<td>$11.25 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C102K</td>
<td>CMOS</td>
<td>64k x 16</td>
<td>120 to 250</td>
<td>52 byte, 13 page mode</td>
<td>50/0.1</td>
<td>CERDIP, CLCC</td>
<td>$9.60 to $11.25 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C201K</td>
<td>CMOS</td>
<td>256k x 8</td>
<td>100 to 150</td>
<td>105 byte, 26 page mode</td>
<td>30/0.1</td>
<td>CERDIP</td>
<td>$24 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C201JK</td>
<td>CMOS</td>
<td>256k x 8</td>
<td>100 to 150</td>
<td>105 byte, 26 page mode</td>
<td>30/0.1</td>
<td>CLCC</td>
<td>$28 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C202K</td>
<td>CMOS</td>
<td>128k x 16</td>
<td>100 to 150</td>
<td>105 byte, 26 page mode</td>
<td>30/0.1</td>
<td>CERDIP, CLCC</td>
<td>$24 to $28.80 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C202JK</td>
<td>CMOS</td>
<td>128k x 16</td>
<td>100 to 150</td>
<td>105 byte, 26 page mode</td>
<td>30/0.1</td>
<td>CLCC</td>
<td>$28.80 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C401K</td>
<td>CMOS</td>
<td>512k x 8</td>
<td>120 to 150</td>
<td>52</td>
<td>30/0.1</td>
<td>CERDIP</td>
<td>$56.25 (1,000s)</td>
<td>Same as above</td>
</tr>
<tr>
<td>M5M27C402K</td>
<td>CMOS</td>
<td>256k x 16</td>
<td>120 to 150</td>
<td>52</td>
<td>30/0.1</td>
<td>CERDIP</td>
<td>$56.25 (1,000s)</td>
<td>Same as above</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NEC Electronics</th>
<th>401 Ellis St, Mountain View, CA 94043 (415) 960-6000</th>
<th>Circle 311</th>
</tr>
</thead>
<tbody>
<tr>
<td>µPD28C256</td>
<td>CMOS</td>
<td>32k x 8</td>
</tr>
<tr>
<td>µPD27C024A</td>
<td>CMOS</td>
<td>64k x 16</td>
</tr>
<tr>
<td>µPD27C4001</td>
<td>CMOS</td>
<td>512k x 8</td>
</tr>
<tr>
<td>µPD27C2001</td>
<td>CMOS</td>
<td>256k x 8</td>
</tr>
<tr>
<td>µPD27C1001A</td>
<td>CMOS</td>
<td>128k x 8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Seeq Technology</th>
<th>1849 Fortune Dr, San Jose, CA 95131 (408) 432-7400</th>
<th>Circle 312</th>
</tr>
</thead>
<tbody>
<tr>
<td>86063</td>
<td>NMOS</td>
<td>32k x 8</td>
</tr>
<tr>
<td>27C256</td>
<td>CMOS</td>
<td>32k x 8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SGS-Thomson Microelectronics</th>
<th>1000 E Bell Rd, Phoenix, AZ 85022-2699 (602) 867-6100</th>
<th>Circle 313</th>
</tr>
</thead>
<tbody>
<tr>
<td>M27C256B</td>
<td>CMOS</td>
<td>32k x 8</td>
</tr>
<tr>
<td>M87C257</td>
<td>CMOS</td>
<td>32k x 8</td>
</tr>
<tr>
<td>M27C512</td>
<td>CMOS</td>
<td>64k x 8</td>
</tr>
<tr>
<td>M27C516</td>
<td>CMOS</td>
<td>32k x 16</td>
</tr>
<tr>
<td>M27C1000</td>
<td>CMOS</td>
<td>128k x 8</td>
</tr>
<tr>
<td>M27C1001</td>
<td>CMOS</td>
<td>128k x 8</td>
</tr>
<tr>
<td>M27C1024</td>
<td>CMOS</td>
<td>64k x 16</td>
</tr>
<tr>
<td>M27C2001</td>
<td>CMOS</td>
<td>256k x 8</td>
</tr>
<tr>
<td>M27C4001</td>
<td>CMOS</td>
<td>512k x 8</td>
</tr>
<tr>
<td>M27C4002</td>
<td>CMOS</td>
<td>256k x 8</td>
</tr>
<tr>
<td>M27256</td>
<td>NMOS</td>
<td>32k x 8</td>
</tr>
<tr>
<td>M27512</td>
<td>NMOS</td>
<td>64k x 8</td>
</tr>
</tbody>
</table>
Flash memories provide some attractive benefits. Offering faster and simpler programmability than EPROMs, flash parts let users update and change code offsite in significantly less time and with lower labor costs than UV EPROMs require. Flash memories are ideal for applications such as process-control software and instrument calibration that requires periodic sector or bulk erase, which occasionally must be done in the field.

Still, there other issues beyond price and programming ease to be considered in the EPROM vs. flash struggle. More people buy EPROMs for flexibility than for reprogrammability, for instance. "Only 20 percent of the EPROMs we sell are actually reprogrammed," says Tony Barre, product marketing manager of programmable memory products at Intel (Folsom, CA).

Many customers buy EPROMs for the "comfort factor" that erasability offers, he says. Others use them because they simplify inventory. In-
Steal of stocki ng a variety of coded ROMs, customers can stock EPROMs and program them as needed.

In a typical scenario, designers will use a windowed EPROM during development and switch to a lower cost one-time-programmable part when they move to full production. Given that these devices are often programmed once and soldered directly onto boards, an ever-growing number of EPROMs are being used in surface mount. This is especially desirable when space is a concern or when surface-mount technology is implemented across a production line.

Various packaging available
Manufacturers are also offering plastic one-time-programmable versions of their EPROMs as a low-cost alternative. Among those devices, a 2-Mbit EPROM from Intel is offered as a 32-pin plastic DIP or as a 32-lead PLCC for surface mount. Called the 27C020, the unit is compatible with both TTL and CMOS environments. The traditional windowed ceramic DIP package is also available.

Most manufacturers agree that UV EPROMs won't be overshadowed by flash memories overnight. "An EPROM device will always be slightly less expensive if it's in a plastic package," says Steve Grossman, director of marketing for memory products at AMD. "EPROM technology is a little simpler and the circuitry to do the erase in flash does take up some space. So there will be a market for both."

Grossman points out, however, that flash will probably be the preferred technology over the long term when users want any kind of reprogramming capability. As it stands now, though, it will likely take several years before flash actually crosses over the price of windowed ceramic EPROMs.
100% full-parallel flash ADC performance for 10% of the price.

Save money and get an extra effective bit every time you convert video from A to D...with the new Philips 8-bit video ADCs. While enhancing performance, it also lowers power consumption up to 70%. For example, the TDA8713 consumes as little as 290mW and gives 7.5 effective bits with an input frequency of 4.43MHz (40MHz clock)...ideal for a wide range of professional and consumer video applications.

**Types**

<table>
<thead>
<tr>
<th>Type</th>
<th>MSPS</th>
<th>Diss.(mW)</th>
<th>Voltage Reg.</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDA 8703</td>
<td>40</td>
<td>290</td>
<td></td>
</tr>
<tr>
<td>TDA 8713</td>
<td>50</td>
<td>290</td>
<td>TTL, 10</td>
</tr>
<tr>
<td>TDA 8715</td>
<td>50</td>
<td>325</td>
<td>ECL, 10</td>
</tr>
<tr>
<td>TDA 8715</td>
<td>50</td>
<td>325</td>
<td>MIL, Temp. Range</td>
</tr>
<tr>
<td>TDA 8709</td>
<td>30</td>
<td>380</td>
<td>Clamp, Adj. Gain</td>
</tr>
<tr>
<td>TDA 8709</td>
<td>30</td>
<td>380</td>
<td>R, G, B, Y, U, V, C</td>
</tr>
</tbody>
</table>

* in DIL and SD versions.

**Philips Components**

For more information, contact Philips Components, Marketing Communications Dept., Building BAF-1, P.O. Box 218, 5600 MD Eindhoven, The Netherlands. Telex: 35000phc nhl je vmc. FAX: 31-40-724825.
NEW PRODUCT HIGHLIGHTS

AMD 29000 family adds on-chip FPU

When Apple Computer announced it would use Advanced Micro Devices' 29000 in a graphics controller, the original 29000 ran into an application to which it was not ideally suited. This prompted AMD to develop a microprocessor that would meet the needs of high-profile graphics applications. The 29050, as the latest addition to the AMD 29000 family, addresses those needs.

Two forces led to the development of the new CPU. First and most obvious, the 29000 has no on-chip floating-point support, while many graphics applications depend on floating-point computation. Second, with several years of application data to ponder, the AMD team saw numerous ways to speed up the integer execution of the 29000.

The most obvious addition to the chip was on-chip floating-point support. AMD has created a pipelined single/double-precision FPU for the new part that maxes out at 80 MFlops. Essentially, the FPU contains three independent execution units: an adder, a multiplier and a divide/square-root unit. The three can function independently to produce the big MFlop numbers and may actually be used in this manner in some tight loops.

An important design feature of the FPU is that it uses the main 29000 register file—a huge, windowed bank of 192 32-bit registers. This substantially reduces the command latency, since operands don't have to be shuffled between register files for execution.

Boosting integer speed

After the FPU, the biggest change in the 29050 is increased overall performance. This comes primarily from increasing the clock frequency of the part to 40 MHz. But the higher clock rate and the opportunity to include some new ideas led to additional design changes.

"One change was enlarging the branch target cache," says Subodh Toprani, AMD director of marketing. This caches the instructions that are executed immediately after a branch is taken. The next time through a loop, the CPU doesn't have to wait for the branch address to work its way through the execution unit, fetch logic and the bus. It can start fetching instructions from the branch target cache. AMD claims that this arrangement, combined with the chip's elaborate streaming-mode instruction bus, delivers excellent performance at high clock rates without primary caches. But as the clock rate goes up, the number of instructions in the cache has to go up too, so AMD doubled the cache size.

AMD made additional changes in the 050 purely to accommodate the graphics-intensive codes that it sees as the big growth market for the chip. The on-chip MMU, for example, has been arranged so that large regions of physical addresses can be mapped with one translation look-aside buffer entry to make large frame or page buffers more practical.

Through all these changes, the AMD part has remained pin-compatible with the original 29000. Of course, that doesn't imply that you can drop a 29050 and a new crystal into your old board and have a 40-MHz design. "You can plug an 050 into your existing system and it will run at your existing clock rate," Toprani says.

AMD admits, though, that the 40-MHz design isn't entirely trivial. "Probably the hardest part is getting burst-access writes to work," Relph says. "It's difficult to get most memory systems to write blocks of data at that speed."

As in fast 29000 designs, many 050 implementations will probably opt for combinations of page-mode DRAM and data SRAM. Toprani maintains that this technique will still work with the faster 050. "We have customers now using DRAM and SRAM at 33 MHz," he says. "You need to use two- or four-way interleaving on the instruction DRAM, but you don't have to go to external caches to extract the performance from this part."

The 29050 and its compiler will sample in the fourth quarter of this year, and AMD expects production in the first quarter of 1991. A 20-MHz version will cost $255, and the 40-MHz, $410 (1,000s). —Ron Wilson

Advanced Micro Devices
5204 E Ben White Blvd
Austin, TX 78741
(800) 292-9263
Circle 366

INTEGRATED CIRCUITS

Dr. Ron Wilson
"High Performance VME... Only From GEM"

"Today's VME systems need high performance packaging"

Super High Performance Backplane
- Full VME Specification
- 10 Layer Stripline Construction
- Virtually Zero Cross Talk
- Controlled Impedance
- Noise Reduction
- 3-21 Slots Monolithic J1/J2

New Enclosure Design
- Aluminum Construction
- Easy to Access
- Direct Flow Cooling
- Easy to Modify
- 3-20 Slot Configurations

Call 1-800-628-4095

Graham Electronics Manufacturing Inc,
109 State Pl, Escondido, CA 92029,
(619) 747-9177  FAX (619) 747-9326
Video controller family features integration, speed, flexibility

A family of single-chip video controllers from the Inmos division of SGS-Thompson combines a high degree of integration, high resolution and the ability to interface with virtually any host processor, monitor or display memory architecture. The IMS G332 and IMS G364 are aimed at high-resolution and high-performance color workstation applications. Each contain a 256-position, 24-bit color lookup table with triple-video digital-to-analog converter, a programmable video timing generator, a phase-locked loop (PLL) and a microport.

The PLL technology allows programmable multiplication of the input clock frequency for all the video rate signals on the chip. This eliminates the need for high-frequency signals on the board and reduces emissions. Since the on-chip frequencies are programmable, the controllers can be configured to drive any monitor, whether it’s a domestic TV set, interlaced or non-interlaced video or a high-resolution monitor—even multiple, synchronous video systems.

A gamma-correcting RAM is associated with the color lookup table. Since color intensity doesn’t increase linearly among red, green and blue, a gamma-correcting table adjusts the values to compensate the output voltages of the D-A converters to produce gamma-corrected 24-bit true color.

Improved cursor performance

In addition, a 64-pixel on-chip hardware cursor allows design of full-color cursors of any shape. A hardware cursor improves performance because pixels don’t have to be swapped in and out of the display buffer as the cursor is moved across the screen. The cursor’s position is determined by its x,y location relative to the top left corner of the screen. This is simpler than defining it in terms of synch and vertical blanking signals and is in keeping with the widely programmable video frequencies.

Both the G332 and the G364 have multiplexed pixel ports that allow use of interleaved frame buffers to supply pixel data fast enough for the high video rates. In the G332, 32 bits of pixel data are loaded alternately from one video RAM (VRAM) bank and then another. The G364 can shift in 64 bits at a time. In the G332, the pixel depth can be up to 16 bits/pixel for true color, or from 2 to 8 bits for pseudocolor using the lookup table. The G364 supports up to 24 bits/pixel of true color.

The microport is a bidirectional 24-bit interface with multiplexed address and data bus and several control signals. Multiplexing the lines makes the port usable with 32- and 64-bit processors. The port can also be used for VRAM shift register transfer to the pixel port via DMA. This operation is synchronized with the pixel port to allow seamless update of the VRAM’s shift registers.

The G332 is available in 100-pin flat packs at video rates of 85, 100 and 110 MHz; the G364 is available in 132-pin pin grid arrays at the same speeds. Units with higher rates—between 110 and 135 MHz—will be available in 1991. Pricing for the 85-MHz G332 is $95, and for the 85-MHz G364, $125 (1,000s).

—Tom Williams

INMOS’ G332 SINGLE-CHIP VIDEO CONTROLLER
IF YOU'RE SPENDING TOO MUCH TIME ON SNA DESIGN, YOU'RE LEAVING OUT ONESTEP.

Most likely, if you need SNA compatibility, you'll buy the software source code from one company and hardware from another. Then you'll spend several months desperately working out the integration.

Or worse, you'll design it from scratch.

Systech knows you've got better things to do with your time. So we've created a way to cut down that lengthy process. With OneStep.

OneStep is a complete SNA/DCP board package. Which makes it the quickest and easiest off-the-shelf solution for IBM communication. In fact, with our help, the OneStep can be up-and-running in just five days.

To make this unique integration work, we teamed up with the most reputable and experienced company in IBM compatibility around—Systems Strategies, Inc. With their superb emulation software and Systech's modular design, OneStep gives you the wide-area links you need for VME and Multibus systems. What's more, the OneStep takes a load off your CPU. That way, you have more power and improved system performance overall.

Systems Strategies, Inc's extensive variety of popular protocols includes SNA 3270, RJE and LU6.2, BSC 3270 and RJE, Plus, X.25 and QLLC. All thoroughly tested and successfully ported to Systech's hardware.

Along with easy installation, the OneStep will keep your up-front costs down. And its modularity makes it easy to maintain and upgrade.

Most importantly, with the experience and expertise of Systech and Systems Strategies, Inc, you'll be in step with the latest software and hardware developments. And you'll always be OneStep ahead of the competition.

For a demonstration or more information, call Systech at (619) 453-8970. Or write: Systech Corp., 6465 Nancy Ridge Dr., San Diego, CA 92121.
Philips Components/Signetics has been on something of a mission with the 8051 architecture. As Intel's interest in the 8-bit MCU family seems to be waning, Philips has been trying a little of everything—new I/O devices, speeds and even processes—to extend the market span of the parts. Now the vendor has taken a step that may directly threaten the homeland of 4-bit MCUs.

Philips has implemented a version of the 8051 in its proprietary self-aligning CMOS process. Called SACMOS, the idea was brought to fruition in Europe for the consumer divisions of the giant multinational, where the ability to run forever on one or two tiny cells is much more important than speed. The SACMOS process eliminates many of the bulky isolation regions needed in conventional CMOS layouts, reducing die size and sharply reducing parasitics. The result is a conservative process that can run at very low supply voltages with almost no leakage current.

SACMOS makes the perfect medium for a high-efficiency 8051. The part can run—not just idle, but run—at voltages as low as 1.5 V. The design is fully static, so the part can be halted between clocks in a couple of different power-down states. In operating mode, the chip draws about 1 mA at 1.5 V. In what Philips calls idle mode, this consumption drops in half, to 0.5 mA. In this mode, the CPU is inactive, but interrupts, timers and the I^C serial port are operational.

Finally, the part has a power-down mode, in which consumption plummets to 1 mA again at 1.5 V. In this mode, the part is completely moribund but can be awakened by any of eight external interrupts. The awakened part doesn't need a reset—it can simply resume execution where it left off.

The 83CL410 is configured as a standard 8051, with 4 kbytes of ROM, 128 bytes of RAM, 32 I/O pins and two timers. Philips substitutes its increasingly popular I^C interface for the normal 8051's UART to round out the chip. The part is now sampling, and production is scheduled for the fourth quarter. Pricing is $5.50 in a 40-pin DIP and $6.30 in a tiny but speedy very-small-outline package (10,000s). A version of the part that greedily demands 2.5 V instead of 1.5 V is in production now.

—Ron Wilson

**THE PERFECT STRATEGY FOR ANALOG & DIGITAL PCB DESIGN**

<table>
<thead>
<tr>
<th>ULTIBoard Professional 56in a 32-bit Design System</th>
<th>ULTIBoard Advanced Level</th>
<th>16-bit professional version</th>
</tr>
</thead>
<tbody>
<tr>
<td>$900</td>
<td>$695</td>
<td>$3,999, unlimited</td>
</tr>
<tr>
<td>$121</td>
<td>$121</td>
<td>$484, R + 3 MB</td>
</tr>
<tr>
<td>$426</td>
<td>$426</td>
<td>$484, R + 5 MB</td>
</tr>
</tbody>
</table>

USA/Canada Headquarters
ULTIBoard Technology Corp.
260 Mt. Vernon Road
Suite 106
Sunnyvale, CA 94088-3409
Tel: (408) 459-8996
Fax: (408) 459-8996

UK/Ireland Sales Office
ULTIBoard Technology Ltd.
1 Mars House Colchester Park
Aldermaston
Berkshire RG7 4WJ
Tel: (0734) 20840
Fax: (0734) 455123

Germany Sales Office
ULTIBoard Technology
Vollbühler Niederfl 12
D-7932 Sondfeldingen
Tel: (07031) 876628
Fax: (07031) 89515

Europe Intl. Headquarters
ULTIBoard Technology bv
Energieruiter 56
1111 AT Naarden, Netherlands
Tel: (31) 2199-43048
Fax: (31) 2199-43045
Telex: 73415

**CIRCLE NO. 66**
Your next embedded real-time system damn well better be bullet-proof.

LAN Downtime: Clear and Present Danger
Lost Productivity Can Cost $30,000 an Hour, but LAN Managers Can Learn to Protect Their Networks

We're Software Components Group, and we deliver bullet-proof real-time technology to people who design embedded processor systems. One of our customers is SUN Microsystems, who uses our pSOS™ real-time operating system as the core of their new FDDI fibreoptic controller. Was bullet-proof important to their success?

"We had many engineers working to develop a super-reliable communications backbone that had to be faster than Ethernet and solid as a rock," said SUN project manager Bernie Mezrich. "What really sold us on pSOS was their PROBETM debugger for the SUN environment. Without sophisticated debugging tools, we could have been killed by some very subtle problems."

From ATC to ATM to CAT to FDDI, our pSOS operating system has been proven in billions of dollars worth of mission-critical systems. No one else can deliver the technology you need to create a truly bullet-proof application.

Because no one else's kernel operating system, network handlers or file management components are as rock solid as pSOS. Because no one else offers you a fully integrated C or Ada environment, one that lets you develop and debug your multi-task, even multi-processor application at the source-code level. Over a network. On every major host—VAX, SUN, HP, PC. All of which is why you should take us up on our free offer.

Call Software Components Group today for your copy of our white paper, How to Develop Bullet-Proof Real-Time Systems. Or risk costing your customers some serious money.

Telephone (800) 458-pSOS or FAX (408) 437-0711.
Motorola spotlights bandwidth in 68340 MCU entry

Motorola seems to have hit a winning combination with the 68300 family of application-directed CPUs. The parts integrate the company's CPU32 core—an upgraded 68010 execution unit with some 68020 extensions and 030-like bus timing—with various complex I/O modules, producing single-chip solutions that lack only external memory to become board-level systems.

The first introduction in the product family was the 68332, a chip directed at engine control. The part used a fast intermodule bus to attach sophisticated on-chip timing and serial communications processors to the CPU32 core. Although the die was large and the part expensive, the opportunity to get a highly integrated version of the revered 68000 CPU and the sophistication of the peripherals attracted design wins far afield from Detroit's engine compartments.

Having secured a place for the 332, Motorola is now extending the product line downward into applications with simpler peripheral processing needs. The most recent step in this process is the 68340. The new chip includes simplified 2681-compatible serial I/O capabilities, timers and parallel I/O. But its primary claim to fame will be an enormously fast on-chip DMA controller.

Motorola claims that new applications will require both significant amounts of computing and very high data-moving capabilities. Hence the new two-channel DMA controller. "The module uses the 32-bit bus very efficiently," claims Motorola strategic program manager Tom Starnes. "We can get up to 32 Mbytes/s DMA bandwidth, with no dead time between CPU and DMA bus cycles. The device operates in either fly-by or flow-through modes and can modify the word size of data as it flows through."

In addition, a 16-bit external bus helps keep down layout space requirements and the cost of off-chip peripherals. Fully static design lets the part be run at any speed from dc to 16.78 MHz—particularly useful for halting the CPU to conserve power.

The 68340 should be in production by the end of the year and will cost under $50 (1,000s).

—Ron Wilson

Motorola
6501 William Cannon Dr W
Austin, TX 78735-8398
(512) 891-2056

CIRCLE NO. 355

If you thought Multibus 1 couldn't handle complex tasks... Think Again!

From Robotics to CAD, Embedded Controllers to Host and Network Systems, MULTIBUS 1 by Zendex delivers Proven, Cost Effective Solutions that reach out and grab you!

The ZX-386/20 pictured here features 20MHz clock speed and on-board SCSI supports up to 8MB of high-speed on-board dual-port RAM (or 16MB in PVAM), and has two 8/16-bit I/OX connectors. For Real-Time processing applications, Zendex's TRU-32 mode turns MULTIBUS 1 into a screaming 32-bit system capable of addressing 256 MB of RAM, yet is fully compatible with MULTIBUS 1 products.

For more information on our complete family of MULTIBUS 1 products, call or write Zendex today!

6780 Sierra Court
Dublin, CA 94568
Phone: (415) 828-3000
FAX: (415) 828-1574

CIRCLE NO. 68

The ALACRON AL860 Will Make Your Computer a PERSONAL SUPERCOMPUTER

Simply the Fastest Add-In Board for Your Computer

Now in VME!

- Intel i860 RISC microprocessor rated at 80 MFiLOPS at 40 MHz (66 MFiLOPS at 33 MHz)
- 2 to 64 Mbytes of 0 wait state local memory
- Compatible with 80X86 AT bus or 6U VME machines
- Optional 120 Mbyte/sec bus allowing the interconnection of up to 30 boards with a peak throughput of 2.4 GigaFLOPS
- Optional SCSI and DT-Connect Interfaces
- DOS and UNIX interfaces
- C, Fortran, assembler and scientific subroutine library software available

ALACRON, Inc.
Suite 349, 980 Broadway, Thornwood, NY 10594
Telephone: (914) 948-3145 • FAX: (914) 948-3010

Trademarks are property of their respective holders.

CIRCLE NO. 69
40 MB/SEC
DUAL PORT VME/VSB MEMORY

THE CI-VME40 FEATURES
ACCESS TIMES: 20/150NS
CYCLE TIMES: 95/195NS (BLT/SINGLE CYCLE)
- 4MB, 8MB, 16MB, 32MB, 64MB in one VMEbus/VSB slot
- Byte Parity Error Detection
- Addressable in 24 or 32 bit through 4 Gigabytes
- Memory start and end addresses selectable on 256KB
  Boundaries configured independently

ALSO AVAILABLE FOR THE VMEBUS ARE...

THE CI-VMEemory FEATURES
- 4MB, 8MB, 12MB, 16MB, 32MB, 64MB in one VMEbus slot
- VME Revision C compatibility
- Lower and upper memory addresses independently selectable in 64K byte increments
- Byte Parity Error Detection with Selectable Trap on Parity Error
- Control Status Register

THE CI-VSB-EDC FEATURES
- 4MB, 8MB, 12MB, 16MB, 32MB, 64MB in one VMEbus/VSB slot
- Dual VMEbus/VSB ported board
- Error Detection and Correction circuitry
- Addressable in 24 or 32 bit through 4 GIGABYTES
- Selectable on 256KB, boundaries
- VME and VSB configured independently

Chrislin Industries, Inc.
Call Toll Free: 800-468-0736 (pst.)
31332 VIA COLINAS #106
WESTLAKE VILLAGE, CA 91362
FAX NO. 818-991-3470
TEL: 818-991-2254
CIRCLE NO. 70
SOFTWARE

Productivity tools and cross-compilers ease Ada development

TeleSoft has recently announced a number of additions to the TeleGen2 Ada development environment, including a pair of productivity tools and two new cross-compilers. In addition to cross-compilers, the TeleGen2 Ada environment already includes a library manager, source-level debuggers, an Ada profiler, a global optimizer, a set of language and object tools and an Ada run-time environment.

For the 68000 family of processors, TeleSoft has added TeleAda-Link, a downloading facility, and TeleAda-Kit, a facility for creating low-level operating system functions. Running over Ethernet, TeleAda-Link lets programmers download a 1-Mbyte program in less than one minute, compared with 20 minutes over a serial link. It also lets programmers use a target-code-capture feature to perform debugging on the target machine without ever leaving the host system. The link facility's capture feature can also be used with the profiler running on the target system to output to the host.

TeleAda-Kit is designed to relieve some of the tedium of writing low-level operating system functions by providing a set of reusable packages for low-level interfacing. These functions, including LAN, file and I/O packages, are intended to be easily adaptable to different hardware configurations. TeleAda-LAN conforms to TCP/IP protocols and provides interfaces for creating loosely coupled distributed Ada applications. TeleAda-File provides file-handling facilities, such as copying and renaming, and supports all predefined Ada I/O packages. TeleAda-IO offers a high-level interface for I/O drivers.

Two new cross-compilers

The two cross-compilers support the 80386 and the 88000 CPUs. The 80386 compiler is part of an 80386 version of the TeleGen2 Ada development environment that runs on an 80386-based machine under Unix V.3. So it's possible to develop and debug embedded 80386 code on a native platform. Another version of the compiler is available for Digital Equipment Corp VAX machines running VMS 5.0 or above. Previously available only through Intel, the compiler is now offered directly by TeleSoft.

Both versions of the 80386 cross-compiler are closely integrated to work with Intel's ICE-386 in-circuit emulator. The ICE module can be driven directly from the TeleSoft source-level debugger to provide both Ada source-level and low-level (emulation) debugging in the same utility. In addition, the Ada compiler can support host and target boards on Multibus II, and it supports Intel's RMK real-time kernel, which provides Multibus II message passing directly from Ada.

The second new TeleSoft cross-compiler is hosted on VAX/VMS systems and targets embedded systems using the 88000 RISC microprocessor. It comes with complete turnkey target environment support for the Motorola MVME181 board and can be adapted to other 88000 target systems. Such adaption is aided by a comprehensive adaption guide supplied with the product. The cross-compiler has been validated under Version 1.10 of the ACVC test suite, which involves more than 3,600 tests.

The 88000 version of the compiler uses TeleSoft's optimizing compiler technology to include code inlining and other optimization techniques. The run-time package is multi-threaded and designed to provide predictable interrupt latencies that are important for embedded applications. The VAX/VMS-based 88000 cross-compiler joins a set of announced development products for the 88000 that run under the Unix operating system.

Pricing for the development tools and cross-compiler products varies with system configuration. Pricing for the TeleAda-Link tool ranges from $2,500 to $20,200. Pricing for the TeleAda-Kit is $8,000 to $64,600. The VAX and 80386 versions of TeleGen2 Ada, which include the cross-compiler, are priced between $13,000 and $85,000. The 88000 cross-compilers hosted on VAX/VMS are priced between $12,600 and $102,000.

—Tom Williams
How to Design User Friendly Systems in No Time

Introducing G-Windows, a complete Graphical User Interface for the OS-9 Real-Time Multitasking Operating system. G-Windows lets you build a visually attractive and powerful user interface using a set of simple and easy-to-use function calls to create windows, menus, and a variety of input/output gadgets. An application editor, G-View lets you draw screens with gadgets that link easily into your application program written in C. What’s more, G-Windows is totally multitasking (all windows can be active and updated at the same time). It is extremely memory efficient and can be ROMed for embedded system applications.

G-64/G-96 or VME Bus Platform
G-Windows will operate on any G-64/G-96 or VME bus 680x0 system running OS-9. Just plug GESPAC’s Graphics, mouse and keyboard interface card into your backplane, install the G-Windows software and your system is ready to shine with 256 colors and resolution of 640 by 480 and higher.

Seeing is believing
That’s why we have produced a video that demonstrates the impressive features and capabilities of G-Windows. Call to request your free copy.

...And that’s just the beginning
There are over 200 hardware and software microsystems components in GESPAC’s catalog so that there is no limit as to what you can accomplish. Call GESPAC today to receive your free copy.

Toll Free 1-800-4-GESPAC or (602) 962-5559.
Logic analyzer's state and timing features target complex PCB designs

As today's high-speed circuit board frequencies approach 20 MHz and beyond, designers must rely on more sophisticated logic analyzers to help them through system debug and test. Unfortunately, logic analyzers have had a reputation for being expensive and difficult to use. On a complex circuit board, for instance, it used to take hours to hook up all the necessary probes. And because analyzers were expensive, one instrument was normally shared by a whole design group. Traditionally, only two or three designers on a project would become analyzer experts, while the rest of the group would have to depend on them for debugging chores.

A new family of logic analyzers, the Philips PM 3580 series from John Fluke, promises relief from these traditional headaches by reducing state and timing measurements to one probe connection. In addition, the analyzers feature a single setup and fully integrated state and timing triggering for a common user interface. All measurements are time-tagged with up to 5 ns of resolution.

The PM 3580 family also boasts a dual-analyzer-per-pin architecture. This lets both state data (relating to software functions) and timing data (relating to hardware performance) be acquired simultaneously from the system on up to 96 channels, using just a single set of probes. Performance specifications provide up to 50-MHz state capability, up to 200-MHz timing functions and 2 kbits of memory per channel.

The single-probe approach eliminates not only the difficulty and unreliability of attaching multiple probes, but also the excessive loading factors that burden the target system, according to Fluke. In addition, fewer channels are needed for digital debug. A user working on an 80286-based system who wants to look at state information and bus timing, for example, would need 48 channels for state recording and perhaps 32 channels for timing analysis—a total of 80 channels. The 3580 architecture would require only 48 channels for the same data.

The 3580's architecture reduces capacitance loading to 7 pF, even when both state and timing information are recorded. The dual capability also applies to clocks and clock qualifiers. Any channel can be defined as a clock or qualifier and still be recorded as a timing signal.

Timing features

Other features of the 3580 family include integrated triggering and complete time-tagging functions. On each of eight trigger levels, the user can select from three timing words—in addition to edge, glitch and time out—or from up to eight state words. On each level, selective storage for the state record can be set (range, state word or a combination of state conditions).

All PM 3580 models incorporate the Philips transitional timing principle, which ensures that memory is used optimally in the acquisition of timing data. Instead of continually acquiring data regardless of whether there's any change in state, an acquisition is made only when a change takes place, together with a time reference to indicate when it was made.

In transitional timing, memory depth is automatically adjusted to the speed of the recorded signals, always using the highest available resolution (5 ns for the PM 3585 analyzer). The completely separate glitch detector runs in parallel with the timing analyzer, allowing it to store glitches down to 3 ns, while the timing analyzer continues to run at full speed in transitional mode.

The 3580 analyzers feature a VGA-compatible gray-scale screen and a video output socket for connection to an external monitor as well as a parallel printer port for conventional hardcopy output. An RS-232 serial port is available for diagnostic testing and for future option support. The analyzer's architecture also includes boundary-scan test capabilities (IEEE-1149.1) for reduced diagnostic and service time.

Prices for the 3580 series begin at $4,250 for the 3580/30, with 32 channels of 50-MHz state recording, 32 channels of 100-MHz timing capability and 1 kbit of memory. At $10,950, the 3585/90 offers 96 channels of 50-MHz state and 200-MHz timing recording with 2 kbits of memory.

—Mike Donlin

John Fluke Mfg
PO Box 9090
Everett, WA 98206-9090
(206) 347-6100

Circle 353
Advanced real-time systems have special needs. In today’s world, system software must be
designed for tomorrow’s computers. Software
designers know that performance and ease of
development are critical for real-time operating
systems. PDOS—your performance real-time
operating system—has been dramatically
improved. Our new 4.0 release has incorporated
those features critical to the future of complex
system designs. PDOS 4.0 makes your
development time cost-effective and productive.
Also included is support for one full year at no
additional cost. We offer superb training on our
products to keep learning curves to a minimum.
Today, you can have a vision of tomorrow by
developing with the performance real-time
operating system—PDOS.
Valid integrates PLD and FPGA synthesis within system design

Focusing on programmable logic device and field-programmable gate array synthesis in the context of system design, Valid Logic Systems has integrated two programmable device synthesis tools from Minc within its own Valid Workbench digital design environment.

The SystemPLD and SystemPGA synthesis tools let system designers mix PLD and FPGA logic throughout the schematic hierarchy in the ValidGED design-entry system. Designers can synthesize functional models for system-level simulation with the RapidSIM digital simulator before device selection or partitioning. SystemPLD/SystemPGA users can re-target designs from one technology or vendor to another without design description changes, claims Valid.

Users can also migrate from PLDs to FPGAs transparently. Moreover, an automatic schematic-redraw capability smooths the integration with physical design, packaging and back annotation.

SystemPLD/SystemPGA users can mix microprocessors and PLD logic in design and simulation, and can then move on to layout, says Valid. “Being able to simulate the entire system early in the design process gives users tremendous time savings over the current methodology,” says Don Mazur, product marketing manager for Valid. “Before SystemPLD and SystemPGA, users had to wait until the end of the design cycle to simulate the PLD or FPGA in the context of the overall system.”

Users can describe designs in schematics, hardware description languages, waveforms, state machines, truth tables and Boolean equations. They can hierarchically combine these methods in the same schematic without selecting a target device or technology. Users can also include constraints such as manufacturer, specific PLD type, speed and cost in schematics to drive device selection and partitioning. And they can select specific devices manually. Designs that require more than one device due to their size are automatically partitioned across multiple devices.

Library support for SystemPLD, which starts at $13,500, extends to nearly all PLD vendors and architec-
A new translation package from Exemplar Logic promises to be a cost-effective aid for ASIC designers. The FPGA Compiler lets designers analyze and optimize for different architectures before buying vendor-specific software.

Embedded with detailed knowledge about how to best implement a target device, the FPGA Compiler synthesis tools provide more than simple translation of logic descriptions. The software, for example, will synthesize different state encoding schemes depending on the target field-programmable gate array architecture.

Designers can control the optimization process using a single constraint file. This file directs the FPGA compiler to make the appropriate speed/area trade-offs based on maximum delay, required times, clock frequencies and maximum area. Constraint-driven optimization eases the task of prototyping since designs can be captured as a programmable logic device and later targeted to an FPGA.

### Easier optimization

With the FPGA Compiler, users can optimize designs for devices from Xilinx, Actel and Plessey Semiconductors as well as estimate final area and timing. From that information, they can generate a list of candidate FPGA devices for comparison. Until now, designers have had to rely on descriptive literature to compare FPGA specs and architectures; or they've had to incur the cost of the various vendors' software tools, build their design in each of the technologies and then compare the FPGAs in working systems.

At the implementation phase, the new software generates the FPGA-specific netlist for input to the vendor-supplied place-and-route software. After executing place-and-route, designers can automatically back-annotate the actual delays to the FPGA Compiler for timing analysis.

Using a single report format, designers can evaluate actual area, timing and cost characteristics of competing design alternatives. Design choices can then be made, for example, in favor of the cheapest part for reduced part costs, or for faster parts to meet the needs of speed-critical applications.

A VHDL input path to the FPGA Compiler is currently in beta test and is expected to be available at the same time as the software. "ASIC users will be able to capture a design in VHDL and take it onto an FPGA or gate array, or take a gate array netlist and map it onto an FPGA," said Ron Ranauro, director of marketing and sales at Exemplar. The FPGA Compiler will also accept EDIF (Electronic Design Interchange Format) 2.0 netlists. And a Palasm input path is scheduled to be available by mid-January, 1991.

The FPGA Compiler is written in portable C and runs under Unix and extended DOS operating environments. Due to ship in November, prices for the software range from $5,000 to $20,000, depending on input options and output technologies. The FPGA Compiler also accommodates PLD and gate array design styles.

---

**By Barbara Tuck**

**Exemplar Logic**

2550 9th St, Suite 102
Berkeley, CA 94701
(415) 849-0937

**Circle 367**

**Trademark Information**

UNIX is a registered trademark of AT&T Bell Laboratories.

PAL is a registered trademark of Advanced Micro Devices, Inc.

SMART-POWER is a registered trademark of Nartron Corp.

CDA and BurstRAM are trademarks of Motorola, Inc.

SCOPE and ASSET are trademarks of Texas Instruments, Inc.

IRIS POWERVISION is a trademark of Silicon Graphics, Inc.

RealTimeX is a trademark of Concurrent Computer Corp.

Zone Bit Recording is a registered trademark of Seagate Technology, Inc.
960-based VME board offers local expansion bus

The CVME960 high-performance VME single-board computer (SBC) from Cyclone Microsystems is among the latest VMEbus boards to sport the 80960 second-generation RISC microprocessor. The CVME960 features a fast memory subsystem, a VMEbus for system communications, the Squall Module Expansion bus for local I/O devices, a real-time clock with battery backup and 1-Mbyte of EPROM. Two asynchronous serial communications ports are also provided.

At the heart of the board is the 960 microprocessor. Optimized for high-performance embedded applications, this chip executes two instructions per clock cycle. Key to its performance are its 1-kbyte on-chip instruction cache and 1-kbyte on-chip data RAM. The 960 also includes four DMA channels and an on-chip interrupt controller.

A high-bandwidth memory subsystem is linked to the microprocessor. Composed of 35-ns SRAM, the memory is pipelined and dual ported to both the processor and the VMEbus. Using burst-mode reads and writes, the memory enhances processor and bus operation, providing a sustained memory bandwidth of 66 Mbytes/s.

The VIC068 VMEbus interface controller is the avenue for systems communications on the CVME960. This device offers master/slave operation, support for block transfers, and a full set of system controller functions. The VIC068 also generates and handles interrupts on the VMEbus.

Standard, custom I/O modules

To take full advantage of the 960's capabilities as an embedded controller and an I/O server, Cyclone developed a set of Squall modules. These cards let systems integrators handle a variety of I/O requirements. If the standard modules don't fit a system's requirements, then the user, Cyclone or a third party can develop custom modules.

The interface for the Squall modules is an enhanced set of the 960's address, data and control signals. The microprocessor's four DMA channels, also part of the interface, let the data be efficiently exchanged between the memory and I/O devices using the local processor/memory bus.

The Squall modules screw directly onto an area of the SBC that doesn't contain any components. Unlike traditional daughterboard configurations, this arrangement gives the module a low profile that doesn't block air flow to the board, causing heat-dissipation problems. Also, because no circuitry resides on the main board below the module, the Squall module can request the local bus and transfer 32-bit words to memory at a sustained 66 Mbytes/s.

For customized configurations, the Squall module has 11 in.² of usable space in which to add components. With allowable component heights up to 0.438 in., the SBC and the Squall module together can occupy one card slot. This generous height tolerance allows DIPs, PLCCs and pin grid arrays to be socketed without restricting air flow.

Systems integrators who require a more cost-sensitive platform may prefer to use the CVME961 SBC. This alternate solution from Cy-
Find the latest design solutions you need at Systems/USA

The OEM Computer Technology Conference & Exhibition for Systems Design and Integration

Design Solutions
Find the design and integration solutions you need to keep up-to-date with the latest technological advances. Systems/USA is the only show dedicated to getting technical and engineering professionals together with original equipment manufacturers (OEMs) of subsystems... all under one roof.

State-of-the-Art Technology
Participate in the interactive technology conference where systems integration experts will provide you with vital information on technological advances and trends. Session topics include:
- High-Performance ICs
- Input Technologies
- Software Developments
- Storage Technologies
- Display Technologies
- Power Sources
- Buses & Boards
- Military Electronics
- Output Technologies

New Product Announcements
See new products, technologies and applications introduced by both leading and emerging-growth companies within the computer technology industry.

150+ Exhibitors
Active displays from 150+ companies will coincide directly with the topics being addressed in the conference sessions.

Management Issues
Industry leaders will address business developments within the systems integration industry, with emphasis on total quality in the workplace.

Systems/USA
February 11-13, 1991
Anaheim Convention Center
Anaheim, California

Sponsored by the
American Electronics Association
5201 Great America Parkway, Santa Clara, CA 95054

Mail this coupon, or fax it to (408) 970-8565, today!
For more information or to register by telephone, call (800) 873-1177 ext. 300.

CIRCLE NO. 84

YES! I want to find design solutions at Systems/USA.

Please rush me complete details and attendee information.

Please rush me complete exhibitor information.

Please send ____ FREE tickets for me and my colleagues.

Name ____________________ Title ____________________

Company ____________________ Address ____________________

M/S ____ City ____ State/Zip ____

Telephone (______) ______ Fax (______) ______

Return this coupon to: Systems/USA, American Electronics Association, 5201 Great America Parkway, Santa Clara, CA 95054 or fax it to (408) 970-8565.
CPU boards aid design of multiprocessing transputer networks

The GESPPU pair of transputer-based CPU boards from Gespac are targeted at image-processing, graphics and multiaxis motion-control applications. Designers can use multiple combinations of these boards to form a multiprocessing transputer network.

The GESPPU-1 includes a 20-MHz T800 transputer, up to 4 Mbytes of RAM and a complete G-64/96 bus interface. A 1.5-Mbyte/s DMA controller speeds communications between the GESPPU-1 and the host CPU. The transputer's four 20-Mbit/s serial ports are accessible off-card, easing the design of multiprocessing transputer networks.

The GESPPU-2 sports two 20-MHz T800 transputers, each provided with up to 4 Mbytes of local memory. But it has no G-64/96 interface or DMA capability. So when it's used in G-64/96 systems, it must be used in conjunction with a GESPPU-1 board. Multiple GESPPU-2 boards are linked by a backplane that supports custom wiring.

Application programs for transputer networks are developed on a host G-64 system. These programs are then downloaded to GESPPU-1 host modules through the G-64 bus. Once on the board, the object code is routed to the appropriate transputer. Each transputer can run a separate program, computing in parallel. The transputer network uses the disk file system, user interface and VO facilities of the host system.

At the core of both boards is the 20-MHz T800 transputer, which integrates the functions of several devices into a single component. Included in the T800 are a 32-bit RISC CPU, a 64-bit floating-point unit, 4 kbytes of zero-wait-state RAM, a timer and four 20-Mbit/s serial ports. Providing process swapping for multitasking applications, a built-in microcoded scheduler is also included on the device.

Extensive software support is provided for the two boards, available for G-64 systems running either MS-DOS or OS-9. Among the development aids offered are the TDS2 OCCAM-2 development system and the Toolset cross-development tools from Inmos.

The GESPPU-1 is priced at $2,250 and the GESPPU-2 at $2,950. Both are available immediately.

---Jeffrey Child

---

CONCEPT 51 Parallel Disk Array
For SUN 3/4 Work Stations

FLEXIBLE, RELIABLE, ECONOMICAL AND VERY FAST

FLEXIBLE—The Concept 51 Parallel Disk Array is a modular design using standard disk drives in parallel for performance as well as high storage capacities. The configuration can be built to meet the specific transfer rates and storage capacity needed for your application, today, and expand for your needs tomorrow.

RELIABLE—Along with performance, the Concept 51 ensures you'll have data you can rely on. The Concept 51 incorporates a “Safe Data Disk” in the array to ensure data integrity. A disk failure in the Concept 51 does not result in loss of data or performance since the “Safe Data Disk” provides redundancy to protect your data.

ECONOMICAL—The Concept 51 uses 51/4” ESDI disk drives for data storage. When configured in parallel, the cost is comparable to traditional disk systems for performance many times that of conventional storage. The packaging and power for all disks is economical, compact and fully self contained.

VERY FAST—The Concept 51 transfers up to 9 disks simultaneously for transfer rates up to 9 times conventional disk systems. The Concept 51 is designed to offer continuous sustained data rates of up to 18 MBytes/sec.

---

Storage Concepts, Inc.
1622 Deere Avenue, Irvine,
CA 92714, FAX (714) 557-5064,
TWX 910-250-7567

CALL FOR DETAILS (714) 852-8511

STORAGE CONCEPTS
THE LEADER IN PARALLEL DISK SYSTEMS

---

Gespac
50 W Hoover Ave
Mesa, AZ 85210
(602) 962-5750

Circle 352
CONCURRENT ENGINEERING: WESCON STYLE

November 13-15, 1990 • Anaheim Convention Center • Anaheim, Calif. USA

Gone are the days when you worked alone, developing your bit of a design. Wondering how to test this thing from the design department. Trying to figure out how to manufacture this whatsit that looked great on paper, but can’t be produced.

Today the team works together. Simultaneously. In parallel. To shorten development time. And raise product quality. And increase profitability.

That’s what concurrent engineering is all about.

And that’s what WESCON is all about, too.


Production materials and services. WESCON has what you, and all of the members of your team, need.

Plan now to attend

For More Information call 800-877-2668.

Send me a Preview Program with full information about WESCON/90 (available August, 1990)

Name ________________ Title __________________

Company ____________________________

Street Address ____________________________

City __________________ State ______ Zip Code ________

Mail to: Wesccon Preview, 8110 Airport Blvd. Los Angeles, CA 90045 or Fax to 213/641-5117
The Best Collection of Peripherals Ever Assembled Have Joined The ICC World Tour

Invitational Computer Conferences (ICC) collects the world's best suppliers for an event you won't want to miss. At a nearby location, you'll see the latest in technology exclusively for computer peripherals.

See what today's products offer through hands-on demonstrations...learn what tomorrow's products will be. Attend technology seminars that give you expert answers to your peripherals questions. Take part in panel discussions and debates on current technology and business issues. Explore all your options so you can make your peripherals decisions.

Make plans now to attend. Watch for your invitation or call for additional facts and details on how you can receive an invitation.

For almost two decades, the ICCs have specialized in bringing the latest computer technologies to you, for your evaluation. With the research expertise from our parent company, Dataquest, we have the support of the world's leading computer analysts at each stop on the ICC tour.

Call for your OEM Peripherals invitation, Dataquest/ICC,
U.S. TEL: (714)957-0171, FAX: (714)957-0903
EUROPE/UK TEL: (0895)835050, FAX: (0895)835260/1/2

U.S.
Newton, MA  06 Sep 90
Los Angeles, CA  12 Sep 90
Atlanta, GA  01 Oct 90
Dallas, TX  11 Oct 90
Gaithersburg, MD  23 Oct 90
Portland, OR  04 Dec 90
Newport Beach, CA  08 Jan 91
Ft. Lauderdale, FL  22 Jan 91
San Jose, CA  07 Feb 91
Austin, TX  12 Mar 91
Nashua, NH  01 Apr 91
Minneapolis, MN  21 May 91

EUROPE
Tel Aviv, Israel  06 Sep 90
London, England  13 Sep 90
Frankfurt, Germany  18 Sep 90
Stockholm, Sweden  27 Sep 90
Munich, Germany  15 Jan 91
Vienna, Austria  22 Jan 91
Milan, Italy  24 Jan 91
Paris, France  29 Jan 91

CIRCLE NO. 78
### Recruitment Advertising Managers:

- **Eastern U.S.**  
  Sue Nawoichik  
  (508) 392-2194

- **Western U.S.**  
  Tom Murphy  
  (213) 372-2744

### Positions Wanted Ads

Free 1" ad to subscribers seeking full-time employment. Just include 50 words of copy and your subscription label. We'll run your ad in 2 consecutive issues.

Available to non-subscribers or consultants/companies at $125 per column inch. Mail your position wanted ad to:

**COMPUTER DESIGN**

Positions Wanted  
One Technology Park Dr  
PO Box 990  
Westford, MA 01886

---

**Is Your Job Too Rigid?**

At Texas Instruments, we are identifying highly motivated, talented professionals to drive our expansion in Semiconductors for Rigid (Hard) Disk Drives. You will join a $6.5 billion company manufacturing and delivering products and services through over 75,000 employees and 50 manufacturing sites worldwide. Current hard disk drive specific products include DSP's, Read/Write Channel IC's, Read/Write Preamplifiers, digital ASIC's, LinASIC(tm)'s, and Memories. Openings currently exist for:

**Hard Disk Drive System/Application Engineering:**  
Employ experience designing hard disk drives or semiconductors for hard disk drives to define new product road maps for TI hard disk drive specific semiconductors. Work closely with our customers and field sales support to understand market trends and translate those trends into innovative, leading edge products. Provide system engineering consulting to IC design engineers.

**Hard Disk Drive Marketing:**  
Utilize experience in semiconductor marketing to drive product development activities and market standard, semi-custom, and custom products. Conduct market research and competitive analysis to support new product business plans. Execute market communication and positioning plans.

**Apply Today!**  
All positions require a minimum Bachelor's degree in Electrical Engineering with a preference for Master's or MBA's. At least three years direct experience with the hard disk drive market is needed. Candidates must also possess excellent oral and written communication skills. Send resume to: Roger G. Coker, Texas Instruments, P.O. Box 655303, M.S. 8333, Dept. CD/10, Dallas, Texas 75265.

An Equal Opportunity Employer M/F/H/V

---

**Texas Instruments**

**CIRCLE NO. 79**

COMPUTER DESIGN  OCTOBER 1, 1990  137
Honeywell in Phoenix

ENGINEERING OPPORTUNITIES

Honeywell in Phoenix offers a variety of career opportunities in our Commercial Flight Systems Group. Our continuing growth has created the following positions:

- Systems Design Engineers — In this area, you will be involved in guidance and control systems analysis and hardware/software design trade-offs. Specification designs, including guidance, navigation and control algorithm development, as well as systems integration and installation, flight test and customer liaison activity, are a part of these positions.

- System Software Development Engineers — This area involves development of flight software for advanced guidance and control systems for aircraft using modular and structured programming techniques. You will be involved with algorithms and development of real-time programs in both assembly (8086 family, Z8002 and 68000) and high-order languages such as Pascal, “C,” Ada and PLM/86, with subsequent integration with hardware.

- Ada Software Systems Engineers — In these positions you will design, implement and maintain software tools hosted on VAX/VMS computer systems and written in Ada and “C” languages. Experience with designing and implementing compilers, linkers, debuggers and runtime libraries targeted to RISC architectures is required. A background in Ada compiler support is highly desired.

- CAE Systems Administrator — In this position, you will be responsible for systems management of a Viewlogic CAE network. The system is comprised of 50 PC workstations networked to a micro VAX server. Experience with PWB schematic capture and simulation using Viewlogic or Mentor is required. Strong communications skills are a must. Experience working with user groups is preferred.

To qualify for the positions listed above, you should have a BSEE or BSCS degree and at least two years of experience.

Make a career move. Honeywell offers you a competitive salary and benefits package and the opportunity to live in the year-round outdoor lifestyle of Phoenix. All new employees are required to successfully complete a drug screening test. To apply, send your resume and salary history, in confidence, to Honeywell, Commercial Flight Systems Group, Professional Employment (CW-E902), P.O. Box 21111, M/S I-17C, Phoenix, AZ 85036.

Honeywell
HELPING YOU CONTROL YOUR WORLD

Equal Employment Opportunity/Affirmative Action Employer
Why 7,100 people call Compaq home.

At Compaq, our people have taken us farther, faster than any company in history. What makes us so different? We've created a unique environment - an environment that helps foster creativity and personal satisfaction. We'll give you room to run and explore your talents.

Our distinctive approach to business translates into much more than producing the most advanced computers on the market. It means personal satisfaction in a job well done. That's why 7,100 people call Compaq home.

**Microprocessor & Digital Logic Design Engineers**

Requirements include a BSEE (BSEET or BSCE may be appropriate for some positions), at least two years' experience in electrical digital design and an understanding of PC architecture and subsystems. You should also demonstrate an ability to interface comfortably with both engineering and manufacturing teams at all levels. Knowledge of ASIC design and use of CAE/CAD design tools is a plus. For most positions, a working knowledge of Intel microprocessors design and printed circuit board design is required.

**Power Supply Design Engineers**

In this position, you will design support for high power systems, define power architectures and specifications, and develop uninterruptable power supplies. Duties also include performing power factor corrections and developing redundant power supplies. Experience in battery technology a plus.

**IC Technology Research**

Apply your direct IC technology experience to analyzing requirements, selecting, and developing optimum CMOS or bipolar technology for ASIC or custom chip design applications. Start with a BSEE or BS in Physics and three years' experience in IC design, Product Engineering, or IC Technology. You should be somewhat familiar with CAD/CAE schematic capture and simulation and have the ability to adapt various software for determining and reporting information. Specific experience in ASIC is preferred.

**Hardware Sustaining Engineers**

Currently, we're seeking experienced Hardware Sustaining Engineers to monitor, evaluate and recommend solutions to sustain current and new Compaq products. Requirements for these positions include 5 plus years' experience in sustaining EISA or ISA PC's and/or their peripherals including storage and interface devices. Candidates should also offer experience maintaining microprocessor-based design at the board level. Previous management experience a plus.

Compaq offers competitive salaries, comprehensive benefits and an unequaled work environment. If you're interested in one of these opportunities, simply submit your resume to: Compaq Computer Corporation, Dept. CDN813-JS, P.O. Box 692000, Houston, Texas 77269-2000.

Compaq is an affirmative action employer, m/f/h/v.
Sooner or Later You'll Use Light.

From medicine to HDTV, from optical computing to factory automation, tomorrow's technologists will use light to lead the way.

That's why you should attend OPTCON '90, where the focus is applications:

- **More than 300 exhibits.** See what light can do today. Meet systems designers and engineers developing products for tomorrow.

- **Solutions through optics.** Benefit from industry experience with light applied successfully. Meet your design challenges with help from this seminar series.

- **Technology short courses.** Discover advanced laser and optics technology you can use now.

- **Plenary sessions.** Enjoy internationally recognized speakers. People exploiting the opportunities light presents. Learn how they do it.

Find out how you can use light now!

Call SPIE at (206) 676-3290 ext. 536 and get your free OPTCON '90 exhibit pass.

**OPTCON '90**

Helping you put Lasers and Optics to work

Conference Dates:
4–9 November 1990

Hynes Convention Center
Boston, Massachusetts USA

Free OPTCON '90 Exhibit Pass
Exhibition Dates: 6–8 November 1990

Fax this ad to (206) 647-1445, or mail direct to SPIE

Name: ____________________________
Address: __________________________
City: ____________________________ ZIP: __________
State: ____________________________
Tel: ____________________________

CIRCLE NO. 82
SYSTEM SHOWCASE

Reach over 100,000 qualified engineers and engineering managers with System Showcase advertising. Rates start at $765. For more information call Sue Nawoichik at (800) 225-0556 or (508) 392-2194.

SCHEMATIC CAPTURE-FREE DEMO DISK
OrCAD/SDT III: the most popular electronic design tool in the world. Over 150 drivers for printers/plotters/graphic cards, 6200+ unique library parts, utilities for electrical rules checking, B-O-M generation and converting netlists to over 30 different formats are included for only $495.

Call (503) 690-9881

RAM CARD APPLICATIONS

MS-DOS compatible, serial and parallel RAM CARDDRIVE. Installable software drivers and format programs to make a RAM card "look like" an MS-DOS formatted drive. Compatible with XT, AT, PS/2, Zenith, Compaq and others.

PAMCO ELECTRONICS INC.
377 Carowinds Blvd.
Fort Mill, SC 29715
1-800-255-6265
(803) 548-6740
CIRCLE NO. 177

High-Speed Embedded Computers

SC-FOX PCS (Parallel Coprocessor System) 15 MIPS, 30 MIPS burst, general purpose PC/AT/386 plug-in board, 52K-1M byte 0-wait-state static memory, multiple board operation, uses 16-bit Harris RTX 2000 real-time CPU.

SC-FOX SIR (Single Board Computer) 18 MIPS, 40 MIPS burst, for stand-alone or embedded operation, 100K-500K bytes 0-wait-state memory, uses 16-bit Harris RTX 2000 real-time CPU.

SC-FOX PCONS (Parallel Coprocessor System: 22) 15 MIPS, 70 MIPS burst, general purpose PC/AT/386-128 plug-in board, 64K-1M byte 0-wait-state memory, uses 32-bit SC32 CPU.

SC-FOX NSCI ULA (plug-in daughter board for the PCS or SBC with SC32 CPU, 128K-1M byte 0-wait-state memory, uses 16-bit Harris RTX 2000 real-time CPU).

Multi-microchip control, data acquisition, and signal processing. Fortran software included. C also available.

SILICON COMPOSERS INC.
(415) 322-6763
208 California Ave., Palo Alto, CA 94306
CIRCLE NO. 180

BIOS SOURCE CODE

The AT BIOSKit gives you a complete BIOS with source code in C! You can modify for your own applications! The BIOSKit includes a BIOS on diskette ready for programming Eproms, and includes the utilities you need to boot the source Code. The BIOS also has a ROM Monitor/Debug and Setup. After you have control over the core of your system. Over 380 pages, with diskette, $199. The XTBIOSKit is only $99. The Intel Wildcard Supplement for the XTBIOSKit is $49. Software tools: You need MS C and MASM 5.1 for modifying the BIOS.

FREE We'll include a free copy of the pocket-size XT-AT Handbook by Chooser and Foster with each BIOSKit if you mention this ad when you order. Of course, this $69.95 value is also available by itself. Or buy five or more for only $5.00 each.

CIRCLE NO. 178

SYSTEM SHOWCASE

EMS 4.0
4 Meg
1/2 size card.

$695.00

Designed, Manufactured, and Authorized by:

EMC
907 N. 6th St., Lake City, MN 55041
CIRCLE NO. 183

CIRCLE NO. 184

Precision Time Plug-ins

by TRUETIME

VME · Multibus · PC

TIME CODE

Synchronized clocks

Available in a number of sizes and configurations, these boards provide 1 millisecond time synchronization referenced to UTC.

TRUETIME

3243 Santa Rosa Avenue Santa Rosa, CA 95407
(707) 528-1200 • FAX 707-527-6840 • TELEX 176687

CIRCLE NO. 181

COMPUTER DESIGN OCTOBER 1, 1990 141
SBX ANALOG I/O
GET A COMPETITIVE EDGE!
Density - up to 16 A/D inputs & 8 D/A outputs on one single-width card. Speed - throughput rates up to 50 kHz.
Intelligence - many preprogrammed modes, Input filters, programs, gain amps, sample-holds, FIFO I/O buffers & many other features too numerous to mention here.

PC/AT™PROCESSORS
FOR PASSIVE BACKPLANE SYSTEMS

A COMPLETE FAMILY OF BOARDS FOR THE OEM AND INTEGRATOR:
• 2665BC - 12MHz, 4MB, VGA, IDE, FDD, P.S
• 386SX - 16/20MHz, 4MB, IDE, FDD, P.S
• 386DX - 20/25MHz, UP TO 10MB

Don’t Get Zapped!
High intrashock current can destroy your sensitive VAX CPUs and peripherals in less time than it takes to flip a switch.

THE SOLUTION?
Power up with Z-LINE TPC 115-10 MTD™, the smallest power distribution control system available.

Our proprietary Multiple Time Delay™ circuitry sequences your power-up to protect your systems from the spikes and surges, EMI & RFI, that destroy your hardware and erase your data. And our remote on/off and emergency shutdown gives the power control back to you.

All Pulizzi Engineering MTD™ controllers are compatible with DEC and UPS systems. PRICES FROM $453 TO $317

Don’t Wait Until It Happens, Call Today!
PULIZZI ENGINEERING, INC.
3260 S. Susan Street, Santa Ana, CA 92704-6865
(714) 540-4229 Fax (714) 641-9062

CIRCLE NO. 191

IT’S IN THE CARDS ...
More Leads, More Action, More Sales

Our readers are proven buyers of:
Computer Systems 
93,360
Systems Boards 
84,362
Integrated Circuits 
78,181
Design Development Equipment 
85,552
Memory Storage Equipment 
72,236
Software 
86,913
Terminal/Input/Output Equipment 
82,726
Communications Equipment 
79,389
Components 
75,914
Test Equipment 
65,400

Smart buyers depend on
COMPUTER DESIGN
DIRECT ACTION CARDS

Call Sue Nawoichik:
at 800-225-0556
or 508-292-2194

CIRCLE NO. 189

RUGGED AND HIGH PERFORMANCE COMPUTER SYSTEMS WITH FOLD DOWN KEYBOARD AND VGA MONITOR FOR RACK, BENCH OR PORTABLE APPLICATIONS

FROM CAD TO FINISHED
PROTOTYPE PCB

- Without the wait
- Without chemicals
- Without outside expenses

Call Instant Board Circuits at (415) 883-1717 to order your free BoardMaker™ video and literature.

CIRCLE NO. 190

FROM PASSIVE BACKPLANE TO MODULAR
SOLUTION?
FOR PASSIVE BACKPLANE SYSTEMS

THE SOUJTION?
FROM CAD TO FINISHED
PROTOTYPE PCB

- Without the wait
- Without chemicals
- Without outside expenses

Call Instant Board Circuits at (415) 883-1717 to order your free BoardMaker™ video and literature.

CIRCLE NO. 190

Elegant, concise, fast & standardized
FLOATING POINT
libraries for embedded applications

Based on the IEEE 754 standard, IFAC (32 bit) and DRAC (64 bit) libraries are mature, well documented, and fully tested. The libraries are fully ROMable and include the following:
• Basic Operations
• ASCII Conversion
• Square Root
• Integer Conversion
• Trigonometric
• Logarithmic

U S Software supports most Intel, Motorola, Zilog and Hitachi micros, including 8086, 80386, 68030, 80286, 80186, 80486, 80487C, 128, 68009 and 68011.

For additional information, please contact:

U S SOFTWARE
United States Software Corporation
14215 NW Science Park Drive
Portland, Oregon 97229
800-356-7097
503-641-8446
503-644-2413 (FAX)

CIRCLE NO. 193

CIRCLE NO. 187
COMPLETE RACK MOUNT INDUSTRIAL COMPUTER SYSTEM
FOR ONLY $4,295
THE ST-4100-286
SYSTEM INCLUDES:
• 12 SLOT PASSIVE BACKPLANE
• 250W POWER SUPPLY
• 80286 CPU AT 8/16/32MHz, 1MB RAM
• 2 SERIAL/1 PARALLEL PORT
• VGA 800x600
• CARD AN IL RACK MOUNT 14" VGA MONITOR
• 1.2MB and 1.44MB FLOPPY DRIVES
• 3.5" RUGGED 8MM HARD DISK
• 101 KEYBOARD, MS DOS/GW BASIC

ALSO AVAILABLE 80386 SYSTEMS AT 20, 25 OR 33 MHZ AND 80486 SYSTEMS AT 25 MHZ ON ISA OR EISA BUS. FOR FURTHER DETAILS CONTACT:

IBI SYSTEMS INC., 6842 NW 20 AVE
PT. LAUDERDALE, FL 33309
TEL: (305) 978-9225 FAX: (305) 978-9225
TELEX: 428482 IBI SYSTEMS

CIRCLE NO. 194

COLOR, GRAY SCALE & BINARY IMAGE COMPRESSION

OPTIPAC is an extremely flexible image compression system providing both lossless and controlled quality modes. It is currently implemented as an add-in card for PC/AT compatibles and also as a software only version for DOS.

STANDARDS: JPEG (ANSI X3L2.8) for color & gray scale images and CCITT Group 3 and 4 binary images.

SPEED: the new OPTIPAC-ISA-Model B can compress/decompress full screen images in less than a second.

Optivision, Inc. 1-800-562-8934
Davis, CA Fax: (916) 756-1309

CIRCLE NO. 197

TARGET COMPUTER DESIGN SUBSCRIBERS BY MAIL

COMPUTER DESIGN subscriber list available for rent. 100,000 direct mail responsive engineers and engineering managers. Key decision makers, by name, at business addresses. Target by job function, company type, design management, product design, purchase influence or geographic areas. Proven winner for books, subscriptions, technical reports, seminars, conferences, tools, components, catalogs, hardware, software, testing instruments and many other offers.

For more information call Deanna at PennWell Lists, Advanced Technology Group:
800-962-4689 or 919-831-9551

GENERATE QUALITY SALES LEADS WITH LOW COST ADVERTISING

System Showcase advertising generates leads without hurting your ad budget.

For as little as $765.00 per insertion your advertising message reaches over 100,000 computer systems designers, developers and integrators—each a key decision maker responsible for purchasing your products.

Just send a glossy photo and approximately 60 words of copy. We do the rest... at no production charge. If no photo, 100 words of copy accepted. Two and four color available at nominal charge.

For more information or to reserve space contact Sue Nawoichik at (800) 225-0556 or in Massachusetts at (508) 392-2194.

COMPUTER DESIGN

50% OFF 280 Set Programmer plus PROMlink PC File Management Software just $995*

• Set/gang programming with the 8-socket 280
• Supports E/EEPROMs up to 612K
• Easy PC control with PROMlink ** software
• FREE one-year Data I/O warranty

Call now for a FREE 15-day trial with no obligation to purchase,** and receive a FREE tutorial on programming today's device technologies.

1-800-247-5700 DATA I/O Corporation

X.25 SDLC QLLC HDLC ADCCP PAD

• C source code
• ROM-able
• Full porting provided
• No OS required

GCOM, Inc.
41 E. University
Champaign IL 61820
(217) 352-4266

Specialists in Computer Communications
FAX 217-352-2215

CIRCLE NO. 196

C for the 8051 Compare:

Benchmark Results—Sample program: Eratosthenes Sieve Program from BYTE (1/83), expanded with I/O and interrupt handling.

FRANKLIN SOFTWARE
C-5 • v1.2

Archimedes
GCC51 v1.2

XTJ31 • v1.0

MCC51 v2.20A

<table>
<thead>
<tr>
<th>Linkage time</th>
<th>execution time</th>
<th>total code size</th>
<th>compilation time</th>
<th>Sieve modulus size</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 sec</td>
<td>0.86 sec</td>
<td>1768 bytes</td>
<td>17 sec</td>
<td>541 bytes</td>
</tr>
<tr>
<td>9 sec</td>
<td>11.45 sec</td>
<td>5318 bytes</td>
<td>16 sec</td>
<td>736</td>
</tr>
<tr>
<td>9.00 sec</td>
<td>11.45 sec</td>
<td>5318 bytes</td>
<td>16 sec</td>
<td>736</td>
</tr>
</tbody>
</table>

Call now for your free DEMO disk.

FRANKLIN SOFTWARE, INC.
888 Saratoga Ave. #2 • San Jose, CA 95129
(408) 296-8051 • FAX (408) 296-8061

CIRCLE NO. 199

INDUSTRIAL AT COMPUTERS, PASSIVE BACKPLANES

Qualogy, Inc. has a versatile line of industrial grade PC/AT products designed to meet the most demanding requirements. 286 and 386 complete systems are available in a variety of passive backplane chassis. Realtime operating systems (Lynx and OS-9000) are supported as are DOS, XENIX, and OS/2. I/O boards are also available.

Qualogy, Inc.
1751 McCarthy Blvd.
Milpitas, CA 95035
(408) 434-5200

CIRCLE NO. 200
SALES OFFICES

Associate Publisher
Tim L. Tobeck
Mid Atlantic
Eleanor Hobbs
14 Vander Avenue, Suite 1
Port Washington, NY 11050
Tel: (516) 883-8815
Fax: (516) 883-6268

New England/New York State/Eastern Canada
Tim Pritchard
One Technology Park Drive
P.O. Box 990
Westfield, MA 01086
Tel: (508) 392-2217
Fax: (508) 692-0525, Telex: 883436

Upper Midwest
George Mannion
21517 Locust
Mattinson, IL 60443
Tel: (708) 748-7565
Fax: (708) 481-6596

South Central/South East
Eric Jeter
19627 I-45 North, Suite 220
Spring, TX 77388
Tel: (713) 353-3561
Fax: (713) 288-8350

Southern California/Southwest
Tom Boris, Greg Cross, Phil Cook
2322 SE Bristol, Suite 109
Santa Ana Hills, CA 92707
Tel: (714) 756-0681
Fax: (714) 756-0621

Northern California/Nevada
Western Canada
John Sly, Bill Cooper
1000 Elwell Court, Suite 234
Palo Alto, CA 94303
Tel: (415) 965-6533
Fax: (415) 965-0255

Oregon
Tom Boris
2232 SE Bristol, Suite 109
Santa Ana Hills, CA 92707
Tel: (714) 756-0681
Fax: (714) 756-0621

Washington
Bill Cooper
1000 Elwell Court, Suite 234
Palo Alto, CA 94303
Tel: (415) 965-0525
Fax: (415) 965-0255

France/Belgium/Switzerland/Spain
The Netherlands
Daniel R. Berneman
247, Rue Saint Jacques
75005 Paris France
Tel: (1) 43 54 35 35
Telex: 214295F M
Attn: Missite. PENNE WEL
Fax: (1) 46 33 65 54

W. Germany/Austria/N. Switzerland/E. Europe
Johann Bytel
Verlagssbuch Johann Bytel
Stockaergaerd 63
D-8011 Kirchheim/Munich
Federal Republic of Germany
Tel: 89 903 88 06
Fax: 89 903 84 26

Country: Philip C. Lauinger, Jr., Chairman and Chief Executive; Joseph A. Wolking, President; John Ford, Senior Vice-President; Carl J. Lawrence, Senior Vice-President; John Maney, Vice-President/Finance; Steve Zimmerman, Vice-President/Corporate Services.

EXECUTIVE OFFICE: One Technology Park Drive, P.O. Box 990, Westford, MA 01886
(508) 692-0700 Fax: (508) 692-0525 Telex: 883436

PUBLISHER: David L. Allen (508) 392-2111

ASSOCIATE PUBLISHER/EDITOR-IN-CHIEF: John C. Milks (508) 392-2114

ASSOCIATE PUBLISHER/NATIONAL SALES MANAGER: Tim L. Tobeck (516) 883-8815

AD Traffic Manager: Betsy Anderson (508) 392-2198

RECRUITMENT ADVERTISING: Sue Navock (508) 392-2194, Eastern U.S.
Tom Murphy (213) 372-2744, Western U.S.

POSTCARDS/SYSTEM SHOWCASE Bulletin Board: Sue Navock (508) 392-2194

Circulation Director: Bob Dromgoole (918) 832-9213

Circulation Manager: George Andrew, P.O. Box 3466, Tulsa, OK 74101 (918) 831-9443

LIST RENTAL: Deanna Rebro (918) 831-9551

COMPUTER DESIGN (ISSN 0010-4566) is published twice monthly, by PennWell Publishing Company, 1421 S. Sheldon, Tulsa, OK 74112. Second class postage paid at Tulsa, OK 74112 and additional mailing offices. Editorial offices are located at One Technology Park Drive, P.O. Box 990, Westford, MA 01886. Annual subscription price: $80 in the U.S.A., $150 in Canada, $135 for Europe via air, and $175 other foreign via air. Call 918-832-9263 for subscription information. Microfilm copies of COMPUTER DESIGN may be purchased from University Microfilms, 300 North Zeeb Rd., Ann Arbor, MI 48106. POSTMASTER: Send change of address form to COMPUTER DESIGN, Circulation Department, PO Box 3466, Tulsa, OK 74101. © 1990 COMPUTER DESIGN by PennWell Publishing Company. All rights reserved. No material may be reprinted without permission from the publisher. Officers of PennWell Publishing Company: Philip C. Lausing, Jr., Chairman and Chief Executive; Joseph A. Wolking, President; John Ford, Senior Vice-President; Carl J. Lawrence, Senior Vice-President; John Maney, Vice-President/Finance; Steve Zimmerman, Vice-President/Corporate Services.
You need a wide variety of versatile VME solutions. You need the capability to customize standard configurations. You need software and support. You need SBE.

SBE's commitment to providing solutions for your OEM needs can be found in every SBE VMEbus product—VMEbus interface chips, single-board computers, high-performance communications controllers, and VMEbus systems integration solutions.

SBE VMEbus boards are designed to address a broad range of real-time data processing, control and data communications applications. All are modular, offering I/O and memory expandability. This includes the VPU-25 68020-based IndustryPack* engine with over 20 different I/O expansion modules, including D/A, latching relays, and a custom interface design kit.

And, we offer VMEbus products with a full software support program: board support packages for the popular real-time kernels, TCP/IP for the VLAN-1 Ethernet LAN controller, and X.25 available on the VCOM-4 high-speed multiprotocol serial communications controller.

Plus... comprehensive documentation and prompt engineering response for your specific OEM requirements.

For over 10 years, major companies have turned to SBE for versatile solutions. You can, too. Contact SBE, Inc., 2400 Basso Lane, Concord, CA 94520, or call 1-800-347-COMM for more information.

*IndustryPack is a trademark of Greenspring Computers, Inc.
There's a much faster way around all this.

For applications such as embedded control, where space is at a premium, these new high density, high performance PROMs let you build a smaller system, or pack more functions into your existing space.

You save on more than space and SRAM part costs.

You save on power, because all these PROMs are in our proven, high performance, low power CMOS.

They are available in a wide variety of packaging, including plastic DIP, CERDIP, and PLCC.

They are erasable. That lets us test every part 100% before shipping, and lets you specify windowed, reprogrammable versions.

So if you need more memory in less space with less power, go direct with our ultra-fast 256K PROMs.

New Ultra-Fast 256K PROMs:

At 35 ns, these 300-mil parts are so fast you can run code right from PROM, eliminating SRAM and logic expense. You cut space and cost requirements significantly.

Call the Hotline for your free Data Book and get the full info on all our PROMs. 1-800-952-6300. Ask for Dept. C11H

256K Registered CMOS PROM, 30 ns.

256K Registered CMOS PROM, 35 ns.

32 K x 8 Power Switched CMOS EPROM, 35 ns.

256K Power Switched CMOS PROM, 35 ns.

CY7C277

CY7C279

CY7C274

CY7C271

© 1990 Cypress Semiconductor, 3901 North First Street, San Jose, CA 95134. Phone: (408) 943-2600, Telex: 821032 CYPRESS SNJ US, TWX: 910-997-0753.

*1-800-387-7599 in Canada. (32) 2-672-2220 in Europe.