ETHERNET CHIP SET IS HERE.

Now there’s a VLSI Ethernet chip set you can take on the open road.

**The Am7990 LANCE and Am7992A SIA are ready to roll.**

Fasten your seat belts.

Thanks to IMOX™, the Am7992A Serial Interface Adapter has the blinding speed it needs to meet demanding Ethernet specs. And the Am7990 is just as hot.

Jointly developed with DEC, this 10MHz LANCE is made to work with every leading CPU.

Together, the Am7992A and Am7990 form the first perfectly matched Ethernet chip set to hit the streets for under $100 a node. And, they’re already second-sourced.

**You’re all alone at the checkered flag.**

The Am7990 family can put you as far ahead of the competition as we are. And it’s just one of our VLSI families.

There are controllers, bipolar and MOS microprocessors, communication circuits, signal processors and more.

And every part in every family meets or exceeds the International Standard of Quality.

So grab a phone, ask us for our Ethernet booklet, and put on your driving gloves.

You’re about to blow the doors off your competition.

**Advanced Micro Devices**

901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088

For direct factory response, call (408) 749-5000, outside California, call toll free (800) 538-8450, ext. 5000.

CIRCLE 1
THE WORLD'S FIRST
HIT THE OPEN ROAD.
Introducing Model 6500 —

'the handful'

Kennedy's Model 6500 5¼" Cartridge Recorder — it fits in your hand, but it's more than a handful of new and unique features, such as:

- 16 KBYTE Buffer — Model 6500 can transfer data at a burst rate of up to 3 MBYTE/sec., and maintain streaming longer in systems with little buffering.
- 150 MS Ramp Time — Data access time and reposition time is cut in half; and it can better operate in a Pseudo s/s mode.
- Direct Drive Motor — Assures much higher reliability and lower I.S.V.

Finally, and best of all, Model 6500 features a simple mechanical design — loading is simple, moving the tape to the head instead of the head to the tape.

Model 6500 is one big handful of what you've been looking for in a 5¼" cartridge recorder. Write or call us.

KENNEDY
An Allegheny International Company
1600 Shamrock Ave., Monrovia, CA 91016
(818) 357-8831 • ITT TELEX 472-0116 KENNEDY

KENNEDY • QUALITY • COUNT ON IT
CIRCLE 2
TECHNOLOGY TRENDS '84/'85

81 When the year's major developments are examined one by one, it isn't always easy to see how individual achievements in technology and products join to define a new direction. It's equally hard to see how they will affect the futures of engineers, the products they're designing, or their companies. In this issue, the editors of Computer Design look back at the technology and products of 1984, highlighting significant trends and assessing their impact in 1985—and beyond.

COMPUTERS/MASS MEMORY

83 Multiple CPUs and more memory define next generation
by Peg Killmon, Senior Editor

92 Superminis renew battle for top ranking... Fault-tolerant systems deal with increased loads... Personal computer benefits from 80286,... networking, and software... Notebook-sized unit is an all-CMOS system... RAM/CPU combination produces potent single-board system... Full computer packed on a board... Array processor executes algorithms at 5 MFLOPS... Subset of VAX architecture serves low end of 32-bit market... Unix systems provide long-term solutions with upgradeability... Laser-based optical disk drive stores 1 billion bytes... Tape drives enhance high performance of GCR with cache technology... Winchester drive merges controller electronics on single board... Cache RAM accelerates Winchester disk transfers... Memory bubbles packaged to ride high on the Multibus... Tape subsystem exhibits full-size performance at low cost... Featherweight floppy disk drive stores 500 Kbytes.

PERIPHERALS

117 Peripherals get smarter as costs move downward
by Nicolas Mokhoff, Senior Editor

126 Speech system designed for text-to-speech conversion... Interactive CAD digitizer enters the third dimension... Interactive three-dimensional graphics more than a pipe dream... Graphics system functionality swells with million addressable points... Workstation graphics architecture lightens programming load... Printwheel technology ups speed, adds intelligence... A single-user solution to CAE/CAD/CAM... Color and monochrome terminals race with megapixel speed... VDT offers low cost programmable features... Low cost plotter combines graphics command set and offline operation... Sophisticated graphics controller draws fast response time.

INTEGRATED CIRCUITS

145 CMOS sets pace for chip development
by John Bond, Senior Editor

154 Transputer designed for multiprocessing tasks... Family of 16-bit CMOS processors extends 6500 capabilities.... Thirty-two-bit microprocessor performs 2 to 3 MIPS... Gate array series reaches 11,000-circuit density... Chip finds degree of similarity between strings... Smart disk controller locates and searches strings... Chip set points to lower costs in Ethernet cabling... Fast half-megabit EPROMs store software on silicon... Dynamic RAMs deliver 256-Kbit power using CMOS process.
DATA COMMUNICATIONS

169 Data comm networks finally come of age
by Tom Williams, West Coast Managing Editor
and Richard Goering, Field Editor

179 Simpler clusters emerge as local area network alternatives... Protocol analyzer identifies data communication problems... Frontend processor mixes VAX and packet-switched domains... Circuit-switched networks connect like telephones... PC networks build on wide range of approaches... Peripheral processor removes communication overhead from host... Flexible modem protocols declare war on errors.

TEST & DEVELOPMENT

197 CAE, scope makers jockey for position
by Bill Furlow, Senior Editor

207 CAD packages convert micros into engineering workstations... Software developer based on IBM PC puts 8088/80188 on STD bus... Silicon compilation cuts costs of custom VLSI... Analyzer combines hardware/software tests in one unit... Workstations unite 32-bit processing with graphics... Development system turns any microcomputer into a workstation... Standard APL development station front-ends array processor... Video DRAM adds graphics power to workstations... Test and measurement merges with CAE in design workstation... Logic analyzer teams with computer to test chips... Support package allows benchmarking and debugging.

SOFTWARE

217 Software industry strives for a standard solution
by Harvey J. Hindin, Special Features Editor

227 Multitasking Unix look-alike supports 11 IBM XT users... Mainframe-style tools move down to personal computers... Multistage compilers go from mainframes to micros... Big Blue makes a major push to link computers... Lisp/APL merger supports functional programming concepts... Local area networks flourish while standards lag... Structured analysis eases project specification... Window worlds open to independent programmers... AI language programs expert systems under VAX/VMS... Graphics software makes dynamic data stream display possible.

SYSTEM COMPONENTS '84/'85

243 Component advances keep step with system designs
by Malinda Banash, Senior Associate Editor
and Jack Vaughan, Associate Editor

251 Flat panels approach monochrome CRT specifications... Technologies vie to displace CRT in terminals... Hybrid plasma display simplifies driver electronics, cuts cost... Power supply handles parallel operation... IBM packs in high density circuits.

SYSTEM TECHNOLOGY

29 Software: Do-it-yourself development tools speed AI applications
46 Microprocessors/microcomputers: Bipolar building blocks well-suited for fast, flexible 32-bit CPUs
50 Control and automation: Artificial intelligence key to computer integrated manufacturing
60 Integrated circuits: Thin-film hybrid tops single wafer package
70 Integrated circuits: Chip solves PC to AT conversion problem
The first true Multibus single-board computer

The MPA-2000 is highly qualified for the top slot. It's the first to offer the iAPX-186 CPU. The first to offer 512KB of dynamic RAM. And, the first with architecture that allows plug-in modules with multiple DMA channel support.

That makes it the first CPU and I/O processor that combines: data processing, data communications, local area networking, disk I/O and similar peripheral functions. Standard data communications packages available include; CCITT-1980 X.25, IBM-3270 SNA (LU 1, 2 & 3), SDLC, HDLC (LAPB) and IBM-3270 BISYNC. Operating system portations include; PC-DOS, iRMX-86, VRTX/86 and MTOS-86. In all, it has the performance and capability to replace 2, 3 or 4 board members in most applications.

With that outstanding resume, it's easy to see how the MPA-2000 became the unchallenged Chairman of the Boards.

For complete specifications and ordering information, call or write METACOMP, Inc., 9466 Black Mountain Road, San Diego, California 92126, (619) 578-9840. TWX 910-335-1736 METACOMP SDG.

Ask for the resume of the Chairman of the Boards.

© Copyright 1984 METACOMP, Inc. All rights reserved.
UP FRONT

Copyright law for ICs will help sustain industry growth

On Nov 10, President Reagan signed a bill protecting semiconductor chip manufacturers from pirates. Those who steal designs of copyrighted chips are now liable for fines as high as $250,000. Proponents of the bill, including the Semiconductor Industry Association in San Jose, Calif, have long argued that the high cost of designing chips and the probability that the designs will be stolen dampen industry R&D. In a statement released upon his signing of the bill, the President cited industry contentions that a single chip may cost $100 million to develop, but less than $50,000 to copy. Therefore, pirates can effectively steal a developer's profits, as well as the chip design itself. He further noted that “not only does the semiconductor industry ship about $14 billion worth of semiconductors, it also employs about 200,000 people.” Manufacturers were generally delighted at the new protection. Said Ben Anixter, Advanced Micro Devices vice president of corporate marketing, “This law will encourage continued high levels of investment in new product development.” The law, effective immediately, protects chips designed after July 1, 1983 for a period of 10 years. Other copyrightable works are protected for up to 75 years. In keeping with the unique category of law that protects them, protected chips will bear either the symbol *M* or an M within a circle, both of which stand for “Mask Work,” rather than the traditional copyright symbol.—W.S.

AC plasma display sports 1024-pixel resolution

Thomson-CSF (Paris, France) has produced a 1024- x 1024-pixel display using ac plasma as the medium. Available in the second quarter of 1985, the display uses fully integrated high voltage driver circuits to produce a small dot spacing. When viewed from 50 cm, the display's spatial resolution corresponds to the resolving power of the human eye. The display's active area is 307 x 307 mm, with a pixel pitch of 0.3 mm. TTL interfaces via a multiplexed bus. The device's electrodes are activated in groups of 32 using single ICs with CMOS-compatible inputs.—N.M.

New entry promises to broaden graphics standards

The Virtual Device Interface standard in addition to vector graphics operations may soon expand to include raster graphics operations, with the help of a new product shown at Comdex by Digital Research (Pacific Grove, Calif). The Graphics Environment Manager, which brings a Macintosh-like user interface to MS-DOS computers, combines an IBM-compatible VDI with raster graphics capability. Digital Research sees the package as an end-user environment that can be transported easily to any MS-DOS compatible computer. Says Bill Higgs, product line manager for GEM, “The user interface is critical for opening up the market to users who are not computer users.” Because of that, adds Tom Byers, product marketing manager, “GEM is a strategic product for Digital Research.” The company is active in the American National Standards Institute X3H3 committee, which is preparing the VDI specification and recently spawned a subcommittee on raster graphics operations. Digital Research would like GEM to form the nucleus of a new standard.—R.G.
**UP FRONT**

**Optical disk manufacturers hope to use ESDI**

At November’s Comdex in Las Vegas, magnetic disk and tape manufacturers responsible for mounting the campaign to install Enhanced Small Device Interface as an industry standard met with potential manufacturers of optical disk memory devices. Their aim was to extend the ESDI to support write-once, read-mostly optical memories in the 1-Gbyte range. Among the companies represented were Optical Storage International (Santa Clara, Calif), Opti mem (Sunnyvale, Calif), and Alcatel Thomson Gigadisc (Redondo Beach, Calif). Also present were representatives of Scientific Micro Systems (Mountain View, Calif) and Maxtor, the San Jose originators of ESDI. According to a Maxtor spokesman, ESDI was developed beginning in Nov, 1982 as a standard interface for disk systems with a 5¼-in. form factor. At present, existing and proposed optical memory devices exceed the 5¼-in. form factor. But the real difficulty in tying in the optical devices appears to be their relatively slow access and transfer rates. While ESDI covers devices with transfer rates up to 10 Mbits/s, typical transfer rates for optical devices are below 5 Mbits/s.—P.K.

**Mega flop-per-second performance touted by coprocessor chip set**

In January, Weitek Corp (Sunnyvale, Calif) will announce a two-chip coprocessor that breaks the 1000-ns barrier for coprocessor floating point multiplication. While conceding the inherent difficulties in devising benchmarks for floating point operations, Weitek’s Craig Hansen, director of systems and software design, boasts that the WTL1164/WTL1165 chip set will provide performance “10 times faster than existing single-chip coprocessors.” He bases his assertion on the chip set’s latency—the total time from operand input to output results. Typical execution times for the chip set are a single-add in 360 ns, a double-add in 540 ns, a double-multiply in 660 ns, and a double-divide in 3780 ns. The set is composed of an ALU and a separate multiplier chip. For array processing, the multiplier chip’s execution times will be below 180 ns for a single-precision multiply and less than 300 ns for a double-precision multiply. The ALU chip has flow-through times under 180 ns for both single- and double-precision functions. The set uses a full 32-bit data bus operating at 16.67 MHz to sustain performance exceeding 1 million floating point operations per second. Weitek will ship samples in March and promises production quantities by late April.—S.F.S

**Storage Module Drive interface upgraded**

As of November, efforts are under way to modify the industry standard SMD interface, long the standby of high end disk manufacturers. The aim is to support data transfer rates in the 2.4-Mbyte/s range to accommodate recently introduced 8- and 10½-in. Winchester drives that store upwards of 500 Mbytes. Discussing the proposed change in the ANSI standard at Comdex, industry representatives noted that all existing devices supporting the standard are already capable of the higher transfer rate. They seek to change the standard’s specification to conform with industry practice.—P.K.
Dataram does more with memory

...and system managers too.

Dataram does more with memory so you can do more with your minicomputer system. No matter whose it is—DEC, Data General, Perkin-Elmer, VERSA Bus, or others. You can do more because Dataram ADD-IN memory provides more—more capacity, more capability, and more reliability. And that adds up to more performance per square inch than anyone else can deliver. More from Dataram also means more savings on power, space...and cost! All backed by a responsive spares program, a liberal warranty, and dial-up technical support.

Key to it all is Dataram experience. Gained from years of supplying memory to today's leading mini manufacturers...from supplying more memory units than any other company...and by a nearly 20-year commitment to memory technology.

Whether you're a system manager or a system builder, you should talk to Dataram before you make your next memory decision. Learn why we can provide everything you want in memory...and more.
Siemens and Philips sign second-source agreement

Two key telecommunication chips designed by Siemens (Munich, West Germany) are now available from the Elcoma Division of Philips (Eindhoven, the Netherlands). They are the 2050 peripheral board controller and the 2060 signal processing codec filter chips. The peripheral board controller contains a powerful HDLC controller that is programmable for pulse-code modulation at speeds of 1.5, 2.3, and 4 Mbits/s. This chip is implemented once for every 16 subscribers and functions as a local area network gateway support IC. Available immediately, the NMOS chip dissipates 0.4 W. The codec/filter chip casts digital filtering in CMOS, a first for such circuit complexity. Available in the first quarter of 1985, the codec chip consumes 150 mW of power. Both Philips and Siemens say they are gearing up to produce more telecomm ICs that need no modification to accommodate the standards of various telecomm authorities throughout the world. Texas Instruments announced a similar effort about two years ago. —N.M.

Validation suite for Unix System V may emerge

Look for a validation package for Unix System V to come from Unisoft Systems, a Unix vendor in Berkeley, Calif. The company refuses to discuss specifics, but company vice president of sales and marketing Robert Ackerman, Jr couldn't suppress a knowing smile after being asked when such a package would be available. “A validation suite is very much needed,” was all he would say about it. Ackerman had come to discuss the benefits of Signetics Corp’s Memory Access Controller chip, which he claims enables Unisoft to incorporate some nifty features into their System V implementation on the Motorola 68000. He and Bob Rowe, who recently signed on as marketing manager for the MOS Microprocessor Division of Signetics, were extolling the intercorporate cooperation enabling their companies to announce the MAC chip and a version of Unix to support it almost simultaneously. Hardware and software must arrive at the same time, Rowe said, “from the designer’s standpoint, that’s the key.”

But cooperation among corporations is far from universal. AT&T, for one, has been lax about giving the industry either a clear standard version of Unix or a means of verifying it. Hinting that Unisoft might be impatient with this nonstandard state of affairs, Ackerman noted, “Unisoft views the success of System V as necessary to the success of our business. And we don’t plan to rely on outside vendors to guarantee it.” Still, cooperation is a relative term. “I feel a lot more comfortable picking up AT&T’s System V,” said Ackerman, “than trying to pick up something IBM has done and make a business out of that.” —W.S.
MicroVAX DEVELOPMENT SYSTEM from ZAX

ZAX Corporation is proud to introduce the first, true 32-bit Universal Microprocessor System, featuring ZAX in-circuit emulators and DIGITAL's newest super-microcomputer, the MicroVAX™ 1. This combination along with our powerful development software gives you the most powerful development system available.

- HIGH LEVEL LANGUAGES
  - 'C'
  - PASCAL
  - PL/M 86
- MANUFACTURER COMPATIBLE ASSEMBLERS
- FULL SYMBOLIC DEBUGGING CAPABILITY
- BATCH FILE CONTROL OF EMULATOR
- AUTOMATIC JOURNALING OF EMULATOR COMMANDS
- EXTENSIVE HELP FEATURES

For your complete development needs contact

Zax Corporation
your leader in
MICROPROCESSOR DEVELOPMENT SYSTEM
800/421-0982 • 714/474-1170

*VAX, MicroVAX are trademarks of Digital Equipment Corporation.

Co-emulation of 8086 and 8087 or 8088 and 8087 processors to 5 MHz. Realtime emulation to 8 MHz for 8086/88 processors. Features: 128K bytes static RAM - expandable to 1 Mbyte, 4K deep x 40 bits deep realtime trace buffer, 30 different debugger commands.

Emulates 68000, 68008 and 68010 in one unit to 10 MHz. Features: 128K of emulation memory - expandable to 256K, 4K deep x 48 bits wide realtime trace buffer, 30 different debugger commands.

Emulates Z80B microprocessors to 6 MHz and Z80H to 8 MHz. Features: 64K byte user emulation memory, 2K deep x 32 bits wide realtime trace buffer, 29 different debugger commands.

Emulates 8085 processors up to 6 MHz. Features: 64K byte user emulation memory, 2K deep x 32 bits wide realtime trace buffer, 29 different debugger commands.

Emulates entire 8048 family in one unit to 11 MHz. Features: 4K emulation memory, 2K deep x 32 bits wide realtime trace buffer, 29 different debugger commands. 8748 and 8749 units feature a built-in EPROM programmer.
OUR DRIVES ARE MORE RELIABLE BECAUSE WE ONLY USE PARTS FROM RELIABLE COMPANIES.

Reliability. It's one of those attributes that takes years to earn.
And it's one of the strongest elements you'll find in everything Tandon does. Whether it's parts or delivery or the way we handle our business.
Take our vertical integration story, for instance. That's always set us apart from other OEM suppliers. About 80% of the cost of our drives is made up of parts we manufacture ourselves. From the button heads to printed circuit boards to the plated media in our Winchester.

Consequently, we have unyielding quality control. Tighter specs. An independence from outside suppliers so we get what we want when we need it, right from our own factories.
That's how we've become the most cost-effective company in one of the most competitive markets around.
And because we're well aware of the investment you make in a drive, we've set our standards high. So high, in fact, you're absolutely assured of superior performance from every Tandon drive. And, naturally, at the lowest possible price.

Our floppy and Winchester manufacturing divisions are structured to be the highest quality, lowest cost producers.
Each one gives special attention to the demands of its customers. And each has the stable corporate background that gave us the ability to go from a garage start-up to the industry leader.
All in all, no one makes better disk drives than Tandon. Because reliability is the best part we've put in them.
You can put a better keyboard in your enclosure without modifying the enclosure.

Stackpole’s new KS-600E keyboard—featuring snap-in modular switches—gives you a low-cost encoded keyboard that will retrofit into your present enclosure without retooling.

The discrete snap-in modular switches assemble into a metal plate to give you any kind of main or ancillary array layout you need. The metal plate assures alignment of the switches, adds rigidity and aids in RFI/EMI suppression.

You don’t have to tool up for a new enclosure or modify the present one. We’ll do the retrofitting for you on the backplate, and all you do is drop it in and connect it up.

And we can provide our custom encoded scheme, or design to your proprietary encoded format. Plus we let you choose between tactile or linear feel—at no additional cost.

The ergonomically designed full travel switches have a total stroke of .140 (3.6 mm nominal), are rated at 50 million cycles, are wave solderable and field repairable. The switches contain Stackpole’s patented twin bifurcated contacts, with four make-point redundancy, which assures you of switch closure. And today’s sophisticated electronics make mechanical switch operation reliable and dependable... at lower cost.

Stackpole also gives you the option of purchasing our modular switches individually, or in sets of configured arrays for your in-house assembly.

We have a variety of keycap styles. And we offer a major cost saving through our large legend library... tooled and in place... including the most popular international legends.

Our Application Engineers are ready to help, our domestic and off-shore facilities keep our prices attractive. Call or write us today for complete information.

Stackpole Components Company
P.O. Box 14466, Raleigh, NC 27620
Telephone: 919/828-6201

CIRCLE 7
WHO IS WHO AND WHO IS NOT

This month I would like to talk about an event I did not attend. As a protest against one of the awards, I refused to attend the Who's Who in America Achievement Awards ceremony held in New York City in September. The specific award I was protesting was that to Lee Iacocca, Chairman of the Board, Chrysler Corporation, for Entrepreneurship.

Before listing my objections to the Iacocca award, however, I should first apologize to Claude E. Shannon—who received the award for technology, mathematics, and physical sciences at the same ceremony. It was certainly not my intention to rain on Professor Shannon's parade. For the record, I believe his information theory had such an enormous impact on computer science, communications, and such seemingly unrelated fields as biology and psychology, that he deserves much more recognition than he has so far achieved outside the scientific community.

Iacocca, I feel, falls far short of being a great entrepreneur because real entrepreneurs don't get federal loan guarantees. Instead, they persuade individual investors or investment bankers to advance capital based on the merits of the business plan and the track record of the management teams. Usually, they put a big chunk of their own cash on the line. Never do they ask unwilling taxpayers to finance their schemes. Within the computer industry alone, I can think of about 100 candidates more deserving than Lee Iacocca. One name that comes quickly to mind is Alan F. Shugart, a founder of Shugart Associates and Seagate Technology. Though Shugart went unrecognized in the Who's Who affair, he accepted Entrepreneur of the Year awards this year for Seagate from both the Harvard Business School Association of Northern California and the Peninsula Chapter of the Stanford University Business School Alumni Association.

Perhaps my assessment of Iacocca's business track record has been negatively influenced by firsthand experiences with products from companies he happened to be running. During Iacocca's tenure at Ford, I bought a Pinto; more recently, my wife bought a Dodge Colt. I would not hesitate to call both these cars "lemons" except that the word suggests an isolated bad car rather than a typical product in the line.

The Pinto itself was recalled twice—once to fix the gas tank which tended to explode if the car was bumped in the rear, and once to fix the steering mechanism, which tended to lock without warning. Also the Firestone 500 tires were recalled. Yet another problem was that Ford decided to cut costs by not drilling a set of holes intended to allow upper cylinder lubrication. The result of this cost cutting was early piston slap, which on my car, rapidly worsened after a water hose fell off and the engine overheated. Even before 1000 miles, the bearings on the pollution control air pump collapsed. The crowning glory, however, occurred when the hatchback door fell off.

My wife's new Colt got off to a fast start in the race for "Lemon of the Year from the Entrepreneur of the Year." As she drove it home from the dealer, it bucked and sputtered like a high mileage used car. Fortunately, she had refused to sign the acceptance form because she noticed that a mirror and some light bulbs were missing. After about three trips back to the dealer, she got the missing parts replaced plus a new carburetor and a paint job. Now she complains that every time she uses the turn indicator or the light switch, the knobs fall off.

The automobile industry can learn a lot about good design and quality control from the computer industry. Unfortunately for Mr Iacocca, the car buying public is not so gullible as the people who give out Who's Who awards. An organization called CompuSearch (a division of Management Recruiters International, Inc, of Cleveland, Ohio) asked: Have American auto manufacturers improved the quality of their products a lot, a little, or not at all in the past two years? A large majority (66.2 percent) said that they have improved a little or not at all. Far fewer (28.2 percent) said they had improved a lot, while the rest (5.6 percent) were undecided.

Finally, I should substantiate my criticism of Marquis Who's Who, Inc, the organization that sponsored the award to Iacocca. Several years ago, I received a letter from that organization advising me that I was being considered for inclusion in Who's Who of American Women. A quick glance at the receding hairline in the photograph above should convince anyone that I certainly did not qualify. Apparently, a computer with a feminist bias had spotted my initials (MS) and wrongly concluded that I was of the female gender. Therefore, if I ever need to know "who's who" or "what's what," I shall not be consulting any Marquis publications.

Michael S. Elphick
Editor in Chief
INMOS has natural answers

High-volume production of our new 80ns how we accelerate your designs.

Some creatures are in their natural element when it comes to speed. It's breeding and conditioning that have enabled them to jump ahead of all other species. Speed is inherent in their sleek, natural design that surfaces with sudden bursts of energy, in play or in flight.

In keeping with the natural design for speed, our new 80ns 64K x 1 DRAM has evolved as the fastest member of our entire high-performance DRAM family. This new DRAM chip is available with 80ns, 100ns or 120ns RAS access times and 130, 160 and 190 cycle times. The part also offers other exceptional features that are common only to the INMOS DRAM line. CAS-before-RAS refresh, for example, as well as nibble mode are delivered as standard features and at no extra cost. We also furnish a military version of our new 64K DRAM that's qualified to MIL-STD-883C.

Our 16K x 4 DRAM is another outstanding chip in our DRAM selection. You can choose 100ns, 120ns or 150ns access time and count on exceptionally high memory bandwidth. In addition, we offer you our 8K x 8 DRAM with 120ns, 150ns or 200ns access time and pin-1 refresh. Its byte-wide organization can boost the performance of the latest microprocessor system.
You’ll also get the flexibility in packaging you expect from our capable DRAM family. Anything from low-cost plastic DIPs to ceramic side-brazed editions, including leadless chip carriers.

The point is, it pays to go to the leader where DRAM development, production and delivery are simply faster by nature. To the company that can give you the world’s broadest DRAM family line with more choices of speeds and organizations.

If you have questions on which member of our DRAM field can help you win your design race, just ask us.

We’ll be quick with in-depth answers that will fill you in on the rest of our picture.

inmos

inmos and IMS are trademarks of INMOS Group of Companies.
FAST Reading.

The all new 1985 FAST™ Data Book is off the press. It's jam-packed with nearly 700 pages of full data sheets with current specifications on more than 160 devices. Get your free copy today. Just ask your nearest Fairchild sales office or authorized distributor.

Fairchild Digital Unit, 333 Western Avenue, South Portland, Maine 04106.
FAST (Fairchild Advanced Schottky TTL) is a trademark of Fairchild Camera and Instrument Corporation.

CIRCLE 9

Reason #34

to call Zendex 2nd
(If you insist on calling Intel first.)

ZX-186/30 CPU Board

An 80186-based CPU board that is an ideal replacement for the iSBC-86/30 or iSBC/86/12A. It is fully software compatible with the ZX-86 and the entire iSBC-86 family.

Advanced features: 256K zero-wait-state on-board RAM (expandable to 1MB) two DMA channels, Dual multi-protocol USART, up to 128K PROM and two iSBX connectors.

The other giant in the Multibus Market.

Zendex

6700 Sierra Lane, Dublin, CA 94568, Phone: (415) 828-3000 TWX: 910-389-4009. Zendex products are available worldwide.
Intel, iSBC and iSBX are trademarks of Intel Corp.

CIRCLE 11
New high-speed, low-power, 6-bit A/D converter

• 650mW power dissipation
• 25MSPS
• $29*

When small package and low power dissipation are critical factors in your design, and you need a high performance, low cost A/D converter, TRW has the answer to your problem.

Now TRW LSI, the industry leader in high performance A/D converters, brings you a new low priced, low power, flash A/D converter in a small package for a wide range of video digitizing applications! Our TDC1046 is a high-speed (25MSPS), 6-bit A/D monolithic video converter capable of digitizing an analog signal with full power frequency up to 12.5MHz. The power dissipation is a low 650mW. These performance specifications are guaranteed over the full operating temperature range of 0-70°C (ambient). And you get all this capability in an ultra-thin 18 lead DIP. Other characteristics include 1/4 LSB linearity and selectable output format (two’s complement or unsigned magnitude).

With the TDC1046, design costs are lowered because sample-and-hold circuitry is not required. All digital inputs and outputs are TTL compatible, and the TDC1046 is simple to interface with low analog input capacitance (30pF). The low, low price of $29 (U.S. price in 1000s) makes it possible to lower your design costs even further—and without sacrificing performance.

The applications are limitless—high-speed data conversion in consumer electronics, robotics, medical imaging, vision systems, digitizing for PCs, facsimile... The TDC1046 A/D video converter is available now from Arrow Electronics, Hall-Mark, and Hamilton/Avnet.

Remember, you always get FULL SPEC PERFORMANCE from TRW LSI.

For data sheet or for super-fast information, call or write our Literature Service Department:

LSI Products Division,
TRW Electronic Components Group,
P.O. Box 2472, La Jolla, CA 92038,
619.457.1000

In Europe, call or write:
TRW LSI Products,
Konrad-Celtis-Strasse 81,
8000 Muenchen 70, W. Germany,
089.7103.115

In the Orient, phone:
Hong Kong, 3.856199;
Tokyo, 03.461.5121; Taipei, 751.2062

*U.S. price in 1000s - ceramic package
©TRW Inc. 1984 - TRS 4117

LSI Products Division
TRW Electronic Components Group
TURNING YOUR PC INTO A FASTER TOOL FOR MODERN TIMES.

IBM® and other compatible PC computers are fast enough for general home and office use. But, for hardware and software development applications, the gears turn slowly.

What you need is a faster "gear" to co-process with the Intel 8088 inside IBM's PC. Like Zilog's Z8001® CPU. Now, there's a way to increase throughput for the IBM PC—as well as test the performance of the Z8001 CPU for your high-performance applications with a Z8001 CPU-based board called the "Trump Card" from Sweet Microsystems. And it proves dramatically how powerful Zilog's 16-bit CPU really is.

The new device is a peripheral board that plugs into any expansion slot on an IBM PC or compatible PC computer. Trump Card is addressed as an I/O device that communicates through the expansion bus. It is powered by Zilog's Z8001 CPU.

The Trump Card increases the computational power of the IBM PC, and provides maximum performance with a minimum of board space.

The Trump Card, shown from the front. The left side of the board contains 512 K-bytes of type-4164 dynamic RAM; the right side contains the Zilog Z8001 and an interface to the IBM PC I/O-expansion bus.
Z8001 COMPILER BASIC IS 80 TIMES FASTER THAN IBM INTERPRETIVE BASIC.

Essentially a monolithic minicomputer central processing unit, the Z8001 CPU is characterized by an instruction set more powerful than many minicomputers. As the programmer sees it, the Z8001 contains sixteen 16-bit general-purpose registers (for addresses or data) that may also be used in groups to form as many as eight 32-bit registers or four 64-bit registers. The low-order halves of the registers may be used for byte operations, thus the Z8001 CPU is able to manipulate data in 8-, 16-, 32-, and 64-bit pieces.

The Z8001 CPU, running at 10 MHz, can execute the same programs 4 to 10 times faster than the Intel 8088. What’s more, the Z8001 CPU, with its large 8-megabyte memory range, makes the Trump Card's 512K bytes of memory easy to design with.

(To use this memory in the card, you simply load a BASIC, CP/M-80, or C program from PC-DOS and type "RUN").

ALL THE PROPER SUPPORT FOR 512K BYTES OF MEMORY.

The wide range of software written for the Z8001 CPU is proven by all the programs you can run on the Trump Card. With the Z8001-based Trump Card, you can run the following software on your IBM or other compatible PC:

- BASIC Compiler — TBS BASIC is PC BASIC-compatible. Most instructions are implemented without modification.
- CP/M-80 Emulator — Allows you to run CP/M-80 8080 assembly language programs directly. Just download your 8080 programs and run them.
- C-Compiler — The industry standard version of C is available.
- Debugger — Intended to aid in program development, you can examine and change memory and register contents and more.
- Screen-editor — Has many word processing features, including ASCII text file development.
- Multilevel Language Compiler — Allows Pascal-like control and data types, arithmetic expressions with automatic or specified allocations of registers, and more.
- RAM Disk — Can allocate 128K to 387K bytes of on board memory to function as an intelligent RAM disk.

COPROCESSING IS JUST PART OF THE STORY.

The Z8001-based Trump Card is just one example of a successful application design for the Z8001 CPU. But there’s far more to the Z8000 family than this.

Today, Z8000 CPU's are used in a wide range of applications, from industrial and medical products to computers and graphics imaging machines. And Zilog stands behind every application with service and software support that makes your Z8000-based products get to market on time.

Find out for yourself how much power Zilog packs into every Z8000 CPU by turning your IBM PC into a faster tool for modern times.

To get your own Trump Card and complete instructions, call Sweet Microsystems at (401) 461-0530.

For information about the Z8000 CPU, send for our complete overview or call our Literature Hot Line at 800-272-6560. For seminar dates and locations, or information on Zilog training, call 408-370-8091.

Or write: Zilog, Inc., Technical Publications, 1315 Dell Avenue, MS C2-6, Campbell, CA 95008.

The Z80, Z8000, Z8001 are registered trademarks of Zilog, Inc. CP/M is a registered trademark of Digital Research Inc. IBM is a registered trademark of International Business Machines Corporation.

Zilog
Pioneering the Microworld.

an affiliate of
EKC Corporation
WE COULDN'T OVERPOWER THE 8051.
SO WE UNDERPOWERED IT.
The Intel 80C51 8-bit microcontroller. Featuring the powerful performance of the world standard 8051, but needing only one-tenth the energy.

The 80C51 is based on Intel's revolutionary CHMOS technology. Achieving the high performance and high integration of HMOS, with the low power advantages of CMOS.

The result is an 8051 pin-compatible microcontroller with the most powerful eight-bit CPU and the highest level of integration available. The 80C51 runs on an incredible 11mA at 8MHz clock frequency. Average power dissipation can be lowered into microamp range, by using one of two new software programmable power control modes. In the power down mode, current drain is 50 microamps.

On the performance side, the 80C51 has a maximum clock rate of 12MHz. The fastest data throughput of any CMOS microcontroller.

Its high integration capabilities include 4K byte ROM and 128 byte RAM, a Boolean Processor able to manipulate 256 individually addressable bits, a versatile serial port and a pair of 16-bit counter/timers.

All this helps to make the 80C51 ideal for high end eight-bit applications ranging from hand-held instruments to factory line powered controllers, to portable communications systems.

A military version of the 80C51 will be available soon.

The 80C51 also boasts the world standard in development tools. Like the Series II/ICE™-51 emulator and the iPDS™ system/EMV-51. As well as a relocatable assembler and high level languages.

MCS-51 workshops are available, too.

Go with the best. The 80C51. Call toll-free today at (800)538-1876. In California,(800)672-1833.

Because now, running with the very best requires very little energy.
U DS modems are designed for CONSERVATIVE OEMs

When computer and peripheral OEMs select UDS modems for on-board application, you know they're conservative! They expect their modems to be as reliable as the other elements of the equipment they produce.

UDS modems are conservatively designed—from board layout to component selection, every choice reflects the OEMs' concern for reliability, economy and maintenance simplicity.

UDS modems are conservatively manufactured—automated equipment and exhaustive product testing have earned the confidence of the most demanding OEMs.

UDS board-level modems are available at speeds from .3 to 14.4 kbps. Some are synchronous while others are asynchronous. Depending on the models selected, they can access either dial-up or dedicated lines, and they offer a wide choice of auto-dial, auto-answer and self-test features. And, for the first time, many models are available in the popular "Eurocard" form factor.

If you're a conservative OEM who insists on the best when you build in a modem, ask for specs and prices from Universal Data Systems, 5000 Bradford Drive, Huntsville, AL 35805. Telephone 205/837-8100; TWX 810-726-2100.

UDS modems are offered nationally by leading distributors. Call the nearest UDS office for distributor listings in your area.

DISTRICT OFFICES: Atlantic, GA, 404/999-2715 • Aurora, CO, 303/368-9000 • Bellevue, WA, 206/455-4429 • Blue Bell, PA, 215/643-2328 • Boston, MA, 617/875-8868 • Columbus, OH, 614/895-3025 • East Brunswick, NJ, 201/236-1515 • Glenview, IL, 312/998-8180 • Houston, TX, 713/988-5506 • Huntsville, AL, 205/837-8100 • Mesa, AZ, 602/562-6611 • Minnetonka, MN, 612/938-9230 • Mountain View, CA, 415/969-3323 • Richardson, TX, 214/680-0002 • Silver Spring, MD, 301/842-8558 • Tampa, FL, 813/684-0615 • Thousand Oaks, CA, 805/496-3777 • Tustin, CA, 714/696-8001 • Willowdale, Ont, Can, 416/495-9008 • Ypsilanti, Mi, 313/483-2682

Inquiry Hotline: 800/633-2252, ext. 361
LETTERS TO THE EDITOR

Short on jobs, not engineers
The September 1984 issue contained two items that require a strong rebuttal. When there is a genuine shortage of oil, or tungsten, or corn, the constant-dollar cost of these commodities rises. When there is a genuine shortage of physicians, the constant-dollar cost of their services rises. Yet, the salaries of engineers, measured in constant dollars, have remained the same (or decreased slightly) since 1969! How can this indicate a shortage of engineers?

Contrary to the view expressed by Frederic Landmann in his “Publisher’s Perspective” on p 13, there is no “dearth of computer design engineers in the United States.” There may, however, be a dearth of experienced American computer design engineers willing to work for $30,000 a year. While Landmann worries that the United States produces fewer engineers per capita than either Japan or the Soviet Union, he ignores the fact that, per capita, we produce 2.7 times the number of engineers as West Germany.

Corporate presidents such as Ray Stata have a clearly defined fiduciary responsibility to reduce all costs, including engineering salaries. Stata’s views (p 92) are old stuff to those of us who are familiar with his “big lie” technique. The fact is that, at the same time Stata was calling for a massive increase in the number of engineers, he had imposed a hiring and salary freeze within Analog Devices.

Stata claims, “We simply cannot afford the risk of having too few engineers.” Those of us who remember the cyclical massive layoffs of engineers counter with, “We simply cannot afford the risk of having too few jobs.”

Irwin Feerst
Committee of Concerned EEs
PO Box 19
Massapequa Park, NY 11762

A rare breed
I really enjoyed your September issue and was particularly interested that the first of four articles I read—the two editorials, one by Frederic Landmann and the other by Michael Elphick—and two of the lead articles, the first by Deb Hightberger and Dan Edson and the other by Harvey Hindin—all seemed to be addressing the same issue, although from admittedly different viewpoints. All were asking the same question: “Where do we get the people to do all this?”

We will require at least two types of people to accomplish all that is outlined by the authors—design engineers and “frontier pushers.” Pushers are people who must provide the information and facts to be crunched by the computers of the 1990s. The design engineers have the task of providing the computers.

Of the two, I guess the frontier pushers will be the easiest to provide. Already our graduate schools and research laboratories are training this type of person. The design engineer may be another story. Our colleges just may not be properly equipped to train design engineers, especially computer designers.

Most of what the computer design engineer needs to know is hidden in either the electrical engineering or computer science programs. Few colleges have gone to a single coherent entity.

Of the two, I guess the frontier pushers will be the easiest to provide. Already our graduate schools and research laboratories are training this type of person. The design engineer may be another story. Our colleges just may not be properly equipped to train design engineers, especially computer designers.

Most of what the computer design engineer needs to know is hidden in either the electrical engineering or computer science programs. Few colleges have gone to a single coherent entity.

The electrical engineer and the computer scientist leave the university with a large gap separating them and when they arrive in industry, the gap is widened. We hear of software people and hardware people instead of computer people. To be an effective computer designer, the person has to have a strong background in both software and hardware. Computer design will no longer be software design and hardware design as separate elements but hardware and software design as a single coherent entity.

The time has come when computer engineering must stand on its own. To be sure, it must draw upon the existing facilities of both computer science and electrical engineering. These computer engineering graduates may not know energy conversion or theory of languages, but they will be able to appreciate the role each plays in the design of a new computer system.

These computer engineering departments will need the right kind of faculty because most of the existing faculty members are not designers. The emphasis on “basic research” within the academic community has discouraged design in favor of research. What design does go on is often one-of-a-kind design and ignores many of the practical aspects of design so necessary in an industry-based design. We need to get designers into the classrooms and project labs of the universities, not necessarily as teachers, but as referees, as guides, as consultants, whatever.

“Who are the students and how do we get them into the classes?” Unfortunately most of the answer is money. Here is my suggestion: whenever industry hires a graduate from a university, let it contribute the tuition, room, and board as a full year scholarship for some future student. In this way we would ensure that universities have the funds to attract good students. These students will ultimately fill industry’s needs.

David B. Young
Harris Corp
PO Box 883
Melbourne, FL 32901

COMPUTER DESIGN
(continued on page 24)
• LSI-11/23, LSI-11/73, or MICROVAX CPU's
• 10MB-140MB Winchester, tape/floppy backup
• 256K-4MB RAM, Block Mode DMA, CSR, ECC

Ci-MICRO-11C: LSI-11/73 CPU, 1MB RAM, 4X8 Backplane,
Power Supply, 4 serial I/O, 20 MB winchester, 2MB 8" floppy,
all in a rack or table-top chassis $9695*

ALSO CALL FOR DETAILS ON
MEMORY and WINCHESTER SUBSYSTEMS

“OFFERING QUALITY WITH AFFORDABLE PRICING”

Chrislin Industries, Inc.
31352 Via Colinas • Westlake Village, CA 91362
(818) 991-2254 • TWX 910-494-1253 CHRISLIN WKVG

* OEM Pricing: • LSI-11, MICROVAX, are trademarks of Digital Equipment Corporation.

CIRCLE 15

More Room ...
More Multibus® Cages.

ONLY FROM ELECTRONIC SOLUTIONS!

More Models
We have more models than all our competitors combined. Choose a cage with:

3, 4, 5, 6, 7, 8, 9,
12, 14, 15, 16, 20,
24 OR 26 SLOTS

for the right solution to your problem. We have models with either 0.6" or 0.75" card centers and can even accommodate wire-wrap cards.

All models are electrically and dimensionally interchangeable with Intel's iSBC-80® Cages.

More Room
You get more room for extra cards without increasing overall size. Because our design gives you greater inside dimensions.

More Reliability
All cages are constructed of sturdy, durable anodized aluminum with a single mother board backplane... a concept that increases reliability and minimizes interconnections.

THREE YEAR WARRANTY

More Information?
CALL OUR TOLL FREE NUMBER
(800) 854-7086

In California Call Collect: (619) 292-0242

Fully Multibus Compatible, Terminated Mother Board.

MULTI-CAGE®

LETTERS TO THE EDITOR

(continued from page 23)

Straightening the rule

The August 1984 issue had an article by Frank Drzymkowski and Dave Goodman of ITT Cannon on p 77 entitled “Connectors—the Missing Link in EMI Suppression.” This was an excellent article, containing much useful information for packaging engineers who design and retrofit systems to meet the Federal Communications Commission rules of part 15, subpart J (as docket 20780 should now be referenced). There is one point on the first page of the article, however, with which I must take exception.

The authors state that “As of Oct 1, 1983, any equipment under the jurisdiction of this docket that does not meet the requirements cannot be offered for sale. If already sold, the equipment must cease operation until brought into compliance.” This statement is not correct. The FCC ruling did not require existing equipment in the field to shut down and be brought into compliance with the new rules. To do so would have been next to impossible, unfair to existing users, and totally uneconomical. Imagine trying to track down all the existing Radio Shack TRS-80 Model 1 computers to bring them into compliance.

In addition, the FCC set Oct 1, 1983 as the date after which all devices/systems manufactured—not sold—must comply with the limits on radiated and conducted emissions. New designs first produced after Oct 1, 1983 had to meet the requirements before they could be offered for sale. The FCC did not require retrofitting equipment/systems already in the field, except in cases where that equipment/system was shown to be causing harmful interference to a communication service.

Ghery S. Pettit
EMC Engineer
5998 Alvarado Ct
San Jose, CA 95120

Letters to the Editor should be addressed:

Editor in Chief
Computer Design
119 Russell St.
Littleton, MA 01460
NONVOLATILE CMOS RAM BOARDS
For MULTIBUS*, Q-bus**, and VMEbus Systems
From Diversified Technology

High Speed Battery-Backed Static RAM Functions as Nonvolatile Primary Memory for Your System Without Special Software Interfaces

All of DTI's CMOS RAM boards feature low power CMOS design, 5 year (Lithium) or 3 month (NiCad) data retention, automatic memory protect, and full compatibility with bus specifications:

**MULTIBUS** - CBC 512/24 Series
- 16K up to 512K-byte versions
- 16, 20, or 24-bit addressing
- On board bank-switching option gives 1M byte RAM access for 16-bit address bus: 16, 32, or 64K bank sizes
- All-CMOS single board computers with nonvolatile CMOS RAM also available

**Q-bus** - LM 1164 Series
- 16K up to 64K-word versions
- 22-bit addressing
- 4K-word base address boundaries
- Selectable write protects on 8K-word boundaries
- 0.5" card spacing

**VMEbus** - VM 256 Series
- 16K up to 256K-byte versions
- 24-bit addressing
- 8, 16, 32-bit data transfers
- Switch selectable write protects at front panel
- Variable access timing

Custom Design/Manufacturing
- Advanced CMOS design methods
- Fast prototype turnaround
- Competitive volume pricing

For more information on DTI's RAM products, CMOS CPU boards for the MULTIBUS*, CMOS MULTIMODULES*, and custom designs, contact Bill Long, CBC Product Manager at (601) 856-4121

*MULTIBUS and MULTIMODULE are trademarks of Intel Corp. **Q-bus is a trademark of Digital Equipment Corp.
A brand new perspective on filling your IC Microcomputer and Microprocessor needs.

Here’s news for every design and purchasing department: Toshiba has developed one of the world’s most comprehensive line-ups of CMOS and NMOS Microcomputers available today.

In fact, we’re the world’s second largest manufacturer of 4-bit CMOS and NMOS Microcomputers. Our 8-bit devices—including the CMOS and NMOS 8048 and 8049 as well as the CMOS Z80 family—are meeting wide approval because they’re tops in quality and are in high volume production now. And our 16-bit processors are on the way.

Throughout our entire product line, we have the experience, technology, quality, price, performance and availability to surprise you in a lot of pleasant ways.
Get close to the world’s most respected name in MOS technology and make us your new source of CMOS and NMOS Microcomputers and Microprocessors.

Toshiba. This new perspective will do you a world of good.

<table>
<thead>
<tr>
<th>Device</th>
<th>Technology/ROM (Bytes)</th>
<th>RAM (Bytes)</th>
<th>Speed</th>
<th>Operating Current (Max)</th>
<th>Standby Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMP8048</td>
<td>NMOS</td>
<td>1K</td>
<td>64</td>
<td>6MHz</td>
<td>135mA</td>
</tr>
<tr>
<td>TMP8049</td>
<td>CMOS</td>
<td>1K</td>
<td>64</td>
<td>6MHz</td>
<td>10mA</td>
</tr>
<tr>
<td>TMP80C48</td>
<td>CMOS</td>
<td>2K</td>
<td>128</td>
<td>6MHz/1MHz</td>
<td>170mA</td>
</tr>
<tr>
<td>TMP80C49</td>
<td>CMOS</td>
<td>2K</td>
<td>128</td>
<td>6MHz/1MHz</td>
<td>10mA</td>
</tr>
<tr>
<td>TMPS0C50</td>
<td>CMOS</td>
<td>4K</td>
<td>256</td>
<td>6MHz</td>
<td>15mA</td>
</tr>
</tbody>
</table>

8-BIT MICROPROCESSOR — CMOS Z80A FAMILY

<table>
<thead>
<tr>
<th>Device</th>
<th>Description</th>
<th>Technology</th>
<th>Operating Current</th>
<th>Power-Down Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>TM8805A</td>
<td>8085A CPU</td>
<td>CMOS</td>
<td>15mA</td>
<td>10µA</td>
</tr>
</tbody>
</table>

Also available are the popular Z80 peripherals in CMOS including P.I.O, CTC, CLOCK, DMA & I/O.

TOSHIBA AMERICA, INC.
A WORLD STANDARD IN MOS.
Because
You need to run
FORTTRAN programs
10X to 100X faster...

Mini-MAP makes it practical to apply array processing to general-purpose scientific and engineering computing.

Practical in terms of use: Mini-MAP's compiler allows you to program the array processor directly in FORTRAN. An assembler, a linker, and a debugger are also part of the package. Plus you can use our library of over 250 highly optimized scientific subroutines.

Practical in terms of throughput: Because it is an array processor, Mini-MAP increases the computing speed of a mini or supermini computer as much as 10 to 100 times. Where it takes a typical minicomputer minutes to perform tasks such as image rotation, Mini-MAP reduces interactive response times to seconds. Your computer may require hours to perform each step of a trial-and-error-process such as simulation, but Mini-MAP can zip through in mere minutes.

Practical in terms of cost: Mini-MAP is available as an economical, four-board set or as a packaged system. Now, with Mini-MAP, OEMs can offer their customers a better product at lower costs. Mini-MAP's low power demands, small size, and high reliability make the package extremely attractive. And end users will find our FORTTRAN compiler and other software tools minimize program development costs.

Some practical things to know about Mini-MAP:
- 32-bit DEC™ floating point format
- Interfaces to DEC PDP-11, LSI-11, and VAX-11 series
- Up to 16 MBytes of data memory
- 1024 x 1024 2-D FFT in 8.8 seconds
- Extensive software tools plus dedicated applications assistance including training, convenient parts depots, and field service staff support our worldwide installations.

To find out how Mini-MAP can work for you, call toll free 1 800 325-3110.

40 Linnell Circle, Billerica, Massachusetts 01821 • 617/272-6020 • TWX 710-347 0176

CIRCLE 19
Do-it-yourself development tools speed AI applications

Expert system development kits are among the hottest products in the rapidly emerging artificial intelligence marketplace. Now offered by at least a dozen companies, with more new offerings on the way, these software packages are essentially "shells" that allow non-AI programmers to build expert systems. Normally, a development kit provides an inference engine and a variety of programming and graphics tools for building a knowledge base. It provides a simplified user interface for users without AI expertise, saving what may be years of development time.

To build a knowledge base, the user typically specifies a sequence of If-Then rules, gives examples of decisions, or provides lists of items and their characteristics. Graphic aids such as windows and mice (initially developed by AI researchers) are provided by most vendors. Many kits will diagram a chain of reasoning or explain why the system has reached a given conclusion. In addition to the software, most vendors provide training and extensive support for the development kits.

Although many of the development kits look similar at first glance, there are important distinctions between these products. Users need to ask what hardware the package runs on; whether the kit allows (or generally requires) programming in Lisp, or some other conventional language; what applications the kit is designed to solve; and how complete an expert system it can build.

The internal workings of the kit also make a difference. For example, a kit that uses rule-based reasoning requires a different type of input—and offers different advantages—from a kit that uses frame-based representation. Rule-based reasoning represents knowledge in the form of If-Then rules, while frame-based representation classifies objects and their attributes in a semantic network. Some kits combine rule-based reasoning and frame-based representation. But, as with any other product, trade-offs always exist.

Now you can buy a kit and build an expert system on an IBM PC or Texas Instruments' Professional Computer, but it will be a very small system or a prototype for a full-scale application. Frame-based representation can be very efficient, but users often find it easier to work with rules. A kit originally designed for business or financial applications may not be of much use for building an industrial process control system.

How useful are they?

Users must determine whether or not a complete application can be built from a kit. According to Bradley Berg, manager of software systems for Smart Systems, "Most people selling expert system tools are only solving 10 percent of an application. In a typical expert system application, about 10 percent is really AI and 90 percent is just general-purpose computer programming." Thus, Berg says, "Shells are nice for building prototypes, but they're not vehicles for building complete applications."

In early 1985, Smart Systems will market Arby, an expert system shell specifically for electrical equipment diagnosis. "We're solving 10 percent of the problem," Berg acknowledges. Other vendors claim a complete application can be built from their kits. Several, however, say that a competitor's product requires extensive programming in Lisp to build a complete application. Whatever merits these claims and counterclaims hold, most suppliers are careful to include some connection to a programming language.

Some development kits were originally designed around a specific application. "If your problem fits the problem they were designed to solve, you're home free," says Peter Wong, (continued on page 30)

Teknowledge's M.1 system runs on an IBM PC. In this expert system, the upper half of the screen is devoted to windows that display the system's reasoning, while the lower half shows the consultation as a user of the completed knowledge system would see it. The knowledge base concerns potential risks of physical damage and deterioration in a building.
Several expert system kits, including KEE from Intellicorp, allow frame-based and rule-based representation. Here, a unit called STEAM.GENERATOR is given slots called LEVEL, OPERATING.STATUS, RULES, and STEAM.FLOW. The Rules slot consists of If-Then rules. The window at the right shows the semantic network created by frame-based representation.

director of applications development at Infotym. "If not, it won't be as useful. You've got to look at it and see how it's constructed, and make sure it will solve your problem."

According to the Wong, a predeveloped inference engine can be constraining because the application itself determines how a problem should be solved. "An inference engine is really a strategy for searching through rules," Wong says. "How you do the searching is problem-dependent." Despite this attitude, Infotym encountered resistance this fall when it introduced a development tool called Reveal without an inference engine, but will also allow users to write their own.

One feature making the kits attractive is the extensive training and support provided by vendors. For example, of the $60,000 price tag for Intellicorp's Knowledge Engineering Environment (KEE) development kit, half is earmarked for training and support. This includes three days of onsite training, during which users build a prototype; 10 days of onsite consulting; and ongoing support provided by Intellicorp's staff of knowledge engineers.

In some cases, results from development kits can be impressive. Ford Aerospace struggled for a year and a half to develop its own expert system for satellite diagnosis. It then bought KEE software, and had a usable prototype running in less than one month. Other vendors of expert system kits tell similar success stories.

The hybrid approach

Kits that solve the broadest range of problems seem to combine a mix of reasoning and decision-making strategies. KEE, a general-purpose tool, uses both frame-based representation and rule-based reasoning to build its knowledge base. The inference engine uses both forward and backward chaining. (Backward chaining concludes a possible hypothesis and then works backward to verify the facts that will substantiate it; forward chaining starts with the facts and draws a conclusion.)

A new version of KEE, revision 2.0, supports logic-based program-
## Expert System Development Packages

<table>
<thead>
<tr>
<th>Company</th>
<th>Product</th>
<th>Machine</th>
<th>Cost</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Carnegie Group (Pittsburgh, Pa)</td>
<td>SRL+</td>
<td>C.G. workstations, VAX/VMS/Unix, Symbolics 3600</td>
<td>$70,000</td>
<td>General-purpose expert system development tool.</td>
</tr>
<tr>
<td></td>
<td>Plume</td>
<td>Same as SRL+ except Unix</td>
<td>$35,000</td>
<td>Natural language interface tool.</td>
</tr>
<tr>
<td>IBM (Armonk, NY)</td>
<td>Lisp/VM</td>
<td>IBM System 370</td>
<td>$6000</td>
<td>Programming language with support.</td>
</tr>
<tr>
<td>Inference Corp (Los Angeles, Calif)</td>
<td>ART</td>
<td>Symbolsics 3600, VAX/VMS-Lisp, LMI Lisp Machines</td>
<td>$60,000</td>
<td>General-purpose expert system development tool.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>$100,000</td>
<td></td>
</tr>
<tr>
<td>Infotym (Cupertino, Calif)</td>
<td>Reveal</td>
<td>IBM VM/CMS, VAX/VMS, IBM</td>
<td>$35,000</td>
<td>Pascal-type language with support tools.</td>
</tr>
<tr>
<td>Intellicorp (Menlo Park, Calif)</td>
<td>KEE</td>
<td>Xerox 1100, LMI Lisp machines, TI Explorer, Symbolics 3600</td>
<td>$60,000</td>
<td>General-purpose expert system development tool.</td>
</tr>
<tr>
<td>Radian Corp (Austin, Tex)</td>
<td>Rulemaster</td>
<td>Any Unix 4.2 IBM PC/XT</td>
<td>$50,000</td>
<td>Induces rules from decisions.</td>
</tr>
<tr>
<td>Smart Systems (McLean, Va)</td>
<td>Duck</td>
<td>Any machine running Lisp</td>
<td>$6000</td>
<td>Logic-based programming language.</td>
</tr>
<tr>
<td>Software Architecture and Engineering (Arlington, Va)</td>
<td>KES</td>
<td>VAX/Unix/VMS, Apollo, Symbolics, IBM PC, others per node</td>
<td>$23,500</td>
<td>General-purpose expert system development tool.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>or $4000</td>
<td></td>
</tr>
<tr>
<td>Teknowledge (Palo Alto, Calif)</td>
<td>M.1</td>
<td>IBM PC with 128-Kbyte RAM</td>
<td>$12,500</td>
<td>Small expert systems or prototypes.</td>
</tr>
<tr>
<td></td>
<td>S.1</td>
<td>Xerox 1100, VAX/VMS</td>
<td>$50,000 to $80,000</td>
<td>General-purpose expert system development tool.</td>
</tr>
<tr>
<td>Texas Instruments (Austin, Tex)</td>
<td>Personal Consultant</td>
<td>TI PC with 512-Kbyte RAM</td>
<td>$3000</td>
<td>Small expert systems, or prototypes.</td>
</tr>
<tr>
<td>Xerox PARC (Palo Alto, Calif)</td>
<td>Loops</td>
<td>Xerox 1100</td>
<td>$300</td>
<td>Object-oriented programming language. No support provided.</td>
</tr>
</tbody>
</table>

(continued on page 32)
Do-it-yourself tools
(continued from page 31)
and Engineering. SRL + runs on the Carnegie Group's own line of workstations, as well as VAX/VMS, VAX/Unix, and the Symbolics 3600. KES runs on VAX/VMS or VAX/Unix, and a number of smaller machines, including Apollo workstations and the IBM PC.

Exploring hypothetical worlds
The most sophisticated and most expensive development tool available today is the Automated Reasoning Tool (ART) from Inference Corp. Just as KEE and SRL +, ART combines rule-based, frame-based, and object-oriented approaches. Unlike other tools, ART has a built-in mechanism to process and represent a large number of possible alternatives simultaneously. "This is the first language that has the semantics for parallelism," says Inference marketing specialist Abraham Gutman.

ART uses a blackboard mechanism to process "viewpoints." These are views that rules have of the knowledge. Viewpoints allow ART to chart alternative courses of action called "hypothetical worlds." This means ART can consider potentially conflicting alternatives, or explore many aspects of one problem. "We look at What-If rules as well as If-Then rules," says Gutman.

Viewpoints also permit a technique called "time modeling," which allows ART to evaluate a situation that changes over time. ART can assign "confidence values" that give a qualitative estimate of a viewpoint's accuracy. Ultimately, ART selects one viewpoint and promotes it as the desired solution. By processing viewpoints simultaneously, ART runs much faster than systems that have to process sequentially all options.

Part of ART's efficiency is based on its ability to find "patterns" in data, and draw inferences. For example, a pattern might show that "the expected logical value at point X is V, the measured logical value at point X is W, and V is not the same as W." ART can infer that the logical value at point X is incorrect. ART can also combine forward and backward chaining in a single application.

Backward chaining can be used to focus a set of forward chaining rules on a particular goal, or forward chaining can be used to rate the likelihood that the facts will satisfy alternative subgoals.

ART is available on the Symbolics 3600, LMI Lisp machines, and VAX/VMS-Lisp. Prices range up to $100,000, depending on the amount of training provided. Digital Equipment Corp (Maynard, Mass) has a semi-exclusive license to market ART on the VAX. Among other applications, ART has been used to build the Navics console control system at NASA's Johnson Space Center.

A multilevel approach
Teknowledge is entering the AI marketplace by offering three different products—a tutorial package called T.1, a prototyping tool called M.1, and a full-scale expert system development kit called S.1. The T.1 and M.1 packages run on an IBM PC, while S.1 requires a Xerox 1100 series machine or a VAX/VMS.

Unlike most expert system kits, M.1 is built in Prolog. It is a backward-chaining, rule-based kit that can build a small expert system (about 200 rules) or a prototype. Oriented to programmers without AI experience, M.1 features a multiwindow display, interactive debugging, and automatic question generation. The kit M.1 $12,500 price tag includes a training course in addition to a year of maintenance.

M.1 addresses a similar marketplace as the TI Personal Consultant. Designed to run on the TI Professional Computer, this package can create an expert system with up to 400 rules. Personal Consultant is based on the EMYCIN system pioneered at...
Texas Instruments digital signal processor helps Lear Siegler Inc. make your message loud and clear...from anywhere.

- TI's single-chip, high-performance TMS32010 digital signal processor (DSP) assures highest quality telephone transmission (Page 2).
- TMS320 DSPs from TI support high-speed and numeric-intensive applications from communications to seismic processing (Page 3).
- Complete development support for TI digital signal processors includes hardware, software, documentation, and application workshops (Page 4).
When you're depending on the telephone to get your message through, you don't need "singing" on the line. A standard two-wire circuit "sings" when signals traveling in opposite directions are insufficiently isolated in a repeater. To eliminate this problem, Lear Siegler, Inc., manufacturer of repeaters used worldwide, relies on the Texas Instruments TMS32010 digital signal processor (DSP). And cuts setup time for each repeater from hours to minutes.

In the unique VFR-7608 repeater, TI's TMS32010 performs all the functions of analog equalizers, filters, and amplifiers (see diagram opposite). It compensates automatically for line impedance 8,000 times per second. Completely isolates the opposing signal streams. Puts an end to "singing."

TMS32010 eliminates reflections "by the numbers"

The standard solution to "singing" is an analog network designed to cancel out reflected signals on the line. But even with expensive "precision" hybrids, the best solution is a compromise that limits usable bandwidth and gain.

Digital signal processing with the TMS32010 balances the circuit across the entire frequency band every 125 µs. Because the repeater adapts continuously, the circuit cannot "sing" at any frequency, and its gain can be fully utilized.

DSP cuts setup time to minutes

Tuning each analog repeater is a hours-long, trial-and-error procedure for a highly skilled technician. Using a comprehensive history of each circuit, he must set 68 switches in an analog repeater. TI's TMS32010 in Lear Siegler's new digital repeater eliminates 65 of those switches. Ends the need to keep detailed circuit histories. And the small, affordable plug-in unit is interchangeable with older repeaters.

So your message can always come through—loud and clear.

Setup is as simple as 1-2-3 with Lear Siegler's adaptive telephone repeater using TI's TMS32010 DSP. Whereas manual adjustment of an analog repeater can take many hours, only three simple switch settings are required to assure rock-stable, "sing"-free performance from the digital repeater.

27-4973
©1984 TI
Heart of the adaptive repeater is TI's single-chip, 16/32-bit TMS32010 digital signal processor. All the functions shown are achieved in real time through software operating on signals digitized by conventional single-chip codecs.

The TMS320 family from Texas Instruments: "Workhorse of digital signal processing."

The TMS32010, first member of the TMS320 DSP family, is TI's trailblazing contribution to an important new technology. A Lear Siegler engineer who has been following the progress of digital signal processing from its inception says, "The TMS32010 is the first device that can reliably do what we need. It's a real workhorse: The '8080' of DSP."

TI's TMS320 DSPs excel at high-speed, numeric-intensive applications

High-performance TMS320-family DSPs from Texas Instruments will find widespread use in many fields where large volumes of high-speed computation are required. In telecommunications, they can also be used to build high-speed modems with data-transmission rates up to 9,600 baud. They can make speech recognition, analysis, and synthesis practical. Speed image processing and pattern recognition. Facilitate high-speed process control and instrumentation. Process radar, sonar, and seismic signals. And furnish the multiple functions often required for a single application.

For example, a TMS320 DSP could enable an industrial robot to synthesize and recognize speech, sense objects and their orientation, and perform mechanical operations through digital servo-loop computations.

High-speed modem functions are effectively performed by TI's TMS32010, as well as such expanded functions as auto-dial/answer, dial-tone verification, busy-signal detection, and self-test routines.

The TMS320 family, with its extensive development support (see page 4), can handle all the signal processing for spectrum analysis: Autocorrelation, windowing, fast Fourier transforms—performing a 64-complex-point FFT in only 550 µs. And for seismic processing involving very low frequencies which only a digital system can implement.

Image enhancement, pattern recognition, and data compression are all possible with TMS320 processors. They can extract features and perform template comparisons for optical character recognition.

A one-chip alternative to bit-slice processing

TI's 16/32-bit TMS320 DSPs offer an inexpensive alternative to multichip bit-slice processors. They combine the flexibility of a high-speed controller with the numerical capability of an array processor—one on a single chip, in one 40-pin DIP.

Highly pipelined architecture and a comprehensive instruction set give the TMS320 the speed to execute five million instructions per second with 32-bit precision: More than fast enough, for example, to handle the 40 additions and 40 multiplications necessary for realtime voice-frequency processing within the 125-µs sampling interval. A conventional microprocessor, operating at 8 MHz, would require 900 µs, and quickly become bogged down in the signal stream.

Now in three versions

The TMS32010 microprocessor has 288 bytes of on-chip data RAM, and can address up to 8K bytes of off-chip memory at full speed.

The TMS320M10 microcomputer is identical to the TMS32010, but it also includes 3K bytes of on-chip mask-programmed ROM.

The military version, SMJ32010JDS, is processed to the extended temperature range requirements of MIL-STD-883B.

To learn more about the many applications and available development support for TMS320-family DSPs, return the coupon on the following page.
In-depth support for the TMS320 family of TI DSPs includes a host-independent development system, an evaluation module, emulator and analog interface board, as well as assemblers/linkers and simulators that can run on a variety of host computers and PCs. Documentation is extensive and thorough.

Develop your own DSP applications with comprehensive support from TI.

Texas Instruments has assembled an extensive group of development-support packages for the TMS320 family of VLSI digital signal processors (see table). Included are all the hardware, software, and documentation you need to utilize the power and speed of TMS320 DSPs in your designs. A rapidly growing volume of third-party support is also available.

Use your own PC as a TMS320 development station

The latest addition to TI's development-support software is the TMS32010 Digital Filter Design Package developed by Atlanta Signal Processors Inc. It makes your Texas Instruments Professional Computer or IBM PC a cost-effective, easy-to-use, digital-filter design station. With it you can produce the TMS32010 source module. Then you can assemble the code and simulate it in software on the PC. Later you can download the code into the hardware-development system for realtime emulation.

Two versions are now available: DFDP-TIOOl for the Texas Instruments Professional Computer, and DFDP-IBM001 for the IBM PC.

Learn in TI workshops

Texas Instruments supplies comprehensive documentation with each device. A growing library of application reports will also assist you in the design of digital signal processing circuits using TI's TMS320 DSPs.

Three-day DSP workshops, including extensive hands-on experience, are conducted periodically at Texas Instruments Regional Technology Centers. For registration information, call the Regional Technology Center nearest you: Atlanta, (404) 452-4686; Boston, (617) 890-4271; Chicago, (312) 228-6008; Dallas, (214) 680-5096; Northern California, (408) 980-0305; Southern California, (714) 660-8164.
Do-it-yourself tools
(continued on page 32)

Stanford University. Although the $3000 cost is substantially lower than M.I, training classes and onsite support are optional.

S.I is a backward-chaining, rule-based system that includes frame-based representation. Although users primarily enter If-Then rules, S.I can store frames that describe objects and their relationships. According to Teknowledge, S.I has fewer functions than KEE or ART, but is easier to use. S.I is designed for applications that require "structured selection." This is loosely defined as problems with definable solutions. Thus, S.I would be appropriate for applications such as diagnosis or consultation, but not for design. General Motors is currently using S.I to build a car diagnosis system.

Using fuzzy logic

Infotym's Reveal is a Pascal-type language with a set of development tools for building expert systems. Tailored for the corporate environment, Reveal combines expert system development with a decision support modeling tool. Reveal is a rule-based system best suited for applications with a few hundred rules. Although Reveal was introduced in the United States this fall, it has been available in the United Kingdom for a year, where it has been used to write expert systems for insurance underwriters and commodity brokers.

Reveal is a complete programming language that can be used for general-purpose programming as well as AI applications. It can also be used to build a customized inference engine—although a pre-built, backward-chaining inference engine will be available with a revised Reveal in the future. Infotym representatives claim that building an inference engine with Reveal does not require AI expertise. "This product will demythologize the building of expert systems to a wider community," says Infotym's Wong.

The language makes use of fuzzy logic, a principle pioneered by University of California at Berkeley mathematician Lofti Zadeh. Fuzzy logic allows degrees of truth to be assigned to statements. A fuzzy set is a set that does not have a crisply defined membership, but allows objects to have grades of membership, or truth values between 0 and 1.

Such user-defined linguistic variables as "large," "small," or "high" are allowed in Reveal. To evaluate those variables, truth values are scaled numerically from 0 to 1. Reveal will then provide answers to problems with numerical confidence factors. This "approximate reasoning" capability allows Reveal to evaluate imprecise information. While kits such as S.I allow numeric "certainty factors," Reveal provides the linguistics for approximate reasoning.

Inducing rules from decisions

Although most expert system kits require the user to enter rules, two kits induce rules from examples of decisions. These kits are based on the work of University of Edinburgh professor Donald Michie, who has identified the difficulty of articulating rules as a major bottleneck in expert systems development. From examples of previous decisions, these kits can build decision trees and generate rules to solve specific problems.

Suppliers of these systems say it is easier to give examples than dictate rules. Often, they say, a knowledge engineer is required to extract those rules. Competitors point out that one would have to give a lot of examples to cover even a limited application. For the user, the bottom line may be personal preference—whether one finds it easier to use frames, rules, or examples of decisions.

Radial Corp's Rulemaster package includes RuleMaster, an inductive generator of decision trees, and Radial, a Pascal-type language for expressing and executing rules. Thus, the user can enter explicit rules as well as examples, and Radial can explain a line of reasoning. Like Reveal, Radial uses fuzzy set theory to evaluate such variables as "high" or "low." Written in C for Unix-based systems, Radial also permits an interface to Fortran, Pascal, Lisp, or C.

Jeffrey Perrone and Associates offers a low end system for IBM PCs that induces rules from examples. Called Expert-Ease, this package offers a low end system for IBM PCs that induces rules from examples. Called Expert-Ease, this package...
The Firebreathers from Gould blast the competition into oblivion.

With blazing performance. Great leaps in raw performance are rare in the computer world. Usually, changes occur in increments of half-a-MIP or so. Now real Firebreathers roar into the arena, quadrupling the best the competition has to offer.

With scorching speed. These creatures don’t run a little faster. Running real production code supplied by VAX™ users, our PowerNode™ 9000 benchmarks at 4.5 times faster than the VAX 11/780…at a comparable price! Even our second-in-line PowerNode 6000 runs 1.5 times faster. But with all this power and speed, the PN6000 has a dainty footprint…60% less than the VAX 11/780.

With sizzling simplicity. Even the hottest firebreather won’t fly if it’s hard to run. Ours are UNIX®-based, so ease of use and compatibility become part of the power. Plus we offer the “Compatibility Suite”, application software packages which are consistent across our entire Gould PowerSeries™ product line…the widest range of UNIX-based systems in the world.

More than a myth. We know these claims sound outrageous. Make us prove them. Give us your benchmarks and production code. We’ll show you numbers that surpass all expectations. Call 305-797-5459 for a test flight on the Firebreathers. Mainframe performance disguised as a supermini. The scorching performance you expect from Gould.

Gould Inc.
Computer Systems Division
Distributed Systems Operation
6901 West Sunrise Boulevard
Ft. Lauderdale, FL 33313

*UNIX is a trademark of AT&T Bell Laboratories

PowerNode and PowerSeries are trademarks of Gould Inc.

VAX is a trademark of Digital Equipment Corp.
Do-it-yourself tools (continued from page 37) provides capabilities similar to Rule-Maker. It does not have a language like Radial and cannot explain a line of reasoning. However, Expert-Ease’s low cost, easy-to-use interface, and high speed decision-making capabilities have made it a popular package. It has an installed base of more than 200, found mainly in business and academic environments.

Logic-based programming

Logic-based programming languages—those that are based on predicate calculus—can be used to build expert systems. While such procedural languages as Pascal or Lisp describe how to compute a result, logic-based languages specify what result is desired. As previously mentioned, KEE revision 2.0 allows logic-based programming. Smart Systems sells Duck, a logic-based language that provides an inference engine with support tools. The Arby expert system shell will be written in Duck.

Duck provides the capability to update its reasoning strategy. It can reason with assumptions or incomplete information by assigning default values for variables. If the assumption was false, Duck can go through the knowledge base and update all related data. Duck is now implemented on the Symbolics 3600, on FranzLisp running on a VAX, or TI Lisp on Apollo workstations. It can also be ported to other machines that run Lisp.

Prolog is a logic-based language also, and is the major AI language in Europe. Because it is a higher level language than Lisp, Prolog may not require the simplified user interface and the array of development tools offered by Lisp-based kits. Although Lisp has been the language of choice in the American market, Prolog is now making inroads. Logicware (Toronto, Ontario) is marketing MProlog, a refined, programmer-friendly version with support tools. In November, Quinta’s Computer Systems (Palo Alto, Calif) introduced Quintas Prolog, a development package that runs on VAX/Unix, VAX/VMS, and the Sun Microsystems workstations.

Users who want to build expert systems have many options other than sophisticated development kits. There are many versions of Lisp available, including IBM’s new Lisp/VM, which comes with a set of development tools. The Tektronix 4404 workstation runs Smalltalk-80, FranzLisp, and Prolog. A wide range of tools ensures that expert systems can be built using many approaches, on many different machines, with almost any desired level of support.

—Richard Goering, Field Editor

SYSTEM TECHNOLOGY
(continued on page 46)
Be first to market.
Introducing Benchmark 20: first and complete evaluation of the 32-bit MC68020.

System designers racing to use the new 32-bit MC68020 MPU now have an excellent testbed for system evaluation: Benchmark 20.

This MC68020-based system package provides the hardware and software tools to allow streamlined benchmarking, code development and debugging. Packing 32-bit evaluation into a standard 19" wide box, the Benchmark 20 system contains an MC68020-based single-board microcomputer plus an auxiliary 1-megabyte RAM module, all configured with powerful debug/monitor firmware in a 4-slot chassis.

Benchmark 20 is ready to use alongside an appropriate software development host to drastically cut your schedule for MC68020 benchmarking and code debugging. The result? You smartly compress the time-to-market for your new 32-bit system product.

In addition, you can preserve your investment by using a part of your Benchmark 20 in a new 32-bit VERSAmodule system product to be available in 1985.

Development software to fine tune the OEM "engine."

To help you quickly evaluate the MC68020, the Benchmark 20 system package uses the 020bug Debug/Monitor firmware package to allow you to do benchmarking and to debug code. The 020bug resident package permits quick execution of system and user-developed programs running on the Benchmark 20 system package. Its powerful software and system debug command set allows access to all I/O, control, and memory facilities plus the full 4-gigabyte direct address range of the VERSAbus™ system bus.

VM04: first with the MC68020 on board.

At the heart of the Benchmark 20, the VM04 VERSAmodule™ processor board uses the MC68020 microprocessor to provide the throughput required for such performance-intensive applications as bit-mapped graphics manipulators, scientific data acquisition systems and artificial intelligence machines.

Applications that, before this, required mainframe machines.

With a maximum clock rate of 16.67 MHz, the MC68020 microprocessor allows the VM04 to operate at a sustained rate of 2 to 3 MIPS, with burst rates exceeding 8 MIPS, challenging the speed of some mainframe computers.

16K bytes of instruction/data cache on board helps reduce off-board memory accesses to ensure top performance. When off-board access is needed, the VM04 calls on the interface capabilities of Motorola's MC68020-specific RAMbus™ to eliminate most arbitration overhead and speed memory transfers.

The VM04 monoboard is the first system board to offer paged memory management, plus an interface to support the soon-to-be-available MC68881 floating point math co-processor.

The companion VM13 dynamic RAM module provides 1Mbyte of random access memory dual ported with both RAMbus and VERSAbus. A perfect system mate for the VM04 32-bit monoboard, the VM13 RAM board has error detection and diagnostic capability.

Solid design-in support.
Motorola has the design-in support that can reduce your design time. In fact, we've just tripled the number of our field application engineers.

One's near you. An application engineer who can match new semiconductor technologies and products to your requirements so that, with your unique designs, you can perhaps leapfrog your competition. Fast.

Motorola's Benchmark 20 is also supported by our professional field service network offering technical assistance, parts, repair service and regular software updates.

For more detailed information on the Benchmark 20 evaluation system, mail in the coupon or call your local Motorola semiconductor sales office, authorized systems distributor or systems representative.

Benchmark 20, VERSAmodule, 020bug, VERSAbus and RAMbus are trademarks of Motorola Inc.

To: Motorola Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036
Please send me more information on the Benchmark 20 evaluation system.

Name ___________________________ Title ___________________________
Company _________________________
Address __________________________
City __________________ State Zip ______________
Call Me ( _______ )
We’ve already done it for 200 American giants. Companies who could well afford to develop their own real-time software. But instead called us. Hunter & Ready. Another software company, you ask? No. But that brings us to the reason they called. Simply put, Hunter & Ready components take the hard part out of real-time software.

Our software components handle the trickier parts of real-time. Functions like interrupts, I/O and task management. Which have nothing to do with making your application unique, but nonetheless take 60% of your software development time. Not to mention years of debugging and testing.

And if at this point you’re wondering why components, the reason is simple.

Due to their standard nature, Hunter & Ready components provide the reliability strived for—but seldom attained—in real-time software. The kind that comes from 10 years of continual testing.

The same goes for any of our software components. The notable VRTX® real-time kernel. The multi-stream IOX component for character and disk I/O. The high-speed FMX component for file I/O. The TRACER component for real-time debugging.

Every one tried and proven. But that’s not to leave you out of the picture.

Because it’s up to you what you make of any one Hunter & Ready component. Whether it’s a robot, PBX system or medical instrument. It merely acts as a real-time extension for any of today’s popular microprocessors.

If all this sounds too good to be
true, we thought that it might. That's why we've prepared a packet with more details and some actual case histories.

We'd be glad to send it to you.
Just write Hunter & Ready,
445 Sherman Ave., Palo Alto,
CA 94306. Or call (415) 326-2950.
If you can do that, we can do the hard part.
The concept of Computer-Aided Engineering has now reached its logical and highly productive conclusion:
A non-stop path from schematic entry to debugged prototype hardware. One that anticipates all your engineering needs and has the right tools waiting every step of the way.
The Mentor Graphics IDEA 1000.

**Capture schematics and creativity as well.**
With Mentor's powerful graphics-driven interface, the transition from concept to symbolic circuitry has never been faster.
And in addition to "flat" schematics, the IDEA 1000 lets you create an entire hierarchy of design data. From function diagrams down to transistors, you have a better conceptual grasp of your design.

**Save time and money through simulation.**
Mentor's digital and analog circuit simulators let you bypass much of the expense and labor associated with breadboard prototype circuitry.
These simulator tools simply access the software version of your design which resides in the IDEA 1000 system database. You head off most hardware problems before they're even physically realized.

**Automate physical layout tasks.**
When you're ready to take your design to physical layout, Mentor's integrated tool set tracks right along with you.
Our CADISYS gate array layout tools deliver true state-of-the-art performance. The entire gate array layout process can be completely automated from start to finish.

**Use integrated logic analysis.**
Mentor Graphics completes the hardware design cycle through MIDAS 7000, a fully integrated logic analysis system.
The same Mentor workstation that helped you produce your hardware will now help you verify its functionality. You can even compare real-time data acquisitions with earlier simulation runs.

**Your Mentor puts it all together.**
The IDEA 1000's computerized and integrated design environment is the key to faster, better electronic engineering. Contact us and we'll show you why.

Mentor Graphics Corporation
8500 S.W. Creekside Place
Beaverton, OR 97005
(503) 626-7000

Mentor Graphics (U.K.) Ltd.
Phone: 0734-884888

Mentor Graphics (Deutschland) GmbH
Phone: 089/319-1003

Mentor Graphics Japan Co., Ltd.
Phone: (03) 989-7950
Bipolar building blocks well-suited for fast, flexible 32-bit CPUs

In between the realms of general-purpose MOS microprocessors and full-custom CPUs built from gate arrays (and full-custom VLSI), a place exists for a range of high performance CPUs. Advanced Micro Devices filled this niche in the past with its redoubtable 2900 and 29116 bipolar bit-slice families. Those bit-slice parts divided CPU functions vertically and allowed the designer to build processors of almost any data width.

Given the growing popularity of 32-bit architectures, AMD (Sunnyvale, Calif) believes a 32-bit data path will be chosen for many systems far into the future. At the same time, according to Lyle Pittroff, AMD’s director of strategic marketing for its bipolar division, “There is still a need for high performance CPUs that can be tailored to the specific needs of the systems into which they are being designed.”

With this in mind, AMD has drawn certain conclusions about the design philosophy of its next generation of bipolar processor parts. Rather than the same vertical bit-slice partitioning used in the 2900 family, AMD has functionally divided up the CPU functions based on a fixed 32-bit data path. Thus, instead of vertically partitioned bit-slice functions, the recently announced Am29300 family has horizontally partitioned building blocks. The initial chips in the 29300 family consist of a 32-bit ALU, a 64-x 18-bit register file, a 16-bit wide sequencer, a floating point processor, and a 32-x 32-bit parallel multiplier.

Trade-offs in ALU design

The trade-offs in horizontal versus vertical partitioning become apparent in the design of the ALU. In bit-slice parts the register file is incorporated into the ALU, but in the Am29300 family the register file is kept as a separate part. The Am29334 is a 64-word, 18-bit file. Two of these can combine to make a file of sixty-four 32-bit registers, plus 4 bits of parity. On the other hand, functions that are difficult to incorporate into bit-slice ALUs are built into the Am29332 ALU. These include the mask generator, the 64-bit funnel shifter, and the priority encoder.

The system architecture attains its optimum level of performance when the component architectures do not interfere—“when they stay out of the way,” according to Pittroff. A key objective of the project is to allow designers to work with a machine having instructions that execute in a single cycle.

Thus, multiple I/O ports exist throughout the Am29300 family. For instance, both the Am29332 ALU and the Am29325 floating point processor have two input buses and one output bus to avoid the problem associated with switching a bidirectional bus halfway through the cycle. I/O registers can be used for pipelining, but nothing in the Am29300 family’s architecture requires it.

The simplest form of CPU can be built using the Am29332 ALU and two Am29334 register files with the Am29331 sequencer. This would produce a 32-bit CPU with up to 64,000 words of control store and sixty-four 32-bit registers with parity. Registers of any depth, “accelerators,” the Am29325 floating point processor, and the Am29323 multiplier can be added to this basic design.

The ALU chip includes a 32-bit wide ALU with full carry lookahead and a three-port structure—two input ports, one output port, and a mask input that is used on every cycle. The mask supports byte-aligned and field-logical operations on variable-position, variable-length fields. It can control the width of an operation on each instruction without any cycle time penalty. It also contains a 64-bit funnel shifter that can do an n-bit shift or rotate in conjunction with an ALU operation in the same cycle. A 32-bit status register and a priority encoder are also incorporated. All these functions would be hard to include in a bit-slice type ALU because different bit ranges would require different code to control them.

The Am29331 sequencer incorporates 16 bits of address, realtime interrupt, and a 33-level stack. The instruction set can handle sequential execution, branches, subroutines, and loops. Its interrupt feature allows it to handle traps at the microinstruction level. Such traps can be triggered (continued on page 48)
A grand industrial computer for less than a grand.

**Scout 4/08.** The latest addition to the Scout family for real-time control applications with upward capability through the full line of NAKED MINI® 4 computers.

- Isolite™ on-board self-test diagnostics.
- 16-bit microprocessor.
- 128K bytes of on-board RAM.
- 6 levels of hardware priority interrupts.
- 16-bit I/O bus.

For more information and the number of your local sales representative, call: outside California, 800-556-1234, Ext. 25; in California, 800-441-2345, Ext. 25.

*In quantities of 200.*

The new SSI 204 Dual Tone Multiple Frequency (DTMF) receiver is the first high-performance low-cost DTMF IC designed for subscriber voice and data communication products. The SSI 204 meets performance requirements for central office applications, but spares the unnecessary expense of using DTMFs designed specifically for central office, PBX, and other complex applications.

The 14-pin SSI 204 is a complete DTMF. It detects all 16 standard digits, with excellent speech immunity and no front-end filtering. To operate the 204, the only externally required components are an inexpensive 3.58-MHz frequency reference crystal and a bias resistor. The 204's 5-volt power requirement and 3-state outputs make it ideal for microprocessor-based systems.

To find out more about the SSI 204 and the rest of our complete family of DTMF receivers, contact: Silicon Systems, 14351 Myford Road, Tustin, CA 92680, (714) 731-700, Ext. 575.

Bipolar building blocks (continued from page 46)

by specific system events, such as parity error on the ALU bus. For multitasking operations, the sequencer has a hold pin to let designers use multiple sequencers with only one active sequencer at a time. Multiple sequencers address the same microcode memory, allowing fast context switching at the microcode level.

As is the case with the ALU and floating point processor, the sequencer has two separate branch address inputs—both of which can be used to load the counter. The D port can load or unload the stack while the A port is inputting a branch or map address. Using more ports allows more parallelism. In this manner, the sequencer avoids the overhead of a tri-state bus.

The two accelerators that are to be announced with the family are aimed at accomplishing their tasks with single-cycle instructions. The floating point processor executes floating point operations plus format conversions in a single cycle. It can convert between floating point and integer, and between IEEE and DEC floating point formats. As with the other family members, the floating point processor has two input buses and one output bus and no internal pipelining. Pipelining can be done with the I/O registers, but they can also be made transparent.

The Am29323 multiplier can perform a complete 32- x 32-bit clocked multiplication in a single cycle. Both input ports have 32-bit registers. The output port can select from among a 67-bit product register, a 32-bit temporary register, or the 32 x 32-bit array directly. Pipelining is available for multiprecision operations, if needed. If one uses the I/O registers for pipelining, it is possible to overlap 64- x 64-bit operations and obtain a 128-bit product every 4 cycles.

Fault detection

The Am29300 family supports two levels of fault detection: data path parity and master/slave detection. Parity is not carried through the internal logic of the devices, but is checked on input and generated on output in order to check it at the next input. This parity checking is built in and, therefore, is essentially free.

The master/slave mode provides closer monitoring of the internal logic. These two devices operate in parallel—one does the actual computing and the other performs the same operations for comparison. The slave is able to check the results on a cycle-by-cycle, bit-by-bit basis. Any discrepancy will trigger a microinstruction interrupt.

AMD is also announcing a set of software development tools to provide support for microcode software development support. A definition program allows the user to set up a file that describes each microinstruction, field-by-field, and to define the name and length of each microinstruction. A microcode assembler is then used to generate output that can be relocated. A linker can then relocate and link code modules to be loaded into writable control store or burned into PROM.

The Am29300 family is made using AMD's high speed bipolar process called IMOX. The internal circuits are ECL, but all I/O circuits provide TTL levels to facilitate interfacing. Samples of the Am29325 floating point processor will be available at the beginning of 1985, with the other members of the family appearing in sample quantities about mid-year.

—Tom Williams, West Coast Managing Editor

SYSTEM TECHNOLOGY (continued on page 50)
What’s black and white

...and read
all over the world?

Cherry's thumbwheel, leverwheel and pushwheel switches.
A world class line of easy-to-read, easy-to-use multi-position
switches that read out their setting at all times. That offer basic
choices like white-on-black or black-on-white legends...lighted
or non-lighted.

With designed-in versatility that makes it easy for you to design
them into your products. Versatility in operation: Traditional
thumbwheel and leverwheel...plus the unusually “operator
friendly,” +/- pushwheel. Codes: Dozens of standards. Specials,
too. Mounting: Back of panel, front mount or snap-in.
Termination: PC board with parallel rows of holes, F-pins,
J-pins... plus card-edge connectors with mating sockets.
Sizes: From large industrial size right on down thru
standard, miniature, subminiature...to the smallest size,
.591” (15mm) sub-subminiatures.

Read all about these versatile world-class switches: Send
for free wall chart giving complete model listing, number
of positions, readouts, codes and more.

CHERRY ELECTRICAL PRODUCTS CORP. 3614 Sunset Avenue, Waukegan, IL 60087 • 1-312-578-3500
CIRCLE 28
**Artificial intelligence key to computer integrated manufacturing**

Despite some system manufacturers' claims to the contrary, computer integrated manufacturing is not yet a reality. Available systems are affordable only to large companies such as General Electric, General Motors, and Westinghouse. Smaller companies—even the mid-sized ones—cannot pay the bill. But of even greater importance is the lack of adequate artificial intelligence. Without artificial intelligence, none of the CIM systems can be practical.

**Hedging the bet**

Most experts predict that CIM will not come of age for at least 5 or 10 years. Many others are even more pessimistic; they believe a minimum of 15 years is probable. William H. Slautterback, director of manufacturing systems at Koppers Co in Baltimore, Md, for example, thinks the year 2000 is a likely target. “Manufacturing will change more in the next 15 years than it has in the last 75,” says Slautterback. “It is not a matter of if we will implement [the necessary] technologies, but when.” All depends on whether or not the expected equipment and technological developments take place.

Larry Goshorn, the president and founder of International Robomation/Intelligence in Carlsbad, Calif, is also pessimistic about the timing—but is optimistic about CIM’s future. He believes CIM will be realized only after artificial intelligence becomes practical. Goshorn emphasizes two approaches to CIM: the evolutionary and the revolutionary. The first fits into the plans for the next 5 years, while the second is probably as far as 10 years away.

Evolutionary CIM is based on the technology of the last 100 years. It uses existing machines and existing factories, but includes the addition of artificial intelligence technology. This does not mean the concept is necessarily wrong, however. For now, many companies have no choice but to follow this path. They just cannot afford to experiment with unproven technologies.

In evolutionary CIM, current types of machines are regrouped into some form of cooperative order “to build the mentality of flexible manufacturing,” according to Goshorn. Inspection, material handling, and machine tool operations, for example, are tied to a local area network for an electronically programmable, flexible manufacturing operation.

The revolutionary concept, however, involves major changes. It means dramatic new differences in the thinking of company management—as well as in that of system designers. According to this concept, machines will no longer be designed for humans to operate. “Humans will be designed into the machines,” says Goshorn. AI peripherals will be joined by another important peripheral: expert knowledge or expert systems.

Operations on the factory floor today are based on machine specialization. In many cases the machine operator functions almost as an automaton for loading and unloading a machine. The “expert machinist” still exists and performs important tasks, however. That person looks at a print and then develops “an algorithm” of how to build the device shown on the print. Then the machinist, using several machines, builds the part shown on the diagram. The “algorithm,” however, is based upon the human’s “expert knowledge,” not the machine’s.

In the revolutionary era, single machine tools will perform all of what are now specialized functions. (continued on page 56)
RSD—THE DISK DRIVE WITH REMOVABLE MEDIA GIVES YOUR CUSTOMERS A SENSE OF SECURITY.

TOLL FREE HOTLINE
1-800-828-8001
EXT. 82
IN MINNESOTA
(612) 921-4400

REMOVABLE DATA PACK
80 megabyte data packs provide backup for fixed disk, secure storage for vital data and portability for programs and data.

HALF-RACK™ SIZE, but the same capacity, speed and performance as the CDC® Storage Module Drive (SMD) in a unit half the size.

BUILT-IN RELIABILITY with proven technology including LSI circuitry and a micro-processor for servo control.

THE RSD
The model 9710-80 disk drive is rapidly becoming a standard in removable data storage. Not only because it's a companion to our very successful FSD but because systems often need the advantages of removable media.

For information call your local Control Data OEM sales representative; call the toll-free number shown above or write: OEM Product Sales, HQW08X, Control Data Corporation, P.O. Box 0, Minneapolis, MN 55440. Also available through your Arrow or Kierulf Distributor.

CONTROL DATA
Choose Your Weapon.

When bugs attack, it's kill or be killed. You have to strike fast. Or your project ends up on the casualty list.

That's where we come in. Gould Biomation logic analyzers. The heavy artillery, if you will. The only analyzers to earn the reputation for helping you take on the toughest, deepest, most critical logic problems.

And now you can go to battle with the right weapon in hand. Because we're supplying the whole arsenal. Including the K205. A brand new analyzer that's unrelenting in its search to capture enemies of gate array, bit-slice and discrete circuit logic. And which, by the way, is easy to arm and use.

So bring your arms to bear. Check the weapon you're interested in. Then tear out the page, attach your business card and send it to our headquarters.

We'll fire back more information before the dawn's early light.
**K105.** The microprocessor analyzer. Provides the speed and width you need. Plus hardware/software integration tools. Noise margin analysis and tolerance compare. Sophisticated triggering and microprocessor disassemblers.

**K500.** The analyzer that's faster than the system you're designing. Races along at 500MHz! For very high speed mainframe logic design.

**K205.** Our newest. With Auto Save and Tolerance Compare functions. Plus more than enough 100MHz channels for in-depth analysis of discrete logic.

**K100/T12.** The industry standard general purpose analyzer, now with T12 remote communicator. Allows off-site remote diagnostics.

Gould Inc.,
Design & Test Systems
4650 Old Ironsides Drive
Santa Clara, CA 95054-1279
Call toll-free (800) 538-9320.
In California, call (800) 662-9231.
Al key to CIM
(continued from page 50)

Each machine will be expert at something. The operator will simply “plug in a drawing” and get out the intended product. AI or artificial peripherals in the form of expert systems will have provided the knowledge and capability.

Only a few people in the world are now working on revolutionary CIM. But Goshorn points out that all long range planners “have to know that the transistor is coming”—that the revolutionary approach is necessary for long-term success.

Today’s versions of CIM

While estimates vary on when CIM will be fully realized, several companies have introduced at least “quasi-CIM” systems. Understandably, the large system manufacturers—which are also the recognized computer system suppliers—are in the forefront.

General Electric, for example, is building an automated facility in Lynn, Mass for making helicopter engines. “Manned” by robots, the plant will operate 24 hours a day, 7 days a week, according to the Research Institute of America, a group based in New York City. Although output will be doubled, the plant will use only 100 workers, instead of 300, working 12-hour daily shifts.

GE’s steam turbine-generator small parts manufacturing shop in Schenectady, NY provides still another example. That plant annually produces about 325,000 parts in thousands of different configurations. These facilities, as well as several others at companies such as General Motors and Westinghouse, come closest to true CIM. Such plants, however, are dependent on the availability of subsystems from many other manufacturers.

One recent introduction to the quasi-CIM field is the CIM/mechanical engineering system from Sperry Corp of Blue Bell, Pa. The company claims its CIM/ME system is the most highly integrated system available today in the computer aided design/computer aided manufacturing marketplace. But limiting it to CAD/CAM seems to be a confusion of terms. CAD/CAM is and will be a subsystem of CIM, not the reverse. Although the CIM/ME is not a true CIM system, it comes closer than some of the others now available. The company boasts that its CIM/ME this system is “the product other companies only promise.”

Sperry’s system consists of four major modules: design, engineering analysis, drafting, and numerical control. A Sperry series 1100 mainframe computer can handle up to 20 workstations. In turn, each workstation includes a minicomputer, a graphics display terminal, and local mass storage. Most of the system interactive operations are performed by (continued on page 58)
The new Data-Mate Computer I/O Terminator provides impedance-matched, peripheral interface per SCSI or SMD bus requirements in one compact, pluggable device.

Polymer-Thick-Film inks, screened on an integral PCB, provide the resistive and conductive paths which are terminated to reliable pressfit connectors. The connector housing is plugged between the peripheral cable and the computer I/O.

NEED A CONNECTORIZED CIRCUIT??

Let us put our combined technology to work on your specialized applications. Our Polymer-Thick-Film, printed circuit board and connector expertise can be consolidated into a unique package ... eliminating discrete components ... to produce a very cost-effective interconnect device.

APPLICATION ENGINEERING SERVICES AVAILABLE.
CALL US TODAY.

INTERNAL STYLE
EXTERNAL SHIELDED STYLE
EXTERNAL STYLE

METHODE ELECTRONICS, INC.
DATA-MATE DIVISION
7444 W. Wilson Ave., Chicago, IL 60656
(312) 867-9600 TWX: 910-221-2468
CIRCLE 30
AI key to CIM (continued from page 56)

the workstations. This frees the mainframe to support other tasks.

Basic workstations are from Apollo Computer's Domain line. They range from the low level monochrome DN300 to the moderate level color DN550, to the high performance DN660. The 32-bit processor in this last unit includes hardware floating point rated at almost one million instructions per second.

For special applications requiring dynamic vector displays, Evans & Sutherland PS 330 three-dimensional workstations can be used in the system. Each of these workstations offers either monochrome or color representations; and an Apollo controller/processor supports both.

Digital Equipment Corp of Marlboro, Mass also recently introduced an entry into the CIM arena. DEC's Baseway software, according to Peter Smith, vice president of the company's CAD/CAM group, is "the manufacturing industry's first software product from a major supplier designed to integrate industrial controllers with manufacturing operations." Smith claims that Baseway "serves as the core of a computerized manufacturing environment and as a framework or base for automated factory growth." He considers this product to be "part of a logical progress to CIM."

In that sense, although it does not now support General Motors' manufacturing automation protocol (better known as MAP), Baseway will support it in the future. This is not surprising since DEC is part of the basic MAP network, along with Gould/Modicon, Allen-Bradley, Concord Data Systems, Hewlett-Packard, Motorola, and IBM.

Hardware requirements for Baseway include a VAX/VMS computer, shop floor gateway, DECnet link support, and a DZ-11 interface. A minimum computer would be a VAX-11/750 with 2 to 4 Mbytes of memory. The shop floor gateway would consist of a PDP-11 processor and a minimum of 512 Mbytes of memory. Proposed systems are based on use of either Gould/Modicon or Allen-Bradley programmable controllers.

CAD/CAM: a key element in CIM

Far more evident today than CIM systems are CAD/CAM subsystems. Most can be considered truly stand-alone systems. Yet they still function as subsystems within the overall CIM picture.

Important moves are underway in this area also, according to H. F. (Bud) Enright, Jr, president of Prime Computer's CAD/CAM business group in Framingham, Mass. Enright emphasizes that "CAD/CAM in the 80s, is what office automation was in the 70s, and banking/retailing was in the 60s. Potential early users have
unique requirements and specialized companies go after those users. But then as the applications become more generic and more accepted, system suppliers can offer better and broader solutions." The specific application suppliers fall out.

Enright sees the same thing happening in CAD/CAM. For at least the past year, some system integrators have been taking strategy steps so they will appear to be system suppliers first, and integrators second. He says that customers want more than just engineering solutions: they want development tools, communications, and other applications capabilities that are not specifically CAD/CAM. The "system supplier" will provide all of these and make certain that they work together.

A major reason for this shift to the system approach is the lowered component cost. As computer technology becomes more affordable, the system market develops to encompass multiple application environments. All major computer manufacturers in the CAD/CAM arena recognize this and plan accordingly.

Participation in future CIM applications will be easier for large companies, according to Enright. "Investment costs will be high and only those larger companies will have the necessary resources. CAD was first developed at General Motors in the 1960s, for example, because GM was one of the few companies that could afford the cost. Now, although the costs of computer systems and of graphics have gone down, sophistication of applications has continued to be very high."

Enright believes that widespread acceptance of true CIM is at least five years away. In fact, he says, the industry would do well to reach even that target. Industry reports that he uses for his planning indicate that the CAD area itself is only 25 percent penetrated right now. Therefore, he feels, a lot of room still exists for advancement before CIM becomes a reality.

Whether or not small industries can afford the expense, CIM will come into being. Perhaps it will be in the form of "mere" factory automation for the immediate future. But certainly CIM will exist by early in the 21st century.

—Sydney F. Shapiro, Managing Editor

SYSTEM TECHNOLOGY (continued on page 60)

World-Class Components Update:
FLAT CABLE CONNECTORS

All IDC flat-cable connectors are not equal. There is a difference. The difference is Fujitsu.

For example, take the U-contact for terminating the flat cable. Fujitsu's exclusive design gives you four cutting edges. These edges pierce the insulation twice in the same place to make certain the insulation has been removed where the U-contact makes connection to the flat cable. Fujitsu's U-contact maintains very tight tolerances to ensure the reliability of the connection between the flat cable and the connector. Fujitsu IDC connectors will accept 28 AWG stranded or 30 AWG solid wire. Another example of Fujitsu's reliability is our own dual beam contact design. This design assures you a positive contact.

Fujitsu connectors have all been designed to provide superior reliability as interconnect devices in electronic equipment, and they're all described in our literature. Fujitsu's FCN-700 Series offers you a wide variety of connectors, including headers, sockets, transition connectors, card edge connectors, a full line of D Subminiatures and Delta ribbon connectors.

Fujitsu connectors have all been designed to provide superior reliability as interconnect devices in electronic equipment, and they're all described in our literature. Fujitsu's FCN-700 Series offers you a wide variety of connectors, including headers, sockets, transition connectors, card edge connectors, a full line of D Subminiatures and Delta ribbon connectors.

Fujitsu America, Inc.
918 Sherwood Drive, Lake Bluff, IL 60044
(312) 295-2610 Telex: 206196 TWX: 910-651-2559

Let's hear from you
We welcome your comments about this issue. Just jot them on the Reader Inquiry Card.
Thin-film hybrid tops single wafer package

Rekindled interest in wafer scale integration has made this technology a contender for high performance IC development. While wafer scale integration is particularly attractive for implementing large, high performance digital systems, some recent research indicates that alternative packaging techniques may offer similar benefits without the attendant risks.

Citing results from a study performed at General Electric's Corporate Research and Development Lab in Schenectady, NY, C.A. Neugebauer (manager of the semiconductor packaging program) asserts that conventional thin-film interconnections hold a particular advantage over the wafer scale approach. This is the case despite the overall advantages of wafer scale integration, he says. The study compared wafer scale integration to other VLSI packaging methods on the basis of performance, size or weight, and cost.

Advantages of wafer scale integration

In wafer scale integration, large amounts of microcircuitry are fabricated on a wafer that is mounted, intact, in a single package. This allows for system designs that are larger and have higher speeds than those implemented with conventional VLSI. In addition, much of the capacitance associated with packages, board layouts, and backplanes of conventional designs is eliminated, leading to higher performance.

Higher performance results from the relative absence of line delays associated with ordinary printed wiring boards or conventional hybrid packaging approaches. These delays derive from bonding pads, wires, and package conductor rims, and from conductor rims between packages. Similarly, the much lower output capacitances reduce power dissipation. There capacitances also require smaller output buffers.

These factors make wafer scale integration suitable where computational complexity requires more than 100,000 gates that have custom architecture and very high speeds. For the most part, wafer scale integration is applied in specific vertical applications and in areas where such repeated circuit patterns as memory cells lend themselves to easy redundant replication. Thus, it offers a cost-effective, all-encompassing package.

To determine how alternative packaging approaches compare with wafer scale integration, Neugebauer used a relatively simple case of identical 64-kbit memory circuits diffused in a silicon wafer, in which he assumed certain contents and densities. Package delay, power requirements at 100 MHz, and size or weight were estimated. Figures of merit were calculated for devices based on printed wiring board that uses discrete packages, thick-film multilayer hybrid ceramic, ceramic multilayer hybrid, thin-film multilayer hybrid with chips

(continued on page 62)
All about defense. And winning. Designing information systems to compete for different business needs is a lot like putting together a winning sports team.

Each component has to offer you the maximum number of offensive and defensive advantages to assure success. Take computer printers.

The key advantage for the defense is reliability. Will the printers that have all the offensive capability going for them be able to hang tough inside your system?

**How Okidata stacks up for you.** Defensively, Okidata keeps piling up the points on your side of the board. Their tank tough bodies can take the most punishing hits.

Their MTBF stats score up to 4,000 hours. Their printheads always go the distance, up to 200,000,000 characters. Their MTTR's are down to an impressive 15 minutes. There are no duty cycle limitations.

And their warranty claim rate record book says 99 1/2 out of every 100 Okidata printers are always in the game for you.

**We'll help you win.** In OEM system building, just like in Super Bowls, reliability is the name of the game.

If you're putting together a components team where defense counts, call us at 1-800-OKIDATA (609-235-2600 in NJ). Or write OKIDATA, Mt. Laurel, NJ 08054. We'd be more than happy to suit up for you. And help you win.
Restructured VLSI to form wafer scale integration

One wafer scale integration technique that may ensure a higher yield of "good" working circuits is an approach called restructured VLSI. Using this approach, the wafer is partitioned into an array of cells. The smallest replaceable unit, partitioned into each cell, is surrounded by a matrix of interconnect wiring. This wiring matrix comprises a number of wafer length tracks that occupy channels between cells on both first- and second-level metal layers.

Using a low power constant wave argon laser, wire lines can be linked by forming a vertical weld between two normally insulated metal layers. The laser also cuts the lines when required. Cell inputs and outputs are provided with pads, allowing the cells to be tested at the wafer probe level as though the wafer were to be separated into individual dies.

With the VLSI approach, researchers at the Massachusetts Institute of Technology's Lincoln Labs in Lexington, Mass have fabricated a digital integrator that has 256 10-bit counters for performing signal averaging. Specifically designed for use in a pocket radio system, developers say the device is also applicable in systems requiring noise reduction through digital integration.

The system is partitioned into 64 cells, each containing four counters. Eight 25-MHz counter enable signals are derived from a single 200-MHz bit stream by an offchip serial-to-parallel converter. A conservative 5-µm CMOS process was used to fabricate active devices and a 3:1 redundancy was provided to minimize processing problems. That researchers could test the wafer in increments as the cells were connected played a crucial role in the results summarized in the accompanying table.

As the researchers expected, the track yield on the 20-cm² chip is in the range of 95 percent, and input and output amplifiers are almost perfect. Eighty-one cells were operational on this wafer, giving a 42 percent yield. Only 33.3 percent was required. The operational wafer was packaged in a 180-pin hybrid package.

Currently in fabrication at Lincoln Labs is a monolithic 16-point fast Fourier transform, and a system performing dynamic time warping for speech recognition. Both wafers contain 300,000 transistors. Future projects call for larger wafers to house circuits of a 10⁷-gate complexity.
IF YOU THINK THAT SIGNETICS ONLY MAKES RUN-OF-THE-MILL PRODUCTS, IT'S TIME YOU TURNED THE PAGE.
NO GUTS. NO GLORY.
Give your terminals the guts to deliver maximum performance at the minimum price.

Just call us. We already supply the key circuits in a third of all the alphanumeric CRT terminals built today. And we can supply almost three-fourths of the part types you'll need for yours.

By putting more and more features on less and less silicon, we're making it easier for you to build all the right features into your terminals. And you can make them more compact, reliable and easy to test.

With this much going for you, your sales can take off. But however high they climb, we've got the production capacity to keep up. That assures the volume you want at the price you need. And you get high quality parts and service in the bargain.

So phone us toll free or fill in the coupon for literature about our terminal components, including our MOS Microprocessor Manual and free samples. Ask for the number of your nearest Signetics sales office for applications support and further information.

We'll give you the guts to make it. While reducing the price of that glory.

800-227-1817, Ext. 910 F

---

**We've got the parts.**

<table>
<thead>
<tr>
<th>Keyboard</th>
<th>CPU/Datacomm</th>
<th>CRT</th>
</tr>
</thead>
<tbody>
<tr>
<td>8048 8040</td>
<td>8048 2641</td>
<td>2670</td>
</tr>
<tr>
<td>8049 8031</td>
<td>8049 2651</td>
<td>2672</td>
</tr>
<tr>
<td>8050 80C51</td>
<td>8050 2652</td>
<td>2673</td>
</tr>
<tr>
<td>8051 80C31</td>
<td>8051 2653</td>
<td>2674</td>
</tr>
<tr>
<td>2671 80C39</td>
<td>68000 2661</td>
<td>2675</td>
</tr>
<tr>
<td>8035 80C49</td>
<td>68008 2681</td>
<td>2677</td>
</tr>
<tr>
<td>8039</td>
<td>68010</td>
<td></td>
</tr>
</tbody>
</table>

---

VLSI from Signetics

a subsidiary of U.S. Philips Corporation
256K DRAMS IN CHMOS. THERE HAVE BEEN OTHER INNOVATIONS AS IMPORTANT.
But not lately. Intel's 256K DRAM in CHMOS will set new industry standards. Redefine high performance. And change the direction of VLSI technology.

Our revolutionary new chip provides four times the storage capacity, a high data bandwidth mode and a drastically lower power consumption than NMOS DRAMs.

It combines the best benefits of CMOS static RAMs, low power and high bandwidth, with the traditional high density and cost effectiveness of DRAMs.

Making the 256K CHMOS DRAM the perfect building block to a smaller, faster, low-power portable system with the same high performance as a desktop.

For the first time, you can design your truly portable system to run the most powerful spreadsheet software on the market. Without costly CMOS SRAMs. Even workstation processing is possible in a portable.

High speed. High bandwidth. One-twentieth the standby power requirement of NMOS DRAMs. Intel offers an entire family of 256K and 64K DRAMS in CHMOS. The breakthrough combination of our own high performance technology, HMOS, with the low power advantages of CMOS.

On the performance side, high data bandwidth is the result of two new methods of data access. Both Ripplemode* and Static column mode provide the ability to randomly read or write any series of bits within a single row at a minimum cycle time of 65ns. This incredible speed makes the CHMOS DRAM family the ideal solution for graphics, array processors and other high speed digital signal processing applications.

In addition, their resistance to soft errors provides the extremely high reliability critical to medical instrumentation, financial transaction systems and other fail-safe applications.

Low power.
High density.
Unbeatable performance. Available now for your system design.

Call Intel today, toll-free at (800) 538-1876. In California, (800) 672-1833.

Because there have been innovations as important. But none as important to you.
Then.

Microcomputer storage history has progressed by a series of small "next logical steps." A replacement of a component here, a refinement of technology there. But now Xebec has taken a giant step, with its Owl intelligent disk file.

On the surface, the Owl might look like other 10-megabyte, 5¼" half-high Winchester. Underneath, however, it's an example of superior technology. The integration of controller logic and drive electronics on a single board means not just one less PCB, but the elimination of expensive connectors and cabling, low power consumption (15 watts typical) and enhanced data integrity.

We've put data separation in the HDA for precise control of data windowing and the elimination of background noise. We've provided a diagnostics channel to the host that delivers meaningful error messages. Just as our superiority in minicomputer controllers led the way to a similar superiority in micro controllers, and our tested pairs solutions evolved from our considerable subsystem and testing experience, so too the Owl reflects our "top-down" engineering strategy—creating both technological and cost-of-owner-
ship breakthroughs by designing sophisticated high performance, multi-user features into small-system, single-user environments.

**The System-Engineered Solution.**

As a major user of drives, and a major testing resource for other drive manufacturers, we are concerned about drive reliability. And we've learned that it's not just a question of improving a component or consolidating some board real estate. The answer lies in careful consideration of overall system integration requirements.

The Owl epitomizes what we call the Xebec System-Engineered Solution. The focus is twofold: on today and on tomorrow. Compatible now with industry-standard Xebec SASI, the Owl—by eliminating the ST506 interface—is upwardly compatible for future higher densities, capacities and performance.

In broader perspective, Xebec's approach to OEM satisfaction rests on our proven experience, our vertical integration strengths—which now include production of heads and plated media—and our commitment to zero defect quality, by way of computer-aided design and robotics manufacturing.

Call Xebec today. Let us tell you more about the Owl. And how we can deliver the difference between then and now. Now.
Chip solves PC to AT conversion problem

In a move to counter the introduction of the IBM PC AT, manufacturers are racing to develop 80286 upgrades to the PC and compatibles. However, these manufacturers face a tough hardware compatibility problem. While the 80286 runs programs two to four times faster than the 8088, it cannot use existing 8-bit peripherals.

IBM solved the problem with a converter that changes the 16-bit transfers of the 80286 into 8-bit transfers. This conversion, however, is not so simple for manufacturers of compatible computers and expansion boards. It requires a lengthy design cycle and results in circuitry having as many as 50 TTL parts.

A chip developed by Edsun Labs, Inc (Wayland, Mass) solves the conversion problem. The EL 286-88 processor converter is a CMOS gate array available in the same package as the 80286, a leadless 68-pin chip carrier. By translating bus width, control signals, and timing from the 80286 to the 8088, this chip solves a major design problem for developers of PC AT compatible computers.

To the 80286, the converter appears as a 16-bit memory or peripheral operating at the 80286 clock rate. To an 8-bit device or memory, the converter looks like an 8088 running at a different clock rate.

The EL 286-88 allows the two processor clocks to be asynchronous. For example, the 80286 could run at a full 8 MHz, which is faster than the PC AT, while addressing peripherals designed for the 4.77-MHz IBM PC. Control inputs on the device select those memory addresses and I/O devices to be serviced through the converter or by the 80286.

The chip is particularly useful for expansion boards that upgrade the PC to a PC AT configuration because it saves so much board space. The 80286 expansion board can be plugged into the 8088 socket (via a ribbon cable) and translation will be completely transparent to the software. However, this approach may require moving the original 8088 to the expansion board to prevent problems with timing-sensitive programs.

The EL 286-88 has control circuits that allow hardware or software switch selection of either processor. Edsun Labs is a development organization only. Manufacturing of the EL 286-88 will be accomplished by Universal Semiconductor (San Jose, Calif) and Siliconix (Santa Clara, Calif).

Making chips in suburbia

Since 1980, Edsun Labs has been designing and marketing advanced digital circuits in the United States and Japan. The company typifies a new kind of entrepreneurial engineering organization, although it has origins in home-based consulting and independent software design. Edsun Labs does engineering and marketing by using a network of independent entrepreneurs.

The trend for IC designers to work without traditional large company support results from development of silicon foundries, silicon compilers, and regional design centers. These centers allow the self-employed designer to get the support needed to translate system ideas to the chip level.

Steve Edelson, the owner of Edsun Labs, represents the new breed of designers. He is not an IC designer at all but a designer of hardware and software systems that he has implemented at the chip level.

Another independent designer, Thomas Durgavich, of Duralogic in San Jose, Calif collaborated in the design of the EL 286-88 and functions as a second source. Edelson's company stays small and solvent by striking deals with other independent technologists who might also work in their homes. For example, besides Durgavich, two independent programmers work for Edsun Labs.

According to Edelson, small companies like his survive and prosper because of their flexibility. "It is essentially a hit-and-run business," he says. "If the demand becomes large enough, a major company will produce for the market niche." But this is not true for many of his customers, for they must run to stay ahead of IBM," he adds.

—John Bond, Senior Editor
Introducing the industry's first guide that cross-references, indexes, categorizes, overviews, surveys, highlights and sells for nothing.

The Kierulf Designer's Guide. FREE to all qualified designers.

You're looking at the most comprehensive, all-in-one cross-reference guide this industry's ever seen. Brought to you by Kierulf— one of the leading innovators in electronics distribution. The Kierulf Designer's Guide is an extensive computer products encyclopedia of components, peripherals, accessories, software and data communications equipment from more than 25 leading manufacturers. It tells you exactly what products are compatible with what; and why. It's complete, it's original, and it's absolutely FREE to qualified designers and engineers until December 15.

Structured 3 ways to make design faster and easier.

Each product category in the Designer's Guide has 3 different sections that will help you solve specific design problems fast:

1) Technical Overviews tell you the smartest trade-offs when choosing products from different manufacturers. Each Technical Overview provides product specs and performance— categorized by brand name and part number.

2) Functional Surveys tell you how to specify and order cabling for your system configurations. Plus in-house Purchasing Requisition Forms to help you communicate product specifications and requirements to your purchasing department. No book has ever done more to simplify your job.

3) Product Highlights provide an in-depth look at each product line. In addition, the Guide contains 3 different indexes: product library by price, by manufacturer, and by part number. You can see, it's much more than a simple reference catalog.

It does even more!
Our new Guide even includes a special section on how to specify and order cabling for your system configurations. Plus in-house Purchasing Requisition Forms to help you communicate product specifications and requirements to your purchasing department. No book has ever done more to simplify your job.

It took Kierulf to create this industry first. This innovative design concept is exactly what you'd expect from Kierulf— the distributor with over a 50-year reputation of electronics quality and service nationwide. It's just one more way we help our customers (and our customers' customers) answer specific product needs.

Do you qualify?
To see if you qualify for your FREE issue of the Kierulf Designer's Guide, just fill out the attached reply card, or the coupon below. Additional copies can be reserved at the pre-publication price of just $3.50; after publication the cover price will be $7.50. The first annual Kierulf Designer's Guide. It's really something. For really nothing.

Our 25 leading authors:
Choose from some of the most respected names in the business. Names like:

- Advanced Micro Devices
- Applied Digital Data Systems
- Control Data Corp.
- Cromemco
- Dataproducts
- Data Systems
- Data Technology Corp.
- Lear Siegler
- Mannesman Tally
- Memorex
- Miniscribe
- Mostek
- Motorola
- Novation
- QMS
- Qume
- Tandon
- Televideo
- Texas Instruments
- Valley Data Sciences
- 3M
- Western Digital
- Xebec
- Zilog

With a selection like this, you can't go wrong.

Please qualify me for a FREE copy of the '84/'85 Kierulf Designer's Guide as soon as possible.

Name ___________ ____________________________
Company _____________________________
Title _____________________________
Function _____________________________
Address _____________________________
State _____________________________ Zip ______ Phone ______
Products you buy _____________________________
Primary end product/service _____________________________

Mail to: Kierulf Electronics, P.O. Box 9601, Mission Hills, CA 91346-9601

CIRCLE 35

CD/12/84
A smart terminal smart on a desk.
The WY-50 is one ASCII terminal that makes economic sense without offending your aesthetic sense. At $695, it looks as smart to the people who pay for it as it does to the people who use it. No wonder it’s now among the best-selling terminals in the world.

Like all our display products, the WY-50 combines an unusually small footprint with a very generous 14” diagonal display. The non-glare screen tilts, swivels, and displays a full 132-column format. The low-profile keyboard adjusts, too, for perfect fit and feel.

The WY-50 offers full software and hardware compatibility with most computer systems. And at $695, its price/performance is unbeatable. More intelligence inside and out.

For more information about our complete line of products, call the regional office nearest you: Northeast (201) 725-5054; Southeast (305) 862-2221; Midwest (313) 471-1565; Southwest (818) 340-2013; Northwest (408) 559-5911.
You can have it today. Eurocard architecture and availability.
Today is the day for VME modules—Motorola's VME bus-compatible board-level microcomputers that take you gracefully into tomorrow.

Introduced by Motorola and other major international MPU manufacturers just three years ago, VMEbus is rapidly becoming the microsystem bus standard of the '80s. VMEbus-compatible products are now in wide use in industrial process control, image processing, engineering workstations, digital network communications, and many other demanding applications.

The new standard for 16- and 32-bit applications.

Over 100 manufacturers offer more than 500 VMEbus-based hardware and software products, and VMEbus is being formally standardized for worldwide usage by both IEEE (P1014) and the International Electrotechnical Committee.

Rugged and reliable.

The VMEbus employs Eurocard mechanical standards with dual 96-pin/socket connectors in convenient, modular, single and double card formats. The high-performance VMEbus has full 32-bit address and data paths, and a clean arbitration scheme for multiprocessor applications.

True multiprocessing versatility.

With the VMEbus, you have no limit on the number or types of processors you can use. You can add as many bus masters as you need, when you need them...and you can mix 8-, 16- and 32-bit processors in the VMEbus backplane. It operates asynchronously at high speed, providing seven interrupt and four bus arbitration priority levels for total flexibility. Couple its multiprocessing capability with its reliability and integrity features, its multiple sourcing and its 28-megabytes-per-second performance and you see why it's today's international bus of choice.

The logical extension: VME system architecture.

Two supporting VME bus structures have been recently announced by Motorola and other suppliers: VMXbus, a high-speed memory expansion bus, and VMSbus, a self-arbitrating high-speed serial bus. With VMEbus, these two new buses expand the total VME system architecture. These specifications will be expanded throughout 1984 to meet growing demand, and products will be available soon to take advantage of these new architectural features.

I/O Channel allows even greater flexibility.

Unique I/O Channel provides modular I/O expansion on a local processor bus. It permits interconnection of slower peripherals (up to two megabytes per second) directly with their respective processor, freeing the VMEbus to handle simultaneous high-speed data exchange and multiprocessor activities requiring up to seven million, 32-bit data transfers each second. You can choose from a variety of I/O Channel-compatible modules available today to meet widespread requirements for analog conversion, discrete I/O, parallel and serial, plus mass storage I/O.

VME modules give you M68000 performance.

While not limited to M68000-based systems, the VMEbus and I/O Channel are ideal complements for any application employing the high performance MC68000 MPU. A complete line of M68000 family-based VME modules is already available and an aggressive program for rapid expansion is in place with a full 32-bit MC68020 processor board soon to be available.

VME modules are high performance building blocks, ideal for expanding and customizing Motorola's VME/10 OEM Microcomputer System. Add system software, such as our VERSAdos® Operating System, and you have a totally compatible environment for controlling multiple tasks in real time with minimal design and programming.

VMEbus: graceful growth and Motorola expertise.

VMEbus clearly offers a graceful growth path to 32-bit systems while it can be used just as readily on today's 8- and 16-bit systems. Add Motorola's expertise, proven products, training and service support, and you can have the right choice today and for your future in VME modules.

Write Motorola Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036.
If you need tape controllers and couplers for VAX, Unibus and QBus systems, you've come to the right ad. Emulex offers one of the industry's most complete selections.

**FOR VAX SYSTEMS.**

Our new TC7000 is a good example of the kind of performance you get with Emulex. This single-board controller lets you move up to the higher densities and transfer rates of state-of-the-art GCR transports. One TC7000 can handle up to four STC-type transports or eight reel-to-reel units with Pertec-type interfaces. And you can choose from three tape densities: 800-bpi NRZI, 1600-bpi PE or 6250-bpi GCR.

**FOR UNIBUS SYSTEMS.**

Our TC11 emulates the basic DEC TM11 controller. It works with up to four industry-standard tape drives with densities to 1600 bpi and speeds up to 125 ips.

Unibus users will also appreciate the TC12. This single-board TS11-compatible coupler handles industry-standard formatted Pertec-type ½” tape transport, including conventional NRZI/PE start/stop and 800/1600/3200-bpi streaming tape drives.

The new TC15 is another TS11-compatible tape coupler that allows you to interface the CDC Sentinel ¼” streaming tape drive. And it features software transparency and standard operating system support on your Unibus system.

Last, but not least, is the TC13. This universal tape coupler works across the Unibus of PDP-11 and VAX-11 CPUs. It handles industry-standard ½” tape transports, including conventional start/stop, streaming and the new generation of GCR units.

**FOR QBUS SYSTEMS.**

The TC02 has long been an Emulex favorite. This TS11-
compatible tape coupler works with all 800/1600/3200-bpi formatters at speeds from 12.5 to 125 ips.

Another TS11-compatible coupler is our new TC05. It allows you to interface CDC Sentinel ¼" streaming tape drives without using special streaming software.

And don't overlook the TC01. TU10/TM11-compatible, it handles as many as four dual-density 800/1600-bpi ½" transports at up to 75 ips.

NEW PACKAGED SUBSYSTEMS.

Also available for QBus and Unibus users are two packaged subsystems.

Vault™ is a ¼" streaming tape that gives you up to 70 MBytes of storage.

Medley™ is a packaged subsystem that includes either a 35 or 110-MByte formatted 5¼" Winchester disk drive and a ¼" streaming tape drive with 70 MBytes of backup storage capacity.

GET YOUR TAPE PROBLEMS UNDER CONTROL.

Stick with Emulex. Call us toll-free at (800) 854-7112. In California, (714) 662-5600. Or write Emulex Corporation, 3545 Harbor Blvd., P.O. Box 6725, Costa Mesa, CA 92626.

EMULEX
The genuine alternative.
until now, array processors have filled an important, but restricted, niche in the computing world. Analogic's AP500 has changed that. Because of its unique combination of flexibility, performance, and reasonable cost, the AP500 opens a vast number of computationally-intensive problems to array-processing power.

THE ORIGIN OF THE SPECIES
As array processors have evolved, they have proven their worth in specialized, dedicated operations. In fact, Analogic's involvement with these devices started with such an application—a key subsystem in our invention of the first CAT-scan instant-image processor.

Building on this foundation, our engineers then developed the AP400 Array Processor, whose patented architecture set new standards for cost-efficient computing performance. The enthusiastic acceptance of the AP400 has resulted in one of the largest installed bases of any array processor—and continues today.

Now, the AP500 is here. It does not replace the AP400, rather it offers the user a new range of performance options for tackling increasingly complex problems in computer modelling, imaging, and design. With the AP500, state-of-the-art means more than computing speed. In continuing the tradition of cost-effective computing performance and innovative design, our engineers have even given the AP500 standalone capability.

THE NATURAL SELECTION
The AP500 meets or exceeds the performance characteristics of comparable array processors at 25% to 50% of their cost. It performs a 1024 pt. complex FFT in 4.68 ms, and a 50 X 50 matrix inversion in only 72 ms. Its other performance specs are equally impressive.

With 4 Mbyte of data memory, 384 kbyte of program memory, and high-speed bidirectional I/O capability, the AP500 can form the heart of a high-power computing workstation. Its on-board co-processor means that it can even operate independently of a host computer for remote operations or applications which demand complex communication procedures, such as adding data block identifiers or handling packet protocols with incoming data.

We want to tell you more about using the AP500 to solve your problems. Just call Analogic's Computing Systems Group at 1-800-237-1011

Find out why the AP500 is...

THE NATURAL SELECTION
This past year in computers, peripherals, ICs, data communications, or whatever aspect of computer systems you may be interested in was just about the same as past years—there was significant activity just about everywhere. In the heady realm of mainframes, IBM broke some price/performance records coming out with a system aimed at the 32-bit scientific market that provides a MIPS for about $200,000. Moving a step down in size, minicomputers held their own against the onslaught of microcomputers and even took on some mainframe class machines. That's happening because mini designers are using VLSI technology to boost speed and cut costs. Those same advances in VLSI have resulted in the emergence of multiple processor systems and fault-tolerant machines.

Powerful computers demand lots of memory and micro floppy drives reached the storage capacities typical for 8-in. drives only recently. But, perhaps the biggest news in mass storage was that optical storage systems finally became a commercial reality. Exotic technologies are also having an impact in other computer peripheral areas. In printers, for example, several ion deposition units entered competition with laser printers. More ink-jet units appeared as competition for conventional and magnetographic printers. Along with all this printer technology, more companies developed controllers and interfaces that can customize printer systems for specific applications. One benefit of this "modular" approach is that printers can be made to act as high quality test-and-graphics printers.

More powerful minicomputers, smaller microcomputers, and custom printers are only some of the fallout from continuing development in VLSI technology. The first full 32-bit micros were introduced by National Semiconductor, NCR, and Motorola. Further increases in density for dynamic RAMs with 256-Kbit parts, special-purpose memories for high performance video RAMs, EPROMs edging up to half-megabyte levels, and EEPROMs reaching 64 kbits also made headlines. In addition, this year unquestionably put CMOS in the mainstream of microprocessor, memory, and semicustom IC technologies.

Setting the data link issue for local area networks was perhaps the major development in data communications. It was generally agreed that specific data links are better suited to some applications than others. For example, the Ethernet baseband works best for office environments, and token passing is best for factory environments. Part of the settling down is clearly attributed to the corporate giants, IBM and AT&T, backing LAN schemes. Though the data link level issues are being resolved, much remains to be done at the higher levels of the ISO model. In short, a "protocol wars" seems to be brewing.

In addition to the stability developing in data communication standards, other software standards are sorting themselves out. In the computer graphics industry some rough outlines of the standards and their functions have been established although considerable differences of opinion still exist. NAPLPS and IGES are the official national standards, with others, including GKS and VDM, under development. In the area of operating systems, AT&T launched a major campaign to establish Unix System V as a de facto standard and the IEEE has written a standard operating interface that allows application programs to communicate with diverse operating systems. But, with the minimal rules established by the standard and the number of operating systems in place, how effective this standard will be is anybody's guess.
One look at a Canon floppy disk drive — and hearing its silence while seeking — tells you it's made by masters in the art of designing and manufacturing ultraprecise miniature mechanisms.

A second look would reveal some unique features:

- Pushbutton clamping: disk is clamped — and ejected 10 to 20 mm — by pushing the same button, which is locked while the heads are loaded. Steel belt head positioning, for outstanding accuracy. Soft landing mechanism in the head loading system, and thin R/W heads (tested beyond 10 million taps), to minimize head and media wear.

Canon drives. More flexible up front.

Our drives are available with the bezels shown — or with no bezel at all, so that you can determine your own packaging design.

Canon drives were designed originally for 96 TPI; the 48 TPI versions therefore have that added reliability.

<table>
<thead>
<tr>
<th>Single Drives</th>
<th>Dual Drives</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDD 221: 96 TPI, double sided/density, 1 Mbyte*</td>
<td>MDD 423: 96 TPI, double sided/density, 2 Mbyte.</td>
</tr>
<tr>
<td>MDD 211: 48 TPI, double sided/density, .5 Mbyte.*</td>
<td>MDD 413: 48 TPI, double sided/density, 1 Mbyte.</td>
</tr>
</tbody>
</table>

Let Lee Heller tell you more. Call him at (516) 488-6700, Ext. 4958. Or write to him at Canon U.S.A., Inc., Disk Drive Division, One Canon Plaza, Lake Success, NY 11042.

Canon drives. More flexible up front.

Our drives are available with the bezels shown — or with no bezel at all, so that you can determine your own packaging design.

33.5 mm bezel

Standard half-height bezel

Dual drive: Standard 2/3 height (57.5 mm) bezel

Dual drive: Standard full height bezel

* Recognized under the Component Program of Underwriters Laboratories Inc.
MULTIPLE CPUs AND MORE MEMORY DEFINE NEXT GENERATION

With more than one processor, systems can make substantial gains in computational power. But the extra power and the extra data handled call for higher capacity mass storage.

by Peg Killmon, Senior Editor

Multiple processor systems are leading the way to the next generation of computers. In fault-tolerant systems, multiple processors ensure that valuable data will not be compromised when a system component fails. In general-purpose machines, such processors provide the raw power to plow through problem after problem.

The computational power of these machines creates volumes of data. To keep up with expanding needs, storage systems use optical recording techniques. Mass storage systems that are based on these principles fit into the memory hierarchy between tapes and disks.

Supercomputers head the pack as the fastest and biggest computers. These behemoths attack complex scientific problems involving enormous arrays of data and incredibly complex calculations. Found mostly at government installations or laboratories doing government work—few others can foot the bill—their failings are well known. Such demands have spawned cooperative efforts to develop fifth-generation computers. As these efforts stimulate interest in artificial intelligence and knowledge-based systems, they pave the way to the future.

At the supercomputer level, the Japanese are mounting a severe challenge to U.S. domination. Both Hitachi and Fujitsu have already invaded the U.S. market, under the aegis of Amdahl (Sunnyvale, Calif) and National Advanced Systems (Mountain View, Calif), respectively. Cray Research (Mendota Heights, Minn), trying to protect its leading position in the field, hopes to fend off the invasion with its Cray-2, a super-class machine still under development. In the interim, design changes to its X-MP now include dual-processor CPUs with 2 or 4 million words of main memory that are half as big and half as power hungry as their predecessors. A four-processor system that offers performance rated at 10 times that of the Cray-1, the X-MP/48 handles 8 million words of main memory.

Control Data Corp (Minneapolis, Minn), ceding supercomputer development efforts to a subsidiary, has formed ETA Systems (St Paul, Minn) to exert a concerted effort on its high end Cyber series.
A look at the price/performance curves for current IBM processors allows prediction of where next-generation machines fit in.

machines. Recent Cyber series machines have advanced the technology with a high level processor on the mainframe level and several entries that qualify as superminicomputers in the Cyber 180 series.

Machines in this series, headed up by the 990, use a multistate architecture. By allowing two operating systems to run in the same memory and CPU simultaneously, Cyber 180 series machines not only provide an upgrade path over a 1 to 60 times performance range, but seemingly conquer software migration problems as well.

The Cyber 180 system can run existing applications under the existing Network Operating System (NOS) while new applications are developed under the new Network Operating System/Virtual Environment (NOS/VE). This provides a migration path, while providing increased performance for old applications. Machines of this class use advanced ECL technology and multiple processors to handle subsidiary tasks, similar to the supercomputers that typify the state of the art.

**Breaking price/performance barriers**

Announced in late 1983, two processors in IBM's 4300 series are exerting a tremendous influence on computers of all kinds. This impact is one of performance and price. The 4381 takes on mainframe manufacturers with its 2- to 3-million instructions per second (MIPS) performance levels. This machine has up to 4 MIPS expected in scientific applications and is priced in the $500,000 to $600,000 range. The 4361 is targeted directly at those dominating the 32-bit scientific market, and runs under MVS to provide performance levels close to 1 MIPS. It prices out at between $150,000 and $275,000.

With a price/performance ratio at about $200,000/MIPS for these machines, IBM has broken new barriers. The significance of this price/performance ratio can be appreciated by comparing it to the 4300 series machines introduced at $400,000/MIPS. In addition, IBM's next series may well be introduced at a $100,000/MIPS price/performance level.

While last year's prognosticators would have buried the minicomputers, these machines have instead shown remarkable resilience and tenacity, holding their own against the onslaught on microcomputers. Recent entries in this performance and cost class are not only holding the line, but offer serious competition for some mainframe class machines. What has occurred, and what will occur, on the minicomputer level in essence takes two different directions.

To build speed and cut costs, minicomputer designers are turning to increased use of VLSI. New machines display a greater number of functions built into gate arrays. With more functions supplied by each board, higher reliability is attained, and costs are kept down.

High level integration techniques have provided us with high level machines such as Harris Corp's (Melbourne, Fla) H1000 as well as Data General's (Westboro, Mass) MV/10000. On the other end of the performance spectrum, integration has been used to cut the costs in machines such as Data General's MV/4000 and Harris Corp's H60.

A totally different direction may be forming with research reportedly underway on Reduced Instruction Set Computer (RISC) machines. Brought to public attention in Pyramid Technology's (Mountain View, Calif) 90X, this concept may lead to high performance systems at dramatically decreased costs. Two projects rumored to be underway at DEC—code named Titan and Nautilus—would put high end computer performance on a single chip using RISC
technology. Other entrants in the field that serve as pointers to the future are machines designed specifically to run artificial intelligence languages.

Latest in this area is a desktop system from Texas Instruments (Austin, Tex) called Explorer. The 32-bit processor used to handle symbolic structures in this machine is designed with 16-K, 56-bit words of writable control store, microprogrammed for Lisp processing. The 32-bit NuBus with 37.5-Mbyte/s bandwidth and a 32-bit local bus provide rapid exchange of information among processors and memory.

LISP Machines, Inc's (Culver City, Calif) Lambda systems can be configured with up to four coprocessors (two Lisp and one 68010/Unix or four Lisp) on a multiprocessor bus. With the Unix processor, intelligence can be added to a Unix package placed under supervision of a Lisp program, or data acquisition and numeric processing can be handled.

Symbolics, Inc (Cambridge, Mass) in its second-generation Symbolic 3670 and 3640 workstations has cut the cost of symbolic processing. The 3670 incorporates a tagged memory architecture and a stacked-oriented architecture with demand-paged virtual memory in a fully expandable symbolic processing system. The 3640, a dedicated single-user workstation, uses the same processor as the 3670 but supplies less disk and main memory capability. In a standard configuration with a 2-Mbyte RAM and 140-Mbyte disk, the 3640 is priced at $69,000.

**Multiprocessor micros take on minicomputers**

With the power of current 16-bit microprocessors, multiple processor machines are making a dent in the traditional minicomputer niche. With the 32-bit microprocessors finally becoming available, multiple processor machines will cut an even wider swath.

Among the multiple microcomputer systems new to the market, Logical MicroComputer Co's (Chicago, Ill) MegaMicros offer a challenge to traditional superminicomputers. These systems are based on National Semiconductor's (Santa Clara, Calif) NS16032 microprocessor and use demand-paged virtual memory in hardware. They can also use hardware to perform 64-bit double precision floating point arithmetic.

Another new arrival in the multiple microprocessor arena is the model 1124 from Areté Systems Corp (San Jose, Calif). Based on dual 68000 processors tightly coupled by a proprietary multithread architecture, Areté Systems claims performance levels 30 percent higher than the VAX-11/780. Four separate buses within the system optimize memory access, interprocessor communications, and data transfers. Up to four 12.5-MHz 68000 processors, each with a 4-Kbyte cache and a memory management unit, provide the processing power. As many as 12 processors act as I/O control processors, providing the potential to process data at rates up to 2.8 MIPS.

Joining the ranks of low cost but powerful processors, the Balance 8000 from Sequent Computer Systems, (Portland, Ore) puts from 2 to 12 microprocessors to work to deliver a performance of up to 5 MIPS. Based on NCR's (Dayton, Ohio) 32-bit NS32032 microprocessor, the system dynamically balances the load, and assigns tasks to run on any idle processor. Although all processors access a single global memory, each processor has its own cache to minimize bus traffic. A global synchronous bus interconnects all processors to all resources.

The power evidenced by microprocessors has taken yet another route—that of fault-tolerant machines. Here, the microprocessor has made these systems available to a much wider variety of applications simply by providing a source of processing power at a price low enough to allow duplication.

Dominated by mainframes, with superminicomputers holding about 9 percent of the fault-tolerant market, potential buyers respond to the lower prices of micro-based machines. But these machines must also provide high performance and high capacity, as well as expandability. Systems filling these needs rely on redundant architectures—and are costly. An added detriment is the high overhead incurred because of the software required and the limitation that this places on performance.

Enmasse Computer Corp (Acton, Mass) plans to counteract these penalties with a 32-bit micro-based design currently under development. This system, targeted for introduction in the first quarter of 1985,
is planned to price out at under $50,000 in basic configurations. Basic to the system is the Link architecture. This architecture forms a high speed network of file processors and application processors. The original hardware can be expanded to support 32 to 768 user terminals without degraded processing speed.

Sequoia Systems, Inc, (Marlboro, Mass) uses a combination of architectural and operating system features in its machines to supply a high level of fault tolerance with a processing capability that ranges from 2.5 to over 50 MIPS. The tightly coupled architecture interconnects up to 64 processor elements and up to 128 memory and I/O elements through dual 80-Mbyte/s system buses. These self-checking elements can be added or taken out of service without interrupting operations.

Continuous operation and data integrity are attained from hardware comparators within each hardware element. Detecting internal faults or errors instantaneously, the affected task is suspended, preventing corruption of data. Detection of an error initiates diagnostic routines that determine what failed, and isolate that element from the system. Automated load balancing eliminates the need for a user to distribute processes among processors.

Going beyond simple fault tolerance, Parallel Computers (Santa Cruz, Calif) aims at fault management in its Parallel 300. The difference is the ease with which repairs can be made. A pair of parallel processing units based on the MC68010 serves as the basis for the redundant architecture. All tasks execute on both processors. Any failures are detected by synchronization logic, which takes the failed processor out of the system. After replacement of the failed component is completed, synchronization is regained automatically.

August Systems, Inc, (Tigard, Ore) has cut the number of internal components in its CS330 to reduce costs and improve performance. Aimed at industrial process control, the fault-tolerant machine uses something called triple modular redundancy to achieve reliability. This technique employs three identical computers to perform all functions simultaneously. Inputs, computations, and outputs are automatically read, validated, and voted on by the three processors. If one fails, the two remaining provide continuous correct operation.

Each control computer board includes an 8086-2 microprocessor, and 8087-2 coprocessor with up to 1 Mbyte of RAM. Incoming signals are triplicated and sent to each of the three computer boards through a separate bus. Each computer processes the signal, then reads and compares the data obtained with that of the other two. If one disagrees, the other two remove its output from the system.

The power of microprocessors has also brought about the possibility of a complete system at the board level. A prime example is Intel's (Santa Clara, Calif) ISBC 186/03 series that puts processor, memory, memory management, terminal controllers, and storage peripheral controllers on the same board. Based on the 16-bit 80186, the board replaces several conventional boards while offering faster processing speeds, lower costs, and reduced power requirements. By incorporating the 80130 operating system firmware, the board provides the power of a real-time executive as well as timers and programmable interrupt control.

Matching data storage needs

Storage devices became the center of attention a few years ago as they started to decline in size. They are now part of the proliferating microcomputer systems sitting on individual desks. Over the past several years, every known storage peripheral has gone through the same downscaling process. All of this has occurred while keeping capacities in the same general range. Now a 3½-in. floppy disk drive stores as much data as the 8-in. floppy that was widely used not too long ago. These units are matched by scaled down Winchesters in the 3½-in. form factor that packs in up to 25 Mbytes of data. These sizes are matched by oncoming tape drives that will take care of the archival or backup functions in the 40-Mbyte range. The growing number of arrivals in the tape drive area has been propelled by the growing awareness that a single, totally enclosed disk does not supply adequate protection from data loss.

Meanwhile, optical techniques have finally reached the commercial stage. Optical storage media have long been heralded as a replacement for magnetic tape in archival storage. They will probably find a niche in the storage hierarchy alongside both magnetic tape and magnetic disk devices instead.
No other 8-inch winchester combines this much performance with 330 megabytes of capacity. We've shaved every superfluous gram from the head assembly, and we've used powerful rare-earth magnets in the actuator. The result is an average access time under 18 milliseconds.

We've added SMD or SCSI interfaces. And we've packed it into a sturdy, all-aluminum package that slides easily into a standard 8-inch envelope. Our MV330 is available today. But we're not stopping here. We're well into development of the world's first 660MB 8-inch drive, also with an 18 ms access time. We'll deliver evaluation units of the MV660 in the second quarter of 1985.

We apply only proven technologies to our products, so our production schedules are predictable. And we can deliver—in volume—when we say we will deliver. Just as we've done for 23 years.

Megavault Memories
6431 Independence Avenue, Woodland Hills, CA 91367, (818) 884-7390, (800) 634-2858 OUTSIDE CA

CIRCLE 40
At present, these optical storage devices come in two forms—read only and write once/read mostly. Developed as a follow-on to read only video disks introduced in the late 1970s, documentation storage devices based on read only technology can maintain 10,000 pages of information on 12-in. disks and access it in a half-second. Based on digital recording techniques derived from audio recording using pulse code modulation concepts, read only devices are also becoming common. Prerecorded 4.7-in. disks for use in these devices supply storage for 550 Mbytes and allow access within a second. Called CD-ROMs, devices such as these will probably find ready application as software distribution devices and for infrequently updated but widely dispersed data bases.

With this technique, optical memories come more in line with typical online data storage needs. The ability to write online makes these units amenable to database applications that require updating. Alcatel-Thomson's Optical Disc Div (El Segundo, Calif) aims to supplement magnetic devices with its Gigadisc GD1001. With data recorded on an 11-in. diameter laser sensitive optical disk, 1 Gbyte of formatted data can be stored on a single recording surface. Each surface of the disk is preformatted into 40,000 tracks with 25 sectors per track, to allow rapid random access of data. Shugart Corp's Optimem Div (Sunnyvale, Calif) supplies a storage system based on a 12-in. optical disk written on one surface. A similar unit from Optical Storage International (Santa Clara, Calif) matches this capacity. Both hope to gain acceptance in computer systems by supplying a Small Computer System Interface (SCSI).

Low cost optical disk-based document filing systems coming online include Reference Technology's (Boulder, Colo) CLASIX. This unit is based on prerecorded optical disks called DataPlates. These disks are loaded into a DataDrive series 2000 to be read. Designed specifically for use as a computer peripheral, the unit uses the SCSI interface and provides an average access time of 151 ns. LaserData (Cambridge, Mass) based its system on a standard video disk player to provide lower cost. It trades off cost, however, for both capacity (800 Mbytes/side) and access time (1.5 to 3 s).

A jukebox system, FileNet Corp's (Costa Mesa, Calif) OSAR consists of one to four optical storage drives, a robot picker arm, and up to 64 optical disks. Average access time for data on an already mounted disk is 200 ms. If the disk must first be mounted, access time increases to 8 s.

R&D efforts continue on the erasable optical media that have become critical to widespread acceptance in mainstream recording applications. Just when they will become available is still up in the air. The irreversible nature of the optical media currently available, however, makes the technology particularly valuable where assurance is needed that data has not been falsified. Despite their potential for storing masses of data, optical recording devices remain several steps away from filling most online data storage requirements. There are lots of alternatives, however, as magnetic recording devices push to close the gap between the theoretical and practical limits of their technology.

**Magnetic storage moves ahead**

Floppy disk drives, the old standby for all small systems, witnessed numerous half-height entrants in the 5½-in. form factor. Designed into the majority of small systems, these units are moving up from their previous 520-Kbyte limitations to a new standard at 1.2 Mbytes. Hot on the heels of these units are increasing numbers of 3½-in. single-sided floppy drives storing 0.5 Mbytes. The size and packaging issues that clouded the future of these sub 4-in. drives seem to have been resolved by the major design wins achieved by Sony Corp (Park Ridge, NJ) and its hardshelled 3½-in. media and drive. The challenge of reliably recording on both sides of the media to bring capacity up to the promised 1 Mbyte remains unresolved, however.

Winchester drives in the 5½-in. form factor have remained in the 5- to 180-Mbyte capacity range, while incremental increases appeared in 8-in. units to bring them up to the 380-Mbyte range. Boosted by the increasing complexity of software available for desktop computer systems, units storing 20...
Harris 60 uses VLSI/LSI circuits and custom gate arrays that have over 8000 gates each. These, along with 256-Kbit RAMs used in the memory system, decrease bulk and cut costs.

Mbytes in a half-height 5¼-in. form factor account for most entrants in the field. These came from Microscience International (Mountain View, Calif) and Cogito Systems (San Jose, Calif), among others. At present, 3½-in. Winchester drives hold the spotlight with units coming in with 5- and 10-Mbyte capacities. Designers should have 20 to 30 units of this kind to choose from within the year.

Tape cartridges also get involved

This frenzy of activity in disk-based storage devices is complemented by similar action in tape. While reel-to-reel drives remain the mainstays of backup systems dedicated to large mainframe and minicomputer systems, IBM's half-inch tape cartridge is bound to cause some defections.

Serving as backup devices for 5¼-in. disk drives, quarter-inch streaming cartridge tape drives benefit from the increased involvement of MIS directors in the specification of desktop computer systems. These devices, supplied by Archive Corp (Costa Mesa, Calif), Data Electronics, Inc (San Diego, Calif), and Tandon Corp (Chatsworth, Calif) among many others, offer the low cost necessary for use with systems such as these. To win further acceptance for these drives, Cipher Data (San Diego) and Tandon Corp et al have provided a floppy-like interface. By taking advantage of the already existing disk controller, this interface is helping to keep costs down.

Supplying the backup needs of more capacious disk drives used with larger multi-user systems, half-inch tape cartridges from Rosscomp (Cerritos, Calif) and MegaTape (Duarte, Calif) store from 200 to 500 Mbytes on a single reel. Design differences have limited their acceptance, however. With standardization, cartridges can make a major impact on reel-to-reel tape drives.

Considerable new life was breathed into magnetic tape with IBM's introduction of the 3480 cartridge tape drive. While not the first to be devised, this unit should force a standard in the tape industry. And, although it can currently store 200 Mbytes on a single 4- x 5-in. reel of half-inch tape, it does not seriously strain the limits of tape technology. Contact recording with thin-film heads on chromium dioxide-coated tape should have theoretical limits in the 120,000 flux reversal per inch range. In fact, the drive as introduced records a modest 38,000 bits/in.

Equally important is the high level of intelligence and the large buffer that the unit provides. The provision for intelligence also guarantees continuous streaming, bringing the debate over streaming versus start/stop recording techniques to a screeching halt.

The provision of intelligence within the drive itself is also a debatable issue. The trend toward higher and higher densities in smaller and smaller packages has created the need to manage many disk functions within the drive itself. Another factor is the growing desire to offload disk handling functions from the CPU to gain optimum performance.

As increasing densities outgrow the capabilities of standard oxide media, plated or sputtered media will come into wider use. These media have an inherently greater defect rate that is intensified by the increased bit density that they provide. This exponentially expands the problem of defect mapping and the overhead required.

For these reasons, drive manufacturers and system designers agree that more intelligence should be placed at the drive level. Proponents of this theory include Shugart Corp (Sunnyvale, Calif) with its series 700S; Seagate Technology (Scotts Valley, Calif), which supplies its 8100 with an integrated controller; and Xebec Corp (Sunnyvale, Calif), which integrates the controller with the drive in its Owl series.

Another trend based on the same forces that are driving manufacturers to integrate controllers and drives is the increase in the number of traditional controller and drive manufacturers entering the sub-system business. Having reached what may be saturation levels in the disk drive industry, skeptics look for the shakeout. But more optimistic industry watchers note that for every contestant that goes belly up in the field, two more enter the fray.
When you want the best of both worlds in graphics, we’ll be there.

Now you can shape the future in black-and-white or brilliant color...at prices that are really down to earth.

Qume’s two new terminals provide powerful graphics capabilities for a multitude of engineering, scientific, and business decision-support applications. They’re worlds apart from other graphics terminals, with the latest in people-pleasing ergonomics: space-saving design, a detached, low-profile keyboard, and a full tilt-and-swivel display.

When you’re ready for the beauty and precision of color graphics, our new QVT 511GX™ terminal is the ideal choice. For much less cost than ever before, it provides flicker-free, non-interlaced raster scan graphics, with a selection of up to eight colors from a palette of 64. It’s fully compatible with the Tektronix 4105 and accepts all of its software, including PLOT 10 packages. The QVT 511GX can also be used in Tektronix 4010, 4100 and 4110 series environments, and works beautifully with the Tektronix 4695 color graphics copier. What’s more, it conforms to both ANSI X3.64 and ISO 6429 protocols for text editing. A mouse device is standard equipment on the QVT 511GX.
Qume's new QVT 311GX™ monochrome graphics terminal provides full compatibility with both Digital's VT 125 and Tektronix® 4010/4014 series, at a price substantially lower than either! It's the first terminal that gives you the mobility to draw on an entire universe of graphics software—both PLOT 10 and ReGIS—plus full ANSI text-editing capabilities. It provides full bit-mapped graphics on a 14" non-glare white phosphor screen, with four shades of gray. And an optional mouse device is available to provide complete flexibility in graphics editing.

These graphics terminals measure up to Qume's exceptional standards for performance, quality control, and reliability. What's more, they're backed by our experience and resources as an ITT company. So wherever your imagination may take you, you know we'll be there with a dazzling display of technical support.

For more information about these and other Qume graphics and alphanumeric terminals, or our full line of daisywheel printers and disk drives, call (800) 223-2479. Or write Qume Corporation, 2350 Qume Drive, San Jose, CA 95131.
Superminis renew battle for top ranking

The flurry of recently released 32-bit minicomputers dampens rumors that micros have taken over the minicomputer world. Some say this renewed vitality stems from recognition of the need for an intermediary in the micro-to-mainframe link. Others maintain that minicomputers have always occupied a special niche because of their superior price/performance ratios, as well as their interactive natures.

Heading for top ranking in the supermini field, Gould extends its Concept 32 family with the addition of the 32/97xx, and Digital Equipment Corp puts together a machine that supplies more raw power than the familiar VAX-11/780. Meanwhile, Harris Corp extends its 48-bit line with the entry level H60, and Modular Computer Systems Inc joins the 32-bit ranks with its Classic 32/85. In addition, AT&T launches its long-awaited line of mini and supermini machines.

Harris Corp's H60 has a 48-bit CPU, which is contained on only two boards. The 256-Kbit RAM allows 6 Mbytes of memory to reside on a single board, while retaining all standard error detection, error correction, and diagnostic features. The optional single board integrated scientific arithmetic unit (ISAU) hardware processor supplies a 50 percent increase in floating point performance over equivalent software routines. The ISAU contains 900 fewer ICs than the previous 5-board implementation, a reduction achieved through heavy use of VLSI and custom gate arrays containing more than 8000 gates.

Aiming for a similar sized box, Gould fielded the PowerNode 6000 series. Composed initially of PowerNode 6030, 6050, and 6080, the series' performance is rated from 1.5 to 3 times that of the 11/780.

The supermini architecture of the high speed TTL CPU accommodates a 32-Kbyte, 2-way set associative cache memory. This memory provides 150-ns effective access time. Virtual addressing for up to 16 Mbytes, in conjunction with demand-paged hardware memory management, allows handling of large programs.

The Classic 32/85 marks Modular Computer's first venture into the high performance 32-bit world. With the CPU's effective cycle time of 100 ns and extended microinstruction word length that allows parallel internal operation, Modcomp leaves its traditional 16-bit realm. Aimed at answering needs for realtime response, this machine provides rapid movement between priority-based tasks with extremely fast context switching.

Gould's high end contribution to superminicomputer class machines supplies all the performance of previous Concept 32 systems, plus 16-Mbyte task addressing capability and modular performance enhancements. Moreover, in its basic configuration (with CPU, 4 Mbytes of main memory, and 32 Kbytes of cache memory), the 32/9705 provides performance rated at up to 4.67 million instructions per second (MIPS).

The long-awaited arrival of AT&T's promised contributions to the superminicomputer world lets established vendors breathe a sigh of relief. While extensions to the family promise significantly increased performance, the three mini level systems, the 3B20S, the 3B20A, and the 3B20D use readily available technology.

These systems use bit-slice bipolar technology and 64-Kbit RAM. The 3B20S architecture relies on programmable micro store with capacity for...
8 Kbytes of 64-bit long instructions as well as cache memory, to attain speeds of 1 MIPS. With 8 Kbytes of cache enabled, the CPU can access its maximum 12-Mbyte memory in a 400-ns effective access time. The single processor 3B20S machine that supports up to 100 users and performs at a rate of roughly 1 MIPS grows into a 3B20A attached processor system that nearly doubles performance. Rated at 1.8 MIPS, the 3B20A uses parallel processing, with both processors performing operating system calls independently. The unit supports 50 to 180 users and costs only 30 percent more than the 3B20S system.

The 3B20D is a dual processor unit that provides fault-tolerant performance. To supply high reliability (minimum downtime), one processor acts as a hot standby for use only when the other malfunctions. This unit runs the Unix realtime reliable (RTR) operating system to provide its fault-tolerant features within a real-time environment.

To stay competitive, DEC has introduced a new VAX, not the anticipated "Venus," but an adequate extension to the line. Along with this extension come promises that further additions will be made later this year. The new VAX-11/785 provides performance 50 to 70 percent greater than the 11/780, bringing it up to the 1.7-MIPS range. Improved circuit technology and internal performance enhancements in the traditional VAX architecture provide increased power. Improvements include implementation of the CPU from high speed advanced Schottky circuits, larger cache memory, new floating point accelerators, and writable control store for microprogram instructions.

In spite of all this activity, the performance improvements displayed by these machines are marked more by evolution than revolution, and may disappoint those looking for great strides forward. However, recognizing that these incremental achievements were enabled through simple circuit tweaking makes speculation about future advances even more exciting.

Fault-tolerant systems deal with increased loads

Moving away from batch processing central computer systems, the transaction processing market has grown by leaps and bounds. To ensure continued operation of both the systems and the links, fault-tolerant systems came into being.

Tandem Computers was not only the first to recognize these needs—and supply a method of preventing a single failure from stopping the system—but the fastest in responding to increased demands. Tandem's recent upgrade, the NonStop TXP, builds on 32-bit minicomputer technology to overcome the limitations of systems based on 16-bit processors. Tandem's architecture depends on total redundancy. Multiple processors, dual-bus communications, dual-ported controllers, and multiple power supplies are inherent.

All processors independently process different applications, instructions, and I/O operations in parallel.

(continued on page 94)
Fault-tolerant systems
(continued from page 93)

However, if a module or data path fails, its counterpart automatically takes over to complete work in progress. The faulty part can be replaced or repaired without shutting down the system.

Each processor module is a 32-bit computer with a 32-bit native addressing mode and a 64-bit path to main memory. Each processor has its own 64-Kbyte hardware cache memory, and each can address 1 Gbyte of virtual memory.

From 2 to 16 processors are accommodated in a single system. From 2 to 14 systems are linked through a 4-Mbyte/s fault-tolerant fiber optic interface to form a local network. Geographic dispersion is handled through networking software.

The system's 64/32/dual 16-bit design allows application programs written for any NonStop system to run on the TXP. Transfer requires no changes in code and results in two to three times greater throughput.

Traditional minicomputer vendors have also recognized the potential to expand into this market. Digital Equipment Corp offers a VAXcluster that uses multiple VAX processors and intelligent storage subsystems connected through a star coupler. This enables all components to function as a single system. Serving as the basis for the system, the star coupler connects eight nodes through computer interconnect bus cables. To provide redundant 70-Mbit/s data paths, each bus consists of two transmit and two receive cables.

Processors connect to the bus through intelligent controllers. The interface uses whatever path is available. This enables high throughput to be achieved when both are available. It also allows one path to handle all traffic if one becomes unavailable. All traffic is automatically shifted to the available path when one path is unavailable.

Attempting to outgun Tandem, Perkin-Elmer's Data System's group has put its 3200 series machines together with database software to form what it calls the Resilient system.
IF YOU THINK
THAT SIGNETICS
ONLY MAKES RUN-OF-THE-MILL
PRODUCTS, IT'S TIME
YOU TURNED THE
PAGE.
A VERY FAST UPDATE ON MOS ROM DEVELOPMENTS.

We have nine different 150ns MOS ROM circuits—from 16K to 256K.
Personal computer benefits from 80286, networking, and software

Compatible with most IBM PC hardware and software, the 80286-based PC AT is available in two versions. The base model provides 256 Kbytes of memory, flexible disk drive, fixed-disk and drive adapter, and seven I/O expansion slots. The enhanced version has 512 Kbytes of memory, flexible disk drive, 20-Mbyte fixed-disk drive, fixed-disk and diskette adapter, serial/parallel adapter, and six I/O expansion slots. The AT requires a video display adapter and display output device.

The system unit holds the 80286 and provides a 6.0-MHz clock speed with 24-bit address and 16-bit data path. The internal 64-Kbyte ROM has 150-ns access time and 355-ns cycle time. The keyboard has 84 keys, along with the thoughtful addition of caps lock, number lock, and scroll lock indicators.

The diskette drive is a half-height 5¼-in. double-sided drive with 1.2 Mbytes of storage capacity. Standard in both AT models, a second drive of this type can be installed in the system unit. Both drives use the same fixed-disk and diskette drive adapter. The high capacity drive can read disks in 160/180-Kbyte, 320/360-Kbyte, and 1.2-Mbyte mode.

In the base model, the 20-Mbyte fixed-disk drive can be the first or second fixed-drive; in the enhanced model it is the second drive. It is customer installable. With 20 Mbytes, storage has a 40-ms average access time with 512 bytes/sector, 17 sectors/track, and turns at 3573 rpm. Transfer rate is 5 Mbits/s.

Memory options for the AT range from 256 to 512-Kbyte increment expansions. The 256-Kbyte memory module kit allows the base model user to upgrade base memory from 256 to 512 Kbytes. It consists of 18 dynamic RAM modules that plug into existing sockets on the system board. The DRAMs are organized as 128-K x 1-bit, with 16-bit data paths.

With the 128-Kbyte memory expansion option, the base memory of both models expands from 512 to 640 Kbytes. For users requiring support for the 512- to 640-Kbyte address space, the AT is compatible with PCs, XTs, and IBM portables. Performance characteristics are identical to the 256-Kbyte memory module kit.

The 512-Kbyte expansion option allows for 512-Kbyte increment additions to expand above 1 Mbyte of base memory. Expansion slots hold up to five cards for a total of 3 Mbytes of primary storage.

Available operating systems include DOS 3.0, DOS 3.1, and Xenix. The DOS 3.0 configures itself to support six international keyboard versions and provides an enhanced screen dump utility program. A virtual disk feature allows the use of extended memory (above 1 Mbyte). The operating system uses approximately 36 Kbytes of RAM. The DOS 3.1 version provides all DOS 3.0 functions, plus enhancements that support IBM PC Network hardware and software.

The company also offers Xenix (by Microsoft), which is derived from Un.x. It supports single- and multi-user configurations and can run several programs at one time. It supports large memories up to 3 Mbytes via the 80286. Device support includes CPUs, three drives, CRTs, and printers. Optional features include a software development package and a text formatting system.

Topview software is also available. With Topview users can operate several different programs concurrently, switch from one task to another, or view data from several programs using windows—all on a single display screen. A Toolkit includes information on accessing functions from application programs, supporting mouse devices, and creating and using windows.

The low cost broadband PC Network uses standard 75-11 CATV coaxial and connection hardware. The 2-Mbit carrier sense multiple access/collision detection (CSMA/CD) network consists of an adapter, a translation unit, and cabling hardware. The network adapter is a card that connects the PC, XT, AT, and portables to the IBM PC network. The translator unit provides broadband frequency translation, from the return channel to the forward channel, for a passive network.

Price for the base model is $3995 and the enhanced model is $5795. Hardware options range in price from $350 to $1595, with network hardware from $59 to $695. In software, DOS 3.0 costs $65, DOS 3.1 is $65, Xenix is $395, and Topview software is priced at $149. IBM Corp, Entry Systems Division, PO Box 1328, Boca Raton, FL 33432.

Circle 265
While others struggle to get their Ada® compilers past START, ROLM® and Data General have been delivering their validated, production-quality Ada compiler to customers all over the world.

With ROLM and Data General, you will quickly move through the design and development steps because we deliver a validated Ada compiler and more. . . . Our compiler is hosted on the powerful Data General MV series computers and comes with an extensive Ada Development Environment (ADE™) including a selection of tools and utilities such as an Ada Source Level Debugger, Configuration Manager, Ada Pretty Printer, and Ada Library Manager, which will enable you to develop your Ada code quickly and efficiently.

But to win the game you need to deploy your software on a target processor. ROLM understands. . . . We fulfill this requirement with field proven 16- and 32-bit Mil-Spec ROLM processors, real-time deployable operating systems, and Ada target code generators.

From development to deployment—the only complete solution. ROLM and Data General.

One River Oaks Place, M/S 110, San Jose, CA 95134 (408) 942-7875
ROLM GmbH—Am Kronberger Hang 3, D-6231 Schwalbach/TS, West Germany 6196-81039

*Ada is a registered trademark of the U.S. Department of Defense (OUSDRE-AJPO).
**ADE is a trademark of ROLM Corporation
Notebook-sized unit is an all CMOS system

With all the hoopla surrounding the issue of portability in personal computers, design engineers should find professional satisfaction in the fact that an experienced company has introduced the first notebook-sized computer containing more than empty pages. The Hewlett-Packard Personal Computer Group has designed an all-CMOS computer. It features 272 Kbytes of CMOS RAM; the MS-DOS operating system and two popular software programs (Lotus 1-2-3 and the HP MemoMaker) embedded in CMOS RAMs; a 300-baud modem; and a 16-line x 80-char LCD screen—all in a package weighing less than 9 lb (4.08 kg) and costing $2995.

In addition, an 80C86 16-bit processor lets the HP 110 portable run at twice the processing speed of that in the IBM PC. With the Lotus 1-2-3 business software package, which includes a financial spreadsheet, graphics, and file management embedded in ROM, business users can obtain an instant response to financial program operations. To top it off, battery life is good for up to two weeks of normal use before needing a recharge. Data preservation is guaranteed by the battery backup circuitry and monitoring system. This system alerts users when the charge is down to 20 percent, and locks out the keyboard when the battery reaches the 5 percent charge level.

The IBM PC can act as a dumb terminal to the Hewlett-Packard portable. It can dump programs into any IBM PC peripheral via the HP-IL cable and a 5 1/4-in. disk-based program called HP LINK. Although the HP 110 lacks a disk drive, a peripheral 3 1/2-in. disk drive can be purchased for $795. This drive provides an additional 710 Kbytes of data space on double-sided, double-density disks. The HP 9114 disk drive also operates off rechargeable batteries for an average of eight hours. Again, its size is no bigger than a three-ring binder (8 x 11 1/2 x 3 in. or 20 x 29 x 8 cm).

Rounding out the peripheral units for the portable is the company's ThinkJet printer, a quiet ink-jet unit introduced last March, which is the same size as the disk drive, weighs 5 1/2 lb and costs $495. In effect, users can purchase a full system for $4285. This compares favorably with the HP portable's nearest competitors.

To meet the challenge of the company's definition of PC portability—a fully functional, battery-operated computer weighing under 10 lb—the unit uses the Harris 80C86 processor and HP's own RAMs and ROMs, all in CMOS. Coupling these with an LCD that can yield 128 x 480 pixels, bit-mapped graphics, and using long-lived lead-acid D-cell batteries, brought the overall weight to 9 lb (4.08 kg), kept the size at 13 x 10 x 3 in. (33 x 25 x 8 cm), and the power below 1 W. Hewlett-Packard, Personal Computer Group, 19447 Prunetide Ave, Cupertino, CA 95014.

RAM/CPU combination produces potent single-board system

Standard OB68K/MSBC1 equipment includes 256 Kbytes of triple-ported (CPU, Multibus, and local memory bus) RAM with parity. The zero wait-state RAM uses 128-K x 4-bit single inline package chips. Using these chips allows RAM to expand to 512 Kbytes. In addition, the board incorporates the 68000 16/32-bit microprocessor operating at 10 MHz on the Multibus. Optional processors include a 12.5-MHz 68000 and the 68010 virtual memory processor operating at 10 MHz.

When a parity error occurs, a circuit containing a 68230 parallel interface/timer chip identifies the specific RAM bank where the error originated. A 24-bit timer/counter in this chip generates system interrupts. Four JEDEC-style, 28-pin ROM sockets are also provided for monitor, boot, or program PROMs. Total ROM capacity is 128 Kbytes.

The board implements a high speed local memory bus over a P2 connector. This bus is functionally compatible with the Intel iLBX spec. The local bus provides the 68000 with a high speed arbitration-free extension of onboard memory. Total capacity is 16 Mbytes with the addition of four memory boards. The local bus operates in conjunction with Multibus activities and without a significant effect on global memory or peripheral functions.

Two dual-universal synchronous asynchronous receiver/transmitter chips provide a four serial port capacity. These chips handle asynchronous protocols, synchronous byte-oriented
protocols (IBM Bisync), and synchronous bit-oriented protocols (X.25, high level data link control, and synchronous data link control). Two independent baud generators in each chip provide rates of up to 1000 kbaud.

An iSBX expansion connector provides additional I/O. Expansion modules plug in for a wide range of I/O and control options including parallel I/O, serial I/O, floppy disk controller, printer port, IEEE 488 controller, analog I/O fixed/floating point module, or graphics controller.

Seven levels of priority interrupts, one of which is nonmaskable, configure to be bus-vectored or auto-vectored in any combination. All interrupt sources route to seven inputs (also in any combination) via jumper cables.

The board implements full address and bus arbitration for single- and multiprocessor systems, and is compatible with a range of IEEE 796 products. Omnibyte Corp, 245 W Roosevelt Rd, West Chicago, IL 60185.

Full computer packed on a board

Three board-level computers, based on iAPX 186 and 86 microprocessors, provide such full-system capabilities as CPU, operating system functions, peripheral device interfaces, memory, and industry standard software. The iSBC 186/03, 186/78, and 86/35 combine these functions on single 6.75- x 12-in. Multibus PC boards. All run under the latest version of iRMX 86 operating system software.

Based on a 6-MHz, 16-bit CPU (the 80186), the iSBC 186/03 has eight (expandable to 12) 28-pin JEDEC universal memory sites, two I/O expansion connectors, interface for high speed memory expansion, and two programmable serial interfaces (one RS-232-C, the other RS-232-C or RS-422 compatible). It also has 24 programmable I/O lines, configurable as an ANSI small computer interface intelligent peripheral interconnect, as a Centronics parallel printer interface, or for general-purpose I/O. This board contains six programmable timers and 27 levels of vectored interrupt control.

The second computer, the 86/35, is based on an 8086-2 CPU (16-bit with 5- or 8-MHz clock rate). It contains 512 Kbytes of dual-ported read/write memory (expandable to 1 Mbyte with the iSBC 314,512-Kbyte memory expansion Multimodule board), sockets for up to 128 Kbytes of JEDEC 24/28-pin standard memory devices, and two iSBX system expansion connectors. An optional iAPX numeric data processor is also available. This computer also has 24 programmable I/O lines and three programmable 16-bit BCD or binary timers/event counters. Its nine levels of vectored interrupt control are expandable off-board to 65. A programmable synchronous/asynchronous RS-232-C compatible serial interface offers software-selectable baud rates.

Video graphics subsystem 186/78, the third computer board, is also based on an 80186 CPU with 6-MHz clock. It includes an 82720 bit-mapped graphics display controller, and has a programmable 50- or 60-Hz frame rate. Resolution is 1024 x 800 x 1 interlaced or 512 x 512 x 4 noninterlaced; drawing rate is 150,000 pixels/s. Up to 16 colors can be displayed from a 4096-color palette.

One available graphics software interpreter, the iPLP 720, implements the NAPLPS standard; a second, the iVDI 720, is based on the ANSI proposal for virtual device interface. PROM capabilities of both interpreters provide standard graphics support for the iSBC 186/78, or for an iSBX 275 Multimodule board. The system interfaces to either monochrome or color raster-scan display monitors, has eight universal memory sites for local RAM or ROM store, and provides full RS-343 or RS-170 support.

Production units of both the iSBC 186/03 and 86/35 are now available at $1650 and $3495, respectively; engineering samples of the 186/78 sell for $3000. Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051.

Circle 268
Array processor executes algorithms at 5 MFLOPS

When interfaced to a host, the MAP-6420 provides a program-mable peripheral that can offload, from the host, numerical algorithms-executing them several times faster than the host. Software development is Fortran based with highly efficient compiler-generated code and full integration into the host Fortran environment.

An independent control processor and separate system and data memory buses provide internal control capabilities that cause no interference with the processor's numerical computations. Data memory is expandable to 64 Mbytes, and for additional storage, disk subsystems can be used. Address space reaches 1 Gbyte for future memory configurations.

As the computational engine of the 6420, the arithmetic processor (AP) performs algorithms at speeds of up to 5 MFLOPS. The AP is made up of a 32-bit integer/addressing processor unit (IPU) and a 64-bit floating point processor (APU) operating in parallel. To generate addresses fast enough to keep the APU near peak capacity, the IPU was designed as the fastest unit with both an integer adder and multiplier. The IPU also has powerful indirect addressing for efficient handling of sparse matrices and other complex data structures.

Programs for the AP reside in the internal program memories of the IPU and APU. Memory capacity is approximately 2000 lines of Fortran. Larger programs can be split into smaller overlays stored in system memory. These overlays are then loaded into the AP program memories from the array processor as they are needed.

Parallel execution of arithmetic, I/O, and system control through the use of multiple processors and memory systems allows efficient concurrent operation and high performance. The memory system consists of two independent memory buses, a 32-bit system bus, and a 64-bit data bus. Therefore, system control activities on the system bus do not degrade concurrent numerical computations on the data bus. In addition, the memories are not interleaved. Therefore, memory access time is consistently fast and not dependent on address patterns.

The system bus has anywhere from 256 Kbytes to 2 Mbytes of system memory, which stores the SNAP-III operating system, control information, and large user programs. This bus is also used for all interprocessor communication. The data bus contains 4 to 64 Mbytes of data memory for storing arrays, variables, and constants associated with an application program.

Central to the development software on the processor is the MAP Fortran compiler that supports the user's development application libraries. Working together, the machine's architecture and the compiler provide fast, efficient execution of Fortran programs. Parallel units perform integer operations, memory references, and floating point operations in the program while both components optimize their concurrent operation. This approach is in contrast to other array processors whose pipelined architecture handles vector operations and exhibits poor performance unless the program is specifically optimized for the compiler.

All I/O, control, or communication between the host Fortran program and the 6420 is done with commands, declarations, statements, and calls—all familiar to the Fortran programmer. This software system, integrated into the host environment, allows development or conversion of scientific programs and packages to exploit both processor and host power.

The basic configuration includes 4 Mbytes of data memory in a 21-in. rackmountable chassis and is priced at $100,000. The first host interface available was for VAX computers running VMS. CSP, Inc., 40 Linnell Cir, Billerica, MA 01821.

Circle 269

Subset of VAX architecture serves low end of 32-bit market

MicroVAX I extends the VAX product line with CPU performance that averages 35 percent of the VAX 11/780's. The two-board microcomputer implements a subset of the VAX architecture, and retains all the key family elements. These include virtual memory management with address capability of more than 4 Gbytes, sixteen 32-bit general registers, and 32 hardware and software interrupt priority levels.

In addition, all native-mode instructions are provided for byte, word, long-word, quad-word, and single- and double-precision floating point data types. Full memory management performs virtual to physical address translation as well as page protection. The system supports emulation for the entire VAX instruction set, excluding the PDP-11 compatibility mode.

Some instructions that are hardware assisted in other VAX systems are implemented in software. They include both D and H floating point...
instructions, decimal strings, some character strings, and compatibility mode instructions. The central processor resides on two quad-height modules occupying adjacent slots in the Q22 backplane. One module contains a 32-bit data path, a microsequencer, and control store. The second module contains both memory management and cache. It also provides the interface logic for the Q-bus connection to the internal VAX architecture. The system uses standard Q-bus memory modules and performs all data transfers in block mode.

Storage options include a 5 1/4-in., 10-Mbyte RD51 Winchester disk subsystem, and the RX50 dual-floppy diskette drive with a total storage of 800 Kbytes. A 28-Mbyte Winchester disk is also available. The system uses the same compact enclosure as the Micro/PDP-11 computer.

Software packages offer VAX compatibility in development and production environments. VAXELN software, a compatible subsystem to the VMS operating system, allows application development for realtime control and distributed computing. Applications are written in an optimizing native-mode version of Pascal, which can be downline-loaded across network (local or wide area) links, or transferred to target systems by disk or by tape.

The MicroVMS operating system is a VMS system version for the MicroVAX. It comes specially packaged. The MicroVMS still provides the same runtime environment as larger VAX computers. In modular form it allows support for configurations with small secondary storage capacity and reduces the overall system cost.

ULTRIX is based on the Berkeley VM Unix system, which takes advantage of the VAX virtual memory architecture. It offers vendor independence and portability. Prices for the MicroVAX I begin at about $9995 for a diskless, rackmountable unit with 512 Kbytes of memory. With RX50 diskette and RD51 Winchester disk drives in a floor-standing unit, the price is approximately $13,880. Digital Equipment Corp, 10 Main St, Maynard, MA 01754. Circle 270

Unix systems provide long-term solutions with upgradeability

A family of 68000-based systems for 1 to 16 users, the very intelligent Unix system (VIX) offers a 9-slot Multibus card cage (optionally upgradable to 16 slots). Model I has two 5 1/4-in. dual-sided, dual-density disk drives with 1.4-Mbyte capacity combined with 5 1/4-in., 20-Mbyte Winchester drive. Model II has 640-Mbyte disk storage capacity and 20-Mbyte streaming tape drive.

Both models feature UniPlus, a Unix System III operating system derivative with Berkeley enhancements. The enhancements provide a general-purpose Unix system for standalone computing, distributed data processing, and communication. The supported languages include C, Fortran 77, Pascal, Basic Plus, SMC Basic, Macro assembler, and simple assembler.

Using the 8-MHz 16/32 68000 micro with memory protection, the systems have 256 Kbytes of RAM on board (expandable to 1024 Kbytes), interrupt select logic, and an MMU. The Multibus card cage holds the CPU/main memory, main peripheral, RAM, I/O system boards, and mass storage modules.

As a companion to the CPU/memory board, the main peripheral module contains two serial programmable RS-232 interfaces, up to 64 Kbytes of EPROM, and an internal timer. Processor options are accessible via DIP switches.

The RAM memory module offers 512 Kbytes of RAM with error correction, while the mass storage module is a multifunction controller supporting dual-floppy and Winchester disk drives and streamer.

Also available is a series of very intelligent systems combining universal terminal emulation, 8- and 16-bit processing capabilities, as well as CP/M-80 or MS-DOS operating systems. The 8200 VIS series uses the company's intelligent terminals. Both terminals and systems support emulations for IBM 3275/71/77, DEC VT 100/200, and Data General's 410/460. Additional features include an 8- or 10-MHz 68000 with 1024 Kbytes of RAM, 128 Kbytes of EPROM, and 2 Kbytes of EAROM.

Prices range in moderate volume quantities from $10,000 for Model I to $23,000 for the Model II, not including terminals. A VIS, in a typical configuration, is $4350 in moderate volume quantities. Megadata Corp, 35 Orville Dr, Bohemia, NY 11716. Circle 272
Laser-based optical disk drive stores 1 billion bytes

Based on a solid state diode laser, Digital Gigadisc GD 1001 provides a 210-Mbit/in.² (33-Mbit/cm²) recording density and a 4.1-Mbit/s data transfer rate. With three access methods, which are known as random, optimized random, and sequential, the drive allows direct access to any sector in the read or write mode. The drive also allows 3-ms access times within a band.

The unit subassemblies include an optical unit, optical head, linear motor, rotation motor, and a set of logic boards. The optical unit consists of a semiconductor laser module and a photo detector, while the optical head is actuated for both radial and vertical positioning of the laser beam (fine access). The linear motor provides the coarse access by moving the optical head and focusing it on the target track area. The rotation motor, on its axis, includes a disk seating and clamping device. Finally, the logic boards control servomechanisms and disk accesses.

A 12-in. (305-mm) diameter cartridge encased disk eases all handling, storage, loading, and unloading operations. Each disk is preformatted in tracks and sectors. A sector can be directly accessed by its logical address. A spiral track organization allows continuous writing and reading of information streams. Once recorded, a physicochemical process (plastic copies) can entirely replicate a disk in one step.

The powerful automatic error detection and correction feature guarantees effective disk capacity. In addition, it maintains records at the quality level required in data processing environments, even after numerous years in archival storage.

Data-handling software is kept simple since each record is physically located at a programmer-defined address. This eliminates the need to check physical copies of the disk. The user is kept informed on the level of difficulty that the error correction process has met each time a record is read back. This lets the user check file integrity. Thomson-CSF Communications, 360 N Sepulveda Blvd, El Segundo, CA 90245.

Circle 273

Tape drives enhance high performance of GCR with cache technology

The GCR CacheTape line is a family of compact, high performance, group code recording tape drives. The initial member of the family is the model M990, which offers the high performance of GCR coupled with cache technology; the M991 is a higher end version offering these same benefits.

Cache technology is the key element in the drive's design. The high speed solid-state cache memory replaces more costly and less reliable vacuum column and compliance-arm GCR mechanics. Though two-track error correction is usually possible in GCR drives, cache memory allows four-track correction. This results from a bidirectional (forward and reverse) correction scheme. The cache also provides start/stop software compatibility.

Model M990 features a 128-Kbyte cache size and a 450-kbyte/s maximum transfer rate. Maximum block size is 32 Kbytes. Model M991 has a 256-Kbyte cache and a 790-kbyte/s maximum transfer rate. Maximum block size is 64 Kbytes. This model also features downstream erase to eliminate tape repositioning on write error retries.

Both models use the standard Cipher half-inch tape interface for hardware integration. The outboard error (defect) management relieves the host system of performance-limiting tasks including the handling of media defects.

The 6250-bit/in. drives provide up to 180 Mbytes of data storage on a single tape reel—nearly four times the storage capacity of conventional 46-Mbyte phase encoded drives. This lets the M990 support the backup of a 500-Mbyte Winchester disk drive with less than three reels of tape.

The low profile half-inch tape drive measures 14 in., an advantage when space is at a premium. In addition, user-friendly features include a patented front-loading and threading design with understandable, front-panel word displays and service maintenance messages. Cipher Data Products, Inc, 10225 Willow Creek Rd, PO Box 85170, San Diego, CA 92138.

Circle 274
Parallel port included. Standard interface for popular printers.

Five full-length expansion slots for IBM PC/XT compatible option cards. Hard disk machine with 640K, real time clock, three I/O ports and display has two slots free.

Small overall dimensions, sturdy metal case, designed inside and out with horizontal or vertical operation in mind.

ROM BIOS AND MONITOR by IBM, interrupt compatible with IBM PC/XT and more. Ever-ready menu-driven, diagnostic monitor. Test hardware device by device and channel by channel. Examine registers, alter or dump memory, read or write tracks and sectors. Even set drive timing.

256K byte, parity-checked, RAM on planar board. Combo board with one, two and three banks of 128K bytes each. Real time clock and parallel port also available to give 640K RAM total with only one slot used.

Serial (RS-232) communications port built in. Console I/O may be redirected to this port by switch setting. Menu-driven DOS utility (set up) to configure this port or redirect printer I/O to it. Communications program included.

ITT's own heavy duty high efficiency switching power supply (115 watts continuous service) saves weight without compromising support for fully-equipped machines. 95 to 122 volts or 160 to 240 volts.

Switch controls allow console I/O redirection to serial port—use whatever ASCII terminal you want. Enable/disable power-on memory test for faster starts on large machines. Enable/disable screen-saving blanking when left idle.

Floppy disk controller on planar. Saves a slot.

Space-saving half-height disk drives.

Pop the rugged metal case on the new ITT XTRA Personal Computer and you'll find what thousands of our personal computer users across the country have already discovered.

The beauty of the ITT XTRA Personal Computer is definitely more than skin deep. In fact, it runs all the way down to the very last power supply winding. This is one of the most cleanly designed, most extraordinarily simple machines to come along in quite awhile.

We modestly consider it the finest personal computer compatible on the market.

An example. Where IBM has BIOS support routines for its BASIC, we have a ROM monitor and diagnostics utility that's always available, provides direct disk access and isolates problems right down to the chip level.

It's a finely crafted, expertly engineered machine that's predictable, reliable and a pleasure to use.

We've taken great pains to provide all the right guts.

We leave all the glory to you.

Helping America Work Smart.

For more information, or the location of your nearest ITT authorized dealer, call 1-800-321-9872.

© ITT Information Systems

CIRCLE 44
Winchester drive merges controller electronics on single board

The Owl 10-Mbyte Winchester disk drive incorporates a S1410A disk controller on the drive electronics board. Previously, one board contained the controller and the other board held the drive electronically. The intelligent half-high 5½-in. device is suited for single-user micro-based systems, as a built-in mass storage device, or as an add-on storage subsystem.

Board components are a mix of both standard LSI and custom devices. All of these components are surface mounted, thus enabling the combination of two traditional 5½-x 8-in. boards (disk electronics and controller). The actual board footprint is 1.63 x 5.75 x 8.0 in.

Using custom circuits, all S1410A disk drive controller functions can be implemented with fewer devices. One chip combines serialization, deserialization, and error detection/correction functions with a digital data separator. The built-in data separator is optimized for increased read and write performance. Ground-loop noise and induced errors are reduced via the closeness of the data separator to the drive. The LSI components include DMA, a Z80, a programmed I/O chip for the Z80, and the SASI interface component.

Providing the high level interface between the disk drive and host, the controller interface is made up of a generic command set plus an 8-bit parallel data bus for communication. This high level command set reduces host system overhead and is compatible with all Xebec SASI systems. A system integrator needs only to design an SASI host adapter onto the host to accommodate the Owl drive.

The built-in controller provides automatic seek and position verification and automatic command retry when an error occurs. Other features include multisection data transfer with automatic cylinder and head switching, as well as programmable sector interleave.

The oxide media drive's 10-Mbyte formatted storage capacity has a 99-ms average access time. It uses a rack and pinion actuator and open-loop stepper head positioning. Other features include head shipping zone, MFM encoding, and a 5-Mbit/s transfer rate.

To increase reliability further, the matched components share one power supply, lowering induced error rates. In addition, traditional disk drive cabling is eliminated, reducing transmission line effects.

In quantity, the drive/controller combination is priced under $500. Xebec, 432 Lakeside Dr, Sunnyvale, CA 94088.

Circle 275

Cache RAM accelerates Winchester disk transfers

The 10- or 20-Mbyte DisCache subsystem includes a 5½-in. hard disk, a RAM cache (up to 256 Kbytes), a specialized microcomputer, and an incremental backup system. It improves microcomputer performance levels by making some programs and/or data on the Winchester immediately available from RAM rather than disk.

Optimized for typical micro database programs, the system returns around 75 percent of all sector access requests from RAM instead of disk. Maximum access time for a sector from RAM is only 100 µs, compared with a typical maximum of 200 µs from a Winchester. An independent processor makes these fast access times possible. DisCache constantly monitors the sectors requested from the disk, and automatically keeps frequently used sectors in the RAM "cache" for immediate access. The caching algorithm continually optimizes the contents of the cache.

Part of the cache is reserved for anticipatory buffering. The requested sector as well as 31 neighboring sectors load into the cache. Statistically, these additional sectors will probably be requested next by the host computer. Speed is also improved when writing a sector to disk. The processor immediately accepts a sector and stores it in RAM. This allows a user's program to continue running without a disk access delay. After pausing for additional sectors from the same track, the processor subsequently transfers the new sector to the disk.

A print spooling facility accepts virtually unlimited printer output at a high data transfer rate. This permits the microcomputer to continue running as though the print operation is complete. Data transfers from the spool are then considered a background task by the processor. Many print jobs queue off the system. An

(continued on page 108)
The IBEX MAINSTREAMER is a revolutionary new IBM format compatible 1/2-inch tri-density streaming tape drive that slims and trims your space and budget requirements in one easy installation.

At less than 40 lbs., this mighty mite weighs over 60% less, costs 25% less and occupies 25% less space than any other 9-track tape drive available.

The MAINSTREAMER is IBM and ANSI compatible. It can accommodate standard 1/2-inch, 9-track tape reels from 7 to 10-1/2 inches in diameter, yet it fits into dual 8-inch Winchester or floppy drive footprint.

There’s more. Much more. The IBEX PCT-1000 MAINSTREAMER gives you:
- Storage of up to 136M bytes per reel
- Transfer rates of 20K to 160K bytes/second
- 800 bpi NRZI, 1600 and 3200 bpi PE format operation
- Plug compatible with standard Cipher/Pertec interface
- Internal diagnostics
- Mounting options: 5-1/2” high top-loading drawer mount or 14” high front-loading conventional rack mount

No matter what your application—disk backup, data interchange, or access to archives—the MAINSTREAMER is your most cost-effective, load-lightening answer.

MAINSTREAMER. The lean machine that out-muscles the competition.

Call, TWX or write today for complete technical data.
optional second printer port allows separate spools for two printers, which can run simultaneously.

For security backup, the processor keeps track of which sectors on the disk are being updated. The option remains with the user to write only updated sectors to a security backup on the floppy disk system, or to make complete copies. The updated copy typically takes 30 s, eliminating the need for backup devices.

The complete option minimizes the required number of diskettes and relieves the need to supervise the process. Software manages the process to ensure that all data is backed up. It also validates each diskette and checks for the correct sequence in the Winchester restoration process. Another feature of the daily backup facility restores the disk to its earlier state, thereby undoing corruptions and erroneous deletions.

Cache-Net acts as an enhancement to the system. It permits up to 21 personal computers (NEC, IBM PC, Apple II) and operating systems to share access in any combination. At a basic line speed of 1 Mbyte/s (similar to Ethernet), Cache-Net allows data transfers at the full DMA speeds of the computers themselves. Average sustained rate is 250 kbytes/s.

Since DisCache's internal processor handles the polling of users, it eliminates the need for an additional multiplexer box, or master or supervisory computer. Each additional machine daisy chains to the previous one via a cable. The expandable chain accepts different types of computers at any point. Eicon Research, Inc, 2157 Park Blvd, PO Box 60456, Palo Alto, CA 94306.

Circle 276

Memory bubbles packaged to ride high on the Multibus

Offering built-in 1-Mbit bubble devices, the FBC504M4M series provides four different memory capacities—128, 256, 384, and 512 Kbytes. The card operates as memory-mapped I/O requiring only a 64-byte memory space. Advantages include a single 5-V power source, an internal power fail protection circuit, and data retention even without power.

All bubble memory operations are controlled by commands that are set by 5 separate bits in the command register. Several registers act as the interface between the host and the bubble device. A 4-byte FIFO data output register holds data that is read from the bubble. When a data read command is set in the command register, data transfers from the bubble memory to the data output register at a 80-µs/byte rate.

Page changes increase this transfer time by 0.3 to 1.5 ms. As the data transfer begins, the number of pages (as specified by the host system) goes to the data output register at the same 80-µs rate. Also a 4-byte FIFO register, the data input register functions in the same manner when the data write command is in the command register.

Other registers include a status register, which indicates the card’s condition via flags. An error status register lists error contents; a page address register holds the starting address of a page; and a page count register keeps track of the number of pages that will be transferred. In addition, a DMA band select, write only register is accessed for DMA transfers.

The bubble device operates in various software-controlled modes. The read/write command sets the interface registers to execute the read/write operation. It begins by sending the start page from the host to the page address register and the number of pages to be transferred to the page count register. The command register is then set with a command, thereby allowing a sequence of operations to execute.

First, bad loop data is automatically read from a boot loop. An error occurs if the bad loop data is invalid or if the data cannot be read. Next, the page indicated in the page address register is searched. Data is then written to the bubble via the data input register or read from the bubble via the data output register.

During the transfer process, the controller continuously refers to the bad loop data storage so bad loops are skipped. When all the pages indicated by the page count register transfer without errors, a status register bit is set.

Other memory card features include a 12.5-ms average access time, subpage read/write commands, and error correction.

Prices for the series range from $620 to $1410 in 100s. Fujitsu America, Inc, Component Division, 918 Sherwood Dr, Lake Bluff, IL 60044.

Circle 277
SUPER Accelerate your system's FAST DISC ACCESS performance with the ASC-525™ cached disc controller with 320K bytes of fast access ram. This is not a ram-disc that robs the CPU of processing power. It is a full SCSI controller doing true background mode algorithm execution with overlapped cache search and data transfer.

The ASC-525 speeds the disjoint block transfer of UNIX® by keeping 40 tracks of winchester data current in the under 1 ms access cache - thus shrinking the disc access time penalty.

INTELLIGENT management of disc data - so necessary in today's high performance multi-user environment - is standard with us.

- Full SCSI implementation
- Arbitration
- Disconnect/Reconnect
- Reserve/Release
- Large 320 K byte cache
- 1K element size
- Under 1 ms access time
- Statistical LRU algorithm
- 5¼ form factor
- Multiple concurrent operations
- 8088 microprocessor (6.7 MHZ)
- Controls two large ST-506 discs

*UNIX is a trademark of Bell Laboratories.

Advanced Storage Concepts

9660 Hillcroft
Houston, TX 77096
(713) 729-6388

CIRCLE 46
Tape subsystem exhibits full-size performance at low cost

The model 9250 Shamrock group code recording tape drive uses advanced LSI gate array and microprocessor technology to condense its GCR formatter onto two circuit cards. These cards are directly integrated into the tape drive package to support high end performance.

The 50-in./s, start/stop device features vacuum column technology. The brushless, direct drive, pneumatic system is insensitive to changes in voltage, amplitude and line frequency, and day-to-day variations in barometric pressure.

Automatic threading, including tip of tape detection and column loading, occurs via one button. This feature minimizes operator tape handling and contamination. Automatic rewind takes only 2 min for 2400-ft reels.

Tape densities start at 6250 bits/in. in GCR and include 1600 bits/in. in 2400-ft reels.

Automatic threading, including tip of tape detection and column loading, occurs via one button. This feature minimizes operator tape handling and contamination. Automatic rewind takes only 2 min for 2400-ft reels.

Tape densities start at 6250 bits/in. in GCR and include 1600 bits/in. in phase encoded. Two methods of density selection are available. The host computer can select the density under software control or the operating system or interface can allow the operator to select the density. For users with 800-bit/in. nonreturn to zero inverted (NRZI) requirements or large existing NRZI libraries, the drive's tri-density option eliminates the need for additional tape drives.

For applications requiring multiple tape drives, it allows master/slave daisy chain expansion to 1 x 2, 1 x 3, and 1 x 4 systems. Only the master has the embedded formatter, saving the expense of duplicating both the formatter and the interface electronics for each additional tape drive. For flexibility in the field, any master unit can be converted to a slave (or vice versa) by moving the two formatter circuit cards.

Tape drive specs include a tape speed of 50 in./s, a gap size of 0.3 in. in GCR for read and write, 0.6 in. in phase encoded for read and write, and 0.6 in. in NRZI for read and write. GCR access times reach 3 ms for a write and 3.4 ms for a read. Transfer rates are 312.5, 80, and 50 kbits/s for 6250-, 1600-, and 800-bit/in. tape densities, respectively.

Using GCR technology has several advantages. It offers increased data density for significant file compaction over previous industry standard densities. This results in less media to store data, less library space, and reduced handling. System throughput enhancements occur via a high data rate together with automatic error correction circuitry to eliminate rereads. The 9250 costs $7399. Telex Computer Products, Inc, 6422 E 41st St, Tulsa, OK 74135.

Circle 278

Featherweight floppy disk drive stores 500 Kbytes

Measuring 32 x 104 x 161 mm (1 x 4 x 6 in.) and weighing 600 g (1 lb), the JU-312 floppy drive is one-fifth the volume and one-third the weight of typical 3½-in. disk drives, yet plug-compatible with its bigger brothers. The low cost drive takes single-sided disks that store 250 Kbytes each; a single-sided, double-track method boosts that capacity to 500 Kbytes. Beyond that, the company has near-term plans for a double-sided, double-track release that will top 1 Mbyte.

Data transfer rate is 125 kbits/s FM or 250 kbits MFM. Controlled by a single LSI chip, a three-phase, brushless motor spins the disk at 300 rpm. This flat motor mounts directly on the package board, to use available space best.

Together, the direct-drive stepping motor and a steel drive band ensure high reliability, and position the read/write head for 6-ms track-to-track seek. Maximum settling time is 15 ms, while average positioning time is 58 ms. The estimated deviation is ±1 percent, and the variation is ±1.5 percent.

Greatly reduced parts count also improves reliability. In all, three custom LSI chips with minimal support components control the disk drive; the other two LSI circuits manage read/write and control functions. The interface side of the control circuit sends and receives TTL-level signals. In star or daisy chain configuration, up to four drives will attach to the controller. Gateless drive mechanics consist of a die-cast aluminum plate that connects to signal ground; mountings protect drive circuits from electrical noise. In quantity, unit price will be about $100.

Media stow in a hard plastic case featuring button-controlled write protection and a head window shutter that opens when a disk enters the drive. A loading mechanism automatically inserts or ejects disks when activated by a push button on the front panel. This packaging and loading concept makes it easier to store and handle the disks, and gives the vulnerable magnetic media a measure of protection against the environment. Panasonic Industrial Co, Electronic Component Division, PO Box 1503, Secaucus, NJ 07094.

Circle 279
Only our Logic Analysis Workstation can pass this screen test.

Why? Because it's the first system that combines logic analysis with an integrated software package on the new IBM PC AT*, PC XT* or IBM PC*. The µAnalyst LAW from Northwest Instrument Systems.

And what a logic analyzer! The µAnalyst brings you the industry's most powerful analyzer for under $10,000. Up to 80 channels of state acquisition with 15 trigger levels. 16 channels of 100 MHz timing acquisition, both conventional and transitional. Correlated state and timing displays. 8, 16, and 32-bit disassembly.

But that's only the beginning. Once you've acquired your data, the personal computer can go to work on it. Using our Lotus-Link™ software, data can be loaded into Lotus Symphony™. Once there, use the resident graphics and database functions for filtering, analysis and custom graphing. Or create co-resident programs for special applications. You can even place important data right into engineering documentation and send it to other computers using the integral word processor and communications packages.

How well does it work? Very well, indeed. Contact us for a free application note on how the µAnalyst LAW works with Lotus software to provide unique and valuable engineering insights. While you're at it, ask for free technical literature and a demonstration.

1-800-547-4445 Ext. 204

“For logic analysis, you can't beat the LAW”

---

*N* IBM PC, IBM XT and IBM AT are trademarks of International Business Machines

*µ* Analyst and Lotus-Link are trademarks of Northwest Instrument Systems. *Symphony* and Lotus are trademarks of Lotus Development
Watch 5,000 gates take shape in an instant.

What if you could build a VLSI logic device in just a few hours? Instead of months.
And control every step of the process? Instead of relying on outside vendors.
Or change your design for just a few dollars? Instead of a fortune.
Maybe you should be using a MegaPAL® array.
Instead of a gate array.
Our newest MegaPAL array, the PAL64R32, offers 5,000 gates of logic.
And to turn it into the design of your dreams, all you need is our enhanced PALASM™ CAD software.
It's easy to use. And it's fast.
How fast?
With a MegaPAL array and PALASM software, you can design, simulate and program a complex VLSI logic component in just a few hours.
You can produce a fully-testable prototype about as fast as you can say it. And, of course, you can change your design just as easily.
Then, when you're ready for volume production, you can turn out as many MegaPAL devices as you need. Or convert to mask-programmed MegaHAL™ arrays.
Sound easy?
Well, to make sure it is, we even offer a comprehensive training program that'll get you up to speed in no time.
MegaPAL arrays.
The instant alternative to gate arrays.
Call your local Monolithic Memories representative or franchised distributor for our PAL64R32 data sheet and MegaPAL brochure.
Monolithic Memories, 2175 Mission College Blvd., Mail Stop 9-14, Santa Clara, CA 95054.

MegaPAL, MegaHAL and PALASM are trademarks, PAL is a registered trademark of Monolithic Memories, Inc. ©1984 Monolithic Memories, Inc.
Medium
well-done
We not only do medium-capacity Winchester disk drives extremely well, we do more of them than anybody.

Our 5¼" drives are now as popular a choice as the 8" drives that served as our entree.

The ability to deliver in large volumes is vital to the OEM customers we cater to. When you order, you expect to get as much as you want exactly when you want it. It had better be there, on time, and it had better be good. Every time.

When you’re trying to get as many systems as possible out the door, the last thing in the world you need is a rare disk drive.

5¼" drives, from 20 to 40 megabytes. 8" drives, from 10 to 85 megabytes.

TeleVideo corrects the VT220 key mistakes.

The new TeleVideo® 922 shares but one feature with the VT220*: DEC® compatibility. The similarity ends there.

1. Take our keyboard, for example. The RETURN key is within direct, easy reach. But VT220 users must stretch over an additional key to hit RETURN. Or have the hands of a concert pianist.

2. Our ESCAPE key is located above the TAB key, right where you'd expect to find it. Theirs isn't. In fact, you have to go halfway across the row of function keys.

3. Take a look below at the 922 keyboard. That's a true accounting keypad, complete with a Clear Entry, Double Zero and a TAB key. Not merely the numeric keys you get with the VT220.

4. Our SHIFT key is exactly where it should be, so it does exactly what it should do—shift. Their SHIFT key is shoved over by the ( and ) key to create lots of (and ) on the CRT. Of course with a little practice, you could relearn their keyboard. But why, now that you've seen our 922?

5. And after we built a better keyboard, we built a better terminal. With exceptional reliability. Quality. Advanced ergonomics. Everything you'd expect from the industry ANSI leader. The new 922 is available now and priced to move now. And it's backed by a worldwide sales and support network.

6. Here are 5 more advantages to the 922.

<table>
<thead>
<tr>
<th>Feature</th>
<th>TeleVideo 922</th>
<th>DEC VT220</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programmable Function Keys</td>
<td>15 (30 with shift)</td>
<td>15 (shifted only)</td>
</tr>
<tr>
<td>True Accountant Keypad</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>Plug-in Graphics Upgrade Option</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>Full Tilt &amp; Swivel</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>Enhanced ANSI Mode</td>
<td>YES</td>
<td>NO</td>
</tr>
</tbody>
</table>

800-538-8725.
In California, call 408-745-7760.

The TeleVideo® 922
TeleVideo Systems, Inc.

CIRCLE 50
PERIPHERALS GET SMARTER AS COSTS MOVE DOWNWARD

Local processors, modular designs, and custom approaches are reducing system costs and turning computer peripherals into intelligent workhorses.

by Nicolas Mokhoff,  
Senior Editor

Hardcopy computer peripherals are increasing in performance while coming down in price. This was most evident this year in the case of nonimpact printers. With laser page printers priced at less than $4000 (Hewlett-Packard's Laser Jet costs $3495) and more ink-jet, ion-deposition, and magnetographic printers coming to the market to accommodate a full range of mainframe and microcomputers, nonimpact printers are bound to become more prominent in the computer peripheral arena next year.

Several technological breakthroughs have made this possible. More companies are developing controllers and interfaces that customize printer systems for individual applications. This allows an OEM to buy any printer "engine" and attach the appropriate frontend image printing processor for its application. Another breakthrough is the availability of reasonably priced printers that use such relatively new technologies as ion deposition and magnetography. Both technologies have a potential price/performance edge over laser printers, but still are far from matching the price/performance of ink jets.

The manufacturing trend to provide separate engines and image processors stems from the inherent advantages of a modularized printer system. The downward pressure on the price of nonimpact printers has created a new industry that is dedicated to the development of frontend image processors that may or may not be device independent. When integrated with the nonimpact printers, the processors enable the printers to act as high quality text and graphics printers. The primary objective of the rapidly expanding industry is to provide aesthetically appealing output.

Imagen's 5/480 is one such printing system. This Mountain View, Calif company separates its marking engine from the image processor. Thus, a number of host processors can be attached via different interfaces. In effect, the image processor is a specialized computer that generates images electronically and controls printer system functions.
The image processor from Imagen epitomizes other image processors that serve as frontend processors between the host computer and the marking engine. A specialized computer in its own right, the image processor accepts page description information from the host computer and synthesizes the raster needed to operate its marking engine.

Page descriptions come from the host processor as characters and dots. The image processor takes page descriptions and synthesizes the dots to print on the page using a raster scanning technique. Because the image processor allows the user to print on several printers of different speeds and resolutions, it does not limit the user to one particular marking engine.

The printer engine used in the 5/480 prints mixed text and graphics at 480 dots/in. using a laser with a liquid toner at a nominal speed of 5 pages/min. The engine can accommodate fourteen paper sizes and multiple fonts. The image processor consists of a 68000 with a 512-Kbit RAM that can be expanded to 2.25 Mbits. In addition to the usual RS-232-C serial and Centronics parallel interfaces, the image processor can also accommodate Ethernet and IBM 2780/3780 connections.

A sophisticated processing approach
Imagen’s proprietary image processing system uses an intermediate language, imPRESS, to create a concise page description that radically reduces the transmission time between the host computer and the image processor. The imPRESS language also allows a page description to be stored in a very compact format. This significantly reduces the amount of RAM needed in the image processor. Alternative approaches to sophisticated image processing that combine high quality text and graphics require a bit map to assemble the information. These schemes increase the RAM requirements and subsequently increase their cost.

For instance, a typical 8½- x 14-in. page at 300 dots/in. resolution would require approximately 1.4 Mbytes of memory using a bit-mapped design scheme. The total memory requirement in Imagen’s processor for describing the document is between 20 and 30 Kbytes. This is due to the algorithm that describes a page by optimizing the data structure of that page. A page description may consist of text, graphic primitives, and bit maps. Using the graphic processing method, Imagen’s printing system takes 15,000 bytes to describe the illustration at a speed of one page every 8 s.
In the continuous flow ink-jet printer, Diconix forces the ink under pressure through the orifice while the ink chamber is stimulated at a particular frequency by a piezoelectric crystal. The stimulated ink breaks into drops which pass through the electric charge zone and are separated into charged and uncharged drops. Charged drops get collected while uncharged ones print.

Primitives, a 4-in. square with a circle, enclosed and cross-hatched, requires only 25 Kbytes of memory versus 180 Kbytes with the bit-mapping technique.

Imagen has geared the 5/480 for three distinct applications: typesetting, graphics, and office automation. For typesetting applications Imagen's software packages include popular composition systems including Scribe, Di-tro, Troff, and TEX. TEX is a composition program designed by Dr Donald E. Knuth of Stanford University that allows the author complete freedom in page design through a simple user interface. Imagen supports all capabilities of TEX including mathematical functions with fonts that are resident either in the printer or that can be downloaded from the host computer. For the host computer, Imagen provides over 400 different font magnifications of over 90 different basic fonts.

The 5/480 lists for $19,950. A newer model, the 60/240, prints at 60 pages/min with 240 dots/in. and lists for $75,000. The rapidly growing list of companies developing processors to be incorporated with the nonimpact printing engines includes Adobe Systems, Inc (Palo Alto, Calif), Interleaf, Inc (Cambridge, Mass), Burroughs Corp (Detroit, Mich), Xerox Corp (El Segundo, Calif), and Concept Technologies, (Portland, Ore).

Within the last year at least three companies have introduced printers with exotic technologies that will compete with laser printers. Using an ion-deposition process, Delphax Systems' (Westwood, Mass) 60-page/min printer consumes about 5 percent of the power of laser printers. The $6000 printer with a resolution of 240 x 240 dots/in. is designed for large volume printing tasks requiring 1 to 1.5 million copies or more a month. This printing system integrates the company's 2460 engine with the intelligent capabilities of Digital Equipment Corp's LSI-11 that has specially designed image generation electronics to reproduce standard line printing formats on plain letter-size paper.

Ion printing uses an ion cartridge to project an array of charged particles on a dielectric drum. Printing occurs through a cold pressure fusing process. Using a single-component toner produces a toner transfer rate of 99.8 percent compared to laser xerography's 80 percent transfer rate, according to a Delphax spokesperson.

Ink-jet printers made an even greater influx this year than in the past. On the low end Hewlett-Packard (Palo Alto, Calif) introduced its 2225 Thinkjet that can print 11 x 12 dot-matrix characters at a speed of 150 chars/s. The $600 printer accommodates multiple print sizes and supports 11 foreign languages. In addition, with interfaces to the IBM, Hewlett-Packard, Apple, Compaq, Texas Instruments, and other popular personal computers, the system is squarely aimed at personal computer applications.

Multiple array technology

Arming its ink-jet product with more sophistication, Diconix, Inc (Dayton, Ohio) recently introduced a printer that uses a binary charge, continuous, multiple array technology which allows printing on both sides of the plain paper. Text and graphs can be accommodated at 300 dots/in. resolution and a speed of 18 pages/min. Diconix' multiple array technology is a form of continuous flow ink-jet printing, one of two major methods used today. The other, called drop-on-demand, applies ink drops as needed. While the latter method eliminates this need to recycle ink, drop generation is slow and results in reduced printing speed (see Computer Design, Sept 1983, p 147).

Diconix' Dijit 1 supports the needs of host computers and features 128 Kbytes of internal buffered RAM, a resident multipurpose font set, Centronics interface, and Xerox 2700 emulation. Its unique design for duplexing (two-sided printing) turns the paper over for second-side printing. Both sides
require the paper to travel as much as 12 ft. The printer sells for $6000 and will be available in the first quarter of 1985.

Another printer with a fairly new technology sells for half that amount. Ferris' Model 800 magnetic page printer uses a patented, thin film magnetic recording head that prints 10 pages/min. The printer uses an array of magnetic head elements mounted on a flexible substrate to generate concentrated dot images at a resolution of 57,600 dot/sq in. on a magnetically coated drum. As the drum rotates a dry toner adheres to the latent magnetic images which are then transferred to ordinary paper and heat fused to produce the characters (see Computer Design, Oct 1 1984, p 44). A unique feature of the printer is its ability to store images on the magnetic drum. Once an image has been created it can be used indefinitely as a magnetic master image in duplicator mode to print at speeds of 14 pages/min without data retransmission.

In the world of plotters, Versatec (Santa Clara, Calif) has developed an electrostatic color printer costing $98,000 that can output an E-size drawing in 8 min. It can generate 40-in. wide color images of arbitrary complexity on a special print medium which is cycled through the plotter five times to produce a four-color print at a resolution of 200 dots/in. Computer aided design applications are requiring greater plot complexity. Currently plots are generated containing from 8 to 20 million elements—soon to be 40 million elements. An electrostatic plotter is the only reasonable choice. If such a plotter could draw at 400 dots/in. for half the cost of the Versatec model, it would be ideal. So far Versatec has developed a monochrome plotter that draws 400 dots/in. Its 7435 sells for $44,000.

An electrostatic printer can generate four-color plots with 8 to 20 million elements—soon to be 40 million.

In the vector plotter arena—the other major plotter technology—Hewlett-Packard recently introduced an intelligent roll feed unit that can provide drawings up to 12 ft in length. Controlled by a 16-bit microprocessor, the HP 7586B produces precision drawings at 60 cm/s from sizes A to E with a drawing precision of 0.1 percent for any size. Another Hewlett-Packard plotter that is of interest to the design community is the desktop 7550A which can generate up to 99 copies of a plot unattended at a speed of 31.5 instructions/s. With interfaces such as the IEEE 488 and RS-232-C and selling at a price of $3900, this plotter is a strong contender as a workstation peripheral.

The demand for color printers and plotters brings a need for terminals that can show much detail in color. This, of course, requires that terminals contain as many processing capabilities as feasible.
WHERE WILL YOUR NETWORK BE AFTER THE FAULT?

ABLE's ATTACH System keeps your CPUs and terminals on solid ground.
ATTACH, the multi-host terminal network system for DEC UNIBUS computers, provides the level of fault tolerance required for any application.
ATTACH can guard your system and users with fail-safe rerouting onto redundant paths. ATTACH hot-swappable modules maximize uptime because failed modules are replaced without interfering with the continued operation of most users.

FULL REDUNDANCY
The ATTACH network can be configured for complete redundancy. Should one ATTACH subsystem or module fail, users can be detoured around the failed component. On-board battery backup sustains configuration assignments in memory for up to one month.
1,000 terminals or more can access the many host computers in the ATTACH network, with each computer requiring only a single host interface and single cable to support 128 terminal users in remote or local sites.

ATTACH HELPS MAXIMIZE RESOURCES
In an ordinary multi-host environment, if one host computer goes down, lots of users could be left sitting idle. The ATTACH network system eliminates user down time, by allowing users to switch to a working CPU, maximizing human and computer resources.

Prevent the potential catastrophies associated with Host Dedicated terminals—buy ATTACH.

For more information on ABLE's ATTACH System, contact the ABLE representative near you, or call ABLE toll-free at 800/332-2253.

ABLE's ATTACH System is patent pending.
without becoming self-contained workstations. Thus, manufacturers are providing local processing power on terminals so that today one can find terminals that feature a high resolution flicker-free display, 60-Hz refresh rates, local intelligence, advanced multiprocessor architecture, numerous local graphics commands, and integrated debugging tools. Depending on the industry that these manufacturers are trying to reach are the amount of functional capability and the type of functions that the terminals contain.

For the engineering community self-contained workstations are becoming common. Such manufacturers as Sun, Saber, Apollo, Hewlett-Packard, and Jupiter Systems have all introduced workstations based on 32-bit microprocessors and some derivative of the Unix operating system. Simple generic terminals are popping up one-a-day just as dot-matrix printers do with a variety for every taste. As such, TeleVideo, the leader in terminals sold through distributors—the most common commerce point for such devices—has recently introduced its model 922 terminal. The Sunnyvale, Calif company pitted its new terminal against DEC's VT200 product line. While code-compatible with the VT220 and the VT100, the $995 TeleVideo 922 is underselling the two DEC terminals by $300.

Another type of terminal that is quickly becoming more intelligent is the teleterminal. As the result of the broadening field of telecommunications teleterminals are proving their staying power in three major areas of the communications industry: the Telex/TWX, electronic mail, and data terminal access markets. Their low cost is helping these terminals establish a place in the communications market.

The initial investment is only $1300 and the operating expenses are low. The offline editing capabilities of teleterminals equipped with intelligent keyboards save online expenses. The user types the message into the unit's memory and edits it before accessing the telephone line. The message may then be directly transmitted or held on the line until more favorable rates apply. Compatibility between terminals is also growing in importance.

One teleterminal—the Whisper Writer from 3M (St Paul, Minn)—can interface to the dedicated TWX or Telex networks providing communications to over 1 million terminals on the worldwide TWX/Telex network. An optional model 1441 Automatic Line Selector interfaces Whisper Writers to both the dedicated TWX network and the public switched telephone network. In addition, the Whisper Writers can communicate point-to-point with each other, as well as access mainframe computers. However, teleterminals lack many of the benefits of a personal computer. For example, the IBM PC has many options that enhance its ability to communicate as a teleterminal.

Graphics options for the IBM PC

Recently IBM added two optional graphics boards that make the PC start rivaling some of the more expansive graphics workstations. A Professional Graphics Controller and Display for the XT and AT let the user draw 256 colors simultaneously from a palette of 4096 colors. The display's resolution allows addressing 640 horizontal x 480 vertical pixels. The package costs $4300. For the less discriminating user the company offers an enhanced color display and controller for $1370. This card lets users draw 16 colors simultaneously from a palette of 64 colors and can be used on the IBM PC, XT, and AT.

For high performance graphics applications many manufacturers are offering terminal emulators that adhere to the Virtual Device Interface (VDI) standard (see Computer Design, May 1984, p 167). IBM has also developed software that makes the IBM PC look like another terminal to be used with mainframes. With the IBM Graphics Terminal Emulator, the PC user gains the attributes of the most popular terminal facilities: the Tektronix 401X and the Lear Siegler ADM-3A terminals. The graphics terminal emulator lists for $295. Thus, the IBM PC user is provided with access to a variety of graphics I/O devices. While not many companies have implemented VDI or the North American Presentation Level Protocol Syntax, which is the standard for transmitting graphics between terminals (see Computer Design, Apr 1984, p 53), IBM's lead into this field should ensure a committed following.
What kind of operator do you design for your terminals?

When you design a work station, you naturally look for positioning and tracking controls that will permit optimum efficiency, speed and accuracy. Yet, sometimes the most critical link in the entire system is neglected. The operator.

No matter how good positioning and tracking controls may be, their effectiveness is diminished in proportion to the difficulty in using them. Obvious? Yes. Disregarded? Often. But not by Measurement Systems.

We're a leading designer and manufacturer of joysticks, trackballs and control grips. From our beginnings a quarter of a century ago, we've recognized the importance of the human element in successful equipment design. We've spent substantial time and money researching the interaction of man and machine. We've become experts in the human factors in control design.

We've put our extensive knowledge to good use. For example, a joystick that's perfect for one type of application is often totally unsuitable for another. So we offer joysticks in numerous sizes and models, each with features suitable for the special requirements of dissimilar applications.

Versatile as they are, if our standard models don't meet your needs, we'll work closely with you to design one that does. If you're designing a system, we'll assist you. Whether your design requires point-to-point positioning, tracking, mapping, processing or something more exotic, we can help.

Nor does it matter to us if you're a Fortune 500 company or a considerably more modest enterprise. You can count on us to respond to your needs with the same enthusiasm and thorough professionalism.

Let us help you put the human touch in your equipment. Talk to us. Write or call:
The solderless backplane.
No holes marred.

ACTION PIN contacts from AMP. The compliant-pin contacts that prevent costly board damage.

Low entry force, precision ACTION PIN contacts have rounded shoulders that can't rupture plated-through holes. Even in multilayer PC boards. Big savings, because just one ruptured hole makes a board useless.


From AMP, the proven design for safe press-fit backplanes. Across-the-board freedom from solder.

For more information, contact the ACTION PIN Desk at (717) 780-4400.
AMP Incorporated, Harrisburg, PA 17105.

AMP means productivity.
Speech system designed for text-to-speech conversion

Digital Sound Corp moves closer to integrated voice/text messaging with its DSC-2000 Voicememo 1 store and forward system. Presently, it is configured to handle voice only, although its 68000-based general-purpose processor and dual Texas Instruments' TMS320 digital signal coprocessors can be programmed to handle text to speech conversion or text alone. Future plans call for incorporating limited speech recognition capabilities for commands and user access, as well as Unix support for any private branch exchange (PBX) based networks.

Such high level integration is beyond the capabilities of current message store and forward systems. Typically, separate systems are needed for voice store and forward and for electronic mail. Common user interfaces tie the two together at the application level. For example, take Digital Equipment Corp's DECtalk 11 text to speech system and combine it with a voice messaging system from Voice Mail International.

Less ambitious efforts from Centigram Corp have more in common with their mainframe counterparts than does the Digital Sound system. Their designs focus solely on voice store and forward. These designs also make no provision for text to speech, speech recognition, or general-purpose processing.

Yet, by employing such 16-bit microprocessors and single 5 1/4-in. rigid disk drives as Digital Sound, Voicememo (from Centigram) and Aspen (from Octel) systems keep costs down to about half those of mainframe implementations offering the same functions. Dedicated voice processing logic and telephone interfaces free the microprocessor to handle system management. In contrast, mainframe implementations rely on the 32-bit processing power of the CPU to handle both system tasks and voice processing. Further complications arise from the need to treat voice information differently from conventional data types.

Still, microprocessor-based voice messaging systems tax the limits of speech technology. A problem develops because of contradictory goals. Low overall costs can be achieved only if microprocessors handle the same functions as mainframes. On the other hand, there must be significant digital signal processing to bring sample rates down to 16 kbits/s or less. This will allow microprocessors to process voice information as just another data type.

Unfortunately, there are no easy solutions. Mathematical models, which serve as the voice digitization/reconstruction foundation, fall apart when sample rates go outside their set thresholds. Due to the more general approximation of sampled speech, voice quality deteriorates as noise components are introduced.

Delta modulation, the model most favored by voice messaging systems, relies on high sample rates. It focuses on the changes in amplitude (voltage) and frequency between speech samples (1 bit/s roughly represents one sample). In concept, this method is equal to estimating the shape of a complex curve by taking its first differential (ie, the slope at one point). Distortion increases as fewer samples are taken (ie, fewer points on the curve). This is due to each sample either over- or undershooting the actual curve. As a result, systems employing this scheme with sample rates that fall below 24 kbits/s, will suffer noticeable degradation in voice quality.

The principal alternative to the delta modulation model is the predictive coding technique. Based on a mathematical model of the human vocal tract and ear, the scheme uses lower sample rates to digitize speech. To achieve this, it fills the gaps between samples with an interpolated curve tying those points together. The principal drawback comes during playback when the reconstructed voice comes out sounding "mechanical." This effect occurs because the inflections that are a part of normal speech are not preserved at the lower sampling rate.

In uncharted territory, vendors must rely on dedicated signal processors (such as the TMS320) for extensive number crunching, or on proprietary algorithms that compensate for deficiencies in mathematical models. At the heart of both
approaches is the fact that the human ear can extrapolate the reconstructed speech and smooth over any gaps. Two examples are the ability to interpret the speech of someone with a heavy accent, and the ability to decipher conversation coming over a bad telephone line.

Based on heuristic (trial and error) algorithms gleaned from research involving thousands of hours of speech samples encompassing gender, age, and accents, both Centigram and Digital Sound have developed proprietary speech algorithms that help the ear smooth over glitches generated by delta modulation techniques.

Centigram reduces voice digitization to 15 kbits/s using only discrete logic components. Meanwhile, by using dual TMS320 digital signal processors, the DSC-2000 Voice-server reduces sample rates even further to 9.6 kbits/s. This reduced rate allows voice to be transmitted over conventional data links. Octel’s Aspen relies solely on pause suppression to achieve a digitization rate of only 24 kbits/s.

Low sample rates make it easier to use off-the-shelf microprocessors and system backplanes. Centigram dedicates an 8088 to handle system processing, while separate line interface cards handle voice processing and interfacing to an external PBX system. All reside on an IBM PC-compatible backplane.

Digital Sound follows a similar scheme with dual microprocessors: a 68000 to run application programs, and an 80186 to handle supervision of the dual TMS320 signal processors. Both processors, as well as line interface cards, reside on a Multibus backplane. In addition, a separate time division multiplex highway carries 32 separate channels of voice at 64 kbits/s. It runs between the line interface module, which physically connects to loop trunks or T1 digital carrier lines, and the line interface cards, which actually process the voice. This limits traffic across this Multibus to conventional data transfers. It also bypasses a potential bottleneck, since both voice processing and application processing can also occur concurrently.

Centigram Corp, 1362 Borregos Ave, Sunnyvale, CA 94089; Octel Communications Corp, 1841 Zanker Ave, San Jose, CA 95112; Digital Sound Corp, 2030 Alameda Padre Serra, Santa Barbara, CA 93103.

Interactive CAD digitizer enters the third dimension

Dubbed an intelligent CAD peripheral that takes advantage of existing software, the Perceptor creates computer models of 3-D objects. Because its handheld pointer moves about the area to be digitized, an engineer can directly convey X, Y, and Z input coordinates—however irregular the physical reference.

Typical CAD workstations conform to 2-D design conventions and contain parts information in a special data base. For instance, X-Y coordinates are input using cursors, light pens, or mice, and a digitizer tablet. Afterward, the Z coordinate is entered through the keyboard or constructed by software.

As an interactive, relatively low cost peripheral, the Perceptor can simplify desktop computer graphics and engineering tasks. Prospective applications include CAD, for creating and modifying 3-D designs under software control. Other applications include analyzing contours, tracing nested patterns, and modeling complex user-defined surfaces. Moreover, the unit maps fields when sensors for sound, temperature, and radiation replace the standard pointer tip.

Mounted on a ground aluminum reference plate, the digitizing arm captures up to nine X, Y, and Z coordinates per second at 9600 baud. The arm has five standard joints; a sixth comes with an optional rotational platform. Embedded pots inside each joint convey the electrical information the system needs to calculate rotation angles. Maximum arm reach is about 42 cm.

A Z80A microprocessor board inside the 41- x 46- x 61-cm platform controls electrical data acquisition and converts analog readings from the pots. In turn, the digital signals can be sent over RS-232 interface to any computer that accepts serial input. The processor board also controls digitization modes and rates, baud rates, and calibration. Digitization modes are point, stream, delta distance, and delta time; baud rates are switch and/or software selectable at 300, 600, 1200, 2300, 4800, and 9600. Resolution is 0.018 to 0.025 cm. Price is under $7000. Micro Control Systems, Inc, 143 Tunnel Rd, Vernon, CT 06066.

Circle 283
Interactive three-dimensional graphics more than a pipe dream

A workstation now brings the imaginary to reality. Cadtrak's DS-1 architectural design is organized around a bit-addressable pixel memory. This memory holds images with different numbers of colors and presents them to the video monitor via a microcoded frame instruction set resident in the memory itself. This unique design allows smooth virtual panning and zooming at the 60-Hz video refresh rate.

Unlike the conventional double-frame buffering technique used on current raster graphics systems, DS-1 uses a closely coupled multiprocessor architecture that implements parallel data transfers to achieve a design that is totally independent of vector density. The multiple bus structure allows a high degree of asynchronous operation, and a hardware implemented state-machine decodes instruction on how to compose a video frame.

Closely linked to this tightly coupled hardware configuration is the company's GOS software graphics standard. (For a discussion of graphics standards, see Computer Design, May 1984, p 167.) The result is that the user can manipulate a three-dimensional object in a complex model at interactive speeds.

Development of this workstation began in 1981 when company founder Joseph Sukonick sought an application for his technique. "We wanted to find an application that would use smooth panning for easy viewing, and where multiple 3-D images could be simultaneously manipulated in 1/60th of a second," says Dr Charles H. Wells, vice president of business development. "Piping system design was the perfect choice."

The architectural design born of this patented technology is the DS-1, whose 64-bit wide pixel bus transfers information between the parallel processors and the pixel memory at 8 MHz. The video board pulls data from the pixel memory, computes the value of the RGB addresses in the color map, then outputs RGB signal levels during the video scan.

The Multibus provides a means to support parallel processors and possible future enhancements such as array processors. Since the pixel address field is 32 bits wide, a total of 4 Gbits of pixel memory can be addressed. A hardware autoincrementing address feature eliminates loading the higher word during sequential memory accesses. This allows each processor to move data to pixel memory at 400 Kbytes/s, and to clear memory at 1.6 Mbytes/s.

Each pixel board stores 2 Mbytes of RAM, and up to eight boards can be installed in the station's backplane. This provides 16 Mbytes of pixel storage using 64-Kbit DRAMs. This is equivalent to 13 raster images per board, each holding 660 x 480 x 4 pixels. The pixel memory controller contains a PROM, whose microcoded state-machine performs basic logic operations on pixel memory such as read, write, XOR, OR, and AND.

The pivotal hardware that allows accurate video frame composition is the video board, which converts pixel memory data into RGB signal levels for the color monitor. Composed of random logic devices, the video board implements hardware features that allow multiple viewport displays, over/underlaid grids, alternate grid colors when coincident with data, variable bit/pixel images, variable factor pixel replication, zooming replication blanking, smooth panning, and up to 256 colors.

This flexibility is built into the architecture via the microcoded instructions that describe the construction of each video frame. Because each frame (1/60th of a second) is described by a separate table of instructions written by any of the Multibus processors, smooth panning can be accomplished by merely rewriting the instructions for the next frame.

Blocks of pixel information representing instructions or pixel data are (continued on page 130)
The only reason you're not using Pioneer's disk drive tester already.

If you still haven’t seen the Pioneer hard disk drive tester in action, it’s time to take a look. And judge for yourself.

Beginning with the price tag, every aspect of the Pioneer Qualifier™ is designed to meet your requirements for pocketbook and performance.

It’s the only tester to interface with any and all SMD drives.

It’s the only one with a hefty 20-megabit per second capability. Even at triple the price.

It’s the only one that can read and transfer Fujitsu’s error map right into your computer. In seconds.

It’s the only one that will format to your custom specs. And it does it at one megabyte per second. Over five times faster than by computer.

It pinpoints your errors to a specific media sector. And separates the correctable from the uncorrectable. So you can detect and log either set.

Have you ever seen a tester that does all that?

And also checks the address mark capability of your drive? And isolates intermittents in the output? And works with embedded servos? And can be multiplexed to test four drives at once?

The Pioneer Qualifier does all those things. And easily, at that.

It’s almost turnkey. It’s totally programmable through the simplified keyboard. And you can input a custom set of drive characteristics with no EPROMS to modify or boards to change.

Plus, there’s even a standard RS232 port for remote operation, data printout, uploading and downloading.

Call Pioneer for a demonstration today. It’s an eye opener.

Pioneer Research, 1745 Berkeley St., Santa Monica, CA 90404.
(800) 233-1745
(outside California).
(800) 848-1745 (in California). Rep opportunities available.
Interactive graphics
(continued from page 128)

contiguously transferred to the video board on a first in, first out basis. This enables each viewport to contain differently structured images. Thus, one viewport can have a 1-bit/pixel image, while an adjacent viewport can have a 4-bit/pixel image.

The DS-1 was introduced in early 1983, and Prime Computer Inc (Natick, Mass) was quick to incorporate the hardware and piping application software into its own three-dimensional plant computer aided design (CAD) system. Before DS-1, Prime’s system lacked an efficient graphics front end.

The DS-1 software design makes the workstation a self-contained, intelligent graphics computer. It gives the user an arbitrary number of pre-computed backdrop images of the data base. These images are generated on a host computer and downloaded to the workstation. With their hidden lines removed, they are used as orientation aids, and to provide status of the host resident data base. Enhanced Pascal software supports realtime multitasking.

Applications that require user interaction with a small number of objects in a data base at any one time are mapping, VLSI layout, and space management. Hitachi is interested in DS-1 to help it investigate three-dimensional layout of VLSI chips. In such an application, at least two views are required to provide the user with sufficient visual cues to identify any point in three-dimensional space.

A key aspect in displaying multiple views is a 4 x 4 view definition matrix of floating point real numbers. This matrix describes the transformation for the three-dimensional space to a planar coordinate system, and is sufficient to project the image onto a backdrop view that is generated at any scale factor, position, or window. Typically, a three-dimensional application designer uses multiple views to position objects in space.

For interactive piping applications, a four-view plan with the top representing North, elevation views looking South and West, and an isometric view is sufficient to visualize the problem in real time. Cadtrak, 823 Kifer Rd, Sunnyvale, CA 94086.

Circle 284

---

Graphics system functionality swells with million addressable points

Designed for a wide-range of engineering and scientific work, the 5080 graphics system produces precise, highly detailed displays. The compact system has a display, a graphics processor, a channel controller, and auxiliary software and peripherals.

The 5085 graphics processor performs a variety of graphics operations. These include high speed vector-to-raster conversion, polygonal area fill, circle generation, and two- and three-dimensional scaling transformations (scaling, clipping, rotating, and translating). A user can replace display images instantaneously with no screen blanking between images—a perfect selection feature for animation. An option allows a user to switch quickly between graphics mode and 3270 mode for network and database access.

Model 5081 display can simultaneously show up to 256 shades of gray. A color model displays up to 256 colors from a 4096-color palette. The noninterlaced raster unit refreshes the 1024 x 1024 addressable points on the screen 50 times per second. This rate results in a steady, bright, and clear image. To help reduce distortion, the tube face is cylindrically shaped with contrast-improving, antiglare treated glass. For the user’s comfort, the model 5081 display can tilt 5 degrees forward and 15 degrees backward.

Shared between host channel and 5085 and/or 3255 control units, the high speed 5088 channel controller attaches to a System/370, 43XX, or 30XX channel. Speeds range up to 2.5 Mbytes/s in data streaming mode, and up to 1 Mbyte/s in conventional channel mode.

The primary device for system interaction is the 5083 tablet. With either its mouse-like cursor control device or a stylus, the tablet digitizes drawings or emulates the operation of a light pen. The thin, flat-surface unit weighs 6.5 lbs and features a palm rest and height adjustment.

The graphics access method/system product release 2 (GAM/SPR2) supports current 3250 functions and a full range of advanced functions under VM/SP, MVS, and MVS/XA. Other software allows users to examine surfaces in detail, highlight changes in color, and display designs for structural analysis.

Peripherals include an alphanumerical keyboard, a lighted program function keyboard, a tablet with either stylus or cursor control device, and a dial unit. All devices attach to the processor through connections in the display’s base. IBM Corp, Information Systems Group, 900 King St, Rye Brook, NY 10573.

Circle 285
For remarketers, there's still room at the top.

We're looking for new members for the "4300 Club."

If your company creates application software that will run on an IBM 4300, we invite you to consider matching your skills to our systems. In short, IBM is looking for experienced firms that will remarket the 4300—and become what we call Value Added Remarketers.

The standards are high, but for companies that meet them, IBM has much to offer.

To start with, IBM can add strength to your marketing efforts. We can, for instance, help with product literature, with direct mail and with business show support. IBM also has a wide range of professional classes for VARs.

And thanks to an online referencing system used by IBM's own sales force, we can refer prospects with special needs to VARs who have unique solutions.

In addition, IBM offers to VARs that qualify other highly competitive products: System/36, Series/1, System/38, the IBM Personal Computer and the System 9000 family.

For more information on qualifying as an IBM VAR, simply send in the coupon or call 1 800 IBM-VARS, Ext. 562.

Larry Humphreys
IBM Distribution Channels
P.O. Box 76477
Atlanta, GA 30358
Please send me your free booklet, "Looking for Leaders."

<table>
<thead>
<tr>
<th>Name</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Title</td>
<td></td>
</tr>
<tr>
<td>Company</td>
<td></td>
</tr>
<tr>
<td>Address</td>
<td></td>
</tr>
<tr>
<td>City</td>
<td>State</td>
</tr>
<tr>
<td>Phone</td>
<td>Product Interest</td>
</tr>
</tbody>
</table>
Compatible with Apollo’s entire family of workstations and software, the DN550 color graphics workstation is 68010 based. The unit features a dedicated bit-slice graphics processor, a 1024 x 800 resolution color monitor, and a low profile detachable keyboard. Touch pad and/or mouse are available as options. The system offers up to 3 Mbytes of main memory and up to 2 Mbytes of double-buffered display memory that boasts 256 simultaneous colors.

The Graphics Metafile Resource (GMR) is a graphics architecture for the entire Domain workstation family. It combines graphics capabilities with high graphics throughput and accommodates emerging standards such as the Graphical Kernel System (GKS), the Programmer’s Hierarchical Interactive Graphics Standard (PHIGS), and the Virtual Device Metafile (VDM). GMR integrates a graphics data base with advance display routines in one package.

At the heart of the GMR architecture is the graphics metafile—a tree-structured data base that can be edited. This architecture stores graphic entities in the metafile, allowing information to be shared among applications and viewed on any workstation in the LAN. Built for speed, the virtual file stores up to 256 Mbytes of data directly in world coordinates, while the package uses its graphics hardware to increase throughput whenever possible.

Data in the metafile is displayed in multiple viewports within a given window, with the GMR handling scaling, translating, windowing, and clipping. Changes are reflected in all viewports at the same time. Attributes can be associated with viewports or instances to control a range of display parameters including color, line style, and fill pattern. The creation of a printable bit-map of a metafile simplifies hardcopy generation.

The segmented data base supports nesting and instantiation. Nesting allows segments to contain other segments. Instancing reduces storage requirements for repetitive data. Segments can store nongraphics data or reference data in other files. Designed with a full 32-bit internal architecture, the unit’s dedicated bit-slice graphics processor, together with extensive microcode, provides fast 2-D operations and more than a 10,000-transformed clipped vector/s throughput. In addition, the unit offers more than 1-million pixel/s vector draws and 25- to 35- million pixel/s area fill and bit-block transfers. The system provides circle, arc, and spline generation with user-definable area fills and vector patterns.

With flicker-free color graphics and a multiwindow, multitasking environment, the unit allows up to 24 concurrent processes with 16 Mbytes of virtual address space/process, as well as an integral interface to the 12-Mbit/s Domain LAN. More communication support comes in the form of IBM 3270 emulation, HASP, X.25, and an Ethernet gateway. Ergonomic features of the 19-in. display include tilt/swivel a nonglare filter.

Other software includes D3M, which is a distributed database management system, SIGGRAPH Core nongraphics package, Fortran 77, ISO Pascal, C, and Lisp programming languages, as well as professional support packages. A package for the software engineering environment increases productivity in development, maintenance, and administration of software projects. In addition, terminal emulators, a font editor, and a high level debugger are available.

Options include a 50-Mbyte, 5 1/4-in. Winchester, a 45-Mbyte, quarter-inch cartridge tape unit, a four-slot Multibus peripheral adapter, and a floating point hardware accelerator. Configured with the Aegis operating system, the DN550, with 1 Mbyte of main memory, 4 planes of color, monitor, keyboard, and Domain LAN interface is priced at $31,500; $40,000 with a 50-Mbyte Winchester.

Apollo Computer Inc., 330 Billerica Rd, Chelmsford, MA 01824.

Circle 286
Gould has set new supermini-computer performance standards with its CONCEPT/32™ family of 32-bit machines. The cost-effective, wide-ranging capabilities of Gould minicomputers make Gould Computer Systems the dominant source for the compute power you need, at a price you can afford.

The competition just doesn’t tow the line in either price or performance. Whatever the requirement. The Gould CONCEPT/32 family offers the widest range of superior performance while keeping the price in line. Our low-end CONCEPT 32/27 incorporates high density packaging for lower cost. The mid-range 32/67 combines a minimal footprint and cost with superior computational power. For heavy duty scientific and engineering applications, the Gould CONCEPT 32/8780 offers mainframe performance at a fraction of the cost. And if you’re worried about where your application falls on the line, don’t be. Upward compatibility and software transportability allow you to move up our line as far as you need to go. Gould has drawn a new price/performance line. One that shows it takes more than 32-bits to make a supermini. A line the competition can’t cross. Call or write for more information.

Gould Inc., Computer Systems Division
High Performance Systems Operation
6901 West Sunrise Boulevard
Ft. Lauderdale, Florida 33313
1-800-327-9716
All chart data from published competitive information
™ CONCEPT/32 is a trademark of Gould Inc.
Printwheel technology ups speed, adds intelligence

A daisy wheel printing technology by Diablo Systems greatly reduces parts count, yet preserves the ability to print a 200-char extended character set on a single printwheel without shifting the carriage. In addition, the technology packages the plastic printwheel in a snap-in cartridge. This cartridge is encoded to let the printing system recognize the currently inserted printwheel.

Extended character set (ECS) printing without physical shifting is done by using a dual-hammer technique. One hammer is used to print characters on the printwheel’s outer circumference, while the second hammer strikes only those found in the inner circumference. The hammers themselves are aligned with the print line, but the characters have a unique arrangement.

For example, the unshifted version of each character is located nine spokes ahead of its shifted counterpart on the wheel. When a given spoke is in the vertical position, the shifted character (in the inner ring) is aligned with the first hammer. At the same time, its unshifted (eg, italic or alternate font) counterpart is aligned with the second hammer on the print line, but ahead of the first hammer’s position on the paper.

The characters on the outer ring are tilted with respect to the line of the spoke. This ensures that they are upright on the print line when aligned with the second hammer. A firmware algorithm examines the line buffer in the printer to determine if a given character is to be printed by the first or second hammer.

Since the entire line is buffered before it is printed, characters can be arranged in the order that they will actually be struck as the printing mechanism moves across the platen. They do so with notation as to whether they will be struck by hammer one or two. As a result, some characters may be struck as far as nine print positions ahead of a previous character. But, all such gaps are filled in as the line is completed.

The printing technique incorporates several methods of improving speed and accuracy. These include position encoders and a closed-loop stepper motor for the printwheel mechanism, and wedge capture for the hammers and spokes. Wedge capture uses small wedge-shaped pieces behind the characters on the wheel, with corresponding notches on the hammers. When the hammer strikes, it captures the wedge. This ensures exact positioning and eliminates minute position variations caused by the settling of the wheel’s motion, or by vibration.

The use of a closed-loop stepper motor for the printwheel mechanism allows a more precise calculation of wheel position (from information provided by the encoders), as well as a calculation of acceleration and deceleration energies. In addition, the combination of dual-hammer technology, wedge capture, and the closed-loop stepper can greatly increase throughput by printing on-the-fly. As the printwheel mechanism moves across the platen, information from its position encoders is used with that from the printwheel to fire the hammers.

Since there is no physical up and down shifting of the printwheel mechanism, motion can be smooth and continuous. Mechanical parts count and mass are reduced. This combination of factors allows a print speed up to 80 chars/s (55 typical).

Estimates are that the basic printwheel technology can be easily incorporated in low cost printers with end-user prices in the $500 range. In order to demonstrate the technique’s full range of possibilities, the company has built it into a new printer designed for networking applications. The 801F printer is intended to run largely unattended and is thus equipped with various automatic and communication features.

The 801F has a dual-bin sheet feeder with an envelope feeder, and a long-life ribbon. It can be equipped with multiple buffers or a 64-k optional spooler. Moreover, its communication capabilities let a remote user query the printer’s status and select options to the same extent they could be selected onsite by using the front panel. Integral to this is the encoding present on the printwheel. The encoding enables users to see what they have, to send an operator alert to change the printwheel, or to handle malfunctions not easily resolved from a remote site. Diablo Systems, 901 Page Rd, PO Box 5030 Fremont, CA 94537.

Circle 287
Just how long should standby power stand by?

Five years? Ten years? Twenty?
Quite frankly, we don't know.
But we do know that Gates Energy cells retain better than 80% of their rated capacity for eight to ten years at 23°C. in float applications.

Compared with our nearest competitors, our energy cells may qualify as the Methuselah of standby power.

When it comes to cold weather performance, our cells deliver 50% of their C/10 room temperature capacity at -40°C. And the truly sealed design means total freedom from maintenance and terminal corrosion.

Gates Energy cells are rated at 2 volts with capacities at 2.5 Ah, 5 Ah, 12.5 Ah and 25 Ah. They can be assembled into an endless variety of configurations.

A single-user solution for CAE/CAD/CAM

The CDS 3000 series of intelligent 32-bit workstations handles schematic capture, two-dimensional drafting and dimensioning, and technical publications—all in a single-user, desktop package. The nongraphics applications include spreadsheet generation, word processing, and electronic mail.

Based on the 68010, the 3000 employs virtual memory Unix enhanced for CAE/CAD/CAM applications. Supported programming languages include Fortran 77, C, and Pascal, as well as standard utilities.

All series workstations incorporate CADDS Access, enabling a user to log on to an existing CDS 4000 or 5000 series system. Connections are point to point, or via a modem. This connection permits access, display, and manipulation of CADDS 4X commands, files, and data bases.

CADDS 4X, the latest version of the company's multi-user, multitasking software, provides the basis for an integrated graphics data base. Processing, retrieval, and storage take place on the host system, ensuring file and database integrity.

The systems communicate with each other, with other CDS systems, and with mainframes through industry standard protocols. With a shared resource manager and Ethernet software, the workstations can be clustered in multi-user networks and linked to central peripherals.

All workstation configurations include as standard the 68010 with 2 Mbytes of main memory, Unix, a Multibus chassis, and graphics unit. The graphics unit provides a high resolution (900 x 1152 pixels), 19-in. monochrome display and controller, low profile keyboard, and mouse. Optional features include additional memory, an FPU, peripheral units, and communication links. Several application packages are available to complement current CAE/CAD/CAM capabilities now on the system.

Schematic Capture/3000 produces logical block diagrams and electrical schematics, as well as permitting online design rule checking. An optional logic design simulation package is also available.

The Drafting/3000 software gives high productivity in layout design, detailing, and dimensioning. It uses dual English and metric dimensioning, standard parts libraries, and a graphics programming language.

Prices for the workstations range from $35,000 to $52,000.

Circle 288

Color and monochrome terminals draw with megapixel speed

HiScan Graphics terminals apply high speed CMOS to low cost graphics displays. Based on dual-processor architecture, the terminals include a proprietary graphics coprocessor, and HiScan Graphics technology. This technology provides a faster graphing speed and more industry standard terminal emulations than comparably priced terminals. The 4210 is based on DEC's VR201 monitor and a VT200 keyboard; the VR241 color monitor and the same keyboard make up the 4205 terminal. All are compatible with DEC and other peripherals.

Image quality considerations are fundamental to terminals. In both terminals, image quality is increased with a high line rate noninterlaced display that is nonsmearing and flicker free. To further enhance image quality, the monochrome display offers an 800- x 600-pixel resolution—the color monitor provides 800 x 300 pixels. The terminals support 80- and 132-col formats with characters formed on a 10 x 20 cell.

By incorporating multiple bit-mapped memory planes, the monochrome terminals offer a four-level gray scale (using two memory planes). With four memory planes, the color terminals can simultaneously display 16 colors out of a 64-color palette.

Integrated architecture uses the bit map to display both text and graphics. The text features include a plain language setup menu displayed in English, French, or German, downloadable character fonts, and 15 programmable function keys. Support is provided for TEK 4027 or 4105 and DEC ReGIS protocols, as well as standard DEC VT220 text and TEK 4010/4014 graphics functionalities.

To achieve graphing speeds of 1 million pixels/s, the terminals use a specially designed graphics coprocessor that works with a Z8002 16-bit microprocessor. The coprocessor handles all graphics processing tasks while general-purpose calculations are delegated to the Z8002.

The graphics processor consists of three main elements—one for graphics processing, one for read-modify-write, and a CRT controller. These elements, together with the Z8002 in a pipeline architecture, are responsible for the megapixel rate. The monochrome terminals are costs $2195 each; while the color terminals are $2995 each.

Circle 289
NEW MODEMS ARE CHEAPER THAN 250 FT CABLES* AND OPERATE UP TO 19,200 BAUD!

- No AC or DC Power required
- Derives power from signal leads
- Male or Female connectors
- 4-wire line termination with screw terminals or phone jacks

- DTE/DCE selector switch
- Operates from DC to 19,200 baud
- 1 mile at 19,200, 3 miles at 9600 baud
- Only $77 in single unit quantity

*Cost comparison (250 ft extended distance data cable)

Data Cable

Cable cost = $20 + .80/ft
(250 x .80) + 20 = $220

Maximum baud rate = 9600

Model 81

Modem cost = $77
Twisted pair (2) @ 500ft = $30
(2 x 77) + 30 = $184

Maximum baud rate = 19,200

TELEBYTE TECHNOLOGY INC.
148 New York Avenue
Halesite, New York 11743
(516) 423-3232
TWX 510-226-0449
A Public Company
VDT offers low cost programmable features

The Freedom 200 offers a long list of features in one package. Consisting of a 12-in. display and a detachable keyboard, the terminal's points of interest range from a nonglare screen to setup modes and programmable functions keys.

The CRT uses a 24 x 80 display format. The 25th line is user accessible for setup or other information. A full tilt (+15 degrees, -5 degrees) and a full swivel (70 degrees) console houses the etched green phosphor display screen.

In native mode, display memory is one page with the second page optional. In emulation mode, memory reaches two pages with additional pages optional. The unit emulates both the TeleVideo 950 and the Lear Siegler ADM 31 terminals.

Advanced video features include non-embedded character attributes. In visual mode these are normal, reverse, half intensity, underline, blink, and blank. In data entry mode they include protected, alphanumerical, alpha only, numeric only, and extended numeric.

Jump or smooth scroll is available. Smooth scroll is programmable with rates of 2.5, 5, and 10 lines/s. The user can scroll certain parts of the screen by defining a scrolling region.

Four communication modes are provided: block, conversation, monitor, and local. Block can be immediate or deferred and sent from command. Conversation mode transmits half and full duplex. Monitor mode displays control codes in programming applications, while local mode operates standalone.

The detached, low profile keyboard clusters 106 sculptured keys into functional groups. Twenty programmable function keys (using the shift) produce up to 256 Kbytes of code sequences. These keys can also send 20 preprogrammed default sequences. The 11 cursor control keys assume an inverted "T" format. In addition, there are nine editing keys and 12 functional command keys.

Handshaking protocol is X-on/X-off with programmable characters and DTR. Fifteen transmission rate selections range from 50 to 19.2 kbaud. Parity choices are even, odd, or none, with word structure at 7 or 8 data bits with 1 or 2 stop bits.

Interface is via EIA RS-232-C.

Liberty Electronics, 625 Third St, San Francisco, CA 94107.

Circle 290

Low cost plotter combines graphics command set and offline operation

To meet the demand for multiple color, low cost graphics plotting, Enter Computer is producing a six-pen plotter at an end user price of $1095. The Sweet-P 600, or "Six-Shooter," can store six fiber-tip, Rapidograph-type, or ball-point pens in a rotating carousel for six online colors. Additionally, these carousels can be switched to provide several palettes for writing on either paper or acetate sheets.

The Sweet-P 600 takes either 8½ - x 11-in. or 11- x 17-in. paper. The pen moves along a single axis, the X-axis, while the paper is moved back and forth on the Y-axis by gripping rollers. The smallest addressable increment is 0.004 in., and maximum plotting speed is 14 in./s. Repetition accuracy for any given pen is the minimum step size of 0.004 in., while repetition accuracy from pen to pen is two step sizes, or 0.008 in.

Among the techniques that have enabled this degree of accuracy at a low cost is the use of stepper motors controlled by a microprocessor using ROM-based microstepping routines. The 600 also contains 19 internal character sets, including katakana, and a Sweet-P graphics language (SP/GL) command set. The command set includes line, curve, and point drawing; axis and tick drawing; and routines for drawing and filling rectangles and wedges.

The Sweet-P 600 is also compatible with the Hewlett-Packard graphics language (HPGL) so that software written for the HP 7400 series plotters can also run the 600. In fact, a considerably large body of software packages from over 25 independent software vendors to run the Six-Shooter on a variety of computer systems including Texas Instruments, IBM, Digital Equipment Corp.
Sophisticated graphics controller draws fast response time

Model One/80 outfits general purpose 32-bit computer systems with the electronics to develop sophisticated graphics applications. At an attractive cost/performance ratio, the controller's prime applications span from computer aided design/engineering, architectural drafting, and computer animation to land resource analysis. Prices for a basic configuration, including monitor and keyboard, start at about $20,000.

To the host computer, the controller looks like a high speed peripheral. It supports 1280 x 1024 resolution with 8-bit planes of image memory, furnishing 256 colors from a palette of 16.7 million. Moreover, 60-Hz noninterlaced refresh and pixel updates as fast as 8.7 ns/pixel combine with other features to provide interactive three-dimensional modeling and simulation.

The system draws up to 70,000 one-centimeter random vectors/s. Onscreen, a local programmable window clips vectors at the full draw rate. In double-buffered mode, the bipolar processor has total access to image memory, thereby allowing a vector draw rate that approaches 115 million pixels/s.

Bipolar processor and proprietary VLSI hardware accelerators directly execute most common graphics functions—such as move, draw, fill/unfill area, and transfer pixel image—with minimal host intervention. Vector-defined text can be generated in vertical and horizontal formats. Both formats rotate in one-degree increments and scale from 8 to 256 pixels independently in X and Y.

An 8-MHz, 16-bit microprocessor controls serial I/O and local programming facilities. This tightly coupled unit comes with 96-Kbyte PROM and 32-Kbyte RAM for instruction set, local macro programming, and interactive debugging. A resident command interpreter tests and executes graphics sequences without a host.

Integrated DMA interface conforms to industry-standard specifications for fast image and command transfers to DEC's PDP-11 and VAX families, as well as systems from Data General, Perkin-Elmer, Prime, IBM, and Gould/SEL. Four serial ports at up to 38.4 kbaud are standard.

With an I/O subsystem that accepts data at up to 6 Mbytes/s, the Model One/80 can be closely coupled to a host for I/O-intensive applications. System commands include CORE and GKS functions, as well as standard primitives; application software is compatible across the entire Model One family. All controller electronics come in a 5.25- x 17- x 21-in. (13.34- x 43- x 53-cm) rackmount box that weighs 50 lb (23 kg). Raster Technologies, Inc, 9 Executive Pk Dr, North Billerica, MA 01862.

Circle 292
DIGITAL'S SUPERMICRO FAMILY GIVES YOU THE COMPETITIVE ADVANTAGE: GROWTH.

To give your OEM business the maximum opportunity for growth, you can't focus on just one thing. Such as I/O speed at the expense of peripheral support. Or expansion capacity without software flexibility. You need to consider everything: processor speed, system expansion, economy, reliability, software and networking capabilities.

The decision is really very simple. If you want systems that can support your growth, choose Digital's supermicro family. You'll have the high performance 16- and 32-bit systems you need today. Plus the ability to grow your systems and add functionality when your needs expand tomorrow. And you'll have Digital's worldwide support network behind you every step of the way. Whether you're an OEM or an end user, you simply can't find a better solution for your success.

MICROPDP-11/73, THE 16-BIT SYSTEM WITH A 15 MHZ CHIP.

Our MicroPDP-11/73™ system is based on our 15-megahertz J-11™ chip. On-chip floating point and instruction pre-fetch increase...
system throughput. An 8 Kbyte cache keeps frequently used instructions resident for fast access. And the system's Q-bus™ speeds data between peripherals and processor at a 3.2 million byte per second block transfer rate.

The MicroPDP-11/73 system provides the expansion capacity you need for your OEM solutions. It supports a 31 million byte internal Winchester disk and can support as many as 13 terminals or devices. Memory is expandable to 4 million bytes. Storage options include a 26 million byte fixed/26 million byte removable disk drive, dual 400 Kbyte diskette drive and 60 million byte streaming tape cartridge for disk backup.

Like all Digital's supermicros, the MicroPDP-11/73 system is designed to fit on a desktop. Under it, or in a computer cabinet.

MICRO PDP-11/23, THE LOW COST, HIGH RELIABILITY SOLUTION.

For proven performance and a low cost entry to our supermicro family, you can choose the MicroPDP-11/23™ system. It's completely software compatible with the MicroPDP-11/73 system, and can support up to six terminals or devices. Memory and storage options, as well as packaging, networking options and peripheral support are the same. This lets you expand the range of your OEM product offerings without extra development effort.

MICROVAX, YOUR BRIDGE TO 32-BIT CAPACITY.

When you need the address capacity and functionality of a virtual memory 32-bit system, our supermicro family can take you there. Our 32-bit MicroVAX™ systems maintain compatibility with our 16-bit MicroPDP-11/23 and MicroPDP-11/73 systems in bus structure, peripheral support, languages (FORTRAN, DIBOL™, BASIC and Pascal), communications options and packaging. This makes the transition between 16- and 32-bit functionality logical and straightforward, because you can keep all the peripherals you've already configured in your OEM products.

And once you've made the switch to MicroVAX systems, you can keep on growing throughout our popular VAX™ family of systems. Our Micro VMS™ operating system is our powerful VMS™ operating system for MicroVAX systems.

RICH SOFTWARE ENVIRONMENTS MEAN FASTER DEVELOPMENT.

When you choose Digital's supermicro family for your OEM products, you'll have the tools you need to get to market faster. MicroPDP-11/23 and MicroPDP-11/73 systems offer a choice of seven different operating environments (including Digital's enhanced UNIX™ software). For realtime and multituser applications.

And you'll have the entire heritage of PDP-11™ software at your disposal— including tools for development in advanced languages such as C and Pascal. So you'll have numerous high level languages. Powerful development and debugging tools. File, screen and peripheral management utilities. And a choice of over 2,000 applications.

Or you can use your VAX systems to develop dedicated Pascal-based realtime applications that you can download to distributed MicroVAX or MicroPDP-11 target systems. MicroVAX systems provide dedicated Pascal execution through VAXELN™ software. MicroPDP-11/23 and MicroPDP-11/73 systems provide this capability through MicroPower/Pascal™ software. And you can download your developed applications through PROMs, disks or communications links. Your options are never limited with Digital systems, as your OEM partner.

DECNET SOFTWARE LETS YOU GO WHERE YOUR CLIENTS NEED YOU.

Our supermicros are engineered for superior standalone performance. But their value extends far beyond standalone applications because all our systems can participate in local and wide area networks through DECnet™ software. You can share files and processing resources with other computers from Digital over Ethernet, leased lines or packet switched wide area networks. You can communicate with other vendors' systems too, via standard or SNA™ protocols. With our networking capabilities, there are no boundaries to your computing growth.

BEST ENGINEERED MEANS ENGINEERED TO A PLAN.

Digital's MicroPDP-11/23, MicroPDP-11/73 and MicroVAX systems, like all Digital hardware and software products, are engineered to conform to an overall computing strategy. This means our systems are engineered to work together easily and expand economically. Only Digital provides you with a single, integrated computing strategy, from chips to 32-bit VAX systems, and direct from desktop to data center.

If you believe that your company could benefit from our very growth-oriented supermicro family, contact your nearest Digital sales office. Or call us toll free by dialing 1-800-DIGITAL and ask for extension 230.

THE BEST ENGINEERED COMPUTERS IN THE WORLD.
NEVER HAS SO LITTLE MEANT SO MUCH.

In the last decade, we've opened more technological gates than anyone. In both CMOS and bipolar. Our 11,000 gate 2 micron CMOS array is just part of the story. We also offer TTL up to 2,000 gates. ECL to 3,000 gates. And 400 to 11,000 gate CMOS arrays. Not to mention our 100K- and 10KH-compatible ECL arrays.

Of course, a gate array is only as good as the people behind it. And at NEC, we have some of the best support engineers. Ready to help you take your design from start to finish.

With easy-to-use CAD tools. And sophisticated software capable of simulating up to 20,000 gates. All available at our 18 customer design centers, worldwide.

As for quality, we offer 100% burn-in, standard. At no extra cost. And you won't have to wait long to get it. Our turnaround is as quick as 8 weeks.

So next time you need a gate array, weigh your alternatives. Then call NEC.

WE'RE TAKING ON THE FUTURE.
The more tasks a microchip performs, the more critical its speed becomes.

And just as taking a faster look at a brief event can let us see more, microchips that operate more quickly accomplish more work in less time.

Take the Honeywell HT5000 gate array. With a 0.6nS gate delay speed, it operates approximately five times faster than typical ALSTTL chips.

Or the Honeywell HE2000. It operates even faster, with a 0.3nS delay, but requires only half as much power as other equivalent ECL arrays.

And our radiation-hardened H1000R. It has a 1.0nS delay, and is designed for space and strategic TTL replacement applications, using a single +5v. power supply.

Since 1954 Honeywell has been building the technical know-how necessary to consistently design and manufacture this kind of performance in every custom and semi-custom chip we make.

For more information on the industry’s fastest radiation-hardened IC’s, VHSIC IC’s, and semi-custom gate arrays (including special macrocells for digital signal processing), talk to the company that has been in this industry since before it was an industry.

The Honeywell Digital Product Center, 1150 East Cheyenne Mountain Blvd., Colorado Springs, Colorado 80906. 1-800-328-5111, extension #3402. (In Minnesota, call 1-612-870-2142, extension #3402.)
CMOS SETS PACE FOR CHIP DEVELOPMENT

The leading edge of technology for VLSI ICs is now CMOS. Next-generation memories, micros, and application-specific ICs will use the technology extensively.

by John Bond,
Senior Editor

During 1984, the direction of semiconductor technology became clear. CMOS took its place as the mainstream high density process for memories, microprocessors, and application-specific ICs. Digital gallium arsenide technology began to look like a winner for very high speed applications, but it is only at the beginning of a long growth period. On the other hand, CMOS is rapidly maturing into the major silicon technology. As CMOS is scaled down in size, not only does circuit density increase but the chips run faster—outpacing NMOS and even many bipolar circuits. As a result, every major semiconductor manufacturer has its latest designs or its plans for the next generation in CMOS.

Mass market ICs

Although there has been major growth in application-specific ICs, it is the growth in memories, microprocessors, and other high volume ICs that fuels the merchant market IC producers. This year was pivotal in the development of memory technology and this is a gauge of each company's process sophistication. The 256-Kbit dynamic RAM (often in CMOS) appeared on the market and descriptions of 1-Mbit designs (always in CMOS) began to show up at technical conferences. Perhaps an even more important development, spurred by the 256-Kbit DRAM and started with 64-Kbit DRAMs, is the trend toward alternate organizations. Consequently, byte-wide and 4-bit wide chips may turn out to be as common as the by-one organization. Even "by-nine" schemes to allow a parity bit are beginning to appear, in recognition of the way computer memory systems are often designed.

DRAMs remain at the leading edge of semiconductor technology (in process, not circuit complexity). As a result, a semiconductor company may spend
$100 million to develop and manufacture a product that soon becomes a commodity, with all the cut-throat price competition that entails. To offset this, many companies have staked out memory market niches or added unusual features to standard dynamic or static RAMs while maintaining industry compatibility.

Intel (Santa Clara, Calif) took the latter approach with its 256-Kbit DRAMs. These two parts, the 256-K x 1-bit 51C256 and the 64-K x 4-bit 51C259 feature high bandwidth modes. Called ripplemode in the by-one part and static column mode in the by-four device, these methods allow reading and writing of successive blocks of data at a faster rate than the normal per-bit access time. Like the page mode used by other manufacturers, Intel’s ripplemode provides continuous access to successive bits. Unlike page mode, it uses lookahead or address pipelining that makes it faster than page mode. Both of Intel’s high speed access modes are serendipitous by-products of the high speed CMOS process.

Many of the NMOS circuits on a DRAM were designed with dynamic circuitry to conserve power. With CMOS these circuits can now be designed with a faster static circuitry. The static design requires no precharging and reduces the overall cycle time of the DRAM. Consequently, using static circuitry for column address decoders provides fast column address access and cycle times to permit ripplemode or static column mode.

Special-purpose memories

Examples of special-purpose niche memories are those useful for high performance video systems such as the Synertek (Santa Clara, Calif) SY2131 dual-port RAM and the Texas Instruments (Dallas, Tex) TMS4161 multiport video RAM. The TI part is particularly interesting because it can be mated to a video system controller (VSC) chip that allows unified text and graphics under one bit-mapped approach. Besides functioning as a raster-video controller, it generates the special shift-register loading and updating control signals required by TMS4161-based systems.

The VSC permits the host computer to access video memory 95 percent of the time by performing screen refresh while simultaneously updating data in video memory. Although the VSC will control conventional 64-Kbit and 256-Kbit DRAMs, its design extracts the maximum performance from the TMS4161. This combination effectively doubles the system by eliminating half of the memory cycles usually required to refresh the display. The TMS4161 incorporates one port for random access. It contains four cascaded 64-bit internal shift registers that output at 25 MHz via a fast serial port. Data can be written into the RAM from the random access port while it is shifted out of the serial port.

Other specialized RAMs include such oddities as a resettable static RAM, the Am9150, from Advanced Micro Devices (Sunnyvale, Calif). This 25-ns device can clear and reset an entire memory array in two cycle times. It is suitable for cache, high speed buffer memory, and video imaging among other things. Another AMD part, the Am9151 SRAM, can monitor internal state information and can shift the information out via the serial data path to be observed.

Crossing the dividing line between RAM and non-volatile memory are several unusual memories from NCR (Miamisburg, Ohio) and Hughes (Newport Beach, Calif). These devices consist of a RAM array with a duplicate electrically erasable PROM array for backup. They include the 1-Kbit (128 x 8) NCR52001, the 2-Kbit (256 x 8) NCR52002, and the 256-bit (64 x 4) Hughes H3500. Such shadow RAMs were pioneered by Xicor, a Milpitas, Calif-based company that has just pushed the state of the art to 4 Kbits (512 x 8) with its newest NOVRAM, the X2004. Access times for all these are in the neighborhood of 300 ns.
A unique approach to nonvolatility is found in the MK48Z02 2-K x 8-bit SRAM from Mostek (Carrollton, Tex). In most respects, this part is a conventional CMOS SRAM with 150-ns cycle time. Onchip power-failure detection circuitry, however, deselects the SRAM when \( V_{CC} \) drops below 4.5 V. At that point, standby power is maintained by two lithium-carbon monofluoride cells that are housed in a separate “tophat” soldered to the DRAM. Data can be maintained without power for ten years. The lithium batteries have proven so reliable that a single cell tophat version, the MK48Z02A, has been designed for cost savings.

**Mainstream nonvolatility**

Despite the advances in unusual mixed technology nonvolatile memories, mainstream nonvolatile memories—ROMs, PROMs, EPROM, and EEPROMs—continue to make advances in speed and density that keep them firmly in the lead. For example, Solid State Scientific (Willow Grove, Pa) introduced a line of 256-K CMOS ROMs with 75-ns access times. Many such new designs are moving to CMOS, although NMOS ROMs are still widespread. The move to 1-Mbit and denser devices should prompt more transition to CMOS. Such dense circuits, however, may increase the risk of code obsolescence and drive designers to alternate technologies, despite the obvious advantages of higher density and lower cost offered by ROM.

High speed (10 to 70 ns, depending on technology and size) continues to be the province of TTL (and ECL) fuse PROMs, but the most complex devices yet fabricated only have a density of 64 Kbits. There are, however, other uses for PROMs than the traditional fast instruction storage applications. They are finding increasing application as they take their place next to programmable logic arrays (PLAs) and Monolithic Memories, Inc’s PALs.

PLAs permit programming of both AND or OR arrays while PALs only have programmable AND arrays. PROMs, on the other hand, have a programmable OR array and a fixed AND array. Thus, PROMs are a perfect complement to PALs. Where the PAL has many input terms, the PROM is rich in product terms and can be used to implement functions that cannot be accomplished in a PLA or a PAL. In addition to such logic functions in nonregistered PROMs, registered PROMs are useful for state machines and pipelining. Nonetheless, the main use for PROMs is still memory applications where speed is important.

As ROMs have reached the 1-Mbit level, the major competition for these devices—the EPROM—edges to the 512-Kbit level with at least two manufacturers delivering such parts: AMD and Intel. NMOS continues to be the process technology of choice for EPROMs, but both Seeg and Toshiba have built 256-Kbit CMOS chips. The importance of the 512-Kbit EPROM is underscored by the fact that an

The NCR/32 VLSI processor is designed to emulate existing mainframes through the use of external microcode.
entire operating system such as MS-DOS or CP/M-86 can be stored on one chip, with room left over. Performance is also impressive for EPROMs. AMD’s Am27512 is organized as 64-K x 8-bit and has a 250-ns access time. Meanwhile, the 1-Mbit EPROM may be only a year away.

After a long gestation period, EEPROMs have evolved rapidly, reaching 64-Kbit density this year. With the advent of the 64-Kbit device, manufacturers finally agreed on the incompatible function and pin assignments. As manufacturers find ways to speed up the write times, avoid false storage cycles, and increase density, EEPROMs may eventually broaden their design niche which sits squarely between EPROMs and RAMs. A great deal of design activity is directed toward improving these devices. But, there is little consensus yet about the right way to build them.

Microprocessor headlines
The big story in microprocessors was the introduction of sophisticated 32-bit chips. First out of the gate were the offerings from NCR and National Semiconductor (Santa Clara, Calif) with the long-awaited Motorola (Austin, Tex) chip arriving about midsummer. Other major 32-bit microprocessors, such as those from Intel and Zilog, will be seen the first half of 1985.

The NCR/32 is a unique microprocessor. It consists of a set of four VLSI chips and two LSI chips that form a powerful CPU. Its unique use of externally programmable microcode enables the NCR/32 to emulate other computers. The chip set contains a 32-bit central processor, an address translation chip for memory management, an extended arithmetic chip for floating point arithmetic, and a system interface controller for slow speed peripheral I/O and system interface transmitter and receiver chips.

With the 512-Kbit EPROM, an entire operating system can be stored on one chip, with room left over.

A 128-Kbyte instruction storage unit (ISU) contains the external microinstructions that tailor the system to the user’s needs. The processor has a set of 179 primitive instructions onchip while the external ISU contains the instructions of the computer that is to be emulated. Although any machine can be emulated, the system is optimized for the IBM 370 instruction set and supports IBM floating point. Consequently, the NCR/32 will run IBM MVS at about the same speed as an IBM 4331.

The NS32032 from National Semiconductor was the first 32-bit microprocessor from a major semiconductor manufacturer. The company beat other manufacturers to market by being conservative from a process standpoint. Using a 3.5-micron NMOS
The Fujitsu MB81416
16K X4 DRAM.
Now available in quantity.
Nobody puts tastier technology into a DRAM
than Fujitsu.
Like the fastest access time available – 100ns.
A TCAC/TRAC ratio of 2:1 for easier timing. Low power
consumption, too.
And in a variety of packages. Like plastic DIP, JEDEC-
approved compatible with the TMS 4416 and INMOS 2620.
Mmmm mmmm, good.
Best of all, we've got plenty in stock. So call the nearest
FMI sales office listed below. For immediate gratification.

<table>
<thead>
<tr>
<th></th>
<th>100ns</th>
<th>120ns</th>
<th>150ns</th>
<th>Page Mode</th>
<th>TRAC/TCAC</th>
<th>CAS before RAS refresh</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUJITSU</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>2:1</td>
<td>yes</td>
</tr>
<tr>
<td>TI</td>
<td>no</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>1.66:1</td>
<td>no</td>
</tr>
<tr>
<td>INMOS</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>1.66:1</td>
<td>yes</td>
</tr>
</tbody>
</table>

Fujitsu Microelectronics, Inc.
Technology that works.
3320 Scott Boulevard, Santa Clara, CA 95051 · 408/727-1700

© 1984 Fujitsu Microelectronics, Inc.
INTEGRATED CIRCUITS

process enabled the designers to concentrate on a sophisticated VAX-like architecture that provides excellent high level language support.

Along with the full 32-bit implementation of the chip, National also offers 8- and 16-bit external data path versions that contain the same 32-bit processor. The product line is rounded out with slave processors for floating point and memory management. Future versions of the NS32032 will be built in CMOS. As the technology permits, the slave processors will be brought on-chip. Future versions of the chip will also use a bus protocol designed to support a high speed external cache.

The VAX influence is most apparent in the instruction set and addressing modes that provide high level language support. Along with standard addressing modes there are five additional addressing modes, specifically designed to support high level languages. For example, support of stack-based addressing simplifies the use of reentrant code and is useful for block structured languages.

As a result of the architectural features that National included on this chip, there has been a great deal of interest from system designers. The company, despite several attempts, however, has not been a major force in microprocessors. Understandably, some designers had qualms about committing to this new micro—especially without a second source. When Texas Instruments committed itself as a full-blown second source, it removed a major impediment to the success of the NS32032 and gained a share of a business in which it had had limited luck.

The smart moves of National Semiconductor and TI came none too soon because they were followed by Motorola’s big guns. With the introduction of the long-awaited MC68020 in midsummer, Motorola hopes to gain the next generation follow-on business to the immensely popular MC68000 and MC68010. The new microprocessor will be a formidable rival that makes full use of the latest technology.

The MC68020 will execute instructions at 2 to 3 million instructions per second (MIPS) with bursts to 8 MIPS. The 2-micron CMOS chip packs in 192,000 transistors while dissipating only 1.5 W and operating at a clock frequency of 16.67 MHz. The address bus, data bus, internal data, and address registers, as well as the three ALUs, are all 32 bits. Up to 4 Gbytes of nonsegmented linear memory space can be addressed over the 32-bit address bus. Despite this emphasis on 32 bits, 8- and 16-bit peripheral subsystems can be easily accommodated. Dynamic bus sizing allows the data bus width to accommodate 8-, 16-, or 32-bit words on a cycle by cycle basis. An on-chip instruction cache of 256 bytes holds recently used instruction sequences.

At the time of introduction, the MC68881 floating point processor was not yet ready but was due to arrive by year end along with a gate array version of the memory management unit. The MC68851 MMU, implemented in CMOS, will not be available until mid-1985. How well Motorola adheres to its delivery schedule will be important to the acceptance of the MC68020, considering that the lack of such coprocessors was one noticeable flaw in the success of the MC68000.

Semiconductor manufacturers must build VLSI circuits that appeal to a large market. These include memories, microprocessors, peripheral controllers,
"Keep it simple" was the principle of the 14th Century English philosopher William of Occam and it has even more validity today. Faced with the problems of sophisticated computer systems, designers have found that ever more complex programming languages are further complicating their tasks. Until now.

**Occam. Created for system design and implementation.**

When we started designing our new VLSI family of 10-MIP transputers, we built on William’s simple philosophy. To take advantage of the possibilities opened up by the transputer, we needed to create a language capable of properly addressing parallelism and multiprocessor systems.

With the ability to describe concurrency (whether timeshared or real) and to handle message-passing at the lowest level of the language, all aspects of a system can be described, designed and implemented in occam. From interrupt handling through signal processing to screen editors to artificial intelligence. And on.

But occam is not limited to our transputer family. It provides an efficient, responsive implementation language for systems built on today’s microprocessors. It also opens up future possibilities with its performance-enhancing multiprocessor capabilities. And INMOS now offers a product to let you exploit occam’s total capability in your system.

**Simplify your job with the Occam Programming System.**

The Occam Programming System (OPS) gives you the tools for complete VAX/VMS software development. This package includes an integrated editor/checker, an optimizing VAX compiler and full documentation. This gives you a supportive environment for the development of occam programs for execution on the VAX. Cross-compilers for 68000 and 8086-based systems will also be available.

What’s more, the occam programs developed and proven on the OPS will give you a head start for work with the INMOS transputer. Extensions to the OPS will be available which will allow occam programs to run on the transputer.

And if you have a requirement to program the transputer in other popular high-level languages, other extensions will include compilers for C, Fortran, and Pascal.

**Get started today.**

Contact us for our information pack on occam, the Occam Programming System and the transputer. You’ll be surprised how simple your life can be.

For quick response, call us at (303) 630-4000 or write: Occam, P.O. Box 16000, Colorado Springs, CO 80935.
WHERE TO MEET
THE MOST OEM’S AND
SYSTEMS INTEGRATORS
FACE TO FACE TO FACE...

Meet them at a Mini/Micro.
It’s the one computer trade event that focuses
entirely on computer design needs. That means you,
as an exhibitor, can deal face to face with a prime
concentration of OEM’s, designers, systems
integrators and software developers. On your own turf,
but in their backyard; Mini/Micros are held regularly in
the prime markets.
And many run concurrently with other high-tech
electronics shows. That gives you extra value in the
form of crossover attendees.
So if you’re after OEM’s and systems integrators,
be at a Mini/Micro. For complete information, call toll­

Meet OEM’s and systems integrators where they live.

<table>
<thead>
<tr>
<th>Date</th>
<th>Event</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Feb. 5-7 1985</td>
<td>Mini/Micro West</td>
<td>Anaheim</td>
</tr>
<tr>
<td>Mar. 5-7 1985</td>
<td>Mini/Micro Southeast</td>
<td>Atlanta</td>
</tr>
<tr>
<td>Sept. 10-12 1985</td>
<td>Mini/Micro Midwest</td>
<td>Chicago</td>
</tr>
<tr>
<td>Oct. 22-24 1985</td>
<td>Mini/Micro Northwest</td>
<td>Portland</td>
</tr>
</tbody>
</table>

Sponsored by regional chapters of
IEEE and the Electronic Representatives Association

INTEGRATED CIRCUITS

and special-purpose variants on these themes. The
system designer, however, is faced with the need
to construct unique systems that have special bene­
fits. The requirement to put such unique systems
into VLSI circuits has led to a rapid growth in
application-specific ICs.

Application-specific ICs
There was rapid growth in ASICs during the year,
and that such circuits may account for a third of
the total IC market by the end of 1985. Gate arrays
and standard cells account for a considerable por­
tion of this growth. Nonetheless, it is not possible
to get the same silicon efficiency from gate arrays
as standard ICs. Even standard cells, although much
better than gate arrays in circuit density and effi­
cient use of silicon, lag behind fully custom designs.
Until recently, there seemed no way out of this bind.
This year, however, silicon compilation finally began
to look practical with the introduction of silicon
compilers from Silicon Compilers, Inc (Los Gatos,
Calif) and Metalogic, Inc (Cambridge, Mass).

Efficient full custom designs with fast turnaround
may now be possible. Gate arrays, standard cells,
and even PLAs will continue to serve for circuits of
moderate complexity. But, to take full advantage
of the high levels of integration of CMOS requires
custom circuits. Designers will only be able to get
this fast turnaround using efficient silicon compil­
ers. Furthermore, silicon compilation will enable sys­
tem designers to design their own ICs. That is a key
consideration because there are only several thou­
sand IC designers in the country.
It became apparent this year that the high speed
functions dominated by bipolar technologies such
as Schottky and ECL could eventually be taken over
by GaAs digital circuits. Gigabit Logic, Inc (New­
bury Park, Calif) and Harris Microwave Semi­
conductor, Inc (Milpitas, Calif) both introduced GaAs
digital logic. Tektronix (Beaverton, Ore) announced
the formation of a GaAs foundry. Both Harris and
Tektronix designed GaAs gate arrays. Many of the
fabrication problems have been solved but transis­
tor design for these circuits is still evolving.
The most common GaAs circuits employ depletion
mode metal gate Schottky field effect transistors.
Within a year or two enhancement mode devices may
take their place as fabrication techniques improve.
That advance should bring lower power consum­
tion and operating temperatures. Circuits contain­
ing both type devices have been built. GaAs will not
replace silicon but it will, in the long run, have a
much larger share of the market. This year that
finally seemed possible.
Microterminal: small, smart, tough... easy to install... simple to interface and operate - the logical, space saving substitute for bulky, fragile CRT's!

Rugged and water resistant for in-plant use - uncomplicated keyboards plus bar code wand and mag stripe reader options are perfect for factory data collection. Priced for OEM's and styled to enhance control consoles.

Serial ASCII (110 to 19,200 baud), RS-232-C, RS-422 and 20mA current loop communications. Only 8.5" x 4.5" x 0.6" and priced from $192.00. Request new full line Microterminal brochure.

Data Acquisition and Control Systems Division
3631 E. 44th Street, Tucson, AZ 85719 (602) 747-0711

<table>
<thead>
<tr>
<th>Model</th>
<th>Alpha Display Characters</th>
<th>Baud Rate</th>
<th>Data Buffers: Characters</th>
<th>Keyboard</th>
<th>Function Keys:</th>
<th>Features</th>
<th>Supply Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>TM71</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Alpha</td>
<td>14</td>
<td>Full feature</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM77</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Numeric</td>
<td>14</td>
<td>Larger keys</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM71-I/O</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Alpha</td>
<td>14</td>
<td>TTL I/O</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM77-I/O</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Numeric</td>
<td>14</td>
<td>Larger keys</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM71B</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Alpha</td>
<td>16</td>
<td>Bar Code Wand</td>
<td>+24VAC/DC</td>
</tr>
<tr>
<td>TM71MS</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Numeric</td>
<td>16</td>
<td>Mag Stripe Reader</td>
<td>+24VAC/DC</td>
</tr>
<tr>
<td>TM77B</td>
<td>16</td>
<td>110-19200</td>
<td>320(1)</td>
<td>Alpha</td>
<td>16</td>
<td>Bar Code Wand</td>
<td>+24VAC/DC</td>
</tr>
<tr>
<td>TM77MS</td>
<td>16</td>
<td>110-9600</td>
<td>320</td>
<td>Numeric</td>
<td>16</td>
<td>Mag Stripe Reader</td>
<td>+24VAC/DC</td>
</tr>
<tr>
<td>TM71M</td>
<td>16</td>
<td>110-9600</td>
<td>320</td>
<td>Alpha</td>
<td>14</td>
<td>Military</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM70</td>
<td>12</td>
<td>300 &amp; 1200</td>
<td>36</td>
<td>Alpha</td>
<td>8</td>
<td>Low cost</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM76</td>
<td>12</td>
<td>300 &amp; 1200</td>
<td>36</td>
<td>Numeric</td>
<td>8</td>
<td>Larger keys</td>
<td>+5VDC</td>
</tr>
<tr>
<td>TM26</td>
<td>8</td>
<td>300</td>
<td>8</td>
<td>Numeric/ Hex</td>
<td>7</td>
<td>Low Cost</td>
<td>+15VDC</td>
</tr>
<tr>
<td>TM27</td>
<td>8</td>
<td>300-4800</td>
<td>8</td>
<td>Numeric/ Hex</td>
<td>6</td>
<td>Low Cost, polled</td>
<td>+8 to +12VDC</td>
</tr>
</tbody>
</table>

1 Two 80-character input buffers - two 80-character output buffers. 2 5 x 50-character buffers also included for bar-code and magnetic-stripe reader data. 3 User programmed.
Transputer designed for multiprocessing tasks

The 10-MIPS IMS T424 transputer consists of a small processor, 4 Kbytes of memory, interfaces to external memory and peripherals, and four high speed communication links. The 32-bit transputer can respond to external interrupts within 600 ns and support simultaneous block transfers between the peripheral interface, the four standard links, and memory without significant degradation in processor performance.

System architecture is optimized to execute Occam, a concurrent programming language. This software sees the system as a collection of concurrent processes that communicate with each other and with peripherals through channels. Programs are built from three primitives: assignment, input, and output. Assignment changes the value of a variable, input receives a value from a channel, and output sends a value to a channel. The same Occam program a transputer network executes can run unchanged by a smaller network or a single transputer.

The three processes combine to form sequential, parallel, or alternative constructs. A construct is also a process, and can act as a component for another construct. Conventional sequential programs translate into Occam via variables and assignments, which then combine to form sequential constructs.

Concurrent programs translate to Occam by combining channels, inputs, and outputs to form parallel and alternative constructs. Each channel provides a one-way connection between two concurrent processes that communicate when both are ready. An alternative process may be ready for input from any channel, so that input is taken from the first channel to be used for output by another process.

Besides Occam, the transputer processor can be programmed in industry standard high level languages, such as C or Pascal. The processor executes programs sequentially—it implements parallel processes by sharing its time between the process sets that are active at any instant. For example, a currently running process continues to execute until it requires I/O communication. At that point, the processor temporarily abandons the running process in favor of the next process on the active queue. When the processor communicates with a ready channel, the message passes to the waiting process, which then goes to the end of the active queue.

Supporting two priority levels—0 for high and 1 for low—the processor maintains a queue of active processes for each level. When there are no active priority 0 processes, the latency is typically 600 ns, maximum 2600 ns. (Latency is defined as the time from the instant an external channel is ready to the start of the first instruction of the relevant waiting priority 0 process). If a priority 0 process is already executing, the waiting process links to the end of the priority 0 queue.

Four high speed links provide communication and a variety of network configurations. Each link has two Occam channels: an output and an input to carry data and link control information. Links operate independently and provide block transfers between transputers. The sending transputer transmits messages as a sequence of bytes, then awaits an acknowledgment. This signifies that the receiving transputer is ready to accept another byte.

Transmission is continuous because the receiving transputer acknowledges as soon as it starts to receive a data byte. Moreover, this asynchronous protocol guarantees reliable transmission despite sending or receiving delays. During transmission, both processes are set inactive and will link to the end of their respective active queues only after final byte acknowledgment.

Software sets data rates on each link using the LinkSet configuration channel. Highest frequency is 20
Mbits/s for a maximum data rate of 1.8 Mbytes/s on a channel.
Separating the peripheral interface from the memory interface optimizes each one for its principal function. The memory interface supports mixed memory systems that generate signals for both nonmultiplexed and multiplexed memory. Memory timing is selected by a program or externally controlled by a wait signal. The 32-bit multiplexed data and address bus interface extends the internal address capability to 4 Gbytes in a single linear address space. Nonmultiplexed cycles provide timing signals to drive industry standard RAMs and ROMs, while the multiplexed cycle provides RAS and CAS control signals for external address multiplexers.

The peripheral interface accesses industry standard devices such as controllers, memories, and microprocessors. Its 8-bit bidirectional bus inputs or outputs byte sequences. Two control lines address external devices, and an Event input provides interrupt capability. Accessed via four standard output and input channels, the interface allows all eight channels to use the same 8-bit data path. The processor initiates transfers via handshaking. Transfers are synchronized to a separate external clock; asynchronous operation is also permitted, but at a lower speed.

Inmos, PO Box 16000, Colorado Springs, CO 80935.
Circle 293

Family of 16-bit CMOS processors extends 6500 capabilities

Pin compatible with NMOS and CMOS versions of the 6500, W65SC8XX and W65SC9XX chips have a 24-bit addressing range. Despite enhanced features, the family retains software compatibility with existing 6500 code.

Made using the proprietary OXICMOS technique, the processors will appear in 1-, 2-, 3-, and 4-MHz versions. The W65SC802 is pin compatible with 8-bit 6502 devices, while the W65SC816 extends the address range to 16 Mbytes. A software switch puts the processor either in 8-bit emulation mode to run existing software or in 16-bit mode to use the 16-bit internal registers and address the full 24 Mbytes of memory.

Internally, the accumulator, ALU, X, and Y index registers, and stack pointer have been extended to 16 bits. The new processors also contain a 16-bit direct page register to augment the direct page addressing mode. Separate program bank and data bank registers extend the X and Y and program counter registers to address 24 bits of address space. Besides the thirteen 6502 addressing modes, the family provides 11 new modes, including stack relative addressing, block move addressing, and absolute indexed direct addressing.

On the W65SC816, four additional signals create a range of options for system configuration. The abort input signal can interrupt a currently executing instruction without affecting the internal registers. Two outputs enable the designer to create dual-cache memory by telling the system whether a valid data segment or a valid program segment has been addressed. Vector pull output can be monitored to tell whether to modify a vector. The latter signal goes low during the two cycles when a vector address is being pulled, as well as for all interrupt vector pulls.

While the W65SC8XX and W65SC9XX family chips are implemented in 3-µm silicon gate CMOS, a 1.5-µm version will be developed in the near future. Western Design Center, Inc, 2166 E Brown Rd, Mesa, AZ 85203.
Circle 294

With its 24-bit addressing, the W65SC816 CMOS microprocessor extends the range of 6500 code, while retaining software compatibility.
Thirty-two bit microprocessor performs 2 to 3 MIPS

Integrating 192,000 transistors on a single chip, the MC68020 includes nonmultiplexed, 32-bit, internal and external data and address paths. The chip is built using a 2-micron HCMOS process to produce the 375 x 350 mil die. It is packaged in a 114-lead pin grid array that dissipates less than 1.5 W. Functioning at 16.67-MHz clock frequency, the chip operates at burst rates exceeding 8 MIPS and sustains instruction rates of 2 to 3 MIPS.

The MC68020, all registers, program counters, stack pointers, and arithmetic and logic units are 32 bits wide. The 32-bit design eliminates instruction timing differences for 8-, 16-, and 32-bit operations. The bus interface dynamically adjusts the data bus width on a cycle by cycle basis, to accommodate 8-, 16-, or 32-bit devices. Consequently, existing 8- and 16-bit peripheral subsystems can be used with the 32-bit microprocessor.

Although it is object-code compatible with earlier 68000 family members, the MC68020 adds addressing modes and instructions that help develop high level language compilers and graphics applications. Existing 68000 instructions have 32-bit extensions in the 68020. Addressing modes include 32-bit displacements, memory indirection, and scaled indexing. New instructions include bit-field operators, double-ended bounds checking, BCD data compression and expansion, module support, and enhanced system calling functions.

Hardware support of virtual memory results in direct access to 4 Gbytes of logical memory. Like the 68010, the new processor can also process page faults by suspending instruction execution until the physical memory can be updated with the requested information from disk.

A coprocessor interface is provided as a means of extending the instruction set with offchip devices. Two important coprocessors that will be introduced for the 68020 are the long-awaited FPP and the MMU needed for efficient support of demand-paged virtual memory. A full-blown HCMOS chip—the MC68851—will be available in the middle of 1985. Motorola Semiconductor Products, Inc, 3501 Ed Bluestein Blvd, Austin, TX 78721.

Circle 295

Gate array series reaches 11,000-circuit density

Using CMOS technology, the µPD65100 achieves 11,000 gates—surpassing the previous industry high of 8000 gates. The semicustom ICs ensure flexibility by means of a manufacturing process with two-level metallization. With 90 percent gate utilization and maximum power dissipation of 20 µW/gate, the arrays are packaged in 72, 132, 176, or 208 pin-grid arrays.

Other gate arrays in the series include an 8000-gate version, a 3300-gate version, and a 2100-gate version. All are manufactured with two millimicron channel lengths. Processing speed is 2 ns/gate with three fans outs using 3-mm wiring.

The gate array development process is structured so that users will not be restricted to one interface type. The simplest interface requires a circuit diagram and test patterns. The company then takes on the rest of the development process. Other available interfaces range from providing a net list and test pattern in NEC-compatible format to graphics PC-generated data, where information is generated via the PC9800 workstation. This workstation supports schematic capture and limited design rule checking.

In this gate array series, the entire development process begins with design rule checking. Parameters such as cell usage, power dissipation, and fan-out loading are determined and checked. Then, all coding errors and data conversion errors are checked and eliminated. Prior to automatic placement and routing, a delay time simulation provides an expected circuit delay analysis. At this point, placement and routing software allows up to 95 percent cell utilization without resorting to manual routing.

Further in the development process, a final delay time simulation occurs. Actual wire lengths are taken into account for accurate circuit analysis. If all previous steps are successful, the design enters production, followed by testing of all wafers. Wafers are divided into individual chips that are die bonded onto customer-specified packages. Each chip is wire bonded and sealed with dc parameters and its logic functions are checked by a final test.

An ECL type gate array with 3000 gates, a delay time of less than 1 ns/gate and power dissipation of 1.1 mW/g is also available. Two other ECL gate arrays with subnanosecond delay times, and one TTL with a 2-ns/gate delay time round out the gate array offerings. Pricing varies according to package type, but an approximate figure is $200 per unit in 5000-piece quantities plus an $80,000 nonrecurring engineering option. Delivery is approximately 10 to 12 weeks after initial simulation and verification. NEC Electronics, Inc, 401 Ellis St, Mountain View, CA 94043.

Circle 296
Chip finds degree of similarity between strings

Adaptive pattern recognition systems deal with information based on inexact, inaccurate, or incomplete data. One problem has been determining the degree of similarity between strings. That function—computing similarity—has now been placed on a silicon chip called the Proximity Filter PF474 microcircuit.

The PF474 performs extremely fast serial string comparisons and computes a degree of similarity for each. This comparison is expressed as a 32-bit binary fraction. Two totally dissimilar strings will yield a zero, while two exactly matching strings will produce a one. In computing the degree of similarity, the PF474 uses a set of parameters that are stored in onchip RAM. The 16 best matches are then stored in the ranker section of the chip, which also contains flags to locate the 16 next best matches, and so on. The Proximity computer section and the ranker operate in a pipelined mode so that neither need slow down the other in order to complete an operation.

Software comparison algorithms have yielded computation times that are proportional to the square of the number of characters in the string. With the PF474, however, the comparison time is linear with the length of the string, provided data is supplied at the chip’s full input rate. Since the PF474 is mapped into memory address space and has a DMA capability of up to 2 Mbytes/s, 8-char (byte) strings can be compared at a rate of 49,600 comparisons/s, while 127-byte strings run at 3870 comparisons/s.

The PF474 normally operates by taking a query string, for which parameters of similarity have been loaded into its parameter RAM, and rapidly searching through a long list of comparison strings in a database. It is thereby possible to perform an exhaustive search in an acceptable time frame without limiting the search space and risk missing some similar strings.

To the system, the PF474 looks like a 1024-byte address range that is partitioned into four 256-byte sections: control, parameter, string, and ranker. The chip also contains the special purpose Proximity computer core which calculates the comparisons. The string section is further divided into two 128-byte sections to hold the query string and the string currently being compared to it. Since a string must be terminated by a null character, strings of up to 127 bytes in length can be processed.

The three parameters stored in each byte are weight, compensation, and bias. Weight is a direct reflection of the importance of a character in the string, and can vary in value from 0 to 7 (3 bits). For example, in comparing English words, less weight would be assigned to vowels than to consonants and different consonants might have different weights according to the similarity or difference of the sounds they make. A weight of 0 would be almost ignored, but it would affect the similarity since it occupies a position in the string.

The bias parameter tells if a character is more important near the beginning or near the end of the string. Bias can range from a value of -2 to +1. For instance, if all characters had a negative bias, the computer would assign more importance to (continued on page 158)
Chip finds similarity
(continued from page 157)

similarity near the beginning of the word than near the end.

Compensation considers the dis-similarity between two characters and whether a word contains a given character or not, or whether a given character is in the same position in both words. The compensation value of unmatched characters is cumulative in a comparison. Setting a high compensation parameter will make the comparison more tolerant of dropped characters. This type of pattern recognition thus necessitates two main operations: determining what the parameters for computing similarity shall be, and performing the actual comparison and ranking the results. The PF474 was designed to do the latter at a very high speed while leaving the user to determine the parameters. The PF474 microcircuits also maintain a ranked list of the best matches. The ranker consists of a control section and a section which contains (for each entry) the result of the proximity computation and an internal record number (IRN) of the string matched. It does not store the actual strings, but rather the IRNs that typically correspond to database record numbers. If a longer list of ranked near-matches is desired, the application program can copy the contents of the ranker registers to some other location in system memory and keep track of the order of such lists.

Proximity Devices Corp, 3511 NE 22nd Ave, Fort Lauderdale, FL 33308.
Circle 297

Smart disk controller locates and searches strings

The general trend in chip building is to put progressively more intelligence on silicon, and offload control functions from the host CPU. The Intelligent Multiple Disk Controller (IMDC) SCN68454 does just that by offering the system designer a versatile programmable disk controller. In addition, this controller provides a sophisticated string matching function that can be used to create a disk-based database system.

Bus compatible with the Motorola 68000 microprocessor, the chip supports vectored interrupts, a 31-bit address counter, and either 8- or 16-bit data transfers. It supports up to four floppy or hard disks, and uses either SA1000 or ST506 protocols to control the drives.

Capable of handling serial data rates up to 10 Mbits/s, the IMDC has a range of commands that allow the programmer to specify disk parameters, and to read soft or hard sectored disks, as well as standard IBM floppy formats. The chip has a DMA controller and a 128-char FIFO buffer onboard. It handles bus arbitration automatically and uses tables resident in the host's memory to get and send status and control information to and from the host.

Error-handling functions include automatic bad sector handling, 32- and 40-bit ECC, and support for host-generated ECC. It handles FM and MFM data encoding, and can read or write multiple sectors automatically.

Using parameters supplied in a control block in system memory, the IMDC locates a specified string of characters within any logical data block on the recording media. It can then retrieve and store the contents of the block, use a pointer value to access data within the block, or locate all data blocks that contain a string that matches a given search string.

Fixed- and variable-length records can be searched, and pointers can be used to search for key fields within the record. In fixed-length records, the index is an integral number of bytes from the beginning of the record, but in variable-length records, it is the "nth" field. To support variable-length records, the IMDC lets the programmer specify a field delimiter. Using the separator as a marker, the IMDC counts fields, and retrieves the proper one for key processing.

Signetics Corp, 811 E Arques Ave, PO Box 409, Sunnyvale, CA 94086.
Circle 298
It's how IBM's newest cache makes DASD faster.

To dazzle you with their performances, jugglers anticipate every move of every ball. And now IBM DASD uses anticipation to turn in a nimble performance of its own.

By selecting the data most likely to be needed at the CPU, the new IBM 3880 Model 23 Storage Control Unit can allow DASD subsystems to perform at electronic speeds. A microprocessor dynamically identifies the most active data and keeps it available in high-speed cache storage.

So when the CPU issues a disk read command, many of the responses may actually come from cache. When that happens, mechanical motion is completely eliminated as a factor in DASD response time.

IBM has combined its proven cache storage techniques with high-performance IBM 3380 DASD. This makes the Model 23 the preferred price/performance alternative for many transaction-oriented systems (those running TSO, CICS or IMS, for example) in which I/O activity is limiting CPU performance.

Using the Model 23, you may see one or more of these performance gains: Increased transaction volumes. Higher CPU utilization. Faster response to end users. Shortened batch run times. Or reduced contention for “shared” DASD.

And you may be able to lengthen DASD strings without affecting performance.

This new control unit has 8, 16 or 32 megabytes of cache, using IBM’s powerful 256K-bit chip. It offers more speed, lower cost and better reliability.

The Model 23 follows the Model 13 in IBM’s family of cache storage devices.

For a free brochure to help you anticipate better IBM DASD performance, just call 1 800 IBM-2468, Ext. 562, or return the coupon. Or call your IBM marketing representative.

IBM DRM, Dept. CX3/562
400 Parson’s Pond Drive
Franklin Lakes, NJ 07417

☐ Please send me a free brochure.
☐ Please have an IBM marketing representative contact me.

Name ____________________________
Title ____________________________
Company _________________________
Address __________________________
City __________________ State ______ Zip __________
Phone ___________________________
Chip set points to lower costs in Ethernet cabling

An Ethernet (IEEE 802.3) chip set cuts the cost of the interface electronics, cabling, and installation. Dubbed “Cheaperinet,” the chip set eliminates the extra drop cable by placing the transceiver electronics in the data terminal equipment (DTE) along with the interface electronics. Connection to the actual Ethernet cable is made with a repeater that can be built up from the chip set. Additional DTEs can be connected to the same repeater in clusters via inexpensive RG58 coaxial cable that connects to the equipment by means of BNCs.

This cabling technique places certain limits on the Cheaperinet version that do not apply to the traditional Ethernet configurations. In Cheaperinet, the network connection allows a cluster of up to 30 units (versus 100 units for Ethernet) to be assembled per segment with a maximum cable length of 200 m (versus the 500 m for Ethernet).

The components comprising the Cheaperinet interface include the DP8390 network interface controller, the DP8391 serial network interface, and the DP8392 coaxial transceiver interface. These components use the same IEEE 802.3 protocol as Ethernet except for the cabling technique previously explained.

The DP8390 network interface controller is a CMOS device that provides all the data link layer functions required to transmit and receive Ethernet/Cheaperinet packets. It includes dual 16-bit DMA channels, which configure the buffer memory as dual-port memory. This dual-port memory then decouples network bus activity from the host. All bus arbitration logic and memory support are contained onchip. The network interface controller is able to filter physical, multicase, and broadcast addresses. It also has a three-level loopback for node diagnosis.

The serial network interface connects the network interface controller to the transceiver cable. It performs the Manchester encoding and decoding of packets, generates carrier sense, and decodes the collision signal. This transceiver cable performs the same function as Ethernet drop cable except it is connected to the transceiver built around the coaxial transceiver interface contained within the terminal equipment.

The coaxial transceiver interface integrates all needed transceiver electronics, save the signal and power isolation. It directly drives the transceiver cable through isolation transformers. On the other side, it connects directly to 50-Ω coaxial cable.

The DP8392 has an onchip timer that can disable the coaxial transceiver interface driver if a data packet is longer than legal length. It also contains a collision detector and generates the collision signal to the DTE.

**National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, Calif 95051.**

Circle 299
Protect your sensitive IBM data with our new Fiber Optic Link

- Plug compatible with IBM series 3250, 3270A, and 3270B equipment.
- Replaces coaxial cable with fiber optic cable.
- Up to 1 Km operating range — virtually immune to electromagnetic interference.

Versitron’s FDH-1 (fiber optic digital hybrid) was designed to replace the coaxial transmission path in systems equipped with the IBM 3250 or 3270 series equipment. The simple installation of a fiber optic link provides two very important benefits to the user. First of all, the security level of the transmission link is greatly improved since fiber optic cables are inherently immune to conventional wire-tapping techniques. Secondly, the system operating capability will be enhanced since fiber optic cables are impervious to virtually all types of electromagnetic interference. This includes, of course, interference from heavy duty manufacturing equipment and noisy adjacent cables.

Versitron’s FDH-1 combines the high speed capabilities of a coaxial cable with the inherent advantages of a fiber optic cable. By interfacing directly to the coaxial cable, the FDH-1 appears totally transparent to the rest of the system; thus eliminating any operating restrictions.

If you’re currently transmitting high speed data over a coaxial cable and you’re concerned about data security, give us a call at (202) 882-8464 and get all of the details on how our FDH-1 will not only protect your data; but may also actually increase the operating efficiency of your entire system.

The FDH-1 is available in a variety of different enclosures, including a sealed unit specifically designed for EMI/RFI suppressed applications.
Fast half-megabit EPROMs store software on silicon

The next rung on the erasable PROM density ladder comes in the form of the 512-Kbit Am27512. This chip closely follows the company's previous 256-Kbit EPROM distinguished by its 170-ns access time. The 512-Kbit chip features many of the same characteristics, but unlike the 256-Kbit version (which used only row redundancy) the 512-Kbit model uses both row and column redundancy.

Organized as 65,536 words x 8 bits, the UV EPROM has a solid capacity to store such microprocessor operating systems as CP/M or MS-DOS on a single device. Putting the software directly onchip allows quick and reliable data access. In addition, the device can store microprocessor control programs for minicomputers.

An auto-select mode automatically reads the EPROM's binary code containing device manufacturer and type. This enables programming equipment to mate the device with its programming algorithm. Using an interactive programming algorithm, the chip requires as little as 6 min for programming. This algorithm uses 1-ms pulses that give each address only the number needed to reliably program data. A 12.5-V programming voltage puts the Am27512 into programming mode. Bit locations can be programmed singly, in blocks, or at random.

Dissipating 132 mW standby and 525 mW active, the device reduces overall power requirements. It operates on a single 5-V supply and is packaged in a 28-pin JEDEC approved pinout. The EPROM is pin-compatible with the Am2764, Am27128, and Am27256 EPROMs, and the Am92256 256-Kbit ROM.

Output and chip enable eliminate bus contention in multibus processor systems. The chip enable is the power control and is used for device selection. Output enable accomplishes output control and is used to gate data to the output pins, independent of device selection. Available access times include 250 and 300 ns (commercial) and 450 ns (military).

Advanced Micro Devices Inc, 901 Thompson Pl, Sunnyvale, CA 94086.

Circle 300

Dynamic RAMs deliver 256-Kbit power using CMOS process

The next-generation design cycle looms near as 256-Kbit dynamic RAMs arrive. Billed as the industry's first CHMOS 256-Kbit DRAMs, the chips represent a memory increase that could redraw the boundaries of graphics, portables, and several other applications.

Using its proprietary CHMOS technology, Intel employs dry etching and wafer stepping techniques to achieve NMOS performance with CMOS low power. These three 256-Kbit families were introduced three months after Intel's 64-Kbit CHMOS DRAM. Basic chip versions are the 51C256H, which is aimed at high bandwidth applications; the 51C256L, a low power chip; and the 51C256HL, which strives to combine the low power/high performance attributes of its siblings. All three versions use a 256-Kbit x 1 organization.

These high density chips are pin-compatible with the 64-Kbit HMOS 2164A and with the recent CHMOS 64-Kbit DRAM ranks. Thus, a four-fold increase in memory is accomplished without major changes in software or system design.

Effective bandwidth on the 51C256H and 51C256HL is enhanced by fast access ripplemode operation. In one access, ripplemode allows random read/write of up to 512 bits within a single row (see article, "CMOS 256-Kbit RAMs Are Fast and Use Less Power," Computer Design, Aug 1984, p 133 ). This contrasts with the 4-bit, "nibble" operation. Graphics displays are pegged as an immediate application requiring the bandwidth offered by the 51C256H and 51C256HL. The 51C256H has a 120-ns access time and a 65-ns ripplemode cycle time.

The choice of CHMOS over NMOS offers the benefits of reduced power requirements. The low power 51C256L needs only 230 µA for data retention. This is about 1/20 the current required by comparable NMOS devices. CHMOS allows use of internal static circuits for improved addressability, as in the ripplemode, without the power penalty that NMOS would incur.

These devices are currently available. Another 256-Kbit CHMOS DRAM—the 51C259, which features a static column address mode with 64-Kbit x 4 organization—is available for sampling. Quantity-100 prices start at $115.45 for the 51C256H, $141.10 for the 51C256L, and $160.30 for the 51C256HL. Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051.

Circle 301
Welcome the newest member of the Panasonic non-impact printer family.

Meet the EUY-3T, the new Panasonic Non-Impact Printer that's minimal in size but not in capability. It prints 40 alphanumeric characters on 80mm paper. Offers thermal printer performance with dot addressable graphics capability. And low power requirements (just 5V/2.5A) make it very economical to operate.

It's the latest addition to a line of electro-sensitive and thermal printers famous for being big in reliability, but small where it counts: in size, in cost and in operating noise.

At 14 ozs., it's positively precocious.

All Panasonic Non-Impact Printers have low all-DC power requirements. And our microprocessor interface modules accept 8-bit Parallel or byte Serial data input (model 3T is also Centronics-compatible). So they're perfect for ATE, printing calculators or other designs requiring low-cost hard copy.

Think our new baby is cute? Ask for complete data and prices—contact Panasonic Industrial Company, Electronic Components Division, One Panasonic Way, Secaucus, N.J. 07094; (201) 348-8080.

---

<table>
<thead>
<tr>
<th>Series</th>
<th>Column Capacity</th>
<th>Paper Width</th>
<th>Outside Dimensions</th>
</tr>
</thead>
<tbody>
<tr>
<td>EUY-2</td>
<td>15</td>
<td>36mm</td>
<td>71.9 x 33.5 x 55.9 mm</td>
</tr>
<tr>
<td>EUY-3T*</td>
<td>40</td>
<td>80mm</td>
<td>121 x 48.5 x 67 mm</td>
</tr>
<tr>
<td>EUY-10</td>
<td>15, 21, 32, 40</td>
<td>60mm</td>
<td>90.4 x 42.4 x 110 mm</td>
</tr>
<tr>
<td>EUY-5</td>
<td>32, 40, 64, 80</td>
<td>127mm</td>
<td>195 x 65 x 70.1 mm</td>
</tr>
</tbody>
</table>

*Thermal only

---

Panasonic Industrial Company

CIRCLE 66
“Standard cells but I must be..."
offer VLSI benefits, sure they'll work."

With Texas Instruments, you are.

Why? Because we commit to deliver standard-cell ICs that perform to your specifications.

Because TI's Standard Cell Integration System is carefully structured for producing functional prototypes on the first pass within minimum cycle time.

Because TI's 20 years of experience in IC design and fabrication are your assurance you will get what you want when you want it.

How? With TI's advanced design system incorporating comprehensive checkpoints, familiar TTL design rules, and convenient, in-depth support.

We do it right the first time

TI insists on multiple simulation and verification steps throughout the standard-cell design flow. They are the means by which we check and double-check the accuracy of your logic design and our implementation of it. They are one of our methods for doing it right the first time.

Finalization of your logic schematic involves simulation, testability analysis, test-pattern generation, and test-pattern grading. This can be done by TI or by you, using your in-house design tools or the computers at your nearest TI Regional Technology Center.

Chip layout can also be done by you using TI-provided specifications or by TI.

Following layout, TI performs a post-routing simulation which ensures that your performance specification is met. A schematic verification determines that your functional specification is met. And a design-rule verification makes sure that all geometric design rules are met.

The final simulation becomes, upon your approval, the benchmark by which all prototype units are tested. The prototypes are shipped to you for in-system evaluation. At your go-ahead, we produce and deliver, typically within 8 to 12 weeks.

Familiar design rules build confidence

TI's 3-µm CMOS standard-cell technology is as easy as TTL. You simply interconnect familiar SN54/74 functions using traditional methods.

You have the standard digital functions, as well as RAM, ROM, PLA, ALU, and linear functions. Design-for-test cells are included in the TI library to ensure thorough testability for each design. All cells are characterized over commercial and military temperature ranges.

As for your schematic, it can be hand-drawn on paper or generated by an engineering work station. TI's standard-cell library is supported on leading workstations, such as Daisy, Mentor, and Valid, as well as on several PC systems. And TI supplies the translation software for automatic generation of the TI design-description language.

Rely on your Regional Technology Center for help

Each TI Regional Technology Center has on staff standard-cell specialists who will provide technical assistance, training, and guidance in TI standard-cell design procedures. Each Center is also equipped with the hardware and software tools you will need to complete your design.

You get results that pay off

TI's determination to do it right the first time is your assurance you will receive semicustom ICs that perform to your requirements. Doing it right the first time saves time and money, in addition to the savings you get with VLSI technology: Significantly fewer parts, because one standard-cell IC is the equivalent of hundreds of individually packaged chips. Reduced system weight, size, and power consumption. Lower assembly costs. Improvements in system capability, reliability, and quality.

When you team up with TI, we'll take into consideration the impact of all these factors on your system design in confirming that standard-cell ICs—or an alternate semicustom approach such as gate arrays—are best for you.

Call 1-800-232-3200, Ext. 106

Many more reasons for confidence in Texas Instruments as your standard-cell design partner are given in our brochure and detailed description of the design process. For copies of these, as well as our pocket selection guide and sample data sheets, call the telephone number above or circle the Reader Service Card number. Or write Texas Instruments Incorporated, Dept. SRS0230S, P.O. Box 809066, Dallas, Texas 75380-9066.

Simulations and verifications performed by TI throughout the standard-cell design cycle help assure first-pass success.
The Hitachi CMOS 6300 Family—
8-Bit, Single-Chip Microcomputers

The Real Performance Leader
The 63801 offers you a powerful CPU and high-speed operation for systems requiring complex and fast data processing. Here’s how it compares with the 80C51.

Benchmark Study

<table>
<thead>
<tr>
<th>TASK</th>
<th>Execution Code Time (µs)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Binary Multiply</td>
<td>39 42 37 43</td>
<td></td>
</tr>
<tr>
<td>Bit Manipulation</td>
<td>6.5 6 8 8</td>
<td></td>
</tr>
<tr>
<td>Logical Operations</td>
<td>7 3 11 6</td>
<td></td>
</tr>
<tr>
<td>Nibble Comparison</td>
<td>11 12 29 29</td>
<td></td>
</tr>
<tr>
<td>Interrupt Processing</td>
<td>11.5 21 1 19</td>
<td></td>
</tr>
<tr>
<td>TOTALS</td>
<td>75 84 86 105</td>
<td></td>
</tr>
</tbody>
</table>

Execution time for the 6301 ranges from 0.5 µs (2 MHz) to 1 µs (1 MHz) depending on the model, at a wide range of operation: Vcc = 3V to 6V. And an error-detecting function prevents illegal op-code and illegal addresses.

Other enhancements of the 6300 Family include upward source and object code compatibility with the HD6800 and bus compatibility with the MC6800 Family.

Available in Quantity
If you need them now...in production quantities...you’re in luck. The Hitachi 6300 Family offers immediate availability of the finest selection of single-chip microcomputers on the market today.

Why wait when you can have the finest 8-bit, single-chip microcomputers immediately. For complete design solutions, you can combine Hitachi’s 6301 with our CMOS peripheral LSIs, CMOS ROMs, and CMOS RAMs for a total CMOS system.

So when you want deliveries, not just promises, call Hitachi. Ask your local Hitachi Representative or Distributor Sales Office about the CMOS Family of 8-bit, single-chip microcomputers.

HD63B01
4K Bytes of ROM, 128 Bytes of RAM
29 Parallel Input/Output Lines
Stop-Start Serial Communication Interface
16-Bit Timer
8 x 8 Multiply Instruction
Low Power Consumption Mode (60mW)
Sleep Mode (10mW), Standby Mode (10µW)
Instruction Cycle Time: 0.5µs
40-Pin Package

Part No. Architecture
HD6301, 63A01, 63B01 Mask Programmable ROM On-Chip
HD6303 External ROM
HD63P01 Piggyback EPROM

FAST ACTION
To obtain product literature immediately,
CALL TOLL FREE 1-800-842-9000, Ext. 6809.
Ask for literature number 705.

Hitachi America, Ltd.
Semiconductor and IC Sales and Service Division
2210 O’Toole Avenue
San Jose, CA 95131
1-408/942-1500
6301 ≥ 80C51

HITACHI
A World Leader in Technology

CIRCLE 68
If you're connecting to an existing network, or designing your own, look to ACC. Our HDLC front-end processor gives you a high speed point-to-point connection. Use it on your DEC VAX, PDP, or LSI computer.

**HIGH SPEED**
By "fast" we mean data transmission speeds up to 500 Kbits/second. To appreciate the speed, compare our 500 Kbps with the alternatives.

**HIGH THROUGHPUT**
ACC's efficient design yields a data throughput approaching the line speed. Error-free data delivery up to 400 Kbits/second means data when you need it.

**COMPUTER SAVINGS**
Our HDLC products use two approaches to protect your DEC computer from overload: fast DMA data transfer, and front-end protocol processing. That way you can have high speeds without exhausting your computer.

**OPTIONS AVAILABLE**
User-selectable HDLC frame size lets you tailor performance to your needs, not somebody else's. Frames from 16 to 1027 bytes long can be selected.

A device driver to match your operating system comes with each HDLC product: choose from VMS, RSX, IAS, or RSTS/E.

**CUSTOM NEEDS**
Ask about our built-in flexibility to meet custom applications.

ACC also offers other communication processors which support a wide variety of protocols and standards. We may have just what you need. Contact us today.

Advanced Computer Communications
720 Santa Barbara Street
Santa Barbara, CA 93101
TWX 910 334-4907
(805) 963-9431

**ACC**
Advanced Computer Communications
by Tom Williams, West Coast Managing Editor and Richard Goering, Field Editor

The past year has witnessed a major maturation in data communications—particularly in local area networks. The issue of the data link layer of the International Standards Organization model appears almost settled. It is taking the form of a hierarchy of standards specific to certain application areas. In addition, IBM has played a major card in announcing its token-ring system. This was not only a big psychological step—the blessing of Big Blue—but it will have a profound influence on the market and manufacturing decisions of many companies waiting for the word. As if that were not enough, AT&T has also made some major announcements in both the Ethernet and packet switching network areas.

Even before IBM’s announcement, however, some large U.S. corporations had made the decision to commit to major network installations. The installation of what can be termed “production networks” has resulted from settling the data link issue (the second ISO layer). This has also provided a strong impetus for future de facto agreements—and quite probably standards—on the higher layers. Other major issues concerning data communications in general include software and standards, gateways between networks, and the microcomputer-to-mainframe connection.

The data link issue in LANs seems to have settled down to general agreement that specific data links are better suited to some applications than others. Ethernet baseband, for example, appears to be conquering the office environment. At the same time, new controllers, chips, and clustering schemes are making the connection of a workstation to the net an inexpensive and straightforward process. Tokenbus arrangements are on the increase in the factory environment, while IBM’s token ring will assume...
a prominent position in the arena of IBM and IBM plug-compatible machines. Broadband nets will also find their place in large environments requiring long cable runs, or where a company may want to cluster its users on a private branch exchange and interface that to Ethernet. As an alternative, a broadband trunk can be fitted with lower cost baseband ribs supporting clusters.

Although this is not standardization in the true sense, the situation is certainly more orderly and manageable than existed only a year or two ago. As a result, large customers are installing networks, and network manufacturers are forming alliances to serve those large customers.

Big movers in LANs

Both IBM and AT&T jumped into the LAN market in 1984. Despite a flurry of announcements, only one IBM LAN is currently available—the IBM cluster Kit, a baseband carrier sense multiple access/collision detection network for the PC, XT, AT, and PCjr. The long-awaited token-passing ring announced by IBM has been delayed until 1986 or 1987.

In the meantime, users will have to be content with the PC network, an adaptation of the Sytek (Mountain View, Calif) CSMA/CD broadband network. PC Network software, including the DOS 3.1 operating system, will be available in early 1985. Also slated for 1985 are the Industrial Network, a broadband token-passing bus, and the 3270-PC communication system that allows 3270-PCs to communicate with an IBM 3270 display controller.

The PC Network was a surprise to many users, partly because of its CSMA/CD broadband technology. One rationale for broadband is that it can support many channels at once, including voice, video, and data. But the PC Network only uses two channels, and its 2 Mbits/s speed is far below the capacity of the cable. IBM argues that it is trying to keep things simple by limiting channels and that 2 Mbits/s should be adequate for any likely use of the network.

IBM denies that the PC Network is a stopgap for the token-passing ring, but skepticism remains. IBM’s own advertising portrays the token-passing ring as the company’s major LAN offering. Although the PC Network can be extended to support 1000 users, IBM only provides a version that supports 72 users; those who want to install more modes will have to talk to Sytek or some other third-party vendor. Unlike the token-passing ring, the PC Network will hook up only with IBM products. Such restrictions as these have led some observers to conclude that the PC Network was intentionally “crippled” to protect the token-passing ring.

Nevertheless, the PC Network is competitively priced, and will provide a tough challenge for other companies in the PC networking business. Such companies as Dataquest (San Jose, Calif), Corvus (San Jose, Calif), and 3Com (Mountain View, Calif) will be feeling the heat—despite their claims of
optimism. When the PC Network was announced, virtually all would-be competitors said the same thing: IBM’s announcement will open the market for LANs. That may be true; but how much room is left for competitors is another question.

The PC Network has been heralded as the first “cost-effective” broadband network for small LANs. Whether or not the claim is valid, the PC Network’s real contribution may be the software. The lack of adequate software is still a big stumbling block for LANs. As a result, what IBM does with its PC Network software, scheduled for introduction in early 1985, will set a de facto standard for multi-user software in the PC environment. The real value of such networking will be realized when such applications as Lotus and dBase III run in a DOS 3.1 environment.

Wherever IBM goes, it seems to leave standards in its wake; the area of data communications is no exception.

While the industry waits for PC Network software, AT&T’s 3BNet is already up and running. This Unix-based, CSMA/CD Ethernet network accommodates non-AT&T computers with an ordinary Ethernet interface. Vendors of non-AT&T Unix systems must write their own Unix drivers, a fairly routine task that does not require knowledge of AT&T computer architecture. AT&T provides an interface for its own 3B series of computers.

AT&T’s second entry into the data communications market, the Information Systems Network (ISN), is a general-purpose LAN based on the Datakit private branch exchange switch. ISN uses twisted-pair copper wire and optical fiber, and provides a bandwidth of 8.64 Mbits/s. The access method, which uses a centralized bus, is said to be totally free of packet collisions. ISN will be available next month.

The search for standards
Wherever IBM goes, it seems to leave standards in its wake, and data communications is no exception. The PC Network is very close to the 2-Mbit/s broadband CSMA/CD network that Sytek (and others) proposed as an IEEE 802.3 standard in August. Sytek’s network implements the first five layers of the seven-layer ISO Open System Interconnection model for data communication protocols. With the PC Network, IBM has opted for the ISO model for personal computer networks—but IBM is not about to give up its Systems Network Architecture (SNA) for large scale computers.

The token-passing ring adapter, a five-chip set Texas Instruments (Dallas, Tex) is developing for IBM’s token-passing ring, implements a superset of functions adapted by the IEEE 802.5 committee in August. However, the delay in introducing the token-passing ring is also holding up development of standards. This has led to charges that IBM is backpedaling in the 802.5 committee, after exerting considerable influence there. Moreover, the industry is still guessing which protocols IBM will use for its

---

**Diagram:**

The CS/1-SNA by Bridge Communications attaches to Ethernet and provides both terminal emulation and protocol conversion for up to 24 users.

---

**Diagram:**

![Diagram of networking systems and protocols](image-url)
token-passing ring, and how the ring will interface with SNA. AT&T's 3BNet conforms to the IEEE 802.3 Ethernet standard. AT&T intends to adapt the upper level ISO protocols as they become available. However, ISN's independence from IEEE data communications standards raised some eyebrows. AT&T maintains that no one standard is appropriate for all LANs, and since ISN is a PBX-type packet-switching system, Ethernet standards will not apply—until access from ISN to Ethernet is wanted.

Meanwhile, work is progressing in the other IEEE 802 committees, particularly the 802.2 committee on link level control. The IEEE 802 committee addresses only the physical and link layers of the ISO model, however. Standardizing the other levels is equally important. The National Bureau of Standards has been working actively on the network and transport layers. NBS enjoyed a moment of triumph at the National Computer Conference last July when a token-bus network talked to an Ethernet network using NBS transport protocols.

**Toward open systems**

Slowly, but surely, the industry is groping towards an open system concept in which equipment from different vendors can communicate on the same network. LANs that are built to accommodate equipment from different manufacturers include Sytek's LocalNet and the Ungermann-Bass (Santa Clara, Calif) NetOne package, now available in baseband and broadband, using both optical fiber and coaxial cable media.

A number of products have been introduced to help users build integrated systems. For example, the Excelan (San Jose, Calif) EXOS 200 series provides Ethernet frontend processors for Multibus, VMEbus, Q-bus, and Unibus systems. Excelan also offers a high level protocol package that runs on any EXOS 200 board. Called EXOS 8010, this package uses the ARPANET Transmission Control Protocol/Internet Protocol (TCP/IP) for the network and transport layers of the ISO model, and a host utilities and integration kit for the upper three layers (application, session, and presentation). The host utilities and integration kit is portable to any Unix environment. Users who do not have Unix will have to port this portion of the package to their systems.

Excelan's strategy is to sell products that help users build distributed computing systems. According to the company, the real promise of data communications technology is not the ability to hook up existing equipment, but the evolution of a new type of computer architecture. This architecture will provide the capabilities that LANs and PBXs offer today—but it will be designed from the beginning to have a number of specialized, independent nodes. Such standards-based software as EXOS 8010 will allow nodes from different manufacturers to communicate.
"It's easy to spot the difference between our IBM PC™-based frame grabber and the others."

High performance and affordable cost, just $1495 for a single plug-in board.

Unlike other video I/O systems, the new DT2803 provides real-time image capture capabilities, digitizing a 6-bit video field every $\frac{1}{30}$ second. An on-board, memory-mapped, dual-ported frame store memory ($256 \times 256 \times 8$) makes it ideal for the IBM PC's 64K buffer size.

And for real number crunching, the DT2803's external ports interface to high speed co-processors.

With our software package, VIDEOLAB™, the DT2803 is easy to use for image operations like averages, histograms, and convolutions.

So, if your application is manufacturing/automatic inspection, robotics, or medical research, our new high performance video I/O board will really open your eyes – at an unbeatable price.

Call (617) 481-3700

---

**SPECIFICATIONS: DT2803**

<table>
<thead>
<tr>
<th>Mode</th>
<th>Characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td>A/D Input</td>
<td>RS-170 (CCIR), 6-bits at 5MHz</td>
</tr>
<tr>
<td>Frame Grab</td>
<td>$1/30 (1/25)$ second per field</td>
</tr>
<tr>
<td>LUT's</td>
<td>8, 64 × 8 input; 4, 256 × 12 output</td>
</tr>
<tr>
<td>D/A Output</td>
<td>64 colors × 64 intensities, R-G-B; 64 grey levels, monochrome</td>
</tr>
<tr>
<td>Frame Memory</td>
<td>$256 \times 256 \times 8$ (2-bits for graphic overlays)</td>
</tr>
</tbody>
</table>

---

Actual unretouched video image of Fred Molinari, President.
There seems little doubt that the network will be the means for connecting personal computers to corporate mainframes. The only question is where the terminal emulation is to take place. One solution, of course, is to use the power of the personal computer to provide users with a terminal just like the one required by their mainframe. Systems of this type are available from Direct (Sunnyvale, Calif). Direct produce an IBM PC look-alike that requires a terminal-specific plug-in card to emulate IBM or Hewlett-Packard terminals.

The other approach uses a more or less central controller attached to the network to perform emulations. The advantage here is that one controller, such as the CS/1-SNA made by Bridge Communications (Mountain View, Calif), can run many different terminal emulations that are available to up to 24 users. It also allows the user to switch between different mainframes on the same network without worrying about which terminal to emulate or what mainframe-specific protocols to run. In addition, if the user's personal computer supports windows, it is possible to have different terminal emulations running simultaneously on the same screen.

Protocol wars
At this point, networks seem to be moving closer to compatibility at the cable level—taking into account the limits just outlined. But that still does not mean they can talk to each other. Much work remains at the higher levels of the ISO model.

The next area of tacit agreement on applications-specific standards will be, most probably, the next higher level of the ISO. This will usher in what could be termed “protocol wars.” In addition to the transport layer standards under review by such standards organizations as the NBS and the European Computer Manufacturers Association, some manufacturers could not wait and their protocols are finding wide acceptance. These include the XNS protocol by Xerox used in its Star system. XNS will probably become more widely used as the basic Star system makes inroads in the marketplace in the form of a Xerox Star-based computer aided engineering workstation system by Versatec (Sunnyvale, Calif).

The most widespread protocol among CAE workstations, however, is TCP/IP, and is also the one the U.S. Department of Defense has specified. One reason for TCP/IP’s popularity is that it comes as a part of Berkeley Unix—the operating system of choice of the engineering workstation industry. It is, therefore, free and easy to install. The Berkeley package also comes with Multibus drivers already written, and it is natural to use it to communicate over Ethernet.

Yet another protocol that seems firmly entrenched is Digital Equipment Corp’s DECnet. This is the Ethernet protocol used by all DEC equipment and, of course, by all equipment built to run in the DEC environment. All these protocols are similar enough to coexist on the same cable, but are too dissimilar to talk to each other.

Given this state of affairs, a replay of what happened recently at the data link level is likely to occur on the transport level. The only protocol standard that has a chance of achieving dominance is the ISO standard itself. By the time dominance is established, however, a heavy investment in other protocols will have taken place. These protocols will always have their own markets, and probably will always be standard in their niches.

Such equipment manufacturers as 3Com, Bridge Communications, and Interlan are not as concerned about standards—they are more interested in having the issues settled so they can gear up for production. Now, they have to support all the popular protocols. Bill Carrico, president of Bridge Communications, believes alliances between companies will help settle some of the issues at the transport layer and beyond. His company and 3Com both support the XNS transport layer protocol, as well as the other three protocols, and have reached an agreement on how to do the next level—the session layer.

There seems to be some disagreement in the industry about how much data communication, especially LANs, will actually take place via digital PBX telephone-type systems. A great deal of activity exists in this area, however. National Semiconductor and Motorola, for example, are producing chip sets for PBX data switching; and manufacturers such as

---

The IEEE 802 committee’s efforts are devoted to a variety of access control and physical media standards. These do not cover packet switching protocols, however.
Rolm Corp (Santa Clara, Calif) and Ztel (Wilmington, Mass) are producing highly intelligent PBX-based systems. IBM’s recent purchase of Rolm would lead one to suspect that PBX has a definite future.

PBX makes sense because its wiring is usually in place and because the system is easily expandable. At the same time, however, fundamental questions exist about the feasibility of using PBX on a large scale. It is unclear at what point the volume of data traffic dictates more bandwidth than is economically possible with telephone switching equipment, and it has yet to be determined how to connect the PBX-type network into wider networks.

Network competition

The first issue concerns clustering—competition will exist between the PBXs and less expensive coaxial systems such as National Semiconductor’s Cheapernet. The second issue concerns gateways between networks. Many types of point-to-point gateways exist, including dedicated T-1 telephone cables and microwave links. Even such terminal emulator/protocol translators as Bridge Communication’s CS/1-SNA can be considered a gateway. In providing the emulation, it gives users access to the IBM SNA world as well as the DEC VAX world.

A true PBX-to-LAN gateway could be in the offering from the IBM-Rolm merger. A smooth link, having the necessary bandwidth, is needed between the telephone switching environment and the coaxial realm of Ethernet. Such a link must be transparent to both the Ethernet and packet switching user.

Such circuit-switched networks as the Datakit by Western Electric (upon which AT&T’s ISN is based) and the Elite One by Doelz Networks (Irvine, Calif) approach this problem by attaching their own control and routing information to the packets of user messages. This encapsulates the protocols that are used at the terminal interface or at the interface to another network.

This implies the need for extensive network management that can be centralized in a star configuration (as in the Datakit), or distributed among nodes in the system, with nodes reporting to a master node (as in the Elite One system). All these present different problems than those existing in an Ethernet type of environment.

It appears as though the world will be treated to both, and standards will have to be worked out for packet switched systems, Ethernet systems, and the bridges between them. Nevertheless, long before the committees end their deliberations the giants that have already made a commitment to all phases of data communications will have set the course for the future.
The Executive 10/102 and 10/102G have all the features of DEC terminals plus some extra toppings.

The readability of a 14" screen. Your operators will love our big, high resolution, non-glare screen. They can choose a 24 × 80 or 132-column format and enhance the display with double width/height characters. There's a full complement of video attributes including high/low intensity, blink, reverse and underline.

Plug-for-plug DEC® compatibility. For hundreds less. Not only does the Executive 10/102 cost less than DEC, you get the extra value of a tilt & swivel display. And a detached, low profile, sculptured keyboard that meets European standards and includes a separate, 14-key numeric keypad.

Graphics mode emulation of Tektronix 4010/4014. The Executive 10/102G runs all TEK® programs plus many other graphics software packages. In its native mode, the 10/102G adds arc and area fill features not available in the TEK 4010/4014 but required in many applications.

So if you're hungry for a more satisfying DEC-compatible terminal, call Esprit (Es-pree) toll-free at 800-645-4508. In NY State 516-293-5600.

*Registered trademarks: DEC, Digital Equipment Corporation. TEK, Tektronix Inc.
Interconnect up to 400 or more Bendix® B³ contacts with ease.
Your search for reliable, high density, low insertion force printed circuit board connectors is over.
Our unique Bendix® Bristle Brush Bunch (B³) connectors mate with 1.5 ounce insertion force per contact position. That's a 70 to 90% reduction versus conventional pin and socket contacts, which minimizes the risk of connector or PC board damage during mating or unmating.
B³ contacts are made of multiple strands of high tensile strength wire that are bundled together to form a brush-like contact. Intermeshing two of these multi-strand wire bundles forms a gas tight connection with superior electrical characteristics including redundant current paths, minimal constrictive resistance and uniform current densities. B³ contacts maintain their electrical stability over 20,000 mating and unmating cycles.
Bendix B³ connectors are available in 2, 3 and 4 row contact configurations on .100 inch centers with 10 to 100 contacts per row.
Mother board, daughter board and PC board versions feature front removable contacts with straight and 90° PCB stud or solderless wrap terminations.
Input/output versions, have rear removable/rear release crimp contacts for 22 to 28 AWG wire.
Polarization keys offer 256 combinations.
For more information, technical data and prices...
Call 1-800-323-7299.
Simpler clusters emerge as local area network alternatives

Monolithic local area networks may give way to a cluster concept. Based on multiple clusters, each operating within narrow geographical and organizational boundaries, the concept simplifies peripheral sharing and cuts connect costs. Simplicity results from tying fewer terminals together. The cost per connection is reduced because less data travels shorter distances at slower speeds.

This cost reduction is the goal of vendors such as AST Research with PCNet, Network Development Corp with its Device Network Architecture, and IBM with its PC Cluster. These offerings serve fewer users (typically no more than 32) and run shorter distances than high speed networks such as Ethernet. However, they guarantee access to network resources with lower system overhead.

Meanwhile, a related development focuses on cheaper implementations of the IEEE 802.3 baseband specifications. National Semiconductor hopes that its upcoming network controller chip set will find its way into “Cheapernet” systems using inexpensive RG58AU coaxial cable rather than the more costly RG50AU cable.

Clustering reduces the amount of traffic over high speed networks. Network traffic consists only of requests to central data bases and access to peripherals too expensive to dedicate to one cluster (eg, laser printers and SNA gateways).

Many local networks encourage contention among users since all users must contend for a single resource—the bus. Fairly inexpensive resources (eg, dot-matrix printers, 5 1/4-in. rigid disk drives) are connected to the same bus as the expensive resources. As a result, it takes as much time to submit a print job to a $600 printer as it would to a $60,000 one.

Clusters promote efficiency by attacking connection costs that approach $1000 per node for typical network implementations. Factors affecting these costs include the number of nodes on the network, network topology, access control method, overall distances that the network must cover, and the transmission speeds needed to support many nodes over extended distances. Faster speeds are needed to shorten delay times between nodes.

Of these considerations, distance and the number of nodes have the most impact. Long distances require extensive transmission medium shielding so that spurious noise from the environment does not disrupt transmission.

This is the major reason that the RG50AU cable used for Ethernet is much more expensive than the RG58AU cable used in Cheapernet. The more expensive version allows packets to be sent as far as 5000 cable-ft. RG58AU, however, limits transmissions to 2000 cable-ft maximum. The less expensive cable cannot be used in noisy environments, such as wiring conduits and ventilation shafts.

Total distance also has an impact on the number of nodes supported because a minimum gap between nodes (eg, the 36 in. required in Ethernet) is needed for sufficient delay between transmissions. Distance affects transmission speeds in a similar manner by determining the amount of delay incurred in sending a message from one node to the other. Higher transmission speeds (such as the 10 Mbits/s dictated by Ethernet) are needed to support a large number of nodes in geographically dispersed locations.

Network controllers must be more sophisticated (and hence more expensive) when many nodes are interconnected. This is because the probability of collisions rises. Access control surfaces as an issue with more nodes contending for overtaxed bus bandwidth. Prevalent schemes used to handle this challenge—collision detection and token passing—incur significant overhead that may be bypassed if there is a decrease in the number of nodes.

Instead of relying on probabilistic schemes that determine access by generating random numbers (eg, Ethernet back-off), some Cheapernet vendors allocate predefined time slots to each user. The most popular schemes use the carrier sense multiple access (CSMA) method popularized by Ethernet. But they also (continued on page 180)

<table>
<thead>
<tr>
<th>Comparison of Clustered Networks</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>Transmit speed</td>
</tr>
<tr>
<td>Topology</td>
</tr>
<tr>
<td>Access method</td>
</tr>
<tr>
<td>Transmission medium</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Maximum no. of connections</td>
</tr>
</tbody>
</table>

* Carrier sense multiple access/collision detection
** Carrier sense multiple access/collision avoidance
Simpler clusters  
(continued from page 179)  
employ collision avoidance techniques rather than collision detection.

With collision detection, more than one user can transmit a message concurrently. Errors are detected when collisions create a large voltage on the bus. Collision avoidance schemes, on the other hand, require that a user transmit a message request before actually sending the message.

National Semiconductor claims that collision avoidance schemes incur an overhead penalty not justified by traffic conditions. Design Manager R.V. Balakrishnan says that collision avoidance schemes work best in networks where transmissions tend to be “bursty” rather than sustained, and where peripheral services are seldom required. He notes that servicing multiple requests on collision avoidance networks requires that the peripheral wait for its turn, as determined by the priority scheme. Here, collision detection networks are better suited since requests can be serviced as often as each peripheral can transmit a message. National Semiconductor, 2900 Semiconductor Dr, Santa Clara, CA 95051.  

Protocol analyzer identifies data communication problems

Fully compatible with family members 4955A and 4951A, the HP 4953A protocol analyzer has full remote control capability. The analyzer monitors data transmission and simulates network components. Moreover, it monitors bit-oriented protocols at speeds up to 256 kbits/s and provides complete simulation at speeds of 72 kbits/s without loss of triggering capability.

The analyzer displays X.25, X.75, DDCMP, BSC, HDLC, SDLC, and user-definable, character-asynchronous, and character-synchronous protocols. High speed protocol analysis needs include the ISDN’s 144 kbits/s and computer-to-computer links at speeds to 250 kbits/s. Data codes are ASCII, EBCDIC, Baudot, EBCD, and Transcode. The user can define other data codes and store these codes on tape.

An intelligent 64-Kbyte buffer memory stores data, timing information, and lead status. A standard mass storage tape provides space for 512 Kbytes of data for later analysis. Actual data storage is greater because the analyzer can eliminate line delays without sacrificing timing information. With 63 triggers available simultaneously at full speed, the user can trap characters in real time or post process the data.

The soft keys let a new user work through setup and test menus easily. The keys present only appropriate choices at each decision point in a menu.

Multiple display formats include viewing and data interpretation in frame, packet, frame and packet, data, and state—all with 2x display, among others. The display handles timing measurements directly, using cursor timing.

Cartridges store data, timing information, interface and lead status, menu configurations, custom data codes, and application programs. The entire contents of the buffer memory can be stored on a single data cartridge.

The display is a high resolution, 9-in. device, featuring 25 lines x 80 chars. Double size characters are selectable. A full ASCII keyboard pivots and locks at any angle for pivots and locks at any angle for desk, bench, rack, or floor standing operation. Separate from the interface port is the RS-232-C/V.24 interface for instrument control. Direct hardcopy output of all normal size displays to an HP 2671G or HP 2673A printer is standard.

The HP 4953A is priced at $12,000. Option 001 extended memory is $1000. Interface pods (RS-232-C/V.24, RS-449, MIE188C, RS-422) are $950 each. Option 003 Katakana keyboard is $250. Hewlett-Packard Co, 1820 Embarcadero Rd, Palo Alto, CA 94303.
Central Data
is Multibus* I/O Control

The new Multibus Multi-Media Controller is the industry's first to support up to 12 storage media — four each 5⅛" Winchester disks, floppies and QIC-02 streaming tape drives, and at an economical price. On-board buffers provide 1:1 interleaved transfers and the board supports both bus-vectored and non-bus-vectored interrupts. The board self-tests internally and corrects up to 11-bit burst errors with a 32-bit ECC for Winchester drives. For even greater performance, an optional ILBX* DMA interface is available with the board's (80188) 8/16-bit processor. The B1030 is available in 100 up pricing at $895.

The new High Performance Terminal Controller can operate at 9600 baud-full duplex to all eight channels without loss of input characters. Each channel can be programmed for baud rates to 19.2Kb. The powerful Intel 8088 processor handles all I/O interrupts, freeing time for the host processor. 64K of dual-port RAM is used as buffers for data in and out, with bus lock and parity error detection supported on both ports. Bus-vectored and non-bus-vectored interrupt modes are supported. And for maximum convenience and reliability, the board comes complete with two 60-pin locking right angle headers. The B1031 is available in 100 up pricing at $705.

Central Data Corporation
1602 Newton Drive
Champaign, IL 61821-1098
217) 359-8010
TWX 910-245-0787
(800) 482-0315 Outside Illinois

* Multibus and ILBX are trademarks of Intel Corporation

CIRCLE 74
Frontend processor mixes VAX and packet-switched domains

Local and remote terminal users move freely between Digital Equipment Corp's VAX-11 computers and packet-switched networks with a frontend communication processor from Advanced Computer Communications. The IF-11/X.25 Plus handles any necessary packet assembly and disassembly that is called for in the X.25 specification, as well as in necessary terminal protocols, without host intervention.

Such transparency results from the ability to emulate a terminal multiplexer, such as the DH-11. Few modifications to existing software drivers are needed. Furthermore, the host computer cannot distinguish between attached and remote terminals.

Remote terminal access is the most straightforward of the two modes, since the 32 data ports dedicated on the host computer handle just incoming calls. Local terminals require additional hardware support since they can initiate X.25 conversations as well as converse with the host system. As a result, the IF-11/X.25 Plus allocates one of the 32 channels for each attached terminal, with the remaining channels free to support remote terminals.

Under either hardware configuration, remote users initiate a terminal session by placing a call to the desired network node. Packet-switched networks typically use dial-up lines for these incoming calls, with RS-232 serial communications used as the physical link. Messages are transmitted across the network at 56 kbits/s. Incoming calls can either choose a specific port address (1 to 32) or allow the controller to assign the lowest port address available.

In addition to routing incoming calls to the appropriate port address, the controller handles packet assembly and disassembly (PAD) functions. The data link established at layer 2 is divided into 32 logical channels. These channels identify individual user conversations that have been combined for transmission over a single trunk line within the packet network.

Packet also contain session and presentation-dependent information such as baud rate and terminal characteristics (ISO layers 5 and 6). Moreover, the IF-11/X.25 Plus translates these parameters (set forth in the X.3 and X.28 specifications) into specific terminal protocols (eg, VT100). If necessary, users can reconfigure a remote network node with parameters defined in the X.29 specification.

Only when the user enters a special character sequence does the controller come into play. The user, in effect, disconnects from the host and further terminal communications are routed to the controller for action. Special PAD commands are then used to connect an X.25 data network, as well as to move back to local mode for further interaction with the host computer. Users need not log off the host system at all to enter the PAD mode.

The IF-11/X.25 Plus occupies a double hex-width Unibus slot on any PDP-11 or VAX-11 minicomputer running RSX-11, VMS, or Unix operating systems. Advanced Computer Communications, 720 Santa Barbara St, Santa Barbara, CA, 93101.

Circuit-switched networks connect like telephones

Data transmissions as simple as dialing a telephone could be possible with circuit-switched networks. By specifying the destination address prior to actual transmission, these networks establish virtual circuits. As can be seen, this operation is similar to dialing a telephone number before actually talking on the phone.

When compared to packet-switched networks (eg, X.25), this approach has lower overhead and higher potential throughput. Packet sizes are smaller during transmission since the destination address is already specified. Thus, throughput increases because the packet need not be disassembled and reassembled at each node. Treating packets as bit streams also frees these networks from user protocols and transmission speeds.

According to Frank Conners of Doelz Networks, fragmentation occurs as designers attempt to connect disparate local area networks (LANs) with wide area networks (WANs) and other means of data distribution. In Band-Aid fashion, bridges connect separate LANs with gateways providing similar services when networks use incompatible protocols and transmission speeds (eg, Ethernet to X.25).

Such measures are necessary because present networks entangle message formats and transmission schemes with the data. These formats and schemes must be translated when moving data from one network to another. Furthermore, physical medium and transmission speed greatly influence both the format and transmission scheme of each network implementation. For example, the carrier sense multiple access (CSMA) scheme used in Ethernet networks could not work in the noisy environment of voice-grade telephone lines. Likewise, a token-ring scheme would be inappropriate for the high throughput required in a public data network such as Tymnet.

Such tedious deliberations are akin to worrying about whether the mailman's truck uses gasoline or diesel, according to Conners. They should have no direct bearing on the physical act of moving bits from one point to
another. Circuit switching takes a different approach by treating data as a continuous byte stream rather than as a distinct object (or message), as current networks do.

In fact, both Datakit/visually coupled system (VCS) from Western Electric and Elite One from Doelz Networks make no effort to obtain control and routing information from user messages. Rather, they append their own control blocks to the messages and transmit these transparent to user-defined protocols, transmission rates, and physical media. Only at the terminal interface is the bit stream transformed back into messages that contain such information.

Network packets are kept small to maintain fast network response, but are big enough to avoid excessive overhead for control and addressing. Under the Datakit scheme, data is formatted in 9-bit bytes (with one bit used for control), with as many as 16 such bytes tied together to yield longer packets.

On the other hand, Doelz uses normal 8-bit bytes for its 24-byte packet. Of this total, 19 bytes are reserved for data with the remaining 5 bytes containing cyclic redundancy check codes and control and address information. As many as 16 such packets can be linked for longer transmissions.

Datakit and Elite One also differ in the number of channels supported. In the first case, a single channel (as in Ethernet) is the physical link where terminals compete for access. Elite One has two data links, each with four logical channels transmitted end-to-end. Contention resolution is the primary means to determine network access in Datakit. Meanwhile, the Elite One supports four user-defined priority levels.

Specifically, Datakit uses address comparison rather than a CSMA scheme implemented in Ethernet. Two contending terminals have their respective interface modules transmit a binary address to the switch control module, where it is altered. Comparing the two transformed addresses bit-by-bit eventually eliminates one terminal, thereby giving the other terminal access to the switch.

Similarly, the Doelz approach leaves network access in the hands of the Elite One switching concentrator, with some help from the user. Each packet has a user-assigned priority level attached to it. This is checked as the packet is passed from node to node. It can be placed on a queue in the node processor if a packet already in the queue has a higher priority. In that case, the node processor then transmits the packet with the higher priority. A watchdog timer on the node processor can also cause a packet to be placed on the queue if another packet has waited a long time.

Another difference between the Doelz and Western Electric approach focuses on network topology. Western Electric implements a star-cluster configuration with network administration handled by a single node. On the other hand, Doelz places its nodes in overlapping rings, and one node also handling network administration. At issue is the ability of the network to recover from breaks in the link, or the elimination of nodes.

In a ring configuration, dual paths are available to each node starting at any point on the ring and moving either clockwise or counterclockwise. If a node or link is broken, an alternate path is always available to reach the other nodes on the ring. Overlapping each ring also provides two separate paths across individual networks through different nodes. Redundancy is an integral part of the design.

On the other hand, a star cluster provides point-to-point connections between nodes through a single point. The loss of a link or the central node cannot be as easily bypassed. Redundancy must be consciously planned in the duplication of the physical links as well as elements of the central node to provide the same level of reliability found in the ring topology. A key advantage of the star cluster is centralized control, according to James Hahn, one of the architects of Datakit/VCS. Ring topologies typically require distributed control necessitating more software implementation.

As far as physical implementations go, a typical Datakit network consists of synchronous and asynchronous terminals (with host computers) connected to dedicated interface modules. These modules reside in a single cabinet (the VCS) node with the trunk interface, switch, switch control, and timing modules. Dual 8 Mbits/s provide a measure of redundancy in case of component failure. Transmission rates range from 9.6 to 56 Kbits/s.

A typical network using Elite One packet-switching concentrators consists of multiple 6800 and 68000 microprocessors on a single card with dual busses providing the interconnect. Transmission rates will range from 56 to 1.544 Mbits/s. Doelz Networks, 18581 Teller Ave, Irvine, CA 92715; Western Electric, 222 Broadway, New York, NY 10038.

Doelz Networks—Circle 305
Western Electric—Circle 306
**PC networks build on wide range of approaches**

Although distributed processing has been the subject of much discussion over the last several years, it is just now becoming reality. Propelled by the advent of the IBM PC and its potential as a genius-level terminal for mainframe computers, many hardware and software products have been developed to interconnect PCs with each other, and with other systems. Products that handle these interconnections vary from an almost transparent implementation of the Ethernet protocol on twisted-pair lines, to a standalone program that communicates via a modem.

Using the Seeq Technology Ethernet protocol chip on a plug-in peripheral board for the PC bus, 10-Net from Fox Research implements Level 2 of the IEEE 802.3 standard. The protocol uses a carrier sense multiple access/collision avoidance (CSMA/CA) scheme to pass packet data at up to 1 Mbit/s over twisted-pair wires.

Connection to the net is simple. An electrical connection is made to the twisted pair, and the bottom cover is replaced on the box. Then, the lead-in cable is plugged into a socket, the card is plugged into the PC, a configuration program is run, and a log-in program is executed.

The supplied software is a generic modification of MS-DOS 2.0. At log-in time, and each time a net access is made to a "new" (not recently accessed) node, the system queries the net to determine which nodes are active. It then builds a table of node names. In effect, the file system of each PC or clone becomes a node in a shared root directory.

Each node is given a name (eg, "Fred" or "Accounting") at configuration time. This name is used by other nodes to access its files or devices over the network. Any node can access any hardware device on any node in the net, and no dedicated print, file, or communication server is needed.

A full complement of network management facilities is provided, including insertion and deletion in shared files; user, file, and node ID security; concurrency control; and an activity audit trail. In addition, the system provides electronic mail, an electronic bulletin board, a calendar, two-party chat, multiparty CB online communications, remote job submission, and print spooling.

The 10-Net costs approximately $700 per PC (excluding twisted-pair cable, which must be bought separately). It runs on any IBM PC or clone, requires 64-Kbyte RAM, one or more disk drives, and MS-DOS 2.0.

At a slightly less transparent level, NetWare/OS, from Novell, Inc, replaces the file-handling apparatus of the PC with a sophisticated file server. Tailored to support varieties of PC-DOS, MS-DOS, CP/M-80, CP/M-86, and the UCSD p-System, it uses any of a number of network hardware systems. One of these is manufactured by the company to share files between PCs.

Based on what the company calls its Universal File Server, the operating system features ease of use through simple function utilities and extensive help files. One of these utilities allows disk storage on any PC to be segmented in various ways. Areas on disk can be allocated to different users or different operating systems, and still remain transparent to all users on the system, within limits. A log-on password lets a user have

(continued on page 186)
DEMAND PERFORMANCE
FROM YOUR MICROPROCESSOR DEVELOPMENT TOOLS

PERFORMING FOR OVER 10 YEARS.
In 1974, Boston Systems Office was established as one of the pioneers of Universal Microprocessor Development Systems. Today, BSO is still at the forefront of the industry, offering the fastest, most cost effective systems.

PERFORMANCE WITH PRODUCTIVITY.
BSO products can reduce your programming and debugging time by up to 80%. Combine that with a system that can be configured for one to one hundred users, and you've got exceptional performance and increased productivity.

SUPPORT PERFORMANCE.
BSO supports over forty microprocessors including the Intel 80186, 8087, and 8051, Motorola 68000 and 6809, and the Zilog Z80 and Z8000. The BSO product line includes C compilers, Pascal compilers, PL/M compilers, symbolic high level debuggers, assemblers, project management systems, DEC to development system communications and VAX DEC Command Language (DCL) accelerators.

JOIN THE CHORUS.
No wonder BSO products are being used by more than 1400 companies and 25,000 engineers in nearly thirty countries. Our affordable systems are working for more than 70% of the top 100 Electronic Business corporations. That's impressive. But not expensive. BSO products are affordable to both large and small companies.

BSO AND DEC, A NOTABLE DUET.
BSO microprocessor development systems are recommended and sold by Digital Equipment Corporation. BSO products are designed to operate on popular DEC computers like the VAX, PDP-11, MicroPDP-11 and Professional 350.

Call us now for the specific benefits of BSO products. If you demand performance, you'll get it with BSO. Manuals are available at no charge.

Boston Systems Office, 469 Moody Street, Waltham, MA 02254 USA (617) 894-7800 TWX: 710-324-0760

CIRCLE 75

DEC, DCL, VAX, PDP-11, MicroPDP-11 and Professional are trademarks of Digital Equipment Corporation.
PC networks
(continued from page 184)

access to specified files in the shared portions of the network’s disk systems. The operating system maintains duplicate file directories and utilities to recover erased or lost files, and to provide a modest level of fault-tolerance.

Physical connections to Corvus’s Omninet, 3Com’s EtherLink, Gateways’s G-Net, Proteon’s proNET, Novell’s own NetWare/S; and the ARCnet of Nestar, are provided through peripheral cards that plug into an expansion slot on the PC. Generally, one PC on the network acts as the central file and print server, handling requests from other nodes. Along with special hardware arrangements (usually a PROM on the peripheral card), this allows most of the PCs in the network to operate without local storage (their own disk drives), lowering the system cost.

Novell’s NetWare/S is a self-contained computer with a Motorola 68000 CPU. It connects with the various PCs via twisted-pair cables, and manages up to 300 Mbytes of mass storage and five shared printers. Disk caching, directory hashing, and seek optimization all help to speed file system throughput. Price varies according to the number and kind of options selected.

A specialized network server with application-generating software is available from Science Dynamics. Called Spectrum 700/Magix, the file server (the Spectrum 700 part of the name) is Multibus-based, and communicates with the PC workstations via either an Ethernet-type link or RS-232/422.

The server is built from standard Intel single-board computers and Multibus peripheral boards. A wide range of disk, tape, and printer interfaces is available from numerous vendors. Since the file server handles all file requests, the PC workstations can operate without disk drives.

The system is relatively expensive and has a high capacity. Without the Magix software (database and application generators), as well as an MS-DOS support gateway, it would qualify as a separate computer system, rather than as a PC enhancement. The basic philosophy of the system is closer to traditional mainframe and minicomputer systems than it is to common PC applications.

The Magix software consists of several parts. These are: a database compiler written in C, a format definer to create or change the way reports are presented, and a database server to create, maintain, and update the data bases on the system.

Since it is an 8086-based system, the Spectrum 700 can load a copy of MS-DOS, and run generic application programs. This facility is useful and supplements a system that has been created to appeal to vendors of turnkey vertical applications. Fox Research, 7005 Corporate Way, Dayton, OH 45459; Novell, Inc, 1170 N Industrial Park Dr, Orem, UT 84057; Science Dynamics, 2140 W 190th St, Torrence, CA 90504.

Fox Research—Circle 307
Novell, Inc—Circle 308
Science Dynamics—Circle 309

Peripheral processor removes communication overhead from host

Providing high speed data communication, the SI08 intelligent processor uses eight serial channels to take over communication responsibilities from the main processor. It is designed for multi-user, multitasking systems such as Unix, RMX-86, and MPM-86. The Multibus-compatible serial communication module features a 16-bit 8088 microprocessor that handles all communications over eight serial channels. All channels are individually programmable and provide asynchronous, b asynchronous, HDLC, and SDLC operation.

A tri-port RAM architecture allows the user to place an onboard 16-Kbyte buffer anywhere in the 20-bit Multibus address space. Once the address is fixed, the tri-port memory can be accessed from any CPU on the Multibus, the processor, or via the serial I/O channels through the DMA logic. Each of the eight input and eight output ports provides a separate DMA channel for continuous operation at a minimum of 9.6 kbaud. Each channel also handles full-duplex DMA operation without intervention by the onboard 8088 or the main system microprocessor.

In addition to the 16-Kbyte data buffer, the module contains a 1-Kbyte cache that operates on an internal local bus. The processor manipulates information in local memory using DMA. The 8088, therefore, reads and writes to the local memory together with DMA I/O and can provide no wait states with either memory access. The onboard 16-Kbyte memory is designed around a tri-port interface. Using a coprocessor I/O control-block technique, the host processor places information in the tri-port RAM and requests an I/O operation. The 8088 examines and analyzes the I/O requests and completes the operation without further host intervention. All operations can occur from the local buffer or from the Multibus.

Large blocks of information can transfer directly from Multibus main memory, completely bypassing the buffer. An option loads or removes data in the DMA mode from the buffer or from main memory on the Multibus.

The board costs $2800 with immediate delivery. Distributed Computer Systems, 330 Bear Hill Rd, Waltham, MA 02154.

Holding up to 14 self-capping pens in a unique carriage assembly, the DMP-51/52 MP responds to any drafting-intensive demand. Whether your plots require multi-color capability or a variety of line widths, the DMP-51/52 MP quickly and efficiently meets the challenge. This multiple pen capability means your days of multi-stroking lines or constantly changing pens are over — which allows you to dramatically reduce your drafting throughput time when creating C and D size plots.

Redefining state-of-the-art . . . The DMP-51/52 MP offers all the best features of Houston Instrument's phenomenally successful DMP-51/52 series. The multi-pen version features a maximum speed of up to 22 inches per second, a user-selectable acceleration rate of up to 4 Gs and a resolution of .001 inches. We've also added a constant velocity control to ensure uniform inking regardless of the angle of pen movement.

We're confident you'll be impressed with our newest plotter. Call us at 1-800-551-5205 (512-835-0900 for Texas residents) for the name of your nearest dealer or distributor, or write Houston Instrument, 8500 Cameron Road, Austin, Texas, 78753. In Europe, contact Houston Instrument Belgium NV., Rochesterlaan 6, 8240 Gistel, Belgium. Tel.: 059-27-74-45. Tix. 846-81399.
Flexible modem protocols declare war on errors

Enhanced modem protocols promise error-free communication links between personal computers as well as between personal computers and larger hosts. These schemes provide more flexibility than currently available protocols (eg, XMODEM), offering such capabilities as message framing error detection and retransmission based on 16-bit cyclic redundancy check codes, and sophisticated flow-control procedures. Competing for industry acceptance are two announced specifications: the Microcom networking protocols, or MNP, and the X.PC specification developed by Tymnet, Inc.

However, a price must be paid for such functionality. Error detection and retransmission adds significant overhead to the actual data being transferred. In addition, both specifications rely on the host CPU within the personal computer for communication processing. In single-tasking operating systems, this forces other related application programs (eg, spreadsheets and word processing) to be suspended until all data transmission comes to a halt.

The MNP specification supports data transfers as either byte streams or files. Framing techniques mark the beginning and end of each data unit. Likewise, the X.PC specification implements the data packet format called for in the International Consultative Committee for Telephone and Telegraph (CCITT) X.25 specifications for public networks. A file-transfer mechanism is not defined within X.PC, but the protocol does implement the required multiple data streams of the X.25 specification.

The same three-step procedure establishes links in both versions. First, the sender issues a link request to the receiving node. The receiver acknowledges the request by issuing its own link request, and the circuit is finally established when the caller issues a link acknowledgment. The link will not be established if a "not-acknowledge" is received anytime during this procedure. Once the link is established, the X.PC and MNP specifications call for byte-oriented data transmission of each message. The formats follow the same basic two-part construction using a header and an optional user data portion. The header typically contains packet function type (eg, user data and link establish), message sequence numbers, and a 16-bit cyclic redundancy check (CRC) code.

Subsequent messages also follow the same acknowledge/not-acknowledge scheme used for the initial link setup. The link can be broken if several not-acknowledge messages that cause retransmission are received. This typically occurs after the CRC uncovers any corrupted data. Here, similarities between the two protocols end. The header used in the X.PC specification is fixed so that the overhead for a 256-byte (maximum) message remains the same as the minimum message size—8 bytes. On the other hand, the MNP specification calls for a header consisting of a variable-sized segment in addition to a fixed-size segment. The fixed portion contains such information as the length of the total header and packet-function type, while the variable portion contains parameter information that affects packet-function execution. Overhead for a 256-byte message approaches 14 bytes, with byte stuffing used to fill out messages.

Other differences center on features found in one specification, but not in the other. Perhaps the most significant is the inclusion of a file-transfer protocol in the MNP specification. The X.PC protocol, on the other hand, relies on the file transfer facilities already implemented as Tymnet value-added services (X.25, SNA/SDLC, SNA/BSC). The file-transfer protocol is implemented at layers 5 through 7 (session, presentation, and application, respectively) of the International Standards Organization/Open System Interconnection (ISO/OSI) model. At the session level, corresponding computers

Tymnet X.PC and Microcom MNP protocols implement network services at different layers of the ISO/OSI model. However, they both use dumb asynchronous modems as the physical link.

(continued on page 190)
FOR THE MICROCOMPUTER
OEM OR END-USER
HEURIKON IS THE CHOICE

Make Heurikon your choice for Multibus™ microcomputers and system components.

For 12 years, Heurikon has supplied thousands of computers to help its customers find economical solutions for their microcomputer applications.

8-BIT MICROCOMPUTERS

MLZ-90A single board microcomputer with nine byte-wide memory sockets for use with RAM or ROM (AM9511 and floppy disk drive controller optional).

MLZ-91A single board CP/M™ system with on-card floppy disk drive controller, Winchester interface, optional AM9511, streamer tape interface, two serial ports, one parallel port, 64K or 128K bytes RAM with parity, two EPROM sockets, and GPIB CONTROLLER.

MLZ-92A single board CP/M™ system with four serial ports on-card, floppy disk drive controller, Winchester interface, optional AM9511, Centronics printer interface, 64K or 128K bytes of RAM with parity, and two EPROM sockets.

MLZ-93A single board CP/M™ system with 128K bytes of dual ported RAM, four EPROM sockets, floppy disk drive controller, optional AM9511 and powerful serial port features including SDLC and HDLC protocol support and modem controls.

16-BIT MICROCOMPUTERS

HK68™ powerful and versatile single board UNIX™ (System III or V) or CP/M68K™ system with 68000/68010 CPU (8Mhz or 10Mhz), MMU, quad channel DMA, four serial ports, 128K, 256K, 512K or 1M bytes of on-board RAM with parity, up to 32K bytes of on-board EPROM, user accessible LEDs and dip switches, and two iSBX connectors for I/O expansion. Heurikon can also supply a full line of iSBX I/O expansion modules including quad channel serial port module, floppy disk controller, A/D converter, bubble memory and many more.

GRAPHICS CONTROLLERS

MLZ-VDC intelligent 640 x 480 x 4 color graphics controller based on the NEC 7220 controller chip with onboard Z-80 CPU, DMA controller, and user definable FIFO interface to Multibus™. Users may display up to 16 colors from a 4K palette. Up to 1024 x 1024 x 3 interlaced also available.

MICROCOMPUTER SYSTEMS

MINIBOX
Heurikon also provides completely integrated UNIX™ development systems with UNIX™ System III or System V including Berkeley enhancements. CP/M-80™, CP/M-68K™, and Regulus™ are also available.

Heurikon UNIX™ systems are available in four, six, and fourteen slot enclosures with 30MB, 65MB, 140MB or 280MB of Winchester storage, a megabyte floppy, and optional interactive on-line streamer tape drive supporting 1-16 users.

HEURIKON
Microcomputers For Industry
3201 Latham Dr.
Madison, WI 53713
Telex 469532

Call Heurikon Direct
1 800 356-9602
In Wisconsin 1 608 271·8700

CIRCLE 77
Flexible modem protocols (continued from page 188)

Exchange information including device type, operating system file type, and application identification, as well as source and destination addresses. Once this information has been exchanged, corresponding computers can issue open and close file commands and transfer data between files. A virtual file format is used as the intermediary between the two file systems by appending attributes such as file names, passwords, file types, and record lengths to the actual information.

Meanwhile, Tymnet has chosen X.PC for implementation of the multiplexed data channel feature already found in the X.25 specification. Built into the packet header is logical channel identification that allows users to initiate up to 15 simultaneous data sessions over the same physical link.

Packet assembly and disassembly software for X.PC executes in the CPU within the IBM PC, while both link management and file transfers are the responsibility of the personal computer in the MNP scheme. In both protocols, processing moves into the host CPU so that cheaper asynchronous modems can be used to implement either protocol.

Such communication overhead may overwhelm the available I/O bandwidth of the personal computer itself. The overhead needed to process messages sent at 1200 bits/s will eat up most of the 25-kbyte/s bandwidth found on many personal computers. Overhead includes taking the message off the serial port, calculating CRC checks, and transferring data to disk.

Additional processing needed for file-format conversion or the demultiplexing of data channels may require a frontend communication processor as that found on some public data networks such as Tymnet. Intelligent modems, such as the ETC100 from Computer Development, Inc or the Era 2 from Microcom, with dedicated microprocessors and memory, represent such frontend processors. Handling the necessary communication overhead in parallel with the application processing done on the personal computer may be the only way that the enhanced capabilities of these protocols can be optimized. Microcom, 1400A Providence Hwy, Norwood, MA 02062; Tymnet, Inc, 2710 Orchard Pkwy, San Jose, CA 95134.

Microcom—Circle 311
Tymnet—Circle 312
Fewer Parts. Fewer Problems.

NCR 40-column print mechanisms—proven in the field and in over a million installations.

The reason NCR 40-column print mechanisms are so reliable, rugged, configurable and efficient is because they were designed by NCR for NCR. That means they had to meet NCR's own rigorous quality standards. Features include:

- 50% fewer parts than other conventional printers
- 50% fewer repairs
- Less than one service call per year in typical applications
- Exceptional reliability significantly reduces life cycle costs
- Over 250 configurations

When it comes to the NCR 40-column Print Mechanism, 50% fewer parts means more reliability, more convenience and more flexibility. At NCR, less adds up to a whole lot more.

For more information, write the Technology Marketing Division, NCR Corporation, Dayton, Ohio 45479 or call 513-445-7443.

INNOVATIVE COMPUTER TECHNOLOGY.
YOU CAN EXPECT IT FROM NCR.

NCR
We Just Made Our Terminals Look Even
Best Selling Graphics
Better.

NEVER BEFORE HAVE DEC
COMPATIBILITY AND GRAPHICS
BEEN SEEN AT A PRICE THIS LOW.

At $1395, the Visual 102G is the only
DEC® compatible terminal with Tektronix
compatible graphics at a price this low.

The 102G actually outperforms the
VT240. Unlike DEC's machine, it uses
the full screen for superior Tektronix
emulation. The keyboard is more
compact and has 16 programmable,
nonvolatile function keys. Powerful
graphics capabilities give you a higher
resolution (768 x 293) in a terminal
with power and features emulating the
Tektronix 4010/4014. And it's fully
compatible with the DEC VT102®

Compared to the DEC VT220, buying
the Visual 102G is like getting a DEC
compatible terminal with free graphics.

AT $1595, RESOLUTION
AND FEATURES THIS SHARP ARE A
SIGHT TO BEHOLD.

For those who
require even
higher resolution
graphics than the
102G, the Visual
500/550 terminals
deliver it with full
Tektronix 4010/4014
emulation.

768 x 565 resolu-
tion on a large, easy to
read 14" screen gives you
remarkably sharp text and
graphics displays. The 500 emulates
the DEC VT52," Data General D200,"
Lear Siegler ADM3A," and Hazeltine 1500®
terminals. The 550 is DEC VT100™
protocol compatible and a character or
block mode terminal that complies with
the ANSI X3.64 standard.

Never before have such features and
graphic resolution been seen at this price.

ALL THREE TERMINALS OFFER MORE
THAN MEETS THE EYE.

The Visual 102G, 500 and 550 are
fully compatible with all of the major soft-
ware available. This includes PLOT 10™
DISSPLA® TELL-A-GRAF®, SAS/GRAPH™,
DI 3000 GRAFMAKER™, INFOgraph™,
SPSS® TERMPLATE®, DR Graph™,
GSX™, and all GSS® products.

Each of the terminals comes with a
wide variety of advanced resident
graphics features, including vector
draw, point plot, circle, arc and rectan-
gle draw and fill; multiple line styles and
patterns; as well as an auxiliary port that
supports a variety of printers, plotters
and data tablets.

BEING NUMBER THREE.
WE DO OUR BEST TO LOOK OUT
FOR NUMBER ONE: YOU.

Visual Technology incorporated is
the third largest producer of graphics
terminals in the industry. It's been your
widespread acceptance of our products
that has allowed us to offer you a price
second to none.

If you're in the market for graphics
terminals with the optimum combination
of features, resolution and price, look
no further. Call Visual today.

VISUAL See for yourself®
Visual Technology Incorporated
540 Main Street, Tewksbury, MA 01876
Telephone 1-800-341-5400
(1-800-462-5560 in Massachusetts)
Or 1-617-851-5000

CIRCLE 80
If you've always wanted to be on the first-string team, AT&T VAR recruiters are anxious to sign you up.

You'll be joining one of the most competitive, well-coordinated VAR programs ever created. First, we'll coach you with an aggressive marketing program to make sure you connect with your customers.

Second, we'll support you in the field with a dedicated, disciplined service program that's second to none. Finally, we'll clinch the deal with the kind of AT&T Computers that your customers—and you—will profit from. The AT&T 3B Computer line based on UNIX* System V, and the AT&T Personal Computer, PC6300.

The Rooting Section

AT&T backs its VARs all the way. With a comprehensive computer marketing program to generate sales leads and referrals. It consists of widespread advertising to support our product line and a co-op advertising program that enables you to reach your customers in your markets. Promotional materials and trade show support are provided as well.

Comprehensive Field Coverage

We offer a competitive service-support package that's as comprehensive as you can get. A three-part program provides hardware, software, and system services. It features nationwide field-service team coverage and a full maintenance package with a 24-hour hotline. Plus complete training on AT&T's Computers and software and discounted demonstration development machines.

UNIX System V Starting Line

No other company can offer you our complete line of state-of-the-art, price-performance computers based on UNIX System V. They range from the mighty 3B2
ABLE AT&T VAR TEAM

desk-top super microcomputers to the 3B20 superminis with enough options to tackle any business problem. UNIX System V enables the entire 3B Computer line to work together beautifully.

We also offer the high-performance AT&T Personal Computer, PC6300, that runs popular business and graphics software, including most available MS-DOS** applications. What’s more, our unique PC Interface allows our 3B Computers to communicate with your customers’ existing personal computers. It bridges the MS-DOS and UNIX Operating Systems, allowing your customers to use their PCs as part of a larger network. And because the computers are based on UNIX System V, they feature software portability, upward compatibility across vendor lines, and multi-user, multi-tasking capabilities.

Besides offering you all this great equipment, AT&T offers you a program for buying and leasing it.

A World Class Contender

UNIX System V is particularly important because of AT&T’s commitment to support it as an international operating system standard. This commitment includes a full marketing program reaching resellers, users, and senior business management.

So, if you’re looking to join one of the most comprehensive, professional VAR programs in the business, AT&T is eager to play ball with you.

If you’d like to join the AT&T VAR team, call us toll free at 1-800-833-9333 or send in the coupon. We’ll send you information on the program.

©1984 AT&T Technologies, Inc.
*UNIX is a trademark of AT&T Bell Laboratories
**MS-DOS is a trademark of Microsoft Corporation.
Anyone can be compatible. Only FARADAY gives you packaging flexibility with integrated IBM® PC BUS single board computers and VLSI circuits.

With Faraday state-of-the-art single board computers and CMOS VLSI circuits, you can implement PC-DOS compatibility in various system configurations. At lower cost. And with a shorter time to market.

Faraday single board computers are available with various combinations of integrated disk, video display and CPU controller functions. These and other functions are also available on Faraday adapter cards.

The single board computers include the Faraday BIOS in EPROM and support Faraday PC-DOS (enhanced MS™-DOS). Faraday provides MS-DOS and GW™-BASIC under license from Microsoft.

Using Faraday integrated circuits, you can integrate disk, monochrome display and CPU controller functions. These devices replace more than 75 integrated circuits.

To take advantage of the powerful cost, packaging and time advantages you'll get with this and future levels of integration, simply contact Ron Mazza, Director of Marketing, Faraday Electronics, 743 Pastoria Avenue, Sunnyvale, California 94086, (408) 749-1900, TLX 706738.

MS and GW are trademarks of Microsoft Corporation.

IBM is a registered trademark of International Business Machines.
CAE, SCOPE MAKERS JOCKEY FOR POSITION

Engineering workstation manufacturers vie for sales with increased performance at lower prices. Meanwhile, the digital versus analog scope battle heats up for high end instruments.

by Bill Furlow, Senior Editor

While most experts considered 1984 to be a year of financial recovery, test equipment manufacturers slugged it out as if the economy were in recession. Several key categories of test equipment continued to make significant improvements in price/performance ratios. And, in areas where test equipment gains expanded, advances in computer-assisted engineering for the designer were staggering. The special niches carved from computer aided engineering and test equipment development for use with the IBM and other personal computers were impressive.

The rapid gains have altered the computer aided engineering market substantially from what existed a year ago. And designers' expectations are changing, too. Engineers no longer need to be sold on the value of design workstations—now, the workstation's increased productivity is well documented. Demand for new test equipment is also high. Two factors have contributed to this situation. First, spending cuts from several years ago forced many engineers to postpone purchases; and now, newly designed equipment is starting to outstrip the capabilities of the test equipment that is on hand.

Scope wars

The battle between suppliers of lab oscilloscopes heated up this year. New activity is most noticeable at the top of the performance scale where the two leading U.S. makers vie for the engineering dollar.

For the last five years Tektronix (Beaverton, Ore) has had little competition in super-high performance oscilloscopes. At 1-GHz bandwidth, and with a screen bright enough to allow direct viewing of traces at that speed, the 7104 was the undisputed speed king of oscilloscopes. Because so few other scopes have come close to this achievement, Tektronix seemed to feel secure enough to keep the same performance figures for the 7103—a rackmount derivation of the 1-GHz 7104 introduced earlier this year. Whether Tektronix will maintain its edge through 1985 depends upon how well Hewlett-Packard's (Colorado Springs, Colo) newly introduced 54100 scopes sell during the next few months.

The differences between the Tektronix and Hewlett-Packard models are great enough to require
Hewlett-Packard and Tektronix announcements of new computer workstation families may have been too late to slow the rush of personal computer-based tools. However, engineers will continue to look to these large manufacturers.

careful evaluation of how these high performance oscilloscopes will be used. The basic design of the scopes themselves presents the most obvious distinction. The 7104 is an analog scope with a realtime display; the 54100 is a digitizing scope with a brilliant, but digitally stored trace. The 7104, therefore, offers an edge to the engineer who must view one-shot or nonrepetitive events directly. For viewing recurring waveforms, however, the 54100 offers significant enhancements. Since the 54100's display is a digital simulation of a storage scope, it may be set to retain and display information for as long as required; or its persistence may be set for updating as often as desired.

While the 54100's scheme allows viewing of virtually as many pretrigger events as necessary, it does have some drawbacks. The information between sampling points is missing on nonrepetitive waveforms, and when screen persistence is set to short periods of time. This has importance in one of the major applications of this class of oscilloscopes—the study of high speed, single-occurrence phenomena.

Many designers of high speed logic have opted for the precision of the 7104 over other instruments for viewing critical signal waveforms. Logic analyzers, for example, have almost replaced oscilloscopes for debugging microprocessor-based logic circuits which typically run at less than 10 MHz. Since logic analyzers present waveforms at only two voltage levels (actually “1-bit resolution”), a high speed scope can reveal a great deal more information than most logic analyzers. Instability, overshoot, undershoot, and precise timing are shown much more clearly on a scope. This can help designers find causes of many timing problems that typically do not show up on other test instruments. In this area, engineers will have much difficulty deciding between the digital 54100 and the analog 7104.

Since most logic signals are repetitive, the digital approach becomes far more useful. In the end, the choice may boil down to asking how often an engineer needs to detect and view nonrepetitive waveforms, and whether that need is frequent enough to justify the additional cost of the analog Tektronix scope.

Another important step in oscilloscope evolution took place this year when multicolor displays became available for lab scopes. Although Tektronix introduced its color shutter technology in the lower cost 5000 series lab scopes (with the 5116 and its companion 5D10 digitizer), there is no reason to expect color to stay in the lower performance categories. The nonengineers using lower cost scopes may have greater need for color enhancement. But the displays on engineering scopes are becoming cluttered. High resolution, multicolor displays offer a viable solution to the problem.

Analyzer gains

Although some high performance oscilloscopes retain part of their esteem in the design lab, the logic analyzer invasion begun a decade ago is not about to subside. Continuing to build on its successes with the 1630 family of logic analyzers, Hewlett-Packard this year introduced the newest member, the 1630G. The new “G” model is an attempt to broaden the logic analyzer’s use. For the hardware designer, the 1630G offers 65 channels of state analysis, of which eight lines can be used for timing analysis at up to 100 MHz.

The capabilities capturing the most attention, however, are the software-performance evaluation...
The Tektronix 5110 with color display is seen as the forerunner of other oscilloscopes. The added dimension provided by multicolor waveforms gives the instrument a decided edge over other models.

tools provided with the 1630G. New modes of operation include program flow, time position, and linkage measurement. The first monitors the program based on opcode accesses, in addition to making histograms by addresses (introduced on the earlier 1630s). This added feature can be especially useful when ROM and RAM are intermixed through the address ranges or when self-modifying code may confuse the results of a histogram. Time-positional measurements can detect the number of occurrences of any chosen event within any chosen unit of time, thereby providing a close monitor of the precise functioning of the system. The linkage measurement feature also monitors the relative frequency of activity between software modules. In the trend toward storage of data for later recall, the 1630G can be interfaced to Hewlett-Packard’s 9121 3½-in. floppy disk drives.

Nicolet Paratronics of San Jose, Calif also features floppy disk storage in its 800 series logic analyzers. Featuring dual floppies and a programming keyboard in a portable computer-like package, the Nicolet analyzer offers up to 200-MHz timing, 1000 words of data collection, and linkage analysis.

Following some of the same trends as Hewlett-Packard and Nicolet, while setting some of its own, Dolch Logic Instruments (San Jose, Calif) this year added floppy disk storage of setup and measured data to its Colt plug-in logic analyzer. The Colt features mechanical reconfiguration through a selection of plug-in modules that allow the user to choose timing modules up to 300 MHz, state analyzers up to 48 channels, in-circuit emulation, or erasable PROM programming. Whether or not designers will find this level of interchangeability desirable will depend upon how well Dolch reads engineering departments’ cost consciousness. It will also depend on the success of the company’s decision to put integrated intelligence above general-purpose computer control of simpler instruments.

Another important step upward for logic analyzers came this year when Tektronix announced its DAS 9100. The 91DW DesignLink package ties the DAS to a Digital Equipment Corp VAX computer for VLSI. This package capitalizes on a combination of DAS internal stimulus generation and VAX computation ability to provide its high power answer to the wave of “personal instrumentation.” It uses the computer for test pattern generation and downloads to the DAS for testing, then uploads results to the VAX for analysis. Apparently, Tektronix has chosen this method to stem the oncoming tide of PC-based analyzers; it highlights the shortcomings of personal computers in comparison to the power of the VAX.

Creating development systems

Microprocessor development systems comprised yet another extremely active area in 1984. One enterprising young company of note, Language Resources of Boulder, Colo, has staked out a unique niche. LR is hoping to attract some of the huge interest designers have shown in Motorola’s 68000 microprocessor. In an attempt to tap into the tremendous capitol investment many labs have already made in purchasing Intel’s (Santa Clara, Calif) Intellec series development systems, LR has introduced a hardware/software package that allows the Intellec to support 68000 program development. Its 6800 CPU board plugs into Intel’s Multibus chassis directly, and the assembler, linker, and debugger are supplied on Intel compatible disks. LR also plans to supply Pascal, C and PL/M-68K compilers for the system.

In 1984 Hewlett-Packard announced support for both the 68000 and the 68010, as well as several of Intel’s newer microprocessors (including the 80186 and 80188), on its 64000 universal development systems. At about the same time, the 68010 became the thirty-sixth microprocessor Tektronix supports on the 8560 series universal development system. Motorola also made its development system for its latest in the family—the 68020—available in 1984. The completeness of this year’s effort has appealed to designers. This latest model has cross-development packages for the Motorola Unix-like V/68, and
support packages including Benchmark 20 evaluation software for programmers.

Several higher level languages were introduced in 1984 for use in programming PROMs and programmable logic arrays. Assisted Technology Inc (San Jose, Calif) claims its CUPL is a language "for hardware designers by hardware designers." It is aimed at providing logic design support that will allow a designer to shrink design sizes by replacing TTL with programmable logic. Designs can be expressed in either Boolean equations or truth tables, and designers can generate a fuse pattern that is downloaded to the device programmer. Wavetek-Digelec (Sunnyvale, Calif) incorporated CUPL into its UP 803 device programming system. Design and simulation is done under CUPL on a VAX or an IBM PC, and downloaded into the 803 for programming, testing, and verification.

A direct competitor for CUPL is ABEL, a high level programmer's language also introduced this year for use with Data I/O Corp's (Redmond, Wash) device programmers. ABEL boasts many of the same features as CUPL—ABEL can also be used to generate programming information on a PC.

**Revolution in design**

A decade ago, computer aided design was slipping into many engineering companies. Back then, CAD meant that a department supported design and manufacturing by automating the translation from engineering drawings to printed circuit board layouts. To many engineers, CAD was just a group in the company that asked for copies of their drawings every once in a while. To others, CAD was so self-contained that it actually became a bottleneck in the flow of work.

Whatever it looked like from the outside, however, the engineers in that department knew they were revolutionizing the design process. It mattered little that much of the checking of printed circuit layouts was still done by hand, just in case the resulting board came out unworkably large. Today, even the smallest design departments can offer CAD. Within most companies, the trend is toward taking printed circuit board manufacturing back from the outside specialists who have proliferated to serve many different customers. The speed of turnaround, and the better security of new designs, are two factors driving this change. Economics, however, are driving CAD harder.

This year established a landmark in these developments. In 1984, size and costs came down enough, and performance efficiency came up enough to justify printed circuit board CAD systems for virtually any company. Driven by such systems as those from Cadnetix (Boulder, Colo), Telesis Systems...
When you're designing a first-rate computer system, it doesn't make sense to compromise with a second-rate monitor.

Consider PGS instead. We make three no-compromise monitors, all fully compatible with the IBM-PC to match your requirements and your budget.

**High resolution** PGS set the price/performance standard for high resolution RGB color monitors with the HX-12: .31 mm dot pitch, 690 dots horizontal resolution, and precise color convergence for a crisp, sharp image.

**Super resolution** And, when your specifications call for super resolution, there's our no-compromise SR-12: an RGB monitor with a horizontal scan rate of 27.5 KHz which supports 690x480 resolution in non-interlaced mode.

**Monochrome** For price/performance in a monochrome monitor, we've set the standard with the MAX-12: our amber monitor with dynamic focusing circuitry which ensures sharpness not only in the center but also in the edges and corners.

**The monitor to meet your needs**

All three PGS monitors are engineered for no-compromise performance to offer you a cleaner, sharper image than any other monitor in the same price class. The HX-12 and the SR-12 both feature uncompromising color convergence for crisp whites without color bleed. The MAX-12 offers impressive clarity in an amber phosphor monitor that runs off a standard monochrome card—no special card is required.

At PGS, our no-compromise approach includes all the details, too, from non-glare screen to a shielded cable—standard features on all PGS monitors, color or monochrome.

Call us at 800-221-1490

Compare your specifications to ours, listed below. Then call us at 800-221-1490 and we'll send you a fully detailed spec sheet plus everything else you need to know about all three no-compromise PGS monitors.

Don't compromise. Look to PGS for the image your eyes deserve.

**PGS delivers 3 no-compromise ways to improve your image**

<table>
<thead>
<tr>
<th>CRT</th>
<th>12&quot; Diagonal. In-LineGun, .31mm dot pitch black matrix, non-glare surface (NEC 320CGB2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Signals</td>
<td>R, G, B, channels, Hori. Sync., Vert. Sync., Intensity—all positive TTL levels</td>
</tr>
<tr>
<td>Video Bandwidth</td>
<td>15 MHz</td>
</tr>
<tr>
<td>Scan Frequencies</td>
<td>Horizontal: 15.75 KHz Vertical: 60 Hz</td>
</tr>
<tr>
<td>Display Size</td>
<td>Horizontal: 690 dots Vertical: 480 lines (non-interlaced)</td>
</tr>
<tr>
<td>Resolution</td>
<td>Horizontal: 480 lines (interlaced)</td>
</tr>
<tr>
<td>Misconvergence</td>
<td>Center: .6 mm max Corner: 1.1 mm max</td>
</tr>
<tr>
<td>Display Colors</td>
<td>16 colors (black, blue, green, cyan, red, magenta, yellow, white, each with 2 intensity levels)</td>
</tr>
<tr>
<td>Characters</td>
<td>2000 characters (80 characters x 25 rows)</td>
</tr>
<tr>
<td>Input Connector</td>
<td>9 Pin (DB9)—cable supplied to plug directly to IBM PC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CRT</th>
<th>12&quot; Diagonal, 90 Degree, non-glare surface (P-34 Phosphor)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Signals</td>
<td>Video signal, Hori. Sync., Vert. Sync.—positive TTL levels</td>
</tr>
<tr>
<td>Video Bandwidth</td>
<td>18 MHz</td>
</tr>
<tr>
<td>Scan Frequencies</td>
<td>Horizontal: 18.432 KHz Vertical: 50 Hz</td>
</tr>
<tr>
<td>Display Size</td>
<td>204mm x 135mm</td>
</tr>
<tr>
<td>Resolution</td>
<td>Horizontal: 900 dots Vertical: 350 lines</td>
</tr>
<tr>
<td>Input Connector</td>
<td>9 Pin (DB9)—cable supplied to plug directly to IBM PC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CRT</th>
<th>12&quot; Diagonal, 90 Degree, In-Line Gun, .31 mm dot pitch black matrix, non-glare surface</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Signals</td>
<td>R, G, B channels, Hori. Sync., Vert. Sync., Intensity—all positive TTL levels</td>
</tr>
<tr>
<td>Video Bandwidth</td>
<td>25 MHz</td>
</tr>
<tr>
<td>Scan Frequencies</td>
<td>Horizontal: 31.5 KHz Vertical: 60 Hz</td>
</tr>
<tr>
<td>Display Size</td>
<td>215mm x 160mm</td>
</tr>
<tr>
<td>Resolution</td>
<td>Horizontal: 690 dots Vertical: 480 lines (non-interlaced)</td>
</tr>
<tr>
<td>Misconvergence</td>
<td>Center: 5.5 mm max Corner: 1.0 mm max</td>
</tr>
<tr>
<td>Display Colors</td>
<td>16 colors (black, blue, green, cyan, red, magenta, yellow, white, each with 2 intensity levels)</td>
</tr>
<tr>
<td>Characters</td>
<td>2000 characters (80 characters x 25 rows)</td>
</tr>
<tr>
<td>Input Connector</td>
<td>9 Pin (DB9)—cable supplied</td>
</tr>
</tbody>
</table>
Corp (Chelmsford, Mass), Xerox Versatec (Santa Clara, Calif), and old standby Calma (Santa Clara, Calif), printed circuit board design and manufacturing is not only moving into smaller companies but is being tied to the common design data bases generated from new computer aided engineering workstations.

Features a designer can expect to find in these systems today include automatic schematic capture from the CAE workstation, automatic or assisted component placement, and automatic routing of multilayer conductors. As a minimum output, they can expect artwork generation, numerical control drilling tapes, and auto-insertion tapes.

Workstations attain legitimacy

Engineering managers have observed that workstations are the third-most frequently mentioned concern of engineers. After years of insufficient investment support—during which engineers saw technicians receive $50,000 to $60,000 worth of test equipment while the average design engineer got less than $15,000 in equipment—the process is being revised. This year engineers saw the CAE workstation attain legitimate status as a productivity tool that was really on their side. While sales have climbed steadily since the concept first came to general attention several years ago, critical mass was achieved in 1984. Such companies as Daisy (Harrisburg, Pa), Computervision (Bedford, Mass), Metheus (Hillsboro, Ore), Mentor Graphics (Beaverton, Ore), and Apollo (Chelmsford, Mass) have grown to respectable size by serving this growing market, but the opportunity for successful launching of another Sun Microsystems (Mountain View, Calif) or Valid Logic Systems (Mountain View, Calif) may be over. In the last year, such giants as Hewlett-Packard, Tektronix, and Hitachi (Woodbury, NY) entered the CAE workstation fray.

Even so, other viable CAD and CAE systems makers do exist, including Zycad of St Paul, Minn; Masscomp of Westford, Mass. Phoenix of Data Systems of Albany, NY; EAS of Middletown, Conn; and Kontron of Redwood City, Calif. They range in computing power from PC size, through minicomputers, to very large mainframes. They allow true top-down design, and make the engineer’s pencil and drawing board obsolete—just as the scientific calculator replaced the traditional slide rule. What is more, they encourage simulation during design, not after the prototype has been built.

Engineers will find their designs and turnaround times so improved by CAE, that nothing will reverse the trend. Designers themselves estimate that CAE improves their productivity by 50 percent. Some even feel that 50 percent is a conservative guess.

---

Four vital software packages

From one source... RTCS gives your PC/MS-DOS based systems professional development capabilities with a family of operating software tools. Call RTCS today for detailed information. We'll show you how you can extend the capabilities of your PC for less money than you'd expect.

| RTCS/UDI — UNIVERSAL DEVELOPMENT INTERFACE |
| Run Intel Series III software on the IBM PC/XT and other MS-DOS computers. |

| PC/IRMX — Real-Time, Multiuser, Multi-tasking Operating System for IBM PC and others. |

| INTEL LANGUAGES |
| Pascal 86/88 Compiler |
| Fortran 86/88 Compiler |
| PLM 86/88 Compiler |
| C 86/88 Compiler |
| ASM 86/88 Macro Assembler |

| OTHER UTILITIES |
| Software Debugger |
| Hardware Debugger |
| Target System Development Link |

RTCS REAL-TIME COMPUTER SCIENCE CORPORATION
P.O. BOX 3000-886, CAMARILLO, CALIFORNIA 93011 • PHONE NO. (805) 987-9781 • TELEX 467897

Distributed in: Europe by MICROTECHNILOGIE ELECTRONICS, Paris Japan by SYSCON CORP., Tokyo, Israel by MLREL ELECTRONIC LTD., Zahia
PC's FS-1000 Series Vindicator 1/2 inch streaming tape drive is the definitive answer. It brings you the high reliability, proven performance, and field support you need and expect from the company that has set world-wide tape standards.

The FS-1000 Series offers:
- Capacities from 46 to 138 megabytes for high performance disk backup, data storage and archival retrieval.
- Streaming speeds of 50 and 100 ips.
- Start/stop capability at 25 ips.
- ANSI and IBM format. Dual-density, 1600/3200 cpi.
- Plug compatibility with widely available controllers.
- Autoload, front tape insertion. Automatic hub locking and tape threading with 7", 8 1/2" and 10 1/2" reels, 1.5 or 1.0 mil tape.
- Built-in multi-level diagnostics.
- Drawer mountable. Also available in attractive desk-top enclosure.

Your Best 1/2-Inch Backup... Available Immediately.

FS-1000 Series 1/2 inch streaming tape drives are the ideal choice for disk backup and data storage. Uniquely designed, and backed by PPC's broad experience and commitment to excellence. Write, call or TWX for detailed technical data.

The FS-1000 Series... Your Design Solution Any Way You Look At It.
As you well know, everything electronic is getting smaller. And that's causing some gigantic changes in the PC boards and front panels you're designing today. They're getting smaller, more complicated and more difficult to service.

Fortunately, a technology has emerged that can help throw some light on the subject: optoelectronics. And more and more, the ability to use this technology is becoming the mark of a good design engineer.

THE ABCs OF DESIGNING WITH LEDs.

Suppose you want to backlight a front panel from an internal PC board.

You could use value-added Dialight LEDs. They plug right into the board. And since we offer packages in many different heights, they'll hold the light steady at exactly the right distance from the panel.

Or what if you're designing a circuit board for communications equipment that's destined to be serviced in the field? To make troubleshooting that board as easy as possible, you can design in a Dialight LED that will point out a faulty component.

Dialight packaged LED circuit board indicators reduce production costs.
DIALIGHT OFFERS THE LARGEST OPTOELECTRONICS VARIETY.

WE DELIVERED THE FIRST LED CIRCUIT BOARD INDICATORS.
By packaging LEDs, Dialight makes them easier to insert. With no need to bend, trim, and possibly break, delicate leads.
In their mountings, Dialight LEDs look more reliable. And they are. We test every single LED before we ship it.
Of course, you could buy individual LEDs for less. And have somebody bend and trim and insert them by hand. But think what all that hand labor costs. Not to mention the cost of a service call if your light fails in the field.
That's what made our value-added LED such a good idea when we came up with it almost 15 years ago.
And we're still lighting the way. Take our new Super Brights.
They're 4 times brighter than ordinary LEDs. So they're easier to see. Even in the high ambient light of a computer room. And if you're short on power, they operate on one-fourth the current.
There are a lot more ways to use our optoelectronics in our catalogs. Call 718-497-7600 or write Dialight Corporation, 203 Harrison Place, Brooklyn, NY 11237-1587 and we'll send you copies.
Keep them handy. They'll put hundreds of great little ideas at your fingertips.
A North American Philips Company

DIALIGHT OPTOELECTRONICS
Products of your imagination.

CIRCLE 87
A clear difference

Real-time image processing with the Trapix, and living and working at Lake Tahoe... both differences clear and true when we left the crowd behind and introduced the Trapix from our headquarters in Incline Village.

Today the crowd is further behind than ever as new hardware and software modules are continually being added to the field proven Trapix series of image processors.

Modular design and bus-oriented architecture allows purchasers to select just the capabilities they need. A cost effective, user specific system may then be formed with any subset of the following capabilities.

**Image Acquisition**
- Camera, VCR, CCD, infrared
- Line scan or array to 2048 x 2048
- 8, 10, 12 bit digitizers

**Image Storage/Retrieval**
- Up to 16 mbytes of dual ported image memory
- From 1 to 32 bits per pixel
- Up to 4096 x 4096 images
- Real time disk storage up to 6800 images

**Image Processing/Analysis**
- Real-time logical, arithmetic processing
- Convolution, warping, and FFT
- Morphological, machine vision processing
- Continuous interpolated magnification/morification

**Computing/Networking**
- Standalone with internal LSI-11 or MicroVAX
- Bus connected to any Q-Bus or Unibus computer
- Easily interfaced to non-DEC computers
- Ethernet, DECnet, Net-488

**Software**
- Mature, proven library of real time image processing functions
- Custom software development available
- User written software in Fortran, C, Pascal, UNIX
- RT-11, TSX-Plus, RSX-11M, VAX/VMS

CAD packages convert micros into engineering workstations

Personal computers outfitted with the necessary design tools (eg, schematic editing and logic simulation) can be bought for less than $15,000, according to Roy Prasad, product manager for Personal CAD, Inc. He admits that the software packages designed for personal computers are less powerful than similar tools on larger computers. These packages support fewer nodes in simulation and handle smaller data bases for schematic entry. On the other hand, he points out that engineers rarely use the full capabilities of the large systems.

In fact, some tasks are more suitable for personal computers than multi-user hosts. For example, the highly interactive nature of schematic editing makes it difficult to use computer aided design packages (eg, SCICARDS) that run on larger machines through time-sharing. Editing packages such as CAD 2000, from Chancellor Computer Corp; Design Automation, from Dasoft Design Systems; and Personal CAD also support manual routing of printed circuit boards as well as the generation of finished artwork. However, disagreements arise concerning the minimum graphics resolution needed to route complex circuit boards.

On the other hand, Chancellor Computer provides the high resolution found on more expensive CAD systems (1024 x 768 pixels on the CAD 2000) as well as the 640- x 400-pixel resolution found on many IBM PCs. Likewise, FutureNet uses the 640- x 400-pixel resolution for its schematic editor. Terry Smith, product manager with Chancellor Computer, feels this is the minimum resolution for accurately placing pad and drill masters, trace layers, ground and power planes, and final silk screens.

However, higher resolution exacts a higher price. For example, Chancellor Computer’s high resolution system costs $10,000 more than its 640- x 400-pixel version, or about $23,500. The higher price is due to the special graphics card with its own dedicated graphics processor.

Many potential users cannot afford that premium and do not need to pay it anyway, Prasad says. He notes that the PC-CAPS routing package requires only a 320- x 200-pixel resolution (the standard resolution on IBM PC systems), but has the potential to handle printed circuit boards that approach 60 x 60 in. (25 mil grid size). Similarly, the Dasoft routing package needs no special graphics terminal, but uses any 80-col x 24-row cursor terminal for graphics editing. Line-drawing primitives on such terminals provide finer onscreen editing.

Without the pretty pictures, both systems provide the necessary ability to generate the artwork because the

<table>
<thead>
<tr>
<th>Schematic Editors</th>
<th>Personal Computers Supported</th>
<th>Graphics Resolution Required</th>
<th>Circuit Routing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chancellor Computer Corp</td>
<td>IBM PC</td>
<td>1024 x 768 pixels 640 x 400 pixels</td>
<td>yes</td>
</tr>
<tr>
<td>Dasoft Design Automation</td>
<td>Apple II 80 x 24 cols</td>
<td>yes</td>
<td></td>
</tr>
<tr>
<td>FutureNet DASH-1</td>
<td>IBM PC</td>
<td>640 x 400 pixels</td>
<td>maybe (simple circuits)</td>
</tr>
<tr>
<td>Personal CAD PC-CAPS</td>
<td>IBM PC</td>
<td>320 x 200 pixels</td>
<td>yes</td>
</tr>
</tbody>
</table>

(continued on page 208)
CAD packages
(continued from page 207)

graphics resolution of the screen has little to do with the resolution of the hard copy generated on a plotter. Prasad notes that lines and curves displayed on a raster screen are still made up of distinct points, no matter how fine the graphics resolution. On the other hand, plotters generate solid lines and curves. In fact, all graphics packages must eventually convert the bit maps used in graphics editing to vector endpoints understood by plotters.

Beyond graphics editing, personal computers can make a more significant contribution to an engineer’s productivity through logic and circuit simulation. According to several knowledgeable sources, fewer than 10 percent of circuit and logic designers currently use simulation tools. Prior to the advent of personal computer-based tools, simulators (eg, Tegas and Spice) were the province of large mainframe and minicomputers with associated costs easily exceeding $150,000. Those who had access to such systems often encountered “loopback” times (the amount of time spent waiting for the final computations) exceeding several hours.

Although the processing power of personal computers is a fraction of that found on larger machines, they do supply users with a response right after the completion of computations. Thus, computations for integer-based digital simulation or floating point analog simulations can take several minutes on personal computers and still offer response times superior to those offered by mainframe or minicomputers.

However, maximum physical memory sizes (eg, 768 Kbytes on the IBM PC) limit the size of net that can be simulated, with logic simulation much simpler to implement than circuit simulation. For example, Logipro from E/Z CAD, Inc supports nine-state logic simulation for 3000 nodes on CP/M systems with 64 Kbytes of RAM. On the other hand, the MicroCAPS circuit simulator from Spectrum Software supports just 40 nodes. The smaller net sizes for circuit simulation result from the larger number of parameters involved in comparison to logic simulation, says Andrew Thompson, president of Spectrum Software.

The smaller net size does not necessarily mean that such tools are less powerful than their mainframe counterparts. Thompson points out that designers often break down large logic designs or circuits into smaller partitions in order to analyze the results. Thompson estimates that the typical engineer breaks up circuit simulations to around 40 nodes, while logic simulations are best managed at about 2000 nodes. Accuracy does not suffer because logic and digital circuit simulations use integer data bases, easily handled by personal computers such as the Apple II or IBM PC.

Chancellor Computer Corp, 1731 Embarcadero Rd, Palo Alto, CA 94303; E/Z CAD, Inc, 5589 Starcrest Dr, San Jose, CA 95123; Personal CAD Systems, Inc, 981 University Ave, Bldg B, Los Gatos, CA 95030.

To strengthen STD bus applications, Ziatech is introducing a software development package for 8088/80188 processors along with a line of STD bus based single-board computers using the 80188. Extended capability for the 8-bit bus will be particularly useful in controller architectures, where STD systems address a wide variety of applications.

The series 8800 prototype development system, which runs on an IBM PC or compatible, consists of an 8088-STD target system in an eight-slot card cage, a power supply, software, and documentation. Offering a 16-bit internal capability, the ZT 8812 processor board is specially designed to work in the STD bus development process. It contains the 8088 processor with a socket for an optional 8087 floating point processor. An 80130-6 interrupt processor with counters and timers provides Intel’s iRMX-86 operating system kernel. In addition, the DBUG 88 PROM monitor resides on the CPU board.

Software forms the major portion of the prototype development system. It consists of the DBUG 88 monitor and a disk-based development package, PC/STD 88, which runs on the PC. The user can prepare object code for the development system, using PC-compatible assemblers or compilers, as well as any convenient editor. The PC/STD 88 package then structures the object file for use on the target system. It lets the user specify memory address positions, links modules for use with other programs, and formats the files for loading into
Silicon compilation cuts costs of custom VLSI

The Genesil silicon compilation system supports four designers from first concept through silicon layout in a hierarchical system design. In addition, it checks each design step for correctness. This makes it practically impossible to design a bug into the system because each step is checked for its impact on other parts of the system. As pictured here, the system can graphically plot sections of the chip’s geometric layout.

During layout, a complete set of design rules for the specific process and IC manufacturer is used. Violation of the design rules is not allowed. Up to four processes can be verified simultaneously, allowing the designer to check between them to see which system allows the smallest die size.

The Genesil system is not restricted to designing one IC at a time. Designers can begin with the complete system, regardless of the number of chips required for a full implementation. In the event that more than one chip is required for the system, designers are able to continue interactive design of the entire chip set. Thus, system partitioning (interconnections between the chips and other optimizations) can be done during the early design phase and monitored or changed at any point in the design cycle.

Genesil is aimed at all system designers (not specifically IC designers) and has a Digital VAX-11/750 with a 1600-bit/in. tape drive, 450 Mbytes of disk storage, up to four color graphics stations (1025- x 768-pixel resolution), and design automation software packages. These packages include IC definition, functional simulator, timing analyzer, place and route, testout, and tapeout.

Currently, the software package only supports NMOS chip designs. In the first quarter of next year, a CMOS function set that will be directly interactive with the NMOS function set, is expected. This will permit conversion of NMOS designs into CMOS circuits. IC design functions for both systems fall into six categories: memory, complex logic, data path, random logic, pads, and test. Memory functions offer blocks including RAM, ROM, first in, first out buffers, and stacks. Complex logic functions include PLAs, decoders, and encoders, while data path functions allow parallel data paths from 4 to 32 bits wide.

Compared to previous approaches, Genesil is a more hierarchical design environment. Designers can start at any design level. Logic and timing can be verified at any stage through more and more detailed iterations. A system architecture can be developed during the design process.

Random logic functions allow the user to compose lower level functions such as NAND and NOR gates or flipflops for simple signal inversions, gate buffering, or control signals. This provides direct access to the design’s gate level, which is normally hidden in the other Genesil functions’ block level design.

The Pad function is used to construct the pad blocks that provide off-chip connections. Test functions allow designers to include test blocks within the IC design. Two separate functions are provided—level-sensitive scan device (LSSD) and Interblock Scan Path. In LSSD, users create a test strategy that converts sequential circuits into combinatorial circuits by setting all of the sequential nodes so that test vector generation can be used. The Interblock Scan Path improves the controllability and observability of the internal paths. This yields a built-in test strategy in which the interblock registers are configured as linear feedback shift registers.

Designers are not apt to rush out and buy a Genesil system without some serious consideration. It costs $545,000. This is almost 50 percent higher than other workstations on the market. However, the capabilities and labor savings are also higher than other workstations intended for gate-array or standard-cell VLSI design.

Silicon Compilers, Inc, 2045 Hamilton Ave, San Jose, CA 95125.

Circle 317
Analyzer combines hardware/software tests in one unit

Giving designers a single instrument for testing, debugging, and analysis, the HP 1630G supplies three analysis functions for digital development: timing, state, and software performance. With its 65 channels, the analyzer is suitable for applications involving 16-bit microprocessors and multiple bus monitoring.

The unit provides timing-waveform diagrams that simultaneously display up to eight channels, and has user-definable labels to simplify data evaluation. Adjustable parameters include wide magnification range, glitch display, and direct time readout between cursors.

State listings display address, data bus, and status/control-line activity. Selectable display modes include binary, octal, decimal, hex, ASCII, and microprocessor-specific mnemonics. For easy interpretation, the user can display and/or trigger on code in terms of relocatable or absolute address or mnemonics.

Using software performance analysis measurements, users can view selected portions of code and measure time or occurrence distribution. With this technique, the user can spot bottlenecks in operating software, determine best- and worst-case conditions as a function of data variables, and establish benchmarks for modules or an entire program. In addition, graphs of memory activity as a function of occurrence can indicate infinite loops, erroneous jumps, and activity in forbidden areas.

The device contains programmable nonvolatile memory, where the user can store an inverse assembler (disassembler) plus one setup configuration. When turned on, it automatically configures for a particular application. Time tagging measures the time between each stored state in the state analysis mode. It can also measure the time from the trigger point to each state or the number of unstored states between each stored state.

Histograms measure program flow by showing the user where the program spends most of its execution time. It counts either all acquired states or only the instructions in the histogram. This eliminates confusion if the program generates in line code or if memory blocks are interspersed between sections of the program.

Hewlett-Packard Co., 1820 Embarcadero Rd, Palo Alto, CA 94303. Circle 318

Workstations unite 32-bit processing with graphics

The 6000 family consists of two software compatible groups—the 6100 and 6200 workstation series. Both use National Semiconductor's NS32000 micros. These devices feature a mainframe-like architecture and an instruction set that is designed for efficient execution of high level language programs.

Members of the 6100 series employ the NS32016, a 32-bit processor with an external 16-bit bus. Three basic products are included in the series—the 6110 instrument controller, and the 6120 and 6130 graphics workstations. The 6110 instrument controller runs a realtime operating system (RTOS) and can execute object code programs generated in Basic, C, Fortran, or Pascal. It has a GPIB port with pass control and optional DMA. Standard equipment on the 6110 includes 256 Kbytes of memory, dual RS-232 ports, and a 360-Kbyte flexible disk.

The 6120 workstation uses the proposed ANSI Basic providing graphics functions, extended I/O, and interactive editing. The workstation comes with a keyboard and mouse, 1 Mbyte of memory, an FPP, a 360-Kbyte 5¼-in. flexible disk, and a 10-Mbyte Winchester.

Designed for data analysis, software development, and CAE applications, the 6130 is similar to the 6120, but also includes an enhanced version of Unix. A 20-Mbyte, 5½-in. Winchester disk, a 360-Kbyte flexible disk, 1 Mbyte of memory, and an FPP are all standard.

The 6200 series is based on the NS32032 with a 32-bit data bus. It is expandable through the Global bus: a standardized, high-speed (40-Mbyte/s) interface that connects the computing systems. The two basic products in this series are the 6210 and 6212 graphics workstations. The 6210 is suitable for custom VLSI and gate array design. It can also be configured as a file and a peripheral server for workstations on a local area network.

The 6212 workstation has dual 32-bit application processors, and large disk and memory. It is optimized for concurrent execution of compute- and interactive-intensive tasks such as editing designs and circuit simulation.

For configuration flexibility, the family provides industry standard interfacing options. These include RS-232, RS-422, IEEE 802.3 Ethernet, Centronics, Multibus, SCSI, and IEEE 488 interfaces. The 6110 controller is priced at $4995.

The graphics workstations range in price from $7995 to $35,950. Tektronix, Inc, PO Box 1000, Wilsonville, OR 97077.

Circle 319
The big difference in VMEbus hardware from one company to another is the company.

The VMEbus is making a tremendous impact internationally. Through our involvement, we’ve learned that all VMEbus products appear to be pretty much alike, but there are important differences.

Take it from us, when you’re buying VMEbus equipment you’re really buying the manufacturer. His services, standards, prices and promises.

Products can be virtually the same. It’s the company that makes the biggest difference. And that’s why BICC-Vero hardware is recognized by international companies for its remarkable performance, reliability, precision, and compatibility.

Our extensive inventory and efficiency guarantees you immediate delivery on all VMEbus products. Orders are handled by our world-wide network of subsidiaries and distributors to ensure prompt service and customer satisfaction.

BICC-Vero offers these VMEbus products from stock right now: IEC connectors, prototype boards, backplanes, extender cards, power supply with power monitor module, card frames and front panels.

When you need VMEbus equipment, turn to us. Our hardware is as fine as anybody’s. It’s the company that’s better.

BICC-vero

A BICC Company

171 Bridge Road
Hauppauge, NY 11788
(516) 234-0400
TWX: (510) 227-8890

4001 Leaverton Court
Anaheim, CA 92807
(714) 630-2030
Telex: 277732

TELEPHONE: UNITED KINGDOM (04215) 66300 • FRANCE (4) 402-46-74
• WEST GERMANY (0421) 828 18 • SOUTH AFRICA 53-7846/7 • CANADA (613) 384-1142

VME boards supplied courtesy of Motorola & Signetics

CIRCLE 89
Development system turns any microcomputer into a workstation

Using a personal computer as its control console, the Universal Development Laboratory integrates an analyzer, an emulator, a programmer, and an input stimulus generator in a single pod-sized box. A control program running on the host coordinates system resources. When emulating a target ROM, the laboratory becomes a development system for any target processor.

The 48-channel bus state analyzer is triggered if a program goes outside its normal address range. In addition, the trace buffer stores 170 bus cycles that can be used for debugging. Trigger setups and traces of good systems can be saved on disk, then automatically compared to later test traces. A filtered trace allows only writes to a particular memory location together with the following cycle (which contains the next instruction). Four-step sequential triggering specifies up to three events that must occur before triggering becomes possible.

To search for the trigger, the system uses high speed RAM truth tables instead of comparator circuits. This allows any 8-bit function to be specified on each of the 6 input bytes.

Universal at both ends, the system interfaces to the host through an RS-232 port and to the target system through a standard ROM socket. Because the bus state analyzer can debug any processor, target processor emulation is unnecessary. Most target bus signals connect at the ROM socket, so a complete view of bus operation takes only about 12 additional analyzer inputs. The signals connect by plugging probe wires into a 40-pin DIP clip on the target processor.

Since the target processor stays in its socket, operation is transparent. Moreover, maximum 195-ns access time makes ROM emulation fast enough for full-speed operation with next generation processors. A single wire connects both the analyzer and the emulator to target system signals, thereby minimizing loading.

The ROM emulator and EPROM programmer share the same memory, so EPROMs can be burned directly from the target program image used for emulation. This target program can be loaded several ways: read from hex or binary disk files, received serially in hex format, or from a ROM in the programming socket. Orion Instruments, 172 Otis Ave, Woodside, CA 94062.

Circle 320

Standard APL development station front-ends array processor

By using an IBM PC as its workstation, Analogic’s APL Machine brings the low cost, flexibility, and responsiveness of a desktop microcomputer to high speed array processing. Through this interface, the system begins to overcome previous drawbacks to developing high speed array processing applications, such as inflexibility and difficult programming. Previous APL/array processing development was confined mostly to large, computation-intensive installations because conventional linear computer architecture is not hardware efficient for processing arrays. Conversely, array processing hardware is generally infeasible for the execution of high level programming languages.

As an interface to the APL Machine, the PC becomes an APL programmer’s workstation; alternately, it functions in native mode. Whereas array processors typically execute libraries of assembly language or Fortran subroutines, the APL Machine’s array processor directly executes ISO-validated APL programs written on its own or external hardware. Moreover, Unix-like shells incorporating non-APL code accommodate applications using compiled or assembled code.

The Unix-derived operating system creates a multi-user, multitasking environment with virtual memory. Three processing units make up the system architecture: a 12.5-MHz 16/32-bit control processor, pipelined ALU, and address generator. APL
primitives and operators reside in pipeline microcode. This architecture supports several levels of overlapped and parallel processing; a memory manager coordinates nested applications and shared code among concurrent processes.

Though the array processor has been benchmarked in specific applications between 2 and 10 MFLOPS, the company claims that hardware design efficiencies sometimes push those figures into the 15-MFLOPS ballpark.

The workstation's InSight operating environment lets each user display up to 10 concurrently running tasks on overlapping and sliding windows; 10 function keys on the workstation keyboard correspond to active windows. Keycaps are labeled with both APL and ASCII characters. A typical system configuration includes the IBM PC, 4-Mbyte AP500 array processor, 124-Mbyte hard disk, dual-mode tape drive, and I/O processor supporting 8 to 16 terminals. Analogic Corp., Audubon Rd, Wakefield, MA 01880.

Circle 321

Video DRAM adds graphics power to workstations

Two engineering workstations offer a choice of high resolution monochrome or color graphics. The 4000 and 4200 incorporate Texas Instruments' multiport video DRAM and can stand alone or be used as a node in a distributed system environment. Contained in a housing that fits under a desk, the workstations feature up to two 5¼-in., 38.6-Mbyte Winchester disks, up to two 5¼-in. floppy disks—each with a 737-Kbyte capacity, and built-in Ethernet LAN.

The system's graphics architecture takes a raster buffer, closely coupled with CPU and system memories, and combines it with a set of assembly level graphics instructions. The raster buffer houses the 64-Kbit video chips. These devices have a fast on-chip shift register that supports dot rates in excess of 150 MHz. The workstations require support for an interlaced 1024 x 1024 display with dot rates around 50 MHz. This chip also provides display refresh through a separate serial port, allowing the CPU greater random data port access. The result is a graphics memory that sits directly on the high speed memory bus, simplifying control hardware.

Designed to run on all 32-bit workstations having bit-mapped graphics, the graphics instruction set (GIS) is considered a Data General standard. It provides the basis for window management with a firmware concept called a form. All GISs define pixel coordinates relative to this form. The forms, in turn, are building blocks for windows. Operating within forms, GIS clips all primitives to the form boundary, defines pixel coordinates relative to user coordinates specific to each form, and manipulates colors independently for each form. With this process, several independent windows are displayed and written simultaneously, with minimal system and user overhead.

Six boards make up the system hardware. The two-board CPU is based on the Eclipse MV4000 and consists of a control unit and a processor unit. Built-in reliability features include memory error detection and correction, memory sniffing, and power-up tests.

The I/O board is a microEclipse-based controller. It provides interfaces to three asynchronous ports, a Winchester controller, a floppy controller, a cartridge tape unit, a keyboard, and a LAN.

Other boards include a color graphics board and monitor supporting 1024 x 1024 x 4 bit-mapped raster display. Sixteen simultaneous colors are available from a palette of 4096. Memory boards provide 1-, 2-, or 4-Mbyte capacities.

Running AOS/VS software and a native Berkeley Unix operating system, workstations support languages including Fortran 77, C, PL/I, and Basic. Systems cost between $35,500 and $59,500. Data General Corp, Technical Products Div, 4400 Computer Dr, Westboro, MA 01580.

Circle 322

Get your own
If you're reading someone else's copy of Computer Design, why not get your own? To receive a subscription-application form, circle 504 on the Reader Inquiry Card.
Test and measurement merges with CAE in design workstation

With a complete logic analysis system and tools from the Idea 1000, the Midas 7000 supports the entire digital hardware design cycle. The system covers not only schematic capture, simulation, and physical layout, but handles verification and test of the final hardware as well.

Data acquisition and clock probes connect the 7000 to the hardware under test. Realtime acquisition results go to the workstation's main memory. Once there, a disk drive on the network stores the data, or the workstation can process it.

To analyze software performance, a user-written program (anywhere on the network) acquires and processes realtime software execution. In histogram form, the CRT displays subroutine call frequencies that are automatically sorted. Through the use of command macro files and programmable keys, only a single keystroke will accomplish the software analysis. A triggering system is the basis for state acquisition. Its 60-word recognizers trace software data flow. The recognizers organize into 15 states for either triggering or data qualification. A programmed trigger sequence can jump between states, branch to other states, or branch within a state to trace recursive software flow.

The sample clock uses five clock lines defined in terms of logic or transition edge, then they are ORed together for synthesis of bus-cycle clocks for microcomputer systems. Two hold clocks demultiplex buses without double probing.

To make the most of its 4-Kbyte/channel data storage memory, the timing analyzer uses several acquisition modes to increase the time window for acquiring data. The transition mode stores data only when a transition occurs on one of the acquisition channels. A counter provides realtime representation of timing activity on the display. The counter keeps track of the number of samples between transitions.

A multitrigger mode breaks data acquisition up into subgroups of 16 samples. The same user-specified trigger event is at the center of each subgroup. During acquisition, an additional subgroup is stored for each trigger event. In this way, up to 32 stored subgroups can give the user a record of triggering occurrences.

Mentor Graphics Corp., 10200 SW Nimbus Ave, Portland, OR 97223.

Logic analyzer teams with computer to test chips

Engineers presently using VLSI design automation tools available on VAX computers can now test chip designs on the Tektronix DAS 9100 logic analysis system. The 91DVV VLSI verification software package from Tektronix creates a close relationship between the VAX host and logic analyzer. This combination implements chip testing more easily and at much lower cost than production testers.

Instrument cards in the DAS perform the tests, while the system interfaces to VAX running Unix. Within the DAS, a pattern generator card supplies the input stimuli. A data acquisition card captures the response outputs, which are then uploaded to the VAX and compared to reference data. Reference data can come from a simulation program, a good device, or the user. Comparison results can be formatted to graphically highlight discrepancies. Test pattern vectors used by logic simulation programs (eg, Berkeley RNL or Sandia SALOGS) can be downloaded to the DAS 9100 for use as a stimulation program.

A program reformats the simulator test program to take advantage of the system’s algorithmic pattern generation, and allows long sequential test patterns to fit into pattern generator memory. Interactive operation permits stimulus control and acquisition setups, tri-state control, and pattern to pin mapping.

The system runs under Unix 4.1 BSD, with the software composed of several modules that act as Unix shell commands. Test vectors and setup information are pipelined through the modules to conduct the test. The 91DVV software modules convert the test vectors into the DAS format and download them to the DAS pattern generators. The software exercises the device, collects responses, uploads to the VAX, compares responses to response predictions, and outputs the results. A typical DAS 9100 for this application is about $40,000. Tektronix, Inc, PO Box 1700, Beaverton, OR 97077.

Circle 324
Support package allows benchmarking and debugging

First-time users of the MC68020 MPU can evaluate the chip and start code development with the Benchmark 20 system package. This 32-bit development package includes hardware and firmware for benchmark testing, debugging, and paged memory management. The Benchmark 20 is VERSAmodule-based, and can be configured with existing VERSAmodule boards to provide user target systems. A VME/IO or EXORmacs host system can assemble, compile, and download software for executing the Benchmark 20.

The Benchmark 20 includes two VERSAbus compatible boards: the VM04 32-bit monoboard microcomputer and the VM13 1-Mbyte memory board. Also included is a four-slot VERSAmodule chassis with a power supply, and an EPROM-resident debug monitor named 020bug. The boards and 020bug can be purchased separately.

The VM04 uses the MC68020 at a fixed clock rate of 16.67 MHz. It provides a socket for optional use of the MC68881 floating point coprocessor, which improves speed in arithmetic operations. The VM04 also has an onboard cache, memory management, dual multiprotocol serial I/O ports, and comes with a high speed RAMbus interface.

Designed for use with VERSAbus and RAMbus, the VM13 is a dual-ported, 1-Mbyte dynamic RAM board with parity. The RAMbus interface is specifically designed to enhance VM04 performance, and it allows concurrent DMA transfers on VERSAbus, with RAMbus transfers between the VM04 and VM13. The VM13 has parity generation and error detection circuitry that works with control and status registers for error detection and memory diagnostics. The VM13 uses high density 64-K x 1-bit DRAM devices.

In the Benchmark 20 system, 020bug is resident on the VM04. It allows the user to access any MC68020 internal register, VM04 status/control bits, timer for benchmarking applications, and any memory-mapped VERSAbus or RAMbus resource. Additional features include two types of power-up, self-test diagnostics, and software drivers to accommodate both serial ports, an operating system bootstrap command, and breakpointing and tracing capabilities.

A cross macro assembler for 020 code, a C language cross compiler, and a cross linker are now under development. An MC68020 cross macro assembler is available. As a single unit, the Benchmark 20 system is priced at $14,995. The VM04 can be obtained separately for $6855 and the VM13 for $4200. The 020bug package can be purchased for installation on the VM04 for $500. Motorola Microsystems, PO Box 20912, Phoenix, AZ 85036.

Circle 325

Experts needed
If you have special expertise, and would like to review technical articles for Computer Design, please circle 501 on the Reader Inquiry Card.

Check out the numbers on our new Cardinal Video Terminal Board.

If you're a systems designer looking to save space and money, Standard Microsystems has your number: the new Cardinal Video Terminal Controller Board. The Cardinal meets the Eurocard Form Factor (3.9" x 6.3") and is priced below $200. Yet, it has a host of big system features, including thin and wide graphics, smooth scrolling, video attributes, full/half duplex operation and a menu-driven setup mode stored in a non-volatile memory. In fact, the Cardinal is so advanced, you only have to add a power supply, keyboard and video monitor to build a complete video display terminal. To find out more, contact Standard Microsystems Corporation, 35 Marcus Blvd., Hauppauge, NY 11788. (516) 273-3100.

Circle 90
Why build modems for 802.4-compatible networks? When you can buy 'em. In LSI design. For $85.00

- Data rates to 2 Mbps without readjustment.
- Lower cost and power requirements with LSI technology.
- Multidrop (to 100 nodes) reduces cable cost.
- Simple T-connection to cable. No directional couplers.
- Increased throughput. No preamble.
- Low noise and low error rate in noisy environments.
- Cable shield can be grounded at any point.
- Transmits up to 50,000 ft. without amplifiers or repeaters.

Modern M-1 represents a major advance in high speed industrial communications. The unique LSI chip set is based upon a concept originated by Computrol. The result is a modem offering data rates of up to 2 Mbps. In remarkably compact 2½ x 2-inch design. At costs as low as $85++. Call Computrol. Detail your application to Carl Rohr or Don Babbitt. Let them tell you how Modem M-1 can do the job more effectively. Call today.

**Q-bus**... **MULTibus**... **UNIbus**... **VMEbus**...

FROM

**COMPUTROL**

15 Ethan Allen Highway / Ridgefield, Connecticut 06877 / (203) 544-9371

*Q-bus and UNIbus are trademarks of Digital Equipment Corporation. MULTibus is a trademark of Intel Corp.*
SOFTWARE INDUSTRY STRIVES FOR A STANDARD SOLUTION

Corporations, consortiums, and national/international standards bodies work together to define standards that minimize software babble. The result is more versatile systems, without inhibiting proprietary product development.

by Harvey J. Hindin,
Special Features Editor

When it comes to software, the computer designer has a full menu, making choices all the more difficult. A host of groups, both public and private, have worked together in 1984 to organize a software plate. The goal is simple—help the designer in the search for a reproducible, reliable, portable, and flexible standard code for a wide range of applications such as graphics and computer communications.

Microcomputer and minicomputer operating systems do not enjoy the benefits of national or international standardization except in the attempts by individual firms to “declare” standards. But, this year these firms have moved toward more functional operating environments and toward defining operating system interfaces.

While all this has been going on, proprietary products have been developed in operating systems, languages, and almost every kind of software. Some are unique; others are the same old thing. Some address conventional needs such as better compilers. A few look to the fourth, or even the fifth generation of computer technology. In all, many software standardization developments and proprietary products have come forth. The clear promise for 1985 is that the computer system designer and integrator, software developer, and end user will see more of the same.

What's going on

Private firms, industry consortiums, research organizations, and national and international standards groups are working to provide a common denominator for software standards. Such standards will be based on operating systems, high level languages, communications software, protocol specification languages, graphics software, and compilers and interpreters. Other efforts are aimed at software

COMPUTER DESIGN/December 1984 217
Standards of sorts are set forth and provide a rallying environment. Proprietary software will still exist, driven by market forces for applications that must have extra features to be built on, and facilitate portability. End users also have standard software interfaces to the products they use and are less locked into any specific product vendor. Because of a combination of factors, some standards will be more successful than others. Some of these factors include the clout of the firms on the committees, how long the committees have taken to do their work, how many proprietary products already exist, and how difficult it would be to change them to conform to some standard.

After many years of effort by some dozen organizations, graphics standards are finally sorting themselves out. The result is a logical structure consisting of an accepted body of code. All this software will ensure that applications, data bases, and graphics devices can communicate in both low and high end products, regardless of who produces them.

Standards do not inhibit individual innovation or a value-added contribution. Graphics standards are no exception. Standards provide an accepted base for extra features to be built on, and facilitate portability. Proprietary software will still exist, driven by market forces for applications that must have dedicated code to do the job most efficiently.

Each segment of the computer graphics industry has an opinion about what should be standardized, how it should be done, and what functions a standard should supply. While this has held up progress, the rough outlines of the standards and their functions have been established. Groups such as the American National Standards Institute (ANSI), the Association for Computing Machinery (ACM), and the International Standards Organization (ISO), have all been involved.

The different standards serve different sections of the computer design community. For example, the Graphical Kernel System (GKS) helps the software developer interface to graphics software utilities and tools. Descriptions are given of the graphics objects to be displayed and used by the application software (Computer Design, May 1984, p 167). The Core software standard performs similar functions but can handle three dimensions. The GKS is limited to two dimensions, but a three-dimensional version is coming. Another difference lies in the GKS emphasis on the ability to distinguish pictures; Core concentrates on user control.

High and low end versions of both standards are also available. The Programmer's Hierarchical Interactive Graphics Standard (PHIGS) is an extended version of Core for computer modeling and simulation applications. The Programmer's Minimal Interface to Graphics (PMIGS) is a minimal GKS subset for business graphics/graphics arts applications.

Many application programs for computer aided design and computer aided manufacturing chores need to call on design and database information. Different database file structures require the software developer to write different interfaces. And, designs built on one computer cannot be implemented on another of a different manufacturer or, often, even from the same manufacturer.

Object code portability

The Core, GKS, PHIGS, and PMIGS software standards concern themselves with source-code portability. In contrast, the Virtual Device Interface (VDI) addresses object-code portability to different host computer operating systems. The VDI is the interface between device-independent code and device-dependent code. It supports as many graphics I/O devices as possible, with as many graphics functions as possible. It may or may not require standard or specific device drivers—or no drivers at all. As market niches become clear, these software drivers or interfaces will appear as VLSI chip implementations.

The key problem for VDI designers is VDI placement in the device driver hierarchy. If it is placed too high, or contains too many functions, device drivers are large and hard to write. On the other hand, if it is placed low or has minimal functionality, device drivers will not be able to use unique or advanced device features. A single VDI standard is still difficult for a standards committee to devise.
Several other graphics software standards have been developed for specific needs. One is the Virtual Device Metafile (VDM). Another is the North American Presentation Layer Protocol Syntax (NAPLPS). The former is a file format standard for storing and transmitting pictures. Like the VDI standard, the VDM is a compromise. Devices interfaced through it cannot be used to full potential without additional software. NAPLPS is a software interface between a videotex device driver and a display.

Two graphics standards, NAPLPS and the Initial Graphics Exchange Specification (IGES), are already official national standards. PMIGS, GKS, and VDM are under review. Others still under development are PHIGS and VDI. The GKS is the most advanced of those still being reviewed. Several firms, however, have jumped the gun and have already offered various GKS implementations. Some firms offer the less developed VDI.

For years, a variety of Core versions (each a “standard”) has been available. In addition, many firms continue to set forth their own proprietary graphics software. Other firms take such software and develop it further. Then they often present standard graphics software such as GKS as an option on their graphics hardware.

Define that protocol

The process of devising graphics standards will ultimately eliminate many proprietary graphics programs. There is no way around this because of the complex issues that graphics standards software addresses. The graphics standards themselves, however, represent a rather large set of programs.
The seven-layer International Standards Organization model satisfies every computer communication function. Some session and transport chores are shown. Their purpose is software specification standardization. Many formal description languages themselves are nonstandard and are available in many flavors loosely classified as state or sequence models.

A good example of a complex software standard is the code that comprises the specification, implementation, validation, and test languages for computer communication protocols (Computer Design, June 15, 1984, p 57). This code allows the computer designer to determine the validity of software implementations for one of the upper layers of the International Standards Organization's seven-layer model for computer communications (the Open Systems Interconnection or OSI model).

Besides requiring many thousands of code lines, this software represents a very complex set of standards regardless of the particular implementation. This is so even though ISO just defines the layer's functions and the interfaces between layers; the user must write the code. But, if the standards are followed, and the functions and interfaces are clearly defined (the purpose of formal specification), disparate computers can communicate over very long links (meters or thousands of kilometers in length). These computers can do this even if there are many different software implementations for a particular layer.

In 1984, work has proceeded at a brisk pace on the final versions of formal protocol specification languages for the ISO upper layers. A key upcoming event is the February 1985 presentation of a machine readable, formal description of the transport layer (layer 4), and session layer (layer 5) to ISO's Technical Committee 97/Subcommittee 16/Working Group 1 (TC97/SC16/WG1).

With such documentation, the manufacturer, system integrator, computer designer, or end user of ISO protocols for computer communications can determine the accuracy of a particular protocol's implementation or its compatibility with other implementations. Moreover, the protocol implementations can be properly specified, verified, and tested. ISO will eventually specify all seven layers.

A protocol engineering system provides one practical way for computer designers to design, debug, and test protocol software. With the protocol design expressed in a formal, machine-executable specification, its specification can be fed into a compiler. Such a compiler automatically generates a module of software that becomes part of a final software product. The system also derives design and analysis tools and test sequences from the specification.

Work on protocol standards is going on worldwide. Private firms (most notably IBM in Raleigh, NC) research organizations (the National Bureau of Standards, Washington, DC), and national and international standards bodies (the International Consultative Committee for Telephony and Telegraph) are all taking part. Indeed, the CCITT is quite active and has its own formal description language. But, most important of all is the work being done on the
WINCHESTER, FLOPPY AND TAPE

All on one board

Our OMTI 5400 SCSI (SASi) controller offers Winchester, floppy and tape support all on a single 5 1/8" footprint PC board. By using our proprietary VLSI chip technology, we were able to squeeze all these functions onto a board size that most controller companies are still using for single function controllers. This means increased capability and improved cost-effectiveness in your application.

As a forward-looking OEM, you want multifunction SCSI (SASi) data controllers that meet your needs today and can meet the challenges of future developments in peripheral device technology. As you would expect, we’ve applied our new technology to meet these challenges in a whole family of SCSI (SASi) data controllers, the OMTI Series 5000.

UNBEATABLE FLEXIBILITY
Our OMTI Series 5000 family of SCSI (SASi) controllers supports industry standard ST506/412 5 1/4" fixed and removable Winchester disks, 5 1/4" and 8" floppy disks and QIC-02 compatible streaming tape. Each controller is SCSI (SASi) compatible to protect your software from change as you add next generation disk and tape technologies. And they are all second-sourced to guarantee availability.

HIGH PERFORMANCE
The Series 5000 controllers provide consecutive sector, non-interleaved data transfer and multisector buffering between host and peripherals. In addition, our data buffer supports simultaneous transfers between Winchester and streaming tape for fast image backup operation. No other manufacturer offers you performance like this!

EASY TO USE
Our high-level SCSI (SASi) command set off-loads your host CPU. Only one command is required to completely backup or restore Winchester data to and from tape, all without host intervention. Separate host-initiated commands allow selective file backup and restore. A sophisticated 32-bit ECG and automatic error retry means that reliable data is always available to the host. Finally, automatic Winchester flaw management handling prevents disk defects from corrupting your system.

To learn more about the OMTI Series 5000 data controllers, please contact us for additional information.

OMTI
A Subsidiary of Scientific Micro Systems, Inc.
339 N. Bernardo Avenue, Mountain View, CA 94043 (415) 964-5700

SALES OFFICES: Seattle, WA (206) 683-8303; Boston, MA (817) 246-2540; Atlanta, GA (404) 286-2029; Morton Grove, IL (312) 986-2771; Melrose Park, IL (312) 345-5320; Arlington, TX (817) 432-8527; Laguna Hills, CA (714) 643-8046; Greensboro, NC (336) 292-5072; Mountain View, CA (415) 964-5700; Philadelphia, PA (215) 860-8628.

DISTRIBUTORS: United States-Arrow Electronics, Inc. (516) 694-6800; Canada-Allan Crawford Associates Ltd. (416) 678-1500; Internationa-Prima International (408) 732-4620.

CIRCLE 92
ISO protocol description language. If successful, it is assured of worldwide acceptance. ISO's TC97/SC16/WG1 efforts are divided into parallel efforts by three subcommittees.

The first subcommittee is working on computer architecture specifications that serve as the basis for formal description languages, regardless of type. The second subcommittee is dealing with a finite state machine-based language; the third group is looking into a language based on sequence expression. The second subcommittee is considered to be more mature and less research-oriented. Its language, Estelle, will be used as the basis for the specifications to be presented to the ISO's TC97/SC16/WG1 in February 1985. The formal language specification issue is a difficult one. To attain the best representation, it may turn out that different ISO layers will require different languages. But, ISO committees have begun looking into the possibility of one language for each layer.

The protocols themselves

The upper-level ISO protocols, which guarantee that computer designers can link computers to access applications and resources, do have competition. This competition comes in the form of IBM's Systems Network Architecture, Xerox's own Xerox Network System (XNS) protocols, and the Department of Defense's Transport Control Protocol/Internet Protocol (TCP/IP) protocols.

None of these protocols will disappear because of their market acceptance or the backer's clout. Still, only ISO can establish international standards. Many firms announced in 1984 that they would opt for ISO on a gradual basis or support ISO concepts. These companies include Digital Equipment Corp, Data General, Burroughs, Honeywell, Hewlett-Packard, Tektronix, Xerox, Intel, Advanced Computer Communications, and Interlan.

While the vendor attraction expected for ISO upper layer protocols in 1984 did not materialize, the demand should rise in 1985 as more ISO protocols are made ready. The presentation layer and parts of the application layer should become draft international standards. This is the last step before acceptance as a full-fledged international standard.

Presentation layer chores covered will include transfer syntax for character sets, text strings, file organization, and data types. Application layer tasks include common application services, file transfer, access, and management. How much will be accomplished depends on how fast the committees move and the industry comments they receive. Even DoD is looking to ISO as long as its protocols can deal with survivable network concepts. ISO layers one and two (hardware-based) are well accepted. They have been further implemented in 1984 with a variety of carrier sense multiple access/collision detection (CSMA/CD), and token-passing ring and token-bus networks.

IBM opted for one novel implementation of CSMA/CD this year in a broadband, radio frequency modem-based local network (from Sytek, Inc of Mountain View, Calif). The network works with Big Blue's new AT multi-user personal computer (Computer Design, Oct 1, 1984, p 27). On the other hand, IBM announced that its token-passing-based local network for future office applications will not be available for three years.

Instant standards

While graphics and computer communications standards take years to develop, some software standards are established by single organizations with market clout. IBM's AT software is a good example. Overnight, the Xenix operating system from Microsoft, Inc (Bellevue, Wash) was established as the de facto operating system standard for the two- to four-user small business system environment. And, IBM, which established Microsoft's MS-DOS 1.1 and 2.0 operating systems as the operating system standard for 16-bit single-user personal computers, also ensured that MS-DOS 3.0 for the multi-user standalone AT, and MS-DOS 3.1 for the networked AT will be de facto standards.

AT&T has also engaged in a massive campaign during the year to convince everyone that Unix System V is a de facto standard. It probably will become a bona fide standard, given the extent of the campaign, and the lack of viable alternatives. The popular Berkeley 4.1 and 4.2 Unix versions, for example, do not enjoy either promotion or product support by the University of California, Berkeley team that developed them.
### Software Development Trends

<table>
<thead>
<tr>
<th>1984</th>
<th>1985</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Software Architecture</strong></td>
<td><strong>Greater Production of:</strong></td>
</tr>
<tr>
<td>Portability (layers, modules), object-orientation</td>
<td>Parallel processing, function distribution, fault tolerance</td>
</tr>
<tr>
<td><strong>Software Specification</strong></td>
<td><strong>Further development</strong></td>
</tr>
<tr>
<td>Formal languages such as Estelle (ESTL)</td>
<td>from ISO and CCITT</td>
</tr>
<tr>
<td><strong>Software Design</strong></td>
<td><strong>Software workstations, AI workstations</strong></td>
</tr>
</tbody>
</table>
| Expert systems, top-down, bottom-up | **Fifth-generation work** 
|                               | increases, data and demand-driven applications, Ada applications |
| **Software Languages**        | **Test generators**           |
| Fourth-generation work, functional programming, Ada compilers | |
| **Software Testing**          |                               |
| Simulators, development systems |                               |

There are a number of other Unix versions (either licensed from AT&T or developed independently and including some from IBM). But, they are mostly offered by smaller firms not equipped for major development. For example, AT&T is going along with the porting of System V to the full 32-bit microprocessors. Such microprocessors will be offered by Intel, National, Motorola, and Zilog—ensuring AT&T’s place in future microcomputers, supermicros, and minis.

Many other operating systems for both microcomputers (Computer Design, July 1984, p 155) and minicomputers (Computer Design, August 1984, p 165) have been introduced this year. According
to industry sources, new introductions will be made in 1985. None of them will impact the market share of MS-DOS for microcomputers or Unix for minicomputers. Unix dominates the minicomputer operating system market. It is enjoying the addition of fault tolerance and realtime features. And, although it is portable, it has competition only in the form of nonportable, machine specific, proprietary operating systems from minicomputer vendors.

Early operating systems were monitor programs that simply ran hardware. While most microcomputer and minicomputer operating systems are not becoming standards, they are much more useful to the computer designer than mere monitor programs. For this reason, they are often called operating environments.

The latest operating systems offer a rich set of services. They allow application programs to interact with graphics, graphics standards, light pens, touch screens, and other multiple application programs. In addition, multiple file formats, fault detection, multitasking, multiprogramming, I/O control, communications with multiple protocols, and more are possible with these systems.

This embarrassment of riches makes the choice of an operating system difficult. Adding to the problem are application programs that will run on only one operating system. Thus far, the various schemes proposed to solve this problem have been unsuccessful. The Softech p-System (San Diego, Calif) for example, achieves object-code portability by having applications written only once for a hypothetical p-machine emulator for each microcomputer of interest. The application talks to the p-machine emulator and the emulator talks to the target microcomputer. Perhaps because the approach is promoted by just one firm—and is looked upon as yet another operating system (which it is)—the p-System is not very popular.

**No moss on MOSI**

The IEEE's Microprocessor Operating System Interface (MOSI) Task Force 855 has written a standard operating system interface allowing application programs to communicate with diverse operating systems. In operation, the interface allows application software to be written for its standard interface "side." This interface converts the application software so it can communicate with the particular operating system connected to the interface's other "side."

Because the interests of the MOSI committee are so diverse, the standard has four parts, each accommodating a different viewpoint. Like most standards, only minimal rules are set up in order to achieve consensus. The question of how to deal with file systems has been addressed and will be included in the standard in its 1985 presentation to the IEEE.

Given the number and advanced state of microcomputer operating systems, no one knows if MOSI will have any real effect. In any case, there are two design options. Application software can be written for a specific MOSI interface to interpret such software for a particular operating system. Or, designers of new operating systems will conform to the MOSI interface and application software with a MOSI interface that can run directly.

Other operating system standards efforts include various industry and user groups working to standardize Unix. Unfortunately, they work in the shadow of AT&T and IBM. While AT&T announced that it will upgrade system V to include many Berkeley-like and other features, the pace and order of implementation are unknown. IBM already offers a single-user Unix on its XT personal computer, the licensed version of Unix known as Xenix on its multiuser AT, and various licensed Unix versions on its mainframes and minicomputers (Computer Design, Aug 1984, p 44). It is also capable of coming out with its own version of Unix.

Many other products introduced this year are specific to particular problems, such as multipass compilers to produce tight code and interpreters. Still others are related to different standards problems, such as windowing programs. Each product claims to be the de facto standard for window-using application programs.

All such claims are blown out of the water by IBM's announcement of its own brand of windowing software. To show how serious it is about its Topview, IBM has taken the unprecedented step of giving it away free to selected software developers. There is no standard windows package for microcomputer software developers yet, but Topview has a good chance because of IBM's market domination.

Even proprietary products developed this year have tried to minimize software babble problems. For example, Pyramid Technology Corp (Mountain View, Calif) ported Unix System V and Berkeley 4.2 onto one operating system of its own design to run on its own superminicomputer. Apparently, this is an attempt to keep the users of both operating systems happy.

**Fourth generation**

There has been much talk about software for the so-called fifth-generation computer (Computer Design, Sept 1984, p 150). But, the fifth generation is not due until the 1990s. For the time being, users of the 1980s' computers will make do with the fourth generation whose features are a little clearer and more amenable to implementation.
Some of these features have begun to appear in the 1984 products while others are still in the research stage. In any case, the software developer, computer system designer, and computer system integrator pushing for fourth-generation languages or procedures have a massive inertia problem to overcome. The installed software base is so large that it is not economically viable to change over.

A standard operating system interface allows application programs to communicate with diverse operating systems.

The question of new languages is a good example of this problem. Most software is written in languages that have been around for many years. Yet newly developed languages offer distinct advantages. Nial, a language developed by Kingston, Ontario, Canada’s Nial Systems Ltd, supports functional programming by combining the properties of Lisp and APL (see Computer Design, Apr 1984, p 29). Designed as an interactive and extensible, fifth-generation language, Nial can be used in the 1980s to offer software developers the full benefits of both structured and functional programming (see Computer Design, Sept 1984, p 150) for expert systems, logic programming, computer aided design, and data bases.

Tracking the AI effort

Expert systems are part of the artificial intelligence effort that has been so much a part of worldwide software development efforts this year. Even Unix and its associated language C got into the AI act with an object-oriented version developed for AI applications (see Computer Design, Apr 1984, p 47). The important AI languages, however, remain Smalltalk, Lisp, Prolog, and OPS-5. Many firms have offered them on dedicated AI workstations or more traditional mainframes and minicomputers (and even micros).

For example, Tektronix, Inc (Beaverton, Ore) introduced an AI workstation based on the object-oriented Smalltalk environment from Palo Alto, Calif’s Xerox, Inc. And, Texas Instruments, Inc (Dallas, Tex) introduced a dedicated AI workstation running Lisp. Finally, some of this year’s software work has been partly spurred by the lure of parallel processing architectures. And, efforts continue on language environments for dealing with time, as well as with the various control-, data-, and demand-driven languages.

WIZARD C-8086
CROSS AND NATIVE OPTIMIZING COMPILERS
FOR 8086/87/88/186/286

As part of OASYS’ “ONE STOP SHOPPING” service for software engineering tools, we are proud to announce the addition of WIZARD C to our integrated collection of more than 50 professional programming tools (e.g. compilers, assemblers, linkers, debuggers, simulators & translators) for M68000, Intel 8086/80186 and NS32000 micros.

WIZARD C benchmarks (against Lattice, Microsoft) prove that it is, by far, the most advanced, full featured, fastest, tightest, optimizing C compiler now available for cross and native (PC) development. Here’s why . . .

FEATURES
• Complete K&R implementation plus V7, III extensions
• Supports 8087 Floating Point
• Built-in LINT
• Long, medium, short models
• 190 + UNIX III functions — complete run-time library
• In-line assembly allowed
• 100 + extensive warnings/diagnostics
• Intel and Microsoft compatibility at source and object levels
• Written in C — easily ported
• Comprehensive bound documentation
• Supports DOS 2.0, 2.1, IBM/BIOS

SUPPORT TOOLS
• Symbolic C Source Level Debugger (CDEBUG™)
• 100% Intel compatible structured Macro Cross Assembler, Linker/Locater and Librarian
• 8086 Simulator
• Floating point math package (40 + functions)
• C Time Profiler (CLUE™)
• Checkout compiler (SAFE-C™)
• Comm. utilities for up/down loading to MDS, TEK, Microtek

AVAILABILITY
NATIVE: PC/XT/AT using MS/DOS, PC/DOS (Xenix soon)
CROSS: VAX/VMS, Bsd 4.1, 4.2, III, V; 8086’s, 68000’s (All Unisoft III, V; ports); Callan, Masscomp, Sun, Pyramid, dozens more . . .

Call for pricing, OEM, Site, Corporate, Source and Maintenance licensing information.

OASYS
60 ABERDEEN AVENUE
CAMBRIDGE, MA 02138
(617) 491-4180

CIRCLE 94
FROM GENERAL CABLE FIBER OPTICS

Cables for all installation environments, to meet your specific transmission requirements.
General Cable has been involved in fiber optics for over a decade. In 1976 we manufactured the cable used in the world's first fiber optic system for commercial telephone service.
Today, we provide fiber optic cables for all applications—from telephony to data communications.

GenGuide® SINGLE MODE CABLES
Provide system engineers with a readily expandable transmission network. Expandable, by simply upgrading terminal equipment. GenGuide Single Mode cables are available with a variety of protective sheaths for duct, aerial and direct buried installations.

GenGuide MULTIMODE CABLES
Available with fiber types to meet end-use attenuation, bandwidth and light source coupling requirements. Cable designs include those for intra-building use, patching terminal equipment and outside plant installation.

FIELD AND ENGINEERING SERVICES
Complement the GenGuide fiber optic cable line. Whether you want us to supervise your installation, provide training in splicing and measurement or recommend the proper ancilliary equipment, General Cable has the experience and knowledge you need.
For more information about our line of GenGuide Optical Fiber Cable write: GENERAL CABLE COMPANY FIBER OPTICS DIVISION 160 Fieldcrest Avenue, Edison, NJ 08818 or call: (201) 225-4780

GenGuide® is a registered trademark of General Cable Company
A Unit of The Penn Central Corporation
**Multitasking Unix look-alike supports 11 IBM XT users**

Many computer designers believe that the last thing they need is yet another Unix look-alike to add to the bewildering array of similar operating systems. However, an alternative now exists that makes a multi-user Unix available on the IBM PC/XT and its clones. This look-alike also offers runtime or production operating system versions at a greatly reduced price and furnishes the tools for easy program development of multitasking, multi-user Unix Version 7 compatible software.

Network Consulting, Inc has taken the Coherent operating system, a two- to three-user multitasking Unix look-alike and adapted it to a multi-user environment on the industry standard PC/XT. Using the Unix Version 7—which is compatible with the NCI Coherent—and hardware added to the IBM PC/XT, up to 11 users can simultaneously operate the PC/XT. The system can handle many vertical applications, including order entry, record keeping, and other office activities.

To design its operating system, NCI, under license, made major changes in the Mark Williams Co's (Chicago, Ill) two- to three-user Coherent operating system. Coherent, itself, was developed independently from the original AT&T Bell Labs Unix Version 7, but was designed to be a look-alike. In particular, parts of the original Coherent kernel have been rewritten for faster multitasking operations. For example, new serial line drivers, disk driver DMA interrupts, and schedulers all result from the NCI design.

A variety of other modifications are implemented with the goals of making the NCI operating system Unix-compatible and optimizing the system for designers and software developers. For example, the 165 to 175 Unix Version 7 commands are geared toward allowing software developers to create Unix-compatible applications to run with either a runtime or production operating system version.

In order to ensure faster execution of Unix Version 7, NCI rewrote the Coherent mathematics library in assembler and reworked some features of the kernel code, including the scheduler and the C library. NCI Coherent also incorporated such Unix system memory routines as memcpy, memchr, memcmp, memeq, and memset, which ensure memory locks and shared memory. These make Unix System V compatible with the multitasking NCI Coherent kernels written for various IBM XT add-on cards, such as an ARCnet card and the 8088-based Persyst smart serial interface card. Computer designers opting for this hardware can enjoy, for example, RS-232-C based networking with hardware handshaking and flow control. By design, realtime interrupts go from the Persyst card by message passing to the XT's operating system kernel.

All these features have been incorporated with an eye toward designing an application-oriented operating system that presents more than just an elaborate monitor program. For example, the PC/XT can be used as a database-oriented machine such as a data multiplexer. It has such built-in networking features as log-in, password, encryption, and file protection. The XT can also serve as a protocol converter, allowing up to 50 different kinds of terminals on a multi-user system to communicate using the Berkeley termcap data base. Finally, it can monitor a private branch exchange and log telephone calls.

The NCI operating system uses 2.5 Mbytes compared to 5 Mbytes for the Interactive Systems' single-user, multitasking licensed Unix for the PC/XT (and about 8 Mbytes for Unix itself). This is because the TROFF utility program, the Unix dictionary, and some macros are not included. Space is saved because NCI Coherent is not the same as Unix and, therefore, has been written differently. Use of even shorter run time or smaller production kernels—which NCI will help develop for computer system designers—further minimizes the code size.

The NCI Coherent operating system allows a computer network system to be IBM PC/XT-based with up to 10 remote terminals at a price competitive with that of a dedicated multi-user Unix system. Depending on the hardware configuration used, the NCI Coherent operating system could be more cost effective than multi-user Unix systems.

The PC/XT with NCI Coherent is 1/50 the cost of the DEC VAX traditionally used for Unix-compatible package development, has about 1/10 the power, and needs no support. Network Consulting, Inc, Discovery Pk, Suite 110, 3700 Gilmore, Burnaby, BC, Canada V5G 4M1.
Mainframe-style tools move down to personal computers

Unix ports to the IBM PC promise mainframe-style software development support at a relatively low cost. Programs and utilities, such as source code debugging (sdb) and lint (portability analysis), previously found only on larger machines, ease the task of high level language programming on personal computers. Multitasking is added in as an extra treat.

Unix comes in various flavors on the IBM PC. Both the Personal Computer Interactive Executive (PC/IX), from IBM’s Information Systems Group; and Xenix, from Santa Cruz Operation, base their versions on AT&T’s Unix System III. VenturCom bases its Venix/86 port on the earlier Version 7 release. These ports have been enhanced with utilities taken from other Unix versions (eg, Berkeley 4.2) as well as modifications (eg, file and record locking) not found in Unix itself. Such variety may diminish as these vendors move toward the System V specification favored by AT&T.

There is, however, no completely efficient way of moving Unix to the micro world. Users of PC-based versions must sacrifice some performance in exchange for the power provided by the utilities and multitasking capability. Computation-bound or disk-bound operations will execute more slowly on personal computers than when executed on larger multi-user hosts. On the other hand, interactive tasks such as text editing have better response on a personal computer.

Its beginning as a minicomputer operating system makes Unix oriented toward machines that offer multitasking support in hardware, rather than microprocessors like the Intel 8088 that are most efficient at executing single programs. Most visibly absent in 8088/8086 processors are extensive memory management hardware and separate supervisor and user address spaces. As a result, Unix ports to the PC modify algorithms implemented in the original kernel to overcome the limitations and optimize performance.

Beyond the lack of memory management hardware is the lack of a nonprivileged mode that separates user operations from supervisor operations handled by the kernel. This is typically handled through different logical address spaces. As a result, any user process can alter its base registers and perform operations anywhere within main memory.

Bypassing this obstacle, PC/IX calls for programs to be written in a “small” mode, whereby the program never modifies all segment registers. This limits program size to 64 Kbytes, but allows these registers to separate user processes from kernel operations.

Both Venix/86 and Xenix approach the problem differently to take advantage of segment manipulation. Both implement a “middle” programming model that allows user processes to dynamically modify the code segment register. This allows code segments to exceed 64 Kbytes.

To implement memory management within this scheme, Venix/86 breaks a large code segment into smaller pages. This facilitates code swapping, and a mapping table is always resident in memory. In contrast, both PC/IX and Xenix implement no such scheme for code swapping. All three ports limit user data and text spaces to 64 Kbytes each.

Similar modification schemes in the porting process do not necessarily mean that the kernel is the same size for all versions. On the contrary, kernel size ranges from 50 Kbytes for Venix/86 to over 128 Kbytes for Xenix. Each vendor has also made individual choices on which enhancements it wishes to make to the original Unix version.

Santa Cruz Operation (SCO) has chosen to enhance its System III version with capabilities not found in the original AT&T specification. File protection and error recovery procedures are most notable. Since Xenix is intended as a multi-user operating system, file and record locks are provided to prevent one user process from corrupting the data of another. File recovery procedures are also provided in case of disk crashes.

In contrast, both Venix/86 and PC/IX make no provision for memory protection. Vendors for both systems contend that the probability of file corruption is so small that it does not justify the extra code needed to implement file protection. Furthermore, file protection might hinder software development (the primary application area for both systems) because programmers desire free access to physical resources.

Enhancements to the kernel, such as file protection and floating point support, affect memory requirements (continued on page 230)
Now 68000 computers cost less, do more. $1095.

SBE Multibus computers bring out all the power of the 68000 in a highly adaptable form.

The M68CPU above runs at 10 MHz, accessing 512 KB to 8 MB RAM on companion boards. This CPU sets a new standard for multi-user, real-time applications. High speed with multi-megabyte memory is now possible because SBE's unique memory management unit eliminates all wait states. It contains 32 independent maps for task sizes from 4 KB to 8 MB, permitting rapid real-time task switching.

Our M68K10 runs at 10 MHz, accessing 128 KB to 1 MB RAM on the same board. This CPU is an amazingly powerful single-board computer for communications, process control, data analysis, ATE, and other systems applications. Contains up to 1 MB of dual-ported RAM accessible with no wait states. Has a 16-bit counter/timer and 24-bit parallel port right on board.

Both fit in almost anywhere. Both are Multibus/IEEE 796 compatible. With two iSBX Multimodule connectors. Two multiprotocol serial I/O ports. And options like a 68010 in place of the 68000.

All from stock in batches of 100 for $1095. A super competitive price. One we can offer because we manufacture in-house, in volume. And we offer on-going software support hard to find elsewhere. All from SBE, Inc., 4700 San Pablo Ave., Emeryville, California 94608. TWX 910-366-2116.

Phone free 800-221-6458 for literature mailed today. In California call (415) 652-1805.

SBE Multibus computers bring out all the power of the 68000 in a highly adaptable form.
Mainframe style tools
(continued from page 228)

as well as the number of users able to log on to the system. Desired sizes for main memory run from as little as 256 Kbytes for Venix/86 to as much as 512 Kbytes for PC/IX. All three versions work best with one 10-Mbyte rigid disk drive acting as auxiliary storage. A second 10-Mbyte rigid drive with the IBM version is suggested for additional storage.

Within its 256-Kbyte memory, Venix/86 will support as many as three users. Xenix recommends 384 Kbytes for the same number of users. On the other hand, PC/IX supports a single user with its suggested 512-Kbyte configuration.

Program utilities and software tools take a big bite of the memory not reserved for the kernel (always resident in main memory). The command shells can easily occupy 50 Kbytes, with compilers and editors each grabbing as much as 60 Kbytes. A full Unix system with utilities and shells can take up as much as 6 Mbytes without taking application programs into account.

Furthermore, both PC/IX and Venix/86 allow MS-DOS programs to coexist on the same rigid disk. For example, PC/IX can occupy 7 Mbytes of a 10-Mbyte rigid disk, with the remaining 3 Mbytes reserved for MS-DOS applications. Utilities are provided for file transfers between the two systems. IBM suggests a second rigid disk drive to allow both faster access to programs and data, and to handle larger programs running under each operating system. Santa Cruz Operation, Inc, 500 Chestnut St, Santa Cruz, CA 95060; IBM Corp, Information Systems Group, 900 King St, Rye Brook, NY 10573; VenturCom, 215 First St, Cambridge, MA 02142.

Santa Cruz Operation, Inc—Circle 327
IBM Corp—Circle 328
Venturcom—Circle 329

Multistage compilers go from mainframes to micros

Although multistage optimizing compilers have been available on mainframe computers for a number of years, they have only recently become available for micros. Announcements from Language Processors, Inc, TeleSoft, and Digital Research, Inc illustrate this trend.

There are several advantages to multistage compilers. A multipass compiler creates intermediate code files, which describe the program as written for a simple abstract machine, rather than going directly to machine code for a particular microprocessor. This additional step allows the compiler writer to optimize the program's logic and storage use. Common intermediate code files also let the programmer "mix and match" routines from different languages to produce a given program. An example given by Language Processors includes writing the main logic of a program in Pascal, and including a Cobol routine for handling files.

Writing compilers for many languages also becomes easier. The architecture of the abstract machine, though simple, can be made powerful enough to handle all high level language constructs while still mapping easily onto a given microprocessor's instruction set. Furthermore, for a given microprocessor (eg, the 68000), only one machine language-generating "back end" needs to be written.

Single-stage compilers generally handle functions including processing the source-code file, optimizing code, and generating machine code. Including these and other functions makes compilers large, complex, and difficult to program and debug. A multistage approach breaks the various functions into separate programs, making the programming effort much more manageable. Such modules are smaller and easier to understand, and more effort can be devoted to making them powerful and efficient.

There are two different approaches to optimization—global and local, (or peephole). Global optimizers look at the whole program structure, identify and eliminate sections of code that will never be executed, optimize register usage, and generally streamline the logic. Peephole optimizers, on the other hand, generally look at only a few instructions at a time. These optimizers move constant expressions out of loops and find more efficient machine instructions.

Multistage compilers first process source-language (text) files to produce intermediate code files. These files can be further processed for efficiency by an optimizer. The intermediate code file is then processed by a "back end" that generates and (optionally) optimizes executable machine code files.
to perform a given function. In general, global optimizers are more suitable for processing intermediate code files, while peephole optimizers polish and accelerate machine language implementation.

As with any technique, there are trade-offs in optimizing. The optimizer can be designed to produce fast code (reducing run time) or compact code (decreasing storage requirements). A balance point exists between the two, and choosing depends on the experience and judgment of the compiler writer or designer. There are trade-offs in the degree of optimization too—the more detailed and thorough the optimization, the more time that compilation will take. Alternatively, a fast compiler with an unsophisticated optimizer will produce less than optimal code.

Language Processors, Inc has compilers that run on 68000-based Unix systems for Cobol, RPG-II, Pascal, and C, with PL/I and Basic to follow. All use what the company calls its “component architecture,” a modular architecture with five standard subsystems: a front end, an optimizer, a code (machine language) generator, a runtime library, and a high level debugger. The programs all use the same indexed sequential access method (ISAM) to handle data files. Thus, programs written in one language can address and use files written in another.

The compilers are being offered to hardware manufacturers at $50,000 plus royalties, based on the size of the system on which they are used. Single copies with runtime distribution licenses are also available.

TeleSoft has made multistage compilers part of its Ada development effort from the start. Since Ada is such a large and complex language, the sheer magnitude involved in developing a compiler for it almost mandates a stage by stage approach.

Big Blue makes a major push to link computers

Code-named VM/IX, this IBM licensed version of AT&T’s Unix operating system clarifies the line of march that IBM is taking toward networking workstations, terminals, microcomputers, minicomputers, and mainframes. Operating as tasks under IBM’s interactive VM mainframe operating system, the VM/IX operating systems serve as IBM’s next step on the way to accomplishing its networking goals.

The VM/IX operating system and specific machine-tailored versions will eventually operate on IBM mainframes that run VM, as well as minicomputers such as the 43XX series, Series/1 machines, the XT/370, and the IBM XT itself. In short, computer system designers will be able to link such machines in Unix-controlled communication networks while the machine’s native operating system is handling the specific computing chores.

VM/IX is the result of IBM’s work with Interactive Systems Corp. Interactive developed the single-user Unix for the XT that became IBM’s PC-IX operating system. VM/IX is right in line with IBM’s long-term goals. Currently, IBM dominates the mainframe market. Thus, the first goal is to make sure that other computers/workstations that are directly connected to an IBM mainframe remain IBM machines running IBM operating systems. The VM/IX will help ensure that this goal is met.

The second goal is to ensure that IBM minicomputers grow in market share (Digital Equipment Corp dominates the minicomputer market), and that IBM micros continue to be best-sellers. IBM feels that improving the product, cutting the price, and allowing networking through the use of VM/IX builds the strategy for achieving this goal.

The Unix operating system was chosen for this application because it can run on almost any machine. It is portable because of its design and its C-code, which has minimal hardware dependencies. (C is a language midway between assembler and a high level language.)

In addition to its utilities and program development tools, Unix is the only portable operating system with so much experience and exposure. Thus, while most operating systems are proprietary, Unix can run on any manufacturer’s minicomputer. Moreover, it allows system designers to link, not only IBM minis, but products from other companies such as DEC, Data General, Hewlett-Packard, and Gould. As a bonus, the system designer can link IBM’s Motorola 68000-based 9000 Series scientific minicomputer/workstation. Because it already runs on Microsoft Corp’s Unix-licensed Xenix operating system, conversion would be reasonably straightforward.

This common VM-based operating system can serve as the basis for network communication either using a peer-to-peer or master-slave variation (continued on page 232)
Big Blue makes a move
(continued from page 231)
of IBM’s Systems Network Architecture (SNA) or the Internal Standards Organization (ISO) seven-layer model for computer communications. In some cases, the software that takes care of these protocol functions will run on the operating system in the computer. In other cases, for the sake of low overhead, it will run on a frontend processor. And, for those just needing a personal computer/workstation and a mainframe link for program development, there is IBM’s VM/CMS approach, which will be network-linkable through the mainframe.

VM/CMS links the program development/personal computer XT/370 to a mainframe through a common operating system. This is done without using Unix, whose capabilities are not needed for this application. The XT/370 was introduced mainly for local development of mainframe programs under VM. But, it also allows the use of MS-DOS-based personal productivity software in a local mode.

IBM moved portions of its VM/CMS operating system to the XT/370 so it could become the micro part of a micro-to-mainframe link’s common operating system. This link, specifically designed for professional program developers of mainframe and minicomputer software, is geared to the mainframe/XT/370 subnetwork (cluster).

In part, IBM introduced the VM/CMS operating system because it already exists on mainframes. The existence of the same operating system on both sides of a micro-to-mainframe link facilitates file access, information transfer, and program execution across the connection. Moreover, a cluster of XT/370s operates as a standalone or communicates with networked computers through a mainframe.

VM/CMS offers advantages on the mainframe side of the link also. Here, it is used for data processing, software program development, and many management information system departments in major firms already know it. This saves learning time as well.

VM/CMS will run in standalone mode on the 4301 and 4311 machines—tying IBM’s computer network world together even more tightly. These high end, desktop superminis allow all the functions of such machines for computer designers. Designers must also realize that upcoming engineering and scientific applications (eg, on the 43XX series) will cut into workstation applications heretofore dominated by firms like DEC and Data General.

IBM is not the only company using VM/CMS. Several manufacturers of micro-to-mainframe links are porting their software to work under this operating system. Once data is downloaded from the mainframe to the XT/370, it can be directly transferred from the VM operating system to the PC-DOSs application. The XT/370, by design, can look for and read mainframe directories and access files, downloading them to the PC-DOS operating system. IBM Corp., Information Systems Group, 900 King St, Rye Brook, NY 10573.
Telex Shamrock 9250 has everything you want in a GCR tape subsystem. Right down to your favorite color.

It's the color of the money you stand to save with the new Telex Shamrock 9250. The most affordable GCR subsystem in its class.

Telex engineers have been making advancements in GCR technology for over a decade. The Shamrock 9250 is the biggest breakthrough yet. It gives you the faster access and throughput, greater storage efficiency and higher data reliability you look for in a full performance GCR subsystem. And it does so with the kind of cost efficiency other tape drives just cannot match.

The savings start right up front. The unit price of the Telex Shamrock 9250 is half that of previous GCR subsystems. Its compact design frees up valuable space. And with the assistance of Telex Engineering experts, your interface development will be fast and efficient.

Down the road, the savings continue to add up. Cost of ownership of the Telex Shamrock is truly attractive. There are no planned service calls because the 9250 requires no preventive maintenance. Self-calibrating capability eliminates the need for scheduled adjustments. When service is required, the resident diagnostics hold costs to a minimum. Lower power consumption (typically 100 milliwatt) of the 9250 gate arrays increases reliability and keeps energy costs in line.

There are more reasons why the Shamrock 9250 is today's best value in full GCR performance. For the rest of the story, call your nearest Telex OEM Sales Office or our OEM Marketing Department at 918-627-1111. And let us show you how good you'll look in Telex Shamrock green.
Lisp/APL merger supports functional programming concepts

Nial is a very high level, fifth-generation programming language with features that can prove highly beneficial even to the most skeptical software person. Synthesizing ideas from APL, Lisp, and structured and functional programming, interactive Nial (a mnemonic for nested interactive array language) is a functional language. Like Lisp, it allows creation of new operations and transformers, and can treat programs as data. Like APL, Nial is terse, and based on data objects that are treated as arrays. But, unlike any other language—even array-handling ones—Nial carries the array-as-data-object concept further. It can easily work with nested arrays or even with arrays of arrays.

Nial applications include expert systems, computer aided design, and data bases. Thus, it has already been used to do chores in logic programming, prototyping, VLSI programmed logic array generation, forms management, and data system design. Designed to operate with such operating systems as AT&T’s Unix and IBM’s DOS and VM/CMS, Nial has unique debugging tools. It can display the contents of its array-based data structures even as calculations are in progress.

Perhaps most important for the designer using Nial as a thinking tool is that the language is extensible. Like Lisp, its software mechanisms allow newly created operations to be used in exactly the same ways as predefined ones. The new operations are created incrementally either in successive interactions or by reading a script file containing definitions.

In Nial, an operation can be applied to any kind of data. Thus, it is ideal for experimenting with problem solving. Programmers can try a possible command and learn immediately if it is correct. Interpreted Nial, like APL and Lisp, executes each of its input commands immediately. In short, programmers can see how the data is transformed by the operation they are defining.

The advantage of this language design is immediacy. When all the statements required to solve a problem have been proven, the log of the programming session can be edited. Only those commands that worked are edited into the final program.

Nial’s portable implementation, known as Q’Nial (developed at Queen’s University in Kingston, Ontario) uses standard Unix files, an editor of the programmer’s choice (including the Berkeley Unix VI), and Unix commands from within Q’Nial.

The Q’Nial interpreter is written in C and, as might be expected, parameterizes machine dependencies to allow simple host operating system interfaces. Originally developed on a Digital Equipment Corp VAX under the University of California at Berkeley Unix 4.1 BSD operating system, it will be ported to seven other systems. These range from the low end IBM PC to the large scale IBM 4341 system. Q’Nial interfaces with Unix for file management, text editing, and command processing. Moreover, it is possible to call any Unix utility and have it create or modify a Q’Nial-accessible file. This open design means that Nial also works with software written in other languages. Its user can pick and choose the appropriate language and program for the problem at hand.

A binary object code license for the VAX version of Q’Nial ranges in price from $1600 to $8000, depending on the number of system terminals supported. Clearly, Q’Nial is not a casual purchase and this fact is recognized by an evaluation license being available at a lower cost. Prices range from $400 to $10,000 for other binary object code Nial versions that run on the Xenix, Unity, PC-DOS, Tops 20, and VM/CMS operating systems. Finally, $25,000 buys the source code. Nial Systems, Ltd, 20 Hattcher St, Kingston, Ontario, Canada K7M 2L5.

Nial provides library scripts for use within the system. These are documented in its help facility and can be accessed using the “library” operation. The sample shown is designed for file handling.

```
# GETFILE - Make a list of lines of characters from a text file. Each line of the file is made an item of the list. Parameter required is the file name you wish to read from.

getfile IS OPERATION Fname

A := open( Fname "r" )
IF ??~ = type A THEN
   Lines := vacate" ;
   Line := readfile A ;
   WHILE Line ~ = ??eof DO
      Lines := Lines append Line ;
      Line := readfile A ;
   ENDWHILE ;
   close A ;
   Lines
ELSE
   A
ENDIF
```

---

Nial Systems, Ltd, 20 Hattcher St, Kingston, Ontario, Canada K7M 2L5.
THE PEOPLE WHO GIVE VMEbus
WHAT IT NEEDS MOST, GIVE YOU THE
MOST VMEbus MEMORIES. PLESSEY.

Plessey Microsystems makes life easy for the VMEbus designer with the most comprehensive range of VME memories in the world. All backed by Plessey's worldwide resources, technical support services and total corporate commitment to VMEbus.

**Plessey VME: a continuing commitment.** Plessey VME memories are just a part of the rapidly expanding range of Plessey VMEbus board level products which also includes single board computers; controllers, graphics and I/O boards; backplanes; power supplies; software and firmware, including languages, operating systems and drivers; and of course, that famed Plessey guarantee and backup. With even more Plessey VME on the way.

For details on Plessey VME memories or our other VMEbus products and capabilities, call or write Plessey Microsystems, One Blue Hill Plaza, Pearl River, NY 10965. (914) 735-4661 or toll-free (800) 368-2738.

Or use the coupon below.

---

**Plessey VMEbus Memories**

*The Plessey VME memory range includes every popular memory technology, including DRAM, ROM/EPROM and fast static RAM. As shown in the accompanying table, the capacity range spans 128 Kbytes to 3 Mbytes with EDC and 4 Mbytes with parity DRAM. Plessey VME memories are available with full 32 bit support to take advantage of the MC68020 and NS32032. So, no matter what VME route you're taking, there's a Plessey memory to take you there better.*

<table>
<thead>
<tr>
<th>Maximum Capacity</th>
<th>Plessey Memory</th>
<th>Parity</th>
<th>EDC</th>
<th>Data Bits</th>
<th>Write Access (nS)</th>
<th>Read Access (nS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 Mbyte DRAM*</td>
<td>PME 2EP</td>
<td>•</td>
<td>8/16</td>
<td>150</td>
<td>270</td>
<td></td>
</tr>
<tr>
<td>3 Mbyte DRAM*</td>
<td>PME 1EA</td>
<td>•</td>
<td>8/16</td>
<td>150</td>
<td>300</td>
<td></td>
</tr>
<tr>
<td>2 Mbyte DRAM</td>
<td>PME 048D</td>
<td>•</td>
<td>8/16</td>
<td>190</td>
<td>300</td>
<td></td>
</tr>
<tr>
<td>1 Mbyte DRAM*</td>
<td>PME 512EP</td>
<td>•</td>
<td>8/16</td>
<td>190</td>
<td>270</td>
<td></td>
</tr>
<tr>
<td>3/4 Mbyte DRAM</td>
<td>PME 256EA</td>
<td>•</td>
<td>8/16</td>
<td>150</td>
<td>300</td>
<td></td>
</tr>
<tr>
<td>5/12 Mbyte DRAM</td>
<td>PME 012D</td>
<td>•</td>
<td>8/16</td>
<td>190</td>
<td>300</td>
<td></td>
</tr>
<tr>
<td>512 Kbyte EPROM</td>
<td>PME CIR-1†</td>
<td>•</td>
<td>8/16</td>
<td>User Adjustable</td>
<td></td>
<td></td>
</tr>
<tr>
<td>or ROM; 128 Kbytes SRAM</td>
<td></td>
<td>•</td>
<td>8/16</td>
<td>140</td>
<td>140</td>
<td></td>
</tr>
</tbody>
</table>

* with optional daughter board
† on-board battery backup

---

**PLESSEY MICROSYSTEMS**

CIRCLE 98
Local area networks flourish while standards lag

Since VLSI devices and interfaces to support them have appeared, local area networks (LANs) have been multiplying like rabbits. The advantages of connecting relatively cheap workstations to expensive file servers and graphics peripherals are obvious, as is the need to connect to mainframes with superior computing power and database structures.

The problem, however, is that individual hardware and software vendors have gone haring off in separate directions. Each provides relatively easy interconnection between users of their particular products, but no simple way of transferring data or programs to other systems.

The resulting incompatibilities, like the chaos of floppy disk formats, are a disservice to the industry and the consumer. The real and pressing need, at all levels of the computer industry, is for a free flow of data and information among all levels of machines and users.

Purely commercial concerns—locking users into a particular hardware/software combination—will prove counterproductive in the long run. Telecommunication managers are already beginning to see that a 10-Mbyte/s Ethernet link, with expensive cables, interface hardware, and installation, is not much good if the machines at either end of the link find themselves unable to understand one another.

Creating a local network interface is a fairly straightforward technical problem that can usually be solved relatively quick. Standards, on the other hand, are a political problem involving a large number of people and the reconciliation of conflicting points of view. Technology, as usual, is outrunning the political process.

To help solve such problems, DR Soft/Net, from Digital Research, Inc, implements the session and transport layers of the International Standards Organization (ISO) interconnect standard. It is basically a distributed file-serving mechanism that allows various machines running Digital Research operating systems to share data files and use remote peripherals.

Its strength is in its modularity. Each function is a self-contained routine that other functions access via strictly defined interfaces. Data and service requests are passed between modules in a standard and easily understood way. Therefore, details are effectively hidden and design effort can be concentrated on the job at hand.

By putting all hardware interfaces into one module [Basic 1/O System (BIOS)], file handling in another [Basic Disk Operating System (BDOS)], and a simplified user interface, [console command processor (CCP)] in another, Digital Research has created a flexible operating system. This system has made writing relatively inexpensive application programs feasible and quick.

Soft/Net continues the tradition of modularity, and was designed to make it easy for manufacturers to configure for particular hardware. The strictly logical component, Network Disk Operating System (NDOS) is provided in both 8-bit (8080/Z80) and 16-bit (8086) versions. Hardware connections Network I/O System (NIOS) are presently available for Ethernet and ARCnet, with documentation available for adapting to other transmission media.

File sharing, password protection, record and file locking, and remote peripheral use are all supported by Soft/Net. The first release of Soft/Net will be as part of Concurrent CP/M-80. This package will allow remote operations to go on in the background, while other programs are running.

Distributed processing, using the most widespread, commercially available desktop microcomputer, is the goal of an Ethernet-based Unix network recently announced by Plexus Computers, Inc (Santa Clara, Calif) and LanTech Systems. The network lets users of the IBM PC take advantage of Unix files, utilities, and multi-user capabilities.

LanTech's uNETix, a single-user Unix-compatible operating system for the PC, includes software interfaces to Plexus' Network Operating System (NOS). Together with a standard Ethernet interface board, the system turns the PC into a very intelligent distributed workstation with access to the resources of a supermicrocomputer. It is available 90 days ARO for $250 from LanTech.

The uNETix-Ethernet combination competes directly for board and disk space with IBM's recent PC/3270 (for communications) and PC/370 (for executing mainframe software in the PC) products. Neither system makes provision for communicating with the other—except, perhaps, by writing data to the PC disk, and rebooting with the other operating system to read it. This is, however, an inherently slow and clumsy process. In the absence of formal standards and user demands for compatibility, manufacturers will continue to create technical solutions that cause intercommunication problems.

Billing it as "The standard in network software," SofTech Microsystems has introduced Liaison, a networking implementation of the UCSD p-System. Liaison includes a limited multiprocessing operating system, a disk server to manage files for remote users, a print server, and a tool kit that will help develop the Liaison systems.

The system is presently available for the Apple IIe, IBM PC, TI Professional, and Corvus Concept computers. It communicates via the Corvus Omninet LAN. Implementations for other computer systems and other LANs are slated to become available soon. Digital Research, PO Box 579, Pacific Grove, CA 93050; SofTech Microsystems, 9294 Black Mountain Rd, San Diego, CA 92136; LanTech, 9635 Weddell Rd, Dallas, TX, 75243.

Digital Research—Circle 334
SofTech Microsystems—Circle 335
LanTech—Circle 336
PUT YOUR PRODUCTS IN THE CENTER OF COMPUTER SYSTEMS DESIGN ACTIVITY

There is only one publication in the world that concentrates 100% on the design, integration, and test of computer based systems: Computer Design.

We define your market in terms of individuals . . . those engineering managers and engineers who design systems that incorporate computer products. These are the systems creators, the technical experts who put it all together at chip level, board level, and box level . . . who marry hardware and software and who specify everything that goes into these systems.

You reach more than 90,000 computer based systems designers — worldwide — in OEM companies, systems houses, consulting organizations and Fortune 500 companies. No other computer and/or electronics publication penetrates this subscriber base by more than 50%.

Wherever computer based systems are designed or integrated, Computer Design readers are the key to specification and purchase!

Contact Your Local CD Sales Representative, or Call

1-800-225-0556
In Mass: (617) 486-9501

COMPUTER DESIGN

PennWell Publishing Company, Advanced Technology Group
119 Russell Street, Littleton, MA 01460
Structured analysis eases project specification

Techniques of structured analysis developed in data processing are used in a set of software tools tailored to meet the needs of software project specification. The tools are designed to define system and software problems at the beginning of the design cycle, before the code is written.

These Structured Analysis (SA) tools cover four main areas. These include graphics diagram editing, internal consistency checking, error correcting, and formatting the analysis for output on printers or graphics peripherals.

To achieve system specification, a color graphics terminal displays data flow paths, processes that modify data, and data storage elements. Data flow diagrams are arranged in the computer hierarchically, enabling users to access each branch of the tree-like structure. At the bottom of the hierarchy is the mini-specification—a brief, English-like description of a data-modification process. Also included is a data dictionary that defines the items in the flow diagram and in the mini-specifications. The system’s main function is to track activity and notify designers of any loose ends.

The SA graphics editing tools run on various Tektronix color graphics terminals. The system’s internal consistency tools keep track of the processes and data paths that the user enters. These routines automatically check for errors in data flow diagrams, mini-specifications, and the data dictionary. They also search out inaccuracies in syntax, conflicts in the data flow hierarchy, and other problems. Currently, SA tools run on the Tektronix 8560 microcomputer development system and on the DEC VAX. Versions for VAX-Unix environments and for VAX-VMS are also under development. Hardcopy output compatible with Tektronix printers and plotters, and with the 4695 color copier, is available. Tektronix, Inc., PO Box 1700, Beaverton, OR 97077. Circle 337

Window worlds open to independent programmers

The open applications environment and the desktop metaphor are common concepts among the newer 16-bit operating system user interfaces. Notable among these are the Macintosh and Lisa by Apple Computer, the Windows system by Microsoft, and VisiOn by VisiCorp. The desktop metaphor uses windows, icons, menus, and a mouse to select actions and is obviously meant to make the systems appealing to those who are not totally familiar with computers.

The open application environment, however, has two purposes: to allow the user to select and run applications from different software vendors, and to encourage independent software vendors (ISVs) to write applications for the window environments.

To this end, Apple Computer, Microsoft, and VisiCorp have come up with ISV programming aids and support. They have also specifically designed their operating environments to make it easy to adapt independently produced application programs to their computers. Such ISV support has appeared in the form of “tool kits” for adapting to the world of windows and as porting aids for adapting existing programs to the new environment.

Porting existing software from other systems can be done in two ways. In some cases, programs can be recompiled and adapted to a subset of the window environment. In other cases, an application must run in a window which simply emulates a standard alphanumeric terminal. The programmer may later have the option of rewriting routines in the ported application to make it work more closely with the world of windows, but at least the existing software investment is preserved in the new environment.

The Apple Lisa system has a tool called QuickPort, which enables applications written in Basic-Plus, Cobol, or Pascal to be quickly moved to the Lisa Desktop. Such applications readily make use of complementing screen features. They will have their own menu, window, icon, and stationery pad, as well as be able to utilize Lisa’s scrolling and printing interfaces. Thus, although the Lisa uses an object-oriented programming approach, nonobject-oriented programs can be written for it. These can interact with the user in a Lisa-like manner.

One main difference exists between the Lisa world and the window systems offered by VisiCorp and Microsoft. Lisa is a hardware environment with its own operating system, while the latter two represent extensions to existing operating systems. Microsoft’s Windows is an extension of its own MS-DOS operating system. VisiCorp’s VisiOn interfaces to other 16-bit operating systems via a machine-dependent VisiHost/operating system interface.

Microsoft does provide the ability for a window to emulate a VT-52 type terminal for straight alphanumeric I/O. But, applications that write directly to hardware, bypassing MS-DOS, will not run in a window. Here, the portability issue involves
porting the program to the MS-DOS environment rather than to a hardware system (in contrast to Lisa). Unix-only programs would not run under MS-DOS. On the other hand, Microsoft provides language bindings to six languages that give them access to the standard Windows features when compiled under MS-DOS.

In all three approaches, applications can take full advantage of user-interface features when they are written specifically for that environment; all three companies provide tools for the ISV to do that. Each has a somewhat different focus, however. Apple is primarily a hardware manufacturer with its own operating system. Microsoft has concentrated on the MS-DOS running on a wide variety of machines. VisiCorp has focused on consistent application software that runs in a number of operating systems. The three companies are aware that they cannot service the full demand for applications, hence the importance of the ISV.

One effect of open applications may be a standard for the human interface. By not withholding interface tools from ISVs, major companies are not only encouraging vendors to write software for their systems, but are also encouraging the use of ready-made tools. These tools will give users a familiar way to interact with the new applications. Apple Computer, 20525 Mariani Ave, Cupertino, CA 95014; Microsoft, 10700 Northup Way, Bellevue, WA 98004, VisiCorp, 2895 Zanker Rd, San Jose, CA 95134.

**AI language programs expert systems under VAX/VMS**

Expert system design requires the use of an artificial intelligence language. OPS5, based on Carnegie-Mellon University’s original AI language, takes advantage of the VAX/VMS system architecture by offering additional capabilities.

To let the language be fully involved in the expert system design process, it is separated into individual parts. A changing model represents expert knowledge using rules in an if...then format. This dynamic “knowledge base” is also used to build and maintain the model. The third part of the AI language, the inference engine, has the responsibility of deciding which rules to execute for any given situation. Unlike AI languages that are Lisp based, OPS5 requires no garbage collection and will execute in real time. It is reimplemented in native mode on the VAX, yielding a program running 5 to 20 times faster than Lisp machines.

OPS5 applications can call and be called by software in any language supporting the VAX calling standard. For example, a data collection routine written in another language can be called from OPS5, and the information incorporated into the AI model.

Targeted for companies with inhouse AI departments and programmers with AI experience, the forward-chaining, rule-based language handles large production systems. Forward-chaining combines inputs from previous rule-based decisions and forms another version of the present model. Two different conflict resolution strategies are provided, so users can choose one that best meets their application.

Available through DEC’s External Application Software Library, approximate price is $5000, with right to copy licenses at $3000. Digital Equipment Corp, 10 Main St, Maynard, MA 01754. Circle 341
Graphics software makes dynamic data stream display possible

DataViews graphics software enables dynamic data display in real time. Users can compose, edit, and display numerical data without programming. DataViews can be used for instrumentation applications, in lieu of analog displays. It can take temperature, rpms, pressure, and oil flow in an engine, and display this data as a simulated instrument panel on a color monitor.

This system accepts data from a communication link to a physical process, from a data base or file, from programs generating information, and directly from a keyboard. Written in C, this package runs on Unix systems. It can be used on 16- and 32-bit micros, minis, and superminis. Minimum main memory of 512 Kbytes is required.

DataViews consists of two modules: a full library of graphics subroutines and a menu specification language that provides a high level interface to subroutines. System integrators can embed all or part of this general-purpose package, creating application-specific display formats faster. Also, users can modify DataViews to create their own formats. The menu specification language module allows alteration of existing menus.

Subroutines offer over 40 display formats including line graphs, dials, bar charts, surface plots, and flow fields. Multiple screens can be constructed with a variety of viewports and formats. In an aerospace application, for example, windows show each dimension of net velocity as data is generated on a display of simulated vector fields. (A network of supercomputers, minis, and color graphics workstations was used in the 3-D simulation pictured here.)

Instrumentation, automatic test equipment and process controls, as well as engineering, science, and simulation are among DataViews uses. In quantities over 25, the product is priced at $1000 for a one-or two-user system. Visual Intelligence Corp, 160 Old Farm Rd, Amherst, MA 01002. Circle 342

OASYS is both a developer and distributor of the finest, full featured, reliable, high quality set of 68000, 8086 and NS 32000 tools in the world.

We offer:
- COMPILERS (Native and Cross) C, Pascal, FORTRAN, PLM-68K (COBOL-68K, BASIC, PL-1 coming)
- Cross and native Macro Assembler Linkers, Object Module Librarians and Cross Reference tools.
- C Symbolic (source level) Debuggers
- Simulator with disassembler
- Floating point math package
- Safe C " checkout compiler
- "C line count utility
- Up/down line load comm. utilities

Available on: VAX/VMS, Bsd 4.1, 4.2, III, V; Prime/Primos; 68000's; 8086's; and dozens more. OASYS 60 Aberdeen Ave. Cambridge, MA 02138 (617) 491-4180 CIRCLE 101

FOR 3 VOLT MEMORY BACKUP USE
- Mounts directly on PC Boards. Clearly marked polarities.
- Accepts 20mm to 24mm (dia.) by 1.6 to 3.2mm (ht.).
- For Duracell, Eveready, G.E., Panasonic, Ray-O-Vac, Sait, Sanyo and Varta.
- Quick, easy battery insertion and replacement.
- Rugged Construction — advanced air-flow design.
- Holders for 1/2AA, 3/4A and 2N sizes also available.

Send for Complete Component Catalog. WE SHIP PRODUCTS . . . NOT PROMISES.

KEYSTONE ELECTRONICS CORP
49 Bleecker Street, New York, NY 10012
Tel: (212) 476-4600 TLX 35-3700 Call Toll Free: 800-221-5510

240 COMPUTER DESIGN/December 1984 CIRCLE 100

68000 C, PASCAL, FORTRAN CROSS AND NATIVE SOFTWARE DEVELOPMENT TOOLS

OASYS is both a developer and distributor of the finest, full featured, reliable, high quality set of 68000, 8086 and NS 32000 tools in the world.

We offer:
- COMPILERS (Native and Cross) C, Pascal, FORTRAN, PLM-68K (COBOL-68K, BASIC, PL-1 coming)
- Cross and native Macro Assembler Linkers, Object Module Librarians and Cross Reference tools.
- C Symbolic (source level) Debuggers
- Simulator with disassembler
- Floating point math package
- Safe C " checkout compiler
- "C line count utility
- Up/down line load comm. utilities

Available on: VAX/VMS, Bsd 4.1, 4.2, III, V; Prime/Primos; 68000's; 8086's; and dozens more. OASYS 60 Aberdeen Ave. Cambridge, MA 02138 (617) 491-4180 CIRCLE 101
THERE'S NOT ONE REASON WE'VE SOLD 500,000 TERMINALS.

There are a lot.

There's reliability. First we design and manufacture it into the terminal right up front. Then we pretest and burn-in every Viewpoint we sell and because we do this so thoroughly, our reliability record is unsurpassed in the industry.

There's a Viewpoint that will fit your particular point-of-view. We don't just approach your terminal needs from one Viewpoint. We offer many. With the Viewpoint 60 for example, productivity is enhanced. A 7x9 character resolution and user friendly set-up menu make the Viewpoint 60 a pleasure to operate. Function keys are not only user programmable but allow for variable length. The Viewpoint 60 will even support an optional second page. So you can alternate between two independent 24 line screens or configure a single 48 line page. Our other Viewpoints address your terminal needs with an emphasis on other points-of-view as well.

Then there's who we are. ADDS is a subsidiary of NCR Corporation. So the company you're buying your terminals from is just as reliable as the terminals you buy.

For functions, features, quality and reliability — more and more companies are coming around to our Viewpoint. So if you're considering a terminal purchase for your company, consider the ADDS Viewpoint. If for no other reason than our prices are also reasonable.

IT ALL ADDS UP.

ADDS
Applied Digital Data Systems Inc
A Subsidiary of NCR Corporation
100 Marcus Boulevard, Hauppauge,
NY 11788 USA
Tel (516) 201-5400 • Telex 510 227-9886
Fax (516) 231-7378

CIRCLE 102

* Viewpoint is a registered trademark of Applied Digital Data Systems Inc.
Celanese doesn’t make computers, but our Celanex® 2000-2 unreinforced thermoplastic polyester makes keycaps wear better, longer, and look more colorful. Printed Celanex® keytops eliminate costly, time consuming two-shot molding processing, providing wear resistant, multi-colored lettering capability. These features, combined with outstanding processing characteristics, are why Hewlett-Packard selected Celanex® 2000-2 for the terminal keytops of their HP 150 Touchscreen Personal Computers. Quality demands quality. Celanex® 2000 series thermoplastics offer a unique combination of printability, chemical and wear resistance, dimensional stability, strength, stiffness and surface gloss to withstand the tests of time. In fact, the molding experts at Hewlett-Packard report Celanex® 2000-2’s internal lubricant system facilitates mold release without mold plate-out—maximizing productivity.

Fast, easy, cost-effective. That’s Celanese quality at work!

For all the quality facts, contact Frank Esposito, Celanese Engineering Resins, 26 Main Street, Chatham, NJ 07928; (201) 635-2600, ext. 4388.
COMPONENT ADVANCES KEEP STEP WITH SYSTEM DESIGNS

The screen world gets flatter and ergonomics gain momentum as system elements reflect the drive to portability and user friendliness.

by Malinda Banash, Senior Associate Editor and Jack Vaughan, Associate Editor

Smaller system elements, previously taken for granted, are exhibiting the same levels of technological advancement that larger systems are achieving. As developments in optic electronics and ICs trickle down, components such as displays, power supplies, and input devices are taking on a luster once reserved for their bigger brothers.

Much of this year’s display activity revolved around flat-screen technology. Although it is unlikely that flat screens will displace the CRT in high resolution applications, they are poised to make serious low end inroads. Nurtured in specialized industrial and military applications, flat screens become more prevalent as the notebook computer format evolves into the 25-line, briefcase portable. The appearance of flat screens on portables from Grid, Hewlett-Packard, and Data General has signaled designers that replacements are here for the CRT that has steadfastly held out against solid state alternatives. Active matrix LCDs from PANELvision, plasma displays from IBM and Plasma Graphics, and electroluminescent screens from Sharp and the Finnish Lojha Corp have also garnered special attention.

The 1984 debut of Hewlett-Packard’s (Cupertino, Calif) portable—the HP 110—was a harbinger of more capable and smaller computers. This machine features a 16-line x 80-char LCD in a package weighing less than 9 lb (4.08 kg). Contrast is adjustable via keyboard commands and the screen can tilt almost 180 degrees to adjust to light conditions.

In September, Data General (Westboro, Mass) greatly upped the line and character count stakes with its Data General/One personal system. This unit sports the industry’s first full-size, 25-line LCD screen. It also claims 640- x 256-pixel resolution, compared to the HP 110’s 480 x 128 presentation. The One’s bit-mapped display supports characters...
The electroluminescent flat-panel screen on the Grid Compass has shown the remarkable clarity EL technology can achieve. Available this year in a 512-Kbyte RAM version, the Compass features a readout window from Panelgraphic that enhances the display with a neutral gray filter that makes character resolution more vivid, in a 2:1 ratio for good legibility. This display also generates various shades of gray, allowing use with color graphics software packages.

The bigger picture

Important makers of large LCD screens include Seiko, Sharp, and Sanyo in Japan, and, in the U.S., CrystalVision and Panelvision. Seiko Instruments, U.S.A., Inc. (Torrance, Calif) offers various LCDs that were recently joined by the 25-line x 80-char F641D, which consumes power at a 200-mW rate. Another new Seiko LCD graphic panel, the F481C, can display 16 lines of 80 chars and reduces total power consumption to 180 mW. Only a single 5-V input is necessary, since the F481C has a power conversion circuit that supplies the voltage needed to run the panel. CrystalVision Inc’s (Sunnyvale, Calif) 640- x 250-pixel unit is a panel/driver assembly with a viewing area of 5 x 6.4 in. (127 x 162.56 mm). While the large Japanese LCDs use a twisted nematic format (dependent on two polarizers), the unique CrystalVision product manipulates several different liquid crystal phases and uses heat, as well as an electric field, to control pixels. The CrystalVision display boasts an extraordinary contrast of about 10:1. Power needs, however, about match those of CRTs.

Panelvision Corp (Pittsburgh, Pa) approaches the contrast problem with active matrix addressing. In this system, thin-film transistors at each pixel act as switches. Improved clarity and a better viewing angle result. Dubbed the MiniGraphic, the Panelvision display has an 8:1 reflective contrast ratio.

The early dominance of the LCD is being challenged by electroluminescent (EL) technology, notably represented by Sharp Electronics Corp (Paramus, NJ) and Lohja Corp (Lohja, Finland). Sharp’s EL screen appears in the Compass portable from Grid Systems (Mountain View, Calif). The 25-line x 80-char display on the Compass uses a neutral gray, 0.030 polycarbonate display window from Panelgraphic Corp of West Caldwell, NJ. The neutral gray filter provides contrast enhancement, so that the amber pixels stand out more vividly. The display produces a 240 x 320 distortion-free image. Refresh rate is 66 Hz.

From Finlux, Inc (a subsidiary of Lohja) comes the MDM 512.256.11 panel. It has 512 x 256 resolution and measures 140 x 260 x 9.5 mm. This 25-line x 80-char unit includes a monolithic 64-channel driver from Sunnyvale’s Supertex, Inc and features a proprietary atomic layer epitaxy thin-film process. There are still only a few players using the EL approach, which relies on the activation of phosphors. EL allows manufacture of lightweight units, its advocates claim, with extremely sharp images. However, it does make greater demands for power. The Grid machine’s power requirement hits 60 W. Next year will see significant progress in EL technology, and perhaps price cuts.

Gas plasma flat panels from IBM and Plasma Graphics (Warren, NJ) gained attention in 1984. The ac-dc plasma hybrid from Plasma Graphics marked a high performance 480- x 250-pixel device with the 25-row x 80-col alphanumeric format that is quickly becoming de rigueur. Easily viewable, even under bright lights, it uses 12.5 W in display mode and 20.5 W in data entry mode.

Flat-panel technology is not likely to stagnate at the monochrome application level. Next year may mark the introduction of an eight-color LCD from Seiko. Reports indicate that unit will have 64- x 160-pixel resolution. In the realm of EL color, Planar Systems, Inc (Beaverton, Ore) hopes to market multicolor EL panels in the future. Planar recently demonstrated strontium sulphide-based GMA raster displays from Tektronix incorporate graphics features including 60-Hz noninterlaced refresh, dynamic controlled convergence correction, and digitally controlled dynamic focusing. Addressable resolution of the GMA201 model is rated at 2048 x 1536 pixels.
High voltage ICs were announced this year by GE. The firm has developed a proprietary process for fabricating monolithic junction-isolated chips rated at up to 500 V. Power supplies represent a prime application area.

thin-film units with brightness representing a two orders of magnitude increase over previous thin-film, blue EL phosphors.

### Beyond 1024 x 1024

Still the domain of the CRT, high resolution can make major strides in the coming year. Though graphics software and controllers seem to be driving high resolution display development, there are rumblings at the 1024 x 1024-pixel resolution limit. Computer aided design station vendors, such as Megatek Corp, Raster Technologies, Inc, and Lexidata Corp, have incorporated assorted techniques and bypassed that limit. For example, Lexidata's (Billerica, Mass) LEX 90/35 model 2 dual-resolution graphics system allows simultaneous display of both a 640 x 512-pixel x 8 deep image and a 1280 x 1024-pixel x 4 deep overlay on one screen.

Just on the horizon, the GMA201 monochrome monitor from Tektronix (Beaverton, Ore) melds high image quality with low power consumption. This intriguing unit features an addressable resolution of 2048 x 1536 pixels, and it combats flicker with a 60-Hz noninterlaced refresh rate. A low capacitance CRT gun diminishes power consumption requirements. Also, near release is the GMA303 raster display. It has 1280 x 1024-pixel resolution with 60-Hz noninterlaced refresh rates.

Other monitors are making new waves. RCA Laboratories' researchers are working on a power-saving deflection yoke that mounts inside the vacuum glass envelope. Toshiba Corp has described a color display that achieves high performance luminance. And, display manufacturers like Hitachi America Ltd and Saber Technology Corp offer here-and-now RGB color displays with 1280 x 1024 resolution. In the coming year, we can perhaps expect the high resolution CRT log-jam to break, thereby provoking an interest similar to that received by flat screens in 1984.

### The scepter of power

Portability, the concept behind most flat-panel developments, is at work in the power sector also. Small power ICs stand foremost when considering this past year's power developments, but they do more than miniaturize. Power ICs are likely to redefine component and system design. (See "Power and Logic Devices Are Merging on the Same Chip," Computer Design, Aug 1984, p 29.) These devices are finding niches in power supplies, disk drives, and in flat-panel display drivers such as the Supertex chip used in the Finlux display. An intelligent power chip, such as the HV03/04 set from Supertex, cuts system complexity and reduces operating temperatures while making simpler system power supplies possible.

New power ICs handle greater control voltages while exhibiting low power dissipation. "Smart-power" chips from Motorola Semiconductor Products, Inc (Phoenix, Ariz), as well as power ICs from Unitrode Corp, Siliconix, Inc, General Electric Corp, and others, represent an ongoing technological breakthrough. For example, high voltage ICs under development at GE (Albany, NY) produce 500-V isolation. They merge the functions now performed by discrete devices, logic circuitry, and relays. Designed in biMOS, the devices can deliver up to a 2-A peak, and drive bipolar and MOSFET power devices. GE anticipates a variety of uses (eg, plasma display drivers and switching power supplies). Motorola's parts, with breakdown output power surpassing 100 V, can dissipate 250 W and control switched loads exceeding 2 kW.

Triple output 30-W power supplies from Power General are marked by an ultraminiature form factor. These compact units operate with low output noise and feature 4000-Vac I/O isolation.
Addressing the problems of reliability in elastomer switching technology, the Ergokey series of keyboards from Advanced Input Devices tests at over 100 million cycles. This improvement may bring elastomer to the forefront of switching technologies for keyboards.

As with so many components, the power supply is getting smaller. Sola, Boschert, Inc, Power Products, and Power General are just a few of the firms offering standard power supplies for small systems. A mighty mite, the 3030-1 from Power General (Canton, Mass) is a 30-W, triple output switching power supply. Its board is only 3 x 5 x 1.8 in. (7.62 x 127 x 45.7 mm). It weighs 0.5 lb (0.226 kg). Units in this ultraminiature supply series feature 4000-Vac I/O isolation, as well as user-selectable voltage ranges of 90 to 130 Vac and 180 to 250 Vac. Sola (Elk Grove, Ill) now offers a miniature series that includes 15-, 30-, and 50-W models with 5-Vdc single output, plus 40-, 50-, 65-, and 90-W models in triple and quad outputs covering standard output combinations of -12, -5, 5, and 12 Vdc.

Ergonomic factors drive the keyboard

Ergonomics and human factors engineering hold the interest of designers, perhaps even more than advances in technology. This becomes particularly apparent in input devices—the human to machine interface. Successful efforts include Hewlett-Packard's HP 150 personal computer with its touch screen and Apple's use of the mouse with the Macintosh. Not quite as successful was the IBM PCjr keyboard. It not only wanted to be cordless, but to supply friendliness through overlays for application programs. The most recent attempt to help the PCjr keyboard gives it a more familiar key shape but keeps the sometimes unreliable infrared technology.

This concern for user friendliness and ergonomic standards is perhaps the most significant trend in today's input device technology. Keyboards are seen as the primary input devices with mice, trackballs—among others—acting as enhancements to the keyboard. Some feel that as voice technology matures it may replace the keyboard.

Generally, input and input devices can be placed in three classes: conceptual, indirect, and direct. The conceptual approach encompasses the traditional keyboard. With the indirect method, the user works with a model of the screen; for instance, with a mouse and keypad. Direct input devices allow the user to actually work with the display itself. Touch screens are examples of this approach. Often, direct and indirect devices lend themselves to user friendliness as menu-driven systems. The path that input devices are taking combines the primary input device (keyboards) with devices that are better adapted to easily move and manage data.

**Designed for user comfort**

With companies firmly entrenched in their specific technologies, the future of keyboards lies in the ergonomics of the design. While the traditional engineering factors of cost and reliability are still important, the keyboard designer tends to pay more attention to human factors. Deutsches Institute für Normung (DIN) standards call for a 30-mm limit on keyboard height from tabletop to home row and specify several other factors including slant spacing and even a tactile feel. More and more users are asking for tactile feel and manufacturers are even using electronically controlled volume for those that prefer a silent touch.

Various keyboard switching technologies are available and range from mechanical to capacitive to elastomer. Although the oldest switching technology—mechanical switching—has many critics, it has many followers as well. Hi Tek's

The Point-1 Color Kit from MicroTouch brings touch technology to both IBM and DEC systems. Used in this case with window-oriented software, the kit provides an alternative input device that incorporates user-friendly features.
Thanks, HI-TEK... for a Low-Profile keyboard that works... and works... and works...

You're welcome. We thought you might appreciate the flexible, compact design. Our Series 725's nominal 18.4mm (.725") profile leaves you 11.6mm (.456") of room to meet DIN standards.

With no compromises, either. The same high reliability keyswitch design concept, smooth feel, full travel and up to 100 million cycle life used in HI-TEK's Standard Profile series is found in our new Series 725 Low-Profile keyboards.

It's what you'd expect from a company that's made over 10 million keyboards—that's more than 600 million keystations—in the past 10 years.

Our field-proven passive contact design provides consistent switch performance and includes a unique redundant contact system—ensuring switch closure even if foreign particles pass through the contact area.

We think OEM. That's why we keep costs down, provide fast delivery and stress HI-TEK quality. Consider our unique sublimated keycap printing. To distinguish your keyboard from the competition, you can design your own custom legends in multiple colors, and with greater intricacy than ever before possible with traditional two-shot molded keycaps.

By designing integrated jumpers into the contacts, we make a fully encoded keyboard fit on a cost-saving one-sided PCB. Our versatile microprocessors are optimized for keyboard use. And, by doing our own encoding, we cut both time and cost.

Whether you manufacture mainframes, minis, micros or word processors...need Series 725 Low-profile keyboards... want them encoded or simple matrix...call HI-TEK. Today.
The Logimouse from Logitech incorporates optomechanical technology. The unit can accommodate serial or parallel interfaces and provides a choice of two or three button designs.

(Garden Grove, Calif) dominant technology is full travel mechanical switching. The company's PC 83 and PC 84 keyboard designs attempt to eliminate many mechanical switching criticisms. Traditionally, this technology could not provide for N-key rollover that comes standard with the popular capacitive technologies. But, by using diodes under each key, mechanical devices can now offer the choice of N-key or multikey rollover.

Reliability was another problem for mechanical switching devices. Previously they were good for 20 million (or less) cycles. Now, testing shows 100 million cycles—a value that rivals the reliable capacitive technologies. Mechanicals compete even in the cost arena with production improvements.

Hi Tek employs a passive approach that lets contacts relax and automatically move toward each other when the keyswitch is depressed. This helps alleviate the bounce problem associated with mechanical switching keyboards and customary active contacts. Encoded keyboards can also efficiently control bounce by using advanced microprocessor technology.

Another technology that has made advances is the elastomer keyswitch. In the past, elastomer switches had relatively short life spans that limited their popularity. But the Ergokey Series from Advanced Input Devices (Coeur d'Alene, Idaho) employs a long life switch that has been tested at 100 million cycles. By providing the advantages of cost-effectiveness and easily incorporated ergonomics, such as tactile feel, elastomer promises to be a dominant keyboard technology.

The mouse is probably the most popular keyboard enhancement, slowly becoming a legitimate part of a system's design. But, application software for these devices is often unavailable, especially for optical mice. They can sense small rotations, a useful ability that is not often incorporated into applications software. Mice also use mechanical technology. This approach provides higher resolution and, unlike the optical mouse which requires a keypad, it can work on any surface.

**Mouse without a tail**

Until recently, these were the only technologies used in mice. Now Logitech, Inc (Redwood City, Calif) has implemented an infrared, cordless design for Metaphor Computer Systems information retrieval and analysis system. This design solves several problems. Lighter batteries answer power-up problems. The unit becomes lighter and can be left on longer without the battery dying.

Another problem, similar to the one that plagued the PCjr keyboard, is that the infrared keyboard has to line up with the system unit for valid command entry. Logitech gives the mouse a large angle in which to work, as well as interference protection from neighboring mice. By intertwining ergonomics with infrared technology, the mouse no longer requires the cables that emitted radiation which interfered with the system. While the widespread use of infrared mice depends on the ability of both the computer and the mouse to understand what the other is doing, this technology offers great potential as more and more of the design problems are met.

As with keyboards, human factors are important in other input devices. Direct input methods such as touch screens have become increasingly popular—notably demonstrated by the HP 150 personal computer. The 150 uses LEDs that run across the bottom and right, while the detectors run along the top and left. This results in beam crossings in a 40 x 23 matrix. The beams are far enough from the screen, so actually touching the screen is not required. The HP touch screen offers a comfortable reaching distance. Moreover, the touch screen is ideal in applications where the user is not familiar with the system or does not use it constantly.

It is not necessary to have a HP 150 to use a touch screen. Other companies offer packages that can transform a regular screen into a touch activated one. MicroTouch Systems, Inc (Woburn, Mass) provides touch screen kits for both the IBM PC and DEC personal computers and terminals. The Point-I Color Kit includes a 13-in. diagonal touch screen, an intelligent controller, and an RS-232-C serial interface. It is supported by a complete set of software development tools and is fully programmable. In addition, the Point-I Color Kit offers a resolution of 1024 x 1024 touch points, and software that averages the areas of contact makes moving even a single letter possible.
Atron announces a state of the art advance in debugging for the Multibus environment.

MBUS PROBE 86/88 lets you debug your 8086 or 8088 based Multibus boards with a powerful set of debugging features. It replaces bulky and costly development systems and emulator boxes during debugging. Tied to a PC or through a link to a remote host, this tool is flexible enough to be integrated into many different development environments.

Compare the MBUS 86/88 PROBE to a development system with ICE or a stand alone in-circuit emulator and you will find that the MBUS PROBE 86/88 is much lower in cost, more portable, and still provides the debugging features you need to get the job done. In fact, MBUS PROBE has more debugging capabilities than many ICE systems available today.

A snapshot of real time program execution

Program flow is saved in trace memory while running at full speed. MBUS PROBE 86/88 displays the real time trace data with the users program symbols included in the display. Real time trace can be qualified to ranges to maximize the useful information in the trace.

Hardware breakpoints

The MBUS PROBE has 4 very flexible hardware breakpoints which can trap memory or IO operations. The breakpoints can occur on ranges of address and data too. This allows events such as overwriting memory to be trapped. Breakpoint pretrigger and timeout conditions can also be defined.

Symbolic debugging

MBUS PROBE lets you use symbols to display or change your code or data. MBUS PROBE can use the symbol table from your host. MBUS PROBE recognizes standard Intel 8086 object module formats.

Don't look in the manual

The MBUS PROBE designers know the importance of EASE OF USE. The interface has a menu window which displays the syntax of each command — so you never have to remember how a command works. This saves wasted time which should be spent making critical product schedules.

Performance analyzer

How do you find critical timing problems or know where to start performance tuning your software. MBUS PROBE can give you the answer with a flexible set of timing, counting, and performance measurement utilities.

Memory mapping

MBUS PROBE comes with 64k of memory which can be mapped into the target system. You can debug your program in mapped memory before committing to eprom.

For use in field or on the production line

The MBUS PROBE user can write test routines and include them in the PROBE proms for turn key field service and production line testing.

Why waste time on primitive debugging techniques — Call us today.

Intel, Multibus, and ICE are registered trademarks of Intel Corp.
If you sell products for
data communications,
information systems integration
or communications,
INTERFACE '85 is the place to exhibit.
Here are 3 good reasons:

1. **The quality of the attendee.**
   High level decision-makers from Fortune 1000 companies, utilities, railroads, financial institutions, government, military, and other large multi-location users attend this premier show. These are the people who influence or control the purchase of the kind of equipment you make. Their presence at INTERFACE tells you they represent real business potential.

2. **INTERFACE is cost-effective.**
   Last year's attendance exceeded 12,000 and we're anticipating 15,000 in 1985. You'll meet real decision-makers — no tire kickers — because the people you meet at INTERFACE have the authority to specify and buy. You save time and expense by meeting with them at INTERFACE.

3. **The prestigious INTERFACE conference.**
   The INTERFACE Conference helps prepare attendees to discuss their problems with you on the exhibit floor. Conference sessions are conducted by some of the industry's leading experts who address the latest issues and technological advancements that face the information/office systems integration/communications professional.

INTERFACE '85

Thirteenth Annual Conference & Exposition □ March 4-7, 1985, Atlanta, GA □ Co-sponsored by BusinessWeek and Data Communications

To reserve exhibit space or for more information, call (617) 449-6600 or write INTERFACE '85, 300 First Avenue, Needham, MA 02194.

Presented by THE INTERFACE GROUP, Inc., world's leading producer of computer conferences and expositions including INTERFACE, FEDERAL DP EXPO & CONFERENCE, COMDEX/Winter, COMDEX/Spring, COMDEX/Fall, COMDEX/Europe, COMDEX in JAPAN. The Nationwide COMPUTER SHOWCASE EXPOS and THE BYTE COMPUTER SHOWS.

CIRCLE 106
Flat panels approach monochrome CRT specifications

A flat-panel display incorporating thin-film transistors (TFTs) with a liquid crystal medium has been announced by Panelvision Corp. Although Panelvision designers chose liquid crystal media, the TFT active matrix approach lends itself to all forms of display media currently used.

The real breakthrough of active matrix technology lies not so much in the display material as in its ability to address and drive a large number of display elements. With LCDs, each pixel can operate at 100 percent duty cycle, thus achieving a very sharp contrast and viewing angle in comparison to time division multiplexed LCDs. The TFT approach also lends itself to eventual incorporation of gray scales.

The unit announced by Panelvision features an active area of about 4 x 3 in. (10 x 8 cm) and displays 512 chars using a 5-x 7-pixel matrix. The pixels total 24,576. Panelvision is also currently engineering an 80-char, 25-line display that will be a 400-line resolution bit-mapped matrix. As the displayed information approaches that of a standard 24- x 80-char CRT, the number of pixels that must be directly addressed approaches 250,000.

Panelvision has solved this by creating what is, in effect, a 5 1/4- x 4-in. (13- x 10-cm) IC. The TFTs are vacuum-deposited on a glass substrate that takes up an arbitrarily large area dependent only upon the size of the vacuum equipment. The LCD material is injected and the panel sealed. The same kind of TFTs can be used to produce row and column drivers and shift registers, thus integrating peripheral circuitry onto the display panel. This reduces the number of connections needed for external circuitry to about 10.

The entire matrix is analogous to a large, fully decoded RAM. Since the full duty cycle is available at each pixel, there is room to introduce levels of gray scale in later products.

Panelvision Corp., 265 Kappa Dr, Pittsburgh, PA 15238.

Circle 343

Technologies vie to displace CRT in terminals

The IBM 581 Plasma Display claims a 1000-char capacity. Its 960 vertical lines and 768 horizontal lines at a 71.4-line/in. resolution yield a pixel count of 74,000 that can be drawn on an approximately 1 ft² viewing area of the panel. It takes 200 ms to fill a screen. To achieve this large pixel count, IBM researchers minimized the panel process defect densities by using projection printing and low temperature glass materials. They also found an effective way to repair open lines.

On the 581, the vertical lines are brought out half on the top and half on the bottom of the panel as even and odd lines. The horizontal lines are handled in a similar fashion on the right and left sides of the panel. This is done to reduce the density of the interconnections to the panel and affects the architecture of the interface. The 581 interface consists of 10 data-addressing lines, five functions, and two lines with signals sent to the using system.

IBM does not expect the plasma display to dislodge the CRT in all computer applications since the production costs of ac plasma panels are not competitive with those of CRTs. But, for generating flicker-free, high quality images on a flat panel, the ac plasma panel can be a practical alternative.

While liquid crystal flat panels have usually been restricted to small applications, CrystalVision Inc has recently developed an LCD that has 250 rows x 640 cols, and can typically be used in a 25-line x 80-char format. Although the current writing speed is roughly 2000 chars/s, special cases where the information is repetitive (eg, displaying the grid for a graph or erasing the screen), can approach a writing speed of 1000 chars/s.

Basically, the display consists of two parallel glass plates separated by approximately 165 µm, which contains a smectic liquid crystal and dye mixture. The front glass has transparent indium tin oxide column traces running vertically. The back glass has textured, mirror-finish metallic row heating traces running horizontally. A pixel is created at the intersection of each of the 640 cols and 250 rows, for a total of 16,000 pixels. A wide border column on each side and six border rows add another 4352 controllable pixels, allowing the user to dynamically control the border area.

Low level display functions are performed on the panel driver board microprocessor. These functions include general display control and timing, ac waveform generation, pixel row addressing, and thermal (continued on page 252)
The 10,000-char capacity of IBM’s ac plasma panel display implements a subassembly to accommodate all computer interfaces. Ten data-address lines are complemented with five function lines that allow a maximum of 960 pixels in the X direction and 16 pixels in the Y direction at any one time.

Hybrid plasma display simplifies driver electronics, cuts cost

Using patented self-scan with memory, the model 120 flat panel combines the inherent memory of ac plasma with the powerful addressing of dc plasma to reduce expensive driver electronics. The result is a full-page display, with 480- × 250-pixel graphics and 80-col × 25-row alphaneumers, that promises to compete price-wise with high quality CRT monitors. Moreover, because the display subsystem is unaffected by magnetic fields and emits no X rays, it can function in industrial environments as well as in office and transportable systems.

The all-points addressable, 120,000-pixel display uses only 40 drivers and 137 driver-to-panel interconnections. This compares with 730 X-Y drivers and 730 driver-to-panel interconnections for the same resolution on typical ac plasma displays. Instead of using a driver circuit for each row and each column of pixels as ac plasma panels do, the hybrid display incorporates a dc scan section for X-axis addressing and an ac memory layer that multiplexes Y-axis drivers.

In addition, the 67-pixel/in., 7.2- × 3.75-in. (18.3- × 9.5-cm) display area can be seen from a 150-degree viewing angle. An inherent display storage function eliminates the need for refresh. Once data is entered, the subsystem maintains the image as long as power and an input clock signal are applied to the drive electronics.

Overall dimensions of the 3-lb (1-kg) flat panel, including built-in driver board with all subsystem electronics, are 11.2 × 6.52 × 1.4 in. (28.4 × 16.56 × 3.6 cm). The display has a standard TTL-compatible, 8-bit parallel data bus interface to computer systems. Plasma Graphics Corp, PO Box 4093, Warren, NJ 07060.

Circle 346
Power supply handles parallel operation

A single output switcher, the 1000-W HL1000 fits the standard 5- x 8- x 11-in. format. A nine-pin connector provides outputs for advance thermal warning, power fail detect, remote sense output status, supply paralleling, and remote inhibit.

Supplies are constructed from ac input, output, and control modules. The input module includes an rfi filter, ac line rectifier and filter, 24-V housekeeping supply, power fail detect, and drive and power switching circuitry. The output module contains the power output transformer, rectifier, and filter. The control module is a 4.25- x 4.5-in. PC card containing control and supervisory circuitry together with an external control interface.

When the supply operates in parallel, the difference between output currents of parallel units is less than 10 percent of the full load value. In a redundant configuration, parallel outputs deviate less than 2 percent as a result of inhibit, shutdown, or failure of a parallel supply. Some control features pertain to the parallel supply configuration. The parallel signal controls current sharing in the main modules. Current sharing is insensitive to output voltages, resulting in a value to within 10 percent of the total current. A slave triggering signal ensures simultaneous triggering of all main crowbar protection circuits when one is activated.

The current mode features a built-in voltage proportional to the current. Placing the units in parallel results in an average voltage. Current mode switching reduces the need to compensate for changes in load, lessening the supply's dependence on the input voltage.
IBM packs in high density circuits

Packaging plays a critical role in the computational performance of IBM's mid-range 4381 processor. As a result, the new computer provides up to three times the performance of its predecessor—the IBM 4341—while not requiring air conditioning for cooling. The company uses an air-impingement cooling technique that yields twice the million instructions per second (MIPS) per kilowatt of power that was obtained from the 4341 machine. As a result, the individual power densities at the component level increased fivefold.

The densely packed circuits eliminated the need for an entire level of packaging. As opposed to the chip-on-module-on-card-on-board hierarchy used in the 4341, the 4381 has the chip mounted in modules. These modules are in turn stacked on a single board, thereby eliminating the need for an entire level of packaging.

Cooling this compact mass is an air-impingement mechanism with a blower that directs air simultaneously through nozzles. The air hits the circuit board in a perpendicular direction.

For 15 years, we've taught our own people to use the UNIX™ System. Now we can teach yours.

WHY AT&T FOR UNIX SYSTEM TRAINING?

AT&T offers the most current and comprehensive training on UNIX Systems.

AT&T provides the best learning environment; one terminal per student; evening access to facilities; and expert instructors.

AT&T has the breadth of courses your staff needs to unlock the full power of UNIX System V.

AT&T courses signal your commitment to improving productivity with high-quality training for your employees.

AT&T COURSES OFFER:

The same training and methods we use to teach the UNIX System to our own people.

Rigorous classes designed to teach specific skills for job-specific applications.

Five areas of instruction ranging from introductory to advanced levels for Managers/Supervisors, Users, Systems Administrators, Applications Developers, and Systems Programmers.

Frequent class offerings so you won't have to wait for the courses you want.

Conveniently located training centers in Princeton, NJ; Columbus, OH; Lisle, IL; and Sunnyvale, CA. Or we'll bring our courses to your company and hold the training at your convenience.

For more information, a catalogue, or to register for classes, call 1-800-221-1647, Ext. 23.
card entirely. To top it off, the 4381 has twice the number of circuits in each module that the 4341 had on a card. More than 200,000 circuits are interconnected in 22 air-cooled modules. Three major components make up each module: a cooling assembly, the substrate chip carrier, and up to 36 chips holding about 700 circuits.

To cool these circuits, a blower supplies room air to a plenum chamber and directs the air simultaneously through nozzles (arranged in parallel rows) to all the modules plugged on the circuit board. Air impinges on the modules in a direction perpendicular to the circuit board at velocities over 10 m/s. It then exits near the base of each heat sink at the low velocity of 1.5 m/s into channels that lead to the periphery of the computer console. There are two primary advantages that parallel impingement has over serial cooling, according to IBM engineers. First, each module receives fresh air without having been heated by adjacent modules. Second, no air conditioning is required.

Specially designed heat sinks further enhance the external cooling of the modules. In turn, chips in each module are cooled again in parallel with direct heat pads provided by the thermal paste placed between each chip and the module cap. The 4381 module can accommodate up to 36 chips in a 6 x 6 arrangement on a 64-mm ceramic substrate. High powered chips are judiciously placed on the substrate based on thermal considerations. It is then solder-sealed against a ceramic cap that is fitted with an aluminum heat sink.

In the 4381, some chips are qualified to 90 °C, others to 85 °C, and all are specified not to operate below 25 °C. For this type of configuration, high powered chips are designed for placement on the module’s periphery to take advantage of the proximity to the cap walls. These walls provide additional cooling paths to the heat sink. In the same manner, chips are allocated according to computed specifications to minimize temperature differences between them. This also reduces electrical noise.

The thermal model was verified against measurements made on actual modules. It can predict beginning-of-life and end-of-life operating temperatures and it compensates for appropriate thermal parameters as determined by diverse test modules. IBM, Information Systems Group, 900 King St, Rye Brook, NY 10573.

YOU CAN HAVE THE GUTS OF A LEADER

Star Micronics is a leading manufacturer of high quality, high performance, printer mechanisms.

Now the Star line features the very same mechanisms that are the heart of our highly successful Gemini series printers. So now our full line of mechanisms ranges from 21 to 136 columns.

In Star printer mechanisms you'll discover our long-standing commitment to product reliability.

You'll find Star mechanisms easy to install, simple to interface, and trouble-free. All Star mechanisms feature user-replaceable print heads.

One last point. The first thing you'll notice about Star is the depth and quality of our customer support. From pre-sale application assistance to immediate shipments.

So if your OEM design needs a printer mechanism, give it the guts of a leader. A printer mechanism from Star Micronics.
COMDEX WINTER HAS SOFTWARE FOR THE IT HARDWARE... HARDWARE ALL FOR THE SOFTWARE.

COMDEX brings you the whole computer industry under one roof—hardware, software and everything else you need to improve the profitability of your business.

COMDEX WINTER '85
March 21 - 24, 1985
Anaheim Convention Center
Anaheim, California
Annual book of standards

The 1985 ASTM catalog describes the 66 volumes of the Annual Book of ASTM Standards. Also listed are several hundred other technical publications from the group, which strives to achieve voluntary consensus standards for materials, systems and services. ASTM, Philadelphia, Pa.

Circle 410

Uninterruptible power

Power products compose a 12-page color brochure. Rotary systems are highlighted in power ranges from 5 kVA to 1000 kVA. This line features optional sound attenuating enclosures and full digital instrumentation. Computer Power Products, Gardena, Calif.

Circle 411

Custom design

This four-page item outlines ACT capabilities in custom design, engineering, and development services for electronic assemblies and systems. Circuit design, software development, microprocessor applications, as well as product design and development, receive full treatment. Advanced Control Technology, Inc, Ivyland, Pa.

Circle 412

Instrument and control systems

A 12-page booklet outlines the EIS-110 realtime operating system for microprocessor-based instrument and control configurations. Electronic Information Systems, Inc, Stamford, Conn.

Circle 413

STD bus product line

A full line of STD bus equipment is described in a 40-page folder. Memory systems, development systems, networking, and power supplies are just a few of the topics covered. Datricon Corp, Lake Oswego, Ore.

Circle 414

Printed circuit assembly

Packaging and interconnect design, as well as assembly and testing, highlight a brochure from Interconics. Printed circuit assembly turnkey services also get full treatment. Interconics, St Paul, Minn.

Circle 415

Digital stimulus/response testing

Brochures detailing digital stimulus/response testing via series RS-4000 pattern generator/analyzers and the RS-660 digital word generator are available. Interface Technology, San Dimas, Calif.

Circle 416

Chip capacitor methods

A 25-page booklet depicts multilayer ceramic capacitor chips. Coverage of electrical properties and electrical parameter testing is aimed at reaping better understanding of the chip capacitor. Johanson Dielectrics, Inc, Burbank, Calif.

Circle 417

Control catalog

Positioning and tracking controls are illustrated in a 24-page catalog of input devices. Joysticks, forcesticks, control grips, trackballs, and mouse controls are among the items covered. Measurement Systems, Inc, Norwalk, Conn.

Circle 418

Peripheral switching

An 88-page catalog outlines peripheral switching and data communication products. Catalog covers equipment for use with Burroughs, Data General, Texas Instruments, Wang, and other computers. Digital Controls, Dayton, Ohio.

Circle 419

Software for DEC hardware

Over 100 programs, including recent releases like InfoCen by 3CI and IMON from Bear Computer Systems, are described in a catalog devoted to DEC-compatible software. Midcom Corp, Orange, Calif.

Circle 420

Supply catalog bears a famous name

Perkin-Elmer enters the catalog-based supply and accessory field with a 40-page, full-color catalog. This P/E Prompt catalog features a range of selected products, including modems, terminals, disk packs, and printer supplies. Perkin-Elmer, Oceanport, NJ.

Circle 421
**CONFERENCES**

**JAN 8-10—CADCam International**, National Exhibition Center, Birmingham, England. INFORMATION: EMAP Int'l Exhibitions Ltd, 8 Herbal Hill, London EC1R 5JR. Tel: 01-837-3699

**JAN 8 (Irvine, Tex), JAN 29 (Houston, Tex)**, JAN 31 (Dallas, Tex)—**The Invitational Computer Conf**, INFORMATION: Susan Fitzgerald, B. J. Johnson & Assoc, Inc, 3151 Airway Ave, C-2, Costa Mesa, CA 92626. Tel: 714/957-0171


**FEB 5-7—Mini/Micro West Computer Conf and Exhibit**, Anaheim Hilton Hotel, Anaheim Calif. INFORMATION: Nancy Hogan, Electronic Conventions, Inc, 8110 Airport Blvd, Los Angeles, CA 90045. Tel: 213/772-2965


**FEB 26-28—Automated Design & Engineering for Electronics**, Anaheim Hilton & Towers, Anaheim, Calif. INFORMATION: Cahners Expo Group, Cahners Plaza, PO Box 5060, Des Plaines, IL 60018. Tel: 312/299-9311

**MAR 5-7—Southcon & Mini/Micro Southeast**, Georgia World Congress Center, Atlanta, Ga. INFORMATION: Dale Litherland, Electronic Conventions, 8110 Airport Blvd, Los Angeles, CA 90045. Tel: 213/772-2965

**MAR 7-8—Int'l Conf in Industrial Automation**, Hong Kong. INFORMATION: Conf Secretary, Autotech Hong Kong, Hong Kong Productivity Center, 12/F, World Commerce Center, 11 Canton Rd, Tsimshatsui, Hong Kong. Tel: 3-723-5656

**MAR 11-14—National Design Engineering Show**, McCormick Place, Chicago, Ill. INFORMATION: Cahners Expo Group, PO Box 3833, Stamford, CT 06905. Tel: 203/964-0000


**MAR 13-15—Simulation Symposium**, Tampa, Fla. INFORMATION: Alexander Kran, IBM Corp, East Fishkill Facility, Hopewell Junction, NY 12533. Tel: 914/894-7142

**MAR 20-22—Phoenix Conf on Computers & Communications**, Hyatt Regency Hotel, Tampa, Fla. INFORMATION: Doug Powell, Motorola, Inc, PO Box 2953, Phoenix, AZ 85062. Tel: 602/244-3965


**MAR 25-28—IEEE Infocom '85**, Washington, DC. INFORMATION: Celia L. Desmond, Rm 1855, 160 Elgin St, Ottawa, Ontario, Canada K1G 3J4. Tel: 613/239-4510

**MAR 25-29—IEEE Int'l Conf on Robotics and Automation**, Marriott's Pavilion Hotel, St Louis, Mo. INFORMATION: Dr K. S. Fu, Dept of Elec Engin, Purdue Univ, West Lafayette, IN 47907. Tel: 317/494-3433

**MAR 31-APR 3—Softcon**, Georgia World Congress Center, Atlanta, Ga. INFORMATION: Northeast Expo, 822 Boylston St, Chestnut Hill, MA 02167. Tel: 617/739-2000


**APR 16-18—Computer Integrated Mfg and Communications Conf**, Disneyland Hotel, Anaheim, Calif. INFORMATION: CASA/SME Public Relations, One SME Dr, PO Box 930, Dearborn, MI 48121. Tel: 313/271-0777

**APR 17-24—Hannover Fair '85**, Hannover, West Germany. INFORMATION: Hannover Fairs Information Center, PO Box 338, Whitehouse, NJ 08888. Tel: 201/534-9044


**SHORT COURSES**


**JAN 8-9 (San Francisco, Calif), FEB 13-14 (New York, NY)—Integrating Multivendor Voice & Data Networks**, INFORMATION: The DMW Group, Inc, Seminar Div, 2020 Hoggback Rd, Ann Arbor, MI 48104. Tel: 313/971-5234

**JAN, FEB, MAR (Anaheim, San Diego, and Palo Alto, Calif; Boston, Mass; Washington, DC; Baltimore, Md)—Data Communications Courses.** INFORMATION: Ruth Dordick, Integrated Computer Systems, 6305 Arizona Pl, PO Box 45405, Los Angeles, CA 90045. Tel: 213/417-8888
MICROCOMPUTER ASSEMBLY LANGUAGE PROGRAMMING
By Gary Charles Elfring
A microcomputer specialist explains exactly how to create effective programs on microprocessors that use assembly language. Proven techniques for writing better software, solving real-time programming problems, and creating well-documented, readable codes are demonstrated. Readers also find out how to select and choose a real-time executive, apply software back-up techniques, document software, write and implement macros, debug programs, and more. Software engineers, programmers, and anyone who uses a microprocessor should have this guide close at hand.
$29.95
Circle 445

THE MEASUREMENT OF VISUAL MOTION
By Ellen Catherine Hildreth
The organization of movement in the changing image that reaches the eye provides our visual system with a valuable source of information for analyzing the structure of our surroundings. This book examines the measurement of this movement and the use of relative movement to locate the boundaries of physical objects in the environment. It investigates the nature of the computations that are necessary to perform this analysis by any vision system, biological or artificial.
$30.00
Circle 446

SOFTWARE SYSTEM TESTING AND QUALITY ASSURANCE
By Boris Beizer
Now you have a comprehensive guide to system testing that ensures reliable, robust, high-quality software. In non-technical language, Boris Beizer covers the gamut from unit testing to system testing. He demonstrates new and effective techniques for security testing, recovery testing, configuration testing, performance testing, integration testing, and debugging.
$34.50
Circle 447

HANDBOOK OF SOFTWARE ENGINEERING
By Charles R. Vick and C.V. Ramamoorthy
Turn to this massive handbook for authoritative coverage of all important tools, techniques, and concepts used to develop computer programs. Emphasizing quality assurance, it explains simulation modeling, data design, operating systems, management of software development, software testing technology, data base management, and system evaluation.
$62.50
Circle 448

THE LEGAL GUIDE TO COMPUTER SOFTWARE PROTECTION: A PRACTICAL HANDBOOK ON COPYRIGHTS, TRADEMARKS, PUBLISHING AND TRADE SECRETS
By Thorne D. Harris, III, Attorney At Law
Unauthorized duplication of computer software is expected to cost programmers and publishers half a billion dollars in 1984. Copyright protection for software has therefore become critical. This book takes the reader through the complete copyright process step-by-step, providing model contracts for publishing, using, writing and leasing software, as well as forms for securing trademark and trade names.
$24.95
Circle 449

HOW TO ORDER:
15-DAY FREE EXAMINATION
(U.S. AND CANADA ONLY)
Simply circle the appropriate number(s) on the Reader Inquiry Card at the back of this magazine. Your book will be sent to you for your 15-day free trial. If you are satisfied keep the book and an invoice will follow. Otherwise return the book by the end of the 15-day period, and owe nothing.

COMPUTER DESIGN/December 1984 259
CUSTOM VIDEO TERMINALS

Our video terminal may be the solution to your custom video display requirement. They are available housed, in ASR, KSR, or RO form, or in configurations suitable for use in your system. Special data formats and protocols, multi-page display, graphics, and intelligent features are possible. We also have standard hardware to provide custom solutions for your non-display communications needs. Call today.

ENTERPRISE SYSTEMS CORP, Box 698, Dover, NH 03820. Tel: (603) 742-7363.

FREE for Intel MDS users:

Guide to time saving opportunities for Intel microprocessor development systems. 20-90% TIME SAVINGS. If you have or plan to get an Intellic Series II, III or Model 800 you need this guide. Call: Winchester Systems, 400 West Cummings Park, Woburn, MA 01801. Toll free: 800-325-3700, in Mass 617-933-8500.

INTELLIGENT STAND ALONE

RS-232-C or IEEE-488 CARTRIDGE TAPE SYSTEM

- Stores up to 5.3M of Binary or ASCII data.
- Intelligent search and retrieval.
- Standard power fail restart or optional power fail with NO Data Loss.
- IEEE-488 and/or RS-232-C with data rates up to 3,000 characters/sec.
- Large input buffer allows unit to accept data non-stop.
- Applications: Data Logging, Control system archiving, Program loading & storage. Back up, Telephone switch monitoring. Auto-pulled remote data storage.

VME PRODUCT LINE ANNOUNCEMENT

- Host Computer Interfaces
- VME-to-VME Links
- VME Repeater
- Digital I/O Modules
- Analog I/O Modules
- Synchro/Resolver Modules
- Pulse Rate I/O Modules
- Telecommunication Modules
- AC I/O Modules
- Data Concentrators
- Intelligent I/O Subsystems

Science Applications International Corp.
VME Microsystems Division
2109 W. Clinton Ave.
Huntsville, AL 35805
(205) 533-5900, Ext. 338

MULTI-SET EPROM PROGRAMMER

IM3016 programs up to 16 DIFFERENT IMAGES in one cycle. Ideal for engineering and/or production environments using large EPROM SETS. Electrically isolated sockets, one-key control and APPROVED fast algorithms. Software selection for all 5V EPROMS and CMOS versions including 2764, 2764A, 27128, 27128A, 27256 & 27512.

INTERNATIONAL MICROSYSTEMS, INC. 11554 C Avenue, Auburn, CA 95603. Tel: (916) 885-7262.
IPK-200 PROGRAMMABLE KEYBOARD

ELICON announces the IPK-200 keyboard. It is expandable to 200 keys and is modular in configuration. Using an internal microprocessor control circuit, the IPK-200 can be trained to perform a variety of functions. The keyboard can be linked to host computers which have an RS-232 port with little or no program changes to the host. The keyboard can output code to the host and simplify multiple keystroke functions to a single keystroke. A variety of lighted key types are available. For further information contact ELICON, 245 Viking Ave., Brea CA 92821-3881, (714) 990-6647.

MATRIXED DIRECT MAIL LIST

The most Precise, most Versatile, Cross-MATRIXED DIRECT MAIL LIST selection. You can rent the entire list, or a part of the list, and reach your target audience for as little as $0.70 per thousand. A variety of lighted key types are available. For details, contact Bob Dromgoole at Designers ever offered for bulk or custom ordering. Designers can be used for bulk or custom ordering. For further information contact ELICON, 245 Viking Ave., Brea CA 92821-3881, (714) 990-6647.

New 64K SBC Requires no terminal. Includes Video Controller and CP/M 2.2 – $375.

10809 STD BUS SINGLE CARD COMPUTER/CONTROLLER

uses 8089 (E)MPU. Provides cost effective multicard capability-2K CMOS RAM may be battery backed (power fail/interrupt on board). sockets for 28 pin EPROM/EEPROM, RS/232/423 serial I/O, 32 lines parallel I/O, 4 timers. Other 10000 SERIES MICROCOMPUTER MODULES include 10812 6502 SCC/C, 10764 Universal Non-Volatile Memory, 10611 Universal TTL I/O (w/8 ports-64 lines), 10301 Versatile Video Display Card. Custom design/mfg. to your requirements. Call today. ENTERPRISE SYSTEMS CORP. Box 698 Dover, NH 03820. Phone (603)-742-7363.

This publication is available in microform.

University Microfilms International

Please send additional information
Name ____________________________
Institution _______________________
Street ____________________________
City ____________________________ Zip ______

CIRCLE 485 CIRCLE 486 CIRCLE 487
CIRCLE 488 CIRCLE 489 CIRCLE 490
CIRCLE 491 CIRCLE 492 CIRCLE 493

AD INDEX

Able Computer……………………………………………………………121
ACC………………………………………………………………………168
Advanced Micro Devices………………………………………………C2
Advanced Storage Concepts……………………………………………109
Ailo………………………………………………………………………260
AMP……………………………………………………………………..124, 125
Amphenol Products, an Allied Co………………………………………178
Analogic Corp…………………………………………………………….80
Applied Data Communications………………………………………39
Applied Digital Data Systems………………………………………241
Atron……………………………………………………………………249
AT&T Technologies……………………………………………………194, 195, 254
Auerbach Publishers……………………………………………………264
BICC-Vero Electronics Ltd………………………………………………211
Boston Systems Office…………………………………………………185
Burr-Brown Corp………………………………………………………153
Canon USA………………………………………………………………82
Celaneese Engineering Resins……………………………………….242
Central Data Corp……………………………………………………161
Cherry Electrical Products……………………………………………49
Chrislin Industries………………………………………………………24
Computer Automation………………………………………………47
Computrol………………………………………………………………216
Connecticut MicroComputer…………………………………………261
Control Data Corp………………………………………………………51
Copley Press………………………………………………………………260
CSPI……………………………………………………………………28
Cubit……………………………………………………………………90
Dataram Corp……………………………………………………………7
Data Translation…………………………………………………………173
Davidge Corp……………………………………………………………253
Dialight Corp……………………………………………………………204, 205
Digi-Data Corp…………………………………………………………200
Digital Equipment Corp………………………………………………140, 141
Diversified Technology…………………………………………………25
Eastern New Mexico Economic Development…………………………264
Electronic Solutions……………………………………………………24
Elicon-Robotics…………………………………………………………261
Emulex Corp……………………………………………………………78, 79
Enterprise Systems Corp………………………………………………260, 261
Esprit Systems…………………………………………………………176, 177
Fairchild Digital…………………………………………………………16
Faraday Electronics……………………………………………………196
Fujitsu America…………………………………………………………58, 59
Fujitsu Microelectronics………………………………………………149
FutureNet………………………………………………………………C4
Gates Energy Products…………………………………………………135
General Cable Co………………………………………………………226
Gould, Computer Systems Div…………………………………………133
Gould, Design & Test Systems Div……………………………………52, 53, 54, 55
Gould, Distributed Systems Div………………………………………38
Heritage Systems Corp………………………………………………...260
Heurikon Corp…………………………………………………………189
Hitachi America Ltd…………………………………………………..166, 167
Honeywell Digital Products…………………………………………144
Houston Instrument…………………………………………………..187
Hunter & Ready………………………………………………………….42, 43
Ibex Computer Corp……………………………………………………107
IBM Corp………………………………………………………………131, 159
Inmos……………………………………………………………………14, 15, 151
Intel………………………………………………………………………..20, 21, 66, 67
International Microcircuits…………………………………………..260
ITT Information Systems………………………………………………105
Kennedy Co………………………………………………………………1
Keystone Electronics Corp……………………………………………240
Kierulf Electronics……………………………………………………71, 72, 73
Logical Systems………………………………………………………..261
Measurement Systems…………………………………………………..123
Megalite Computer Corp………………………………………………261
Megavault………………………………………………………………87
Mentor Graphics Corp…………………………………………………44, 45
Metacomp………………………………………………………………4
Method Electronics………………………………………………………57
Microprocessors Unlimited…………………………………………261
Microtec Research……………………………………………………257
Mini/Micro '85……………………………………………………………152
Monolithic Memories…………………………………………………..112, 113
Motorola………………………………………………………………88a, 88b
Motorola Semiconductor…………………………………………….40, 41, 76, 77
NCR Corp………………………………………………………………191
NEC Electronics USA…………………………………………………142, 143
NMB Hi-Tek Corp………………………………………………………247
Northwest Instrument Systems………………………………………111
Numex……………………………………………………………………C3
Oasys………………………………………………………………………223, 225, 240
Oki data…………………………………………………………………61
* Olivetti SpA……………………………………………………………237
Pacific Computer Sales………………………………………………….261
Panasonic………………………………………………………………163
Pertec Peripherals………………………………………………………203
Pioneer…………………………………………………………………129
Plessey Microsystems………………………………………………..235
Princeton Graphic Systems…………………………………………201
Quantum Corp…………………………………………………………114, 115
Qume……………………………………………………………………90, 91
Recognition Concepts…………………………………………………206
Do you offer engineering or scientific application packages that run on the IBM PC, PC Portable, XT and/or AT?

If so, Auerbach is providing you with the opportunity to list your packages in the next edition of the publication, "Engineering and Scientific Programs for the IBM Personal Computers Available from Non-IBM Sources" . . . FREE.

If your software package(s) is marketed today for the family of IBM Personal Computers . . . contact us immediately.

Submit your company name and package name(s) to:
Software Editor
Auerbach Publishers Inc.
6660 N. Park Drive
Pennsauken, NJ 08109

Or call:
(609) 662-2070, Ext. 230

Auerbach has been a leading computer information publisher for over 25 years.

LET'S GET ALL OF AMERICA WORKING AGAIN.

AMERICA WORKS BEST WHEN AMERICANS WORK TOGETHER

Teamwork is making a comeback in America.
Cooperation on the production line helped America win World War II. We're in another kind of battle today—a fight for economic survival in an increasingly competitive world market. Cooperation in the workplace is helping us meet this challenge too.

In plants and offices throughout the country, management is asking employees for their ideas on how to increase productivity and improve the work environment. And workers and their unions are responding with a wealth of practical suggestions and a renewed spirit of cooperation.

For information about how others are working better by working together, contact:
Cooperative Labor-Management Programs
U.S. Department of Labor
Washington, D.C. 20216
202—523-6096

U.S. Department of Labor
Suddenly, everyone's headed for MARS.

The MARS-432 32-bit, programmable, floating point array processor.

And with good reason. Because the MARS-432 has opened up a new world of speed, power and ease-of-use that's hard for anyone to resist.

The MARS-432 already interfaces with some of this world's leading computers — DEC, Apollo, Elxsi — to provide users with a new level of computational power. Interfaces for other leaders such as IBM, Perkin-Elmer, and Gould/SEL are scheduled to arrive soon.

Simply put, we're setting the direction in state-of-the-art array processors with features such as:

Programming Ease
All of the computational power of an array processor doesn't mean much if accessing that power requires days of tedious programming, debugging and reprogramming. That's why we engineered the MARS-432 with an architecture specifically designed to support a FORTRAN compiler and a screen-oriented debugging system that make accessing and utilizing its raw power a very civilized process.

The MARS-432 also provides:
- A Microcode Development System for off-line program development.
- An AP Run Time Executive Support Package (AREX) for simplified processor initialization, I/O operations, and array function executions.
- Applications Libraries for math, signal processing, and image processing.

Speed
- Add and multiply times of 100ns.
- Computational power of 30 megaflops.
- Computes a 1024-point complex FFT in 1.7ms.
- DMA transfers at I/O bus rates of 20 megabytes/sec.
- Data memory write or two reads in 100ns.
- Memory paging for uninterrupted processing during I/O transactions.

Impressive Memory
Program memory contains a physical address space of 4K words and a virtual address space of 64K words via a cache configuration. Data memory contains a physical address space of 16 million words.

The MARS-432 from Numerix; a journey to faster, more affordable array processing power. With programming ease that sets it worlds apart.

Going our way?

For additional information on the MARS Family of High Speed Array Processors, write or call:

NUMERIX
maximum power minimum effort

Numerix Corp. 320 Needham Street, Newton, MA 02164-1594 Tel. 617-964-2500
CIRCLE 113
Our DASH-1" Is A Master At Schematic Design.  
Now Meet DASH-2," Our Ph.D!

DASH-1... A Master At The Game
DASH-1 has already proven its incredible value to design engineers by creating perfect schematics and related documentation on an IBM PC, XT or AT in a fraction of the time it would take using old-fashioned manual methods.

Meet DASH-2... Our Enhanced Ph.D.
Now DASH-2 makes you even more productive with a coordinated set of new enhancements using FutureNet's graphics controller and mouse.
Here's what our "Graduate" gives you:

Tag And Drag: Allows you to pick an alphanumeric field, symbol, or drawing area and drag it across the screen while maintaining all connections.

Real Time Rubber Banding: Simplifies cleanup since all connecting lines follow along at right angles as symbols or areas are moved.

Snap To Closest Pin: When drawing wires, you merely have to position the cursor in the vicinity of a pin. Connections are automatically snapped into place.

DASH-2 Also Provides: Area Definition using the Mouse, Auto Pan, Multi-Level Zoom, Insert Alphanumeric Field, Window Save, On-Line Help Screen, On-Line Parts Selection and Execute DOS Commands.

DASH Is Multilingual
Our DASH translators interface with virtually all CAD systems. And we also provide direct connection to DEC, IBM and other computers. Other tools include the STRIDES hierarchical option which handles up to 99 levels of nesting, perfect for VLSI designs... and CADAT logic and fault simulation that can handle designs of up to 10,000 gates right at your desk and up to 100,000 gates using our CAD translator.

Our Graduates Work Cheap
The DASH-2 add-on package is just $5980 for the IBM PC and $6280 for the XT or AT. Complete systems are available including the IBM computer and printer for less than $10,000! If you already own a DASH-1 you can upgrade it to a DASH-2 in the field for merely $250.

If you're designing schematics you should graduate to DASH. Call for the whole story.
Productivity of the Future... today.

FutureNet Corporation • 6709 Independence Avenue • Canoga Park, CA 91303 • TWX: 910-494-2681
(818) 700-0691

Authorized IBM® Value-Added Dealer

Rent or Lease from:
United States Instrument Rentals, Inc.