It's a 6250 BPI (GCR) controller that can handle dual and tri-density drives from STC and Telex.

It's a software compatible streamer controller for today's streaming 1/2" drives.

It's a TSII* emulator.

It's a 6250 BPI streamer controller for tomorrow's new technology GCR streaming drives.

It's a single board imbedded controller with a 64K byte on-board memory that acts like a large buffer in start-stop mode and as a multiblock staging buffer while streaming.

It's the TS-6251 Supercontroller from Western Peripherals, the company that has put more magnetic tape on DEC Unibus computers than any other independent supplier. Call or write us for technical details.

western peripherals
Division of WESPERCORP
14321 Myford Road, Tustin, CA 92680
(714) 730-6250  TWX: 910 595-1775  CABLE: WESPER

*Circled trademark Digital Equipment Corporation
Kennedy is making good even better.

The 6170 Series 8" Winchester disk drives have always provided unmatched performance for the lowest unit price in the industry. Now, Kennedy engineering has made the product line even better. And, it still remains the lowest price unit available. Models 6172 and 6173 have capacities of 24.5 and 40.9 megabytes respectively. They feature a linear voice coil positioner and a brushless DC spindle motor located outside of the sealed head/disk assembly to avoid inducing heat into the HDA, which yields high reliability and extends component life. Interface options allow the OEM to select between SMD, ANSI, and our inexpensive Disk Bus.

The 6170 Series has all the essentials: reliability, high performance, low cost, and immediate availability. If you have never evaluated one of the 6170 drives, we suggest that you do so today, and if you have, we think the product warrants another look. We believe you'll like what you see. We know you'll like the price.

KENNEDY
An Allegheny International Company
1600 Shamrock Ave., Monrovia, CA 91016
(213) 357-8831 TELEX 472-0116 KENNEDY
TWX 910-585-3249

KENNEDY INTERNATIONAL INC.
U.K. and Scandinavia
McGraw-Hill House
Shoppenhangers Road
Maidenhead
Berkshire SL6 2OL England
Tel. (0628) 73939
Telex: (851) 847871 KENUKSG

KENNEDY INTERNATIONAL
Koningin Elisabethplein 8
B-2700 Sint-Niklaas
Belgium
Tel: (03) 777 1962
Telex: 71870 KEN CO

KENNEDY - QUALITY - COUNT ON IT

CIRCLE 2
For those who think a quality 8-inch disk drive has to be expensive...

It doesn't.
For example, our 47-Mbyte, 8-inch Winchester disk drive is competitively priced. Without any compromise in the performance you'd expect from an advanced disk drive—or in the quality you'd expect from Fujitsu.

<table>
<thead>
<tr>
<th>MODEL</th>
<th>M2301B</th>
<th>M2302B</th>
<th>M2302BE</th>
<th>M2303BE</th>
</tr>
</thead>
<tbody>
<tr>
<td>CAPACITY (MB)</td>
<td>11.7</td>
<td>23.4</td>
<td>23.7</td>
<td>47.5</td>
</tr>
<tr>
<td>AVG. POSITIONING TIME (ms)</td>
<td>70</td>
<td>70</td>
<td>70</td>
<td>70</td>
</tr>
<tr>
<td>TRANSFER RATE (KB/s)</td>
<td>593</td>
<td>593</td>
<td>1,200</td>
<td>1,200</td>
</tr>
<tr>
<td>INTERFACE</td>
<td></td>
<td></td>
<td>SA4000</td>
<td></td>
</tr>
<tr>
<td>AVERAGE LATENCY (ms)</td>
<td>10.1</td>
<td>10.1</td>
<td>10.1</td>
<td>10.1</td>
</tr>
<tr>
<td>RECORDING DENSITY (BPI)</td>
<td>6,100</td>
<td>6,100</td>
<td>12,360</td>
<td>12,360</td>
</tr>
<tr>
<td>TRACK DENSITY (TPI)</td>
<td>195</td>
<td>195</td>
<td>195</td>
<td>195</td>
</tr>
<tr>
<td>NUMBER OF CYLINDERS</td>
<td>244</td>
<td>244</td>
<td>244</td>
<td>244</td>
</tr>
<tr>
<td>NUMBER OF DATA HEADS</td>
<td>4</td>
<td>8</td>
<td>4</td>
<td>8</td>
</tr>
<tr>
<td>POSITIONING METHOD</td>
<td>Buffered Stepper</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIMENSIONS (HxWxD in.)</td>
<td>44x8.5x14.0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fujitsu America Sales Offices:
Northwest 408/988-8100    Southwest 714/559-8757
East Coast 617/229-6310   Europe 44/1/493-1138

©1982, Fujitsu America, Inc.
Three agreements on standard size microfloppies

Atari, Athani, BASF Systems, Fuji Photo Film, Memorex Media Systems Technology, Shugart Associates, Sony, TDK, 3M, Verbatim, Wabash, Datatech, and Xidex have agreed to support a mutually compatible 3½" microfloppy disk format. Specifications accepted by the 14 companies for the hardcovered disks include 3.54" x 3.70" size, 80 tracks, 135 tpi, 8187-bpi maximum density, MFM recording format, 0.5M-byte/side recording capacity, 86.00-mm disk diameter, and 90- x 94-mm disk cartridge of 3.4-mm thickness. When remaining specifications are agreed upon, Sony will grant nonexclusive manufacturing licenses to qualified media manufacturers.

Concurrently, in a recent study International Resource Development Inc predicts that the 3½" microfloppy will soon become the primary storage medium for the personal computer market. The report states that the Sony-designed version and compatible 3½" disks will totally displace the more common 8" disk and sharply reduce the market for 5¼" versions. By the beginning of 1984, U.S. manufacturers will be selling 3½" drives in OEM quantities for about $225; however, by the end of the decade, competition will force the prices down sharply.

After its own evaluation study, Brown Disc Manufacturing joined Seagate Technology, Tabor, and Dysan in formally endorsing the 3¼" size microfloppy disk media as the product format the company will manufacture for use in microcomputer data storage systems. The Brown 3¼" disks reportedly provide sufficient media rigidity to operate comparably to a cartridge device. Among the reasons for choosing the 3¼", 500k-byte/side disk were cost and manufacturability. Brown feels that it can manufacture the 3¼" disks at a lower price than for the 3½" size. Further, it has not been possible to obtain a manufacturing license to provide the 3½" Sony cartridge device.

Independently, the American National Standards Committee X3, Information Processing Systems, announced project approval for standardization of a nominal 3" flexible disk cartridge. The project will cover mechanical, magnetic, and electrical features of the removable cartridge.

Proposals for streaming tape drive standards

Separate committees are planning to forward proposals for standardizing streaming tape drives to the American National Standards Institute (ANSI) and the European Computer Manufacturers Association (ECMA). The Advanced Computer Tape Standards Association (ACTSA) will propose standards for two classes of high capacity, high performance half-inch streamers to ANSI at its meeting this month. Included in the proposals are manufacturing materials; general packaging recommendations; mechanical, electrical, and magnetic characteristics for the media; and environmental specifications. One class of tape will cover a 295-Oe media that can operate between 8000 and 12,000 fcpi, the second will be for the 650-Oe tape that will store data at densities of 16,000 to 32,000 fcpi.

Proposals to ANSI and ECMA by the Working Group for Quarter-Inch Cartridge Drive Compatibility (QIC) will specify 4- and 9-track formats, a unique address for each written block, and a track reference burst on track zero between beginning of tape and load point. Members of QIC include Archive, Cipher Data Products, Data Electronics, Irwin/Olivetti, Qantex Division of North Atlantic Industries, Sanyo Seiki Mfg Co, Tandberg Data A/S, and Wangco. Observer companies include ADES, Basic Four, BNR, Kennedy, Nortronics, Rosscomp, Sysgen, and TEAC.
UPFRONT

Pretriggers

A sophisticated local area network system, made up of interfacing products designed to address the complex needs of a factory, engineering plant, or office, will be introduced by Concord Data Systems at Interface ’83 next month. Especially qualified for use in a multiple computer facility environment, Token/Net operates on CATV compatible broadband cable at extended distances. The system complies with the IEEE 802 standards for LANs and utilizes the access mechanism known as “token passing” with a bus topology. Compared to alternative access mechanisms such as carrier sense multiple access/collision detection (CSMA/CD), token passing is claimed to be superior in large or realtime data network environments.

Communications controller architecture links multiple national and local systems in centralized attendant main/satellite, electronic tandem, and electronic mail networks. Just two weeks after deregulation went into effect, American Bell’s Advanced Information Systems has announced the Dimension 85 PBX. Its digital communication protocol allows multiplexing of voice, data, and control information into a single digital transmission stream up to 19.2k bps, and integrated voice/data switching up to 64k bps.

Configuration flexibility that puts multiple processors to work on the problem at hand enables Burrough’s B7900 to handle large volumes of data at high speed. The asynchronous system combines parallel and pipeline processing techniques with extended memory.

Managing, multiplexing, and maintaining mixed data, voice, FAX, and video networks that share 1.5M-bps transmission facilities, Timeplex’s LINK/I solves emerging needs. Implementation is both more economical and easier, since the unit handles total network control from a single point.

Entry into the gate array business by Siliconix has been achieved through a technology license with Universal Semiconductor. The nonexclusive agreement covers Universal’s ISO-5 (5-micron) and ISO-3 (3-micron) silicon-gate CMOS arrays.

Performance can be increased from 3 to 16 MIPS, without software modification, through a multiprocessor system from Polycomputers, Inc. The Supramini processors can be dedicated to handle multiple batch streams or multiple terminals under a system operator’s control.

Communications network problems are identified and solved through use of Hewlett-Packard’s 4955A protocol analyzer. Features include easy menu-driven operation, data-stream storage that enables post-processing, seven display formats, speeds to 72k bps, 63 triggers, and a selection of interface pods.

Capacity of 72 channels with speeds up to 100 MHz enables users of Tektronix’s 1240 logic analyzer to examine complex, multiprocessor systems in which separate portions operate from different clocks.

Intelligent peripheral controllers for Multibus applications have been introduced by Xylogics, Inc. One device is for control of SMD compatible disk drives, the other for streaming and start/stop tape drives.
Motorola's 68000 is a winner, and using this popular microprocessor in a VERSAbus/VERSAboard configuration is a smart move. Dataram's new single-board 1.0 MB DR-680 can make it even smarter. Increased single-board memory capacity means lower power, less space, higher reliability, and lower cost...and the DR-680 provides a lot more!

*More speed:* Ability to perform match cycles reduces access/cycle times by allowing immediate reading of data registers when adjacent words/bytes are accessed.

*Advanced error handling:* The DR-680 provides an on-board control and status register (CSR) which allows program control of ECC functions and contains the diagnostic information required for error analysis. The CSR can be read or written via the VERSAbus. Additionally, the DR-680 greatly increases reliability by performing error "sniffing" and error "scrubbing" during refresh operations.

*Availability:* Best of all, the 1.0 MB DR-680 is available now. And it comes with Dataram's standard one-year warranty. For more information, send in the adjacent coupon or, for faster response, call Dataram today at (609) 799-0071.

VERSAbus and VERSAboard are registered trademarks of Motorola, Inc.
System technology

26  **Peripherals**: Color raster plotters use different high resolution plotting techniques

32  **Control & automation**: High performance measurement and control system plugs into low-end microcomputer

38  **Software**: Ethernet software handles file transfer, remote program execution

43  **Computers**: Chip set packs power of a mainframe computer

48  **Data communications**: Ultrafast data transmission outfit operates full duplex with 95% transfer efficiency

64  **Microprocessors/microcomputers**: 8/16-bit microcomputers serve standalone or in mixed network

System design

71  **Microprocessors/microcomputers**: *Growth of processor family boosts system options*  
*by John F. Stockton.*—Expansion of the 68000 family to include other processor and peripheral chips frees system designers from application limitations.

89  **Computers**: *Minimal solutions to logical dilemmas*  
*by Saul B. Dinman.*—While there is more to simplifying logic equations than ABC, designers must remember that minimized logic functions do not necessarily imply minimal hardware configurations.

103  **Interface**: *Can computers really be friendly?*  
*by Jack W. Crenshaw and Joseph Philipose.*—Determining the criteria for designing user friendly computers requires examining the foibles of human behavior.

111  **Software**: *The common sense of object oriented languages*  
*by Roy S. Freedman.*—Languages like Ada that rely on the manipulation of objects need not be hard to grasp. In fact, most of us already understand the principles upon which they are based.

123  **Integrated circuits**: *Providing CMOS benefits to peripheral chips*  
*by Walter J. Niewierski.*—CMOS technology is finally being extended beyond processors to peripheral support chips. An era of low power, high performance designs may result.
Industry analysts predict that by the end of the decade over half of all ICs used will be customized designs. Therefore, this month's "Design Frontier" report concentrates on the various techniques and services for the design and manufacture of custom and semicustom digital chips. A staff report looks at the shifting patterns in cost, lead time, and training required for custom and semicustom designs. Other articles in this Special Report examine custom design of microprocessor based systems, Mead-Conway design of a sorted-access memory, and the use of in-house computer aided design for semicustom circuits.

This month's cover, an artist's impression of a gate array design as viewed from within a CAD terminal, was created by Mark Lindquist and Robert C. Hoffman III on the Digital Effects Video Palette III. Special software was written by Henry Velick. Logic array plots courtesy of LSI Logic Corp, Milpitas, Calif.

**System components**

- 199 Microcomputer boards put STD bus into realtime, multitasking arena
- 200 Superminis increase capacities while cutting costs
- 202 Oscilloscopes use new CRT design for high performance at low cost
- 205 Ergonomic data tablets combine capabilities of digitizer and mouse
- 206 Smart CRT terminals emulate higher priced competitors
- 208 Integrated circuits
- 214 Memory systems
- 222 Computers
- 226 Microprocessors/microcomputers
- 228 Peripherals
- 242 Data communications
- 244 Interface
- 247 Data conversion

**Departments**

- 3 Up front
- 11 Publisher's perspective
- 11 March preview
- 17 Editorial
- 22 Letters to the editor
- 260 Calendar
- 262 Literature
- 265 Career opportunities
- 266 Advertisers' index
- 270 System showcase
- 273 Reader showcase
- 273 Change of address card

**Designers' preference survey**

- 239 Peripherals, controllers & memory storage

**Editorial reviewers for parts of this issue:**

- Dennis Allison
- Rex Rice
- Mark Stahlman

*Appearing in Domestic issues only*
For every design engineer who wants a friendlier logic analyzer.
Tek introduces the Color DAS.

Isolating a digital fault can often be a bigger problem than the fault itself. Especially if your logic analyzer isn’t as friendly as it could be. To turn the tables, Tektronix offers the Color DAS with a new standard of friendliness for digital test instruments.

**Color DAS makes the difference.**

Independent research studies show color makes a significant improvement in user speed and accuracy. For example, test results showed color coding in logic analyzers reduces errors by up to 81%.

The research provided valuable information on the best use of color in the man/machine interface. So Tek developed the Color DAS with a special red-green-yellow display optimized for human interaction in logic analysis.

Not least of all, color alleviates visual fatigue and boredom, so productivity increases.

**Quick to learn, easy to use.**

The human engineering achievements of the Color DAS go far beyond color display.

Menu-driven keyboard entry makes the Color DAS a snap to use.

A built-in tape drive stores setups and user-defined mnemonics for recall when needed.

A new delta time feature gives an instant readout of time between selected stored events.

**Modular Packaging gives unsurpassed performance.**

Through modular design, you get the best logic analyzer performance anywhere. With data widths to 104 channels, Acquisition to 660 MHz. Pattern generation to stimulate your test circuitry and acquire the results. Simply combine the right modules and expand when you’re ready.

And optional GPIB and RS-232 communications provide full remote programmability.

**Color the DAS into your design picture.**

For more information on the Color DAS contact your nearest Tek Sales Engineer.
NOBODY IN COLOR GRAPHICS CAN MATCH OUR PRICE/PERFORMANCE.
NOBODY.

NOBODY
1024 x 1024
$11,995
TWO YEAR WARRANTY

- 1024 X 1024 resolution
  (1024 X 768 viewable).
- MC68000 16-bit processor.
- 8 color overlay.

OPTIONAL FEATURES INCLUDE:
- 256 simultaneously displayable
colors/16 million color combinations.
- Dual 500K byte flexible disk drives.
- 10MB or 40MB fixed disk drives.
- Up to 8 MB user addressable RAM.
- IDRISE, C, PASCAL, FORTRAN.

- 512 X 512 resolution.
- Z-80 8-bit processor.

OPTIONAL FEATURES INCLUDE:
- 16 colors.
- 13,” 15” and 19” displays.
- Single or dual 256K flexible
disk drives.
- 32K user addressable RAM.
- CP/M, PASCAL, BASIC.

OTHERS PROMISE. WE DELIVER.

Chromatics™

For full product information on the best PRICE/PERFORMANCE story in the business, contact:
Offices Worldwide

CIRCLE 7
New dimensions in system design

One tends to date oneself with such clichés as "the only engineering constant is change." In this issue, however, our editorial staff discovered that while the expression itself may no longer be in vogue, the changes certainly haven't slowed down. This issue on advanced ICs focuses on some important alternatives in system design.

While preparing this Special Report, the editors found that the impact of custom semiconductor design promises to be as forceful as the introduction of the microprocessor itself. To cut design cost and shorten turnaround time, the computer based system designer is going to become more involved with computer aided design and silicon foundry production. In approaching dedicated system applications, the designer will need to select one of three alternate approaches: complex but off-the-shelf ICs, custom fabricated advanced IC chips, or software solutions using a microprocessor.

As covered in the Special Report Introduction, we are not talking about a few isolated system designs. It is estimated that by 1990, over 50% of the ICs used in computer based systems will be custom circuits. Based on past technological advances, I have a hunch that it won't take that long. In any case, look closely at what our editors have put together, and let me know what you think.

Ronald W. Evans
Publisher

MARCH PREVIEW

Special Report on Data Communications System Design

Availability of inexpensive small computers, terminals, and workstations is making distributed processing economically feasible and desirable in a growing number of situations. Therefore, data communications systems in general, and especially local area networks (LANs)—whether for a single office building or for a manufacturing complex—are becoming essential architectural tools. Editorial emphasis of the March Special Report will be on the design of LANs and other data communications subsystems.

Local area networks untangled: A staff report on LANs will look at issues in the debate over baseband versus broadband systems. Also, it will examine other alternatives such as enhanced public automatic branch exchanges. Both design techniques and emerging international standards will be covered.

Other major articles on data communications: Bit oriented data link controls... Issues and answers on broadband network design... Single-chip modems... Ring architecture for LANs...
In the Microworld, Motorola and Intel CPU’s
Now, no matter whose microprocessor you choose, you can design a better system by surrounding it with Zilog's architecturally-advanced universal peripherals.

We put more functions on every chip, so you need fewer parts and less space. For example, our CIO gives you three on-board 16-bit counter/timers, 20 programmable I/O lines, and vectored interrupt control.

Advanced architectural features sharply reduce CPU overhead and increase system throughput. The SCC, for example, includes most of the frame-level protocol implementation requirements for Bisync and SDLC, including SDLC Loop Mode. And, it's the only serial controller with on-chip clock recovery logic. For asynchronous—only applications, there is also Zilog's ASCC which offers all of the benefits of the SCC at lower cost.

We also have circuits that can simplify your multiprocessor designs. Our FIO provides an easy-to-use asynchronous FIFO interface between any two CPU buses. Our UPC gives you a complete single chip microcomputer with a built-in host bus interface for distributed processing applications.

Find out today how Zilog peripherals can make your product more competitive in the Microworld—no matter which CPU you've decided on. Call Zilog TOLL FREE 800-272-6560. Or mail the coupon to: Zilog, Inc., Components Tech. Publishing, 1315 Dell Avenue, Campbell, CA 95008.

In addition to working with Zilog's CPUs, Zilog peripherals help these processors.

<table>
<thead>
<tr>
<th>Supplier</th>
<th>16-bit</th>
<th>8-bit</th>
<th>Single-Chip</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel</td>
<td>8086/8088</td>
<td>8080/8085</td>
<td>8051</td>
</tr>
<tr>
<td>Motorola</td>
<td>68000</td>
<td>6800/6809</td>
<td>6801</td>
</tr>
<tr>
<td>Rockwell</td>
<td></td>
<td></td>
<td>6502</td>
</tr>
<tr>
<td>Texas Instruments</td>
<td>9900/9900</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Zilog's Universal Peripherals are available now; SCC, Serial Communications Controller; ASCC, Asynchronous Serial Communications Controller; CIO, FIFO Input/Output Interface Unit; FIFO, FIFO Buffer Unit and FIFO Expander; CIO, Counter/Timer and Parallel I/O Unit; UPC, Universal Peripheral Controller. The Z-SCC (Z8030), Z-ASCC (Z8031), Z-CIO (Z8038), Z-UPC (Z8090) work with multiplexed address and data bus CPUs. The SCC (Z8530), ASCC (Z8531), CIO (Z8538), UPC (Z8590) are non-multiplexed address and data bus versions. The FIO (Z8038) and the FIFO (Z8060) work with either bus versions.
Modulas ™ Microcomputers...
A WHOLE LOT MORE FOR A WHOLE LOT LESS

ModulasOne® computers aren't for everyone. But they're outstanding for people with sophisticated applications such as data monitoring, data capture and display, process control and data communications.

Choose a 6802 or 6809 microprocessor. We'll add the necessary memory, I/O, firmware and other support.

You'll get immediate and continuous performance—even in harsh environments.

Find out more about how you can get more for less with ModulasOne.

Call or write us today.

SBE, Inc.
4700 San Pablo Avenue
Emeryville, CA 94608
TWX 910-366-2116
(415) 652-1805

CIRCLE 9

LSI 11® COMPUTERS
AS LOW AS $1,795.00

CI-11/23 AC — LSI 11/23 CPU, MMU, 256KB Memory, power supply in 16 slot rack mountable chassis ............. $3,195.00
CI-103 DESKTOP COMPUTER — Complete computer system enclosed within a VT103 video terminal with LSI 11/2 and 64KB Memory ....................... $2,995.00
CI-1103LK — LSI 11/2 CPU, 64KB Memory, power supply, KEV 11 in 16 slot rack mountable chassis .............. $1,795.00
CI-1220 — Dual drive, double density, double sided, 2MB capacity floppy plus DMA LSI 11 controller ............... $2,695.00

DON'T ASK WHY WE CHARGE SO LITTLE, ASK WHY THEY CHARGE SO MUCH.

Chrislin Industries, Inc.
31352 Via Colinas • Westlake Village, CA 91362 • 213-991-2254
TWX 910-494-1253 (CHRISLIN WKVG)

DEC LSI, PDF are Trademarks of Digital Equipment Corp.
Open the door to a new UNIX™ performance environment.

Exciting new doors are opening up for UNIX™ users. The Gould CONCEPT 32/87 is the key. Now there's a powerful alternative for the VAX-bound user. Running the authorized version of Bell Laboratories' UNIX operating system, the Gould CONCEPT 32/87 benchmarks at triple the performance of the VAX 11/780. This new processing power can make you more productive. Whether you are dealing with VLSI design, molecular modeling, or simulation processing, the 32/87 has the versatility and performance you need for increased productivity.

Now Gould S.E.L. minicomputers offer a comprehensive ICSC-Ada™ language translator to open new doors into the state-of-the-art DOD language environment. The ICSC-Ada translator operates in conjunction with the C compiler under UNIX to enable users of Gould computers to learn Ada and to develop programs to satisfy emerging Ada requirements of military and scientific computer applications.

Let us open new doors to performance and productivity in your compute-bound UNIX environment. Just call or write.

Gould Inc., S.E.L. Computer Systems Division, 6901 West Sunrise Boulevard, Fort Lauderdale, Florida 33313 1-800-327-9716.

---

**UNIX** is a trademark of Bell Labs.

**VAX 11/780** is a trademark of Digital Equipment Corporation.

**ICSC-Ada** is a proprietary software product of Irvine Computer Sciences Corporation. Ada is a trademark of the U.S. Department of Defense.
ONE SLOT SHOPPING.

INTRODUCING
THE WINCHESTER/FLOPPY/TAPE
THREE-IN-ONE MULTIBUS CONTROLLER.

Try this on for size.
DSD's new 721S single-board Multibus®
controller/interface handles two SA1000-type 40Mb
Winchesters, a ¼" streamer, and two 8" floppies.
Plus on-board data separation, 32-bit ECC, and
self-diagnostics. All on the same board.
There's also a version for 5½" drives, the 5215,
with similar capabilities.
And both are very, very quick.
Thanks to a pipelined architecture that moves
data at non-interleaved speeds.

Top-of-the-line performance.
The 7215 and 5215 are the highest performance
controllers on the market for 8" and 5½" drives.
And that makes them ideal for multiuser and
UNIX® applications.
They also emulate Intel®iSBC® 215 and iSBX™
218 controllers so you can run RMX 86 anytime.
And with 24-bit addressing support, you can
take advantage of high performance microprocessors
like the 68000 and the new inexpensive memory chips
to address larger physical RAM memory.
To tune system performance, both boards offer
four alternatives for bus arbitration. As well as having
the capability to boost system performance by per­
forming overlapped seeks and multisector operations.

Plus the convenience to match.
The best part about all this performance is that it
comes on one board. So it only takes up one back­
plane slot. And there are no extra boards to fool with.
As easy as that sounds, there are those of you
who'd rather not do-it-yourself. For you, the 7215
controller is also available in our 770 storage systems.
And like all DSD products, our Multibus boards
and systems are supported by our exclusive Rapid
Module Exchange™ and regional service centers.

Shop around.
Compare our incomparable Multibus boards and
systems to anything else you like. To make it easy, just
send your business card to DSD Corporate Head­
quarters, Marketing Communications Department,
for a free copy of "The Multibus Buyers Guide."

Corporate Headquarters: 2241 Lundy Avenue, San Jose, CA
95131. Eastern Region Sales and Service: Norwood, MA, (617)
769-7620. Central Region Sales and Service: Dallas, TX, (214)
980-4884. Western Region Sales: Santa Clara, CA, (408)

*Intel, Multibus, and iSBC are registered trademarks of Intel Corporation. iSBX is a trademark of
Intel Corporation.
*UNIX is a trademark of Bell Laboratories.
*Rapid Module Exchange is a trademark of Data Systems Design, Inc.
THEY WHO ALSO SERVED

On behalf of the entire staff at Computer Design, I thank you, our readers, for the many comments about our December 20th Anniversary issue. I feel compelled to respond to these comments, and, in particular, to Mr Currie's letter (see Letters to the Editor, p 22).

In April 1982, we asked you to select the founders and principals behind technological breakthroughs in our industry. These individuals were to be featured in our December Hall of Fame section. As I watched the responses come in, I was initially pleased that you chose many contemporaries still actively involved in today’s technology. This is not to denigrate the contributions of the venerable founders of our technology back in the ENIAC, MANIAC era, for they certainly deserve to be honored.

Unfortunately, fortune and fame are related and I was—and was not—surprised to see many of our industry's pioneers missing from the list. The names of cofounders, partners, and other principals who did not appear next to an elected “Hall of Famer” were not oversights—they were simply not elected by you. Although the company bears both names, you chose David Packard, not William Hewlett (note, however, that Mr Packard does credit Mr Hewlett as a founder and contributor). Similarly, Bill Gates gave abundant credit to his coprincipal, Paul Allen, although the latter was not chosen.

When a company attains international recognition, it is often after one or more (or perhaps all) of the original entrepreneurs and technical contributors have departed. As the company grows, the spotlight falls on those who have remained. The information we collected on the Hall of Fame nominees came from their companies or from nominee interviews. In order to keep the Hall of Fame in its original perspective, we did not feel it was our right to embellish the Hall of Famers or add other names to the list. Whatever contributions the elected nominees and others have made—whether marketing and organizational or technical—they are all permanently linked with the companies and technologies that have made significant impacts on all of our professional lives.

Saul B. Dinman
Editor in Chief

Best Technical Article of the Month—July
“‘The ABCs of Simplifying Logic Equations, Simply’”
Edward Glenn McCoy, Advanced Computer Systems

This article will now compete with other monthly winning articles for the 1982 editorial excellence award.
Most second-source agreements go something like this: "Here's the mask, you figure it out."

Then there's the "I'll-show-you-mine-if-you-show-me-yours" kind.

The Partnership is something else.

AN ALLIANCE DEFINED IN TERMS OF TIME, NOT PARTS.

For the next ten years, Intel and Advanced Micro Devices will develop, expand and support the iAPX86 family together.

The key word there, is "together."

We'll exchange masks, technology, R&D, ideas, test tapes. Everything we need to make sure our parts are identical.

Only the Partnership guarantees
you two responsible domestic sources for an entire 16-bit CPU family.

ONE HUGE, HAPPY FAMILY.

Together, Intel and Advanced Micro Devices have more ways to enhance system performance than anybody. There's the 8086, the highly integrated 186, the ultrahigh performance 286 CPU's. We've got DMAs, Counter Timers, Interrupt Controllers, Clocks. The works.

And when you order our parts they're available today. Now. Not next year. But that's only the beginning.

Because we're working together, we'll be able to work faster. You'll see a steady stream of CPU upgrades, peripherals and support for the iAPX86 family over the next ten years.

You'll see new products for high-speed encryption. Products for high-speed communications. State-of-the-art hard disk controllers and graphic controllers. Everything you need to keep you at the leading edge.

If you thought the iAPX86 family was good before, take a look at the Partnership. It's twice as good.

The iAPX86 People.

Intel and Advanced Micro Devices.

Advanced Micro Devices, 901 Thompson Place, Sunnyvale, CA 94086 • (408) 732-2400

©1982 AMD The Partnership is a trademark of Advanced Micro Devices, Inc.
OUR NEW 8" DRIVES PUT US IN A TIGHT SPOT.
They're half the height of a conventional 8-inch floppy. The exact depth of a standard 12-inch CRT terminal. And actually capable of squeezing 8-inch drive performance into desktop systems that haven't room for full size 8-inch drives.

Because they're compatible with our industry standard SA801/851 8-inch drives. Same mounting holes. Same internationally recognized DC power supply. Same controller interface. And all the jumper options you need to build in the features you need.

They're also compatible with the existing user base of over 200 million 8-inch diskettes. And the SA810 and SA860 offer distinct advantages over 5½-inch drives, including more capacity. In the case of the SA860 (1600 kilobytes), 60 percent more than a double-sided 96-TPI minifloppy. With faster access times (89 msec versus 158 msec average). And faster transfer rates (500 versus 250 kilobits per sec).

They also offer a bundle of features not found in conventional 8-inch drives. The rapid start DC motor, for example, eliminates the need for belts, pulleys, and head-load solenoids. So reliability is substantially increased. Media wear is reduced. And overall operation is much quieter.

All of which makes our new SA810/860 drives the smart solution for a wide range of high performance desktop applications—from word processing to distributed network systems.

All backed by the industry's largest and most experienced engineering, sales and service organizations.

For more details, contact Shugart Associates, 475 Oakmead Parkway, Sunnyvale, CA 94086, (408) 733-0100 (Hamilton/Avnet, authorized distributor).

And see if you can squeeze us in.

Shugart
Right from the start.
Missing names in the Hall of Fame?
The 20th anniversary issue of *Computer Design* held some interesting surprises, as well as a fair share of paradoxes. Hall of Fame section began with an impressive, albeit heterogeneous, list of names well known in various segments of the computer industry. Then followed a number of profiles of the newly elected Hall of Famers, with the last page entitled Meritorious Nominees.


Equally puzzling is the mixing and mismatching of the type of contribution, and the degree of significance and impact. Marketeers, promoters, hardware and software engineers, and historical figures are all interspersed within the section.

Including individuals such as Harold Garland (Cromemco) "for spearheading the personal computer industry by designing and marketing bus compatible microcomputers" is very distressing. While this might constitute a worthwhile activity, it certainly isn't any significant pioneering or design effort. Cromemco did little more than market recast versions of the MITS Altair.

Henry E. Roberts, founder of MITS and designer of the Altair and S100 bus, is deserving of a lasting place in the Hall of Fame. He is the visionary who recognized that BASIC was an important language for microcomputers, and had as his primary motivation, the idea to bring computers to the masses. The world's first computer store, microcomputer conference, and publishing company for microcomputer applications, were all the products of his fertile mind.

The account of Microsoft's 8080 BASIC Interpreter is appalling. From its first execution by the Altair, this product was under exclusive license by MITS. The 4K BASIC did not come into being in 1976, as claimed in *Computer Design*, but rather in 1975. The significant work beyond the first primitive version was the result of efforts largely provided by Paul Allen while employed by MITS as Director of Software. Specifically, he was responsible for all the enhancements until version 4.0, and was employed by MITS until its release.

Edward H. Currie
Lifeboat Associates
1651 Third Avenue
New York, NY 10028

Solution defies logic... I am somewhat surprised to see *Computer Design* publish an article before thoroughly investigating the ideas and methods proposed by it. This was obviously the case in the July 1982 issue (pp 99-102). Edward G. McCoy's "The ABCs of Simplifying Logic Equations, Simply" is the fairy tale I am referring to. There are three primary areas in which the article fails:

Terminology: Mr McCoy has obviously forgotten or ignored the proper definition of the word "binary" in coding the term binary logic number (BLN) to represent the variables in logic equations. He repeatedly refers to numbers such as 202, 440, etc, as BLNS. Binary numbers consist of only 1s and 0s.

Lookup tables: Mr McCoy insists that no lookup tables are necessary in reducing logic equations using his arithmetic method. However, on the second page of the article, in plain black and white is the BLN conversion table. His method uses this table to convert final BLNS back to logic variables.

It doesn't work: Mr McCoy chose only to present examples that happen to reduce down to his specified solutions. How about the equation ABC + ABC + ABC + ABC? It is obvious that an arithmetic method fails to reduce this equation completely. Mr McCoy treats this situation as a trivial solution, leaving it up to the "logician" to select the best form of the solution for the particular application. I believe that upon discovering such trivial solutions, logicians will not use the arithmetic method since the method itself is trivial!

Ronald L. Guerrero
International Laser Systems Inc
3404 N Orange Blossom Trail
Orlando, FL 32804

...Or does it?
My referral to decimal coded numbers 220, 440, etc, as BLNS evolved quite naturally because the logic variable equivalent of ABC is, after all, 111. What is that other than a binary representation of a logical literal equivalent? Additionally, the TI-59 calculator treats this input as a decimal number. Tables were included to illustrate and clarify the method. Any first year engineering student examining a table that shows only a partial list of code should be astute enough to discern a pattern and write a program to serially scan the numeric output code and convert it to its literal equivalent. Hence, lookup tables are not required.

Nowhere in this article does it state that the method I evolved will always produce a minimal solution. It will always produce a correct solution—sometimes not minimal—but always correct.

Edward Glenn McCoy
1 Oak Hill Lane
Nashua, NH 03062

A star is reborn
I read Edward G. McCoy's article "The ABCs of Simplifying Logic Equations, Simply" and found it very interesting since I had never come across the Star algorithm. Using Mr McCoy's method, I wrote a program in BASIC for my Motorola 6809 EXORciser.

Richard M. Beard
Johns Hopkins University
Johns Hopkins Rd
Laurel, MD 20707

See the article "Minimal Solutions to Logical Dilemmas" on p 89 for an elaboration of the fundamentals upon which Mr McCoy's article is based.
The VISUAL 100 video display terminal is 100% compatible with the DEC VT 100 terminal from identical software right down to the layout of the keys and the sculpturing of the keyboard.

But when it comes to ergonomics, the VISUAL 100 is something else! For example, the VISUAL 100 is designed in lightweight plastic that can easily be swiveled and tilted for maximum operator comfort. A detached, low profile keyboard, and 12" or 14" non-glare screen are just a few of the other human engineering advantages of the VISUAL 100.

The Advanced Video package and current loop interface that are optional with the DEC terminal are standard with the VISUAL 100. Plus we've added an optional Buffered Printer Interface with independent baud rate, independent parity and printer busy via "XON-XOFF" protocol. And although the VISUAL 100 is a step up from the DEC VT 100, it is priced a step below. Only $1,345.

Call or write for full details.

Service available in principal cities through Sorbus Service, Division of Management Assistance, Inc.

VISUAL 100.
Combines VISUAL'S ergonomic excellence with DEC VT 100 performance.

$1,345
New 64K DRAM...

“Nibble Mode” gives effective cycle time under 85ns

Here’s another first in VLSI from INMOS. It’s a 64K x 1 DRAM with a feature called “Nibble Mode”. By providing the on-chip equivalent of 4-way interleaving, the IMS2600 allows high-speed serial read/write access to 2 bits, 3 bits or a nibble, allowing effective cycle times below 85 ns.

Two high-speed versions of the IMS2600 are available:

<table>
<thead>
<tr>
<th>Access Time</th>
<th>Cycle Time</th>
<th>“Nibble Mode” Cycle Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMS2600-10</td>
<td>100ns</td>
<td>160ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>55ns</td>
</tr>
<tr>
<td>IMS2600-12</td>
<td>120ns</td>
<td>190ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td>65ns</td>
</tr>
</tbody>
</table>

But that’s not all. The part operates at cycle times down to 160 ns and dissipates only 303mW max at 350 ns cycle time (standby power is only 22mW). In addition, this advanced 64K DRAM offers “CAS before RAS,” a refresh-assist function that frees pin 1 for future 256K use.

The IMS2600 is a direct plug-in replacement for other 64K DRAMs in existing designs. And it’s the 64K standard for new designs. Available now, the IMS2600 is packaged in a 16-pin, 300-mil DIP with the industry standard pinout.

For a low-cost evaluation kit, “Nibble Mode” application note, or for technical assistance, complete the coupon and mail it today.

P.O. Box 16000 • Colorado Springs, Colorado 80935 • (303) 630-4361 • TWX 910/920-4904 • Burlington, Mass. (617) 273-5150 • Dayton, Ohio (513) 439-0988 • San Jose, Calif. (408) 296-1786 • Whitefriars • Lewins Mead • Bristol

inmos and IMS are trademarks of INMOS.
Color raster plotters use different high resolution plotting techniques

Two recently introduced color plotters aimed at producing rapid hard copy of high resolution color raster data, approach the color screen copying problem from different angles. A 4-color ink jet plotter from Tektronix, Inc uses a single-pass plot, and an electrostatic color plotter from Versatec uses a pass for each primary color plotted.

Versatec's 4-color electrostatic plotter has a 200 dot/in resolution and can produce a full-color 34" x 44" (86-x 112-cm) E-size drawing in 8 min; it can also provide color or monochrome plots of any length. This plotter uses translucent toners in magenta, yellow, cyan, and black, and plots on 42" (107-cm) wide roll paper. Using raster data, the plotter makes five passes over the writing head assembly to produce a full-color plot, rewinding the paper at 10 ips between passes.

Since the high resolution demands exact registration, the first pass is devoted to writing servo and registration information along the paper's two edges. This registration pass also allows the paper to undergo any stretching or temperature and humidity effects so that it is relatively unaffected on subsequent passes.

Registration information is written as two lines down each edge of the paper with tiny cross marks through them. For horizontal registration, optical sensors track the lines, and for any deviation less than 10 mils, they cause the writing assembly to shift to compensate. If registration deviates beyond 10 mils, the entire spool assembly is shifted. For vertical registration, optical sensors count the cross marks on the registration lines in groups of 16 and compute their average position. This positional information is fed back to the paper advance mechanism to maintain registration within 3 mils; horizontal registration is likewise accurate to within 3 mils. A full-color plot then requires four more separate raster plots.

This plotter is a default monochrome device that takes black and white data for standard Versatec interfaces with no modification, but at twice the speed. Color raster image data must be separated at the host and sent to the plotter, with a header on the data stream telling the plotter both the plot's length and the color to plot.

The writing array is a densely spaced (200/linear in) assembly of writing nibs

Tektronix's color graphics copier produces either 8.5" x 11" or 11" x 17" 8-color output in either horizontal or vertical format under program control.

In Versatec's electrostatic process (a), array of densely packed writing nibs in stationary writing head selectively creates minute dots on paper passing over head. Tektronix's process (b) uses ink jets and rotating drum; four colored inks produce full-color copies in a single pass of heads along paper.
It’s not Magic, it’s NEC.

The Spinwriter handles any business form you can conjure up.

No matter what your business forms, no matter what size, shape or format, the NEC Spinwriter printer can handle them. Automatically. We have eight forms handlers. All quickly and easily user changeable. There’s a single-sheet feeder with an add-on second bin or envelope feeder. There’s also a cut-sheet guide, a bidirectional tractor, demand document tractor with tear bar and copy separator, manual inserter and bottom feed. With some of our forms handlers, you get functions unavailable anywhere else—like bi-directional paper movement and ultra-fast ribbon cartridge changing with forms handlers in place.

Of all printer companies, only NEC designs and manufactures its own comprehensive family of forms handlers. We built them especially to go with our printers, so they give you the same reliability that has made our Spinwriters a legend.

Our Spinwriters have the industry’s most remarkable uptime standards. More than two years between failures! They need no preventive maintenance or routine lubrication. Ever. And, with only three major spares, they usually can be fixed in only 15 minutes.

Whatever the size or shape of your business form, a Spinwriter can handle it, quickly and reliably. It’s not magic. It’s NEC.

NEC Information Systems, Inc.

Spinwriter is a trademark of Nippon Electric Co., Ltd.

CIRCLE 17
MICROPROCESS
OF YESTERDAY
THE LIMITATION
TO OVERCOME
1600 WAYS
THE NS16000 MICROPROCESSOR
FAMILY INCREASES SOFTWARE
PRODUCTIVITY AND MAKES
OTHER MICROS LOOK ARCHAIC.

Software productivity has
become a major issue in com-
puter-related product develop-
ment. In microprocessor-based
systems, software productivity
centers around the capability
of the microprocessor to maxi-
mize software utility relative to
shorter development cycles,
 improved software reliabil-
ity, and extended software
lifecycles.

The degree to which the
microprocessor can maximize
software utility directly affects
the cost of a product, its relia-
 bility, and time to market. It
also eliminates future soft-
ware modification for product
enhancement or because of
rapid advances in hardware
technology.

The NS16000's architecture
effectively addresses these
software issues.

EFFICIENT MEMORY
MANAGEMENT.

This microprocessor family
combines 32-bit performance
with demand paged virtual
memory for efficient manage-
ment of large address space. It
facilitates high level language
program development and
efficient program execution.
Floating point is also inte-
grated into the architecture.

This combination gives the
user large system computing
power at a lower cost. Two or-
ders of magnitude lower, in fact.

WE WEREN'T SATISFIED
WITH THE
"BOTTOM UP" APPROACH.

When we began designing
the NS16000 microprocessor
family, we decided on a radical
departure from existing archi-
tectures—designs that date
back more than a decade.

While others extended 8-bit
component technology upward
to the system level, we weren't
satisfied with that "bottom up"
approach. Instead, we antici-
pated the computing needs of
the '80s and '90s and took the
time to extend sophisticated
mainframe and minicomputer
technology downward to the
chip level.

The result is an advanced
and efficient family of micro-
processor hardware, software
and development support pro-
ducts. Our entire NS16000
family offers everything you'd
expect from powerful 32-bit
machines and is easier to pro-
gram and use than 16-bit
"bottom up" micros.

Everyone who has evaluated
the NS16000 recognizes its
advanced architecture. We
appreciate that response.
Because it proves that the
NS16000 family is exactly
what we designed it to be—a
solid foundation from which
we can build solutions for your
future designs while satisfying
your needs for today.

NS16000. THE PROGRAMMERS' MICROPROCESSOR.

National Semiconductor
MICROCOMPUTER SYSTEMS DIVISION
This little board runs CP/M® programs on LSI-11® systems at Alloy prices.

Big deal.

Now LSI-11 users can take advantage of all those beautiful CP/M programs available in the marketplace. Simply by plugging our new QCP-11 Processor into the back-plane of their LSI-11, the result: CP/M performance at a cost that's only a fraction of a complete system.

With our QCP-11, you can simply insert a single density CP/M diskette directly into your DEC disk drive. The QCP-11 executes programs independently of the LSI-11 which performs only the program-directed I/O functions. Any required high-speed data transfer is effected by a DMA interface through the LSI-11. And you have a choice of multiplexed or dedicated operation through the QCP-11 Processor's auxiliary RS232C serial terminal port.

Direct CP/M access to data files allows LSI-11 users to work freely with either CP/M or DEC file formats. Specifically, QCP-11 is a task designed to operate concurrently with other DEC processes in a multi-user environment. Alloy has also provided for future LSI-11 hardware and software revisions by providing for 22-bit extended addressing. The complete QCP-11 product includes a CP/M license and all standard utilities in addition to the processor board.

For more information, write or call Information Services, Alloy Computer Products, 12 Mercer Rd., Natick, MA 01760, (617) 655-3900. TWX: (710) 346-094.

CP/M is a registered trademark of Digital Research.
LSI-11 is a registered trademark of Digital Equipment Corporation.

Color graphics terminal applies shiftable cell concept to achieve high interactivity

Graphos™, a desktop color graphics terminal, marks Ithaca Intersystems’ expansion into the peripherals area from its microcomputer systems base. Selling for under $8000, the terminal supplies 640- x 480-pixel resolution and works as an intelligent workstation, distributed workstation, or standalone computer. It combines the ability to simultaneously display and manipulate 16 windows independently with smooth scrolling pages that can be larger than the windows, a menu choice of colors from a palette of 32,768, and a device independent segmented display file software system.

Based on shiftable cell™ concept the system’s design combines features of alphanumeric and bit-mapped architectures. The architecture allows pages to be smoothly scrolled horizontally or vertically under the windows. Since more than one window can be assigned to a page, different parts of a large image may be compared. The system’s 64k-byte memory permits full exploitation of this capability.

A compromise between the one to one correlation of screen location and... (continued on page 32)
10 years ago your boss was buying Ball.

Now you have 6 new chances to look just as smart.

We've introduced five new products designed to keep your manufacturing and service costs low, your product reputation high, and your sales picture bright. It just goes to show that buying Ball is just as smart as it was ten years ago when we introduced our first high quality data display. And even that wasn't the beginning. Twenty-five years ago we introduced our first broadcast video monitor. Now, we're putting that 25 years of experience into a whole new generation of Ball monitors.

The BC-200/300 Series gives you advanced CRT technology at high volume and low price. Available with 12 or 14 inch CRT.

S-200 Series Power Supply provides high reliability DC power for both monitor and logic power.

The HD Series gives you the elevated line rate, regulated low voltage and dynamic focus that your customer's high-density display applications demand.

The GA Series gives you high resolution raster scan graphics especially designed for today's advanced computer-aided design and manufacturing demands.

The BC-500 Series provides a high quality, cost effective, 15 inch data display monitor.

The CD-100 gives you a choice of a 5, 9 or 12 inch composite signal input, general purpose remote display.

Call one of our sales offices for a good look at our whole new generation... or ask your boss about us. After all, we grew up together.

The new wave from Ball.

Ball Electronic Display Division, St. Paul, MN 55164 (612) 786-8900
Display on low cost Graphos desktop color graphics terminal from Ithaca Intersystems can show and manipulate up to 16 windows using shiftable cell concept. Text and graphics in up to 16 different colors can be combined in each window, and can be smoothly scrolled under any fixed window.

Features local segmented display list processing, symbols, 2-dimensional transforms, full picking, correlation, polygon rendering, and floating point world coordinates. This provides a high level interface for applications programs with output directable to supported peripherals or the screen. The microprocessor performs all local graphics processing. Since graphics processing is done in the terminal, the host is freed for other tasks. Details of presentation are of no concern to the host, leaving it free to support more users in an interactive environment.

Plug-in I/O function units, one for host I/O and two for local peripherals, permit a variety of protocol options without hardware redesign. These 2" x 5" adapters plug in to supply 110- to 9600-baud RS-232 or current loop, dual RS-232, 8- or 16-bit parallel, or RS-170 interfaces. An optional 9-slot IEEE-499 D4 expansion bus accommodates S-100 cards. Ithaca Intersystems, Inc, 1650 Hanshaw Rd., Ithaca, NY 14850.

Circle 242

CONTROL & AUTOMATION

High performance measurement and control system plugs into low-end microcomputer

Software sampling rates to 20k data points/s; conversion accuracies of 12, 14, and 16 bits; and the capacity for hundreds of analog and digital I/O channels are key features of Data Acquisition Systems' 4-member Series 500 measurement and control family. The modular, integrated system puts high speed signal analysis, precision measurement, and industrial process control formerly reserved for minicomputers within reach of microcomputer budgets.

Designed for the Apple II computer, Series 500 systems expand through a library of 14 plug-in I/O modules. Single-system capacity can reach 336 channels of 12- or 14-bit analog to digital, single-ended input; 168 channels of differential input; 60 channels of 12-bit digital to analog output with 2.5-µs conversion time; 24 channels of digital to analog output with 16-bit precision; 192 channels of digital input or output; or 192 channels of ac and dc power control. Beyond that, two or more Series 500 systems can interface to the same computer for commensurate leaps in performance.

An MC68000 microprocessor within the unit permits firmware implementation of a device independent graphics subsystem. Multitasking device independent software resident in the 112k bytes of EPROM within the terminal as firmware

Analog input modules are available in isolated and nonisolated versions. Choice of single-ended and differential inputs accommodates direct connection to all transducer types. Together with the analog input modules, analog to digital modules provide multiplexed conversion to eliminate redundant hardware.

Digital input and output modules give isolated channels for reading and controlling digital devices. Applications include sensing and controlling digital devices, reading switches, controlling relays, and interfacing to all TTL signals. Solid state power control modules directly monitor and control ac and dc devices with full optical isolation.

Moreover, modules are fully supported by the Soft500 integrated software package, an extension of AppleSoft BASIC that functions in both floating point BASIC and Pascal language environments. It consists of an operating environment and over 40 language statements for direct control of data acquisition and measurement/control devices, as well as for statistical analysis, integration/differentiation, array control, and screen graphics.

Commands operate as host language statements, obviating assembly language programming for common analysis and I/O routines. Signal conditioning, noise reduction, and protocol conversions are handled as optional parameters to statements.

Soft500's realtime, interrupt-driven architecture supports foreground/background processing and multitasking for concurrent analysis, display, and...
XYLOGICS HAS SOLD MORE HIGH PERFORMANCE MULTIBUS PERIPHERAL CONTROLLERS TO MORE MAJOR OEMS THAN ANYONE.

That's a fact. But it's sometimes obscured by the breadth and popularity of Xylogics' full range of peripheral controllers for mini and micro computers.

Yet for Multibus* systems employing 68000, 8086 or Z8000 class microprocessors with large capacity disk and tape drives, no other Multibus controllers offer better performance or more advanced features.

NEW 450 AND 472 CONTROLLERS JOIN POPULAR XYLOGICS 440.

For the past three years, the Xylogics 440 peripheral controller—the industry's first Multibus SMD controller—has offered the highest peripheral control performance in Multibus benchmark tests and customer installations.

Now Xylogics has developed two new advances in Multibus peripheral control: the 450 and 472. Together, they set the standard for price, performance and size for IEEE-796 Multibus applications.

The new Xylogics 450 peripheral controller provides even more performance for Multibus disk control applications. The 450 can address up to 16MB of memory and control up to four SMD disk drives at data rates of up to 1.8 MB/sec, non-interleaved.

The new Xylogics 472 is a high performance, single-board tape controller for streaming and start-stop tape drives. It can address up to 16MB of memory and control up to four tape drives—running at speeds from 12.5 ips to 125 ips and at densities of 800 bpi NRZI, 1600 bpi PE, 3200 bpi, or 6250 bpi GCR.

The 440, 450 and 472 feature advanced channel control techniques and are designed to work together for system optimization. For Multibus users, this means low bus usage, non-interleaved disk operation and true high-speed streaming with no repositioning.

All three work with any 16, 20 or 24 bit address Multibus system.

Xylogics. The leader in high performance Multibus peripheral control.

TM Multibus is a registered trademark of Intel Corp.

Xylogics 440 Multibus Disk Peripheral Controller.

Xylogics 472 Multibus Tape Peripheral Controller.

Xylogics 450 Multibus Disk Peripheral Controller.
Let your imagination unfold.
Introducing the Grinnell 2800 Image Processing/Graphic Display System.

Whatever your mind can imagine, the new Grinnell 2800 System can visualize. And it does it at an astonishingly cost effective price.

**Power and flexibility in a compact system.**
For 512 x 512, 512 x 640, 480 x 640, 1024 x 1024 and 1024 x 1280 graphics, image enhancement and image processing, the 2800's exceptionally fast, easily programmed distributed computing architecture (built around a high-speed bit slice processor) puts an incredible repertoire of graphics instructions and image processing capability at your disposal for a wide range of monochrome, 3-color and multi-spectral applications.

**Exactly what you need, when you need it.**
Because of its unique, modular design, the 2800 System can be sized to your specific needs without sacrificing performance, allowing for multiple, modular processors and controllers for parallel, multi-spectral processing. And each processor is individually programmable, letting you manipulate input, graphics and imaging for simplified operation and maximized throughput.

For added cost-effectiveness, each video controller is associated with an ultra-fast pipeline processor. And should you need it: an optional microprocessor (Motorola MC68000, 512K RAM, 32K PROM) for Command Control Processing.

**Programmable for your applications.**
With the 2800 System, its microprogrammable System Controller gives you the choice of using standard or special instruction sets, with the option of downloading from the host computer or through the Command Control Processor. The CCP can also be programmed to interface with your choice of interactive control devices and off-load frequently used routines from the host computer. In addition, the system's Intelligent Host Interface offers you several data transfer modes to further enhance throughput.

**Now imagine how it can work for you.**
Compare its performance to anything on the market. Then, when you compare prices, you'll buy Grinnell. For details, write or call (408) 629-9191. Whether you're an OEM, end user, or involved in educational or industrial research, you'll agree: the Grinnell 2800 lets your imagination run wild, but not your budget.

GRINNELL SYSTEMS
6410 Via Del Oro Drive
San Jose, CA 95119 (408) 629-9191
WHY MULTIWIRE® THAN MULTILAYER CIRCUIT

Instead of using etched foil for signal conductors, we use computer-generated patterns of insulated wire, laid down by CNC wiring machines to form permanent connections.

This difference makes a Multiwire board better than multilayer in four important ways: It permits greater packaging densities. It has better electrical specs. It shortens your design cycle. And it makes board revisions less expensive.

ACQUIRE GREATER PACKAGING DENSITIES AT REDUCED COST

Because our insulated wires can be placed very close together, and even crossed, without problems, Multiwire routinely accommodates component densities of 2.0 IC's per in² and greater.

Increased packaging densities reduce the need to interconnect between cards. Fewer cards improve system reliability, and reduce total system costs.

SHORTEN YOUR DESIGN CYCLE BY WEEKS

Multiwire boards require less in-house design time. Our Design Center will design your boards from as little input as a schematic or a net list.

And when you make revisions, you'll get new designs back in days instead of weeks, because the Multiwire CAD system simplifies changes by storing designs on computer tape.

GET SUPERIOR ELECTRICAL PERFORMANCE

Multiwire is superior to etched circuitry for applications that require tight-tolerance, controlled impedance transmission lines.

In high-speed, ECL circuits, Multiwire boards outperform multilayer and wire wrap® boards. Greater packaging densities and excellent electrical performance from Multiwire will reduce costs and increase your flexibility in design.

For military applications, Multiwire boards meet IPC-DW-425 (DoD).

SAVE THOUSANDS OF DOLLARS ON REVISIONS

Revising a multilayer board can cost a fortune, because elaborate artmasters must be redrawn for each affected signal level.

Revising a multiwire board, however, is fast. We just key the change into our computer. And save you thousands of dollars.

As these traces show, Multiwire can handle the high speeds of emitter-coupled logic better than multilayer or wire wrap.
INTRODUCING OUR ADVANCED MANUFACTURING GROUP

Multiwire technology provides the most advanced high-density, high-performance circuit design. And Multiwire Division is the leader in this technology, serving customers out of its three regional design and manufacturing centers.

But sometimes even our leading edge designs are not enough for your requirements. That's why we have the Advanced Manufacturing Group—a new facility with design and manufacturing specialists dedicated to solving the interconnection problems for your next generation of products.

We'd like to send you our color brochure. It explains the advantages of Multiwire circuit boards in more detail. To receive your free copy, just fill out and return the coupon.
Measurement and control system (continued from page 32)

Direct transducer connection removes the need for external signal conditioning. Signal integrity is ensured through private analog pathway architecture for vectored analog signal processing and independent digital bus structure. Global signal conditioning and conversion attributes are selected by oncard DIP switches. A precision, high gain instrumentation amplifier with switch-selectable gains to 1000 V/volt provides differential input for low level signals.

Other features include a realtime clock/calendar for time-stamping events, three programmable interval timers, and internal power supplies. Cold-junction reference and amplification allow direct connection of thermocouples.

The complete system integrates hardware and software in a single 12" x 4.4" x 10" (30- x 11.2- x 25-cm) aluminum enclosure, and connects to the Apple computer via standard cable and interface card. Base price for the general purpose System 500, which can be arranged for most combinations of analog and digital input or output, is $2700 (I/O modules priced separately); the other three systems come preconfigured.

System 510, targeted for high performance data acquisition, costs $2900; System 520, for measurement and control, is $4100; and System 530, for high speed, high resolution digitization and generation of complex analog signals, is $4400.

Data Acquisition Systems, Inc, 349 Congress St, Boston, MA 02210.

Ethernet software handles file transfer, remote program execution

Communications package capable of process to process data transfer rates in excess of 100k bytes/s supports file transfer, remote program execution, and electronic mail across any 10M-bit Ethernet local area network. Although the FUSION package from Network Research Corp was developed originally for the UNIX operating system, versions will be available to run on DEC VMS and RSX operating systems as well as to support such disparate processors as the 6800, 8086, VAX-11, and PDP-11. The package is also capable of handling multiple network protocols including the Xerox Network Support (XNS) and DoD’s Defense Advanced Research Projects Agency’s Transmission Control Protocol/Internet Protocol (TCP/IP).

A modular architecture implements each of the seven required network levels (physical, link, network, transport, session, presentation, and application) with a socket driver handling the Ethernet board interface (link), network protocol (continued on page 40)
Meet the newest members of our family.

The 1720A Instrument Controller has found a home in a wide range of industrial, factory automation and OEM applications. This powerful microcomputer comes complete with floppy disk, touch-sensitive interface, dual IEEE-488 compatible and RS-232-C interfaces along with our FDOS operating system and enhanced BASIC language.

Since then, our family's grown to include a wide range of new products. All designed to complement the 1720A in your instrumentation system.

Here's a look at what's new.

1780A InfoTouch Display.
This RS-232-C compatible touch-sensitive display allows you to fashion a more effective man-machine interface. Use it as a remote display for the 1720A or integrate it into any kind of computer-based system.

External Floppy Disk.
Additional file storage memory is now available for the development of larger programs and extended data acquisition storage. Store up to 800k bytes on double density doublesided disk drives in either a single or double disk unit.

Bubble Memory.
For higher density mass storage, you can't beat bubble memory. And when you add our new Bubble Memory Module to the 1720A, you have up to 512k bytes of non-volatile file storage that operates in a temperature range of 0°C to 50°C. Helpful when working in hostile industrial installations.

We're speaking your language.

The 1720A's getting smarter with the addition of Compiled BASIC, Assembly, FORTRAN and now PASCAL software languages. Our software is file-transfer compatible, so you can link Assembly, FORTRAN and BASIC routines into one program using our BASIC call feature. Increasing your programmer's productivity in developing software for ATE systems. And to help document it, we added a new printer and plotter.

We won't stop here.

Fluke has committed a large staff of skilled engineers to developing future enhancements to our Instrument Controller line. So when you choose us, you can be sure we'll continue to expand our capabilities and still stay compatible with what you're planning for the future.

So find out more about our family. Invite us in for a demonstration. Or contact us directly for more information.
Ethernet software (continued from page 38)

for data grams and virtual circuits, and operating system interface. The file transfer program handles the session, presentation, and application levels. All that is needed to implement the package is a C compiler with a complete standard library, an operating system capable of task scheduling and interrupt handling, and an available Ethernet interface.

The socket driver is available separately from the file transfer program if a user already has proprietary software to implement on Ethernet. Portability between protocols and operating systems is maintained with separate modules written for each protocol's specific requirements. These requirements pertain to packet encapsulation and decapsulation, establishment of virtual circuits for reliable communications, and operating system requirements for read/write and store operations. Gateways between different networks can be created when a process has access to the sockets (XNS and TCP, for example). The process receives packets from the virtual circuit established on the XNS network and reencapsulates the packets for retransmission on a virtual circuit established with TCP network.

Because the socket driver handles all network and operating system dependent functions, the file transfer program needs no modifications when moved to different processors. Users execute file transfers, remote program execution, and electronic mail utilities with a command shell similar to that used in UNIX. This specifies the local and remote hosts, the specific commands to be executed, and the local and remote files to be manipulated. For example, the command "cd! dir" changes the local working directory to the home directory on the local computer (used when the working directory is other than that normally associated with the home computer).

FUSION has two modes of remote program execution, "exec" and "pipe," that allow for the result of the remote command to be the output of the local process, or the output of the remote command can be treated as the input for a local process. During execution of an "exec" command, variable names, environment names, path names, and wild cards (sort keys) are evaluated on the standard input device and passed to the remote host to be provided as input to the remote command. The output of the remote command is then passed back to the standard output device (a printer or plotter, for example).

Pipes, on the other hand, specify local and remote commands to be executed in parallel. Users can specify that the output of the remote command be used as the input of the local command, or that the output of the local command be used as the input of the remote command. The company envisions such capabilities being used to implement distributed parallel processing, with array processors handling matrix manipulations for VAX-11 programmed for electronic logic simulation. Ethernet was selected because of its ability to handle high processor to processor data rates needed for parallel processing.

The FUSION file transfer program is currently available in binary license form at prices ranging from $500. The socket driver is priced from $375 for UNIX versions running on the 68000, to $1750 for VAX-11 systems running VMS. Network Research Corp, 1964 Westwood Blvd, Los Angeles, CA 90025.

—Joseph Aseo, Field Editor

Users design own logic arrays in-house with portable software

To allow logic array customers to specify logic design without concerning themselves with actual circuit layout, Texas Instruments has made available a transportable design utility (TDU) that includes design description languages, high level function libraries, simulators, testability analyzers, and design rule checkers. Initially, the multi-user system will run on DEC VAX-11/780 and IBM 4341 computers, but a version for Data General MV/8000 systems is also planned.

The TDU allows designers to supply a logic description and test vectors without also specifying the actual circuit configuration. This contrasts sharply with other logic array vendors that rely on the customer to generate circuit and logical design. Such vendors usually supply designers with plastic overlays, automated place and route software, or schematic capture packages to help generate masks used to fabricate the desired circuits. In addition, boardroom emulation often serves as the basis for logical and circuit design, as well as a design verification tool when prototypes are fabricated for evaluation. TI claims that such an approach is ineffective when designs reach a complexity in excess of 500 gates, or when more than three circuits are designed in a year, because the extended prototype manufacturing cycle usually involves three to five passes. The company also claims that reliance on discrete breadboards to verify circuit operations is ineffective when designs reach a complexity in excess of 500 gates, or when more than three circuits are designed in a year, because the extended prototype manufacturing cycle usually involves three to five passes. The company also claims that reliance on discrete breadboards to verify circuit operations is ineffective when designs reach a complexity in excess of 500 gates, or when more than three circuits are designed in a year, because the extended prototype manufacturing cycle usually involves three to five passes.

Portability for FUSION file transfer program is assured with modular architecture of socket driver that separates code. Network protocol is implemented from board-level interface and operating system interface.
“Everybody talks about microprocessor support; here’s what we’re doing to deliver.”

INTERFACE PODS FOR FLUKE 9000 SERIES MICRO-SYSTEM TROUBLESHOOTERS

<table>
<thead>
<tr>
<th>Type</th>
<th>8-Bit</th>
<th>16-Bit</th>
<th>Date Available</th>
</tr>
</thead>
<tbody>
<tr>
<td>8080</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8085</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>Z80</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>6502</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>6800</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>6802 (6802NS/6808)</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>9900</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8048 (8035/8039)</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8040/8041/8041A</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8042/8049/8050/8741</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8741A/8742/8748/8749</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8086</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>8088</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>1802 (1804/1805/ 1806)</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>6803 (6809E)</td>
<td>x</td>
<td></td>
<td>Now</td>
</tr>
<tr>
<td>68000</td>
<td>x</td>
<td></td>
<td>March 1</td>
</tr>
</tbody>
</table>

What good is any micro-system tester if it’s not compatible with the systems you need to test? At Fluke, we’re giving our customers more—support for 32 different microprocessors with worldwide training and service. For details, contact your Fluke Sales Engineer, use the coupon below or call our toll-free hotline:

1-800-426-0361

---

Fast Response Coupon

Name: ____________________
Title: ____________________
Company: ___________________
Address: ___________________
City: ____________________ State: ____________________ Zip:  ___________
Telephone ( ) Ext. _______

© 1982 John Fluke Mfg. Co., Inc. All rights reserved
For technical data circle no. 26
Em-Pac® software lets you

Squeeze μP development
support out of your
CP/M-80 system.

Get more performance from your personal microcomputer system.

Next time you plug in your CP/M-80 based computer, plug in Applied Microsystems' powerful microprocessor development support. Adding our new Em-Pac software to one of our EM-Series Diagnostic Emulators will turn your personal computer into a powerful microprocessor development system. With many of the features you'd expect from a system costing three times as much.

Symbolic debugging saves time.

Em-Pac software lets you download and debug software using the same labels and symbols used in the program. Any values, like the one defining breakpoints or memory addresses, can be referenced against the symbol names. This speeds up debugging and reduces the time you spend integrating hardware and software.

Greater flexibility shortens the engineering schedule.

English language commands simplify the programming process. You can also define a long string of commands for the emulator to execute with only one command. And Applied Microsystems can provide support for the 8048, Z80, 8080 and 8085 families of microprocessors. So you don't have to learn a completely new system next time you want to change microprocessors.

Find out more . . .

Contact Applied Microsystems for more information on our new CP/M-80 or ISIS-II compatible software. Call us TOLL FREE at 800-426-3925, or write Applied Microsystems, 5020 148th Ave. N.E., P.O. Box 568, Redmond, WA 98052.

Applied Microsystems

*Em-Pac is a registered trademark of Applied Microsystems Corporation.
design is often troublesome because of the difficulty in duplicating MSI functions and the inability to compare propagation delays across multiple discrete packages with those encountered on a single chip.

Instead, the TDU relies on the transportable integrated design automation language (TIDAL) that serves not only as the hardware description language, but also as the language of many other utilities. TIDAL is written in Wirth-standard Pascal as a hierarchical, block-structured language that allows description in terms of individual system elements (such as transistors and resistors), gate-level functions, MSI functions, or complete systems. A common design data base is created so that both the company and the customer can transfer layout data; electrical, functional and logical descriptions; package requirements; and test data without the fear of conflicting standards.

Besides defining the structure of the design using TIDAL, the designer also specifies test vectors with a test description language that describes popular MSI parts in VHDL logic. Designers can examine the performance of the design, complete with timing data extracted from signal propagations of the test vectors described in test description language (TDL). A simulation control language (SIMCL) provides high level language control of test vectors. A testability analyzer identifies potential problem areas within the design.

When the TIDAL logic design is verified by the customer, the design can be shipped or transmitted as a remote job entry to the company for automated layout, routing, mask generation, and prototyping. The designer can then resimulate the design, using the actual layout delays for final verification, after place and route have taken place. This eliminates prototype fabrication and breadboard emulation.

The TDU currently supports designs for the TAT004 and TAT008 400- and 800-gate Schottky gate arrays, TAT010 and TAT020 1000- and 2000-gate advanced Schottky arrays, and the TAL002 and TAL004 low power Schottky arrays. Initial price for a 1-year lease is $65,000 with onsite installation, software updates, and user support supplied. Texas Instruments, PO Box 202129, Dallas, TX 75220.

Circle 245

**COMPUTERS**

**Chip set packs power of a mainframe computer**

When Hewlett-Packard Co at the 1981 International Solid State Circuits Conference introduced a 5-chip set of super-dense ICs using its NMOS III process, the company gave no hint that the chips had been designed with a specific end product in mind. The ICs have now surfaced in the form of a 32-bit single-user computer, the HP 9000, which is available as a completely integrated desktop workstation, as a rackmounted module, or in a standalone cabinet for building industrial and multi-user systems. Internally, it can be configured with up to three of the 32-bit CPU cards, as well as with one or more I/O processor cards, all of which can be plugged into the system's card cage.

The set includes CPU and clock chips, both on the CPU board; a 128k-bit RAM chip and a memory controller used in the 256k-byte memory boards; and an I/O processor chip. The I/O processor provides eight I/O channels per card with direct memory access (DMA) transactions supported between all channels and the memory processor bus. This chip is microprogrammed with 4.5k 38-bit words of resident control store. In addition to the DMA transactions, it simultaneously handles CPU I/O and generates CPU interrupts.

The 450k transistor CPU chip is a stack oriented processor with 32-bit address and data buses. It handles pipelined data transfers at 36M bytes/s, which is also the bandwidth of the memory processor bus or system backplane. The clock chip generates two nonoverlapping 18-MHz signals to drive the CPU at a 55-ns cycle time. At these speeds the processor is able to execute 1M instructions/s. The 230-opcode instruction set includes instructions for IEEE math formats, multiprocessing, and multiple processors. A typical execution time for a 64-bit floating point multiply is 10.34 µs.

Memory is provided on boards using HP's 128k-bit RAM chip in increments of 256k bytes for a maximum system main memory of 2.5M bytes. Each memory address contains 32 bits for data plus 7 for Hamming codes used by the memory controller to detect and correct single-bit errors and to detect double-bit errors. In addition, the memory controller has a 32-word associative memory for "self-healing" error correction. When it detects single-bit errors, it stores the correct contents in an associative word.
Do-it-yourself with our WD1010 LSI Winchester Disk Controller.

Your component-level disk controller project will go much smoother and quicker with our WD1010 LSI Winchester controller. It's a 40-pin device with all the control circuitry needed to control ST500/SA1000 type drives and is compatible with most 8- and 16-bit microprocessor busses, handling data rates up to 5MHz.

Buy our board-level disk controllers. Have us build a custom board for you. Or do-it-yourself with our LSI. If you choose the latter, we'll provide schematics, microcode and generous engineering assistance.

We've got all the support components your design needs. Too. To wit:

WD1011: Digital Data Separator
WD1012: Write Precompensation
WD1014: ECC
WD1015: Buffer Manager
WD1510: LIFO/FIFO external sector buffer
WD279X: Single Chip Floppy Disk Controller.

Interested? Write on your letterhead for a free sample.

WESTERN DIGITAL CORPORATION
Components Group.
2445 McCabe Way.
Irving, CA 92714. 714/966-7827

Chip set (continued from page 43)

Any subsequent accesses to the defective address are automatically directed to associative memory with no performance loss. Double-bit errors or other malfunctions cause the memory controller to map a 16k-byte block of memory out of the system, thus preserving system integrity.

A 12-slot card cage is cooled by a single muffin fan. Heat is dissipated by means of the circuit boards called "finstrates"—"fin" because the copper-core, Teflon coated boards serve as heat sinks or cooling fins, and "strate" because the chips are bonded directly onto the boards, which thus serve as the chip substrate.

The HP 9000 can be supplied with a choice of two operating system environments: an HP version of UNIX with extended functions, or a tailored version of HP's Enhanced BASIC. HP-UX, the UNIX version, provides a UNIX System III software environment with virtual memory for both programs and data. A maximum virtual address space of 1G byte can be allocated per process with up to 500M bytes of that space available for local code and data, and up to 500M bytes for shared system code. In addition to FORTRAN and Pascal, HP-UX supports the Graphics/9000 family of display and design graphics.

A device-independent graphics language provides fundamental graphics functionality, output primitives, and color modeling. An advanced graphics package incorporates ACM Siggraph Core compatibility, 2- and 3-D viewing, and clipping. Picture segment support with an "operator pick input" function allows interactive manipulation of graphics images.

An Enhanced BASIC language system provides a single-user operating system environment with multiprocessing and job scheduling. BASIC includes both an interactive editor and extensions aimed at engineering activity. BASIC is implemented as a runtime compiler. Running a program in source code initiates line by line compilation, and only the first iteration of a loop is compiled—thereafter, the loop's source code is executed. After compilation both source and object code remain in memory so that the user can interactively debug the program. Source and object can then be separately stored, and the object code alone can be later loaded and run if desired. The BASIC system also supports a 3-D color graphics system as well as the same IMAGE/QUERY database management system that runs on HP 3000, 1000, 250, and 9845 computers.

Five-chip set in foreground mounts on boards (above chip set) as nucleus of 32-bit HP 9000 computer. Module in center is rackmounted version; background unit is standalone workstation.

The HP 9000 system is designed to put 32-bit mainframe computations into an individual workstation. It is also configurable within the card cage for CPU, memory, or I/O intensive applications. In addition, the card cage can be packaged in the OEM desktop model 20, which includes keyboard, floppy and/or hard disk storage, and monochrome or color CRT, and is priced starting at $28,250. The card cage can also be packaged in the OEM rackmounted model 30 and the minicabinet packaged model 40. A model 40 with 1M-byte RAM, single CPU, and multi-user HP-UX operating system is priced under $45,000. Contact local Hewlett-Packard sales offices.

— Thomas Williams
West Coast Managing Editor

Circle 246

Let's hear from you
We welcome your comments about this issue. Just jot them on the Reader Inquiry Card.
Introducing a brainy new solution from the Wizards of Winchester Disk Controllers.

A new Winchester controller. Plus floppy controller. On one low cost board. Small enough to mount atop a 5½" drive. And ST500/SA1000 compatible. 'Smart' you say? What did you expect from the Wizards of Winchester Disk Controllers?

We promised you more for less. Our new WDI002 delivers. At $195 (U.S. OEM quantities) it's $50 less than its predecessor, the WDI001.

The big news, though, is that we've made the WDI002 the brainiest disk controller yet, with an abundance of new LSI innovations. Such as our WDI010 single-chip Winchester controller device. It replaces the microprocessor on our earlier boards. And about 25 other devices. Plus we've added the new WDI014 Error Correction device and the WDI015 Buffer Manager device.

Because just about every system with a Winchester has a floppy nearby. we included our new WD279X single chip floppy disk controller, too. So you get a complete, powerful solution on one reliable 5½" x 8" board. And you're on the upgrade path to our upcoming WDI003 and WDI004 boards.

To make our disk controllers even more irresistible, we'll customize them to your bus and form factor. Or sell you our LSI, along with everything you need to build a controller yourself.

It doesn't take too much brains to see that it's safe, smart and simple to commit your disk-based systems to WD. Call our controller hotline, 714/966-7827 and we'll arrange to sit down with you and get into the details you need.

Components Group. 2445 McCabe Way, Irvine, CA 92714, (714) 557-3550
No. 1 in a series:

When are

Whenever you need highly specialized logic structures at near-standard prices. At Texas Instruments, off-the-shelf master logic arrays — a collection of uncommitted gates — can be rapidly and economically transformed into your specific interconnect pattern by an advanced design automation system.

In determining when and if logic arrays are feasible for your needs, many questions, like the following, will require answers. From whom? The Answermen at TI's Regional Technology Centers (RTC's). Expert. Experienced. And conveniently accessible by telephone or in person.

Texas Instruments Worldwide Regional Technology Centers

<table>
<thead>
<tr>
<th>Location</th>
<th>Address</th>
<th>Phone</th>
<th>Zip/Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATLANTA</td>
<td>3500 N.E. Expressway, Bldg. 8</td>
<td>(404) 452-4696</td>
<td>30341</td>
</tr>
<tr>
<td>BOSTON</td>
<td>400-2 Totten Pond Rd.</td>
<td>(617) 890-4271</td>
<td>02154</td>
</tr>
<tr>
<td>CHICAGO</td>
<td>515 W. Algonquin Rd.</td>
<td>(312) 228-6008</td>
<td>60605</td>
</tr>
<tr>
<td>DALLAS</td>
<td>1001 E. Campbell Rd., M/S 347</td>
<td>(214) 680-3096</td>
<td>75081</td>
</tr>
<tr>
<td>ATLANTA</td>
<td>3500 N.E. Expressway, Bldg. 8</td>
<td>(404) 452-4696</td>
<td>30341</td>
</tr>
<tr>
<td>BOSTON</td>
<td>400-2 Totten Pond Rd.</td>
<td>(617) 890-4271</td>
<td>02154</td>
</tr>
<tr>
<td>CHICAGO</td>
<td>515 W. Algonquin Rd.</td>
<td>(312) 228-6008</td>
<td>60605</td>
</tr>
<tr>
<td>DALLAS</td>
<td>1001 E. Campbell Rd., M/S 347</td>
<td>(214) 680-3096</td>
<td>75081</td>
</tr>
<tr>
<td>NORTHERN CALIFORNIA</td>
<td>5353 Betsy Ross Drive</td>
<td>(408) 980-0305</td>
<td>95054</td>
</tr>
<tr>
<td>SOUTHERN CALIFORNIA</td>
<td>17891 Cartwright Dr.</td>
<td>(714) 660-8164</td>
<td>92714</td>
</tr>
<tr>
<td>BEDFORD, ENGLAND</td>
<td>Manton Lane</td>
<td>0234 233000</td>
<td>MK41 7PA</td>
</tr>
<tr>
<td>FREISING, WEST GERMANY</td>
<td>Haggertystr. 1</td>
<td>08161 800</td>
<td>850 Freising</td>
</tr>
<tr>
<td>WEST GERMANY</td>
<td>Kirchhorstenstr Str 2</td>
<td>0511/643021</td>
<td>300 Hannover 51</td>
</tr>
<tr>
<td>TOKYO, JAPAN</td>
<td>Aoyama Fuji Bldg.</td>
<td>03-498-2111</td>
<td>6-12, Kitte Aoyama 3 Chome Minato-Ku, Tokyo</td>
</tr>
</tbody>
</table>

RTC Answermen at TI Regional Technology Centers have the knowledge as well as resources at hand to handle many logic array questions by telephone. The strategically located technology centers are also your readily available access to the courses and seminars, demonstrations, laboratories, development systems, and consultation that will help you find the right TI semiconductor solution for you.

© 1982 TI
What major factors determine whether fully custom logic or logic arrays is the best way for me to go?

Early in your deliberations, two factors will indicate whether or not you should proceed. One is how quickly you need to get to market. If you want to move fast, TI logic arrays can cut your design cycle by as much as 25 percent. TI currently delivers prototypes 12 to 14 weeks after the design is initiated.

Another factor is the size of your run. If your volume requirements will not bring the cost of a totally custom design within reason, logic arrays from TI can cut your design costs by as much as 30 percent.

The key to these savings is TI's comprehensive design and layout automation system that allows you quickly and accurately to specify your logic and completely simulate the design in advance of production.

Can I determine if my design will perform correctly before prototyping?

At Texas Instruments, our goal is first-pass success. Our integrated design automation system minimizes the need for redesigns by eliminating many manual, error-prone design techniques. Using our Hardware Description Language (HDL) and Test Description Language (TDL), you can describe your logic and build a computer model. You can run a simulation routine as a test, and check the design for timing and functionality, even apply a set of inputs and watch them propagate through the entire model. Once you give an okay, we'll partition the logic and make all the routing interconnects automatically. Then we run verification software comparing a schematic analysis against your model — actually a transistor-by-transistor, resistor-by-resistor verification.

What help are you prepared to supply in getting me to the point of a computer model?

We're on your team, and we make our design automation capability convenient and simple to use.

We hold a five-day technical design course where you'll learn the performance characteristics of our master arrays. You'll also learn how to use the various design software tools. These tools, which screen out most problems, include HDL and TDL as well as a design for testability. Other tools available to you include advanced simulation, design rule checking, design verification, and test pattern grading.

Where can I get this help?

At TI's Regional Technology Centers. That's where each RTC Answerman is located and where you'll find the applications engineers who will assist you with your logic arrays. The technical design course is taught at these centers. And each has terminals where you can input your design description directly into our software system.

If more convenient for you, you can come to our plant for logic array design and applications help, or we'll come to yours.

For fast answers to more of your technical questions about logic arrays, call the Answermen at the Hot Line numbers on the opposite page. Or visit the Regional Technology Center nearest you, or call your local TI sales engineer. For our Logic Array brochure, write Texas Instruments, P.O. Box 202129, Dallas, Texas 75220.
Entry level 32-bit minicomputer fills industrial automation needs

Striking a competitive stance in the low end 32-bit market, Data General's Eclipse MV/4000 supplies performance of 600k Whetstones to best comparably priced systems. The system runs under AOS/VS for multi-user applications or under AOS/RT32 for dedicated realtime jobs, and supports 8M-byte main memory with up to 4.7G bytes of online storage.

Made up of a 2-board CPU, memory, I/O controllers, and power supply, the computer is housed in a compact 1-m high cabinet or in a rackmount chassis. Its 32-bit microprogrammed architecture provides a 4G-byte logical address space, segmented memory with ring protection, and the Eclipse instruction set with 32-bit data manipulation and self-diagnostic features. Implemented using gate array and programmed array logic technology, the unit supplies additional features while retaining compatibility with existing 16- and 32-bit systems and software.

The design puts system control unit (SCU) and system processor unit (SPU) on two boards. The microsequencer within the SCU contains control store and logic to control program flow through the CPU. The SCU also handles memory refresh and error correction. The SPU contains arithmetic logic unit, address translation unit, scratchpad, and input/output controller. Basic arithmetic functions, translation between logical and physical addresses, and I/O implementation are done here. Also on the processor boards are ROM-based powerup diagnostics. Providing the functionality of the system control processor and diagnostic bus used on larger MV/8000 and /6000 systems, diagnostics and error logging are controlled by a microcoded soft console.

Transfers between CPU and memory occur at 10M bytes/s. A high speed burst multiplexer channel provides direct memory to device transfers at 5M bytes/s and a medium speed data channel carries data to and from intelligent network and communications interfaces. Intelligent synchronous and asynchronous controllers improve system performance by offloading the CPU. With nine available I/O slots, systems can be configured to meet specific needs.

The system's optional floating point unit accelerates both single- and double-precision calculations, performing up to 600k Whetstone instructions/s. A microcoded processor within this unit operates serially with the CPU to increase performance. 16k bytes of writable control store speeds commonly used software routines. It can also be used to define additional instructions and further enhance the instruction set, adding performance in dedicated applications.

An intelligent synchronous communications controller (ISC/2), introduced concurrently, incorporates a micro-Eclipse microprocessor with 128k bytes of onboard memory. This board makes RS-332, -449/-432A, and -422A interfaces hardware selectable. It provides two synchronous lines supporting binary synchronous communications, synchronous data link control, or high level data link control. Asynchronous line control is provided by intelligent asynchronous controllers.

A basic MV/4000 with 1M-byte main memory sells for $27,500 in single units. Quantity discounts are available. Data General Corp., Rt 9, Westboro, MA 01581. Circle 247

Data Communications

Ultrafast data transmission outfit operates full duplex with 95% transfer efficiency

A multihop satellite data transmission system sends bulk data point to point over terrestrial, satellite, or mixed communication media at rates to 6.3M bps. Bunker Ramo's BR 1720 has overcome database and distribution problems usually associated with the 45,000-mi satellite signal path delay at speeds over 56k bps with a proprietary communication protocol. By cutting bit error rate to under one in 10^12, the protocol makes it possible for distant computer sites to communicate as if they are adjacent.

The satellite link protocol (SLP) was developed specifically for long-haul communications at multimegabit rates. Continuous-class characteristics provide efficiencies that are independent of both round-trip delay and data rate. SLP also provides high efficiency over noisy terrestrial circuits and over high-band satellite links that are sensitive to heavy rain and snow conditions. In clear conditions with bit error probabilities of one in 10^-7, SLP achieves over 95% transfer efficiency.

The protocol supports full-duplex transfer rates for 2- and 3-hop satellite (continued on page 54)
METHEUS OEM GRAPHICS

392 FEWER THINGS TO GO WRONG

The Metheus 0400 Display Controller gives you 1024 x 768 pixel resolution, one million pixels/second vector drawing speed, choice of 4 or 8 bit planes, plus a full complement of graphics features.

In a compact OEM package. At a compact OEM price. Quantity 100 pricing as low as $8,385 makes the 0400 cost effective for a wide range of applications from CAD/CAM to computer animation.

But, price/performance is only half the 0400 story.

Fewer components and one-board design provide inherently greater reliability.

Exceptional reliability was a primary 0400 design goal. We've used 64K RAMs and other advanced VLSI components to produce a design so efficient it (conservatively) uses nearly 400 fewer chips than the nearest performance competitor.

We've packaged everything on a single circuit board, eliminating at least three boards, the backplane, and numerous board interconnects. We also reduced power supply and cooling requirements significantly.

With fewer things to go wrong, 0400 is the most dependable display controller available.

Compare these specs.

An independent testing lab rated the 0400 at 34,000 hours MTBF. Not at the usual environmental levels, but at 0-55°C, 5-95% relative humidity, and at rigorous shake and shock levels.

To further ensure quality, we burn-in and continuously monitor every 0400 for 100 hours at 50°C before it is shipped to you.

Extensive self-tests simplify maintenance.

The 0400 also contains extensive on-board self-tests to verify proper operation, and to diagnose any malfunctions. If a problem does develop, the 0400 helps you identify the source so you can get back on the air quickly.

For more information — including a copy of our reliability report — use the reader service card, write or call.

Metheus Corporation,
P.O. Box 1049,
Hillsboro,
OR 97123.
(503) 640-8000.

METHEUS

Dependable by Design

CIRCLE 31
That's quite a claim. How can we make it? Quite simply, because no one else is trying to do what we've set out to do.

In the words of our President, Sirjang Lal Tandon: “Tandon Corporation has been built on a strategy of producing high performance microcomputer peripherals at prices so low that they increase the markets for the computers themselves. If we can help the computer industry create a reliable $200 or $300 'home' system with meaningful capacity—not just a game or toy—most households will be able to afford one. Then we will see a real mass market.

“At the upper end, if we can give small business and personal computers 10 to 50 times their current memory/storage capabilities at a practical cost, we will enlarge the market for more sophisticated desktop systems, and of course, our own market as well.”

To accomplish this, we have designed and organized our business unlike all other disk drive manufacturers' businesses. How?

To start with, we make more of what goes into our drives than any other manufacturer. 80% of the cost of every drive consists of parts we actually make ourselves.

This assures that we can control the quality of each critical component to our own high-level specifications.

It also allows us to engineer advanced designs from the start that lend themselves to more efficient mass production and higher overall performance.

We make sure that our production capabilities exceed our orders by at least 50% so we are always in a position to deliver.

And we use separate production facilities for each of our product lines,
keeping their individual priorities distinct to further increase productivity and, ultimately, throughput.

We also offer our customers the most generous guarantee in the industry, to back up the reliability we’ve achieved.

And finally, we offer our customers a very broad line of drives—16 models in all. So we’re the single source that can meet almost any need.

Has it worked?
You decide. In three short years we’ve become the world leader in small disk drives, shipping more 5¼” floppies, high capacity Winchester®s and 8” ThinLine™ floppies than anyone else.

And now we’re introducing five new floppy and Winchester drives that push prices lower and capacities higher than the industry has ever seen.

That’s why we say we’re not competing in the disk drive business.

Times have changed. Three years ago, Tandon wasn’t considered competition.

Now we don’t consider the competition.

ThinLine is a trademark of Tandon Corporation.
Of all the small business computers you can choose today, TeleVideo gives you more choices for tomorrow.

Any TeleVideo desktop computer can be used as a single-user, stand alone computer. Then, when you want to expand its professional performance capabilities, you have a choice of ways to grow into a multi-user system of up to sixteen TeleVideo computers. You can use our 8 or 16-bit computers, or any combination, starting with your original unit.

TeleVideo also gives you more choices of professional CP/M software, including advanced graphics. And, thanks to TeleVideo's unique MmmOST™ executive program, the software used on your single-user computers will run on any TeleVideo multi-user system without modification. So if you want a small business computer that gives you professional performance, it's obvious that you have a lot of choices for today.

But there's only one with choices for tomorrow. TeleVideo.

For more information, write TeleVideo Systems, Inc., 1170 Morse Ave., Sunnyvale, CA 94086, call toll-free 800-538-1780 (in California call 408-745-7760), call one of our authorized distributors or dealers, or contact one of our regional sales offices, listed below.

Northeast Region, 617-369-9370.
Eastern Region, 212-308-0705.
Southeast Region, 404-447-1231.
Midwest Region, 312-969-0112.
South Central Region, 214-258-6776.
Northwest Region, 408-745-7760.
Southwest Region, 714-752-9488.
European Sales (Holland), (31) 075-28-7461.

TeleVideo Systems are fully serviced nationwide by TRW.
Data transmission system (continued from page 48)

links at up to 1.544M bps, and 1-hop links up to 3.152M bps. Simplex transmissions race up to 6.312M bps over a 1-hop link. Auto-dial and auto-answer with password protection function on switched wideband circuits or links.

Large amounts of data are called into play to attain the system’s remarkable speed and efficiency, however. Up to 768k bytes can be consumed to store transmitted data while waiting for acknowledgment that it accurately reached the receiving data station. For example, there is about 0.33 s of delay each time a data block is transmitted from an earth station to a satellite 22,300 mi away, then back to another earth station. Another 0.33 s is spent getting the “received OK” message back to the sending BR 1720. At 6.3M bps, this 0.67 s stacks up 4.2M bits, or about 500k bytes of memory.

The BR 1720 operates in four modes: tape to tape, tape to CPU, CPU to tape, and CPU to CPU. During online computer operations, the transmission system appears to the host computer as an IBM 3803-2 tape controller with up to seven IBM 3420-8 tape drives. Alternately, the host can use standard copy utilities to transfer data from its local mass storage devices through the BR 1720 system to a remote computer and its devices or directly to remote offline tapes.

For completely automated communication, one of the seven drives is dedicated to host control as a command port; the other six can be used for the data transfers. In addition, the system can provide standalone tape to tape transfers of multivolume, multiframe IBM standard labeled tapes at 6.3M bps. At that rate, the BR 1720 will copy 2400’ (732 m) of magnetic tape in 4 min; the same job takes a 19.2-kbps system 22 h.

Two-site installation of Bunker Ramo’s BR 1720 satellite data transmission system. A data block flows from computer or tape drive to first BR 1720, where it is stored until accurately received at the other end. Two- or 3-hop situation is treated as a single hop with longer delay.

When acting as a communication multiplexer, the BR 1720 furnishes six simplex data paths and one full-duplex priority subpath through a single wideband communication link. All ports can be assigned independently as send or receive. The full-duplex subpath, permanently assigned port zero in each unit, supports transfer of control information and operator to operator messages between units.

Accuracy and speed of the system bring several attractive earthbound applications to mind. One is load leveling, to prevent underutilization of one computer center while another’s work load exceeds capacity. Another is the role of intercomputer gateway, to transmit data locally or remotely at computer room speeds between two incompatible computers. In addition, the BR 1720 can raise design productivity in high speed transmission of dense graphics files; it will transfer a 1k- x 1k-pixel file in 1 s, with remote or local database access.

The complete outfit consists of an operator terminal with cassette loader for the proprietary software that loads into a 5.5” (13.9-cm) high data exchange controller, the nucleus of the system. A statistical printer records data transfer details. The data exchange controller provides the hardware link between computer equipment and the local ground satellite station via RS-449/422, CCITT V.35, or Bell 306 interface. Host computer/high speed peripherals connect via an IBM 360, 370, 303X, or 43XX CPU block multiplexer interface.

Commands entered through the operator’s console initiate, perform, and terminate a bulk data transmission. When transmission completes, the system automatically disconnects the data link for rapid reallocation to waiting calls. The system hooks up to a host CPU without altering existing software. One BR 1720 system costs $96,500; delivery is 45 days ARO. Bunker Ramo Electronic Systems, an Allied Co, 31717 La Tienda Dr, Westlake Village, CA 91359.

Circle 248

Hardware interface links RS-232 ports to Ethernet networks

An inexpensive gateway to Ethernet local networks, the TNS-1 Microserver from Texas Network Systems uses an RS-232 port of a host computer to implement data link and physical layer specifications required for serial communications such as data encapsulation and decapsulation, collision recovery, and link error recovery. A 12-MHz 8031 microprocessor handles system timing, packet buffering, and the asynchronous serial port for the host system interface.

The hardware link, configured as a data communications equipment (DCE) modem-like interface, has a default transmission rate of 9600 bps for attaching workstations to Ethernet without modifications. Transmission rates can be altered from either the host or Ethernet transceiver to 300/600/1200/2400/4800 bps via command packets. Data terminal equipment (DTE), for terminal-like serial communications for dialup service, is a hardware option. A separate Ethernet transceiver is needed to signal transmission and reception for the attached station.

Besides defining the interface to the transceiver, Ethernet specifications also describe the data link operations needed (continued on page 56)
HALF-SIZE
5¼ INCH FLOPPY DRIVES
FROM NSA

Smaller. Faster. Shugart compatible.
With a new standard of reliability.

Introducing a family of super thin, mini floppy disk drives that measures up to the most demanding OEM specifications. NSA's new FB500 Series offers 3 msec. track-to-track access at 96 TPI (6 msec. at 48 TPI). Their compact 41 x 146 x 209 mm size lets you install two in the space normally allotted for a single conventional drive. And their Shugart plug compatibility enables easy integration without hardware or software modifications.

Manufactured by Tokyo Electric Company, Ltd., the drives are virtually maintenance-free. Offer fail-safe disk insertion. One-step ejection. Long-life ceramic heads. Advanced stepping motor design. Direct drive, brushless DC motors. 250-1,000 KB capacity. And a MTBF you'll have to test for yourself to believe. Call or write today for an evaluation unit and complete details.

NSA
Nissei Sangyo America, Ltd.

Boston:
40 Washington Street
Wellesley Hills, MA 02181
(617) 237-9643

New York:
825 Third Avenue
New York, NY 10022
(212) 755-2900

San Francisco:
460 E. Middlefield Road
Mountain View, CA 94043
(415) 969-1100

In Europe contact:
Nissei Sangyo G.m.b.H.
Mannheim (Tel. 0621-406051)
Nissei Sangyo Co. Ltd.
London (Tel. 01 427-5612)
Hardware interface
(continued from page 54)

to manage the data link and data encapsulations. Specific operations that the TNS-1 performs include bit-wise data reception and transmission, carrier sense detection and deferring, collision detection and automatic retransmission, CRC handling (including generation for transmit packets and checking for receive packets), as well as automatic preamble generation and stripping.

The 8031 microprocessor provides any logic necessary to generate and receive the serial bit stream between the host system. It also enforces rules on minimum and maximum packet size (64 bytes and 1518 bytes, respectively) by buffering incoming packets before they are sent to the host and buffering outgoing packets before they are sent along the network. Packets that fail to meet these rules are rejected. To cope with worst-case timing specifications, the TNS-1 can receive a deferring packet immediately after a transmitted frame within the minimum interpacket gap time of 9.6 µs. Beyond the physical and data link layers laid out in the Ethernet specification, the TNS-1 will also support the ECMA72 and Xerox transport layer protocols.

Using a protocol similar to modem control, the TNS-1 uses the RS-232 interface to pass transmission packets from the host system over Ethernet, as well as receive packets from Ethernet for host processing. When the host has a packet to send, the host issues a request to send (RTS) signal, acknowledged with either a clear to send (CTS) signal or carrier detect (CD) signal indicating an incoming packet. If CTS is returned, the host sends the packet over the interface, dropping the RTS signal after the last byte of the packet has cleared the transmitter. The TNS-1 automatically inserts the preamble on transmission, and strips the preamble on receive packet. A CD signal is transmitted after some finite delay, with a single-byte status representing the result of the transmission request following. Values indicate normal transmission (0), receiver overrun during reception of the packet due to an unexpected delay (1), the packet was too short (2), the packet was too long (3), or the packet was never transmitted over the Ethernet because of excessive collisions (4).

Packets received for host processing also follow a similar protocol. A CD signal is asserted (except when the TNS-1 returns a CTS during a host transmit operation); the packet is transmitted serially to the host after an established settling time with CRC bytes. The CD signal is also asserted when the status byte is returned. Possible values for the receive status byte include packet received with no CRC or alignment errors (0), alignment error caused improper number of bytes and invalid CRC bytes (1), and CRC error (2).

Users can also configure the system with command packets that alter the serial data formats (8-bit with no parity or 9-bit with or without parity), serial interface baud rate, and settling time before recognizing RS-232 control lines. Replies indicate configuration underwent

(continued on page 58)
Give your imagination the benefit of the latest graphics technology, with a D-SCAN dual-microprocessor GR-2412 raster terminal.

For example, the GR-2412’s remarkably fast, remarkably accurate 4014 emulation makes it a snap to add color and selective erase to existing PLOT 10 routines.

And its high resolution 1024 x 780 raster display, with exclusive anti-aliasing hardware, means image quality that rivals a storage tube.

If your ideas grow too big for PLOT 10 to handle, you can always take advantage of the GR-2412’s unsurpassed collection of standard graphics features. Like local transformations. Closed figure drawing. Up to 768K bytes of local segment memory. And a software utility package that can replace lines of PLOT 10 code with a single FORTRAN statement. Something else to consider while you’re thinking about the future.

Our past. D-SCAN products have been field proven for over a decade. And every one is crafted by Daini Seikosha Co., Ltd. (Seiko), known worldwide for its precision watches, robots, and computer peripherals.

For immediate information on the GR-2412, contact Seiko Instruments U.S.A., Inc., 2620 Augustine Drive, Santa Clara, California 95051.

Telephone (408) 727-0768.

Because ideas in storage don’t get any better. Just older.
Protocol transparent data encryptor conforms to FED-STD 1027 for data link security

Designed for compliance with Federal Telecommunications Standard FED-STD 1027, Paradyne’s Info-Lock™ is a drop-in link encryptor that can be inserted between any data terminal equipment (DTE) and data communications equipment (DCE) having an RS-232-C interface. The device uses the Federal Information Processing Standard 46 (FIPS-46) data encryption standard (DES) algorithm and operates on point to point or multipoint circuits independently of link protocol. Data rates on synchronous links are up to 64k bps; an asynchronous option allows operation at common async rates from 50 to 19.2k bps.

Flexible key management alternatives, selected via the front panel keyboard (see Photo), suit the encryptor to various applications. An automatic key management feature, using a 2-key hierarchy, allows the device to operate for long periods without attention or manual key transfer. For secure key management, master keys are never sent over the communication link; the encryptor is thus protected against impersonating tactics that may be applied against some public key transfer methods.

An optical key transfer module minimizes human involvement in key management. This plug-in module has electrically erasable nonvolatile memory and provides a secure means of transferring key encryption key and data encryption key variables, as well as Info-Lock attributes between encryptors in the network. Since the module randomly selects the encryption keys, no one knows the particular key currently being used.

Built-in self test automatically performs DES S-box and checkword tests as specified in FED-STD 1027. Also, plain text and corresponding cipher text are continuously compared. If these data are found to be identical for 64 continuous bits, the crypto alarm operates and transmission stops. Several available manually initiated tests include end to end test of both encrypt and decrypt functions.

When used with Paradyne’s Analysis Diagnostic Microcomputer option, numerous security and diagnostic functions and tests can be carried out at the central site Analysis console. Such security functions as tampering or key insertion are automatically monitored. Diagnostic tests such as EIA interface monitoring, bit error rate measurement, and data encryption self tests are also performed, in addition to DTE and data encryptor digital loopback tests. With the Analysis option, diagnostic functions are extended past the remote modem to the data encryptor and the encryptor/DTE interface.

For physical protection, all controls are covered by a steel door that is secured by a pick-resistant lock. A second such lock must be enabled in order to operate the controls associated with key management. This arrangement of control protection conforms to FED-STD 1027 requirements. Tampering, or attempts at unauthorized physical access activate the crypto alarm, alert the control site, and zeroize the key variable storage. An option provides four external alarm inputs for remotely reporting building security, fire, and other alarms (see Figure).

Among other options are a rack-mounting kit, RS-449 adaptor, motion detector, and secure mount and cable lock. Power requirement is 30 W at 110-120/220-240 Vac, 47-62 Hz. The device measures 3.5" h x 8.5" w x 17" d (8.9 x 21.6 x 43 cm) and weighs 10 lb (4.5 kg). Unit cost is $2900; quantity discounts are available. Paradyne Corp, PO Box 1347, 8550 Ulmerton Rd, Largo, FL 33540.

Circle 250

Typical encryptor configuration. Paradyne’s Info-Lock operates half- or full-duplex in point to point or multipoint circuits with up to 127 drops.
Or anything else you can display. Easier and faster than you imagine. Because D-SCAN’s new GR-2412 terminal is changing the cost/performance standards for raster scan graphics. Its world address space, for example, is a full 32K by 32K. Large enough to handle the most ambitious project. Yet easily manageable with dynamic zoom, pan, window, and viewport commands. Its zoom operation faithfully preserves resolution and detail, instead of simulating it with pixel replication. And those aren’t all the improvements we’ve made. Our dual microprocessor architecture draws 25,000 short vectors per second while transferring data at 19.2 kilobaud. And our exclusive anti-aliasing hardware removes jaggies without affecting drawing speed.

About the only thing we didn’t change is our long list of standard features. Like our high resolution 1024x780 display. Local transformations. Up to 768K bytes of local segment memory. 4014 emulation mode. And the 10 years of Daini Seikosha (Seiko) craftsmanship in every D-SCAN product.

If you’re ready to make some changes, contact us at Seiko Instruments U.S.A., Inc., 2620 Augustine Drive, Santa Clara, California 95051. Telephone (408) 727-0768. We’ll give you a terminal that can take on the world.

© 1982 Seiko Instruments U.S.A., Inc.
YOU CAN FIND A LOT OF COMPANIES WHEN YOU WANT TO BUY A MONITOR...
BUT HOW MANY CAN YOU FIND WHEN YOU WANT TO SERVICE IT?

There's one you won't have to search for. Comac.

We're committed to giving OEMs the service and support you need—when you need it and where you need it. We're implementing an extensive network of regional and local technical centers throughout the country, and that means service and replacement parts along with sales support nearby, where you need it. And with our ongoing training program, the skills that our people can offer your people are constantly being polished and upgraded.

When you look at the total picture—our 36 years of experience, the broadest range of products in the industry, high quality, performance, reliability, serviceability, availability and responsive engineering and customer service—it's easy to see why Comac is the first choice in OEM markets. You know that once you buy from us—you won't have to search for us.

For more details on Comac's complete line of monitors, and our schedule of training programs, call or write:

Comac Division, Conrac Corporation, 600 N. Rimsdale Ave., Covina, CA 91722.

Regional Offices:
- Western (213) 966-3511,
- Mid West (312) 833-3310,
- Eastern (203) 348-2100,
- New England (617) 272-6720.
In space. At sea. On the ground.
Whether it's word processing or business systems or dataset and multiplexer.
Whether it's telephone switching or transmission or microwave.
Cannon® connectors help pass the word and carry the load farther.

Goodbye to EMI.
So long to ESD.

ITT Cannon is running interference for you with the only connectors on the market offering proven noise-free performance.
Our D Subminiature filter connectors and RFI/EMI D Sub backshells are built to give you and your customers years of silent service.
And because we hate electrostatic discharge as much as you do, we've developed the shrouded D Subminiature connector. It not only solves your ESD problems, but your EMI problems as well.

20780
easy as 1,2,3.
Meeting the strict FCC regulations, like Docket 20780, is simple with Cannon's shielded shrouded backshells. Or our new lower-cost transverse filter designs, available in virtually all types of Cannon connectors. Both designs will keep unwanted transmissions from tampering with your system, at a significantly lower installed cost.

Problems are no problem.
ITT Cannon has already solved many of the connector problems you run up against every day in the development of sophisticated information systems.
Take a look at these:
Our PB18 zero-force edgecard connector not only increases the length of the board, but the life as well.
We manufacture the broadest line of all-plastic D Sub connectors and accessories on the market.

Our P/C connectors are qualified to DIN 41612 (G06) and reverse DIN (G60).

Our microminiature line will let you lower installed costs without giving up a micron of quality.

And our new low-cost, low-profile IC socket (DICF) has two points of contact and no solder wicking. It also offers higher electrical reliability.

But maybe your needs call for fiber optics. Cannon's optical-fiber connectors are lightweight, small in size, provide economy and reliability, and are immune to RFI/EMI interference.

Or maybe your needs dictate a zero-insertion-force DL Series connector. Ours has a guaranteed life of 10,000 mating cycles and is ideal for I/O applications. It offers economy in installation and automatic crimp termination capabilities.

Or maybe your needs are custom. ITT Cannon has custom capabilities for all your non-standard data requirements. (If you can't find it in the catalog, call us.)

We also offer a full line of manual, semiautomatic and automatic tooling.

In other words, if you have a tough connector problem, we have a simple solution.

Free connector guide.

To find out more about our complete line of connectors for information systems, send for our free Information Systems Connector Selector Guide. Contact ITT Cannon, a Division of International Telephone and Telegraph Corporation, 10550 Talbert Avenue, Fountain Valley, CA 92708. Telephone: (714) 964-7400. In Europe, contact ITT Cannon, Avenue Louise 250, B-1050 Brussels, Belgium. Telephone: 02/640-36-00.

CANNON ITT
The Global Connection
8/16-bit microcomputers serve standalone or in mixed network

Growth from single-user system to multisystem network without obsoleting any computer in the system is promised by Televideo Systems' latest microcomputers. The CP/M based machines range from 8-bit workstations to 16-bit standalone systems with graphics capability, and serve to bridge the gap perceived between existing personal computer and minicomputer offerings.

The 8-bit TS803 with two vertically mounted 500k-byte slimline floppy disk drives serves not only as a standalone system but can connect into a service processor to use the company's multitasking, multiprocessor, multi-user operating system technology (MmmOST) network manager. Its companion, the 8-bit TS800, serves up to 15 additional users as a satellite station. The 16-bit TS1603 with two 500k-byte floppy disks stands alone or integrates into data sharing 16-user networks of 8- and 16-bit machines. A second 16-bit unit, the TS1600, is a low cost intelligent workstation that connects into the MmmOST network.

Both 8- and 16-bit machines are based on the design of the company's 970 smart terminal. All units have 14" green on black built-in CRT screens with 640 x 240 resolution and detachable Selectric style keyboards.

Based on Zilog's 4-MHz Z80A microprocessor, both 8-bit units have 64k bytes of RAM, expandable to 128k bytes. The 803 provides 32k-byte screen memory for use with both text and graphics and 8k bytes of EPROM. Standard interfaces include an RS-232 serial port, a parallel Centronics-compatible printer port, and an RS-422 port capable of 800k-bps communication.

The 16-bit single board computers are designed around Intel's 8088 microprocessor and expand from 128k bytes of RAM to 256k bytes with the addition of a memory board. The TS1603 includes a 50-pin connector that allows a graphics board to be added. Each has two RS-232 ports plus an RS-422 port for 800k-bps communication. The machines are compatible with 8-bit systems within the MmmOST multi-user environment.

Allowing both 8- and 16-bit computers to share output devices and files while connected to the same service processor, MmmOST operates under CP/M to provide an environment for up to 16 user stations. Each system can combine 8- and 16-bit stations with each user having its own local CPU, memory, and storage devices. Executing in the central service processor, the program, after booting the user stations, downloads user programs and data to them. It then controls access to files located on the service processor disk drives and to system printers.

Prices for the 8-bit TS800 and 803 are $1495 and $2495, respectively. The 16-bit TS1600 and 1603 sell for $1795 and $3495. Televideo Systems, Inc, 1170 Morse Ave, Sunnyvale, CA 94086. Circle 251

For a free copy of Computer Design's "1982 Subject Index of Technical Articles," send an 8½" x 11" self-addressed, postage-paid envelope (64¢ U.S.) to Index Editor, Computer Design, 119 Russell St, Littleton, MA 01460, U.S.A. For addresses outside the U.S., enclose a self-addressed mailing label, and International Reply Coupons to cover 3-oz (85-g) airmail postage.
How did Hewlett-Packard make the world's first 3 MIPS real-time computer for under $15,000?
Our new HP 1000 A900 really makes things simple for OEMs with industrial automation and process applications—the kind that demand an exceptionally fast, rugged, real-time computer.

We achieved its performance while making it simple to use, expand, and maintain. With state-of-the-art LSI technology, we were able to integrate the CPU and floating point hardware chips. We also included HP's Scientific Instruction Set and Vector Instruction Set firmware. Combined with a 4-kilobyte cache memory, two-level pipelined implementation and 3.7 megabytes per second I/O bandwidth, this made it comparatively simple to reach a CPU speed of 3 MIPS. As well as 560,000 floating point operations per second. All for an astonishingly low $14,818.

Since we used only a quarter the number of components that are in our previous top-of-the-line computer, the A900 is even more reliable and simple to maintain. MTBF is a healthy 8000 hours; average repair time a scant 90 minutes.

You'll have an easy time expanding your system, too. You can start with our standard 3/4-megabyte board, and move all the way up to 6 megabytes of 64K RAM error-correcting main memory. Without straining your budget. And you can get additional memory for as little as $2700 per megabyte.

**The Automators: a well-matched family.**

In our HP 1000 A-Series family, you'll find two other members with the same level of price/performance as the new A900. For example, the A600 microcomputer gives you 1 MIPS minicomputer capabilities for only $5K. The A700 minicomputer adds an easily customized microprogrammable processor. So, for just $10K, you can tailor its power to handle data acquisition, process control and supervision of several dedicated processors.

All three computers come in a range of configurations, from $2K micros to $50K super-minicomputer systems. They all support identical peripherals, making it simple to expand or add power any time you want. And we simplify planning your own system with a choice of nine graphics I/O devices, six CRT terminals, and a wide range of printers, disc drives and HP-IB compatible instruments.

**A simple software story.**

We made the software not just compatible but identical for the entire A-Series family. So you can interchange programs without any modifications at all. What could be simpler than that?

The family supports all major HP 1000 software packages, too. Including Graphics/1000 and IMAGE/1000 database management. You can also use DS/1000-IV to network with the other HP 1000 or HP 3000 systems, as well as X.25 packet-switching datacomm software.

All the Automators utilize the new RTE-A.1 real-time operating system. This supports programming in FORTRAN 77, Pascal, BASIC and Macro Assembly languages.

**A new program for OEMs.**

This is going to make things much simpler for you. It's a package of new discounts and credits that will help you sell more and keep more for yourself.

For instance, we'll give you a 10% credit for HP add-ons a customer orders for your system. And a 6% credit on the net price of a system for which you supply the software. To help your cash flow, we're offering 40% discounts on demonstration and development systems, too.

That's just for starters. Our new OEM program also involves competitive discounts, extended warranties, free training and much more.

So if you're looking for the best-performing real-time computers for the money—and a better-looking bottom line in the bargain—simply contact your nearest HP sales office. Ask a Technical Computer representative for complete details about the A-Series family and our new OEM plan. Or write to Joe Schoendorf, Hewlett-Packard, Dept. 12161, 11000 Wolfe Road, Cupertino, CA 95014.

Prices USA list, OEM quantities of 100, and 200.
Up to 6Mb of memory, with 64K RAMs on 3/4 Mbyte arrays.

Automatic error-correcting memory is standard.

4 Kb cache memory with 133 ns response for fast memory access.

15 Kb of extensive microcoded self-test and program accelerators.

Direct memory access, supporting all I/O channels with 3.7 Mb/sec peak bandwidth.

LSI floating point chips average 560K floating point operations per second.

Pipeline implementation for 3 MIPS performance.
Yes. In fact, insist upon it. At Texas Instruments, our goal is first-pass success on your logic array. And to achieve that goal, we provide in-depth support and assistance throughout the entire design cycle. From initial training and documentation; through actual design, analysis, and consultation; to the verification of your design before we begin production to your specifications.

What immediate help is there to get me started?

The Answermen at TI's strategically located Regional Technology Centers (RTCs). Expert and knowledgeable, they are ready now to answer your preliminary questions over the telephone, and to help you determine the feasibility of TI logic arrays.

<table>
<thead>
<tr>
<th>RTC Answermen Hot Line Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATLANTA</td>
</tr>
<tr>
<td>BOSTON</td>
</tr>
<tr>
<td>CHICAGO</td>
</tr>
<tr>
<td>DALLAS</td>
</tr>
<tr>
<td>NORTHERN CALIFORNIA</td>
</tr>
<tr>
<td>SOUTHERN CALIFORNIA</td>
</tr>
<tr>
<td>BEDFORD, ENGLAND</td>
</tr>
<tr>
<td>FREISING, WEST GERMANY</td>
</tr>
<tr>
<td>HANNOVER, WEST GERMANY</td>
</tr>
<tr>
<td>TOKYO, JAPAN</td>
</tr>
</tbody>
</table>

The RTC Answermen can also describe how TI's design automation system with its series of checks and balances, minimizes errors and redesign. And they will explain the software tools available to ease and speed the design procedure.

At the ready: The RTC Answermen in TI's Regional Technology Centers are equipped to provide virtually instantaneous information about TI logic arrays and a host of other TI semiconductor products. The RTCs are your most accessible entry point to TI's unmatched combination of product depth, design knowledge, and development tools that can result in the most cost-effective TI semiconductor solution for you.

© 1982 TI
Ask the RTC Answermen at Texas Instruments

expect extensive design help
logic array supplier?

What design training is available?
A five-day, design-level seminar is conducted regularly at the RTCs. This course will familiarize you with the techniques and capabilities of TI’s design languages and automated software system. During the course, you will learn TI’s Hardware Description Language (HDL) and Test Description Language (TDL). They are used to define complex logic functions in a generalized format for compilation into a data base transferable into TI’s design automation system.

The course also covers other tools available to you, including advanced simulation, design testability, design verification, and test-pattern grading.

Fast, Efficient TI Logic Array Family

<table>
<thead>
<tr>
<th>Array</th>
<th>Gates **</th>
<th>Technology</th>
<th>Gate Delay</th>
<th>Gate Power</th>
<th>I/O Signals</th>
<th>Commercial/Military</th>
</tr>
</thead>
<tbody>
<tr>
<td>TAL002*</td>
<td>280</td>
<td>LPS</td>
<td>5.0 ns</td>
<td>1.25 mW</td>
<td>29</td>
<td>C</td>
</tr>
<tr>
<td>TAL004*</td>
<td>400</td>
<td>LPS</td>
<td>5.0 ns</td>
<td>1.25 mW</td>
<td>42</td>
<td>C</td>
</tr>
<tr>
<td>TAT004</td>
<td>400</td>
<td>STL</td>
<td>2.5 ns</td>
<td>500 µW</td>
<td>76</td>
<td>C/M</td>
</tr>
<tr>
<td>TAT008</td>
<td>800</td>
<td>STL</td>
<td>2.5 ns</td>
<td>500 µW</td>
<td>104</td>
<td>C/M</td>
</tr>
<tr>
<td>TAT010</td>
<td>1000</td>
<td>ASTL</td>
<td>1.0 ns</td>
<td>300 µW</td>
<td>88</td>
<td>C</td>
</tr>
<tr>
<td>TAT020</td>
<td>2000</td>
<td>ASTL</td>
<td>1.0 ns</td>
<td>300 µW</td>
<td>120</td>
<td>C/M</td>
</tr>
<tr>
<td>STL700</td>
<td>560</td>
<td>STL</td>
<td>3.0 ns</td>
<td>300 µW</td>
<td>61</td>
<td>M</td>
</tr>
<tr>
<td>SBP96700</td>
<td>1120</td>
<td>PL</td>
<td>11/15 ns</td>
<td>100 µW</td>
<td>96</td>
<td>M</td>
</tr>
<tr>
<td>SBP96600</td>
<td>2120</td>
<td>PL</td>
<td>11/15 ns</td>
<td>100 µW</td>
<td>140</td>
<td>M</td>
</tr>
</tbody>
</table>

* *TAL Series Arrays are manually routed by you and schematically verified by TI with your software HDL model prior to prototyping.

When circumstances warrant, we’ll conduct the seminar at your plant.
If you want to study on your own, appropriate documentation may be obtained from TI. This consists of a detailed Logic Array Designers Manual, data sheets of logic array characteristics, information packets on library-accessible, predesigned software functions, and related technology application notes.

Where can I get actual design assistance?
At TI’s RTCs, home of the Answermen, TI engineers at the RTCs will evaluate your schematic at no charge. This evaluation includes assessment of your general performance requirements. Gate count. And associated I/O, as described by you. The RTC will recommend the type of logic array best suited for your job (see table) as well as the appropriate package.

Each RTC has the facilities which you can use to describe your logic and prepare the HDL and TDL data base. If you prefer, the RTC will contract to do this work for you.

How readily can I access the design tools?
Everything at TI is done to make the design process as simple and as fast as possible. Access to TI’s efficient design-automated system can be by terminals at the RTCs; by dial-up communication links from your plant, tied directly to TI’s worldwide computing network. And by the Transportable Design Utility (TDU). The TDU allows you to perform your design work — utilizing the TI design software — at your own pace and on your in-house hardware.

The TDU, written in Pascal, includes the HDL compiler/syntax checker, TDL compiler, an interconnect rule checker, a design testability analyzer, and an event-driven logic simulator.

When should I start my design?
There’s no better time than now. The RTC Answermen are standing by their Hot Line telephones (see listing opposite page) to answer your technical questions and assist you in taking advantage of the time and money savings inherent in TI’s logic array design automation system. Or visit the RTC nearest you, or call your local TI sales engineer.
Are you satisfied with your past relationships with IC vendors, or have they been unnerving and costly with long turnaround times and second source considerations?

At Microtechnology, a division of Storage Technology Corporation, we've eliminated these concerns by assembling the industry's most advanced facility dedicated exclusively to gate-array products.

We offer total in-house design and production capabilities, a dedicated, experienced engineering staff with the most advanced equipment for rapid design, fabrication and testing of your semi-custom LSI and VLSI requirements. All at very competitive prices.

Our total in-house capabilities ensure the highest quality levels in:

**CMOS Gate-Array Technology**

Choose from two masterslice arrays, a 600-gate-array and a 1920-gate-array offering advanced Si-gate two-level metal technology.

Our Computer-Aided Engineering system provides error-free placement and routing capabilities.

**Linear Bipolar Masterslice Technology**

With our industry-unique design approach of offering a comprehensive Macro Library to facilitate design of common circuits such as Op Amp and VCO's, coupled with our easy-to-use design layout sheets and in-house testing capabilities, we can move rapidly from design to prototype to actual production parts.

**Looking for a Wafer Supplier?**

Microtechnology's wafer fabrication operation has the finest total in-house production facilities in the industry. For consistent high quality Si-gate two-level or single-level metal CMOS, as well as linear bipolar processing, make Microtechnology your wafer supplier. For more information on our semi-custom LSI/VLSI or Foundry capabilities contact: Headquarters: Microtechnology, 2270 South 88th Street, MD G1, Louisville, CO 80027, (303) 673-4307 — Design Center: Microtechnology, 2320 C Walsh Avenue, Santa Clara, CA 95051, (408) 727-3503.

Microtechnology
A division of Storage Technology Corporation
GROWTH OF PROCESSOR FAMILY BOOSTS SYSTEM OPTIONS

Expansion of the 68000 family to include other processor and peripheral chips frees system designers from application limitations.

by John F. Stockton

Since its introduction in 1979, the MC68000 microprocessor has been widely used in applications ranging from low end microcomputers to large, multi-user nonstop mainframes. The 16-bit exterior/32-bit interior design of the MC68000 supplies high performance at a reasonable price. A typical problem is that the latest designs must always offer either higher performance or lower cost. To make matters worse, redesign efforts must be minimal. The ultimate solution to this design dichotomy lies with the microprocessor vendor that offers object code compatible products that meet both requirements.

The family tree of the M68000 microprocessor was planned with this strategy in mind. (See Fig 1.) Recently introduced family members extend features both upward and downward in terms of performance and cost. As an example, because the MC68008 processor is compatible with the MC68000, programs written for entry level systems can be ported to the MC68008 without any change. This processor establishes the bottom end of the M68000 processor family and is basically identical with the MC68000, except that it has been redesigned to work with an external 8-bit data bus and reduced address space.

Multiplexing the address and data was considered, but the traditional problems of lower performance tipped the decision toward a nonmultiplexed implementation. By maintaining a nonmultiplexed bus structure, the MC68008 automatically has a 30% to 50% performance edge over competing processors. The address space supported by this processor is limited to 1M bytes—consistent with the needs of low end systems.

John F. Stockton is currently the business manager for the mid-range microprocessor group at Motorola Corp, 3501 Ed Bluestein Blvd, Austin, TX 78721. Previously, he was the manager of technical marketing for the M68000 family. Mr Stockton has a BSES from the University of Texas, Austin.
Handshake signals operate exactly the same as for the MC68000—an address is output onto the address bus, the address strobe is asserted, data are output, and the data strobe is asserted. When the operation is complete, as a write cycle would be in this example, the data transfer acknowledge signal is asserted back to the processor. This signals the processor that the cycle has successfully terminated and to go on to the next operation. Most signal lines supported on the MC68000 are also offered on the MC68008. The only exceptions are the upper bits of the data lines, the valid memory access line, one interrupt request line, and the bus grant acknowledge line. These signals can be easily simulated externally, but are seldom needed in low end systems.

Main advantage of the MC68008 is that it only requires one read only memory for bootstrapping, random access memory (RAM) of one byte width, and can take advantage of both M6800 peripherals (all 8-bit oriented) and some M68000 family peripherals as well (the MC68230 for example). Since the bus is half as wide and addressable memory less, the processor’s 48-pin package is more cost-effective.

The MC68010 is designed on the assumption that the trend in small computer systems is toward greater mass storage capacities. This approach is possible because most programs are small enough to be completely resident in primary storage. Luckily, those that would fully occupy RAM, occur in small proportion to the overall code.

A working set of memory pages can be resident in primary storage, while other portions of the program reside in secondary storage (disk). When a reference is made to a portion of the program that is not in primary memory, the required page can be located on and removed from secondary storage. Then, the bus cycle can continue. As far as the user is concerned, the processor has a very large physical address space, although the amount of memory that is actually present is quite limited.

Ability to support virtual memory requires that the processor stop an instruction reference in the middle of a bus cycle, be redispached to make the page resident, and come back and continue the execution of the interrupted instruction at some later time. The sequence of events during the handling of a page fault is as follows: after a page fault is detected, the MC68010 copies the contents of its internal registers to the supervisor stack. This operation cleans out the machine and, after a minor amount of housekeeping, may be redispached to another task.

When the previously faulted task is ready to continue, the supervisor again does some housekeeping, and then executes a return from exception (RTE) instruction. The MC68010 RTE instruction is more intelligent than that of its predecessor since it allows control to be returned from page faults as well as interrupts. Upon execution of this instruction, the processor reloads all of its temporary registers from the supervisor stack, and then tries to rerun the bus cycle that caused the page fault. When the instruction completes successfully, the program continues to run as if nothing had happened.

Obvious advantage of virtual memory support is that, in multi-user systems, very large programs can run in
How to dress up your IBM.

Low cost data acquisition and control for the IBM Personal Computer.

Data Translation is fashioning a new look in the personal computer market.

Our new single board plug-in brings complete analog and digital I/O capability to your IBM Personal Computer.

The complete DT2801 I/O system fits on just one board. It includes A/D, D/A, digital I/O, and a programmable clock and has direct memory access capabilities.

With power and performance to match that of the IBM PC, the DT2801 provides 12-bits of resolution with over 14kHz throughput rates.

And whether your application is in laboratory data acquisition or in industrial process control, you will find the DT2801 highly reliable at a very low cost...under $1,200.

The DT2801 is easy to use. Just plug it in to one of the IBM Personal Computer’s expansion slots. No need for separate housing or cables. An optional terminal panel is available for connecting analog and digital input signals.

And it’s easy to program. More than 30 I/O functions are accessed with just 3 commands from the IBM Personal Computer’s BASIC. Programming instructions and sample routines are detailed in the comprehensive User Manual.

Plus, as with all Data Translation products, the DT2801 is fully backed by our service and support team.

No other analog I/O system for the IBM Personal Computer offers such quality, power, and performance for such a reasonable price.

But, by now you probably expect that from Data Translation.

We don’t just follow the latest trends.

We set the style.
low cost environments. Another benefit is that applications programmers can write very large programs without worrying about memory limitations. This eliminates headaches caused by artificial memory segment bounds or program overlays, and simplifies software development.

The next step beyond the virtual machine is the MC68020, a 32-bit version of the MC68000 processor. This processor allows programs written on the MC68000 to run between two and four times faster. This increase in performance is due to the 32-bit wide data bus on the MC68020. Since processor performance is closely tied to memory bus bandwidth, by offering twice the bandwidth, the performance doubles. Another feature that increases performance is an instruction cache scheme. Once a loop is trapped in the cache, the execution rate is considerably higher than it would have been if external memory references were required.

An MC68020 companion is the MC68881 floating point coprocessor (FPCP). This architectural extension of the MC68020 processor allows very fast execution of floating point instructions: roughly 50 times faster than a software program when emulating IEEE 80-bit floating point multiply operations. The FPCP will execute approximately 120,000 80-bit floating point operations per second. The instruction set of the MC68881 also offers many arithmetic and transcendental operations, all with equally impressive performance.

**Processor architecture extensions**

Peripheral support chips directly influence hardware and software design. Included in the 68000 family are the MC68451 memory management unit, the MC68450 direct memory access controller (DMAC), and the MC68452 bus arbitration module (BAM). Each of these peripheral chips contribute to how the ultimate system will be configured. As a result, it is very important that systems designers fully understand the philosophy behind the most recently introduced member of this family, the MC68452 bus arbitration module.

The bus arbitration module is a controller that arbitrates conflicts between multiple bus masters when all controllers request to use the bus at the same time. These controllers can be any combination of processors, DMACs, or other bus masters that need to take control of the address and data bus to perform their operations. The MC68452 does not lower system performance, since the arbitration takes place concurrently with the bus cycle operation. The BAM can be used in other configurations, since the chip completes arbitration in less than 50 ns. The M68000 family of bus masters supports overlapping of arbitration and bus operation. Before the end of a bus cycle, the next bus master knows that the next bus cycle will be available for use, without waiting for the arbitration sequence to occur.

Signals responsible for arbitration are the bus request (BREQ), the bus grant (BGNT), and the bus grant acknowledge (BGACK). During any cycle the BREQ can be asserted by a peripheral and, shortly afterward, the processor will send back BGNT. This informs the peripheral that at the end of this current bus cycle it can take control of the bus. The peripheral monitors the address strobe signal of the processor and when it is negated, knows that the processor has released the bus. At this time, the peripheral asserts BGACK to indicate it has control of the bus. The release of the BREQ signal allows the peripheral to give bus control to other peripherals if it is requested. When the peripheral is finished with the bus, it negates the BGACK signal and the processor continues with its bus operations. Fig 3 illustrates the interconnection between the BAM, the central processing unit, and the DMACs.

When two peripheral bus masters simultaneously request bus use, the conflict is resolved quickly since the system performance degrades as a result of time spent in arbitration. In less than 50 ns the BAM can resolve the conflict and assign a priority based on physical location. Additionally, the BAM issues a bus clear signal, which can be used to disable lower priority peripherals from using the bus.

The M68000 family of bus masters all support the concept of rerunning a bus cycle. If a low priority device insists upon hogging the bus, a higher priority device can take control of the bus before the selfish device has completed the bus cycle it was performing. While the high priority device has control of the bus, the low priority device is dormant. When the high priority device relinquishes the bus, the low priority peripheral completely reruns its bus cycle and it continues as if it were not interrupted.

Fortunately, not all peripheral parts have as great an impact on the design of the central processor hardware and software as the MC68452 bus arbitration has. There are a number of considerations that must be carefully weighed, however, when choosing between such support peripherals as the MC68120 intelligent peripheral controller and the MC68901 multifunctional peripheral.

The MC68120 intelligent peripheral controller (IPC) brings input/output (I/O) processor capability to the M68000 family. IPC supports a local address/data bus that connects the system to peripherals such as disk controllers or communications interfaces. The local bus is synchronous, runs with a one microsecond cycle time, and works with M68000 family peripherals. This style of I/O allows interface to very cost-effective peripherals that are supported by many vendors. Additionally, the separate I/O bus allows I/O operations to overlap with computer operations, thus increasing the system throughput.

An example of the MC68120 IPC working as an I/O processor is illustrated in Fig 4. Here, the IPC is being used...
Now, a Logic Analysis System that puts a bench-full of instruments at your fingertips.

The NPC-764. It just makes good sense. When performing logic analysis and other measurement functions, you shouldn’t have to face different sets of knobs, switches and dials. That’s why we’ve developed the NPC-764, the Electronic Workbench. Now your analysis tasks are all done the same way—with a familiar ASCII keyboard and easy-to-use, self-prompting menus. Simple keystrokes are all it takes to run tests and record data on disk. And all logic analysis and other internal functions are ROM-based and ready to go on power up. No messy setups. No relearning of multiple instruments.

The NPC-764 includes a 48-channel State Analyzer and a 16-channel, high-speed Timing Analyzer. And, as optional plug-ins, a single-channel Digital Storage Oscilloscope, a 5-function Counter/Timer/Sigature Analyzer, and bidirectional Serial Tester.

But the NPC-764 is more than just a multiple-function instrument. It also incorporates a GPIB controller and RS-232 MASTER/SLAVE capability. Standard. A common set of commands lets you control the internal analyzers and any GPIB- or RS-232-compatible devices you include in your setup—pattern generators, emulators, spectrum analyzers, PROM programmers . . .

And that’s not all. The NPC-764 is a full desk-top computer, with floppy disk storage and a CP/M® operating system. Use it for general-purpose computational tasks or the execution of commercially available CP/M programs.

The NPC-764, with all its internal measurement functions, requires less than half the investment of the equivalent instruments purchased separately. And the ASCII keyboard and menus are so user friendly it sets a new standard for the industry.

Not quite ready for all this capability? Start with our basic NPC-764. It provides exactly the same measurement functions, but 16 fewer state channels and no floppy disk drive. Upgrade easily to the NPC-764 at any time.

There’s a whole lot more we’d like to tell you about the Electronic Workbench. For additional information, applications assistance or a personal demonstration, just give us a call: (800)-NICOLET, (415) 490-8300 (Calif); TWX: 910-381-7030. Nicolet Paratronics Corporation, 201 Fourier Avenue, Fremont, CA 94539.

*CP/M is a registered trademark of Digital Research.

CIRCLE 44
as a cluster terminal controller. In this example, the IPC connects to multiple serial I/O ports on the local bus and to the M68000 instruction bus on the host processor side. The function of the IPC is to effectively buffer the serial I/O ports and to act like a multiport first in/first out. Messages being sent by the host to terminals are put into a buffer. The IPC then takes the messages out of the buffer and outputs them, in a serial fashion, to the serial I/O ports. Messages from the terminals are buffered by the IPC, again in a serial fashion, and are then sent to the host through the dual-port RAM buffer.

Having the IPC act as a cluster terminal controller reduces the number of interrupts that the host has to service from an interrupt per character, to an interrupt per message. If the average message is 20 characters long, this decreases the interrupt request rate by a factor of 19.

The architecture of the IPC is related to the MC6800 and the MC6801 single-chip microprocessor and is optimized for control oriented applications. The 8-bit processor is upward compatible with both the source and object code for the MC6800, and features the user programming model shown in Fig 5. The register set consists of two 8-bit accumulators, A and B, that can be linked to a single 16-bit accumulator D. Additionally, the processor has a 16-bit index register, a 16-bit stack pointer, and a 16-bit program counter. The condition code register has bits for carry/borrow, overflow, zero, negative, interrupt, and half carry.

The instruction set of the MC68120 includes support bit, byte, binary-coded decimal, and 16-bit word data types. The addressing modes include inherent, immediate, direct, extended, relative, and indexed. The address space supported is 16 bits, corresponding to 64k bytes of memory. The MC68120 internal processor interfaces to the M68000 instruction bus through a dual-port RAM buffer. This 128-byte buffer has six semaphore registers that help control its use. The semaphore registers contain bits that show when a specific portion of the buffer is in use and which processor was the last to use the buffer. This eliminates the need to check if the IPC has read the dual-port RAM by rereading the message that it left in the buffer.

For designers wanting a more flexible approach to peripheral support, the MC68901 multifunction peripheral (MFP) is a combination of miscellaneous interface devices that are commonly found in small systems designs (see Fig 6). These elements include four timers,
Precise Schmitt optocouplers.

The near-perfect logic switch.

No dirt, doubt or oscillation.

Either 100% on or 100% off, instantly, the MOC- series of Schmitt optocouplers provides the most nearly-perfect digital logic or MPU signal wave-shaping you can economically design in.

Not only do they have the speed, isolation and noise immunity for smooth, trouble-free operation, they offer respectable gain levels where milliamp signal sensitivity is required and operate over a flexible 3-15 V range.

Smooth it out with hysterisis.

Digital logic circuits frequently require coupler inputs within closely spec'd and predictable ranges. But because transistor gain is a function of process technology, most transistor/Darlington coupler thresholds are not predictable device-to-device nor do most manufacturers' specs provide lower coupler gain limits.

Motorola MOC5007/9 series Schmitt trigger optocouplers minimize the problem by making the device's total gain a controllable function of geometry and resistance ratios rather than transistor gain. Being light-sensitive, they switch output currents from high to low and back at well-defined threshold levels corresponding to emitter inputs. The difference is hysterisis and it keeps logic signals clean, sharp and positive without comparators, buffers, or extra, off-chip components.

High reliability, low cost.

RED degradation, long an industry bugaboo, is on the way out through Motorola's comprehensive technology. Stress-free crystal growth, errorless, automatic die and wire-attach, continuous audit, assembly-integrated passivation and non-mobile aluminum contacts ensure long-term performance.

An all-transfer-molded, epoxy package offers an innermost of almost 60% of the coupler body and with 10 times the interface distance of others for stability and integrity. And, there's 7.5 kV peak isolation protection and UL recognition.

<table>
<thead>
<tr>
<th>Schmitt Optocoupler</th>
<th>Threshold Current, On mA (max)</th>
<th>Vol. @ IQL 16 mA V (max)</th>
<th>Hysteresis Ratio Typ</th>
<th>Output Current mA (max)</th>
<th>$loffer’d Int. Price 1K-up</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOC5007</td>
<td>1.6</td>
<td>0.4</td>
<td>0.75</td>
<td>50</td>
<td>$2.80</td>
</tr>
<tr>
<td>MOC5008</td>
<td>4.0</td>
<td></td>
<td></td>
<td>4.0/4.0</td>
<td>$1.65</td>
</tr>
<tr>
<td>MOC5009</td>
<td>10</td>
<td></td>
<td></td>
<td>0.1/0.1</td>
<td>$1.30</td>
</tr>
</tbody>
</table>

Pricing is attractive, too, making them economical enhancements to computer-business machines, telecommunications, industrial control/test equipment and switching power supplies.

Send for data to Motorola Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036. For near-perfect logic switching in Innovative systems through silicon.
an interrupt controller that will support up to 16 sources, an 8-bit parallel I/O port, and a single-channel universal synchronous/asynchronous receiver/transmitter (USART) for serial communications. The four timers consist of two that are presettable, and two that are simply countdown timers. Each timer is individually prescalable.

The interrupt controller can prioritize up to 16 sources of interrupts from eight external sources (via the parallel I/O port) or eight internal sources (internal timers or the serial port). The parallel port allows each bit to be individually programmed to be an input or an output. Each pin can also be an interrupt source and can generate an interrupt on either a leading or trailing edge transition. The USART serial port supports full-duplex asynchronous communications at rates up to 62.5 kbps. It also works in a synchronous mode, where it will support data rates of up to 1 M bps. The baud rate can be either internally or externally generated, and the USART has both full modem and DMA controller handshakes. The MFP 8-bit data bus allows it to be packaged in a 48-pin dual-inline package.

Data communications interfaces
An area of increasing importance for system manufacturers is data communications and local area networking. As more distributed systems are connected together with high speed data links, very large scale integration solutions to specific circuit problems must be found. The present trend in distributed office computer systems locates intelligence in low cost workstations that depend heavily on intelligent file servers. These systems, which must be interconnected in a loosely coupled fashion, use some form of serial data communications. With this trend in mind, the M68000 family peripheral line has been oriented heavily toward data communications. Table 1 compares bit rates and protocols supported with the parts that are available to support those requirements. Included in this table are the older M6800 family parts, which also work with the M68000, but are not discussed. Following is a closer look at some M68000 data communications family members.

The M68562 is a 2-channel universal communications controller that supports commonly used asynchronous and synchronous protocols. These protocols include advanced data communications control procedure, synchronous data link control (SDLC), higher data link control (HDLC), X.25, bisynchronous, and digital data communications message protocol. The M68562 will operate at data rates of up to 4 M bps, and will directly interface to data lines carrying any of nonreturn to zero, nonreturn to zero inverted, or Manchester encoded data. No external data/clock separation is required, since the chip contains internal phase locked loop and baud rate generators. Both the receive and transmit data paths are quadruply buffered to lower the interrupt latency requirements for high data rate operation. Additionally, the chip contains a programmable timer that can be used for interrupt generation for either periodic ticks, or timeout functions. The interrupt interface supports either a vectored interrupt scheme, similar to the rest of the M68000 family, or the autovectored interrupts used in the M68000 peripheral family. The data interface to the device offers full modem control line handshakes and DMA handshakes for direct serial to memory move operations. The parallel interface of the chip has an 8-bit parallel data path, and offers support for the M68000 family handshakes. These lines are used for cycle termination, interrupt requesting, and interrupt acknowledgment, respectively. This part, currently under development by Signetics, will be second sourced by Motorola.

The M68590 local area network controller for Ethernet (LANCE) completely supports the blue book definition of the Ethernet standard, and both transmission and access mechanisms. It operates with a data rate of 10 M bps, and includes a DMAC on the processor side of the interface to help support high data rates. The DMAC covers the entire 24-bit address space offered by the M68000. In addition, DMA transfers into multiple receive buffers from multiple transmit buffers are also supported.

The LANCE handles the carrier sense multiple access/collision detection serial bus arbitration, by using an algorithm incorporating listen before talking, listen while talking, and retransmit on collision after a random wait. On successive collisions, the mean value of the random wait is increased to lower the probability of another collision, and to provide load leveling on the serial bus. Also included in the LANCE is support for the lower levels of the Ethernet protocol by performing packet framing, preamble and cyclic redundancy check insertion and extraction, and address filtering and detection. The internal DMAC handles all data transfers once the LANCE has been initialized, so communication to and from the part all takes place through a RAM buffer.
## Cut your cable costs up to 5%

Connect yourself with Digital right now and save up to 75% in our mid-winter sale. On just about every cable we offer. All brand new. And fully warranted.

To order, simply call toll-free 1-800-258-1700. In New Hampshire, Alaska and Hawaii, call 603-884-6660.

But call now, supplies are limited. Offer ends April 3.

All orders must be placed through Digital's Accessories and Supplies Group. Standard Ad&SG terms and conditions apply. Prices are net. You must agree to immediately deliver minimum order $35, unless charged to MasterCard or VISA. Digital reserves the right to limit order quantities.

Maximum order by phone $5,000. Larger orders must be accompanied by purchase order and mailed to: Digital Equipment Corporation, P.O. Box CS2008, Nashua, NH 03061.

### Part Number Description

| BC04C-25B/F | Cable Lug, D9, 25 FT |
| BC02A-25B/F | W01-1402 Ribbon, 25 FT |
| BC25A-25B/F | Cable, W01-2023 TUBE 5 FT |
| BC03R-05B/F | EIA Cable, H86D TO RS232C M15 |
| BC05Z-12B/F | '100 Null Modem Cable |
| BC09A-25B/F | Coax Cable, 100 Foot |
| BC04E-10B/F | Semi-Built Cable, 100 FT |
| BC04K-10B/F | Special Built Cable, 10FT |
| BC04A-05B/F | Special Built Cable 5 FT |
| BC04A-10B/F | Material in 100', 10 FT |
| BC04A-25B/F | Special Cable 250' |
| BC04B-10B/F | Male Length, 100', 25 FT |
| BC04B-25B/F | H856.40 Conductor Flat (1) |
| BC04G-10B/F | H856.40 Conductor Flat (10) |
| BC04G-25B/F | H856.40 Conductor Flat (50) |
| BC04G-50B/F | H856.40 Conductor Flat (250) |
| BC05B-25B/F | Cable Model 25 |
| BC05K-25B/F | BC05K-25 Cable Model |
| BC05G-25B/F | RS232 M to M, 25 FT |
| BC22B-10B/F | RS232 M to M, 10 FT |
| BC22C-25B/F | RS232 Male-Fem, RS232 Fem 25 |
| BC22D-05B/F | RS232 Male-Fem, 25 FT |
| BC22E-25B/F | RS232 Male-Fem, 25 FT |
| BC25M-10B/F | Cable Interface A/B, 10 FT |
| BC25N-05B/F | Live Cord Set 240 V 4 FT |
| BC20M-05B/F | H86D to H858 Flat Reverse 10 |
| BC20N-05B/F | Cable H858 to Male-Nick 4 |
| BC05A-05B/F | B Special Cable 25FT |
| BC05A-10B/F | B Special Cable 50 FT |
| BC05G-05B/F | B Special Cable 25 FT |
| BC05H-05B/F | B Special Cable 50 FT |
| BC05J-05B/F | B Special Cable 25 FT |
| BC05K-05B/F | B Special Cable 50 FT |
| BC24C-10B/F | H856 to H858 1-End 20 TW PA 10 |
| BC24D-25B/F | Cable H856 1-End 20 TW PA 25 |
| BC24E-50B/F | Cable H856 1-End 20 TW PA 50 |
| BC24F-10B/F | Cable H856 1-End 20 TW PA 100 |
| BC24G-25B/F | H856.40 Conductor Flat (25) |
| BC24H-50B/F | H856.40 Conductor Flat (50) |
| BC24I-05B/F | H856.40 Conductor Flat (1) |
| BC24J-10B/F | H856.40 Conductor Flat (10) |
| BC24K-25B/F | H856.40 Conductor Flat (25) |
| BC24L-50B/F | H856.40 Conductor Flat (50) |
| BC24M-100B/F | H856.40 Conductor Flat (100) |
| BC24N-200B/F | H856.40 Conductor Flat (200) |
| BC24O-500B/F | H856.40 Conductor Flat (500) |
| BC24P-1000B/F | H856.40 Conductor Flat (1000) |
| BC24Q-2000B/F | H856.40 Conductor Flat (2000) |
| BC24R-5000B/F | H856.40 Conductor Flat (5000) |
| BC24S-10000B/F | H856.40 Conductor Flat (10000) |

### Part Number Description

| BC24C-25B/F | Long line Cable Kit: 500 FT |
| BC24D-25B/F | 25PIN Fem-10PIN Null Modem |
| BC01A-05B/F | Null Modem Cable 25' |
| BC01E-05B/F | Null Modem Cable 5' |
| BC01F-05B/F | Null Modem Cable 15' |
| BC01G-05B/F | Null Modem Cable 30' |
| BC01H-05B/F | Null Modem Cable 50' |
| BC01I-05B/F | Null Modem Cable 100' |
| BC01J-05B/F | Null Modem Cable 200' |
| BC01K-05B/F | Null Modem Cable 300' |
| BC01L-05B/F | Null Modem Cable 500' |
| BC01M-05B/F | Null Modem Cable 750' |
| BC01N-05B/F | Null Modem Cable 1,000' |
| BC01O-05B/F | Null Modem Cable 1,500' |
| BC01P-05B/F | Null Modem Cable 2,000' |
| BC01Q-05B/F | Null Modem Cable 2,500' |
| BC01R-05B/F | Null Modem Cable 3,000' |
| BC01S-05B/F | Null Modem Cable 3,500' |
| BC01T-05B/F | Null Modem Cable 4,000' |
| BC01U-05B/F | Null Modem Cable 4,500' |
| BC01V-05B/F | Null Modem Cable 5,000' |

| BC03G-05B/F | Cable Model 25 |
| BC03H-05B/F | BC03H-05 Cable Model |
| BC03I-05B/F | BC03I-05 Cable Model |
| BC03J-05B/F | BC03J-05 Cable Model |
| BC03K-05B/F | BC03K-05 Cable Model |
| BC03L-05B/F | BC03L-05 Cable Model |
| BC03M-05B/F | BC03M-05 Cable Model |
| BC03N-05B/F | BC03N-05 Cable Model |
| BC03O-05B/F | BC03O-05 Cable Model |
| BC03P-05B/F | BC03P-05 Cable Model |
| BC03Q-05B/F | BC03Q-05 Cable Model |
| BC03R-05B/F | BC03R-05 Cable Model |
| BC03S-05B/F | BC03S-05 Cable Model |
| BC03T-05B/F | BC03T-05 Cable Model |
| BC03U-05B/F | BC03U-05 Cable Model |
| BC03V-05B/F | BC03V-05 Cable Model |
| BC03W-05B/F | BC03W-05 Cable Model |
| BC03X-05B/F | BC03X-05 Cable Model |
| BC03Y-05B/F | BC03Y-05 Cable Model |
| BC03Z-05B/F | BC03Z-05 Cable Model |
| BC04A-05B/F | Cable Model 5 |
| BC04B-05B/F | Cable Model 10 |
| BC04C-05B/F | Cable Model 25 |
| BC04D-05B/F | Cable Model 50 |
| BC04E-05B/F | Cable Model 100 |
| BC04F-05B/F | Cable Model 150 |
| BC04G-05B/F | Cable Model 200 |
| BC04H-05B/F | Cable Model 250 |
| BC04I-05B/F | Cable Model 300 |
| BC04J-05B/F | Cable Model 350 |
| BC04K-05B/F | Cable Model 500 |
| BC04L-05B/F | Cable Model 550 |
| BC04M-05B/F | Cable Model 600 |
| BC04N-05B/F | Cable Model 650 |
| BC04O-05B/F | Cable Model 700 |
| BC04P-05B/F | Cable Model 750 |
| BC04Q-05B/F | Cable Model 800 |
| BC04R-05B/F | Cable Model 850 |
| BC04S-05B/F | Cable Model 900 |
| BC04T-05B/F | Cable Model 950 |
| BC04U-05B/F | Cable Model 1000 |
| BC04V-05B/F | Cable Model 1050 |
| BC04W-05B/F | Cable Model 1100 |
| BC04X-05B/F | Cable Model 1150 |
| BC04Y-05B/F | Cable Model 1200 |
| BC04Z-05B/F | Cable Model 1250 |

Cut your cable costs up to 5%.

Call 800-258-1700 now to order.
To conserve pins on the LANCE, addresses and data are multiplexed, thus allowing the interface to be housed in a 48-pin package.

Intelligent multiple disk controller (IMDC) is a disk controller intended for use with Winchester drives currently available at reasonable costs. This part supports such advantages as increased peripheral support and cost-effectiveness. Further, because of the broad spectrum of sophistication existing within the family, alternative choices are available to the designer.

The back end of this controller is built around an intelligent DMAC. As a result, it has the ability to do file transfers to and from buffers that are at arbitrary locations in memory. The IMDC is scheduled for introduction in third-quarter 1983.

Another disk oriented support chip that can be expected in 1983 is the MC68459 disk phase lock loop circuit (DPLL). The MC68459 is a very fast digital phase locked loop that performs data/clock separation on the incoming data stream from a Winchester disk. The input provided to the DPLL is the composite data/clock signal from the disk drive. The output is a separated data signal with a synchronized clock signal. These two signals are important to the IMDC chip since it requires separate data and clock inputs. The DPLL is built in high performance metal oxide semiconductor technology, and will synchronize and separate a data stream of up to 20M bps. Its introduction is scheduled for third-quarter 1983.

The MC68440 dual DMA (DDMA) controller is the smaller, lower cost version of the MC68450 DMA controller. It is identical to the MC68450 with the exception of its support for only two channels of operation. It does not support the exotic chaining modes that the MC68450 does, either. The MC68440 is plug compatible with the MC68450, but does not have active signals that correspond to the third and fourth DMA channel handshakes. The DDMA can be expected in fourth-quarter 1983.

By expanding the 68000 family of chips, both upscale and down, the scope and depth of the product line is extended (see Table 2). This results in a chip family with such advantages as increased peripheral support and cost-effectiveness. Further, because of the broad spectrum of sophistication existing within the family, alternative choices are available to the designer.

To conserve pins on the LANCE, addresses and data are multiplexed, thus allowing the interface to be housed in a 48-pin package.

Intelligent multiple disk controller (IMDC) is a disk controller intended for use with Winchester drives currently available at reasonable costs. This part supports the SA-1000/ST506 type of interfaces, as well as SA-800 floppy disk drives. Any combination of up to four disk drives can be interfaced to the controller at one time, allowing both hard and floppy disks to be controlled simultaneously. This flexibility makes it easy to back up hard disks since, to the controller, the floppy disk appears hard. In such a case, the backup operation becomes simply a sector to sector copy operation.

The back end of this controller is built around an intelligent DMAC. As a result, it has the ability to do file transfers to and from buffers that are at arbitrary locations in memory. The IMDC is scheduled for introduction in third-quarter 1983.

Another disk oriented support chip that can be expected in 1983 is the MC68459 disk phase lock loop circuit (DPLL). The MC68459 is a very fast digital phase locked loop that performs data/clock separation on the incoming data stream from a Winchester disk. The input provided to the DPLL is the composite data/clock signal from the disk drive. The output is a separated data signal with a synchronized clock signal. These two signals are important to the IMDC chip since it requires separate data and clock inputs. The DPLL is built in high performance metal oxide semiconductor technology, and will synchronize and separate a data stream of up to 20M bps. Its introduction is scheduled for third-quarter 1983.

The MC68440 dual DMA (DDMA) controller is the smaller, lower cost version of the MC68450 DMA controller. It is identical to the MC68450 with the exception of its support for only two channels of operation. It does not support the exotic chaining modes that the MC68450 does, either. The MC68440 is plug compatible with the MC68450, but does not have active signals that correspond to the third and fourth DMA channel handshakes. The DDMA can be expected in fourth-quarter 1983.

By expanding the 68000 family of chips, both upscale and down, the scope and depth of the product line is extended (see Table 2). This results in a chip family with such advantages as increased peripheral support and cost-effectiveness. Further, because of the broad spectrum of sophistication existing within the family, alternative choices are available to the designer.
**NEC takes the lead with the world's fastest static RAMs.**

Heading the pack is our 4K x 1 SRAM (µPD2147AD). Its incredible 25 nanosecond access time makes it the world's fastest NMOS static RAM. Next our 1K x 4 SRAM (µPD2149D)—35ns speed—is the fastest in its class. And our 16K x 1 SRAM (µPD2167D) is no slouch either, with an impressive 55ns speed.

What's more, it won't be long before our fast SRAMs get even faster.

All this dazzling speed is the result of an advanced manufacturing technique that combines a two-level aluminum interconnect design and a very small die size. Plus there's a 1.6 micron channel length for faster switching times.

And thanks to our unique design our fast SRAMs consume about the same power as the slow ones the other guys make.

We make a huge family of static RAMs for applications where speed really counts, from cache memories to array processors.

**NEC's high speed static RAMs.**

The fastest act in town.

For a free brochure which includes a cross-reference guide, write NEC Electronics U.S.A., One Natick Executive Park, Natick, MA 01760, Att. High Speed Static RAMs.
In the beginning, there was the printer. And right on its heels came the first printer breakdown.

Unfortunately, the first printer service call didn't happen nearly so quickly, thus creating downtime—a problem that still plagues users today.

What's the answer? Non-Stop-Printing from Trilog.

**Two heads are better than one.**
Most dot-matrix line printers use only a single print head. That's fine—unless something goes wrong with the head. Then you're out of business until a service representative shows up.

On the other hand, the Trilog TIP-300 uses an exclusive two-headed system. Both 150 lpm print heads run simultaneously. Giving you a total output of 300 lpm.

Should one print head temporarily fail, the user simply flips a switch and the remaining head continues printing at 150 lpm.

Now that's Non-Stop-Printing!
Dual heads offer another advantage, too. Instead of being pushed to capacity like most single heads, each Trilog head runs at a 50% duty cycle. This makes them much more efficient.
more reliable than conventional print heads.

**Advanced innovation isn't just in our heads.**

That's why we also gave Trilog printers dual tractors. They not only stabilize the paper and minimize friction, but allow the paper to move forward and backward. This gives you plotting capability and lets you generate forms. You can also print bar codes. Plus business and engineering graphics.

**Five printers for the price of one.**

Besides graphics, the TIP-300 gives you four other types of printing: standard data processing characters. Letter quality characters that approach the sharpness of fully formed characters. And two versions of compressed characters for paper savings and special formats.

For more information contact:

Trilog, Inc., 17391 Murphy Ave., Irvine, CA 92714. Or call (714) 549-4079.

TWX (910) 595-2798.

You'll see that compared to Trilog, other printers are still in the Dark Ages.

**Non-Stop-Printing starts with**

TRILOG®

---

The single greatest printer was invented.

For a sales contact circle 47
Meet HP's new 1630 Logic Analyzer... and ecstatic when we

From now on it makes no sense to buy an analyzer that offers timing and state measurements only. Not when you can have these capabilities plus interactive analysis and software performance measurements too. All for less than the cost of a good timing and state machine alone.

That's what you get with HP's new 1630A/D Logic Analyzer. It delivers advanced hardware and software testing and debugging power. Plus the ability to quickly spot software bottlenecks and inefficiencies. And a way to resolve hardware/software fingerprinting conflicts. With one low-cost instrument.

HP's new 1630 extends the power of logic analysis to span most of the development cycle. And productivity gets a big boost. Because the 1630's simple interface, combined with low-cost peripheral compatibility, speeds setups and documentation. Best of all, it's affordable for even the smallest lab.

At $8,600, the 1630A gives you 35 channels of state (to 25 MHz), 8 channels of timing (to 100 MHz), or, in the interactive mode, 27 state and 8 timing.

For $10,630, the 1630D offers 43 channels of state or 16 timing. In the interactive mode, you have a choice of 35 state and 8 timing or 27 state and 16 timing. Both models include software performance analysis.

Here's what all that capability can do for you.
You’ll be amazed when it shows you the price.

Software Performance Analysis

Ever had a software bottleneck? A routine that takes too much time? Those problems won’t stand in your way with this powerful new analysis mode. Histograms of time-interval distribution eliminate guesswork by showing you best case, worse case, and average time between any two events you define...nonintrusively...while your system is operating. Great for benchmarking. And spotting out-of-spec modules.

Histograms of memory space activity show where the action is. If you’ve got a bottleneck, this display leaves no doubt about its location.

Interactive Measurements

Now there’s a logical way to resolve hardware/software fingerpointing feuds. The 1630 lets you monitor bus activity in the state mode, trigger on a given bus pattern, then view asynchronous status and control line activity in the timing mode. This quickly unravels problems such as I/O port malfunctions. Similarly, you can establish trigger conditions based on timing parameters, then view state activity. This correlates hardware malfunctions to software errors. For example, a false reset due to a glitch.

Timing and State Analysis

In traditional operating modes, the 1630 delivers new sequencing, triggering, and store qualification power. For timing analysis, this includes pattern triggering ANDed with a transition or glitch, edge or glitch triggering, and time qualification of pattern triggering. In the state mode, four user-defined terms can be used in any combination to define sequence, store qualification, trigger and restart conditions. With these resources, you get right to the problem. Without sorting through tons of data.

But that’s not all. The 1630 makes it easier yet by talking your language. You can assign alphabetic labels to input channels and status or control line patterns. Measurements are then displayed in your system’s terminology. In addition, the 1630, with low-cost peripherals, performs inverse assembly. So you see listings in target microprocessor mnemonics. From now on, you needn’t struggle with time-consuming conversions.

Get all the details on this advanced analyzer. See how it takes the drudgery out of logic testing, debugging and analysis, speeding your project to completion. Call your local HP sales office listed in the telephone directory white pages. Ask for an HP field engineer in the electronic instruments department.

* U.S.A. list prices only.

HEWLETT PACKARD
CIRCLE 48
THE iAPX 286.
IT'S SO HOT,
NOTHING CAN TOUCH IT.
Introducing the 16-bit processor that can outperform, outclass any microprocessor. Anywhere.

The Intel, iAPX 286.

It gives you three times the performance of what you thought was the fastest chip in the market.

More hot news. This CPU was designed from the very beginning to include memory management and protection on chip.

Which means, now you can design these sophisticated capabilities into your system. Without the cost, complexity or performance degradation of external hardware.

If 16 Megabytes of physical memory isn't enough, there's a virtual memory capacity of 1 gigabyte per user.

The 286 has been optimized to handle advanced operating systems. Such as the UNIX* and iRMX™ O.S. It also provides new instructions for languages such as Pascal, BASIC, FORTRAN, C and ADA.

A couple more hot facts about software. The 286 is compatible with the iAPX 86, 88. So not only will you have the hottest chip on the market, but also immediate access to a huge software base.

And to simplify sophisticated system development even further, there's an integration of performance-critical functions. Such as task switching, interrupt handling and O.S. call.

---

**System Comparisons**

<table>
<thead>
<tr>
<th></th>
<th>iAPX 286</th>
<th>68000 + 68451*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Typical</td>
<td>1 CPU</td>
<td>1 CPU</td>
</tr>
<tr>
<td>System</td>
<td></td>
<td>1-4 MMUs</td>
</tr>
<tr>
<td>(16 Users)</td>
<td></td>
<td>2 Transceivers</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 MMU Selector</td>
</tr>
<tr>
<td>Wait States Required</td>
<td>0. W.S.</td>
<td>2. W.S.</td>
</tr>
<tr>
<td>8 MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Task Switch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Overhead</td>
<td>22 µS</td>
<td>&gt;120µS</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max. BUS</td>
<td>8 MB/Sec</td>
<td>2.67 MB/Sec</td>
</tr>
<tr>
<td>Bandwidth at 8 MHz</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Based on published data sheets.

---

On the hardware side, the 286 is a well integrated 16-bit family. It delivers full performance at the systems level, through support circuits like the 8207 DRAM controller and the 80287 floating point numerics processor.

All this allows us to give you the kind of performance no other manufacturer can touch.

Write us. Or call us, toll-free. (800) 538-1876. In California, (800) 672-1833. Within 24-hours, we'll send you complete information on the 286. Including a wall-size poster of the part.

Everything you need to know, to burn your competition.
You can’t find a better, high-performance line of low-cost, single board, disc and tape controllers for your PDP-11 data storage system. All Winchester disc and 1/2" tape controllers are based on uP architecture and automated design common to the thousands of DILOG controllers in use. So they consistently offer you best price/performance.

The vital time-saving and data base protecting features you want, including diagnostic test/self-test/error correction/etc., are all built into each intelligent controller. You’ll also find RT-11, RSX-11, RSTS, IAS, MUMPS, DSM or VMS software compatibility, plus I/O compatibility with all popular drives.

WINCHESTER/SMD/CMD CONTROLLERS

These controllers mate with larger capacity hard disc drives employing RK, RM and RP emulations. The following is a partial listing of models:

NEW—UNIVERSAL SMD INTERFACE COMPATIBLE—Model DU215—Interfaces UNIBUS to SMD I/O drives—switch selectable RK06/RK07—two 8” or 14” Winchester SMD/CMD drives to 300 MB capacity (mix or match without any component change)—56-bit ECC—88% utilization of unformatted storage capacity—exclusive universal formatting.

NEW—SMD INTERFACE COMPATIBLE—Model DU218—Full industry standard SMD interface, as well as Memorex 677/RP06 type drives—including three sector buffering, 32-bit ECC and dual port capability.

MAGNETIC TAPE CONTROLLERS

These 1/2” mag tape controllers/couplers handle standard start-stop and streaming drives with TM-11 or TS-11 emulations.

1/2” STREAMING/START-STOP COMPATIBLE—Model DU130—Handles up to eight 9-track, 800/1600 BPI industry standard drives at 12.5 ips to 125 ips—interfaces dual density (NRZI/PE) drives from all manufacturers. TM-11 emulation.

NEW—1/2” MAGNETIC TAPE COMPATIBLE—Model DU132—Emulates TS-11—interfaces up to four start-stop or streamer drives, including “Cache Streamer”—**12.5 ips to 125 ips speeds—exclusive 800/1600 BPI dual density—also interfaces GCR transports.

Contact your local DILOG sales office for complete details and O.E.M. quantity discount pricing/delivery of specific models providing Winchester/Backup for PDP-11.

Corporate Headquarters
12800 Garden Grove Blvd. • Garden Grove, Calif. 92643
• Phone: (714) 534-8950 • Telex: 681399 DILOG GGVE

Eastern Regional Sales Office
64-A White Street • Red Bank, New Jersey 07701
• Phone: (201) 530-0044

European Sales/Service Office
12 Temple Square • Aylesbury, Buckinghamshire • England
• Phone: 44-296-34319 or 34310 • Telex: 837038 DILOGI G

*DEC, PDP, RSX, RSTS, IAS, VMS, UNIBUS Trademarks Digital Equipment Corp.
**Trademark Cipher Data Products
MINIMAL SOLUTIONS TO LOGICAL DILEMMAS

While there is more to simplifying logic equations than ABC, designers must remember that minimized logic functions do not necessarily imply minimal hardware configurations.

by Saul B. Dinman

In the panel entitled "Genesis" that accompanied Edward Glenn McCoy's article, "The ABCs of Simplifying Logic Equations, Simply" (Computer Design, July 1982, p 99), I stated the theoretical basis for a topological algorithm that can be realized by numerical methods on a computer. Mr McCoy's article presented just such an implementation, although no such direct support was offered either by Mr McCoy or by myself. Reader response (see this month's Letters to the editor, p 22) prompted me to offer some mathematical basis for Mr McCoy's technique.

To deal adequately with the operations and results in a 2-valued logic system requires at least a 3-valued system. That is, a variable may exist in asserted or true form, in negated or false form, or it may have been eliminated altogether from a logical expression. Thus, in the following function of three variables

$$f(A, B, C) = ABC + ABC + ABC$$

a logical choice of numeric representation for the minterms might be 3-digit decimal numbers with a digit 0 representing a negated variable and the digit 1 representing an asserted term.

Mr McCoy started with just such an approach, calling his numeric representation binary logic numbers (BLNs). Whether or not this is an accurate name for these quantities is not the important point. What is important is that these numeric quantities are the coded representations of the minterms in a logic function. Each digit position corresponds to a different variable, and the use of a 1 or a 0 as the digit value represents the variable's logical state. Thus, the terms in this function would be represented by the numeric list

010, 001, 101

Whether or not you deal with these representations as decimal or even binary quantities depends upon the implementation of the basic algorithm chosen.

Before looking at the algorithm in more detail, consider the logic function

$$f(A, B, C) = A\overline{C} + B\overline{C} + A\overline{B}C$$

Obviously, some method of representing the missing variables B and A in the function's first two terms is needed. If a binary system were chosen to represent the function, problems would now surface. There is no convenient way to maintain the representation of the three variables or their logical states. In addition, some variables are or may be missing from the function's...
terms, making it necessary to resort to a second list of numeric quantities. These quantities would represent, for example, those variables that have dropped out of the terms.

With the decimal system, other digits beyond the 0 and 1 are available. For example, you can represent the function just described by using the digit 2 to represent an asserted variable in a function that has two out of three terms present. A digit 1 can be used to indicate that a variable has disappeared (if a digit 2 is present anywhere in the term), while the digit 0 continues to represent a negated variable. Thus, the numeric list representing the sample function becomes

210, 102, 100

The choice of any such representation is obviously dependent upon the numeric method developed to implement the algorithm.

Representing a logic function in space

It is possible to represent a logic function of three variables in the form of a 3-dimensional cube (also called a 3-cube). A 3-cube has eight vertices and, coincidently, a logic function of three variables may have up to eight unique minterms. In general, a logic function of n variables can be represented in an n-dimensional space by all or part of an n-cube. An n-cube has \(2^n\) vertices that can represent all \(2^n\) minterms possible in any logic function of n variables.

Fig 1 is a representation of the logic space for a function of three variables and indicates both the logical and numeric representations of all eight possible minterms.

![Fig 1](image)

The topological algorithm for simplifying logic functions, termed the Star algorithm, states that two minterms (vertices of the n-cube) can be covered by a 1-cube if they are adjacent or colinear. In other words, colinear vertex pairs can have a line drawn between them, which represents the function's next higher level of simplification. Closer examination of Fig 1 shows that any adjacent or colinear vertex pair differs from another pair only by one logic variable. As shown by the numeric representations of these minterms, colinear vertex pairs have a decimal arithmetic difference of 1, 10, or 100 in a function of three variables. In a function of four variables (4-space), colinear vertex pairs have decimal arithmetic differences of 1, 10, 100, 1000, and so on. The 1 in the difference term represents the logic variable that disappears in the next level of simplification—the line constructed between the vertex pairs according to the simplification algorithm.

Now, an arithmetic representation for the next higher order cube (the 1-cubes) must be determined. In the colinear vertex pair (110, 111), the difference term is 001 and the sum term is 221. Having now moved to the next level of simplification, and also to the next higher dimension in the 3-space, the digit 2 is appropriate to represent the asserted variables on this level. It is also appropriate that a digit 1 represent the missing variable. Thus, the term 221 translates into ABX, where the X merely indicates that the variable C has disappeared in the simplification. Similarly, the numeric representations of 1-cubes in Table 1 can be directly determined by examining the sums of their component vertices.

<table>
<thead>
<tr>
<th>Vertex Pair</th>
<th>Difference</th>
<th>Sum</th>
<th>Logic Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>(100, 110)</td>
<td>010</td>
<td>210</td>
<td>AC</td>
</tr>
<tr>
<td>(001, 011)</td>
<td>010</td>
<td>012</td>
<td>AC</td>
</tr>
<tr>
<td>(000, 001)</td>
<td>001</td>
<td>001</td>
<td>AB</td>
</tr>
<tr>
<td>(000, 010)</td>
<td>010</td>
<td>010</td>
<td>AC</td>
</tr>
</tbody>
</table>

Fig 2 shows the numeric and logical representations of all of the 12 possible 1-cubes that can be constructed from the 8 vertices in a 3-space. Note that it is now

![Fig 2](image)
KONTRON Logic Analyzer/Slave Emulator

Your Most Powerful Micro Development Tools Have Been Combined

Now you can have timing and state logic analysis, slave in-circuit emulation, and full software development capability in one powerful, economical system. And, KONTRON’s new Logic Analyzer/Slave Emulator (LASER) system can be configured to match your needs. With 32-, 48-, or 64-channel logic analysis to 100 MHz. With built-in dual 5¼” disk drives. With disassemblers, microprocessor interface, and slave emulation for all popular 8- and 16-bit chips. And, with all of the software development tools and ease-of-use features of the KONTRON/FutureData 2300 Series development system at your command, running under CP/M®. With the flexible LASER system, you can reduce your investment in new development tools by as much as 50 percent. If you already own a 2300 Series system, expand its logic analysis capability with a software-compatible LASER. Or, if you own a KLA Series Logic Analyzer, expand its use by adding an ASCII keyboard, software development tools, and in-circuit emulation. LASER can even be interfaced to Intel, Motorola, HP, Tektronix, or other development systems. Complete your capabilities with one of KONTRON’s desktop or portable PROM programmers.

Get all the facts and figures on these synergistic cost-reducing solutions to your hardware/software development/ debugging needs. Call our 24-hour toll-free number (800) 227-8834... or drop us a line.

*CP/M is a registered trademark of Digital Research, Inc.
necessary to keep track of the dimensional level of simplification to which you have moved. In other words, the sum terms of the last two entries in Table I, 001 and 010, are indistinguishable from minterms and 0-vertices. You know only that the term was generated from the combination of two vertices and therefore must be a 1-cube representation. Part of the algorithm implementation, therefore, must include maintaining separate lists of cubes generated in each dimension.

In the next level of algorithm simplification, you must search sets of 1-cubes and look for coplanar pairs—pairs of 1-cubes lying in opposite sides of the same plane that might be opposite sides of the same surface. Two coplanar pairs of 1-cubes—four in all—are necessary to allow construction of a surface or 2-cube that covers all four of the 1-cubes.

Fig 3 shows several selected 1-cubes and two constructed surfaces or 2-cubes. The 1-cube pairs (210, 212) and (201, 221) are coplanar and form a surface. Similarly, the 1-cube pairs (001, 201) and (100, 102) are coplanar and form another surface. The 1-cube pair (010, 012) is also coplanar, but forms only half of a surface. The difference and sum technique previously described can also be used here to discover coplanar pairs of 1-cubes, as shown in Table 2.

**TABLE 2**

<table>
<thead>
<tr>
<th>Vertex Pair</th>
<th>Difference</th>
<th>Sum</th>
<th>Logic Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>(210, 212)</td>
<td>002</td>
<td>422</td>
<td>A</td>
</tr>
<tr>
<td>(201, 221)</td>
<td>020</td>
<td>422</td>
<td>A</td>
</tr>
<tr>
<td>(001, 201)</td>
<td>200</td>
<td>202</td>
<td>B</td>
</tr>
<tr>
<td>(100, 102)</td>
<td>002</td>
<td>202</td>
<td>B</td>
</tr>
<tr>
<td>(010, 012)</td>
<td>002</td>
<td>022</td>
<td>A</td>
</tr>
</tbody>
</table>

The difference terms that indicate coplanar 1-cubes are 002, 020, and 200, respectively. Similarly, differences in a 4-space between coplanar 1-cubes would be 0002, 0020, 0200, and 2000. The sum terms of coplanar pairs of 1-cubes are the same if it is possible to form a surface or 2-cube from them. Thus, two surfaces can be formed from the 1-cubes in Table 2: 422 and 202, respectively. The appearance of a digit 4 indicates a move to the next level or dimension, and now represents the asserted variable. Of course, the digit 0 still represents a negated variable, and 2s represent variables that have been eliminated from the term. The 1-cube pair (010, 012) can be used to generate the surface 002, if the corresponding coplanar pair (001, 021) is present. Since it is not, the 1-cubes 012 and 010 represent the best simplification possible for those particular terms.

**Implementing the algorithm**

In expressing a numeric method to implement the algorithm, the first step is to find a scheme that permits easy discovery of n-cubes that can be covered by constructing (n + 1) cubes from them. Fig 4(a) represents a logic function of three variables around which to develop the implementation. If the vertices are structured in ascending numeric order, all adjacent pairs can be discovered by simply subtracting each higher order vertex from the lower order ones in turn and watching for the differences 001, 010, 100 that indicate adjacent vertices as shown in Fig 4(b). Hence, the ordered list of 0-cubes is

<table>
<thead>
<tr>
<th>0-cube</th>
<th>Minterm</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>ABC</td>
</tr>
<tr>
<td>011</td>
<td>ABC</td>
</tr>
<tr>
<td>100</td>
<td>ABC</td>
</tr>
<tr>
<td>101</td>
<td>ABC</td>
</tr>
<tr>
<td>110</td>
<td>ABC</td>
</tr>
<tr>
<td>111</td>
<td>ABC</td>
</tr>
</tbody>
</table>

No uncovered 0-cubes are found when scanning the list of covered 0-cubes in Fig 4(b). Therefore, you must move to the next level to search for coplanar 1-cube
pairs. Ordering the list of discovered 1-cubes in ascending sequence results in

<table>
<thead>
<tr>
<th>1-cube</th>
<th>Logic term</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>BC</td>
</tr>
<tr>
<td>122</td>
<td>BC</td>
</tr>
<tr>
<td>201</td>
<td>AB</td>
</tr>
<tr>
<td>210</td>
<td>AC</td>
</tr>
<tr>
<td>212</td>
<td>AC</td>
</tr>
<tr>
<td>221</td>
<td>AB</td>
</tr>
</tbody>
</table>

The same technique is used to search for coplanar pairs of 1-cubes as shown in Fig 4(c). Reviewing the results in Fig 4(c) reveals one 2-cube, 422, that has covered the 1-cubes 201, 221, 210, and 212. This leaves the 1-cubes 100 and 122 uncovered. The final form of the function is therefore represented by the lists

<table>
<thead>
<tr>
<th>0-cubes</th>
<th>1-cubes</th>
<th>2-cubes</th>
</tr>
</thead>
<tbody>
<tr>
<td>none</td>
<td>100 (BC)</td>
<td>422 (A)</td>
</tr>
<tr>
<td></td>
<td>122 (BC)</td>
<td></td>
</tr>
</tbody>
</table>

Translating the lists back into logic terms

\[ f(A, B, C) = BC + BC + A \]

**Guaranteeing a minimal function**

In response to Mr McCoy’s article, Mr Guerrero selected an example that he claims does not work with Mr McCoy’s algorithm. In response to Mr Guerrero’s claims, Mr McCoy pointed out that he did not state that the algorithm produces an absolute minimal function. As evidenced in the preceding examples from which the implementation was developed, the method finds all higher order cubes that can be constructed from lower order cubes, even if the lower order cubes were already covered. Yet, the algorithm’s topological nature requires that all of the higher order cubes be constructed in order to discover if further minimization is possible.

A final step is required to select the minimal solution after all possible higher order cubes have been constructed. The solution must be chosen from the lists of cubes, highest order first, and selection must stop if all of the \((n - 1)\) cubes have been covered by the selection of \(n\)-cubes. Inclusion of \((n - 1)\) cubes in such a case merely adds redundant terms that are already expressed by the \(n\)-cubes. This is not necessarily a bad or improper minimization strategy. The fact is, minimization of a logic function in a design environment is a strategy that does not always result in the absolute minimum.

The function that Mr Guerrero posed as a nonworkable case is expressed in the 3-space shown in Fig 5(a). Note that three 1-cubes can be constructed from the three vertices. This is indeed a minimized version of the function, but only the 1-cubes 120 and 212 are required to cover all three of the vertices and produce an absolute minimal function. To build absolute minimization into the algorithm necessitates a search for covered 0-cubes [see Fig 5(b)].

There are no more higher order cubes that can be constructed from the collection of remaining 1-cubes; the end of possible minimization has therefore been reached. In attempting to choose a minimal representation of the function, the final list of 1-cubes must be scanned along with the list of 0-cubes covered by the 1-cubes. The 0-cubes are crossed off the list of original 0-cubes until there are none left as shown in Fig 5(c).

The first two 1-cubes cover all of the original minterms and are a minimal representation of that function. If this step had been performed by the calculator program.
offered by Mr McCoy, the result would have been a truly minimal solution. The minimized function then is

\[ f(A, B, C) = BC + AC \]

Programs always have bugs

Someone once said that no program is ever completely debugged; it only approaches a bug-free state. Although Mr McCoy intended to show that a minimization technique can be developed for a programmable environment, his method has some bugs in it. His program does indeed produce the correct results for his own samples and even for the redundant term mentioned by Mr Guerrero. It does not, however, work for the cases where the minimum function has cubes of different orders in the final result. For example, feeding the data from the example in Fig 4 to the program will produce only the single 2-cube \( A \) as an answer. The method completely loses the two 1-cubes not covered by the 2-cube \( A \)—because Mr McCoy did not account for the covered cubes as he moved to the next level of minimization (the next higher order dimension). His program replaces all of the \((n - 1)\) cubes with the \(n\)-cubes generated from them. Thus, if all of the \((n - 1)\) cubes are not covered by the \(n\)-cubes, part of the final result is lost. In short, the concept proposed by Mr McCoy does work, although the program lacks the logic necessary to complete the implementation.

To correct the program, additional cube lists must be maintained so that \((n - 1)\) cube coverage can be checked and uncovered cubes can be retained after each minimization level. The 0-cubes are already stored on entry, and an additional list of covered 0-cubes must be generated along with the 1-cubes list. After a complete list of 1-cubes has been formed, the list of covered 0-cubes must be compared to the list of original 0-cubes, and all 0-cubes not in the covered list must be retained on a separate list. The newly generated 1-cubes list becomes the new "input list" to be searched in order to discover 2-cubes that can be formed, and the list of covered 0-cubes can be discarded. Again, a list of covered 1-cubes generated from the list of 2-cubes must be maintained, and after the process is complete, a remainder list consisting of uncovered 1-cubes is formed and retained. Providing a working version of the program is unfortunately beyond the scope of this article.

The minimum is not always the minimum

To assume that the minimization of a logic function always produces a minimal hardware implementation is not always valid. Back in the days of discrete component logic implementations, minimization techniques were held in high esteem because of never-ending efforts to reduce overall hardware costs. With the advent of the integrated circuit and the small, medium, and large scale integration progression that rapidly followed, almost every complex function that a logic designer might need for a given design became available in chip form. The need for any serious minimization techniques rapidly decreased and was all but killed with the appearance of programmable logic arrays. However, with the advent of gate array technology, silicon foundries, and do-it-yourself computer aided design/computer aided manufacturing systems, all of which enable the logic designer to again participate at the gate level of logic design, it is quite certain that interest in minimization techniques will be revived.

When practicing the art of minimization, the absolute minimum solution in logic function terms is not always desirable. Indeed, Mr McCoy's assertion that a competent logician should be able to recognize a minimal solution is partially correct. Sometimes, an intermediate solution—one that deliberately contains redundant terms—is actually the simplest one from a hardware point of view.

Consider, for example, the two versions of the solution to the function in Fig 6. If the absolute minimum is employed, three gates are required. If part of the not-so-minimum function is already available as a logic signal, however, a 2-gate implementation results. Even worse is
A STRONG STATEMENT ABOUT OUR STREAMER'S ACCURACY AND RELIABILITY.

We’re standing on our streamer to show you just how well Tandberg’s 3200 family of 20 MB and 45 MB ¼" cartridge drives are engineered. Of course, we didn’t design them to be stepstools.

DESIGNED FOR DATA INTEGRITY.
Unlike most other drives, the 3200’s body is fully cast to keep drive mechanisms stable and accurate. What’s more, Tandberg’s exclusive 3-point positioning and cartridge locking system ensures that cartridges are always correctly loaded and can’t be jarred off track.

And while others still use less accurate mechanical referencing to locate the edge of the tape, Tandberg’s exclusive Floating Head System finds this reference point dynamically using a signal seeking method. A precision, microprocessor-controlled stepping motor then locates the desired track—with better than 16 track accuracy. (Since our 20 MB and 45 MB units have 4 and 9 tracks respectively, the system is at least twice as accurate as it needs to be.)

Tandberg’s system completely eliminates interchangeability problems caused by cartridge wear, drive wear, and mechanical tolerance build-up. It’s the main reason why our streamer gets more reliable performance from ¼" cartridge tapes than anyone else in the industry.

A HEAD ABOVE THE COMPETITION.
Our 20 MB drive has the same cast body, the same cartridge lock, the same head positioning system as our 45 MB unit. Even the standard features are the same: QIC compatible interface, expandable circular FIFO buffer (up to 16 KB) for increased throughput, and full saturation recording. So what’s the difference between our 20 and 45?

The head.
One screwdriver and one 9 track head are all you need to upgrade our 20 to 45 MB—with no mechanical adjustments whatsoever.

So if you’re looking for a streamer that’s accurate, reliable, and extremely flexible, step up to the only one you can stand on. Tandberg.

For more information contact, Tandberg Data Inc., DATA STORAGE DIVISION, 571 North Poplar, Suite H, Orange, CA 92668/(714) 978-6771.
C on the board inputs, which in turn requires an additional board input as well as attendant backplane path for the extra signal.

Since most complex logic design at the gate level is done by function partitioning, you must consider all of the possible intermediate minimizations of a given function to ensure that the resultant total hardware implementation is, in fact, minimal. If the concept of using one or more redundant terms in an implementation is employed, this may lead to a more economical configuration, particularly since board and backplane pin connections can become a significant part of the cost.

Acknowledgment
I wish to thank J. Paul Roth for his work on the use of topological techniques to minimize logic functions found in "The Star Algorithm," a monograph from the former IBM Applied Mathematics Research Group, Lamb Estates, NY.

Fig 6 Implementation of function in Fig 5.

the case where the sample function is implemented on a board that has only the signals B, C, and the composite signal A(C + B) available on the board inputs. In this case, to force the implementation of the minimum function would require the presence of the signals A, B, and C.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 704 Average 705 Low 706

Magnetic stripe card readers from Canon

Canon produces a complete line of field proven, rugged and reliable card readers, either Automatic or Manual, for use in OEM applications.

AUTOMATIC
- Two types: read only or read/write
- 3 Applicable Tracks: IATA, ABA or THRIFT
- Recording Density: 75BPI or 210BPI
- Voltage requirements: +5VDC and +24VDC
- Card Speed: 190mm/sec. (7.5 in/sec.)
- Applicable for: Automated Teller Machines, Access Control Systems, Remote Computer Terminals, Credit Card Checkers
- Options Available: Automatic Capture, Solenoid Interlock to Entry, Weather-proof Guide on Outside

MANUAL
- Built-in Card Cleaner
- Single Track: Read only
- ABA or THRIFT
- Read Density: 75BPI or 210BPI
- Voltage Requirement: +5VDC
- Operating Speed: 80 to 1000mm/sec. (3.15 to 39.4 in/sec.)
- Applicable for: Credit Card Checkers, Access Control Systems, Fare Collection Equipment, Self Service Gas Stations
An Aggressive Start-Up Company Maximizes Your Upside.

A Conservative Fortune 500 Company Minimizes Your Risk.

A Company That Does Both Deserves Your Business.
companies to exploit new markets and technologies enjoy higher profit margins and healthier market shares. (Engineers who become experts in new technologies don’t do too badly either.)

Evotek can help you get there.

Start from scratch and our applications engineers will assist you with everything from an optimal disk organization for UNIX to the best way to mount a drive to a chassis.

Or enjoy a head start by taking advantage of where you are.

Our industry standard footprint and ST506, SMD, and SASI interfaces mean your system’s probably ready to incorporate Evotek’s performance today.

And we can deliver production volumes today in capacities ranging from 7.8 to 51.7 mbytes. Then grow to 300 mbytes later without a change in technology.

We’re ready to demonstrate that we deserve your business. With technical information, applications guides, plant tours—and quality products. Call us now at (415) 490-3100, or the regional office nearest you. Or write Evotek, 1220 Page Avenue, Fremont, California 94538.
For example, we're one of the few lines to use electrolytic deposition. Although its initial cost is high, it's one of the most accurate processes for maintaining film thicknesses in the 750 Angstrom range.

Automated disk handling equipment will be standard throughout the industry in six to 12 months. We're using it today to cut contamination losses and improve yields by 60%.

And we're the only 5¼-inch plated media maker using track by track testing instead of the faster, but less accurate, "fly by" method.

Our quality and consistency earned us an invitation to second source a leading 14-inch thin-film media supplier. And, after careful evaluation, we accepted them as our second source. Which assures you of a continued supply of media and drives.

There are easier ways to build our product. But none which are as consistently reliable. And reliability over time is our goal. Because our business relationship may begin with a promise, but it endures through performance.

The reward for choosing Evotek?
Time and money.
Evotek drives, along with high performance 16-bit and 32-bit microprocessors, are opening up opportunities for supermini performance in desktop packages. And they're finding their way into powerful, personal graphics workstations, and compact, yet sophisticated, medical equipment.

History has proven that the first
Head Landing Zones: Our high storage density gives us extra space for head landing zones on every disk platter. Use the zones during power down or shipping to protect the integrity of your recorded data.

Plated Media for Survivability: Our thin-film media is three times harder than conventional ferric oxide. Perfect for withstanding the thousands of start/stops inherent in desktop applications.

Comfortable in Harsh Environments: A specially sealed shaft, pressure equalization port, and proprietary air filtration system eliminate the chance of contamination under the bubble. Evotek drives are remarkably adaptable to harsh environments like factories or offices.

Smooth Drive Performance: Military grade shock mounts protect your drive during shipping. They also mean you won't be embarrassed the first time someone pounds your keyboard a little too enthusiastically. Or sets your product on a tabletop a little too carelessly.

Plug and Play: Evotek drives conform to industry standards like ST506. They're compatible with a wide range of popular 5¼-inch controllers, including the one you're using now.

Quick Access Time: A linear actuator and microprocessor control give us an access time of 49 ms, including settling. That's twice as fast as many other Winchester, and critical for swapping, data collection, and telecommunications applications.

Extra Capacity: Our wide bandwidth read/write channel lets you expand your storage capacity with a simple controller change. Switch from MFM encoding to the popular Run Length Limited (RLL) codes and increase capacity from 51.7 to 73.3 mbytes.

Intelligence: An on-board microprocessor controls head positioning and compensates for thermal expansion and contraction of the platters. In an office, a factory, or the field, no matter what the application, your system will take the heat. And the cold.

Faster Data Transfer: Two families of drives give you a choice of two transfer rates. Choose the standard 5.0 mbit/second rate, or our faster, IBM-compatible 8.2 mbit/second rate (ideal for graphics and local area network applications).
It will take something special to build the next generation of microcomputer systems. The ones that will revolve around high performance 16-bit and 32-bit microprocessors. They'll be more powerful and flexible than today's systems. So they'll be pressed into new applications, not used to make today's applications go faster.

They'll improve throughput by a factor of four. So they'll be hungrier for data, and less prone to wait for it. They'll be more portable. So they'll face rougher handling and harsher environments, without the time for periodic maintenance and repair.

Taking advantage of this market requires a new set of tools. Including smaller, faster, more rugged mass storage.

Which, from the very beginning, is how we designed our family of 5¼-inch Winchesters. And why they're the only drives uniquely matched to the capacity, performance, reliability, and availability demands of the next generation of applications.

Linear Actuator for Flexibility: Our precision designed, six-bearing linear actuator is borrowed from 14-inch Winchester technology. It's driven by a five-phase microcontrolled stepper motor, and the combination lets you mount Evotek drives at any angle. Our design fits your design.
A pre-production drive is a promise. That every production unit you receive will work in exactly the same way as the drive you first evaluated. Now anyone can make a prototype. Or a promise. But to deserve your business, a company ought to be willing to commit hard resources to take the risk out of your relationship.

Which is why we've invested $12 million in a production facility where 70% of our drive assembly (including Class 100 clean room operations) is performed through robotics. It's money well spent.

Robotics, for example, allows us to use a single torque screw to anchor disk platters to the spindle. That eliminates a minor alignment problem in 10 mbyte disks which becomes catastrophic in high performance 50 mbyte applications.

But robotics is only a start. To maintain quality over time, we borrowed a well-known principle of electronics—feedback.

At full capacity, our facility builds hundreds of thousands of drives a year. Yet each drive is completely assembled by a single person. And then tested on the spot.
CAN COMPUTERS REALLY BE FRIENDLY?

Determining the criteria for designing user friendly computers requires examining the foibles of human behavior.

by Jack W. Crenshaw and Joseph Philipose

In any discussion about computer support environments, the term "user friendly" invariably arises. But what does user friendly mean? Can user friendliness be measured? Moreover, can a friendly environment help to improve programmer productivity? It can if today's designers of operating systems meet certain criteria. "Friendly," as it is used here, is a kind of barometer that indicates how easily an operator can interact with a computer. If the conditions of friendliness were analyzed carefully, perhaps software environment designs would more closely reflect the desires of the human community that uses them.

Although most experienced programmers have forgotten their initial frustrations, most new users still see today's operating systems as unfriendly. The reasons for the present unfriendliness can be traced to the early days of operating system design. In the beginning, market pressures on the vendor and the attitude of the vendor's customer—the data processing manager—resulted in an operating system design that accommodated the needs of everyone but the user. Even today, vendors develop their operating systems primarily to sell hardware. Development schedules are tight and pushed tighter by hardware delivery dates. The programmers who typically develop operating systems software without a user orientation may even have an anti-user bias. Their motivating force is to meet schedules, not to consider user needs.

Another consequence of this high pressure situation is the degree of traditionalism in operating system design—surprising in a field as young and dynamic as this one. As an example, consider the following syntax for an assembler:

```
<label>:"<op-code>[argument]
```

This syntax, together with the traditional 3-letter operating codes and the names of the pseudo-operation codes, was laid down in 1952 for the IBM 650. Though the form was designed for card formats and internal word lengths in the 650, it is still used 30 years later—without good reason.

Most operating systems are large and complex. Because they evolve only as minor improvements made to previous systems, many characteristics, including the anti-user orientation of the early operating systems, have survived to the present day. To purge these early influences may require some drastic departures from traditional practice.

The advent of the personal computer, however, provides an alternate model, primarily because the customer is also the user. Not surprisingly, personal computer operating systems are more user oriented and seem to be more friendly than commercial systems. Compare, for example, the log-in message of the early TRS-80 from Tandy Corp's Radio Shack—<READY—with Honeywell's MULTICS log-in session reproduced in the Figure. Also compare the clarity of Radio Shack's error message

```
WHAT? 10 for I = 1 TX? 100
```

with Honeywell's

```
SYNTAX ERROR IN REGULAR EXPRESSION
```

Of course TRS-80s cannot replace all MULTICS systems, but the larger systems can emulate the friendly characteristics of personal computers. Designers can achieve a reasonable degree of friendliness on their systems by...
simply identifying five system characteristics that tend to be perceived as friendly by users.

**Identifying a friendly environment**

A computer environment is the combination of hardware and software within a computer, with which a user interacts. It is this combination that ultimately determines user effectiveness and productivity. A friendly computer environment can be viewed in human terms. According to Webster, a “friendly” environment is one that exhibits “kindly interest and goodwill” and is “not hostile.” No one responds well to people or machines that either will not or cannot cooperate. When computer systems will not or cannot cooperate, users become ineffective and inefficient. For example, while editing a large source file, the user reaches for the “a” key but strikes “q” instead. Hitting “q” causes the editor to terminate, and the source file is lost. The user’s reaction does not need to be described; rage is a universal emotion. This unfriendly act has violated some fundamental human needs that have been ably chronicled by Bach.¹

- **The need to succeed.** Programmed learning courses are developed an interactive algorithm based upon this concept.
- **The right to fail.** As hard as it is to admit, everyone makes mistakes. As a matter of fact, the process of trial and error is a time-honored and effective method of learning. Where computers are concerned, the right of the user to fail implies that errors they may make are tolerable and do not cause catastrophic problems.
- **The need for individuality.** Most people treat the right to make their own choices. Everything being equal, they prefer to have options. An environment that offers no options, even though it meets all other needs, is a prison.

In other words, interactions with other people or things are perceived as friendly to the extent that they meet, rather than violate, these fundamental needs. A computer environment is no exception.

**The man-machine interface**

Surprisingly, little research has explored the human reaction to the computer. Studies on programming environments⁴,⁵ concentrate on the functions of programming tools. While it is necessary to have tools that perform well, their functions have nothing whatsoever to do with friendliness. Studies on man-machine interaction, such as Benbasat and Dexter,⁶ tend to concentrate on productivity. Few researchers, however, have thought to ask, “How do you feel about this system?”

In the absence of direct information concerning the user’s perception of the system, designers are forced to observe the ways users deal with systems to garner information on how users cope. This electronic anthropology can yield surprising observations. The tacit assumption here is that, given options, users will select those approaches that tend to make them the most comfortable or will, at least, minimize their pain. Certain observations are based upon the preceding definition of friendliness.

The average person has a vocabulary of a couple of thousand words. Experiments and observation, however, suggest that far fewer are used in everyday conversation. Similarly, most computer operating systems have a large number of useful commands, yet users regularly work with only a small portion of those commands, as few as twenty. Apparently, there is a definite and fairly small limit to the number of commands that average users can remember. Further, in practice, users stick to those they are sure of. This number increases when the commands are simple and their functions transparent. The users’ working vocabularies may also depend on their own tendencies to take risks and their attitudes toward failure. As Dwyer⁷ points out, users typically react in one of two ways to too many failures: they either retreat to a familiar subset, or they get off the system altogether.

One of the most interesting and potentially significant observations made in the course of Dwyer’s study relates to extensibility. Given a choice, users prefer a system that they can modify and tailor to their needs. Because IBM’s System/360 is known as a rigid system, it has few fans. On the other hand, Forth and Smalltalk, two language operating systems specifically designed for extensibility, have wildly partisan supporters.
CIPHER INTRODUCES THE 5'4" FORM FACTOR...

...a 1/4-inch streaming cartridge tape drive with 45 megabytes for $800.*

New, powerful, economical—and uniquely Cipher. Choose Cipher for your 1/4-inch tape drives. We’ve got a product that fits your needs.

*O.E.M. Quantities

- 45 MB capacity
- easy front loading
- QIC-02 interface standard
- 90 ips tape speed
- 5-1/4-inch form factor, Model 540-CT
- 8-inch form factor, Model 440-CT

cipher

data products, inc.

10225 Willow Creek Road, San Diego, California 92131
P.O. Box 85170, San Diego, California 92138
Telephone: 619/578-9100, TWX: 910-335-1251
Forth, for example, employs a set of primitive commands represented by "words." These words form phrases that combine a number of commands. Typically, Forth words are short—and lend themselves to nested routines. Users can easily check Forth words for errors and also conjoin them to build more complex terms. As this building process proceeds, user vocabulary grows, thus personalizing the program.

Notice how well this process meets the fundamental human needs as defined. Able to rapidly check small commands, users receive the immediate positive reinforcement that encourages further progress. These short, simple commands with simple, reliable functions readily fulfill expectations and, in the process, meet the equally important need for individuality.

This same phenomenon is observable in other more conventional operating systems. Both MULTICS and Bell Labs' UNIX feature command files with executive and shell commands, respectively. Though both sacrifice some performance by using such a user friendly approach, Kernighan reports that over 70% of the programs that are run on UNIX employ shell commands. Many MULTICS users also rely heavily on executive commands.

Current environments require different command syntaxes depending on context. In MULTICS, the command syntax is
\[
\text{command} [\text{"word"}] \text{argument}.
\]

However, in PL/I, the base language of MULTICS, it is
\[
\text{call} \text{command}(\text{"word"}, \text{"argument"});
\]

and in the editor QEDX, it is
\[
\text{argument} \text{command} \text{argument}.
\]

To an expert, these differences in syntax are normal and natural. To a beginner, however, they are confusing and arbitrary.

Ease of syntax is one area in which both Forth and personal computers generally shine. Neither makes any distinction between a command in the command line and one embedded in a program. It may be argued that since different operations are done in a command line, the syntax need not necessarily be the same. But, in the face of the success of a language like Forth and the growing use of UNIX's shell commands, this argument has little to support it.

Generally, communication between two people is quite free. Even though a thought can be worded in many different ways, there is a reasonable assumption that the message will be understood. The average computer system, on the other hand, typically has required a rigid and precise format. This is no longer necessary. The computer game "Adventure" pointed the way to a free syntax that, though limited by a 2-word format, gave surprisingly human-like responses. Recent adventure games have an even broader range of input and, correspondingly, exhibit a more human-like behavior.

Another desirable characteristic of human communication is the ability to consider the message's context. A word or phrase may be meaningless or ambiguous when isolated, but by using the context and the direction of the conversation, the communicators can resolve uncertainties. By contrast, communicating with a computer can be like trying to talk with someone who can only remember one sentence at a time.

But again, improvements are possible. Most current systems possess a limited ability to use context; for example, when not specified by the user, the name of a file called up for editing may default to the name of the last file edited. Extension of this ability to retain context, even between separate log-in sessions, is straightforward. Hayes, Ball, and Reddy even suggest that the operating system can be programmed to remember the common spelling errors a given user makes and automatically correct them.

**Friendly design factors**

By observing the following criteria, the operating system designer can virtually guarantee that the system he authors will be perceived as friendly by its users.

**Tools.** The friendly computer environment should consist of small, independent tools rather than large, interrelated ones. Each tool should carry out one and only one well-defined function. Discourage the use of "control arguments." Name the tools using common words that describe their functions. Avoid industry jargon. Tools should provide clear default values for all input arguments, as well as make possible errors obvious to the user.

**Input commands.** A single interface should control all input to a computer's operating system. This will ensure a uniform command syntax. The command language syntax should correspond, as closely as possible, to that of the primary programming language. The command interface should include flexible parsing to accommodate individuality. Specifically, an operating system should permit optional delimiters, interjection of prepositions, and optional positioning of verbs and subjects. A friendly operating system should allow users to edit command lines or correct errors, either prior to entry or after detection of the error.

**Output interface.** All programming tools should communicate with the user through a single output driver and, to the extent possible, make all output formats uniform. Commands from the user should be answered within the recommended two seconds. The response should indicate the status of the command: completed, working, or error. For commands with several phases, the system should indicate when each phase is completed, and the user should be able to suppress these computer responses.

**Extensibility.** A friendly operating system should allow users to collect groups of command lines into "command files," which can be invoked by a single command. From the users viewpoint, there should be no distinction between the response required to invoke a command file, like an editor, and the response required for simple commands within system programs. Further, an operating system should have a mechanism for passing data between tools so that the output from one tool may be used by another. The system should process these commands within a command file exactly as though the user had input them from the console.

**Context memory.** A friendly operating environment should maintain a record of user options and a program's status. This data should be shared by all tools and should conform to user preferences. For example, the mode and options set for a tool should be those set by the user on the previous invocation of that tool, unless the user specifies otherwise. Default values in the
Introducing the first ergonomically engineered 16-bit intelligent terminal that's as bright as it looks.
And prices start as low as $975.*

When Wyse introduces a new terminal, you expect a lot. And our newest family of 8088-based terminals — the WY-200, 210 and 220 — delivers just that.

The list of features is long, but definitely worth your consideration if you're thinking about a multi-functional intelligent terminal.

For example, operator comfort is paramount in the design of the WY-200 family. Its fully tilting/rotating display and detached keyboard let you work the way you work best.

Its green phosphor screen is easy on the eyes.

It comes standard with both 80 and 132 column modes.

And multiple split screen capability allows you to program horizontal and vertical split screens independently to a variety of sizes. Plus you get smooth scroll.

With a standard 256 character set, you can program additional character graphics or foreign character sets as needed by simply replacing the EPROM.

You can even have double-high, double-wide characters on a line basis.

The WY-200 has 105 keys so you get more functionality with less key strokes. You even get a 14-key numeric pad to simplify data entry.

Compared to the competition, the WY-200 family's functionality is very flexible. You get a soft set-up mode with battery back-up that lets you set up the terminal functions via the keyboard. Plus soft keyboard and escape sequence tables that allow you to emulate other terminals as needed.

The WY-200 comes standard with 32K bytes of RAM that can be used either as page, program, or data memory, while the WY-210 and 220 have 128K bytes of RAM. And since you can down load load from the host computer and execute programs in RAM, you can tailor the WY-200 family to a wide variety of applications.

You'll also find two independent asynchronous communication ports (both can be programmed in a synchronous mode) on the WY-200 and 210, and one RS-232 port and one high-speed RS-422 port on the WY-220.

As we said earlier, the list is long. To find out even more about this highly intelligent terminal family, including OEM pricing, call or write us today.

3040 North First St., San Jose, CA 95131
(408) 946-3075 TLX 910-338-2251
In the East, call (516) 293-5563
Outs ide California, 800-538-8157 ext. 932
Inside California, 800-672-3470 ext. 932

UL and FCC approved ©1982 Wyse Technology, Inc.

*WY-200 Quantity 100 Price
AT 1½" HIGH, TEAC FD-55 SERIES 5 ¼" FLOPPY DISK drives use half the space and run cool at half the power of conventional drives. High-reliability, low-noise brushless DC motors provide an MTBF of over 10,000 hours, backed by a one-year parts and labor warranty.

FD-55A
- 48tpi
- 40 track
- 250KB
- single side

FD-55B
- 48tpi
- 40 track
- 500KB
- single side

double side

FD-55E
- 96tpi
- 80 track
- 500KB
- single side
double side

FD-55F
- 96tpi
- 80 track
- 1MB
double side

Power Requirements:
DC +12V ±5% 0.3A typical, 0.7A max.
DC + 5V ±5% 0.5A typical, 0.7A max.

Phone, write or wire TEAC Corporation of America for complete technical data, price and delivery.
THE BEST HAS JUST BECOME THE BEST DEAL.

Ramtek's popular 6211 Colorgraphic Terminal is now just $4995* This versatile desk-top unit is ideally suited for the majority of color graphic applications in CAD, science, business, and control systems. Rack mounted (without monitor), it's even more of a value at just $3995. Need data terminal functions, too? The companion 6221 with full VT 100™ compatibility is priced at just $5995. Plus there's a 12% discount available through March 31, 1983 on systems with both color printer and 35mm slide camera.

The price of quality has never been lower. Volume discounts are also available. For details, call our office nearest you. Or, contact us at 2211 Lawson Lane, Santa Clara, CA 95050, (408) 988-1044.

OUR EXPERIENCE SHOWS.

World Headquarters—Santa Clara, CA (408) 988-2211
European Offices—Amsterdam (31) 2968-5036; London (8956) 76211; Cologne (2234) 78021
U.S. Offices—Dallas, TX (214) 422-2200; Los Angeles, CA (714) 979-5351; Seattle, WA (206) 575-1600; Chicago, IL (312) 397-2279; Houston, TX (713) 223-2233; McLean, VA (703) 893-2020; Denver, CO (303) 694-0758; Cleveland, OH (216) 524-1882; Upper New York/Canada (716) 425-1742; New Jersey (201) 238-2090; Florida (305) 645-0780; Boston, MA (617) 273-4590; Atlanta, GA (404) 252-5066.

*Light pen sold separately.

VT 100 is a registered trademark of Digital Equipment Corporation.
How to get an 8-channel scope for $349.50

Add our Model 8001 8-channel multiplexer to your present oscilloscope: It's the perfect way to view and compare signals occurring at different points in a circuit or system—in their real time and amplitude relationships. As well as one of the best bargains in test equipment today.

Now you can have multi-channel capability wherever and whenever you need it. In the lab. On the production line. In quality control. And service—on the bench or in the field. All for just $349.50*!

Just connect its eight 1-megOhm inputs to your circuit via the front-panel BNC connectors. It's flat to 12MHz (−3dB at 20MHz) and will handle digital and analog signals up to ±5V (10V p-p) in any combination. There's plenty of flexibility, too. Thanks to a variety of switch-selectable display/output combinations, multiplexer rates and operating modes that enable you to view each channel individually or all, simultaneously—with pushbutton calibration. And a vertical master gain control that's continuously variable from 0-75mV/cm/channel.

The trigger input, with switch-selectable polarity, is assigned to channel one with continuously variable trigger level (±5V range). And you can choose a switch-selectable 0.1 or 1.0 usec TTL-level pulse at the trigger output.

It's simple: When you consider how much time our 8001 multiplexer can save you... how much versatility it offers... and how little it costs, there's only one thing you'll want to know. How quickly you can get your hands on one. Which we'll be glad to tell you when you dial the toll-free number below.

GLOBAL SPECIALTIES
70 Fulton Terr., New Haven, CT 06509
(203) 624-3103, TWX 710-465-1227

*Suggested U.S. resale. Prices, specifications subject to change without notice.

Call Toll-Free for Details 1-800-243-6077
During Business Hours, 9AM to 5PM Eastern Time

CIRCLE 60
Languages like Ada that rely on the manipulation of objects need not be hard to grasp. In fact, most of us already understand the principles upon which they are based.

by Roy S. Freedman

One of the more popular phrases on today's computing scene is "object oriented." The trade press and technical journals have made this a magic term; hardly a month goes by without some proud manufacturer touting his latest object oriented architecture, program, or design.

As might be expected, object oriented means vastly different things to different people. An illustration often used to depict object orientation concepts presents the viewer with a confusing series of items linked by a web of interconnecting arrows. Illustrations such as these, try as they might to inform, usually further obscure the notion of object oriented structures.

In the world of language development, Ada is the most recent example. Where languages and programming are concerned, a certain degree of abstraction is required to understand object orientation. Here, consider an object as any entity that can be abstracted, classified, or categorized by its type. This being the case, objects can belong to and be grouped in abstract or semantic classes. Going one step further, assume each class has an allowable set of operations. These class determined operations can be performed only on the objects that are members of the particular class. Thus, there is a collection of objects belonging to given classes upon which certain operations can be performed, depending on the class affiliation of the object.

No one need be put off by these abstract notions of objects, classes, and operations. They have all been seen before in various scientific and mathematical guises. For instance, early school lessons that pounded the concepts of real, signed, complex, and integer numbers into our consciousness dealt with abstractions similar to those required by object oriented programming languages. Each of these numerical classes contains objects (numbers) that are manipulated by different, allowable operations.

The concepts of object and class can also be illustrated by a simple example from taxonomy—the classification of plants and animals according to their presumed natural relationships. Enter Citation, Fido, and Spot. Specifying "HORSE" and "DOG" as the objects to consider, note this specification as

type HORSE is EQUUS_CABALLUS;
type DOG is CANIS_FAMILIARIS;

Define horse and dog objects by

CITATION: HORSE;
FIDO,SPOT: DOG;

In this notation, these definitions are read "CITATION is an object of type HORSE," and "FIDO and SPOT are objects of type DOG." Other people may wish to read these definitions as "CITATION is an instantiation (a particular instance) of class HORSE," and "FIDO and SPOT
are instantiations of class DOG." In other words, CITATION is simply a HORSE object, and FIDO and SPOT are DOG objects. Also, note that associated with the types HORSE and DOG are certain implicit operations that can be performed on HORSE objects and DOG objects. For example, mate two DOG objects with the procedure

MATE (FIDO,SPOT);

and also mate two HORSE objects with a similar operation or procedure. According to 18th century botanist Linnaeus, however, performing the operation

MATE (CITATION,FIDO);

is not allowed because CITATION and FIDO are from different classes and thus are different types. The MATE operation cannot be performed because of class incompatibilities.

Actions and abstractions

Obviously, the act of abstraction consists of two separate actions: first, specifying a particular semantic class of the object; second, defining who or what the object is or does. Abstracting the properties of objects into classes (or types) requires common sense—the only thing confusing about abstraction is the notation dealing with these concepts. As mentioned earlier, mathematicians long ago evolved a notation similar to what has just been shown for specifying objects and types. For example, let NAT denote the set of all natural numbers, and define the “squaring function” as

SQR:NAT → NAT

SQR(N) = N * N

The first line specifies that SQR is an object of the class of all functions from the natural numbers to the natural numbers. The second line defines what the object is and how it is implemented in terms of the implicitly defined multiply operation (*). In this notation specify SQR by

function SQR(N:NAT) return NAT;

and define what SQR is and how it is implemented by

function SQR(N:NAT) return NAT is

begin
  return N * N;
end SQR;

Sometimes it is semantically unnecessary to define the “second line” (the definition or implementation) in an abstraction process. For example, a function that returns a random number given a particular argument can be described by

RANDOM:NAT → NAT

The second line can either be presented later, if it contains many complex or confusing details, or not at all. That is, if it contains some “trade-secret” formulas, the inventor would not want them to be seen or modified.

Developed in the more traditional branches of mathematics, these concepts of object and type are increasingly being used in computer science and software engineering for the development of programming methodologies. These methodologies are influencing the design of new programming languages. The principal benefits of these concepts of object, class, and operation include

- The improvement of program readability. A human, who wishes to, can determine what is going on.
- The enforcement of "compatibility checks." These can eliminate many semantic errors.
- The ability to create "templates" of program entities. Semantic classes can be used to make general statements and prove properties about the objects they represent.
- The separation of the object’s abstract class specification from the object’s actual definition. This separation improves readability by avoiding confusing details, for the moment. It also provides some protection against unwanted access or unwanted modification.
- The simplification of the storage allocation issue in shared systems. This occurs if objects of different classes are implemented in different structures instead of the same structure.

Using common sense

The first language and notation that explicitly recognized the object oriented concepts of type and objects was the theory of types developed by B. Russell and A. Whitehead over 70 years ago. Russell and Whitehead observed that their theory has “a certain consonance with common sense which makes it inherently credible.” They also felt it to be helpful in resolving many paradoxes and ambiguities that were present in the logical foundations of mathematics. The theory of types survives today in the form of high order predicate logic and is the basis for many of the object oriented concepts found in programming languages.

Another object oriented language that is extremely popular among mathematicians and theoretical computer scientists is category theory, developed about 40 years ago. A category consists of a family of mathematical objects and a set of “morphisms” (allowable operations explicitly defined on the objects). Category theory has strong object oriented properties: the relations between abstract class, allowable operation, and object are precisely specified. Category theory provides the first three benefits listed for the working mathematician. It also provides a mechanism for transforming one category into another. The programming analogy of this would be in the explicit conversions from one object of a given class to another object of a different class.

Programming languages have been rapidly becoming object oriented since the introduction of ALGOL 60 and the idea of "type." Many descendants of ALGOL 60 (notably SIMULA4 and the Smalltalk family) are frequently referred to as object oriented. Unfortunately, this adds to the confusion.

In SIMULA, object and class have particular meanings. A SIMULA class is an abstract program entity that allows for the definition (instantiation) of SIMULA objects (instances). These objects are used for all the benefits listed (with the exception of enforcing compatibility checks), especially for the semantic demands of simulation or concurrent programming.

The Smalltalk language family is based on SIMULA. One interesting property exploited by Smalltalk objects is the ability to pass messages to one another. This is very useful for multitasking applications. Dubbed message passing, this facility has developed into a programming style in its own right. In the Smalltalk vernacular object oriented usually refers to message passing.
Most digitizers are pretty much alike... the New CalComp 9000 Series is the exception.

Most are priced alike... except the CalComp 9000.
The new CalComp 9000 Series Digitizer gives you the best performance features at the lowest price. Only the new CalComp 9000 allows you to customize application configurations by switch selectable character framing, data rate, operating modes and interfaces.

Most have the same features... except the CalComp 9000.
Check the specs and you will find that accuracy, resolution, digitizing surface sizes and even transducers are just about the same on most competitive models.

Then consider these CalComp digitizer features: You can choose a digitizing surface and transducer to fit your application. Solid or backlit surfaces are available in sizes from 12" x 12" to 60" x 44". All have standard accuracy of ±0.0105 inch and resolution of 1000 lines per inch. Transducer choices include a pen stylus, and 4, 12 or 16-button cursors.

The compatible 9000 Series lets you communicate simultaneously with several host computers and/or peripherals via multiple interfaces.

And, you can count on CalComp to keep your digitizer operating at peak efficiency. Each CalComp 9000 Series Digitizer carries a full one-year warranty on parts and labor. Reliable, nationwide direct sales and service guarantee quick response time.

The new CalComp 9000 Series is an exceptional digitizer. Point for point, when it comes to price and performance, CalComp is the choice.

Call or write today for complete specs on the 9000 Series.

CALCOMP
A Sanders Graphics Company

California Computer Products, Inc.
2411 West La Palma Avenue
Anaheim, California 92801
Telephone (714) 821-2011
As mentioned, the most confusing aspect of abstraction is the notation. Fido and Spot have illustrated various object-oriented concepts using a particular notation. That notation is the Ada programming language. Various programming and data structures are realized in terms of the objects and abstract classes in the Ada language.

The abstract objects in Ada are called Ada objects, and the abstract semantic classes in Ada are called Ada classes. Ada objects consist of constants and variables, procedures, packages, and tasks. Ada classes consist of types, generic subprograms, generic packages, and task types. These Ada objects and Ada classes were specifically developed to provide programmers with all the

By 1974, the U. S. Department of Defense (DoD) realized it had a software problem. The problem was not in the "number-crunching" domain, where FORTRAN was king; nor was it in the business or accounting domain where a language called COBOL (developed and standardized by the DoD) was omnipresent. The DoD's software problem was in "embedded" computer systems—systems that use a minicomputer or microprocessor as a small, but important, part of the whole. Programs for such systems were primarily written in machine or assembly language for a plethora of noncompatible computers. By 1975, the major cost of these embedded computer systems was in software, and those costs were increasing exponentially.

At the same time, it was realized that because of computer noncompatibility, the same computer programs were being rewritten. Transportability of computer programs, and programmers, was virtually nonexistent. The Army alone estimated that it used 58 different computers made by 29 manufacturers in 250 systems: these were programmed in 43 different languages. The wheel was being constantly reinvented at the taxpayer's expense.

To make matters worse, many were questioning the reliability of these assembly language computer programs. Reliability of software is very desirable (especially if the software is part of a weapon system). Software technology had shown that computer programs written in a "high order" language tended to be more reliable and easier to maintain than programs written in "lower order" machine or assembly languages. This was also reflected economically. The cost of newly created embedded software was about one hundred dollars per instruction; the cost of modifying that instruction in an already implemented system approached several thousand dollars. Something had to be done.

In 1975, the High Order Language Working Group (HOLWG) was formed from DoD representatives with the goal of establishing a single high order language for new DoD embedded computer systems. It was felt that a single language would reduce noncompatibility and increase transportability of both computer programs and programmers. A high order language would reduce maintenance costs and increase reliability. Also, at that time no existing language satisfied the DoD's needs (but Pascal was a good start). A language was then designed from scratch. The technical requirements for the new language evolved in the Woodenman, Tinman, Ironman, and finally Steelman (1978) documents. An international competition was held to design what was called DoD-1 from the Steelman requirements. The semi-finalists were color coded into red, yellow, blue, and green. Green won in 1979, after intensive review by 80 teams from industry, academia, NATO, and the DoD. DoD-1 was renamed Ada in honor of Ada Augusta (1815-1852), the programmer of the Babbage Analytical Engine.

In July 1980 the "proposed standard" Ada Language Reference Manual was published and distributed. Interest in Ada snowballed. The DoD formed the Ada Joint Program Office (AJPO) to coordinate Ada developments in December 1980. One of the first acts of the AJPO was to announce Ada as a military standard (MIL-STD-1815) on the 165th anniversary of Ada Augusta's birth. The name Ada was registered as a trademark of the AJPO to protect Ada from subsets or supersets. No Ada language (or compiler) can be called Ada unless it passes sophisticated validation testing.

Many existing full Ada compilers were developed to test semantics and were not meant for the production of software systems. Such testing helped clarify some ambiguous language features. These clarifications will be reflected in the new reference manual (MIL-STD-1815A), which will be available soon. The lack of suitable compilers does not stop anyone from using Ada as a design language to help specify and document a system. Many organizations are finding that this is a good way to learn Ada. The results of this learning can be applied to real systems.

For the moment, the rest of the world has embraced Ada, despite the fact that there are few available compilers for the full language. Newsletters of organizations such as AdaTEC, a special interest Association for Computing Machinery (ACM) subgroup that has more corporate and institutional sponsors than any other ACM subgroup, demonstrate the tremendous interest in Ada.

Ada will not be required until full production compilers and software tools in the form of an Ada Program Support Environment (APSE) are available (Computer Design, Dec 1982, p 196). These Ada environments are necessary to support Ada programs throughout their software life cycles. This need was recognized by HOLWG; requirements for an APSE evolved (with the language) through Sandman, Pebbleman, and Stoneman (1980) documents. (The first APSE was released to the Army in late August 1982.) The AJPO is coordinating APSE developments in conjunction with a DoD team called the Kernel-APSE Interface Team (KIT) and an international team of 30 industry and academic consultants called the Kernel-APSE Interface Team Industry/Academia (KITIA). KIT and KITIA will ensure that the original goals of transportability and interoperability of Ada computer programs and programmers are met. The main beneficiaries of all this may actually be the taxpayers.
FOR HIGH CAPACITY, FAST ACCESS 8-INCH WINCHESTERS, COME TO NEC.

NEC gives you up to 85 megabyte capacity and 25 millisecond access time. Put NEC's D2246 8-inch Winchester to work in your medium and heavy volume interactive applications. Its speed and capacity make it perfect for virtual memory, database access, communications, or anything else requiring frequent disk access.

The D2200 family includes 8-inch Winchesters with capacities of 22.5, 42.5 and 85 megabytes, with even higher capacities on the way.

The entire line offers significant savings in installation, packaging, maintenance, cost of ownership and cost per megabyte. Just the kind of savings you'd expect from the Spinwriter® people.

NEC technology gives you more. For easy systems integration, the D2200s use a conventional Storage Module Device (SMD) interface.

With the D2200 Series you get sealed-module Winchester technology, accurate rotary arm-voice coil actuators, direct coupled dc motors, and state-of-the-art LSI circuitry. All these combine to provide an MTBF in excess of 10,000 hours. With a 30-minute MTTR.

Get the same reliability that's made our Spinwriter printers a legend. In the final analysis, that's what makes our D2200 Series the last word in 8-inch Winchesters.

For more information, send the coupon to NEC Information Systems, Inc., 5 Militia Drive, Lexington, MA 02173.
type QUATERNION is array (1..4) of REAL;

type VECTOR is array (1..4) of REAL;

X, Y, Z : VECTOR;

W, T : QUATERNION

benefits mentioned earlier. A detailed discussion of the semantics is found in Reference 6.

A standard example of the use of the Ada class type and its associated Ada object is seen in a specification of two abstract semantic classes (Fig 1). Objects of semantic class (type) VECTOR (objects X, Y, Z) have a certain set of implicit operations allowed to them. Similarly, objects of type QUATERNION do as well. However, while the operation

X := Y;

is allowed since these are similar objects, the operation

W := Y;

is not because W and Y are members of incompatible semantic classes.

The generic procedure is another Ada class whose objects (instantiations) are Ada subprograms (functions and procedures). An example of a generic procedure specification is shown in Fig 2(a), and its implementation is shown in Fig 2(b). Generic procedure SWITCH is an Ada class that describes a “template” for switching objects of (arbitrary) type THING whose only allowed operation is assignment (denoted by ‘:=’). Objects of semantic class “generic procedure SWITCH” are defined as

procedure SWITCH_VECTOR is new SWITCH (VECTOR);
procedure SWITCH_COORD is new SWITCH (QUATERNION);

The Ada objects SWITCH_VECTOR and SWITCH_COORD are Ada procedures; SWITCH is not a procedure; it is a

semantic class. These Ada objects can be used in the following way: if X = (1,2,3,4) and Y = (4,5,6,7), then after the call

SWITCH_VECTOR (X, Y);

the value of X is (4,5,6,7) and the value of Y is (1,2,3,4).

The Ada generic package is one of the Ada language’s most powerful features. Much of Ada’s input/output is defined in terms of Ada generic packages. An example of a generic procedure specification is shown in Fig 3. The Ada class specified by generic package BUSINESS is a software template for a business: a business buys and sells objects from an inventory. The actual implementation of the generic procedures BUY and SELL are separately provided in what is called the package body. Ada objects of this Ada class are specified as

package FRUIT_STAND is new BUSINESS (FRUIT);
package CAR DEALER is new BUSINESS (CARS);

In these definitions, FRUIT and CAR belong to the Ada class of “enumeration types”; these are passed as arguments for the generic formal parameter type GOODS. These two Ada objects create two software packages for a fruit stand business and a car dealer: each of these packages can be used for its particular purposes, but the actual software implementation (the package body) need only be written once by a programmer. Note also that Ada objects of type INVENTORY in Fig 3 are private and thus protected. Implementation of INVENTORY may be hidden from the package user.

Bodies as objects

The Ada object corresponding to the Ada class of task types is used to describe program entities that may operate in parallel. An example of the declaration of a task type is

task type BOY;

The actual definition of what objects of semantic class BOY do is contained in the task body. A task body in Ada might look something like

task body BOY is begin
   --some actions
end BOY;

generic
   type THING is private;
   procedure SWITCH (A,B: in out THING);

   (a)

   procedure SWITCH (A,B: in out THING) is
      C: THING;
   begin
      C = A; A := B; B := C;
   end SWITCH;

   (b)

Fig 2  Example of Ada generic procedures used in much of Ada’s input/output operations. SWITCH is a generic procedure that exchanges the object THING. Specification for exchange is shown in (a), template for exchange in (b).

Fig 3  Ada generic package specification. Generic package BUSINESS incorporates procedures BUY and SELL. Ada object INVENTORY is specified as private, limiting user access.
Announcing HP's Fastest Disc Drive

By using CCS' new PDVR-33, HP's fastest disc drive is your computer's own main memory. PDVR-33 is a pseudo driver designed to make your HP/1000 memory look exactly like a disc drive, but without any of the access overhead. Just think how fast your disc bound programs will run and you don't have to change a line of source code.

PDVR-33's simulation of a 33 type floppy disc is total. You can configure the size of the disc at boot up. You can make EXEC calls to do reads and writes. You can even have FMGR files stored on PDVR-33 discs.

We'll let you try it before you buy it with our unique software demonstration program. Call us for an evaluation copy of PDVR-33 so you can start using HP's fastest disc drive — after all, you already own the hardware!

CCS
CORPORATE COMPUTER SYSTEMS, INC.
33 West Main Street, Holmdel New Jersey 07733 U.S.A.
Telephone: (201) 946-3800 Telex: 642672CCSHOLM
Ada objects of Ada class BOY can be created in the following way:

```ada
GEORGE: BOY;
```

This task object creates one BOY object called GEORGE. Similarly,

```ada
CROWD: array (1..100) of BOY;
```

creates 100 BOY objects arrayed as a crowd. The following is used to dynamically create a BOY object:

```ada
type BOY_SPIRIT is access BOY;
JOHN: BOY_SPIRIT;
```

Dynamic allocation is accomplished by

```ada
JOHN := new BOY;
```

All these Ada objects of Ada class BOY will operate in parallel with each other.

Ada tasks and task types can also be used for message sending (similar to Smalltalk). The message sending protocol in Ada is called a rendezvous. A simple example of this mechanism is shown in Fig 4. Here, parts of the task body for BOY and parts of another task body (from a task type GIRL) are shown. As in real life, BOY initiates a message to GIRL with the "entry call" to GIRL

```ada
GIRL.TALK WITH => ME);
```

If GIRL is not ready to accept his advance, BOY patiently waits. On the other hand, in the task body of GIRL is an "accept statement"

```ada
accept TALK WITH : HIM) do
  -- do something in this rendezvous
end TALK;
```

If GIRL reaches this point (in the state of computation) before BOY issues his call, then GIRL must wait. If the BOY is calling and the GIRL is ready to accept the offer to TALK, then BOY and GIRL tasks have a rendezvous. In this denouement, both tasks now are synchronized and all action occurs in the "accept statement" of task body GIRL. For example, a message can now be passed. After the rendezvous (following the line "end TALK") both tasks split up once more to live independently.

These examples of object oriented Ada operations are presented with one intention: to illustrate the innate common sense implicit in object oriented languages. Such languages are simply not that hard to learn. Granted, the adoption of such languages by the programming community will involve changing the way some programmers solve problems. Remember, however, that object oriented languages are not impossibly complex or beyond the ken of most working software authors—including those comfortable in their use of COBOL and FORTRAN. In addition, the use of abstract objects belonging to an abstract semantic class has a long and familiar history in mathematics.

The various object oriented languages that have evolved over the years have developed their own idiomatic object and class structures for their own particular purposes. Ada programming structures exemplified by boys and girls and Fido and Spot provide a large set of object oriented features for a general purpose language. The most difficult aspect of using them is likely to be abandoning old programming habits in favor of common sense approaches to everyday coding dilemmas.

References

Since its introduction in late 1981, the innovative Centronics technology behind the Printstation 350 Series has received OEM praise for its paper handling and reliability. With new Printstation family additions, we now offer new capabilities and higher speeds. Now, more than ever, the Printstation 350 family will provide OEMs with the flexibility to meet all their printing needs. Bar code printing, large characters, color, graphics, more multipass fonts, more speeds, from 50 cps (multipass) to over 400 cps (10 cpi). And more efficiency with an outstanding new breakthrough: a 1-, 2- or 3-bin automatic sheet and envelope feeder option.

Add these new capabilities to proven Printstation 350 innovations such as true multi-function paper handling, and family design with 80% parts commonality—and you have the ideal OEM printer choice for all three information processing categories.

DATA PROCESSING.
Printstation 350 means exceptional throughput—approaching line printer speeds in DP applications such as: program listings, business reports, data logging, spread sheets... using full 6-part, single sheet or fan-folded forms... and capable of operating at 100% duty cycle.

BUSINESS PROCESSING.
Whether in an office or on a loading dock, whatever a business needs, a Printstation 350 will print: bar code tickets, mailing labels, insurance forms, purchase orders, sales charts & graphs, invoices... on business cut sheet, instant tear-off and sprocket-feed forms... with graphics... and without afterthought options.

WORD PROCESSING.
A Printstation 350 means complete job flexibility with a choice of fixed pitch or proportional fonts for: business correspondence, proposals, personalized and form letters, envelope addressing.

And with our new automatic sheet/envelope feeder you can maximize operator productivity at an amazingly low cost.

Attractive and quiet enough for every office but right at home in a warehouse, teller station or shipping department. — That's Printstation 350. From Centronics—the first choice of OEMs worldwide. For a copy of our new Printstation 350 brochure, write Centronics Data Computer Corp., One Wall Street, Hudson, N.H. 03051.

Tel. (603)883-0111
Drivers, flip/flops, multiplexers, counters, buffers, and all the gates you need.

The most comprehensive High-Speed CMOS Logic Line available today. They're stocked on distributor shelves today, with new designs coming on line every month.

And, the selection is right where you want it. HS-CMOS Logic lets you reduce power and increase reliability. Without losing advantages like a voltage range from 2-8V, an operating temperature range of $-40^\circ$ to $85^\circ$C, and typical 10ns switching times, or even the convenience of industry standard pin-outs.

Our wide variety of High-Speed CMOS Logic offers design capabilities equal to your own imagination. Toshiba also manufactures a complete line of standard 4000/4500 Series...
CMOS Logic. For more information about our CMOS Logic Lines, write Toshiba America, Inc., 2441 Michelle Drive, Tustin, California 92680, (714) 730-5000 or call your local sales representative or distributor. Ask for our CMOS Logic Brochures or Data Books. They have full details on every design.

Toshiba HS-C'MOS, the logical choice.

<table>
<thead>
<tr>
<th>Characteristics/Logic Families</th>
<th>HS-C'MOS</th>
<th>CMOS</th>
<th>'4LS*</th>
<th>'74ALS*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prop. Delay (typ)</td>
<td>15ns</td>
<td>125ns</td>
<td>10ns</td>
<td>5ns</td>
</tr>
<tr>
<td>P_{D_{max}} (14MHz, typ)</td>
<td>2.0mW</td>
<td>1.0mW</td>
<td></td>
<td>1.5mW</td>
</tr>
<tr>
<td>P_{I_{c}} (Quiescent)</td>
<td>2.0mW</td>
<td>1.0mW</td>
<td></td>
<td>1.5mW</td>
</tr>
<tr>
<td>V_{IH}/V_{IL}</td>
<td>3.5/1.5v</td>
<td>2.0/0.8v</td>
<td>2.0/0.8v</td>
<td></td>
</tr>
<tr>
<td>I_{OH}/I_{OL}</td>
<td>0.4/0.4mA</td>
<td>0.4/0.4mA</td>
<td>0.4/0.4mA</td>
<td></td>
</tr>
<tr>
<td>V_{CC} Range</td>
<td>±10V</td>
<td>±8V</td>
<td>±5V</td>
<td>±5V</td>
</tr>
<tr>
<td>Op. Temp. Range</td>
<td>0° to +70°C</td>
<td>0° to +70°C</td>
<td>0° to +70°C</td>
<td></td>
</tr>
</tbody>
</table>

*Data believed to be accurate and representative of each logic family.

TOSHIBA AMERICA, INC.
A WORLD STANDARD IN MOS.

CIRCLE 65
Choose between Winchester systems or controllers

Complete systems to minimize system costs...
SMS FWT series disk peripherals provide up to 40M bytes of 8” Winchester disk storage and 1M bytes of floppy disk storage for DEC’s PDP-11, LSI-11, and VT-103, INTEL Multibus** and other microcomputers! In only 5 1/4” of table top or rack space you also get the following benefits:

- Choose 8.9Mb, 17.8Mb, or 35.6Mb of formatted Winchester disk storage.
- Up to 427K bytes/sec data transfer for Winchester and 63K bytes/sec for floppy.
- Supports IBM single and double density diskette formats plus DEC’s RX01/RX02 formats or INTEL 202 format depending on host computer.
- Single board interfaces are compatible with PDP-11 Unibus, LSI-11 Q-Bus, INTEL Multibus or use your own adapter card for special microcomputer busses.
- Convenient Winchester backup requires only 40 seconds per 1.2M byte floppy diskette.
- Off-line and on-line system and drive tests verify correct disk and controller operation.
- Automatic error retry, ECC (Error Correction Code) and Winchester disk flaw management insure exceptional data integrity.

Or just controllers to optimize system packaging. All controllers used in SMS disk peripheral systems are available separately. Each controller supports (2) Shugart/Quantum Winchester and (2) Shugart floppy disk drives, utilizes patented PLL circuitry to provide maximum margins for worst case bit shifted data recovery, incorporates ECC (Error Correction Code) and includes on-board self test! Additional features are:

**DEC PDP-11/LSI-11**
- Single LSI-11 dual height or PDP-11 quad height interface plus formatter board.
- On board bootstrap and 22 bit Q-bus support.
- Standard RT-11, RSX-11M, UNIX,*** and SMS utility software support selective file backup and load operation.
- High performance data transfer of up to 427 bytes/sec.
- Emulates DEC RX02 floppy disk controller.
- Automatic recognition of RX01, RX02 and IBM diskette formats.

**INTEL MULTIBUS**
- Single Multibus compatible PC board requires only 5A (max.) @ 5 volts.
- Direct connection to (2) Shugart/Quantum and (2) Shugart floppy disk drives. Eliminates external data separator board.
- Interface and command compatible with INTEL ISBC 215A and ISBX 218 controller boards.
- Supports IBM and INTEL ISBC 202 diskette formats.

**GENERAL PURPOSE**
- Single board controller requires only 5A (max). @ 5 volts.
- Interface, dimension and connector compatible with Shugart 1403D.
- Direct multi-sector disk transfer of up to 427K bytes/sec.
- Easy to use byte parallel general purpose interface.

*Trademark of Digital Equipment Corporation  **Trademark of INTEL Corporation  ***Trademark of Bell Telephone Laboratories
CMOS technology is finally being extended beyond processors to peripheral support chips. An era of low power, high performance designs may result.

by Walter J. Niewierski

Today's complementary metal oxide semiconductor microprocessors have evolved in differing ways—some through direct hardware/software emulation of existing N-channel metal oxide semiconductor microprocessors, others by the merging of several architectures and instruction sets. In both cases, performance improvement and low power operation result.

In order to take advantage of these microprocessor advancements, logic and memory also had to improve. For example, an entire second generation of high speed small scale integration/medium scale integration (SSI/MSI) logic appeared in the 74HCXX/74SCXX products. These logic devices offered low power Schottky transistor-transistor logic (LS/TTL) equivalent propagation delays at complementary metal oxide semiconductor (CMOS) operating power levels and provided the necessary high speed "glue" for advanced CMOS microprocessor systems.

Similarly, higher density CMOS memories are now available at much greater speeds. Functional options include both synchronous and asynchronous memory operation to meet specific system requirements. Synchronous 16k CMOS random access memories (RAMs), for example, have a guaranteed operating current of 10 mA/MHz maximum for low power or battery operated systems. In addition, asynchronous 16k CMOS RAMs, with the same configuration, have access times as low as 70 ns.

CMOS nonvolatile memory support is available with both erasable programmable read only memory (EPROM) and fuse link programmable read only memories (PROMs). CMOS PROMs offer the greatest benefits in nonvolatile applications where low power and reliable data retention are critical. Present CMOS fuse link PROMs store data in programmed polysilicon fuses. Fuse link technology yields permanent, stable storage characteristics for the life of the device. Polysilicon fuses, combined with the low power of CMOS, provide an excellent alternative to EPROMs or bipolar PROMs for battery operated and other low power systems.

For high performance, low power 2716-type memory applications, 16k CMOS synchronous fuse link PROMs
Although sophisticated CMOS microprocessors have taken over N-channel MOS (NMOS), while showing a large volatile memory, CMOS has a significant speed advantage. 125-ns access times will soon be possible. In non-power reduction.

provide a low 13-mA/MHz operating current with 175-ns access times. Moreover, performance upgrades to 125-ns access times will soon be possible. In non-volatile memory, CMOS has a significant speed advantage over N-channel MOS (NMOS), while showing a large power reduction.

**Improving peripheral support**

Although sophisticated CMOS microprocessors have brought high performance to low power designs, they cannot reach their full potential without equally high performance, low power consumption support chips. For the most part, CMOS peripheral circuit design efforts have lagged. This has limited the development of systems attempting to use CMOS devices exclusively. A new family of microprocessor peripheral circuits fills this void by providing increased performance and functionality without sacrificing low power consumption.

Because the Harris 80C86 peripheral product line (see Table 1) has a wide functional range, complex, high performance systems for low power applications can be designed. The peripherals are TTL compatible CMOS versions of industry standard NMOS devices. In addition, they incorporate improvements that eliminate traditional problems in hardware, software, and power consumption. With the peripheral circuit family, cost-effective, low power designs can be implemented at superior performance levels.

Drop-in replacements for their NMOS equivalents (see Table 2), the 80C86 peripheral family offers equal or greater performance. The peripheral family’s architecture is fully compatible with 80C85- and 80C86-type microprocessors. However, the popular 2-line control method for data movement, using read (RD) and write (WR) lines, allows interface to almost any recent generation microprocessor.

In addition, consistent family specifications make system design easier. All peripheral product ac and dc specifications are guaranteed over the industrial (−40 °C to 85 °C) or military (−55 °C to 125 °C) temperature range and 5-V ±10% voltage range. Timing specifications for peripheral circuits allow full speed operation with a CMOS 80C86 central processing unit (CPU) at 5 MHz, with no wait states.

**Table 1**

<table>
<thead>
<tr>
<th>Part</th>
<th>CMOS device type/function</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>82C82</td>
<td>octal latch</td>
<td>T(_{PP}) = 35 ns max at C(_L) = 300 pf</td>
</tr>
<tr>
<td>82C84A</td>
<td>clock generator/driver</td>
<td>8-MHz system clock frequency</td>
</tr>
<tr>
<td>82C88</td>
<td>bus controller</td>
<td>Status decode function</td>
</tr>
<tr>
<td>82C54</td>
<td>programmable interval timer</td>
<td>10-MHz count frequency</td>
</tr>
<tr>
<td>82C55A</td>
<td>programmable peripheral interface</td>
<td>Control word read capability</td>
</tr>
<tr>
<td>82C59A</td>
<td>priority interrupt controller</td>
<td>8 user defined priority interrupt requests</td>
</tr>
</tbody>
</table>

**Table 2**

<table>
<thead>
<tr>
<th>Peripheral Interface Compatibility</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Logical 1 (V(_{OH}))</strong></td>
</tr>
<tr>
<td>Input voltage (V(_{IH}))</td>
</tr>
<tr>
<td>80C86 Peripherals Ind/Mil</td>
</tr>
<tr>
<td>NMIOS 8086 Family CMOS</td>
</tr>
<tr>
<td>LS/TTL</td>
</tr>
</tbody>
</table>

Dual specifications for the logical 1 output voltage (V\(_{OH}\)) ensure interface compatibility of the peripherals with both CMOS and TTL devices. Even in an all-CMOS design, there may be the need for circuits available only in NMOS or bipolar. In this case, the peripherals allow direct interface without pullup resistors or additional buffers. For future system enhancements with circuits of other technologies, the retrofit problems that occur with non-TTL compatible devices are eliminated.

Several techniques used to design the peripherals improve CMOS’s natural low power operation. During normal system operation, bus signals at the latch inputs can exhibit high impedance or make transitions unrelated to latch operation. These voltage transitions cause an increase in power dissipation due to the low resistance path between V\(_{CC}\) and ground created when the input circuitry switches.

In Harris’ 82C82 octal latching bus driver, gated inputs eliminate input switching current transients by turning off the inputs when data are latched (strobe pin = low). See Fig 1. The strobe pin (STB) disconnects the input inverter from the power supply by turning off the upper P-channel (Q1) and lower N-channel (Q2). No current flow from V\(_{CC}\) to ground occurs during input transitions. Invalid logic states from floating inputs are not transmitted to succeeding circuitry, thereby eliminating the need for pullup resistors.

**Steering clear of high current conditions**

Bus-hold circuitry used on specific pins avoids high current conditions caused by floating inputs to CMOS devices. These circuits maintain a valid logic state when
WE’VE GOT IT ALL

FROM 7MB TO 330MB IN
5¼”, 8” AND 14” WINCHESTER FAMILIES.

Ampex’s Winchester families deliver the performance you need in today’s competitive marketplace. There’s 5¼” Pyxis with up to 27MB; 8” Scorpio with up to 83MB; and 14” Capricorn with up to 330MB. All offer the features you want, like automatic disk and head locking; industry-standard interfaces and packaging; power-up self-test and diagnostics; and capacity expansion. None requires any preventive maintenance.

Our Winchester disk drives are backed by a continuing Ampex commitment to leading-edge technology research, automated processes, and vertical integration beginning with heads and media; by a highly professional worldwide service and support organization; and by manufacturing capacity in excess of a half-million square feet located in four countries.

That’s why you can count on Ampex to deliver whatever you need in Winchester disk drives, today and tomorrow.

Ampex Corporation, Memory Products Division, 200 North Nash Street, El Segundo, CA 90245. 213-640-0150. TWX: 910-343-6243.
no driving source is present (ie, an unconnected pin or a driving input that goes to a high impedance state). In the 82C55A programmable peripheral interface (PPI), all port pins have bus-hold circuitry (Fig 2). Port pins are defined as inputs at reset. If they are either open or will eventually become outputs, they have no driving source and are floating. With normal CMOS input circuitry, this could cause a high current situation. On the PPI port pins, however, bus-hold circuits maintain a logic 1 level internally and externally until the ports are either defined as outputs or overdriven by an external source.

To overdrive the bus-hold circuits, an external driver must supply 300-µA minimum sink or source current at valid input voltage levels. Since this bus-hold circuitry is active and not a resistive-type element, the associated power supply current is negligible. The PPI standby current specification is 10 µA maximum.

All 80C86 peripheral family devices are designed with fully static circuitry. This allows the devices to be operated from dc to their individual maximum rated frequencies. Since operating power is critical in low power applications, the user can control this parameter, based on system operating frequencies. CMOS operating power is directly related to frequency; the lower the frequency, the lower the operating power dissipation. At a dc frequency, device standby currents are typically less than 10 µA.

Where voltage is concerned, the peripheral family maximum input voltage limit (ground = 2.0 V ≤ V_{IN} ≤ 6.5 V) essentially eliminates the problem of device latch-up. Latch-up results from an overvoltage condition on the inputs or outputs that causes a parasitic silicon controlled rectifier on the die to become active. This creates a high power supply current (ICC) condition. The increased input/output (I/O) voltage range on the peripherals offers greater protection from system-induced noise, as well as increased noise immunity.

**Expanding parallel ports**

Adding parallel I/O ports to an 80C48 family microcomputer using a PPI is well documented. However, designing this system in CMOS (see Fig 3) requires additional attention to the port reset condition and the state of unused port inputs. The CMOS PPI eliminates these concerns and, in conjunction with a unique feature of the 82C82 octal latch, keeps power dissipation low enough for battery operation. An extremely low standby power supply current of 10 µA maximum is guaranteed over the full operating temperature range for both the PPI and the octal latch. This is especially desirable in idle or low power modes of operation. Since these devices see mostly static operation, the standby current level is the dominant factor in overall power dissipation.

With the use of bus-hold devices on all port inputs, the PPI eliminates the need for pullup resistors to prevent undefined signal states. Upon being reset, all port (A, B, and C) pins are pulled high by internal bus-hold devices instead of the standard NMOS PPI procedure of putting all port pins into the high impedance state. The bus-hold devices also provide valid logic levels to CMOS inputs connected to the port pins prior to port initialization. Shaded areas in Fig 3 indicate where pullup resistors, normally needed for CMOS systems, are eliminated.

A low level external drive input (I_O = 300 µA) can overcome the bus-hold function. If the port input is unused, the bus-hold device maintains a high logic level and provides a valid logic input to the port pin. Since the bus-hold device is an active component on the chip and the PPI standby current is specified as 10 µA maximum, dc standby current is decreased by a factor of 1000 from the levels seen with pullup resistors.

Functional update is simplified by a readable control word on the PPI. Status of this device can be obtained by a control-word read operation. Data are transferred from the PPI control register, eliminating the need to store port configurations in system memory or internal registers.

Used in this application for address/data bus demultiplexing, the octal latch keeps power at a minimum with a specialized input circuit design. Gated inputs on the octal latch prohibit the passing of invalid input states to octal latch internal circuitry during the time data are latched. This prevents undefined logic states and high current transients due to input switching.

The Dyna-Test Family of Protocol Monitor/Simulators includes four closely related but distinct models. Dyna-Tests are all easy to operate and engineered to get you back on line — fast. Whether you’re locating a defective communication link . . . chasing a timing glitch . . . or isolating software faults — Dyna-Test will quickly solve your network problems.

That’s because Dynatech Designs Each Protocol Analyzer To Get the Job Done Right. Our unique combination of versatility, operating ease and high performance enables you to isolate faults quickly. Just a glance at the interface display panel may identify the problem. If not, run standard tests by simply depressing a few select buttons — our protocol key stores all operating parameters for seven different communication lines. Or, write your own test program with our simplified menu/macro format. All programs are entered in a non-volatile memory and can be transferred to tape for use with other units.

Dyna-Test Easily Handles the Most Complex Network Problems. Our split-screen display format decodes frame and packet headers and simultaneously displays both on the screen: All on a real time basis! — you can actually see the link initialization occur.

The Dyna-Test integral tape captures data and control signals — even at data rates as high as 56 kbps. Specific events or character sequences can be recorded and either played back or routed to an external printer for off-line analysis.

Dyna-Test protocol analyzers currently enjoy world-wide use. They support most standard interfaces, protocols (SDLC, HDLC, X.25, 3600) and data codes. Most models are available from stock; special orders for unique interfaces take 30 days.

Let us introduce you to Dyna-Test, our friendly family. Dynatech Network Specialists are eager to demonstrate — on site — the Dyna-Test protocol analyzer best suited to your needs. For an appointment call or write:

Dynatech
Data Systems
7644 Dynatech Court
Springfield, Virginia 22153
(703) 569-9000

CIRCLE 68
Waking up the processor

One of the most appealing features in many CMOS microprocessors is the interrupt wake-up from power-down mode. In this operation, the CPU is brought back from a low power idle mode by an external interrupt. Typically, simple interrupt schemes must be implemented since only a single external interrupt is available at the processor itself. With the 82C59A CMOS priority interrupt controller (PIC), eight separate interrupting sources can wake up the processor on a priority basis. For complex systems, 64 interrupts can be serviced via the cascaded connection of up to eight PICs.

Fig 4 shows how the PIC accommodates several interrupts in a single-chip CMOS microcomputer system.

Addressing for the 82C59A PIC takes a 2-level approach—standard read/write operations and interrupt vector transfer. Since there is no interrupt acknowledge (INTA) signal available from the processor (this line is needed to transfer the interrupt vector information from the PIC), the necessary decoding for these two sets of operations must be handled elsewhere. A single HD-6440 CMOS line decoder and one 74HC00 quad 2-input NAND gate will do the job. A single bit from port B (PBI) is used to gate the microcomputer RD signal to the 82C59A PIC RD input for standard data transfers (PBI = logic 0), or to the INTA input for vector information (PBI = logic 1).

Fig 4 Multiple interrupt handling in priority interrupt controller CMOS chip. Up to eight levels of interrupts are possible, with a single 82C59A priority interrupt controller.
Available now!
And SMS is not afraid to show it
A Micro Winchester System in a Micro Package

- Compact 9.5"W x 11.2"H x 17"D table top package
- 256Kb main memory (4Mb addressability)
- Expansion space for 4 dual LSI-11 boards
- PDP-11* architecture compatible with DEC* RT-11, RSX-11M and Unix** software
- LSI-11/23 processor
- 4 serial ports

RX02 and 1.2Mb IBM floppy backup
Auto self-test for CPU, memory, disk drives
Easy access to LED display of system faults
10.6Mb or 15.9Mb 5¼" Winchester package
Advanced disk controller with ECC, flaw management, bootstrap, error retry, and direct non-interleave data transfer

AVAILABLE WITHOUT CPU and memory for volume requirements

Scientific Micro Systems, Inc.
777 E. Middlefield Road
Mountain View, California 94043
(415) 964-5700

AUTHORIZED SMS DISTRIBUTOR FOR DEC Q-BUS PRODUCTS: FIRST COMPUTER CORPORATION (312) 920-1050

SMS SALES OFFICES:
Phoenix, Arizona (602) 978-6621;
Boston, MA (617) 246-2540; Atlanta, Georgia (404) 296-2029; Morton Grove, Illinois (312) 966-2711; Yorba Linda, California (714) 993-3768.

* Trademark of Digital Equipment Corporation. ** Trademark of Western Electric.
A PIC response can occur in either of two user programmable modes. The first mode is the classic 8080/85 format where a call opcode is transmitted with two bytes of additional vector information. For the most efficient interrupt response in this system, however, the 8086 compatible mode should be used. This mode needs only two INTA pulses instead of the three required for mode 1 operation. During the initial INTA cycle in the 8086 compatible mode, the PIC freezes the state of the interrupts, resolves priority, and issues the master interrupt codes on the cascade lines. No data are transmitted on the data bus during the first cycle. On the second INTA cycle, a byte of interrupt code is sent to the CPU. This acknowledgment byte is defined in Table 3. The host CPU programs the upper five bits (D3 through D7) at initialization. They provide the base address for interrupt vectoring. The lower three bits (D0 through D2) provide the offset based on the interrupting source.

INTA signals are generated by decoding specific addresses' output during load accumulator (LDA) instructions. The vector information transferred during the last INTA cycle can be used in an interrupt service routine using an indexed jump to locate the specific service program.

The timing diagram in Fig 5 shows a 146805 microcomputer's response to a wake-up interrupt, along with the necessary INTA generation and vector information retrieval from the PIC. The ability to wake up an idle CMOS microcomputer with any of several interrupting sources greatly increases single-chip system flexibility.

**High resolution timing**

Although the increased speeds of CMOS microprocessors meet the timing requirements of many applications, some demand a more precise reflection of time. In these situations, the 82C54 CMOS programmable interval timer (PIT) provides high frequency count capability while the 82C84A CMOS clock generator/driver (CGD) delivers, from a single input frequency, both a high frequency timer input and a lower frequency CPU clock. High resolution timing is thus accomplished with relatively low system clock frequencies.

In the system depicted in Fig 6, an 8-MHz timer frequency is used with a 4-MHz CPU clock. The CGD generates three output signals: OSC is the crystal frequency; CLK is the crystal frequency divided by three; and PCLK is the clock frequency divided by two. A 24-MHz parallel resonant, fundamental mode, AT cut crystal on the CGD results in a 24-MHz OSC frequency, 8-MHz CLK.

---

**TABLE 3**

<table>
<thead>
<tr>
<th>Priority Interrupt Controller Chip Interrupts</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt Bit Assignments</td>
</tr>
<tr>
<td>Interrupt Request Inputs</td>
</tr>
<tr>
<td>D7</td>
</tr>
<tr>
<td>IR7</td>
</tr>
<tr>
<td>IR6</td>
</tr>
<tr>
<td>IR5</td>
</tr>
<tr>
<td>IR4</td>
</tr>
<tr>
<td>IR3</td>
</tr>
<tr>
<td>IR2</td>
</tr>
<tr>
<td>IR1</td>
</tr>
<tr>
<td>IR0</td>
</tr>
</tbody>
</table>

---

Fig 5 Timing diagram of microprocessor response to a wake-up interrupt. Any of several interrupts can initiate the wake-up response.
Now you can escape the mouse trap.

Don’t get caught in the trap of specifying a conventional mouse from an unproven supplier. Now with SummaMouse™ you can escape the trap with a reliable, all electronic mouse from a proven supplier of graphic input devices — Summagraphics. Based on solid-state optical technology, SummaMouse has no moving parts to wear out, jam or adjust. With no annoying skips or slips, the SummaMouse is easy to use and reduces operator frustration.

Designed to be cost-effective to OEM systems builders, the SummaMouse requires minimum power and easily interfaces to standard RS232 and TTL ports.

With its self-contained microprocessor, the SummaMouse facilitates two-way communication with the host computer to offer highly-responsive user interaction.

The SummaMouse is also format compatible with Summagraphics new MM™ Series digitizers and the industry standard Bit Pad™, so you can add full data tablet capability at any time with minimum integration costs.

So if you’re looking for a low-cost mouse, don’t get trapped. Specify SummaMouse so you know you’ll get reliability, quality, on-time volume deliveries and worldwide technical support.

Call or write for complete information. Summagraphics Corporation, 35 Brentwood Avenue, P.O. Box 781, Fairfield, CT 06430. Telephone (203) 384-1344. Telex 96-4348.

CIRCLE 70
frequency, and 4-MHz PCLK frequency. The system thus has an 8-MHz count frequency and 2-MHz NSC800 operation. If an upgrade to 4-MHz operation is desired, the 8-MHz CLK output from the PIT can clock both the processor and the PIT. The guaranteed maximum count frequency for the PIT is 10 MHz minimum. The 8-MHz output from the CGD meets the minimum pulse width requirements for the PIT clock input. This high count frequency allows resolution of time increments down to 125 ns, even with processor T-state periods of 500 ns.

Two software features—a readable status word and realtime count indication—allow full 82C54 PIT control in high frequency applications. The status-word read capability enables the processor to get an accurate indication of device status and reconfigures the counter when necessary. For accurate realtime count readings, the PIT can be read while still incrementing. When a read count operation is initiated, the current count is held in a count register until the read is completed. The count register is then updated to the new elapsed count status. If lower system operating power is desired, or if a slower CPU speed is needed, the 82C84A CGD base frequency can be reduced. Since CMOS operating power is directly related to frequency, both CGD and PIT operating power will be lower at these reduced frequencies.

The advent of a diverse group of CMOS peripheral chips heralds a new era in system design. Applications demanding low power consumption, high performance, and portability can now be served by an entirely CMOS oriented approach. Broadening CMOS applications into areas hitherto restricted to the realm of other technologies will allow designers more flexibility in creating tomorrow’s systems.
A unique combination unmatched by any digitizer on the market today, the MM™ Series can perform all your cursor steering, menu picking and graphics digitizing tasks. The MM outputs both absolute coordinate data like a digitizer and delta coordinate data like a mouse.

The MM Series was designed to offer builders of today's lower-cost terminals, graphic workstations and personal computers Maximum performance at Minimum cost. Maximum performance because you'll get all the features you need from a high resolution, remotely-controlled digitizer plus the versatility of a cursor steering mouse in one compact package. And Minimum cost because MM was designed, right from the start, to be inexpensive to purchase, integrate and maintain.

Advanced packaging combining light weight, small overall size, and slim profile with built-in tilt mechanism make the MM Series an ideal addition to your user-friendly system.

Every MM Series digitizer is backed by Summagraphics, the leader in digitizers, and the emerging leader in graphics input devices.

Call or write Summagraphics Corporation, 35 Brentwood Avenue, P.O. Box 781, Fairfield, CT 06430. Telephone (203) 384-1344. Telex 96-4348.

MM digitizers are available with either cursor or pen-like stylus.
"This flat cable assembly from Amphenol not only cuts costs. It cuts cross-talk, too."

Now you can get the reduced cross-talk inherent in twisted pair cable—with the big plus of economical mass termination.

Called Twist 'N' Flat, this assembly combines the time and cost savings of mass termination with the electrical performance of twisted pairs, making it ideal for high speed computers and communication equipment.

Card-edge connectors can be terminated to the cable at time of assembly or added later. And the removable card-edge cover makes for easy modification. This is just one example of Amphenol's flat cable assembly capability, using Spectra-Strip products. You can get flat cable alone or all kinds of IDC connectors. Or you can get both put together in complete custom assemblies.

So you don't have to worry about (or pay for) inventory, employee training, assembly, or testing. Amphenol can do it all—and fast.

More connector ideas from Amphenol

Right-angle printed circuit connectors aid EMI/RFI shielding
57 Series connectors feature one-piece construction, eliminating loose parts and reducing installation costs. Ideally suited for instrumentation, computer, peripheral, medical and telephone applications.
Circle Reader Service Number 73

Low cost right-angle "D" subminiature rack and panel connectors
The 17-D Series fixed contact right-angle connectors are available with plastic or metal brackets. UL 94-VO rated. Applications include data communications, computer peripheral equipment, business machines, telecommunications, and instrumentation.
Circle Reader Service Number 74

Twist 'N' Flat flat cable assembly
Circle Reader Service Number 75

©1982 Allied Corp.
Circle Reader Service Number 77

These are only a few examples of Amphenol and Spectra-Strip® products available worldwide. For more information, contact the office nearest you.

BNC/TNC isolated feed-through coaxial adapters ensure signal integrity in transmission systems

New 31 Series adapters eliminate ground loops and common mode current. Provide an uninterrupted signal path and continuous shielding between signal and load in coaxial transmission systems. Meet a broad range of application requirements in analog and digital instrumentation, computers, telephone and security, aircraft, missile, telemetry, and general communications equipment.

Circle Reader Service Number 77

Miniature high-density circular connectors—full performance in extreme environments MIL-C-26500/BACC45/ Amphenol® 48 Series connectors provide high reliability despite extremes of heat, cold, shock, vibration and environments involving corrosion, ozone, sand, and dust. Specified for a wide range of applications, including electrical and electronic equipment for aviation, missile, industrial, and instrumentation.

Circle Reader Service Number 78
We think these are the best ideas you've ever had.

AT GE, YOUR IDEAS WERE THE KEY TO THE IDEAL OEM PRINTER.

Is there such a thing as an ideal OEM printer? We'd like you to take a close look at the GE 3000 family. A compact, lightweight, functionally styled family of printers. A single line of eight basic tabletop matrix printers that offer cost effective solutions to virtually all your printing requirements.

SINGLE-DESIGN SIMPLICITY. FLEXIBILITY. PRICE/PERFORMANCE LEADERSHIP.

The GE 3000 family of printers is a multi-model concept which eliminates the application limitations of single-model product lines. So you can solve your customers' needs efficiently and effectively. All from a single-source supplier. All with high parts commonality. All with reliable, worldwide GE service.

DISCOVER THE ALL IN ONE PRINTER FAMILY.

Select standard print quality from 180 to more than 500 cps. Near letter quality printing from 45 to 200 cps. We have 80 and 136 column models.

Our full range of standard features includes 72 x 72 dot/in. graphics with precision paper movement, self-threading paper load mechanism, close tear-off, six part forms capability, optional popular parallel and serial interfaces, local and downline configuration selection with non-volatile storage. Plus a range of options and paper handling accessories for office and factory applications.

We're proud to say we think you've thought of everything.

OF COURSE, INNOVATIVE IDEAS ARE NOTHING NEW TO GE.

Our roots go back to Thomas Edison. It was in his tradition that in 1969 we introduced the first electronic data printer with modern LSI circuitry. Since then, we've continued in that inventive spirit, supplying OEM's with the finest in advanced printer solutions. What other printer supplier offers that much experience?

General Electric. We're the industry leader in electronic printing. After all, we pioneered the industry in the first place.

First In Electronic Printing.

For the solution to your printing needs, call TOLL FREE 1-800-368-3182.

Fueled by advances in CAD/CAE systems and demands for improved price/performance, a revolution in integrated circuit design is taking place. In a radical departure from traditional IC development, chips can be designed by those most intimately aware of specific IC requirements. System engineers now have access to tools for customizing their own designs in silicon. This custom revolution will have a major impact on the digital IC world. By the end of the decade, custom semiconductor sales are forecasted at $50 billion—representing over 50% of the overall IC market.

Compared to discretes, custom ICs are denser, can cost less, more closely meet performance requirements, function more reliably, and safeguard privacy. Customization provides a more tailored design than is obtainable with "stock" processors. VLSI implementation of the "glue" chips that surround and control micros is a common application. Moreover, CAD/CAE technology has slashed chip design times; computer simulation helps ensure that the ICs will function as intended; and generated programs cut through testing log jams.

Although the benefits were apparent, going custom got off to a rather slow start. Custom circuits were expected, by some, to be displaced by versatile microprocessors. Instead, custom ICs are prospering. In addition, design automation tools accelerated the custom trend.

But the lack of qualified designers is hindering custom advancement. At the beginning of the decade there were only 2000 "master" IC designers. Thousands more will be needed for the custom revolution to thrive. To help fulfill this need, over 1000 VLSI designers are graduating yearly from universities. In addition, hundreds of established logic and system design engineers are receiving training. If present trends continue, there may be 50,000 logic designers and system engineers designing custom systems in silicon by the end of the decade.

This month's Special Report focuses on advanced digital ICs and the custom movement in four articles: a survey of the semicustom/custom world and how it is changing; the Mead-Conway method in action, as described by a novice IC designer trained in the technique; a description of the CAD/software requirements to bring IC design in-house; and a case study of advanced VLSI chip design using a microprocessor core as a standard cell.
Architecture for the Eighties

The world of semi-custom awaits your creative imagination. The architecture of the eighties awaits your design. In linear, metal gate CMOS, silicon gate CMOS, and bipolar digital CML we offer the broadest range of technologies to serve your unique applications.

Interdesign is the leader in semi-custom integrated circuits, and we became the leader by serving the leaders in every market segment. With over ten years of experience and 1500 designs successfully integrated, we have the experience and proven performance record you can depend on.

The architecture of the eighties, CAD you can access from your location, applications and design support, and the most creative design aids insure your success.

Go with the leader! Go with proven performance! You can’t afford not to.

CALL TODAY!
(408) 438-2900
Special report on advanced digital ICs

143 Changing patterns in custom ICs alter design boundaries
by Douglas Eidsmore—A wealth of schemes for customizing digital ICs presents system designers with greater freedom but tougher choices than ever before.

159 Core microprocessor speeds chip development
by Jay Miner—Using a 4-bit microprocessor cell and surrounding it with functions from a standard cell library speeds development of semicustom microcomputer chips.

173 Crafting a custom sorted access memory
by Robert P. Adams—Don’t let the system software slog through sorting. Use Mead-Conway methods to design custom ICs for the task.

185 Bringing semicustom IC design in-house
by William M. vanCleemput—As more semicustom ICs are designed in-house, cost and time have become influential design constraints. Fully automated CAD meets IC specs and cuts cost and time consumed.
et's get clear about the overall picture. These new 68000 peripherals
not your garden-variety, 16-bit support chips. They're windows to
limits of your imagination.
Because with just these TTL-compatible devices (SIO, MFP and user-
ined gate arrays) plus memory, such as our MK4564 64K RAM or
38000 256K ROM, you can use our MK68000 to design any number
sophisticated I/O-intensive applications. And doing more with less not
y saves space and weight, it also reduces manufacturing overhead and
ber consumption. Which in turn, also improves overall system reliability.
The MK68564 SIO features two independent, full duplex serial chan-
s and can handle asynchronous as well as a variety of synchronous
munications protocols. It has directly addressable registers and of
the choice of polling, interrupt (vectored and non-vectored) and
A transfer modes.
The MK68901 Multi-Function Peripheral (MFP) has four timers, an
errupt controller for 16 sources, eight parallel I/O lines and a full du-
x USART with programmable DMA signals, all in a 48-pin DIP.
ith Mostek gate arrays, you can create custom logic peripherals for
ystem requirement simply, quickly and cost-efficiently. In fact, our
GLANDSM Design System is probably the most user-friendly CAD
il available for developing semicustom logic.
Put it all together with the MK68000. It’s the simplest way yet to cre-
a vision of your own. To get the full picture, contact Mostek, 1215
 Crosby Road, MS2205, Carrollton, Texas 75006. (214) 466-6000.
Europe, Mostek International (32) 2.762.18.80. In the Far East,
ostek Japan KK (81) 3 404-7261.
A tempting menu of capabilities for bit-slice microprocessor designers

For speed-critical applications nothing works better to speed and simplify your microprogramming task than HILEVEL's EMULYZER. This versatile bit-slice development system is a high-speed (35ns)PROM emulator combined with a logic state analyzer in one compact unit.

The EMULYZER lets you emulate your PROM's and multiple PROM arrays at full speed...there's no need to debug in anything but a real time environment.

Up to 240-bit-wide microcode words can be emulated with ease. 1K, 4K, and 16K deep writable control store modules are available in 16-bit-wide increments, so you can configure the system for your needs, i.e. 1K x 32, 32K x 64, 4K x 48; and you can easily add, remove or reconfigure memory at any time your requirements change. It's that flexible.

It's also the most powerful analyzer you can use in bit-slice microprogramming. It lets you trace up to 4K x 80 bits of information. Breakpoints for address and data can be set, and with HILEVEL TECHNOLOGY'S Unlimited Breakpoint™ and Selective Snapshot™, you have the flexibility you need to debug the most complicated microcode.

Fully configurable. You format the trace and microcode display in any way you wish...binary, hex or octal, with up to 255 characters of display heading. And your setups can be stored on The EMULYZER's optional Microcassette, along with your microcode.

Nothing's easier. Menu-driven prompting displays let you learn the system quickly, and then the system constantly refreshes your memory. Your standard CRT is your workstation, where you can alternate between your computer and The EMULYZER as needed.

The industry leader. HILEVEL TECHNOLOGY has been delivering leading-edge bit-slice development systems since 1978, with customers nationwide and worldwide. A HILEVEL representative is located near you, ready to provide on-site sales and support. Mail the coupon now, or call (714) 752-5215 for more information about The EMULYZER, the fastest, cleanest and most reliable bit-slice system you can buy.
CHANGING PATTERNS IN CUSTOM ICs ALTER DESIGN BOUNDARIES

A wealth of schemes for customizing digital ICs presents system designers with greater freedom but tougher choices than ever before.

by Douglas Eidsmore, Senior Editor

Volatile and dynamic, the custom and semicustom integrated circuit market is shaking up some hitherto steadfast relationships in technology. Some people expected custom circuits to vanish from the scene with the advent of microprocessors and the versatility they brought to system design. Instead, custom integrated circuits are flourishing because of microprocessor technology. By the end of this decade, custom circuits may account for as much as fifty percent of the semiconductor business. Moreover, long-held axioms regarding custom circuit applications are fast becoming obsolete as designers find that each approach has merit. And more important, the different approaches are no longer mutually exclusive.

Tailoring to fit the need

The various techniques for customizing ICs can be divided into semicustom and custom solutions. Gate arrays and fuse programmable devices are usually regarded as semicustom devices because the degree to which they can be customized is restricted.

A gate array is a matrix of predefined and preprocessed logical gate circuits on a silicon chip. Because the circuitry is already onchip, users must design within its size and organizational limits. The individual gate circuits are variously connected by one or more metal layers to obtain integrated circuits (ICs) with unique characteristics. By maintaining an inventory of preprocessed wafers, manufacturers can offer system designers a shortcut to a custom IC. Gate arrays cost $5000 to $25,000 and take a few months to develop, but they use silicon inefficiently and, in general, are relegated to applications requiring a total of under 100,000 parts for the entire production run.

The LSI5600 from LSI Logic Corp (Milpitas, Calif) is a 6000-gate array based on 3-micron, silicon gate, CMOS technology with 2-layer metal. Blue lines represent the first metallization layer; red lines the second. The small green squares are interconnection points (vias) between the first and second metal layers.

More confining than gate arrays, fuse programmable array logic ICs are completely processed and packaged ICs, with a limited number of gates. They are customized by blowing internal fuses using an off-the-shelf programmable read only memory programmer—a fine procedure for quick turnaround, but a severe constraint on volume. Programmable array logic ICs are presently limited to 250 gates and Schottky transistor-transistor logic (TTL) technology. Emitter-coupled logic (ECL) and complementary metal oxide semiconductor (CMOS)
Cost vs volume for custom alternatives from American Microsystems, Inc. Production volume is one factor influencing selection of a custom solution. Figures are based on a 1000-gate CMOS device, with development costs of $20,000 for gate array; $40,000 for standard cell; and $70,000 for conventional custom solutions.

devices with 5000 gates are being developed, which will add to the utility of the technology. Purchased off the shelf, fuse programmable devices are useful for very low quantities and limited to relatively simple functions.

Truly custom solutions consist of standard cell based or full custom ICs. Standard cells take four to six months to be completely processed and cost $30,000 to $50,000 to develop, but they use silicon more efficiently than gate arrays. Full custom circuits are for high volume and high performance, but may take as long as 18 months to develop at a cost of perhaps $50,000 to $300,000. However, they use silicon sparingly and will therefore save money in the long run.

These figures must be viewed in light of cost/volume relationships. At first glance, development costs appear to be considerably higher moving from gate arrays to standard cells and full custom. However, when the cost/volume relationship is examined, it becomes clear that each approach has merit within particular volume and timing constraints.

Moreover, the parameters of custom fabrication are still in flux due to the continuing changes in design and processing technology and the shifting requirements of the marketplace. Rules that were thought to be hard and fast may soon be broken. For example, some companies are finding that it makes sense to use gate arrays in very high volumes. The Sinclair ZX81 personal computer is a prime example. Over a million Sinclair small computers (now marketed in the United States as the Timex Sinclair TS 1000 by Timex Corp, Waterbury, Conn) were manufactured last year. The computer owes its small size to four gate arrays. One reason why gate arrays are used instead of full custom chips for such large volumes is that gate arrays allow for flexible featuring. Moreover, the product can more easily adapt to changes in the marketplace. As timing is paramount in such a competitive industry, gate arrays allow the design to be implemented in a hurry and glitches to be fixed quickly. In addition, gate arrays provide propriety and performance benefits associated with custom circuitry.

This example is not an anomaly. Interdesign Inc (Scotts Valley, Calif) has delivered three million linear gate arrays of a single type to an automobile manufacturer. In addition, International Microcircuits Inc (Santa Clara, Calif) claims it produces several unique arrays in quantities of over one million per year.

Gate arrays—out of and in style
The earliest gate arrays were developed by Texas Instruments Inc (Dallas, Tex) and used by the company to pioneer its small calculators. Similar arrays were also offered to system integrators for quick turnaround. However, lines such as Fairchild Semiconductor's (Mountain View, Calif) Micro Mosaic were too costly and, in those pre-computer aided design (CAD) days, layout was too complex for them to be an attractive alternative to standard parts. As a result, arrays temporarily vanished from the marketplace. However, array development did not halt—it continued at system houses with captive semiconductor manufacturing facilities. By the mid-1970s this development began to pay off. When IBM Corp (Armonk, NY) introduced its 4300 series computers based heavily on gate arrays, the technology regained respectability.

Traditionally, gate arrays were the designer's choice for fast turnaround and low volume. This still makes sense for many applications. Even though standard cells have cut the development time for a custom circuit, pre-processing and inventorying of blank wafers still give gate arrays an edge in turnaround time. In the past, the excessive cost of silicon for high volume applications made gate arrays less cost-effective than standard cell based or full custom design. But now gate arrays are being used in extremely high volume applications.

The Sinclair ZX81 personal computer is a prime example. Over a million Sinclair small computers (now marketed in the United States as the Timex Sinclair TS 1000 by Timex Corp, Waterbury, Conn) were manufactured last year. The computer owes its small size to four gate arrays. One reason why gate arrays are used instead of full custom chips for such large volumes is that gate arrays allow for flexible featuring. Moreover, the product can more easily adapt to changes in the marketplace. As timing is paramount in such a competitive industry, gate arrays allow the design to be implemented in a hurry and glitches to be fixed quickly. In addition, gate arrays provide propriety and performance benefits associated with custom circuitry.

This example is not an anomaly. Interdesign Inc (Scotts Valley, Calif) has delivered three million linear gate arrays of a single type to an automobile manufacturer. In addition, International Microcircuits Inc (Santa Clara, Calif) claims it produces several unique arrays in quantities of over one million per year.
Controllers and Subsystems with No Service Is Only Half a Deal.

Handle it. Every controller and subsystem supplier pushes product and price. But when it comes to factory-direct service, the talk gets half-hearted.

That's because most controller and subsystem manufacturers use third-party agencies to service their customers.

Not Plessey.

We offer direct, worldwide service from experienced, factory-trained Plessey specialists. You get fast, responsive professional service from people who know their products— from the inside out.

And we have a special toll-free user hot-line, too. To answer your questions about configuration, operation, or software. To give you all the support you need to make sure your Plessey controllers and subsystems perform to your satisfaction.

Plessey manufactures one of the broadest lines of DEC-compatible disc controllers in the world— for floppies, cartridges, disc packs, Winchesters, even mag tape. And we sell the same range of subsystems, too.

Plus, we're compatible with G-bus, Unibus, and Massbus. All backed by the Plessey tradition of field-proven reliability. All at a price that makes Plessey your best bargain— for single unit buys and large quantity orders.

So if you're tired of getting only half a deal on controllers and subsystems, call Plessey. We'll hand you the whole package.

© 1982 by Plessey Peripheral Systems. All rights reserved.

Q-bus, Unibus, and Massbus are registered trademarks of Digital Equipment Corporation.
Technologies in vogue

Gate arrays are available in a variety of processing technologies: CMOS; a few N-channel MOS (NMOS) arrays; and bipolar processes such as ECL, integrated injection logic (I2L), Schottky transistor logic (STL), integrated Schottky logic (ISL), and current mode logic (CML). Presently, the trend in manufacturing processes is toward CMOS—a host of manufacturers now offers metal gate, silicon gate, and oxide-isolated CMOS. And when low power is required, CMOS is the obvious choice.

The newest 3-micron silicon gate CMOS technology beats or matches many bipolar technologies' performance without associated heat and power problems. CMOS also interfaces easily to MOS, TTL, and low power Schottky (LS)/TTL in inputs and outputs.

Several manufacturers offer this state of the art technology. In some silicon gate technologies, silicon dioxide is used for transistor isolation instead of the reverse biased pn junctions in standard CMOS. A compact circuit results, with die sizes comparable to equivalent bipolar, Schottky, or NMOS circuits. Typical silicon gate CMOS propagation delays are 3 to 5 ns/gate. American Microsystems, Inc. (AMI), Santa Clara, Calif., claims 2 ns for its CMOS arrays. Power dissipation is as low as 0.00001 mW/gate.

Despite the apparent CMOS preference, there is a definite role for bipolar technology, especially ECL. For example, speed-driven applications require a process other than CMOS—ECL is the most touted. Gate delays of 0.5 ns and less are available with ECL. Signetics Corp.'s (Sunnyvale, Calif.) ECL arrays use a 3-micron CML process with oxide isolation to attain gate delays of 0.35 ns with some functions. CML uses current switching rather than current steering, and lower thresholds for a power savings. Power dissipation is 2 mW/gate.

Another company that uses bipolar technology is Texas Instruments (TI), fabricating advanced STL arrays. Internal gate delays are 1 ns, with 300-μW typical power dissipation. In fact, Timothy John Chambers, TI's logic array marketing manager, feels that STL technology will continue to evolve. Arrays with dedicated structures such as read only memory (ROM) and random access memory (RAM) onboard will be available in the next five years. According to Chambers, input/output (I/O) cells will be designed with improved inter-array communications, probably using the JEDEC proposed 3.3-V low level TTL standard. Chambers also feels that as array densities continue to grow toward the 10k range, ECL will be limited by power requirements. He expects Schottky bipolar arrays such as TI's TAT020 ASTL series to fill the semicustom need in high performance systems.

After a product is introduced, there is a time lapse before it actually appears in a design—and some of the newest high density gate arrays are no exception to this rule. First-time users are justifiably cautious designing a circuit in silicon. Most gate arrays are derived from existing circuits previously resident on printed circuit boards (PCBs). To minimize risks, users favor a limited redesign, in many cases using three or four small arrays rather than one large one. Also, large gate arrays may compete closely with standard cells. In fact, it can take less time to design a standard cell custom chip than a gate array.

Current array offerings seem to indicate that gate arrays have the most activity in larger devices. However, arrays can have tens of thousands of gates, yet the most commonly used arrays are much smaller (200 to 600 gates). High performance system manufacturers have their own reasons for using smaller arrays. Dr. John Foggiaito, manager of process technology at Amdahl Corp. (Sunnyvale, Calif), believes that testability is a major constraint on gate array size. The high speed ECL arrays used in the central processing unit of an Amdahl mainframe typically use 380 gates and require 1000 to 1500 test patterns to detect 90% to 95% of the faults. Increasing the number of gates increases the number of test patterns almost exponentially, according to Foggiaito.

Patterns for interconnection

Arrays are personalized through metallization, where one, two, or three masks specify the array's interconnections. In a single-level metal array, one mask is necessary for customization. Double-level arrays require three masks, one for each metal level and a third to define the interconnects between the two. Large arrays, usually more than 2000 gates, are customized with two metal levels. Because of the expanded range of interconnect options it offers, a large double-level metal array is easier to lay out than a similarly sized single-level array. Cell utilization is usually higher, especially when interconnections are automatically routed. Density gains of almost two to one over single-level arrays can be obtained. Interconnects are shorter, increasing circuit speed by minimizing parasitic delays.

To cut development time and use silicon efficiently, many manufacturers offer arrays with interconnected cells of gates or macro cells. Predefined-gate macros are connected to perform a function—they save the customer from designing the entire chip from scratch. Functionally, a macro can be a simple resistor or
Who says SMD Controller design is so r-r-rough?

Introducing our new WD1050.

When you make the Wizards of Disk Controllers your design partners, there’s no cause to approach any disk interface task with trepidation. Because now, in addition to our industry standard floppy disk controllers and ST500/SA1000 Winchester disk controllers, Western Digital delivers a single chip solution to SMD, CMD, MMD, LMD and FHT interfaces. Oh my!

It’s the WD1050, a 64-pin VLSI controller/formatter. That’s one chip, instead of up to 40 MSI devices and a microprocessor. And instead of innumerable nights and weekends of software drudgery.

How powerful is the WD1050? Powerful enough to handle eight high level macro commands, auto format/verify with programmable interleaving, single/multiple record operation, hard sector formatting, CRC checking with external ECC compatibility and a 16-bit direct buffer access interface for disk drive-to-buffer data transfers.

Systems builders already following our Yellow Brick Road of disk controller solutions know that our ongoing LSI innovations soon turn into cost effective board level products for those who prefer "buy" to "build."

Starting today, though, adding the extra capacity and higher performance of SMD compatible drives to your system doesn’t take courage. Just the brains to start with our new WD1050.

The next step is yours. Call our Controller Hot Line, (714) 966-7827 for more details. Or write on your letterhead.

Components Group 2445 McCabe Way, Irvine, CA 92714. (714) 557-3550
metal levels: the first defines the circuitry within each macro cell location, as well as the vertical routing channels; the second defines the horizontal routing and connections to I/O ports and between the two levels. Since macro cell placement is predefined, a uniform X-Y routing grid results, simplifying layout. Automatic place and route software utilizes 90% to 95% of the macro cell locations. With manual assistance, close to 100% of the possible macro cell locations can be used. Because the system uses silicon so sparingly, the company also uses it to develop standard products.

The second approach, software macros, also relies on placement of predefined macros on an array. However, the macro locations are not predefined. Macros are defined in software and individual gates are interconnected to form macros at the same time the whole array is characterized through metallization.

Design techniques—manual and automated
Designing with CAD systems, automatically placing and routing cells, and automatically generating test vectors is the trend in gate array design. Yet design and layout are still done manually on small arrays, and for high silicon usage on large ones. To facilitate manual design, many companies supply customers with design kits containing training documents and layout materials. For example, Interdesign Inc provides its CMOS customers with a 180-page CMOS design manual complete with processing information, logic conversion methods, and layout and testing guidelines. The customer then creates the schematic or logic diagram. At this point, the process could be automated to the extent that a computer based simulation can be run. Either Interdesign or the customer can then do the chip layout.

Large planning sheets are used to partition and organize an array. Adhesive functional overlays are placed on the layout sheet and interconnections are made with a pencil. Each logic cell is then listed by its alphanumeric coordinate—the design is verified and test

Technology shifts expand designers’ options
In the custom and semicustom circuit design arena, there will be an increasing evolution toward standard cells and full custom solutions, according to Richard Thomas, vice president of semicustom products at American Microsystems, Inc (Santa Clara, Calif). Key factors in this evolution include a trend toward smaller geometries, increasing gate count complexity, a decrease in cycle times, and increased use of computer aided design tools.

"As the complexity of system configurations increases along with space constraints, there will be additional pressure for system designers to move toward standard cell and full custom circuits," Thomas says. "However, there will continue to be a strong market for gate arrays in the future. Gate arrays will still offer the advantages of rapid turn times, fixed size, and lower development costs. Thus, although the dynamics between the various custom and semicustom solutions may change, all of these options will continue to have particular systems applications."

Part of finding an appropriate solution among these options is evaluating the custom semiconductor vendor. "A primary concern should be the company's ability to service all of the customer's needs," Thomas stresses. "The semiconductor company should demonstrate the flexibility to work with a variety of customer inputs. The customer should be able to become involved at any stage—concept, logic description, or pattern generator tape. A full service custom vendor should have the capability of running silicon from a pattern generator tape, which is known as the customer-owned tooling approach."

After selecting a vendor, the design process begins. This can take place at the systems house, at an independent design house, or at the semiconductor company. With CAD tools, system designers can perform all or a portion of the design. For instance, they can do the frontend circuit simulation via a time-sharing system that hooks into a CAD system. The alternative is for the system integrator to license the CAD system from the IC company and perform the entire design process in-house.

Although the choices in the custom and semicustom circuit design arena may overwhelm the system designer, no one custom or semicustom approach will satisfy all integration needs. Despite the movement toward standard cells and full custom solutions, there remains room for alternative solutions based on timing, cost, and volume considerations.
Automated procedures simplify VLSI design

An automated approach to full custom VLSI circuits shortens design and manufacture time to just a few weeks, while retaining design control in the hands of the system engineer. With its roots in Mead-Conway methodology, VLSI Technology Inc.'s (San Jose, Calif) integrated design system has harnessed computer aided engineering to evolve from a concept to a practical reality. According to Wes Patterson, director of systems marketing, and Jim Rowson, manager of VLSI software, a design project can now be completed at costs comparable to standard broadboarding or gate arrays.

The designer begins by verifying his logical design using VSIM, a logic simulator. Then with automated layout procedures that simplify VLSI circuit implementation, he creates the data base for the IC.

Unlike standard cell libraries, VLSI Technology's library contains cell compilers (generic cell descriptions that can be used to create cells with required performance and size characteristics). Typical compilers include those for ROMs, RAMs, latches, buffers, counters, a programmable logic array generator, decoders, I/O pads, and a pad-rigging compiler. Using the cell compiler library, most of the circuit design and layout can be handled quickly and automatically. The custom cell portion of the effort is concentrated on the proprietary circuit elements.

STICKS, a graphics editor, allows designers to create and/or modify user-defined cells using symbolic stick diagrams. STICKS automatically generates layouts consistent with design rules, as specified in a technology file. STICKS can also compact these layouts within design rule constraints to minimize silicon area and reduce manufacturing costs.

To fine-tune the circuit detail, a graphics layout editor allows users to create or modify the layout data base directly. For this manual graphics editor, a design rule checker verifies that designs meet all design rules.

Users can also create their own compilers using the VLSI Implementation Program (VIP) language. All cell compilers are written in VIP. Cells created using the cell compilers, STICKS editor, or layout editor are compiled into a complete chip using VIP. VIP has powerful composition features like relative cell placement, channel and routing routines, and parameterized busing. With VIP, the design layout can be adjusted automatically to design changes.

Simulation tools can check a circuit layout data base. A program called EXTRACT links the layout data base to the simulators for verification of layout accuracy and circuit performance prior to manufacture.

EXTRACT describes the chip in terms of connectivity, transistor dimensions, and parasitic capacitances. This description can be input to VSIM for logic simulation, as well as to circuit simulators that verify performance parameters. This extraction/simulation process is an important step toward guaranteeing good silicon on the first fabrication—an elusive goal with traditional hand-layout and checking methods. The end result is a full custom VLSI circuit.

Vendor and how involved he must be in the design process. Companies like California Devices Inc (San Jose, Calif) allow the customer to jump in just about any place. Although the customer can lower development cost by doing more design, he also assumes a greater risk.

Preference in vendors

Selecting a gate array vendor may be as crucial as creating the logic diagram, especially for the novice. Gate array vendors provide a service—the type and quality of that service is as varied as the products. With so many startups and established standard product manufacturers moving into the gate array market, the buyer should consider several manufacturers before making a choice. A company's possible gate array offerings include macro availability, design process and support, CAD or CAE systems, customer support, and training programs. Production capability, including testing and inventory control, should also be scrutinized.

One system integrator, DMA Systems (Goleta, Calif), believes that a gate array vendor should assume the majority of the design responsibility. The company uses gate array technology for its fixed/removable disk
A typical gate array design cycle from Storage Technology Corp's Microtechnology Div. The development process is divided into user and company responsibilities.

drives. Unless specialists are available in-house, the company recommends that integrators find a vendor who will be responsible for the logic conversion, circuit design, and layout.

This recommendation is in sharp contrast with another semicustom trend—vendors are opening their doors to customers, developing regional design centers, linking customers to their computers via remote terminals, and selling hardware and software packages—all in an effort to get customers to participate in the design of their own gate arrays. Most vendors invite customers in to be trained or to design arrays. Others, such as TI, Motorola, Fujitsu Microelectronics Inc (Santa Clara, Calif), and Storage Technology Corp's Microtechnology Div have established regional design centers to support their gate array products. Both approaches offer the customer handholding support that would not be available if the design were done in-house. Training usually takes three to five days and involves learning array design techniques and using the company's CAD system.

A more recent development is the lease or sale of vendor designed gate array CAD software or hardware. TI recently announced a transportable design automation software package to run on a customer's computer. The software includes design description languages, a high level function library, simulation, test analysis, and design rule verification. The multi-user system is written in Pascal and runs under VAX 11/780 and IBM 4341 operating systems. Similarly, Interdesign will soon be selling its Designer CAD hardware and software system, designed around the DEC PDP-11/23. Included in the system's peripherals are a high resolution graphics terminal, digitizer, plotter, and DECwriter console.

Controlling inventory at a semicustom or custom manufacturing facility can be problematic. A gate array vendor may help design and produce as many as 200 to 300 unique circuits a year, with 150 to 200 chips in process simultaneously. Newcomers to the gate array market, particularly companies that have formerly produced only standard parts, have to develop a system to control the material and information flow.

Despite the benefits of gate array technology and the predictions of phenomenal growth, there are some drawbacks. For example, testing arrays can be a bottleneck in the production cycle. Achieving test sequences that can detect over 90% of potential faults requires many man-hours and extensive computer assistance. Arrays with more than 2000 gates may require test circuitry onchip. Testing times can be cut by adding logic or I/O pads for access to internal nodes (eg, a line running into the chip to reset storage cells).

Moreover, the lack of standard design languages may eventually limit the technology's growth. Each manufacturer has a different customer interface, documentation, and design language. Therefore, using two or more manufacturers (or technologies) becomes extremely difficult. Although multiple sourcing of arrays is a well-documented problem, little has been done in the way of solutions. Standard hardware and test description languages would be a step in the right direction.

Semicustom and custom development, especially standard cell based, are not mutually exclusive. Some manufacturers recommend developing a gate array to test the market and then following up with a custom design if the product "flies." AMI has worked with customers on the parallel development of gate arrays and custom circuits. The gate array gets the product on
Gates Energy. Back-up power you can call on anytime.

Phone system customers demand reliability. That's why major manufacturers of telecommunications systems are backing up their installations with Gates Energy cells.

Gates Energy cells deliver dependable back-up power that keeps your lines alive. They're rated at 2 volts with capacities at 2.5 Ah, 5 Ah, 12.5 Ah and 25 Ah. And they can be assembled into an endless variety of configurations.

Gates Energy cells provide outstanding cold weather performance (50% of C/10 room temperature capacity at -40°C). And you'll get 8-10 years life at 23°C in float applications.

Learn how Gates Energy cells can keep your electronic equipment working when the local power company can't.

Call, or write, Gates Energy Products Inc., 1050 S. Broadway, Denver, CO 80217. (303) 744-4806.

GATES ENERGY
the market quickly and the custom circuit, with a higher integration level, cuts costs later on. Much of the gate array design can be transferred to the custom circuit, including the test program and schematic.

Custom fit for size

System integrators will have to look beyond gate arrays and programmable array logic if large size, high density, super performance, or all three are required in a custom circuit. Fortunately, advances in CAE, standard cells, training, and foundry sources make custom circuitry feasible for many integrators.

One custom solution, standard cell technology, uses silicon more efficiently than gate arrays. For a standard cell, the silicon cost is often half of what it would be for a functionally equivalent gate array. Like macro cells, standard cells can be keyed to small scale integration/MSI functions. Theoretically, an engineer familiar with PCB design should be able to design with standard cells.

State of the art design automation tools—key components in the standard cell concept—shorten design time, reduce development cost, and help ensure that a design works after processing. Standard cell based circuits are available in CMOS, NMOS, and several bipolar technologies.

Standard cells are designed by IC designers who understand silicon device physics, topological logic, and semiconductor processing. William Loesch, marketing manager at ZyMOS (Sunnyvale, Calif), describes standard cells as "a link between the expertise of the IC designer and the system designer." Designed to use silicon efficiently, standard cells do not have the redundant logic cells that characterize gate arrays. Also, designers are not restricted by a limited number of gates or by chip organization. Some system designers have found that with fewer restrictions, a standard cell design can take less time than a gate array.

The ZyMOS ZyP system is an example of one standard cell application. It uses standard cells the same way a mathematical transform maps parameters from one coordinate system to another—a description of logical functions is transformed into photolithographic masks. The system is available to subscribing designers and can either be accessed through a timesharing network or installed on a computer at the customer's facility.

There are several ZyP design steps. First is the logic/circuit design. The designer selects standard cells from the applications library and enters an alphanumeric listing that specifies the desired standard cell interconnections. Second, the designer must verify, using an event-driven logic simulator, that the selected interconnection meets the required circuit timing and logic specifications. Third, the cell network listing is input to the artwork generation software module after functional and performance requirements are verified. The module then produces an initial cell placement and routing diagram. If changes in the cell placement are required at this point, they can then be relocated. Finally, the test program generation software module processes the output from the logic simulator to generate a functional test pattern compatible with the Fairchild Sentry VII tester.

Another company, AMI, uses a symbolic interactive design system (SIDS) for standard cell design. Like other standard cell systems, the cells have 4000 CMOS series or 74 LS/TTL equivalent structures. Customers can use the SIDS system to create new cells or modify existing ones. Functions such as analog elements or RAM and ROM can be designed and merged with standard cells. This standard cell system is a bridge to full custom design. AMI also licenses its software systems and NMOS and CMOS cell libraries, allowing customers to design circuits at their own facility.

Full custom ICs, another custom solution, are sometimes called handcrafted circuits. (At one time, custom
The new data comm tester that obsoletes all others.

ARC's INTERVIEW® 4500 Interactive Test System.

Now a total solution to problems encountered in data communications networks. ARC's new INTERVIEW 4500 Interactive Test System. Featuring a new concept in portable test equipment design that simplifies diagnostics of data comm problems and reduces the most complex testing to a few simple operations. Three units in one. The 4500 is an emulator, programmable monitor and high speed bulk recorder. Fully emulates CPU, terminal and node. And simplifies network performance measurements.

Special capabilities to emulate packet protocols and SNA. Seven codes are standard.

The first graphic display that guides the operator in entering timing relationships between data and interface leads.

Self documented tapes allow user to build library of diagnostic tests. Unit records data and all test parameters, providing a record of system problems with the test that found the problem.

Selective recording of specific terminal, controller and logical channel eliminates time spent reviewing unrelated data. Reliable 72 kbps recording is provided by a one megabit high speed bulk memory (optional).

Easy to understand code converted keyboard and self-teaching menus dramatically reduce training time.

Easiest to use interactive tester. Unique triggers automatically locate problems by simultaneously looking for up to 16 test conditions. Significantly reducing time required locating problems in the network. Developing a test is no more complicated than responding to a few simple prompts.

If you need interactive capability, your best choice is the 4500. Or you can have monitor capability now with the 3500, and convert it later to a fully interactive unit.

Call us or our representative today.

Atlantic Research Corporation
Teleproducts Division
5390 Cherokee Avenue, Alexandria, VA 22314
Telephone: (703) 642-4000 Telex: 248839
TWX: 740-832-9928
Representatives worldwide

Now available with the most extensive DDCMP diagnostics ever offered.

DDCMP protocol trace display includes all control information and both message block check indications. Specific addresses or message types can be highlighted or suppressed from the display and it's as easy to use and even more powerful in emulation for both sync and async DDCMP.
ICs were designed by hand to attain the highest possible density and performance.) Smaller circuits can still essentially be designed by hand. The Mead-Conway method is very useful as a handcrafted IC design method. (See "Crafting a Custom Sorted Access Memory," p 173, this issue.) The technique not only brings system designers into the IC design process, but it is also easy to learn. For very large scale integration (VLSI), however, designers need CAE.

Interweaving techniques

Full custom IC design and standard cell based design are often viewed as competing techniques. However, a great deal of standard cell technology is used in full custom chips. Full custom houses such as VLSI Technology Inc (San Jose, Calif), SynMos Corp (Mountain View, Calif), International Microelectronics Products (San Jose, Calif), and AMI offer standard cell libraries for use in designing custom circuits. If the library's standard cells are not appropriate, the designer can design non-standard cells for repetitive use in his circuit.

One example is Hewlett-Packard's (Palo Alto, Calif) design of a set of three full custom floating point processors. As commercial LSI devices were shy on performance, using discrete and low level integrated components, ECL for example, would have required a couple of PCBs and used too much power. Therefore, the company had to design three custom CMOS-on-sapphire chips. The company borrowed standard pad cells from its internal library and also created its own custom standard cell library. These cells (adders, registers, shifters, incrementers, etc) were used on all three chips.

Here, an important distinction between a standard cell based and full custom design can be made (ie, the origin of the cells). Standard cells come from a library and full custom circuits are designed especially for the custom chip. With full custom circuits, of course, the designer must bring a deeper understanding of silicon to the design.

Custom VLSI circuits have now become a viable alternative for system designers due to advances in computer based design and verification automation. Computers have shortened the design cycle, reduced costs, and increased the probability of a custom IC working as intended. VLSI Technology Inc, a strong Mead-Conway devotee, has developed a design system linking synthesis, verification, simulation, and processing. This system goes several steps beyond basic Mead-Conway design and provides an integrated set of tools for large scale, fast turnaround custom design.

Piecing together a custom chip

While custom chip designers still need to know the basic design rules of the process they are designing in, CAE systems remove much of that burden. The same is not true of processing, however. Locating a processing source and overseeing custom chip production requires knowledge of semiconductor processing. Chip production facilities and what they provide vary. There are independent fabricators who will accept customer-owned tooling. Silicon foundries, as envisioned by Carver Mead, professor of computer science and electrical engineering at the California Institute of Technology, Pasadena, would provide standardized geometrical design rules, data interchange format, and a monitor to test chip structures and thus control the production process. By locating more than one such independent processor, a customer can create alternate sources.

Silicon brokers can assist system designers in custom chip design and production. The silicon broker interfaces between the designer and processor vendor. The goal is to minimize the designer's involvement in process
Hewlett-Packard's full custom CMOS-on-sapphire 64-bit processor for floating point division. Note the repetitive logic that simplifies design and ensures efficient use of the available chip area.

details, allowing him to concentrate on functional chip design. The broker may also rent development tools or directly market CAD tools. In addition, the broker can provide the designer with a low cost, fast turnaround prototyping service (e.g., multiproject chip fabrication).

Testing custom chips can be even more problematic than testing semicustom devices. AMI estimates that as much as 20% of a custom circuit's cost can be spent generating test parameters. Onboard circuitry can improve a chip's testability, but this circuitry can occupy up to 5% of the chip.

With custom circuit relationships still in transition, there are no foregone conclusions as to the direction of custom trends. However, there are some signs of what is to come. Standard cells, for instance, will impact both gate arrays and full custom approaches. Also, higher levels of integration mean that custom circuits will soon absorb the processors themselves, rather than the circuitry around them. Zymos already offers a 4-bit core processor as part of its standard cell library. Customizable processors are offered by AMI, and TI's SCAT technology allows processors to be designed to order. But in the midst of change, one thing is certain: CAE tools made custom ICs possible. Moreover, the movement toward engineering workstations should have a major impact on custom design.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 716  Average 717  Low 718
Since 1974, Fujitsu Microelectronics has executed over 3,000 gate array designs.

Every one a success!

This fact has a simple meaning: you can rely on Fujitsu Microelectronics for gate arrays. We give you product guarantees no other company can match; leading-edge technology you can't get anywhere else; a complete selection of both bipolar and si-gate CMOS devices; and experience that can serve you through coming generations of logic products.

The Strongest Guarantees
We guarantee that the product we deliver meets the performance and timing specifications you have approved. To the letter. We are the only company that can offer this kind of guarantee. Here’s why:

Our sophisticated CAD system provides a dynamic simulation of your device as routed. We verify both the timing and the logic before making silicon. While other gate array vendors base their simulations on nominal values, we base ours on real-world data—the actual performance of our silicon.

In addition, unlike some vendors, we have our own fabrication facilities, so we have 100% control over the production process. This means it’s controlled to optimize your gate array, with no compromises to accommodate someone else’s product.

Beyond guaranteeing specifications, we also guarantee 90% usage of logic cells—and usually go even higher. The industry average is roughly 70% usage.

Unmatched Technology
Gate arrays from Fujitsu give your designs a significant performance edge. To put it bluntly, we’ve been producing devices for years that other companies still can’t get off the ground.

For example, we introduced our 3,900-gate CMOS device in 1977. The rest of the industry didn’t get past 2,000 gates until 1981. This year, we introduced a CMOS device with 8,000 gates and 2.5-ns typical delays. The best that’s available anywhere else with similar delays has only 6,000 gates.

Our leadership Schottky TTL gate array is the first with 2,000 gates and 0.95-ns delays. Our leadership ECL arrays, with 400-picosecond delays, are the fastest production arrays in the world.
We have special techniques for producing high performance arrays, which others have yet to achieve. Our silicon-gate, oxide-isolated CMOS with double-level metallization increases speed because interconnect distances are shorter, and increases density because less surface area is needed for routing.

Complete Selection
Most gate array vendors have all their eggs in one basket—either bipolar or CMOS. We offer you choices—STTL, CMOS and ECL gate arrays, Standard Cell Logic, and custom—and engineering support to help you select the proper technology for your application. The result: you get the best solution to your particular problem.

Potential for Future Growth
The trend in large scale logic is clearly toward standard cell technology, and you'll want to select a gate array vendor who will be ready to work with standard cell devices when you are. Fujitsu Microelectronics is ready now. We're already producing them! In fact, we have been producing Standard Cell Logic devices with more than 10,000 gates since 1977.

Find Out More
Watch for the technology ads we'll be running over the following months. They'll cover the subjects we've outlined here in greater detail. Better yet, contact your Fujitsu Microelectronics sales office now!

Creating New Horizons... in Large Scale Logic.

© 1982 Fujitsu Microelectronics

FUJITSU MICROELECTRONICS SALES OFFICES:
Boston 617/964-7080; Chicago 312/934-6400;
Dallas 214/669-1616; New York 516/273-6660;
Northern California 408/866-5600;
Southern California 714/547-9525.
Design Centers in Boston; Dallas;
and Santa Clara, California.
NOW—SUPER-PERFORMING 5 1/4" WINCHESTERS WITH BUILT-IN RELIABILITY.

HEADS never land on data areas. Both 19 and 32 Mbyte models use a dedicated media zone for head take-off and landing.

UNIQUE SHOCK-MOUNTED BASE deck assembly isolates heads and media from external vibration. Automatic actuator restraint and manual shipping lock prevent head movement during shipment.

TWO INTERFACE OPTIONS: 5.0 MHZ or 4.84 MHZ (ST-506 compatible) transfer rates permit WREN to be matched with off-the-shelf controllers for easy systems integration.

ROTARY VOICE COIL ACTUATOR provides 50-millisecond average access time including head settling.

DEDICATED CLOSE-LOOP SERVO SYSTEM for added positioning accuracy and maximum system performance.

VERTICAL OR HORIZONTAL MOUNTING in the same space as a 5-1/4" FDD permits easy integration into FDD-based systems.

The Model 9415 WREN disk drive gives you a host of value-added features. From microcomputer and LSI control logic to special-formula media, high technology has finally delivered a 5-1/4" winchester with more reliability.

Compare for yourself. To qualify for a FREE evaluation unit, contact your local Control Data OEM Sales Representative or write: OEM Product Sales, HQN08H, Control Data Corporation, P.O. Box 0, Minneapolis, MN 55440.

CONTROL DATA
Addressing society’s major unmet needs as profitable business opportunities

CIRCLE 89
CORE MICROPROCESSOR SPEEDS CHIP DEVELOPMENT

Using a 4-bit microprocessor cell and surrounding it with functions from a standard cell library speeds development of semicustom microcomputer chips.

by Jay Miner

A recently introduced design concept now extends the reach of semicustom design into microcomputer levels of system integration. Built upon the development of standard cell libraries, this "core microprocessor" adds an entire 4-bit central processing unit as a module in such a cell library. The new cell is a general purpose microprocessor without memory or input/output ports. The designer need only add appropriate random access memory, read only memory, timers, counter, and input/output modules from the same library to complete a user-defined architecture of a customized microcomputer chip.

The core microprocessor fills in the gaps that existed between the capabilities of off-the-shelf devices. Without a core microprocessor, a system designer must either use additional chips to boost the performance of a weak processor or pay for the unused performance of a more powerful device. Using full-custom or semicustom devices is a less than perfect solution to the problem.

Although the full-custom approach yields the most efficient use of silicon, high development costs make it practical for only large production volumes. The economical advantage of semicustom design for moderate production volumes diminishes as chip complexity approaches that of a microcomputer.

Formerly, the level of cell complexities in standard cell libraries was limited to small scale and medium scale integrated circuit modules of gates and flipflops. Consequently, development costs increased significantly with mounting chip complexity. Since a central processing unit (CPU) module comprises about 5000 transistors, this level of integration in a single library cell gives the system designer a significant head start in solving complex system problems with semicustom chip design. The

Jay Miner designs special purpose computers, including several 8-bit CMOS designs for pacemaker applications, at ZyMOS Corp, 477 N Mathilda Ave, Sunnyvale, CA 94086. Previously, Mr Miner designed the Atari VCS video game chip logic, and was in charge of the design of the three custom chips in the Atari home computers. He has a BSEE from the University of California, Berkeley.
4-bit CPU provides a module of general purpose functions that the designer can tailor by adding other standard cell functions.

The blueprint

The ZyMOS complementary metal oxide semiconductor (CMOS) core microprocessor is architecturally similar to the MCS6502 8-bit microcomputer, including a 4-bit arithmetic logic unit (ALU), two 4-bit index registers, a 12-bit program counter and address circuits, an 8-bit stack pointer register, and an 8-bit instruction register with instruction decode circuits. As shown in the block diagram (Fig 1), the CPU consists of three parts: a control section, the ALU, and an address generation section.

A micro-state counter, two instruction registers, and an instruction-state decode programmable logic array (PLA) are included in the control section. The instruction register is made up of two 4-bit sections that are loaded during the first two clock cycles of each instruction. After loading, the instruction determines the counter states and register control line activation.

Four ALU registers, a flag (status) register, and the ALU are contained in the ALU section. The ALU is basically a 4-bit adder-shifter. The X and Y registers are 4-bit index registers. Register A is a 4-bit accumulator, and register T is used for temporary storage. The 4-bit flag (status) register holds the carry, zero, negative, and overflow flags.

The address generation section assembles and outputs the addresses required for instruction fetch (program pointer), for data fetch and store (data pointer), for stack push and pull (stack pointer), and for indirect-address-register block selection (block pointer). Both the program pointer and the data pointer produce a 12-bit address; therefore, either instructions or data can reside anywhere in separate 4k memory blocks. The 8-bit stack pointer allows many levels of subroutines and interrupts to be nested. The block pointer resides in one 4-bit register, designated G. This register is used with the low nibble—4 bits—of the data pointer EL to form an 8-bit address. There are 16 registers per block (addressed by EL) and up to 16 register blocks (selectable by G) in page 0.

Saving power around the clock

User-defined circuits that sense a predetermined signal or combination of signals can stop the CPU clock. During this so-called "sleep state," timers continue to run and inputs continue to be sensed. But the processor conserves power by not executing program instructions until a switch is activated or some other event signal causes the clock to resume operation. This feature is useful in energy-sensitive applications that require intensive but infrequent microcomputer usage, such as pacemakers or aerospace equipment.

To retain data during periods of dormancy, the registers on the microcomputer chip must be static circuits that do not require data refresh clocking. The core microprocessor registers retain data because they use "pseudostatic" latches (Fig 2). Latches retain data as long as the phase 1 gate is at a logical 1 and the phase 2 gate is at logical 0. An external signal can command the processor clock to stop in this state, and the stop signal can be removed by a switch or timer timeout, for example.

Flexible memory expansion

Memory module cells available for user-defined microcomputer designs are all 4 bits wide. Random access memory cell options are 64, 128, and 256 x 4 bits, while read only memory (ROM) cells can be 512, 1024, or 2048 x 4 bits.
The big difference in VMEbus hardware from one company to another is the company.

The VMEbus is making a tremendous impact internationally. Through our involvement, we've learned that all VMEbus products appear to be pretty much alike, but there are important differences.

Take it from us, when you're buying VMEbus equipment you're really buying the manufacturer. His services, standards, prices and promises.

Products can be virtually the same.
It's the company that makes the biggest difference. And that's why BICC-Vero hardware is recognized by international companies for its remarkable performance, reliability, precision, and compatibility.

Our extensive inventory and efficiency guarantees you immediate delivery on all VMEbus products. Orders are handled by our world-wide network of subsidiaries and distributors to ensure prompt service and customer satisfaction.

BICC-Vero offers these VMEbus products from stock right now: IEC connectors, prototype boards, backplanes, extender cards, power supply with power monitor module, card frames and front panels.

When you need VMEbus equipment, turn to us.
Our hardware is as fine as anybody's. It's the company that's better.

BICC-VERO
ELECTRONICS INC.

A BICC Company
171 Bridge Road
Hauppauge, NY 11788
(516) 234-0400
TWX: (510) 227-8890

TELEPHONE: UNITED KINGDOM (04215) 66300 • FRANCE (4) 402-46.74
WEST GERMANY (0421) 82818 • SOUTH AFRICA 53-7846/7 • CANADA (613) 384-1142

VME boards supplied courtesy of Mentor, Motulac & Synetics

CIRCLE 90
The maximum amount of data or instruction memory that can be added to the core microprocessor is 4k, making a combined total of 8000 memory addresses—half for instructions and half for data. Each memory address selects a 4-bit nibble of data or instruction. Three mutually exclusive memory control lines—instruction read, data read, and data write—determine which memory type is connected to the data bus during each machine cycle.

While it is possible to combine data and instruction memory, this practice drastically reduces available memory space and has little advantage for a small, single-chip processor where instructions are usually in ROM anyway. Since each instruction requires from two to eight addressed nibbles, a 4k ROM can hold only 500 to 2000 instructions. Therefore, it is important to separate data memory from instruction memory in order to maximize program size. Lookup tables, for example, should be placed in data memory ROM instead of in program ROM.

By using latches and pad drivers from the cell library, the designer can customize a variety of input/output (I/O) ports such as serial, unidirectional, bidirectional, edge-detecting, and parallel-load serial shift. Similarly, the variety of timer designs possible includes adjustable prescale divider (for clocking other items), count-up, count-down, load-only, and read-write timers.

Because the core microprocessor is a CMOS chip, it is easier to include onchip linear functions than it is with N-channel metal oxide semiconductor devices. Therefore, linear circuits such as operational amplifiers, comparators, and even analog to digital converters and digital to analog converters can also be built into the microcomputer chip.

The instruction set of the core microprocessor is similar to that of the 6502 8-bit microcomputer. Although there are 256 instruction codes, most are addressing-mode variations on a few basic operations and are consistent and easy to learn. For example, all addressing modes apply to all memory reference instructions. As a result, the programmer does not have to remember that the direct-indexed address can only be used for add and subtract operations or that the register indirect index applies only to load and store instructions.

There are three basic types of addressing modes: implied, memory reference, and program control. The first three cycles of all modes are identical; the first two cycles of each instruction fetch the instruction opcode; the third cycle is used for opcode decoding and for fetching a third instruction nibble that may or may not be used.

The core microprocessor architecture plus the instruction set combine to provide several interrupt functions. For example, a "halt request" line stops the machine to allow external access to the address data bus, while an "interrupt" line stops program execution so that the processor can jump to and execute an interrupt service routine. The software masks this vectored interrupt, enabling the processor to ignore subsequent interrupt signals until the current one is serviced.

A power-on reset vectored interrupt executes a special power-on service routine to initialize operation each time the unit is turned on. A special test interrupt, useful for developing test programs, provides means for checking the processor, memory, and I/O. This operation includes an automatic ROM dump that dumps instruction memory onto the memory bus at the rate of one nibble per cycle. Another feature convenient for system development is a software interrupt instruction that allows a programmer to execute the program in single steps for debugging both hardware and software.

**Addressing modes simplify programming**

Although there are about 256 instructions in the instruction set, they are basically addressing mode variations on a few fundamental instructions and are, therefore, easy to learn. These advanced addressing modes are unusual in 4-bit processors and include direct, direct indexed, and register indirect indexed.

Implied addressing is used with instructions requiring no memory references because their data locations are defined in their opcodes. These include instructions such as increment X register (INX); transfer accumulator to X register (TAX), and right rotate accumulator (RRA).

Memory reference addressing is used with instructions requiring fetching or storing data in memory. The last cycle of most memory reference instructions overlaps the first cycle of the following instruction and is, therefore, not counted. There are two types of memory reference instructions: single (only one memory access) and double (two memory accesses). The double types are all memory to memory operations such as right rotate memory (RRM) and increment memory if carry (IMC). These doubles are identical to the singles except for an extra memory store at the end of each instruction to return the result to memory.

The memory reference addressing modes, shown in the Table "Core Microprocessor Addressing Modes," are for single memory references (fetch or store). Double memory reference instructions (fetch and store) have two additional cycles—one to finish the operation and one to store the result in memory. The immediate mode has no doubles equivalent.

The immediate (#) mode is the simplest addressing mode since the data operand is fetched from instruction memory as one more nibble after the opcode. In the direct (D) mode, the CPU fetches two more nibbles from instruction memory after the opcode. These nibbles are used as an 8-bit direct address into memory page 0 to...
DIALIGHT LED CIRCUIT BOARD INDICATORS STEP UP YOUR PRODUCTION BY ELIMINATING PRODUCTION STEPS.

You'll save money when you stop mounting LEDs on PC boards the old way — bending leads, inserting holders, adding resistors — and start using LED Circuit Board Indicators from Dialight.

Mounting our LED Circuit Board Indicators is easier and less time-consuming. They eliminate production steps and reduce labor costs. Not only is positioning faster, it's far more accurate. As soon as you insert the assembly you are ready for wave soldering.

Dialight originated the idea of packaging LEDs for easy mounting on PC boards. And we've developed over 50 different Circuit Board Indicators in red, green, yellow and red/green bicolor. Choose single-element LEDs or QUAD-LED™ four-element arrays with a wide range of voltages with or without current limiting resistors.

Send for our catalog. And the next time you need LEDs for PC boards, eliminate steps and save money — specify Dialight. 203 Harrison Place, Bklyn., NY 11237 (212) 497-7600 TWX: 710-584-5487

DIALIGHT meets your needs.
A North American Philips Company

CIRCLE 91
fetch the operand on page 0. The direct indexed by X (D, X) mode is the same as direct, except the X index register is added to the low nibble of the direct address before use.

All register (R) modes require one more nibble fetched from instruction memory after the instruction opcode. This extra nibble is the address of 1 of 16 registers within the current register bank. This mode uses the contents of the register (R) as the operand. A 4-bit register bank pointer (G) identifies which of 16 register banks—all located in page 0 data memory—is currently in use. Instructions are provided to modify G.

The register indirect, indexed by X [(R), X] mode also fetches an additional nibble from instruction memory as a register address in the current register bank. The content, however, of this first register location (R) is not used as the final operand. Instead, it is added to the X index register and used as the low nibble of a new address. The content of the next location (R + 1) is used as the medium nibble of this new address. Zero is used as the high nibble. This new address points to the final operand anywhere in page 0.

Register indirect, indexed by Y [(R), Y] (not shown in the Table) is identical to [(R), X], except the Y index register is used in place of the X index register.

Absolute register indirect, indexed by X [(R), X] uses the contents of three sequential register locations—combined with the index register—to form a 12-bit address to point anywhere within the total 4k of memory. The content of the first register location (R) is added to the X index register and used as the low nibble of the address. The content of the next location (R + 1) is used as the medium nibble, and the content of the next location (R + 2) is used as the high nibble of the 12-bit operand address to access 4k of memory.

Determining design
Full-service custom houses can contribute to all phases of chip design, from system concept through prototype delivery. However, those with fabrication facilities,
Universe 68/05 First to Smash Price Barrier

The new Universe 68/05 is the first true 32-bit computer priced under $10,000 (OEM quantity one). "True" because, unlike other 68000-based systems, the Universe 68/05 handles 32 bits in parallel on its VERSAbus.

Outperforms VAX*

Its price is even more impressive when you look at Universe 68/05

<table>
<thead>
<tr>
<th>Universe 68/05</th>
<th>VAX-11/750</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPS</td>
<td>1.25</td>
</tr>
<tr>
<td>Cycle time</td>
<td>390ns</td>
</tr>
<tr>
<td>Bus rate</td>
<td>13.5 Mb/sec</td>
</tr>
<tr>
<td>Price</td>
<td>$10K</td>
</tr>
</tbody>
</table>

Performance versus that of 32-bit "superminis" several times more expensive, like the VAX-11/750.

High-Speed 68000, 4Kb Cache, 32-Bit Bus

The key to that performance is a 4Kb cache that eliminates processor wait-states and takes full advantage of a 12.5MHz 68000 processor. Also included are a separate 68000 I/O processor, four serial I/O ports (expandable to 64), 256Kb RAM (expandable to 3Mb), 20Mb/sec, 32-bit VERSAbus, 10Mb Winchester, 1.25Mb floppy disk, and 5-slot card cage. All in a 7-inch enclosure.

UNIX-Compatible Real-Time OS, Too

UNOS*, our UNIX* Rev7-compatible operating system with real-time features, runs Pascal, Fortran, C, BASIC, DBMS, and third party application programs.

For more information, just attach your business card to this ad and mail to Charles River Data Systems, 4 Tech Circle, Natick, MA 01760. Or call us at (617) 655-1800. We'll send you a copy of "The Insider's Guide to the Universe," a detailed discussion of the technical concepts behind this remarkable new computer.

CHARLES RIVER DATA SYSTEMS

*VAX is a trademark of Digital Equipment Corporation. UNIX is a trademark of Bell Laboratories. UNOS is a trademark of Charles River Data Systems.

CIRCLE 92
such as ZyMOS, are primarily interested in processing silicon to customer specifications. They are less often interested in being involved in design because engineering manpower is limited. In addition, customers often do not foresee the effort required for designing a good system, programming, and creating input test patterns. To use the core microprocessor, the customer must, at an absolute minimum, describe a system operation, including inputs, outputs, and timing relationships. This lower entry level, however, increases engineering costs significantly. The highest entry level is a chip net listing, which is a list of standard cells—including the core microprocessor—and their interconnections. There are also many other possible entry levels that depend on the customer's design ability and desires.

In any case, the customer's design specifications result in a network listing for automatic cell placement and interconnection. The ZyMOS design automation system, called ZyP, then converts this data to a chip layout drawing showing cell placement and routing patterns for mask tooling and prototype fabrication. The computer uses the same network to provide a logic simulation of the system. Design verification and test input patterns are then created.

Finally, the computer generates the logic simulator output patterns and converts them into functional test parameters for an automatic tester. Thus, the ZyP system executes all phases of the design cycle: circuit simulation of the system. Design verification and test program conversion. The customer needs neither knowledge of device physics nor topological design experience.

Solving problems a new way

With the addition of an entire microprocessor to a cell library, the traditional tradeoffs between standard and full-custom microprocessors no longer apply. One can now have a minimal chip system solution without the cost and time of a full-custom single-chip microprocessor.

The biggest factor in determining whether to use the core microprocessor is the size and specialty of the application. The ideal candidate is a computational application requiring a relatively small amount of memory (500 to 2000 instructions), special timers, special ports, or other special logic external to the CPU. On the other hand, applications requiring large programs—more than 2000 instructions—with external memory chips and many standard I/O functions are probably better served by a standard processor.

Applications involving a keypad, numeric calculations, or display usually require some sort of a microprocessor device. The high cost and time required for full-custom microprocessor development generally rules out this approach, but the core microprocessor cell allows semicustom solutions that are more economical than a full-custom microprocessor.

The core microprocessor should find application in a variety of intelligent appliances, industrial and household controllers, toys, and games. One of its first applications has been in a smart home thermostat. This device has a keypad for inputting temperature setpoints for various times of the day. Temperature and time are displayed on a liquid crystal display indicator. In addition to using less power than existing devices on the market, the core microprocessor should make the product easier to use.

Similar applications are not difficult to envision. For instance, several controllers could be used in a distributed-thermostat climatic control system that maintains different temperature setpoints in several areas. Such multiple processor configurations might be fitted with a battery of sensors to maintain lawn moisture levels or to control outside and inside lighting. Similarly, distributed process controllers could predict and avoid temperature over- and undershoots. Home control systems might also benefit from the use of a microcomputer. For example, whistle- or clap-actuated equipment could be designed to recognize many different commands.

The core microprocessor concept enriches the application potential of sequential logic machines by filling the performance gaps between standard single-chip microcomputers. By eliminating a significant part of the development effort, this approach invites more imaginative solutions to system design problems.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 719 Average 720 Low 721
If you have been waiting to view your solid models, your waiting days (or even minutes) are over. Now there’s SOLIDVIEW.™ A revolutionary, new display technology for viewing solid models that significantly increases system speed. And significantly decreases host overhead, software development time, and total system cost.

By processing tasks like hidden surface removal, visible surface shading, sectional views, contouring, and even piercing objects, SOLIDVIEW slashes image construction time from minutes to seconds. The host is then free to handle viewing transformations and clipping concurrently; system throughput is greatly improved.

What’s more, SOLIDVIEW constructs images using polygons instead of pixels. These images are built piece by piece, instead of line by line. So you not only get more speed, but more information.

You can also do more with SOLIDVIEW. You can add new parts without redrawing the entire screen. You can manipulate objects with a minimum of recalculating. You can make exploded or sectional views in seconds. You can even use translucent shading to see behind surfaces.

SOLIDVIEW is available in two models, with a wide array of features. Both offer you 12 x 24 color lookup table, 19” monitor, and the power required to view your images interactively for the first time. Options include pan/zoom, four overlays, hardware cursor, serial interface, and a selection of peripherals.

SOLIDVIEW from Lexidata. It’s so fast, it will completely change the way you view your solid images. For fast and interactive response to all your questions, just call us at (617) 663-8550. Or write to us at 755 Middlesex Turnpike, Billerica, MA 01865. TWX 710-347-1574.

LEXIDATA
The clear choice in raster graphics.

© 1982 Lexidata Corporation

*SOLIDVIEW is a trademark of Lexidata Corporation
Regional Headquarters

Eastern
594 Marrett Rd., Suite 22
Lexington, MA 02173
617/861-1642

Southern
6200 Savoy Dr., Suite 704
Houston, TX 77036
713/974-0534

North Central
500 Park Blvd., Suite 415
Itasca, IL 60143
312/773-4864

Northwest
1800 Bering Drive
San Jose, CA 95112
408/292-6404

Southwest
9700 Reseda Blvd., Suite 208
Northridge, CA 91324
213/701-6606

Stocking Distributors
Active Component Technology • Atmo • CAM/RPC •
Cetec • Classic Components • Cronin •
Diplomat • Future • Gerber • Jaco • Marshall •
Milgray • RC Components • Resco •
RM Electronics • Ryno • SAI • Semiconductor Specialists •
Sterling • Time • Western Micro Technology •
The $5.00 16K E2PROM

The Hitachi HN48016P 2K x 8 high-density E2PROM uses proven MNOS technology to achieve low cost with reliable nonvolatile data retention.

• Incorporates highly reliable N-channel silicon gate MNOS technology... an established technology commercially proven in demanding consumer electronic applications.

• Erase and write cycle endurance of 10,000 times minimum. Ask for a copy of our reliability report.

• Outstanding data retention...over 10 years at 85°C.

• Famous Hitachi Quality Control, including 100% dynamic high-temperature burn-in on every unit sold.

• JEDEC-approved byte-wide 24-pin DIP package...pin-for-pin compatible with industry-standard 16K bit 2716 EPROMs. Programming is 2716 compatible.

• Pin-out compatible with Hitachi's 16K HM6116 2K x 8 high-speed CMOS static RAM.

• Low-power dissipation - 300mW maximum.

• +5V reading...+5V and +25V programming and erasing.

• 350 ns maximum access time (250 ns typical).

• Can be electrically reprogrammed on board, in the field, making it ideal for all types of applications that can benefit from instant, on-the-spot data updating.

• Use with microcomputers, minicomputers, and all other devices that must rely on a nonvolatile memory design to preserve data under all types of operating conditions.

Best of All, It's Available NOW For Immediate Delivery at a 1000 Piece Price of $5.00.

Call Toll-Free
1-800-842-9000

Use Hitachi’s Fast Action toll-free number to obtain further technical information, or to arrange for your Hitachi Representative to call about the Hitachi HN48016P E2PROM. Ask for literature number 163.
Our brand new EDMS™ Electronic Design Management System™ is the one you've been waiting for. It can take you from logical to physical design via integration through a central data base. And it has everything you need to shorten development cycles, accelerate productivity, improve product quality, and cut production costs.

REAL-TIME-DESIGN.

EDMS is built around our Database Management System which allows fast and easy access to a tremendous amount of data. All design information is stored in a central data base, so everyone works with current information. This maintains consistency between logic diagrams and physical design. Which, in turn, eliminates the propagation of errors.

And because the system is so powerful, engineering changes can be easily made and quickly incorporated into the final design.

Perhaps for the first time ever, your designers will be free to concentrate totally on design—in an environment that fosters creativity as well as productivity.

HISTORY IN THE MAKING.

Naturally, EDMS provides the kind of control you'd expect from a system such as this. Designs, therefore, can have multi-level access controls to help manage large projects that involve multiple users.

Also, the entire history of a product's development is documented, on file, and easily available. So the progress of any given project can be quickly and easily tracked.

When you think about it, it's almost unbelievable: Real-time design, access control, error-free final design, and a complete record of all projects.

This is truly a system worth taking a close look at.

THE RIGHT SYSTEM. RIGHT NOW.

Our EDMS has interfaces to our own carefully developed wrapped-
PRIME EDMS.
SINGLE INTERACTIVE DESIGN ENVIRONMENT.

wire program as well as interfaces to packages for PCB layout, IC design, and logic simulation. More are on the way, of course. But you don’t have to wait. Because right now we have everything you need to put together a complete system for digital designers.

DESIGN PLUS.

Prime EDMS uses our high performance 50 Series computers. So besides EDMS, you’ll be able to run other interactive software packages to help integrate your entire operation.

You’ll also have Prime’s superior networking and communications capabilities. So you can distribute your computer resources to wherever you need them. And because all our computers use the same operating system, you’ll be able to expand easily and economically.

If you’d like to know more about our latest CAD/CAM product, write to us at Prime Park, MS 15-60, Natick, MA 01760. Or call 1-800-343-2540 (In Massachusetts, 1-800-322-2450.) In Canada, call 416-678-7331. In Europe, write 1 Lampton Road, Hounslow Centre, Hounslow, Middlesex TW3 1JB, England.

PRIME
Computer
Offices worldwide.
WINCHESTER BACKUP/ 
DATA BASE 
MANAGEMENT!

Model 451 — serpentine write  
Model 450 — standard write

Back-up your Winchester with the new Model 450 or 451 cartridge tape drive. With the capability of a full tape peripheral, the new Qantex drive can be used to perform file search, update records, and edit/reformat data.

Designed for disk backup as well as archival storage or data logging applications, the 450/451 packs 17.2 megabytes on a single data cartridge, with a packing density of 6400 bpi and 192,000 bits per second transfer rate.

Both models incorporate a rugged transport mechanism with a precision servo motor. Model 450 offers a standard, and Model 451 a serpentine recording head. Read-after-write dual gap and selective erase are standard features of both models.

The serpentine tape drive features a special read-after-write recording head that provides bi-directional tape operation avoiding time-consuming rewind time.

The new Model 450/451 is available now! Contact us today for complete details!

Qantex*
Division of North Atlantic Industries  
60 Plant Avenue  
Hauppauge, NY 11787  
(516) 582-6060  
(800) 645-5292  
TWX 510-227-9660

*Registered Trademark of North Atlantic Industries
CRAFTING A CUSTOM SORTED ACCESS MEMORY

Don’t let the system software slog through sorting. Use Mead-Conway methods to design custom ICs for the task.

by Robert P. Adams

Sorting is an everpresent operation in digital logic computers. In fact, if a survey were taken on what computers spend most of their time doing, the answer would likely be sorting. Thus, the focal point of the company data processing department—the computer—spends most of its time rearranging data already stored in its memory.

Traditionally, the responsibility of directing the sorting operation has rested with the system software. Indeed, algorithms for various types of sorting are well known and often employed by programmers. Lately, however, advances in both very large scale integration (VLSI) technology and the methods used to construct custom integrated circuits (ICs) have wrested some of the sorting responsibility from the software. Now a hardware approach to specific sorting operations is possible, and better yet, practical.

By using Mead-Conway methods of circuit design, it is possible to create a sorted access memory (SAM) chip that executes sequential sorting algorithms. This N-channel metal oxide semiconductor (NMOS) IC can offer powerful hardware based sorting functions to systems whose software execution burdens are already great. In addition to the time and speed advantages of hardware sorting, a SAM chip’s fabrication provides an ideal exercise in the use of modern custom silicon design techniques.

Fig 1 Black box depiction of SAM chip. Binary word entering at $U_0$ forces exit of smallest word stored at $L_0$.

Sorting with SAM

Word sequences are received, stored, and sorted by the SAM in a bit-serial manner. The smallest word is always available, and when the memory is full, the input of another word causes the smallest word to be output and lost from the SAM. Luckily, any number of SAMs can be interconnected to increase stored word capacity.

The SAM can be depicted as a black box (Fig 1). Rules governing its operation are straightforward. First, the SAM can contain $n$ words. Second, a word entered at $U_0$ forces the exit of a word at $L_0$. The word exited is the smallest member of the class containing the SAM’s
n words and the word entered. The SAM retains the rest of the class. Third, a word entered at \( L_{n+1} \) forces the exit of a word at \( U_{n+1} \). The word exited in this case is the largest member of the class containing the SAM's n words and the word entered. The SAM retains the rest of the class. From these simple operational rules, a powerful sorting mechanism can be built.

A simplified version of the SAM is shown in Fig 2. Elements \( U \) and \( L \) are shift registers, and the \( C \)s represent comparators. Length of \( U_i \) plus the length of \( L_i \) is \( n \). Here, the SAM can hold three n-bit words. Key to SAM sorting lies in the fact that when words are stored in the SAM, they rearrange themselves so that the larger words are to the right of the smaller ones. Consequently, the smallest word is always at \( L_1 \). This smallest word can be accessed by feeding a word composed of all logic ones into \( C_0 \) at \( U_0 \). Since this word is no smaller than the word at \( L_1 \), it enters the SAM, forcing the smallest word in the SAM to exit (at \( L_0 \)). Once the all ones word shifts through \( U_1 \), it is compared with the word shifting out of \( L_2 \). The word in \( L_2 \), which is the second smallest word originally contained in the SAM, now becomes the smallest word and shifts into \( L_1 \). If a second word consisting of all ones is shifted into \( C_0 \) at \( U_0 \), the second smallest word exits the SAM just as the smallest word did. Note that a sorted data set is output by the SAM, even though the SAM's contents may not yet be totally ordered.

Data are sorted by the SAM without external intervention and independent of data. Though all the comparators are phased relative to their neighbors, they operate without knowledge of each other. A comparator has three possible states called undefined, back, and swap. A BEGIN signal announces to each comparator that the most significant bit of both words is entering it. This BEGIN signal then resets the comparator to the undefined state, and the words at the comparator are compared bit by bit. If these bit pairs are the same, the comparator remains in the undefined state.

However, if the bit from the right word is greater than the bit from the left word, the comparator is changed to the back state and remains in this state until the next BEGIN signal. For example, if the bit from shift register \( L_2 \) is 1 and the bit from shift register \( U_1 \) is 0, comparator \( C_1 \) is changed to the back state. Similarly, if the bit from the upper word is less than the bit from the lower word, the comparator state is changed to the thru state and the comparator remains there until the next BEGIN signal. When a comparator is in either the undefined or the back state, the word remains on the same \( U_i, L_i \) pair. For example, when comparator \( C_i \) is in the back state, the output of \( L_i+1 \) is the input of \( U_i+1 \) and the output of \( U_i \) is the input of \( L_i \). When the comparator is in the thru state, the output of \( L_i+1 \) is the input of \( L_i \) and the output of \( U_i \) is the input of \( U_i+1 \).

On the basis of SAM operation described so far, certain conclusions can be drawn. None of the n words contained in the SAM will exit if a continuous stream of zeros enters at \( U_0 \) and a continuous stream of ones enters at \( L_{n+1} \). In addition, a continuous stream of ones in both input ports will fill the SAM with ones in n-word time. Conversely, a continuous stream of zeros in both input ports will fill the SAM with zeros in n-word time. To enter \( k < n \) words into the SAM, the lower \( k \) words must be preset to all zeros and the upper \( n-k \) words to all ones. The \( k \) words can then be entered at \( U_0 \). Sorted \( k \) words can be removed immediately by entering \( k \) words of all ones at \( U_0 \).

The SAM in Fig 2 exhibits one problem. If inputs at \( U_0 \) are followed by inputs at \( L_{n+1} \) or vice versa, there must be a time delay of \( n-1 \) words between the inputs. This delay is necessary to allow the words to migrate through the SAM. In many cases, this delay is unacceptable.

A solution to this problem is shown in Fig 3. Here, the comparators \( Z \) and the shift registers \( A \) are logically the same as those previously described. If a word composed of all ones is entered as \( A_0 \) into \( Z_0 \), it will be passed to \( A_1 \). The \( A_1 \) output enters comparator \( Z_1 \) and is then passed to \( A_2 \). This process continues for all \( A_i \) and \( Z_i \) inputs. Under these conditions, the SAM in Fig 3 is in effect the same as that of Fig 2, with the exception that \( L_{n+1} \) has been replaced by \( A_0 \). The important difference between these SAMs is that words entered at \( A_0 \) are available without delay for comparison at \( L_0 \), since no
There are three very good reasons to go to custom CMOS chips when you design your telecom or datacom system. They're the same three reasons you go to custom NMOS when you design your microcomputer-based system.

The first is economy. You can replace a handful of chips or boards with a single chip. That means you can effect major economies in real estate, power supplies, and what you lose in boards and chips, you gain in reliability. Fewer parts. Fewer problems.

The second is availability. Chips for your application may simply be unavailable. Or, so costly in dollars and real estate that they make your system idea unworkable.

But here's the best reason of all. Custom MOS means that your idea will remain your idea. Custom MOS chips are so tough to reverse engineer that even if your competition figures your system out, you'll already be into the market with even a better system. And in the world of fast changing systems technology, a custom chip is a major competitive advantage.

If you've got an idea you'd like to commit to custom MOS, CMOS or NMOS, 3, 4 or 5 micron technology, that's our business. Call us. Or better, ask for a tour of our state-of-the-art semiconductor design and production facilities in San Jose.

We'll work your way. You design, we build. We design and build. VLSI. And once we've agreed on a schedule, we'll live by it. What's more, our computerized tracking system will tell you exactly where we are every step of the way.

If you're designing leading edge systems you'd like to see stay that way, call us. Or return the coupon. We'd like to show you how we help you get ahead of the competition. And stay there.
migration time is required. Certainly, the SAM contents may not be totally ordered at any given time. However, since the access is only to the left, the smallest word present will always exit at L₀.

**SAM features**

The SAM design focused on two objectives: the sort capability had to be general enough to allow conventional business sorting, and the SAM had to be a building block in an order n-squared matrix inverter. Business applications demand the ability to sort long as well as short words. To satisfy this requirement, more than one SAM word is assigned to a business record, and these multiple words are sorted as if they were one word. This sorting ability is inherent to the SAM. The SAM’s second use, as a matrix inverter, requires extra machinery.

SAM’s word length is based on the assumption that words occur in a matrix and are each 64 bits long. Numerical data represented by such words can be fixed or floating point. The ultimate design goal requires inverting 1000 x 1000 matrices, creating a need for 10-bit indexes. Tag bits are also needed to keep track of operations during the inversion. An overall word length, including indexes and tag bits, results in 88 bits.

A counter 88 clock cycles long synchronizes the sorter. Every 88 cycles a BEGIN signal is generated. Two shift counters, 8 and 11 clock cycles long, make up the counter. The start of these two relatively prime counters is 88 cycles apart. Shift counters require no carries, making them relatively fast without heroic design efforts.

SAM synchronization is accomplished by an onchip synchronization circuit, and its 2-phase clock is generated offchip. In multiple SAM arrays, one SAM is defined as the master, and it receives an external SYNC signal every 88 clock cycles. The synchronization circuit suppresses the chip’s 2-phase clock for one bit-time if SYNC is present and BEGIN is not. The SAM freezes for one bit-time and slips one bit-time relative to the external SYNC. Synchronization eventually occurs. Each SAM generates a SYNC signal delayed one bit-time, which is used as the SYNC for other SAMS.

All SAM logic was designed using Huffman’s method. Huffman’s design methods are appropriate for MOS IC design for three reasons: pass transistor logic as well as unilateral logic is naturally represented; local asynchronous logic can be designed; and hazards are highlighted and can be easily eliminated. SAM logic is implemented as NOR logic, which is generally faster than NAND logic in NMOS. A more important design issue involves the rejection of programmable logic arrays (PLAs). On the surface, PLAs seem better by almost every measure—they are a program generated building block, making them robust and error free. Since they are canned, using them can save much design time. The PLAs’ one flaw is their compactness, making it difficult to pass miscellaneous interconnects through them. PLAs complicate floor planning, and in SAM design the floor plan is the dominant issue.

The SAM chip layout shown in Fig 4 allows less replicated circuits to be at the bottom of the chip. The rest of the chip is composed of master layouts suitably repeated, reflected, rotated, and/or displaced. The chip has a 6-word capacity. A larger capacity chip’s layout simply requires changing a few coefficients—no additional design is needed. Also, as the IC technology improves, smaller geometry can be used by changing one design parameter.

**Designing with Mead-Conway**

Design methods used in the SAM are similar to those of conventional logic design. Separable logical boxes are defined, then designed. There are some important differences, however, such as the parameters being optimized and the most appropriate design methods. Mead-Conway methods used in this SAM’s design are applicable to other IC designs as well. Mead-Conway’s tenets are straightforward. First, the attitude is adopted that “wires are expensive—transistors are free.” The chip is mostly made up of interconnects. Power and grounds should be interdigitated and the circuits organized so that the clock lines are regular and mostly perpendicular to the power and ground. If the floor plan is not defined early, an inordinate amount of silicon is wasted on interconnects and timing is compromised. The black box designs should be simulated before investing much time in detailed layout. Excellent logic simulators are available, and timing simulators are maturing quickly. Also, simulation should be done locally, not globally.

A Mead-Conway method is to build a personal elements library. Parameterized instances of the elements can then be called and connected with great efficiency. These elements’ integrity is assured at the lowest possible level. In addition, design time is invested to develop regular and general algorithms. Simple shapes and signal flow save space and design time. Simulation is simplified, and design bugs are easier to find. Another Mead-Conway approach is to lay out the IC on a computer and define distances relatively between elements. Often, elements must be moved about to avoid design rule errors or to improve the design. If a revision is
If you're selling or servicing flexible disk systems, here's a way to help keep customers sold on you:

Verbatim's OEM Head Cleaning Kit

Now you can keep computers and word processors running clean and error-free. Easily. Economically. Because our OEM Head Cleaning Kit removes the dust, dirt and debris that can contaminate drive heads. Quickly. Safely.

Benefits for your customers and for you, too

Improve customer relations with improved system performance. Minimize costly service calls. Save time and trouble on the calls you do make. Even make added profits, by selling both Kits and 10-pack replacement disks in your packaging, to your customers.

Quick and easy to use

Just remove a cleaning disk from its sealed, protective pouch. Insert the disk in the special Lexan® jacket, put it into the drive and turn on the system. In less than 60 seconds, the drive heads are clean—free of the debris that causes data loss and error, that hinders performance.

Cleaning, with no cleaning mess

No hit-and-miss applying solvents that can splash and spill. Each disposable disk is presaturated with cleaning solution and sealed in a foil pouch. Economical, so you can use a fresh, clean disk for every cleaning. Never a chance of adding accumulated debris from a previous cleaning. And the Lexan jacket insures there's no possibility of depositing plastic residue onto newly cleaned heads.

Safely cleans both single and dual head drives

Using Verbatim's non-abrasive OEM Head Cleaning Kit, there's no worry about damaging the heads, the drive or the system. It can safely clean virtually every single or dual head drive made.

Clean up with your customers

Verbatim's OEM Head Cleaning Kit is your opportunity to make extra sales, lower service call costs and improve customer relations—all in one package, packaged under your brand name.

Call 800-538-1793 for the name of your nearest Verbatim sales representative. (In California and outside the U.S. call (408) 737-7771 collect.)
Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final

Routing power and ground to the replicated logic is efficient, as shown in Fig 5(a). Device A₂ is reflected about the X axis, making it upside down. Such a reflection is made with a single statement in the design program. However, in the BEGIN logic, there are many communication lines in the vertical direction, and the clean abutment of these signals for the X-reflect logic is untenable. So, power and ground lines to the comparator BEGIN logic are routed, as shown in Fig 5(b). On the other hand, the shift register cell is a serpentine structure, weaving back and forth until it has the proper logical length. The power and ground structure in Fig 5(a) is appropriate for the shift register.

Logic design and construction

The building blocks—comparator, BEGIN, counters, and sync—are structurally similar to each other. To illustrate Mead-Conway design, a logically simple block—the count-by-eight counter—must be considered in detail.

The shift counter is a 4-bit shift register as shown in Fig 6(a). Fig 6(b) shows a suitable 4-bit sequence for a count-by-eight shift counter. The Karnaugh map of this sequence, shown in Fig 6(c), generates the design in Fig 6(d). A logic term b·c gives one output every count-by-eight sequence, and b·c also breaks up the secondary count-by-eight sequence through the X locations of Fig 6(d). Inclusion of this term gives the final
You expect Honeywell's VGR 4000 Video Graphic Recorder to deliver high-quality 8½ x 11-inch hard copies of video images...fast. But you get more than you'd expect!

First, there's resolution. The VGR 4000's fiber-optic CRT technology provides high resolution at 150 lines/inch for crisp, clear photographic-quality copies. White-on-black or black-on-white at the flip of a switch.

Then there's versatility. It can handle either interlaced or non-interlaced video sources over a wide range of video line and frame rates (256/60-1029/60) with complete flexibility.

With options, images can be produced having up to 16 shades of grey or even more. Four separate video sources can be accommodated with the multiplex option. And a built-in test pattern generator is available.

The VGR 4000 uses dry silver paper and an innovative processing technique that allows the recorder to run cool...and energy efficient.

Rugged, yet designed for easy operation. It can be desk top or rack-mounted.

Honeywell's VGR 4000 is an advanced video-input, hard-copy reproduction system from the people with the most fiber-optic CRT recorder experience in the field.

For complete details, call Durke Johnson at (303) 773-4818. Or, write Honeywell Test Instruments Division, Box 5227, Denver, CO 80217.

WE'LL SHOW YOU A BETTER WAY
A stick diagram of the delay flipflop is shown in Fig 7(b). Blue represents metal, red polysilicon (poly), and green diffusion. Black dots are connections, and pullup depletion node transistors are shown symbolically. Poly diffusion forms an enhancement mode transistor; metal crossing poly or diffusion has no effect.

A textual schematic of the delay flipflop, in computer usable form, is shown in Fig 7(c). Various optional parameters provide the computer with information to simulate static and dynamic operation. MACRO declares that a schematic named DFF follows. DFF can be called as an element, as in the shift counter's mechanization. LOCAL declares local variables. ETRANS declares an enhancement mode transistor with gate, and interchangeable source and drain. INVERT declares a 2-transistor inverter with output and input.

The textual schematic associated with the count-by-eight counter stick diagram is shown in Fig 8(a) and (b). Note that the macroinstruction DFF for the delay flipflop is used. Before entering the stick diagram information into the computer, the textual schematic simulates the shift counter [see Fig 8(b)]. If there are logical errors, this is the time to find them. The count-by-eight counter stick diagram is entered into the computer using a VLSI Technology design program. Called VIP, this hierarchical program allows building blocks to be designed that become members of a larger block. The entire IC is described using VIP, and this textual description can be transformed into a common interchange form called the Cal Tech intermediate form. This form is transformed into plots, simulations, design rule checks, and layer data for IC production masks. For example, pullup transistors are used repeatedly. The pullup transistor can be designed once; then VIP can call and locate it. VIP programs can include modifiable parameters, and the pullup transistor program has parameters to dimension the channel. When a pullup instance is called, parameter values are given and the pullup dimensions are appropriately altered.

When the VIP program is used to lay out a count-by-eight shift counter, the power and ground rails and the pullups are placed through the use of a direct read after write (DRAW) statement in a software iterative loop. The

---

**Fig 7** Basic shift cell design sequence. Schematic (a) can be represented by stick diagram (b). Metal (blue), poly (red), and diffusion (green) crossing data can be directly input to a computer via textual schematic (c).

---

**Fig 8** Count-by-eight shift counter textual schematic (a) and resulting logic simulation (b). Logic errors can be detected early by regularly using simulation functions.
loop uses vector elements containing the separation of the pullups with respect to their neighbors. Once finished, the layout is submitted to a design rule checker program. A design rule checker raster scans the layout to verify compliance with Mead-Conway specifications, such as the proximity of two diffusion wires. When the layout passes the design rule check, the VIP file is ready for simulation.

In the second simulation (the first one used the designer generated textual schematic), the computer raster scans files generated from the VIP representation of the count-by-eight shift counter, then generates its own textual schematic. This computer generated textual schematic can be probed using the simulation program to verify that the layout actually mechanizes the desired logic. The computer is an honest critic of the layout—the same layout that is used to automatically generate the IC production masks.

System layout
The major building blocks must be located on the chip to conform to the floor plan layout. X and Y coordinates are assigned for the building block locations, the interconnects, and the pads. These building blocks are located according to the floor plan using the coordinate symbols, along with suitable displacements, rotations, and coordinate reflection. Software iterative loops can be used to successively place identical structures on the chip. This hierarchical style of relative coordinates works at all design levels.

System layout is not a trivial job—a clumsy floor plan can make it a nightmare. One truism states that "the final interconnects take more design time than the real problem." The interconnects, floor plan, and butting design are key areas, and early planning will minimize problems. When the layout is completed, a design rule check must be run on the entire chip. Though this takes a great amount of computer time, it is necessary. If any change is made, even one as trivial as the company logo, the design rule check must be rerun. At present software sophistication levels, an overall simulation is impractical. Presumably, less computing intensive simulations of both logic and circuit timing will soon be developed. While overall simulation is most desirable, it is not yet practical.

A sorted access memory chip’s design using Mead-Conway techniques is no simple matter. It is, however, within most system designers’ reach, provided they have the necessary design tools. Courses in Mead-Conway design—such as those given by VLSI Technology of San Jose, Calif—are becoming more frequent in both academic and industrial settings. The full-custom silicon era is just beginning, and engineers who want to be part of tomorrow’s design scene should become familiar with custom design techniques.

The SAM chip is an excellent example of system design using custom ICs. It finds use in any general business environment where sorting is required, as well as in systems that solve large sets of linear equations. By accepting the challenge of custom IC design, engineers can implement, prototype, and produce VLSI chips that are more cost effective and functional—even in small quantities—than other printed circuit board or silicon alternatives.

References

Bibliography

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 722 Average 723 Low 724
512 kbyte Multibus™ memory with ECC (275 nsec access)
CIRCLE 166

512 kbyte Multibus parity memory (240 nsec access)
CIRCLE 167

64 kbyte non-volatile CMOS Multibus memory (200 nsec access)
CIRCLE 168

NEW!
1 megabyte VERSAbus™ memory with ECC (300 nsec access)
CIRCLE 169

Multibus is a trademark of Intel
VERSAbus is a trademark of Motorola
If you're on board the Multibus or VERSAbus, we've got the memories you need to get where you're going faster, for less. ECC, parity and non-volatile CMOS. All in stock now, all with one thing in common. Their first name is Plessey. Listen:

512 kbytes with ECC for Multibus: the Plessey PSM-512A memory is perfect for your 8086, 68000 or other 16-bit micro-based systems. Bit errors won't crash your programs since our ECC fixes single-bit errors and flags multi-bit errors without slowing your memory down.

You won't spend any more time than you have to optimizing your software since our price-per-bit is so reasonable.

And you'll love our wait-reduction: access time is 275 nsec and we're shipping from stock.

512 kbytes with parity for Multibus: save a fast buck with our PSM-512P. It's everything that our PSM-512A is, except that access time is a very respectable 240 nsec and it has parity, so it only flags errors. It doesn't fix them. (Great for systems up to a megabyte.)

64 kbytes (non-volatile) CMOS for Multibus: for process control, telecommunications or other critical applications, our Model PSM6463 CMOS memory is it. A super fast 200 nsec access time. On-board rechargeable NICd's for a 350 hour standby (8 years with optional lithium). And the same terrific story on price, delivery and backup as our other memories.

1 megabyte with ECC for the VERSAbus: Motorola and IBM use the bus, but may have missed the boat: the Plessey PSM1VA is lots faster and much less expensive than their equivalents. Full 32-bit VERSAbus compatibility with bus parity and a 300 nsec access time make it just the ticket for your systems.

And since Plessey makes them all, they all have high reliability, a one year warranty and Plessey support worldwide.

For more information, just contact Plessey Microsystems, 451 Hungerford Drive, Rockville, MD 20850. (301) 279-2892, TWX 710-828-9815. Irvine, CA: (714) 540-9931.


Or get on board fast by calling (800) 368-2738 today. Your bus ought to be going our way.
The WDC11 series...

The FIRST family of Winchester/Floppy controllers for the LSI-11/Q-Bus

Unsurpassed Freedom Of Choice

Choose the disk drive sizes that are right for YOUR application. The WDC11 controls 8" and 5.25" drives, Winchester and floppy.

The DEC emulations that YOU need: RK05, RL01/02, RP02 for the Winchester and RX02/03 for the floppy. All Winchester emulations provide 22-bit addressing; RLV21-compatible.

The disk drive vendors that YOU want to use: The Following manufacturers build drives that are currently supported: Shugart, Quantum, Tandon, Qume, Computer Memories, Distron (RMS), Rodime, Ampex, Micro Peripherals, Seagate. Any drive with a standard interface (SA1000, SA800/850, ST506, or TM100-4) can be controlled by the WDC11. A single PROM chip adapts the WDC11 to a specific drive configuration.

The controller form-factor YOU want: A single, dual-width card includes the Winchester controller, the floppy controller and an intelligent bootstrap. There is no external formatter board that you need to mount and supply power to. The WDC11 requires only 2.7A of +5V. Simple personality cards adapt the WDC11 to multiple drives, various pinouts and signal levels.

The experience YOU are looking for: Andromeda has been shipping WDC11's since the Summer of 1981.

The growth potential that YOU require: As new, higher capacity, higher performance disk drives become available, the WDC11 can be adapted to them by simply changing the configuration PROM. New emulations and data formats can be handled in a similar fashion.

DEC, LSI-11, RK05, RL01/02, RX02, and RP02 are trademarks of the Digital Equipment Corp.
BRINGING SEMICUSTOM IC DESIGN IN-HOUSE

As more semicustom ICs are designed in-house, cost and time have become influential design constraints. Fully automated CAD meets IC specs and cuts cost and time consumed.

by William M. vanCleemput

Until recently, the integrated circuit industry was preoccupied with the design and manufacture of high volume circuits such as memories and microprocessors. Specialized circuits were designed only for specific customers with guaranteed high production volume requirements. Most high volume custom integrated circuit houses absorbed the design cost as an overhead function.

However, when production volume drops below 50 thousand parts per year, the design cost can no longer be considered overhead. Either the design is charged separately or it must be provided by the customer. Traditional IC design cost becomes even more significant as production volume drops below 10 thousand parts per year. An IC design that minimizes chip area to increase yield and reduce manufacturing cost also makes the wafer fabrication expense less significant than the design cost. Consequently, for low production volumes, semicustom circuit design approaches that use gate arrays or standard cells become essential to cut design overhead.

Gate arrays, with common diffusion steps, can be applied to large volumes of wafers. Interconnection of the design and final metallization customize the chip, require from one to three photomasks, and are much less expensive than the rest of the fabrication cycle. Gate arrays do not merely lower fabrication cost for small volumes; they also reduce the number of fabrication steps to allow faster turnaround. With a standard cells approach, logic functions such as gates, flipflops, and multiplexers are designed, fully tested, and characterized in advance. An automated layout system can then produce a complete physical design. Standard cells better utilize the silicon chip area and permit any standard function block (e.g., random access or read only memories, programmable logic array, or arithmetic logic unit) to be included in the design. Currently, electronics systems firms tend to consider gate arrays and standard cells as two parallel paths toward custom IC design.

Fully manual layout of an IC is in most cases totally uneconomical. For instance, the design of a commercially available 16-bit microprocessor required 15 man-years of design effort, of which layout related tasks comprised 10 man-years. In addition, several calendar years elapsed before an operational prototype was obtained. Conversely, a controller designed with N-channel metal oxide semiconductor technology and standard cells, with roughly the same circuit complexity as the 16-bit microprocessor (3000 vs 5000 gates), required six man-months, of which about one week was devoted to...
Design process and work hierarchies

Developments in semiconductor technology that have increased the number of logic gates put on a single chip have advanced farther than the power of human concentration. A block diagram or schematic with 10 to 50 functional blocks is usually understandable by the engineer, but a schematic with 1k logic gates, and with no logic block functionally designated, is most likely to be completely incomprehensible. Therefore, a task hierarchy is often established to complete a design. The digital logic design phase is most frequently performed in a "top-down" order, while the physical layout phase is executed from the "bottom up."

It is difficult to precisely analyze the hardware design process since it is largely dependent on the individual designer and on the specific design problem to be solved. Starting from sometimes vague and incomplete specifications, the designer goes through an iterative series of successive transformations until the system can be built within a given technology—or until it is clear that specifications such as the intended functional behavior, performance goals, or design constraints are not feasible. The functional behavior specification can be vague and incomplete, or it can be too precise. Performance goals can vary between unimportant and critical, and design constraints can often drastically reduce the size and available solution set to meet the specifications. The designer must then realign the task hierarchy to identify an alternate design, define a figure of merit, evaluate/order each design alternative according to the figure, choose a design alternative, and verify that the design specifications are met.

However, validating the functional specifications of a given system becomes more complex with increasing system size. Simulating the system gives only partial validation unless an exhaustive simulation exercises all possible combinations of inputs and internal system states. Without such care, design correctness is never proven; rather, only the absence of errors for cases considered is validated. In addition, the limits of human intellect make it impossible, in all but the most trivial cases, to simultaneously conceive and finalize the design concept. Instead, the problem is partitioned into more to less complex subproblems. This process is repeated until solutions to all subproblems are found, or until accepted procedures are applied to solve these subproblems. The converse bottom-up approach successively composes known building blocks into higher level functional blocks. In practice, both approaches are combined as a means to the completed circuit. Top-down design is often used during the initial design stages when the system is divided into functional units and the work distributed among a team of designers. Creating from the bottom up is used more frequently later during the detailed design phase.

These abstract levels of manipulating an IC design from creation to solution leads to a second task hierarchy—the physical work of chip layout. The architectural level concerns the overall system structure comprising components such as processors, memories, I/O devices, and their interconnections. Each component is analyzed according to quantitative attributes, such as the size, word length, and access time of memory. In addition to cost and functional correctness, the architectural level also involves the consideration of reliability, fault tolerance, and other system properties. Operational research, queuing theory, and simulation determine the global flow of information between various components and are used to evaluate system performance. Here the objective is to find a configuration that best satisfies the specifications at minimal cost. In some instances, system simulation is necessary to obtain a clear picture of global behavior.

The register-transfer design level typically realizes functional specifications through a sequence of information transfers between register sets. Perceiving a digital system as a large finite-state machine, the purpose of the register-transfer level design is to establish the various states, as well as the particular actions to be taken, when the system is in a given state. Simulating the operation of the entire design or subsystem often provides a better insight into the operation of the future completed system. The simulation process may also reveal design inconsistencies and errors that might otherwise go undetected.

Mapping the micro-operations and the control structure defined in the previous step into physical hardware is accomplished during logic design. This procedural level requires detailed knowledge of the technology in which the design is to be implemented, with the result perhaps being a set of logic diagrams or Boolean equations, and primitives available in the actual technology. At the physical level, the designer is concerned with partitioning the system into board-level and custom circuits, along with components and interconnection routing. This design level requires maintaining large amounts of information. In this area, design automation has been traditionally used first and most extensively.

Design tools for customizing ICs

The design processes of a relatively simple 400-gate single metal layer complementary metal oxide semiconductor (CMOS) gate array are illustrated in Fig 1. Computer aided design (CAD) limited to digitizing the original layout on an interactive graphics turnkey system is compared to extensive use of CAD tools. With CAD used for digitizing only, the system generates the control tape for a pattern-generation machine. In this manual design procedure, the use of CAD for digitizing the layout can save a substantial amount of labor once engineering changes have to be processed. A typical engineering change requires less than one day of editing on the CAD graphics turnkey system, as compared to several man-days required by manual design. The most time-consuming task, totaling 20 days, is the layout/digitize/verify cycle. As circuits become larger, the amount of time required to perform the layout task increases exponentially. The Figure also illustrates that the layout task is reduced to three days through automatic component placement, automatic interconnection routing, and interactive layout editing with online connectivity and design-rule checking. These CAD tools are available commercially or are often developed for in-house use.

In the manual design approach, logic schematics are drawn and a prototype is built out of discrete components
How to install chip carriers without all the overhead.

Overhead is now at an all-time low. AMP cut the cost of installing ceramic chip carriers with the lowest height socket around. It offers more cooling air space, requires less clearance to make your equipment even more compact.

Assembly operations run smoother, faster, cheaper, too. Our simple hand tool quickly aligns the socket to your board. The carrier is keyed for exact registration to gold-plated contacts. Probe points allow chip testing without removal. Snap the cover on without tools. Lift it off with a simple screwdriver.

Invest in product, not overhead. See this state-of-the-art ceramic chip carrier socket.

**AMP Facts**
- Hold-down frame accommodates cooling fins.
- Accepts JEDEC Type A & B leadless ceramic chip carriers.
- .275" installed height, including chip carrier.
- Accommodates .500" board spacing.
- Designs for 44, 52, 68, 84 and 100 positions.

For more information, call the AMP Chip Carrier Socket Desk at (717) 780-4400.
AMP Incorporated, Harrisburg, PA 17105.
AMP is a trademark of AMP Incorporated.

**AMP means productivity.**
and debugged. Manual design is relatively straightforward for a 400-gate array, but it becomes very cumbersome for a 10k-gate system that may have five custom ICs. Furthermore, the breadboard cannot be used for accurate performance predictions since it is impractical to model the parasitic elements of an integrated circuit. However, an interactive schematic entry can result in an accurate version of the design. Clean documentation is also easily generated once the design is complete. Rather than building a breadboard, the designer can use a simulation program to model a parasitic effect such as capacitive loading. A fault simulation program also allows quick verification of test sequences.

Logic design is the most time-consuming task during both process approaches, totaling three man-weeks, since synthesizing logic elements is very difficult to automate. In some cases, as in programmable logic array design, it is possible to derive a full logic design from machine-readable functional specifications. Although this method is still in an experimental stage, tremendous productivity improvements are anticipated, as graphed in Fig. 2. Table 1 lists a representative sampling of available CAD software to complement the various levels of design, including system and architectural level design, and logic and layout design.

Economic considerations

Setting up an in-house CAD facility for designing custom ICs has several significant benefits, including the protection of proprietary information, control over the design process, elimination of communication and queuing bottlenecks, and cost savings over manual design. Capital expenditures required for a medium-sized standard-cell or gate-array design system in 1982 ranged from $650,000 to $700,000. An average user (i.e., one who works 40 hours a week) can design roughly 90 gate arrays of 1k gates each in a single year, for a total of 90k equivalent gates. For standard-cell designs, productivity is estimated at 50 custom circuit designs of an average of 5k gates each for a total of 250k gates per year. Such a design system usually supports four design stations for gate arrays and eight design stations for standard-cell designs. Two additional support personnel are required for full support of the hardware and software system.

Table 2 lists the annual cost of an IC design center, both in absolute numbers and on a cost per gate basis. It is assumed that the system is fully depreciated over a 4-year period. Yearly hardware maintenance is projected at 10% of the total hardware cost, and yearly software maintenance/support is given as 12% of the total software cost. A yearly employment cost of $60,000 per programmer/designer is used. Working at capacity, the annual cost of such a design center is approximately $350,000 for gate-array ICs and $370,000 for standard-cell ICs. However, on a design cost per gate basis, standard-cell designs are significantly less expensive than gate arrays. This difference nevertheless, is partially offset by the increased cost of manufacturing prototypes.

Comparing the time and cost savings of a full CAD approach to the digitize only method reveals even more significant variances. Most evident is that savings escalate as circuit complexity increases. This relationship results directly from the automatic features of advanced CAD software, which minimizes design errors and iterations that can occur within complex designs. Quantitatively, a CAD approach can save over 150 man-days during the design of a 5k-gate standard-cell IC, and over 45 man-days in the design of a 1k-gate array. These CAD time savings can be recalculated into dollar savings of $45,900 per 5k-gate IC and $14,000 per 1k-gate IC. Certainly such dollar and time savings are important to the designer and manufacturer, yet CAD of custom ICs has been limited to digitizing and editing purely graphic material on turnkey graphics systems. Although increasing the productivity of drafters, these CAD tools did not address the needs of circuit, logic, and system designers. In response to these needs, commercially available tools for computer aided engineering (CAE) of

![Fig 2 Fully automated CAD. A fully automated design derived from machine readable functional specifications is shown as the least time-consuming method of designing semicustom ICs. Although the approach remains in experimental stages, CAE tools and complementary software are already offsetting many previous problems.](image-url)
The Zenith name on a hybrid circuit is your assurance of quality.

What's in a name?
When the name is Zenith, it means that each hybrid circuit is backed by more than 60 years' experience in electronic engineering, and over 15 years' experience in thick film network technology. It means that any hybrid circuit, custom-made exactly to your specifications, is state-of-the-art engineering.
And it means high-volume manufacturing capability, so you can be sure that your production requirements will be met.

For information about hybrids, or any other of our OEM components, please contact:
Zenith Radio Corporation
CRT & Components Operations
1000 Milwaukee Avenue
Glenview, IL 60025.
Or call (312) 391-7733.

The quality goes in before the name goes on.®

CIRCLE 105
custom ICs have emerged. Unfortunately, because none are sufficiently integrated, designs must be individually specified for each CAE tool.

A design group will thereby often intermix such CAE tools as high level block diagrams, a functional modeling language at the specification level, and netlist descriptions as input to the design verification simulator and/or to the fault-test generation simulation system. A netlist description can be used for the automated layout (placement/routing) system and for a device level description at the low level (circuit) simulation. Artwork is used to describe cells to the automated layout system and as a final description of the layout. Designers are discouraged, nonetheless, by the amount of clerical work necessary to use a CAE design tool, and by the potential that clerical errors may not be detected until the prototype is manufactured and tested.

In an advanced CAD system, a central data base stores essentially three types of information—block/logic diagrams, functional specifications and behavioral models, and artwork of cells and of the complete design. The data base stores all information in a nonredundant manner, thereby ensuring the integrity of derived data. Furthermore, the database system allows management to efficiently exercise control over a design project.

Hierarchical design support
Hierarchical design may be the only means to increase design productivity for large designs reaching 10k equivalent gates or more. Several logic design systems have recently emerged with full support of hierarchical design and, the approach may likely be extended to layout and test generation as well. Progress has also been made in replacing the designer with automated design synthesis in severely constrained situations. It is possible, for example, to automatically generate the control logic from a high level description for a finite-state machine. A similar level of automation is possible if the underlying control mechanism is implemented as a simple microcoded engine. But synthesizing the data path for a logic design involves numerous tradeoffs between cost and performance. In such cases, human insight remains superior.

Automating layout under constraints is common for gate-array and standard-cell designs. Improvements are expected mainly in the ability to handle less regular—and hence, less constrained—shapes. The ability to place and route arbitrarily shaped rectangular blocks will become essential as the technology advances.

### TABLE 1
**CAD Software Tools**

<table>
<thead>
<tr>
<th>Function</th>
<th>Name</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>System/Register-Level Design</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware description language</td>
<td>ISPS</td>
<td>Carnegie-Mellon University</td>
</tr>
<tr>
<td></td>
<td>DDL</td>
<td>University of Wisconsin</td>
</tr>
<tr>
<td></td>
<td>ADLIB</td>
<td>Stanford University</td>
</tr>
<tr>
<td>Functional simulation</td>
<td>TEGAS6</td>
<td>ComSat General Integrated System</td>
</tr>
<tr>
<td></td>
<td>HELIX</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td>Testability prediction</td>
<td>SCOAP</td>
<td>Sandia Laboratories</td>
</tr>
<tr>
<td>Partitioning</td>
<td>HIPAR</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td>Hierarchical schematic entry</td>
<td>SDS</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td></td>
<td>SCALD</td>
<td>Lawrence Livermore Laboratories</td>
</tr>
<tr>
<td>Logic Design</td>
<td>LOGICIAN</td>
<td>Daisy Systems</td>
</tr>
<tr>
<td>Logic simulation</td>
<td>TEGAS6</td>
<td>ComSat General Integrated System</td>
</tr>
<tr>
<td></td>
<td>SALOGS</td>
<td>Sandia Laboratories</td>
</tr>
<tr>
<td></td>
<td>LOGCAP</td>
<td>Phoenix Data Systems</td>
</tr>
<tr>
<td></td>
<td>LOGIS</td>
<td>Control Data Corp</td>
</tr>
<tr>
<td></td>
<td>ILOGS</td>
<td>SimuTec</td>
</tr>
<tr>
<td></td>
<td>HELIX</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td></td>
<td>BIMOS</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td>Fault simulation</td>
<td>TEGAS</td>
<td>ComSat General Integrated System</td>
</tr>
<tr>
<td></td>
<td>LASAR</td>
<td>Teradyne Inc</td>
</tr>
<tr>
<td></td>
<td>FAIRLOGS</td>
<td>Fairchild Inc</td>
</tr>
<tr>
<td>Layout Design</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gate-array place/route</td>
<td>MERLYN</td>
<td>V-R Information Systems Inc</td>
</tr>
<tr>
<td></td>
<td>GARDS</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td></td>
<td>APAR</td>
<td>RCA/DoD</td>
</tr>
<tr>
<td>Standard cell</td>
<td>PR2D</td>
<td>RCA/DoD</td>
</tr>
<tr>
<td></td>
<td>MP2D</td>
<td>RCA/DoD</td>
</tr>
<tr>
<td></td>
<td>CALMOS</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td></td>
<td>CAL-MP</td>
<td>Silvar-Lisco</td>
</tr>
<tr>
<td></td>
<td>GAELIC</td>
<td>Compeda Ltd</td>
</tr>
<tr>
<td></td>
<td>ZyP</td>
<td>ZyMOS Corp</td>
</tr>
<tr>
<td>Design-rule checking</td>
<td>DRC/ERC</td>
<td>NCA Corp</td>
</tr>
<tr>
<td></td>
<td>MASKAP</td>
<td>Phoenix Data Systems</td>
</tr>
<tr>
<td>Interactive artwork editing</td>
<td>860</td>
<td>Applicon Computer Inc</td>
</tr>
<tr>
<td></td>
<td>GDS-2</td>
<td>Calma Co</td>
</tr>
<tr>
<td></td>
<td>CADDS-2</td>
<td>Computervision Corp</td>
</tr>
</tbody>
</table>

### TABLE 2
**Annual Design Center Costs**

<table>
<thead>
<tr>
<th></th>
<th>Gate array</th>
<th>Standard cell</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total hardware cost</td>
<td>350</td>
<td>450</td>
</tr>
<tr>
<td>Total software cost</td>
<td>300</td>
<td>240</td>
</tr>
<tr>
<td>Hardware depreciation</td>
<td>88</td>
<td>113</td>
</tr>
<tr>
<td>Software amortization</td>
<td>75</td>
<td>60</td>
</tr>
<tr>
<td>Hardware maintenance</td>
<td>35</td>
<td>45</td>
</tr>
<tr>
<td>Software maintenance</td>
<td>36</td>
<td>29</td>
</tr>
<tr>
<td>Support personnel</td>
<td>120</td>
<td>120</td>
</tr>
<tr>
<td>Total yearly cost</td>
<td>354</td>
<td>367</td>
</tr>
<tr>
<td>Design capacity (1k gates)</td>
<td>90</td>
<td>250</td>
</tr>
<tr>
<td>Cost per 1k gates</td>
<td>3.9</td>
<td>1.5</td>
</tr>
</tbody>
</table>

*All cost figures are in multiples of $1000.*
Today's measure of a printer's performance goes beyond line speed and purchase price. The true test is print quality and cost-per-character operating expense. Porelon ink rolls, designed specifically for impact printer ribbon cartridges, will dramatically improve the number of quality impressions and greatly increase the life of every ribbon.

Better impressions, increased ribbon life. At less cost. That's what you'll get every time you design a ribbon cartridge featuring Porelon ink rolls.

Find out how simple it is to add this performance feature to your impact printers. For further information, call 615/432-4134, or write: Porelon, Inc., 1480 Gould Drive, Cookeville, Tennessee 38501.

© 1981 by Porelon, Inc. A subsidiary of Johnson Wax.
Automation has traditionally failed in test generation designs without constraint cases. However, a restricted approach such as the Level Sensitive Scan Design (LSSD) technique used by IBM Corp allows partitioning of the test generation problem into simple combinational subproblems, each with a few thousand gates at most. When design styles such as LSSD are incorporated into and enforced by a CAD system, automated test sequence synthesis may become a reality.

Since the introduction of the first 16-bit microprocessor, a revolution in engineering computing has occurred. Whereas engineers have had to share a large mainframe with other engineers, they now can perform some tasks on microcomputer based workstations. Although the cost of high resolution graphics workstations remains high, it is apparent that the mainframe may soon be partially replaced by a local network of engineering workstations.

However, computational needs will always exceed the abilities of most workstations for tasks such as test generation, placement, routing, and simulation. A large mainframe will still be required as a computational server and as a file server in the local network. Tasks will be divided between mainframe and workstation by such factors as size and nature of the design project, connection network, speed, relative speed advantage of the computational node, and design style of the individual engineer. Therefore, in future CAD systems the software must be able to run on both the workstation and the mainframe to create the optimal environment for solving engineering problems. These design tasks, sharing priorities and accomplished in given steps, will allow less expensive automated semicustom IC designs to be done in-house more efficiently. Resulting prototypes can then be more quickly validated according to specifications.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 725 Average 726 Low 727
As you can see, the terminal on the left has a low-cost Rockwell R24DC modem built in. It's connected directly to the U.S. dial-up network with nothing more than a standard telephone jack. No acoustic coupler. No phone. No tangled wires. It's easy to connect the R24DC modem inside your terminal. It's LSI-based, with the entire 2400 bps modem and data access arrangement on a single 5"x 7.85" plug-in card. With power requirements of +12V and +5V, it consumes only 3 watts.

Rockwell's R24DC integral modems are FCC-registered and both Bell- and CCITT-compatible. And they're widely used in point-of-sale terminals, and for cleaning up PBXs, data concentrators and data communications devices.

To get the inside story on Rockwell modems, call the Electronic Devices Division, Rockwell International at (800) 854-8099. In California, call (800) 422-4230. Or write us at P.O. Box C, MS 501-300, Newport Beach, California 92660.
The problem with most low end 32-bit computers is that their usefulness is right down there with their price.

So we've come out with a low end 32-bit computer that has up to twice the performance and twice the memory of comparable machines.

Which means it can actually do the kinds of things you want a 32-bit computer to do.

**THE ECLIPSE MV/4000™ COMPUTER.**

The ECLIPSE MV/4000 has 600K-Whetstone compute power. And an I/O bandwidth of 5 megabytes per second.

And to make that performance easy to perform with, the ECLIPSE MV/4000 has virtual addressability, 16 KB of user microcode space, nine I/O slots, and a rack-mountable OEM chassis version. As well as the ability to handle up to 8MB of memory, 4.7 Gigabytes of on-line storage and 64 terminals. All of which you don't usually find on a low end 32-bit computer.

**THE SOFTWARE YOU NEED.**

Unlike most low end 32-bit computers, the ECLIPSE MV/4000 gives you a choice of compatible operating sys-
tems: AOS/VS (our interactive advanced operating system with virtual storage). Or AOS/RT 32 (our lean, deterministic, real-time operating system). Plus a wide variety of industry and international standard communication protocols. As well as our XODIAC network management system, SNA, CEO (office automation) and data base management software. And an array of commercial and technical languages, productivity tools, and third party software packages.

**THE COMPATIBILITY YOU EXPECT.**

Should you one day need even more of a computer, you can take all your code (and all your peripherals) onto the bigger members of the ECLIPSE family. Because the ECLIPSE MV/4000 is fully compatible with the entire Data General ECLIPSE MV product line.

Should you find yourself staying with the ECLIPSE MV/4000 system, you'll find it stays with you. Partly because of our worldwide network of field service engineers. And partly because of some inherently reliable design considerations. Like extensive self diagnostics on power up. The simple, two board implementation. And the 55°C burn-in test it goes through. In fact, we're offering an uptime guarantee of 96 to 99%. And a remote diagnostic program.

The way we see it, making a little 32-bit computer is no excuse for making any less of a computer.

Want to discuss the only little 32-bit computer worth discussing? Call your local Data General office. Or write us TPD, F134, 4400 Computer Drive, Westboro, MA 01580.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>600K-Whetstone</td>
<td></td>
</tr>
<tr>
<td>8MB Maximum memory</td>
<td></td>
</tr>
<tr>
<td>5MB/sec I/O</td>
<td></td>
</tr>
<tr>
<td>Virtual addressability</td>
<td></td>
</tr>
<tr>
<td>Real-time operating system</td>
<td></td>
</tr>
<tr>
<td>4.7 Gigabytes of On-Line Storage</td>
<td></td>
</tr>
<tr>
<td>Multiple I/O slots</td>
<td></td>
</tr>
<tr>
<td>User microcode space</td>
<td></td>
</tr>
<tr>
<td>Low Price</td>
<td></td>
</tr>
</tbody>
</table>

**Data General**

CIRCLE 109
YOU'RE LOOKING AT ALL 96 OF OUR UNIX-BASED MICROCOMPUTER SYSTEMS.
Your eyes are fine. You're just seeing everything in two.

The Plexus P/25.
And the Plexus P/40.
Two complete, UNIX-based microcomputer systems. Being delivered in volume, today.

We're totally committed to the UNIX operating system. Because of its simplicity, flexibility and popularity.

We're also totally committed to performance. Both our microcomputer systems deliver all the power of the largest minicomputer systems.

At two to five times less cost.
But where do we get 96 UNIX-based systems?
From disk sizes, RAM sizes and user configurations.
The options available to you, with the P/25 and the P/40.
The P/25 offers 24 possible system combinations. With three disk sizes. (22, 36 and 72 megabytes.) Four memory sizes. (½, 1, 1½ and 2 megabytes.) And two user configurations. (8 or 16 terminals.)
The P/40 offers an impressive 72 system combinations. With its three disk sizes. (72, 145 and 290 mega-

bytes.) Eight memory sizes. (½, 1, 1½, 2, 2½, 3, 3½ and 4 megabytes.) And three user configurations. (8, 16 and 24 terminals.)

All these options are offered with a single vision in mind.
Choice.

With 96 possible system combinations, Plexus gives you the opportunity to custom-build systems to your ideal specifications.

Allowing you to more accurately meet the demands of your customers. With the capability to expand, as their needs grow.

Helping you to more effectively control your costs.

So you can maximize your profits.
We think that shows our far-sightedness.

Contact us. Plexus, 2230 Martin Ave., Santa Clara, CA 95050. (408) 988-1755. TWX / Telex 910-338-2223.

Compare our two systems to the others. Price, performance, delivery, support and configurations. Once you do, you'll see. There's more to Plexus, than what meets the eye.

PLEXUS

UNIX is a trademark of Bell Laboratories. Plexus Computers, Inc. is licensed to distribute UNIX under the authority of AT&T.

CIRCLE 110
WESTREX DOT MATRIX PRINTERS

MODEL 850 JOURNAL PRINTER
- 51 columns at 12 cpi.
- Rewind
- Tear-off available
- Adjustable paper width
- Paper low sensor and more

MODEL 840 SLIP/DOCUMENT PRINTER
- 40 columns at 12 cpi.
- Adjustable slip stop
- Top and bottom form sensors
- Side or front form insertion
- Optional programmable paper feed

MODEL 820 SPLIT PLATEN PRINTER
- Two independently controlled print stations
- Up to 46 character print line
- Receipt tear off
- Journal rewind
- Up to 5 lines per second receipt printing

MODEL 801 LOW PROFILE, LOW WEIGHT, PRINT HEAD
- 7 needle vertical array
- Low power consumption
- 100% duty cycle
- 100 million character life

NEW!
STAND-ALONE, 150 CPS SLIP/DOCUMENT PRINTERS

Model 8400 and Model 8410 are new, packaged, stand-alone, alphanumeric, bi-directional, flat bed, Slip/Document dot matrix printers. They print up to 40 columns at 12 characters per inch at 3 lines per second. Both models provide side or front form insertion; top and bottom-of-form sensors and adjustable Slip/Document Stop. The print head employs a 7-needle vertical array that permits selection of fonts and characters (5 x 7, double width, etc). The character set is fully alphanumeric under software control. The 100% duty cycle print head life is rated at 100 million characters.

Model 8400 and Model 8410 are complete with control and drive electronics. Serial, RS-232C or TTY and parallel interfaces are available. Both units can provide multiple print lines and carbon or pressure sensitive copy.

Model 8410 additionally features a stepping motor paper drive system which permits variable and programmable forward/reverse line spacing for applications requiring line selection and/or unique form indexing.

For full details, write or call us

WESTREX OEM PRODUCTS

Litton

1140 Bloomfield Avenue, West Caldwell, N.J. 07006 (201) 227-7290 TELEX: 651490, WNJW

IN FRANCE — WESTREX OEM PRODUCTS, 103-105 Rue de Tocqueville, 750 Paris, France 01-766-32-70 TELEX: 610148

IN SWEDEN — WESTREX OEM PRODUCTS, Box 3503, S-17203 Sundbyberg, Sweden 46/8 981100 TELEX: 12199

CIRCLE 111
Microcomputer boards put STD bus into realtime, multitasking arena

Ziatech's Series 8800 STD bus boards are expected to replace the STD bus' original 8-bit, light control applications with realtime, multitasking, and computation intensive functions. These 16-bit Intel 8088 CPU based microcomputer boards yield economical minicomputer processing power and a new packaging flexibility by having the CPU, math coprocessor, and silicon operating system reside on a single 4" x 6" (10 x 15-cm) STD bus board.

The company claims that the product family outperforms typical 8-bit units by a factor of 2:4. Also, direct main memory addressing of up to 1M byte is possible without extra overhead or loss of speed. This is made possible by four additional high-order memory address bits on the data bus that are multiplexed during what had been spare time in the data bus cycle.

Four processor boards, two memory boards, and an intelligent I/O processor board are initially included in the series. To accommodate realtime applications, each processor board supports vectored interrupts, eliminating delays incurred by software I/O polling.

The boards add innovative capabilities to the STD bus, including iRMX-86 and CP/M-86 silicon operating systems integrated on STD bus boards, a combined 8088/STD bus processor running at 8 MHz, and a 256k-byte dynamic RAM board that supports 20-bit (1M-byte) addressing.

Also featured is an integrated RAM (iRAM) supported on STD bus byte-wide memory boards. These iRAMs are interchangeable with PROM and fit into the PROM sockets. In addition, the series includes an 8088 based intelligent I/O processor board that includes memory and three types of I/O and a Multimodule piggyback I/O for tailoring the I/O processor to specific applications.

The 5-MHz ZT 8810 and 8-MHz ZT 8811 16-bit CPU based board computers are compatible with the iRMX-86 realtime and

(continued on page 200)

<table>
<thead>
<tr>
<th>Product</th>
<th>Speed</th>
<th>PROM</th>
<th>RAM</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZT 8810 board computer</td>
<td>5 MHz</td>
<td>16k</td>
<td></td>
<td>One serial port; optional development monitor</td>
</tr>
<tr>
<td>ZT 8811 board computer</td>
<td>8 MHz</td>
<td>16k</td>
<td></td>
<td>Optional development monitor</td>
</tr>
<tr>
<td>ZT 8812 integrated board computer</td>
<td>5 MHz</td>
<td>16k</td>
<td></td>
<td>Optional 8087 math coprocessor; silicon iRMX-86 or CP/M-86</td>
</tr>
<tr>
<td>ZT 8813 integrated board computer</td>
<td>8 MHz</td>
<td>16k</td>
<td>2k to 32k</td>
<td>Optional 8087 math coprocessor; silicon iRMX-86 or CP/M-86</td>
</tr>
<tr>
<td>ZT 8820 byte-wide memory</td>
<td>5 MHz (no wait states)</td>
<td>2k to 256k</td>
<td>32k</td>
<td>Supports PROM, EPROM, EEPROM, and RAM in common</td>
</tr>
<tr>
<td>ZT 8821 dynamic RAM board</td>
<td>5 MHz (no wait states)</td>
<td>64k to 256k</td>
<td>32k</td>
<td>Parity error generates a nonmaskable interrupt</td>
</tr>
<tr>
<td>ZT 8830 intelligent I/O controller</td>
<td>8 MHz (no wait states)</td>
<td>32k</td>
<td>32k</td>
<td>Onboard serial, parallel, and Multimodule I/O</td>
</tr>
</tbody>
</table>
Microcomputer boards (continued from page 199)

CP/M-86 disk based operating systems. Wait states are provided for use with slower (250- to 450-ns) memories and I/O devices. An I/O port space of 64k is accessible. An onboard programmable UART for standard asynchronous communications for one RS-232-C channel is also provided by the ZT 8810. Eight vectored interrupts are maintained on both boards, and with added offboard interrupt controllers, expansion to 50 vectored interrupts is possible. One onboard 16k-byte PROM socket is allocated, and an optional debugging monitor PROM occupies this space during development. A development monitor for loading and debugging the target system is installed in the boards' PROM socket.

The ZT 8812 5-MHz and ZT 8813 8-MHz processor boards (see Photo) combine CPU, math coprocessor, and iRMX or CP/M operating systems. No licensing is required of either iRMX-86 or CP/M-86 on these boards. An onboard operating system chip socket also accepts a simple utility chip with interrupt controller/timer functions. The optional 8087 math coprocessor lets the system handle math operations up to 100 times faster than with software subroutines. Both processor boards furnish memory addressing, wait states, 16k-byte ROM, interrupt controller, and development/debug monitor PROM capabilities similar to the 8810/8811 computer boards.

Eight 20-pin sockets that accept various combinations of ROM, PROM, EEPROM, and RAM are features of the ZT 8820 byte-wide memory board. Storage choices include 2k to 32k bytes of either ROM or RAM. Selectable wait states, 1M-byte addressing, optional RAM battery backup, and no wait states at 5 MHz add to the boards' capabilities.

The ZT 8821 dynamic RAM board for 16-bit microprocessors is available in 64k-, 128k-, and 256k-byte increments. Parity checks and onboard memory refresh are provided. Like the 8820 board, highlights are 1M-byte addressing, battery backup, and no wait states at 5 MHz.

A ZT 8830 control processor can stand alone or be used as a slave I/O processor. It has 32k-byte onboard RAM, three PROM sockets, eight priority interrupts, two 8-bit parallel ports, one asynchronous serial port, and five 8-bit counter/timers, and also includes one Multimodule I/O socket.

To program/debug Series 8800 computer applications, an integrated or kit form CP/M-86 development system built around the 8800 boards is offered from Micro/Sys Inc of La Canada, Calif. The IBM Personal Computer, with an 8088 processor/CPU, can also serve as an iRMX-86 development station. Real Time Computer Systems Corp (RTCS) of Camarillo, Calif, provides software that allows Intel's iRMX-86 development packages to run on the IBM PC. A third applications development/debug method comes via Intel's Series III development system, which provides the capabilities to develop or emulate Series 8800 processor boards.

The boards have a 4- to 8-week delivery time, and a price range of $349 to $850.

Ziatech Corp, 3433 Roberto Court, San Luis Obispo, CA 93401.

Circle 261

Superminis increase capacities while cutting costs

Challenging the capabilities of VAX 11/780, Harris Corp has added models H800-2B and H800-2BP to the 800 superminicomputer series. They incorporate a new memory board design and I/O products, greater configuration flexibility, and reduced floor space requirements. The units typically provide more basic physical memory size (768k bytes each) for their price class than other 800 series computers. Cycle time is cut to 335 ns and access time to 250 ns for 48 bits of data.

The computers are configured with the company's communications network processor (CNP). (See Computer Design, Dec 1982, pp 37-38.) This single-board CNP allows handling of up to 128 terminals with virtually no impact on the 48-bit CPU, and supports simultaneous communications via asynchronous, synchronous, isosynchronous, and X.25 protocols to a wide variety of networking peripherals. Up to 16 communication lines are supported for either local or remote device connection; each line can concurrently support a different protocol at different speeds.

Greater flexibility and smaller footprint features of the H800-2B/2BP are direct results of combining memory controller functions and memory arrays on the integrated memory subsystem (IMS) single board. This board has up to 1.5M-byte memory, and multiple memory subsystems can be configured for up to 12M bytes of real memory. The LSI 151 designed PCB detects/corrects all single-bit errors, and detects all 2-bit errors and most 3-bit or more errors. Error correction is performed on a 24-bit basis, allowing 2-bit correction on 48-bit memory accesses.

As a guard against random failure due to alpha particle radiation, the IMS performs rewrite operations on all correctable errors, thereby preventing random error accumulation and possible uncorrectable errors. Memory failures are isolated down to the RAM component level. Both 2- and 4-way interleaving configurations are supported. The IMS board is offered in 384k-bit ($9000), 768k-bit ($12,500), and 1.5M-byte ($18,500) memory sizes with controller.

All 800 series models have up to 12M-byte physical memory, 48M-byte virtual memory implemented in hardware, and support 128 concurrent users and 255 devices handling interactive tasks. An integral hardware floating point processor and a 48-bit architecture with pipeline and parallel processing capabilities are also included.

H800-2B is claimed to equal the performance of the VAX 11/780 and is priced from $139,000. Fully compatible, it is field upgradable to the H800-2BP for $35,000. The H800-2BP system also packs a 6k-byte, 150-ns cycle/70-ns access time bipolar cache memory. It boasts approximately 30% more performance than the VAX system, and is priced from $164,000. Both models will be available for shipment in March 1983.

Harris Corp, Computer Systems Div, 2101 W Cypress Creek Rd, Fort Lauderdale, FL 33309.

Circle 262
Already the standard of the industry.

This new hand-held test set is a logical extension of our successful Supertest which quickly became standard equipment at telephone companies, modem and multiplexer manufacturers, as well as major end users world-wide.

Like Supertest, Datatest I is designed for field service, but it gives you even more features. Providing more DCE testing capability and more flexible timing tests, the battery operated Datatest I still weighs less than 2 lbs. And it's easy to use with test parameters clearly marked for all phases of operation featuring colour grouped function controls and bright LED readouts.

Versatility is the key to success in the field and Datatest I has it in spades. In fact, no other test set this compact even comes close to its wide range of capabilities. And we've built it to be rugged and reliable in the field.

Datatest I. Best by any test.

Datatest II provides you with a complete easy-to-use integral EIA RS-232C breakout box with tristate indication of interface status. All test functions and line parameters are menu selectable. Our outstanding new Datatest II simultaneously measures and displays bits received, bit errors, blocks received, block errors, errorfree seconds, errored seconds, sync losses and time outs.

At the end of your test Datatest II automatically calculates both bit and block error rates. A background trap and timer allows you to examine data around errors, events, characters or sync losses or analyze response times. The user can either define his own messages or use any of the pseudo random or Fox patterns. Preprogrammed DCE or DTE configuration is selected electronically so that the Datatest II can test terminals, printers, point-to-point communications facilities, multi-drop networks and X.25 facilities.

Datatest I
$1,595.00 includes a leather case and a turnover adapter to facilitate terminal testing.
3½ in. wide x 9 in. high x 2 ¾ in. deep.

Datatest II
$1,895.00 with a leather carrying case for instruments and accessories.
8 in. wide x 5 in. high x 2 ½ in. deep.

Send for free literature and application notes on these new pace setters in the test field.
Oscilloscopes use new CRT design for high performance at low cost

Expecting to supplant the 400 series oscilloscopes as the industry standard, Tektronix's 2400 series scopes have meshless scan-expansion (MSE) lenses with quadruple optics at the heart of their CRTs. These lenses overcome many trace problems associated with high performance CRTs, such as halo and ghost effects and high manufacturing costs.

Two models introduced are the 2445 150-MHz bandwidth scope and the top of the line 2465 300-MHz scope. With its superior performance, the 2465 is suitable for mainframe computer design, large ECL system test and measurement, and realtime control system development. Both scopes can be used for TTL, 2-ns ECL, and MOS LSI/VLSI design.

Added capabilities include scale factor readout of volts and/or seconds per division, and onscreen cursor directed movements that include delta volts, delta time, 1/delta time, delay time, phase, and ratio. Trigger voltage levels and special mode indicators (eg, bandwidth limit, hold-off, and X-Y display) also appear onscreen. An auto-level trigger gives hands-off triggering down to 20 Hz on most repetitive signals. Trigger bandwidth extends to 500 MHz in the 2465 and 250 MHz in the 2445. Independent A and B sweep trigger coupling and level/source selections allow A and B sweep triggering on dissimilar and non-time-related signals.

The MSE lens is laser cut from 1-piece stainless steel tubing. A 1-piece meander-line deflector moves the electron beam vertically. Electrons pass through three quadruple focusing lenses and then through the MSE lens, which expands and accelerates the beam. Because all active electron-optical elements are embedded firmly in the gun, the CRT withstands shocks up to 150 G.

Twelve Ics were developed for and used in the 2400 series for a high level of integration and improved reliability. Calibration time is also cut through use of laser-trimmed networks and active-trimmed hybrids. Virtually all the circuitry is made of monolithic ICs bonded to hybrid substrates, along with thick-and-thin-film passive components. Eight hybrid Ics and one custom MOS circuit are used for display sequencing. The active-trimmed hybrids improve horizontal accuracy by 50% and vertical accuracy by 30% over the industry standard. Ics are wire bonded to the substrate using 1-mil gold wire to 2.5-mil2 bond pads. The large substrate is divided into individual hybrids after assembly.

An epoxy sealant is the basis for the hybrid package, providing a highly reliable hermetic seal over the hybrid substrates.

Super high-frequency-III (SHF-III) process and its high voltage derivative SHF-HV provide the technology for easy to use performance, low weight and small size, and reduced power requirements. The SHF-III bipolar process offers NPN structures with transition frequency beyond the 4- to 5-GHz range; its high speed stems from small geometries and shallow diffusions. Standard emitter width is 2 microns, with layer to layer tolerances of 1.5 microns. Emitter depth is only 2000 Å, and base width is 1000 Å. All dopants except the isolation region are implanted. Metallization line widths are typically 3 microns to minimize parasitics; gold is used to avoid electromigration problems.

SHF-HV provides 65 V to directly drive the oscilloscopes' CRTs. Higher voltage is obtained with the modified SHF-III process, where a thicker, higher resistivity epitaxial layer achieves the necessary breakdown voltage characteristic. A lower transition frequency results than with SHF-III, but the combined slower speed and higher voltage is ideal for driving the CRTs' deflection circuits.

The two oscilloscopes are being introduced in February, at a price of $3140 for model 2445 and $4600 for model 2465. Tektronix, Inc, PO Box 500, Beaverton, OR 97077.

Half-height mini-floppy packs 3.33M bytes

Oversett's first product release, the 320 SuperMinifloppy™, upgrades 8" and 3½" floppy based systems and acts as backup for small Winchester based systems. It has 3.33M-byte unformatted capacity, 3-ms track to track access time, and a 500-kbps transfer rate. Double-sided, 192-tpi recording format maintains downward compatibility with existing mini-diskettes.

A proprietary track-following servo system ensures ontrack read/write head positioning and diskette interchange between drives in different systems and environments. A 2-stepper head positioning system moves one head to the approximate track position, while the other adjusts the head in 200-µin increments to center it exactly.

Absolute vertical clamping gives accurate, repeatable diskette registration. A "gumball" head configuration positions two spherical heads opposite each other, so the elastic media following the heads forms a natural curve. This improves media wear characteristics over typical double-sided head configurations. Other key features include onboard microprocessor and brushless dc drive motor, buffered track seek, and door lock.

Each diskette contains 160 cylinders. There are 320 tracks (160/side), with 8192 bytes/track and 256 bytes/sector. MTBF is about 10k power-on hours. Soft read errors are approximately one in 109, hard read errors one in 1012, and seek errors one in 106.

Media is a preformatted, 50-µin oxide platter that allows higher bit and track densities than conventional 100-µin media, and should cost about $3.50 as production volume grows. The desktop unit weighs 2 lb (0.9 kg) and measures 1.62" x 5.75" x 8.62" (4.11 x 14.61 x 21.89 cm). SuperMinifloppy evaluation units will be shipped first quarter 1983, priced under $325 in quantity-1000.

Drivetec Inc, 2140 Bering Dr, San Jose, CA 95131.

Circle 264
Change key functions and legends

Flexibility. Key functions can be programmed and key legends changed, to match any plant process—again and again, whenever you wish. And, serial interface is adaptable to many systems.

Real Time Interaction. Each key can have its own programmable LED, cueing the operator to the proper process adjustment. Protect and lockout feature allows supervisory override of operator control functions.

Tactile Location. Bezel surface overlay provides positive key location, even with gloves on. Blinking optical feedback LED indicates keystrokes.

...to suit yourself.

IDT color graphics terminals are now available with this new industrial grade programmable entry panel. Easy for your operators to learn and to use, the panel can simplify and improve real time monitoring and control of your process. For more information contact IDT now.

Industrial Data Terminals Corp.
173 Heatherdown Drive, Westerville, OH 43081 (614) 882-3282
AirBorn's Lead-Edge* Connectors take the thickness variations out of your PC boards and insure circuit integrity, two-piece connector reliability, eliminate PC board gold plated fingers... and at low cost. The sturdy molded body with gold plated stamped contacts are built for controlled insertion and withdrawal forces and mate with all major edgeboard connectors. Each connector is made to the specifications and quality you have come to trust from AirBorn. Five sizes are available (from 56 to 100 contacts) and shipment can often begin within a week of the order! Call us in Dallas at 214-931-3200... or TWX-910-860-5230... or TELEX 794200.
Ergonomic data tablets combine capabilities of digitizer and mouse

MM series digitizers 960 and 1200 feature a newly designed stylus and cursor. The 3-button cursor has a cross-hair sight and performs mouse-like steering and high-accuracy tracing. It outputs either delta or absolute coordinates. For freehand drawing and menu picking, the stylus offers a solid state pen-tip switch and a user assignable barrel button.

Summagraphics has supplemented its magnetostrictive approach with no-magnet, electromagnetic technology. MM series digitizer resolution is selectable at up to 500 lines/in. Alternatively, the digitizers automatically scale output both horizontally and vertically to match CRT resolution and orientation by remote commands. The 6" x 9" (15- x 23-cm) model 960 has 3000 x 4500 resolution points in its active area, and the 12" x 12" (31- x 31-cm) model 1200 offers 6000 x 6000 points of resolution. Both tablets use the same format so that they can be interchanged for different size requirements. The coordinate origin relocates for horizontal or vertical orientation.

Electronics reside on a single printed circuit grid approximately 0.8" (2.0 cm) thick within the digitizer's lightweight, tilt-adjustable plastic case. The units consume under 2 W and operate directly off terminal or workstation power supplies. Proximity of 0.5" (1.3 cm) allows mounting under a tabletop.

Operating modes include point, stream, switch stream, delta, incremental, and diagnostic. Selectable sampling rate is 100, 50, 20, or 2 pairs/s. All functions, including modes, sampling rate, and resolution, are remote controllable from the host. Built-in diagnostics check electronics, communications, tablet, and stylus or cursor.

Serial, asynchronous, or bidirectional electronic interface matches RS-232-C or TTL output levels. Optional dual-port capability for inline operation lets the tablet be placed between the host and an additional peripheral.

Volume production of MM 960 and 1200 digitizers will begin in April 1983. Units are expected to cost under $400 each in quantity. Summagraphics Corp., 35 Brentwood Ave, PO Box 781, Fairfield, CT 06430. Circle 265

Fixed/removable Winchesters boost fixed storage

Dual drives are gaining acceptance for mass storage, I/O, and backup file generation within the 5 1/4" form factor. To meet a growing demand, DMA Systems is building up fixed storage capacities in its Micro-Magnum family by reducing fixed disk track width, doubling track density, and increasing the number of cylinders.

The Micro-Magnum 5/10 cartridge drive has a 19.5M-byte unformatted storage capacity, with 13M bytes on the fixed disk and 6.5M bytes on the removable cartridge. The Micro-Magnum 5/15 holds 26M bytes unformatted, with 19.5M-byte fixed and 6.5M-byte removable storage.

A shared spindle and electronics for both the fixed and removable functions significantly improves drive reliability. In addition, the units employ embedded servo technology for reliable cartridge interchange and accurate track positioning. (See Computer Design, Feb 1982, pp 44-46.) Both model 5/10 and 5/15 can be used to upgrade existing systems as well for new designs; front panel dimensions are identical to those of standard 5 1/4" floppy disk drives.

Average data access time across the family is 40 ms, and the data transfer rate is 5M bps. Each removable disk has 320 cylinders with a 454-tpi track density. The 5/10's fixed disk has 640 cylinders while the 5/15 packs 960, with densities of 908 and 1156 tpi, respectively. There are 33 sectors/track (one is spare) and each sector contains 256 data bytes.

Recording density for all models is 8617 bpi.

CushionAire™ read/write heads dynamically load and unload from rotating disks without contacting the media. They retract and latch into rest position when not in use to avoid media damage. A self-sealing drive door prevents contaminants from entering the head disk assembly and ensures a class 100 clean air environment inside the assembly. When a cartridge enters the drive, a door-actuator mechanism opens head access and air filtration ports on both the cartridge and the drive. Doors automatically close when the cartridge is removed.

The Micro-Magnum cartridge is an ANSI proposed standard. Evaluation models will be released in 1983—the 5/10 in the second quarter and the 5/15 in the third quarter. In quantity-1000, the 5/10 will cost $1390 and the 5/15, $1450. Removable cartridges will be $85 each in OEM volume. DMA Systems Corp, 601 Pine Ave, Goleta, CA 93117. Circle 266
Smart CRT terminals emulate higher priced competitors

In an attempt to capture a part of the estimated half-million general purpose terminals in use during 1983, the QVT™ series of smart CRT terminals are designed to aim at timeshared database management applications. All three ergonomically designed terminals in the series feature a 12" (30-cm) tilt and swivel display, small footprint, and low profile detachable keyboard. Menu setup mode into nonvolatile memory, green non-glare screen, 25th status line, 9 x 12 cell resolution, screen-saver timeout, self-test mode, and a switching power supply that requires approximately half the energy of comparable terminals are included. A line drawing character set can create charts, graphs, and forms.

QVT 102, priced at $695, emulates the Lear Siegler ADM 3A and ADM 5, Televideo 910, ADDS Viewpoint, or Hazeltine 1500 terminals. The 80-column display has a 7 x 9-character format with descenders for easy readability. Four programmable function keys; local, line and page block transfer, and conversational modes; protected fields; blank, blink, reverse, underline, and half-intensity video attributes; full editing functions; and separate cursor control keys are provided. Sixteen baud rates are selectable, ranging from 50 to 19.2k bps, and a unidirectional RS-232-C port is provided.

QVT 103 uses ANSI X3.64 (1979) compatible codes, includes all functions of the QVT 102, and adds advanced editing features. Two full pages (four optional) of memory, CRT with selectable 80- or 132-character display format, standard or double-height/double-width characters; smooth scrolling, split-screen capabilities, and separate programmable function keys are featured. An additional card slot is allotted for other options. The $895 unit is interchangeable with DEC's VT100/132 terminals.

QVT 108, in addition to all features of the QVT 103, has 11 separate programmable function keys that provide 22 total functions with shift register for increased power and flexibility. Two pages of memory and time of day clock are included.

All three terminals are available with optional amber CRTs, 20-mA current loop, and multiple foreign character sets. Quantity volumes will be available in the first quarter of 1983. Qume Corp, a sub of ITT, 2350 Qume Dr, San Jose, CA 95131. Circle 267

Single-board I/O and computer form complete data acquisition system

A single-board analog and digital I/O system that plugs directly into one expansion slot of the 16-bit IBM PC, the DT2801, priced at $1195, features a 12-bit ADC for 16 single-ended or 8 differential input channels with software programmable gains of 1, 2, 4, or 8. Two DACs with 12-bit resolution can be used independently or changed simultaneously. In addition, the board includes two 8-line digital I/O channels that can also be used separately or changed simultaneously. An onboard programmable clock can trigger any of the A-D or D-A commands.

Easily programmed from IBM's interpretive and compiled BASIC languages, all I/O clock functions can be accessed from three BASIC commands that read from or write to the board's command/status and data registers. The clock monitors A-D and D-A conversions, with intervals settable in 2.5-ms increments. An external clock can also be used. The external trigger control feature enables users to inhibit command execution until a pulse occurs on the external trigger line so that board operations can be synchronized with external events.

An onboard microcomputer with built-in analog I/O microcode offloads the host IBM CPU and interfaces between the DT2801 and the computer, controls all onboard analog and digital I/O operations, and performs board self-test functions. The board's architecture combines A-D, D-A, and digital I/O functions with five programmable operating modes, including DMA and programmed I/O data transfers. I/O functions can be initiated by either hardware or software control.

The A-D system can be jumper configured for unipolar or bipolar inputs of up to 10 V FSR; the two analog output channels have five jumper selectable output ranges. The entire single-board system operates from the host computer's 5-V power supply.

Also available for the board is the table-mounted DT707 screw terminal panel ($149) with integral cable for easy connection of the analog/digital signals to the host computer shown in Photo (right). The combined board and pc provide a complete data acquisition system, with computer, display, disk, printer, and analog I/O hardware for approximately $5000. The DT2801 is shipped complete with a comprehensive user's manual that includes sample programs.

Data Translation, 100 Locke Dr, Marlboro, MA 01752. Circle 268
Our Past Is Your Future

Ikegami Technology
For systems applications requiring high quality, dependable CRT display monitors, Ikegami brings you the technology of the future, today. An innovator in video technology for over 36 years and the world's leading producer of high quality broadcast camera systems and monitors, Ikegami has applied its unparalleled experience to the design and production of display monitors for the computer industry. Put Ikegami's Emmy award-winning digital techniques for automatic setup to work for you.

HDM Series
Ultra high resolution for your most demanding graphics systems. Ikegami's HDM Series color and monochrome display monitors utilize a delta-gun, raster-scan CRT and superb quality wide band, high speed scan, video amplifiers to provide the precision you need (up to 1280 × 1024 pixels interlace mode), plus the long life and easy maintenance you demand from a top quality graphics display. Available in 19V and 25V CRT sizes.

The CD Series (CDA/CDB)
Quickly becoming our most popular line of high resolution in-line gun color CRT display monitors. If your requirements are for high resolution (up to 1024 × 1024 pixels interlace mode), stable operation and very low maintenance, the CD Series may be your solution. Available in 13V and 19V analog or digital models, the compact-size CD Series is perfect for simulation, medical, CAD/CAM and other high resolution applications.

The UD Series
Medium resolution, digital drive, color display monitors for business graphics systems. The Ikegami UD Series provides high performance (615 × 240 or more pixels interlace mode) at a very economical price.

Easy Interface. Easy Maintenance.
Ikegami display monitors are designed to interface with your equipment, quickly and easily. There's no complex rework ... no hassle. Ikegami's sophisticated design virtually eliminates maintenance problems, so you know your Ikegami displays will continue to bring out the best in your systems, year after year.
3-ns access time RAM

Bipolar 64-bit ECL RAM MC101H145 has an address access time of 3 ns typ and 6 ns max. Organized as a 16 x 4 memory array, both constant current source gates and voltage regulator are included. Device is processed with the MOSAIC (Motorola oxide self-aligned implanted circuit) for smaller device geometries, improved bandwidth, and reduced parasitic capacitances. Compatible with the company's MECL 10K family and Macrocell Arrays, rise and fall times are 0.7 ns min and 2.5 ns max for both address and chip select to output. MC101H145L cerDIP is $10.65; MC101H145P plastic DIP is $9.25. Motorola Semiconductor Products Inc, PO Box 20912, Phoenix, AZ 85036. Circle 270

64k CMOS static RAM

The TC5565P NMOS/CMOS RAM has 100-ns access, 5-mA/MHz operating current, and 100-µA standby current. TC5564P pure CMOS device operates with the same access time and operating current, but draws no more than 1 µA in standby mode. Both devices are configured 8k x 8, are fully static, operate from a 5-V single supply, and are directly TTL compatible. Power dissipation is 27.5 mW/MHz max operating, and data retention is 2 V. Devices are packaged in JEDEC std 28-pin plastic DIP that is pin compatible with the 2764 EPROM. Toshiba America, Inc, 2441 Michelle Dr, Tustin, CA 92680. Circle 271

Low power 256k NMOS ROM

A 256k edge triggered NMOS ROM operates on a single 5-V power supply with ± 10% supply tolerance. Access time is 250 ns. Device draws 40 mA max power when active and 15 mA max in standby mode. A 32,768-word x 8-bit organization with std JEDEC pinout is featured. Fully TTL compatible, the device is available in ceramic (µPD23256D) and plastic (µPD23256C) 28-pin DIPs. NEC Electronics U.S.A., Inc, Electronic Arrays Div, 550 E Middlefield Rd, Mountain View, CA 94043. Circle 272

Let's hear from you
We welcome your comments about this issue. Just jot them on the Reader Inquiry Card.
At last, plug-in parallel processing in a 32-bit supermini system.

Perkin-Elmer announces the Model 3200 Multiple Processing System, an exciting new concept for demanding real-time applications.

**Room to grow**
The Model 3200MPS gives you extraordinary system expandibility. You can start with a host CPU and one auxiliary processing unit (APU). Then as your needs grow you can plug in more performance by adding as many as eight additional APUs.

Should you need even more horsepower, plug-in parallel processing lets you add exactly what you need as you need it—from a single APU to a whole fleet of multiple processing systems.

And no matter what the size of your configuration, a central point of control and management is provided by a single copy of our field-proven OS/32 operating system.

**Design flexibility**
With parallel-processing APUs you can take advantage of application segmentation and structured programming techniques to speed system development. You can segment your application into multiple task modules, with each APU performing a set of related functions. To further optimize system performance, you can easily re-allocate tasks among the APUs.

Your Model 3200MPS provides maximum flexibility for software development, reliability, and system maintenance. To incorporate new design changes or correct problem modules, simply work on the problem module while your system continues to operate. And the Model 3200MPS can be structured to permit continued system operation though one or multiple APUs may fail. When so structured, the APUs can receive immediate maintenance attention while the system continues to run or they can wait for routine scheduled maintenance.

And our state-of-the-art universally optimizing FORTRAN VIIZ enables you to use modular programming techniques without sacrificing real-time efficiencies.

To find out more about how you can plug into all the advantages of plug-in parallel processing minis, mail the coupon or call today:
The Perkin-Elmer Corporation, Two Crescent Place, Oceanport, NJ 07757.
Tel: 800-631-2154. In NJ, 201-870-4712.
3-micron Sigate CMOS ROMs

Utilizing the 3-micron Sigate CMOS process HCMOS II, ROMs with densities of 32k to 256k bits combine NMOS high speed, density, and TTL compatibility with CMOS low operating power. Products available now include SCM23C32 and SCM23C233 4k x 8 (32k) ROMs and SCM23C64 and SCM23C65 8k x 8 (64k) ROMs. Additional family members, planned for introduction in mid-1983, include the SCM23C128 16k x 8 (128k) and SCM23C256 32k x 8 (256k) ROMs. Temp range is -40 to 85 °C, with -55 to 125 °C. Full mil-std 883B screening is optionally available. Pricing in 10k quantity ranges from $4 to $7.20. Solid State Scientific, Inc, Commerce Dr, Montgomeryville, PA 18936. Circle 273

CMOS multiplexed LCD drivers and 32-bit LCD display driver

MM58538, MM58539, MM58540, and MM58548 monolithic LCD devices drive a dot matrix LCD array directly under the control of an external microprocessor. Each device features an onboard oscillator and serial data I/O. 32-bit LCD display driver MM58538 drives up to 8 rows and 26 cols and is expandable to larger displays with added MM58539 that provides 34 more cols. MM58540 drives 32 cols or rows. Two MM58540S will drive a 32 x 32 LCD array. MM58548 drives 16 rows x 16 cols. National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. Circle 274

16k EEROM programs at 5 V

The 5213 5-V EEROM is organized 2k x 8 bits in a JEDEC standard 24-pin DIP. Device can be used wherever user reconfiguration of nonvolatile program store is needed. It can be written by using either a single 5-V TTL level or 21-V signal. Using the 21-V write capability, the chip is plug compatible with Intel's 2816 EEROM. SEEQ Technology, Inc, 1849 Fortune Dr, San Jose, CA 95131. Circle 275

16k RAM with 70-ns access

Am9128 16k-bit RAM has 2048- x 8-bit organization and is plug compatible with other industry 16k RAMS and 16k EPROMS. Housed in a std 24-pin, 0.6" wide (1.5-cm) DIP, device uses fully static circuitry, requiring no clocks or refresh to operate. TTL compatible I/Os and operation from a single 5-V supply simplifies system design. Common data I/O pins using 3-state outputs are provided. JEDEC std pinout for byte-wide memories is used. Device is available in commercial and full mil temp ranges. Advanced Micro Devices Inc, 901 Thompson Pl, Sunnyvale, CA 94086. Circle 276

Talk to the editor

Have you written to the editor lately? We're waiting to hear from you.
Nothing else measures up.

Our sleek 3½” Micro Floppydisk system is every inch a Sony. So why would one of the world’s most prestigious computer manufacturers decide to make it their standard?

Because in less than half the volume of a regular 5½” disk drive you get twice the capacity: 437.5 KBytes. And because Sony gives you all that extra storage without charging any extra.

And because Sony offers the Auto Shutter™ disk shield system to more fully protect the media.

But most of all, Sony was chosen because our Micro Floppydisk systems are up and running—reliably. And that’s the standard against which to measure all other micros.

For more input write Sony Data Products, Department A, Sony Drive, Park Ridge, N.J. 07656. Or call 201-930-6030.

© 1983 Sony Corporation of America, Data Products. Sony is a registered trademark of Sony Corporation.
Word alterable 16k-bit EEPROM
ER5816 16k EEPROM features remote programmability and is electrically erasable by word or block, eliminating need for circuit removal for UV exposure. Access time is 300 ns; erase and write times are 10 ms. Organized as 2048 words x 8 bits, the fully decoded EEPROM provides a min 10 years of nonvolatile data retention. Device conforms to JEDEC byte-wide pinout standards and is pin compatible with Intel's 2816 EEPROM. General Instrument Corp, Microelectronics Div, 600 W John St, Hicksville, NY 11802. Circle 277

6-bit ADC gives 100M samples/s
Model TDC1029J ADC guarantees 6-bit performance at 100M samples/s and also provides a full-scale analog input bandwidth of 50 MHz while residing in a 24-pin DIP dissipating a max 1.8 W. Utilizing TRW's Omicron-B™ process and 2-layer metallization, speed and circuit complexity are enhanced to form a commercial 1-micron VLSI circuit. The device operates from a single – 5.2-Vdc supply. Digital interface is single-ended ECL compatible. MSB output is differential. The ADC will be available on DIN41612/ 41494 std Eurocard as the TDC1029E1C. TRW, LSI Products Div, PO Box 2472, La Jolla, CA 92038. Circle 278

Dual-peripheral driver ICs with 500-mA outputs
SN75407 and SN75408 single-chip, dual-peripheral drivers with single-saturating transistors capable of outputting up to 500 mA are provided in 8-pin DIPS. High-gain, single-transistor NPN output structures are used in place of std darlington transistor driver stages. Each DIP also has a copper lead frame, allowing it to dissipate up to 1380 mW continuously in 25 °C ambient temp. The SN75407 is a NANO-logic device, and the SN75408 is an OR-logic device. Both are available for $0.90 each in 100-piece quantities. Texas Instruments Inc, PO Box 202129, Dallas, TX 75220. Circle 279

High reliability 8k CMOS EEPROMs
HM3008, an 8192-bit CMOS EEPROM organized 1024 x 8, is screened to Class B of method 500 and quality conformance to method 505. During standby, power dissipation is 5 mW, while read operations are performed at 0.05 µW/Hz. Device can be erased and byte programmed in-circuit in 1 ms/byte by raising the power supply to 16 V ± 1 V and requesting an erase or program operation through TTL level inputs. Device is available in either cerDIPS or LCC packages at $84 in 1000-piece quantities. Hughes Aircraft Co, Solid State Products Div, 500 Superior Ave, Newport Beach, CA 92663. Circle 280
Positive protection for personal computers.

Airpax magnetic circuit breakers.

Whether the surroundings are hot or cold, Airpax magnetic circuit breakers' minimum trip current is not affected by temperature extremes, as is the case with fuses and thermal devices. These “trip-free” breakers won’t stay closed on an overload even if the handle is held in the “on” position. Their built-in inertia delay avoids nuisance trip-outs due to transient surges.

Designed to conform with VDE and IEC standards 380 and 435, Airpax SNAPAK® breakers make your product ready for export markets. A wide choice of handle actuations, colors, illumination, terminals and hardware gives you the styling and selection you want. They are tested, listed and qualified under various military, UL, CSA and SEY specifications. Proven performance has made them the choice of leading manufacturers of computers, peripherals, broadcast equipment and machine controllers.

Because they combine the functions of power switching and overload protection and have zero replacement requirements, Airpax breakers are an affordable option to fuse-switch combinations.

For complete specifications, write or call Airpax Corporation, a North American Philips Company, Cambridge Division, Woods Road, P.O. Box 520, Cambridge, MD 21613, (301) 228-4600.
Logic array evaluation chip
LSI 5220Q evaluation chip for the LSI 5000 series logic arrays is based on a 3-micron double-layer metal HCMOS technology and provides 880 to 6000 gates. It is competitive in speed with ISL, TTL, and LSTTL, and can replace these families in most applications. Traditional 54/74 bipolar and CMOS SSI/MSI users can evaluate the arrays as a VLSI alternative. The chip has 22 common logic functions that include prewired gates with selectable loading conditions, flipflops, ALU, up/down counter, shift register, and I/O buffers. Evaluation kit is $125. LSI Logic Corp, 1601 McCarthy Blvd, Milpitas, CA 95035. Circle 281

Dual-baud rate generators with internal crystal clock
TM1135A/B/C/D are pin compatible and functionally equivalent to most std dual-baud rate generators with or without internal crystals, and are also compatible with UART/USART and ASTRO/USYCRT. Devices can be used as programmable oscillators within crystal frequency range of 3.2 to 7 MHz. Direct oscillator frequency is available along with divide-by-4 as a reference or for other system applications. Resistance weld, hermetically sealed DIP metal package can be screened to MIL-STD-883B. Oscillatek Corp, 5755 Foxridge Dr, Mission, KS 66202. Circle 282

Memory systems
Half-size Winchester
A reconfiguration of the MiniScribe III 5¼" Winchester disk drive is half the height of std disk drives. Up to 10M-bytes is provided in a single disk. Single-platter, 588-tpi format is used; 306- and 408-cylinder versions are available. Drive provides 6.4M bytes with 85-ms access time or 10M bytes at 120-ms access time. Volume production is scheduled for the first quarter of 1983. MiniScribe Corp, 410 S Sunset, Longmont, CO 80501. Circle 283

1M-byte VERSAbus compatible add-in memory
DR-680 1M-byte memory is internally configured as 256k x 39 or as a depopulated 0.5M-byte version. Read access and cycle times are 425 and 535 ns, and write access and cycle times are 190 and 800 ns. The board conforms to the 14.5" x 9.25" (36.8- x 23.49-cm) VERSAbord. It decodes 23 address bits when used with 16M-byte max memory systems. Modules of equal capacity can be 2-way interleaved for 16- or 32-bit transfers. Board operates from 5 Vdc. Battery backup logic is provided. Onboard control and status register allows program control of ECC functions. Single-quantity prices for 1M-byte and 512k-byte versions are $4200 and $2900. Dataram Corp, Princeton Rd, Cranbury, NY 08512. Circle 285

Get your own
If you're reading someone else's copy of Computer Design, why not get your own? To receive a subscription application form, circle 504 on the Reader Inquiry Card.
We left the crowd behind.

At Recognition Concepts, Inc., when we designed our real-time image processors, we didn't follow the pack. RCI's Trapix Series of Real-Time Image Processing Systems were designed around the capabilities of the state-of-the-art 64K RAM chip. This enables the system to be configured with up to 4M bytes of image memory in a compact 10½" chassis. It dramatically reduces storage costs. Many image processing capabilities that were only available in the laboratory are now affordable. And you get the bonus of 4 times the storage.

The Trapix digitizes video signals in real-time: to 8 or 10 bit accuracy for a single frame. Add the optional phase locked loop and time base corrector modules and the system is able to digitize directly from virtually any video source — including video tape and CCD sensors. Add the optional high speed memory interface and data may be read directly into image memory at video rate. Up to four video input sources can share the resources of the system. You get greater flexibility in image acquisition.

The Trapix features a new and unique video rate Pipeline Image Processor (PIP) for full arithmetic and boolean operation between image arrays of 8 or 16 bit precision. While our cini-mode provides you with the display power of a full 2 seconds of real-time video. You get twice the processing power.

Original concepts. New technology. Low price. The Trapix Series of Real-Time Image Processing Systems have left the crowd behind. And implementing our ideas in the beautiful surroundings of Lake Tahoe certainly hasn't hurt.

Contact Recognition Concepts today. We'll show you how easily and economically the Trapix Series can be tailored to fit your requirements.
WE SOLVE PROBLEMS!

Meet some of our new problem solvers.

High performance, innovative design data displays in 9", 12" and 15" screen sizes, for system designers like you. And they're all available in integrated, chassis or kit versions.

Using these basic displays, our engineers become your engineers! They custom design a display for your specific application, meeting your particular system design requirements. Scanning frequencies to 32 KHz and more. Up to 1200 line resolution. TTL or composite video. 120 or 240V AC, or 12 or 24V DC. Give us your specifications and we'll solve all your display problems. And we'll deliver on time, when you want them.

Audiotronics has been solving problems for over 25 years, designing hundreds of custom data displays for important customers, large and small. Call today. Turn our engineers loose with your display system problems.

Audiotronics
North Hollywood
California 91605
(213) 765-2645
MATROX GXB-1000 - The complete color graphics solution.

The GXB-1000 is a complete color graphics display system implemented on two Multibus boards. The system executes a display file containing high level graphics commands, generated by the user's host CPU. The GXB-1000 includes all the necessary hardware and software to draw lines, polygons, circles, characters, etc.

The unmatched performance and low cost of GXB-1000 make it the perfect solution for OEM color graphic displays. Additionally, Matrox can provide ROB monitors, CPU boards, memory boards, cardcages and keyboards for complete display system requirements.

System Components/Memory Systems

**DEC compatible microsystem**

RLX100B DEC compatible microsystem allows a complete LSI-11 system to be built, including processor, 256k-byte memory, and 2 disk drives, for less than $10,000. The system has a 10.3M-byte 5 1/4" Winchester, a 1M-byte 8" RX02 compatible floppy, a built-in Q-bus card cage with 8 quad-height slots, and a 7" (18-cm) desktop or rackmountable enclosure. LSI processor, memory, and interface cards are available. LSI-11 users can swap programs/data directly between existing systems and the RLX1001B through the RX02 floppies. Base price is $7500. Charles River Data Systems, Inc, 4 Tech Circle, Natick, MA 01760.

**Streaming tape drive**

EMISTREAMER 9800 half-inch (1.3-cm) open-reel IBM compatible tape drive is autoloading and comes with power supply and formatter. Features include 25-ips and 100-ips streaming speeds, 15.3M-byte max unformatted capacity, and a capstanless tape path that eliminates contact with the oxide coating—except at the R/W head and the sapphire tape cleaner. Suitable for desktop use or for mounting side by side with Winchester disk subsystems, the tape uses IBM/ANSI 1600-bpi PE format. THORN EMI Datatech Ltd, Spur Rd, Feltham, Middlesex, England, TW14 OTD.

**Q-bus compatible Winchester with tape backup**

DSD 890 31.2M-byte Winchester system with 1/4" tape backup emulates 3 DEC RL02 cartridge disks and a TSV05 1/2" tape. System takes up 80% less rack space and utilizes a 16.25M-byte 1/4" tape for low cost archival storage. Fully compatible with DEC LSI-11 Q-bus minicomputers, system operates with RT, RSX, TSX, RSTS, and UNIX operating software. It supports 22-bit addressing and all DEC backup utilities. Onboard bootstrap, 32-bit error correction, and simultaneous Winchester and tape operation without throughput degradation are featured. Price is $9895 in single quantity. Data Systems Design, Inc, 2241 Lundy Ave, San Jose, CA 95131.

**VERSAbus compatible 128k add-in memory**

MM-68000C add-in memory for VERSAbus microprocessor systems provides 128k bytes of storage and realtime calendar. Board comes with rechargeable batteries with 2-week data retention or with non-rechargeable batteries having 1-yr data retention. Cycle and access times are 220 ns with no refresh delays. Module selection is on 1000 (hex) boundaries that are switch selectable in the 16M-byte address field. Switch-selectable write protect is included with 8k-byte boundaries. User can substitute a 32k-byte block of CMOS RAMS with 2716 EPROMS. Price is $2350. Micro Memory, Inc, 9436 Irondale Ave, Chatsworth, CA 91311.
Closed-loop servo 5½" drive with 40-ns access

Three 5½" Winchester models are configured as triple-disk 40M-byte model 5640, dual-disk 26.68M-byte model 5426, and single-disk 13.34M-byte model 5213. A closed-loop servo positioning scheme positions to within ±25 pin. A rotary torque dc motor servo is also used. Onboard microprocessor controls all electromechanical operations and functions. Track density is 690 tpi. Each track has 32 sectors, and each sector holds 256k bytes of formatted data. Rotational speed is 3600 rpm. Recording density is 9650 bpi. Transfer rate is 5M bps. Average latency is 8.3 ms. Computer Memories Inc, 9216 Eton Ave, Chatsworth, CA 91311. Circle 290

Half-inch magnetic tape subsystems for small computers

Series 1012 tape subsystems allow small computers to read/write half-inch (1.3-cm) 9-track magnetic tape. Data format meets IBM/ANSI/ECMA and ISO standards. The tapes combine "TMS Virgo" IDT model 1012 tape transport with an intelligent formatter controller. System operates at 12.5-ips, start/stop, 1600-cpi density, and provides 20k-byte/s average data transfer rate, and 250k bytes during buffer load. A 2400' (732 m) 10.5" (26.7-cm) reel accommodates over 40M bytes of data. Price is $6995. Innovative Data Technology, 4060 Morena Blvd, San Diego, CA 92117. Circle 291

High density tape subsystem

"Avalanche" 2920 dual-density 1600/6250-bpi, 50-ips, start/stop tape subsystem integrates both tape drive and formatter/controller into 1 std rack-mountable package. It features a CAD/CAM modeled tape transport, microprocessor adaptive controls, and extensive LSI. Motion is tightly controlled for reliable GCR recording. A mechanical tape buffering system handles both high density GCR and aut/threading. Subystem uses one-third the card space typically found in similar GCR devices. MTBF is 5k h. Evaluation units will be available in April 1983. Storage Technology Corp, 2270 S 88th St, Louisville, CO 80028. Circle 292

0.5M-byte MULTIBUS memory card with ECC

BLC-0512B 512k-byte RAM card for MULTIBUS or BLC series computers provides ECC with check bit generation and storage, syndrome bit generation, and error correction. Card utilizes 64k dynamic NMOS RAMs and is available in 128k- and 256k-byte versions. It plugs directly into any IEEE 796 backplane. The card requires 5 Vdc; jumper points are provided for battery backup. List price is $1967 for each 512k-byte board, and $1598 for each 256k-byte board. Quantity discounts are available. National Semiconductor Corp, 2900 Semiconductor Dr, Santa Clara, CA 95051. Circle 293
New Amdek
3” micro-floppydisk drive system!

AMDISK-III . . . the engineer’s choice:

- New 3” hard plastic encased diskette.
- Up to 1 megabyte storage.
- Plug-in compatible with 5¼” drives.
- Compatible with IBM-PC.

Economically priced for business or personal computers!

Specifications

<table>
<thead>
<tr>
<th>Feature</th>
<th>Unit</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacity Unformatted Per Surface</td>
<td>Byts</td>
<td>250K</td>
</tr>
<tr>
<td>Media</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Record Surfaces</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Tracks</td>
<td>80</td>
<td></td>
</tr>
<tr>
<td>Recording</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max Recording Density</td>
<td>Bpi</td>
<td>8946</td>
</tr>
<tr>
<td>Track Density</td>
<td>Tpi</td>
<td>100</td>
</tr>
<tr>
<td>Transfer Rate</td>
<td>bps/µsec</td>
<td>250K</td>
</tr>
<tr>
<td>Access Time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Average Access Time</td>
<td>ms</td>
<td>55</td>
</tr>
<tr>
<td>Track to Track</td>
<td>ms</td>
<td>3</td>
</tr>
<tr>
<td>Setting Time</td>
<td>ms</td>
<td>15</td>
</tr>
<tr>
<td>Average Latency Time</td>
<td></td>
<td>100</td>
</tr>
<tr>
<td>Motor Start Time</td>
<td>sec</td>
<td>1</td>
</tr>
<tr>
<td>Disk Speed</td>
<td>rpm</td>
<td>300</td>
</tr>
<tr>
<td>Reliability</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Error Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Soft Error</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>Hard Error</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>Seek Error</td>
<td></td>
<td>10</td>
</tr>
<tr>
<td>Media</td>
<td></td>
<td>3 inch Cartridge</td>
</tr>
<tr>
<td>Drive Interface</td>
<td></td>
<td>Plug Compatible with 5-1/4 inch FDD</td>
</tr>
</tbody>
</table>

External Interface

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Signal</th>
<th>Pin No.</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 5</td>
<td>Unused</td>
<td>13</td>
<td>Write Data</td>
</tr>
<tr>
<td>6</td>
<td>Index</td>
<td>14</td>
<td>Write enable</td>
</tr>
<tr>
<td>7</td>
<td>Motor enable C</td>
<td>15</td>
<td>Track 00</td>
</tr>
<tr>
<td>8</td>
<td>Drive select D</td>
<td>16</td>
<td>Write protect</td>
</tr>
<tr>
<td>9</td>
<td>Drive select C</td>
<td>17</td>
<td>Read data</td>
</tr>
<tr>
<td>10</td>
<td>Motor enable D</td>
<td>18</td>
<td>Select head 1</td>
</tr>
<tr>
<td>11</td>
<td>Direction</td>
<td>19</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>Step-pulse</td>
<td>20-37</td>
<td>GND</td>
</tr>
</tbody>
</table>

*drives are single head

The AMDISK-III Micro-floppydisk System is an engineering breakthrough in disk size, storage capacity, media protection and user convenience. Designed for microcomputers for many applications, the Amdek system is ruggedly constructed to provide years of trouble-free operation. Warranty is 90 days (parts & labor).

Put the new AMDISK-III to test . . . its recording format, data transfer rate and disk rotation speed are compatible with 5¼” floppydisk drives. Call, or write for evaluation samples at only $480.00 . . . or circle the reader service number for full technical details.

2201 Lively Blvd  •  Elk Grove Village, IL 60007
(312) 364-1180  TLX: 25-4786

Amdek . . . your guide to innovative computing!

CIRCLE 127
ST400 compatible
5¼" Winchesters

5006 series 5¼" Winchesters are plug compatible with the ST400 family. They are provided as the single-platter 5006/1 ($585) with 6.38M bytes, the 2-platter 5006/2 ($695) with 12.76M bytes, and the 3-platter 5006/3 ($850) with 19.14M bytes. MTBF is 11k h; component life is estimated at 6 years. Average access time is 70 ms. A microprocessor controlled buffered seek is included. Power consumption is 25 W. Irwin Olivetti, Inc, 2000 Green Rd, Ann Arbor, MI 48105.
Circle 294

3.9" Winchester for IBM PC

DPR series Winchester disk drives for the IBM PC utilize SyQuest Technology's 3.9" (9.9-cm) drive, with a choice of fixed or removable cartridge. Drive provides full 5M-byte formatted storage. It consumes no more power than the IBM PC floppies, allowing the disk to be mounted in the space allotted for the second floppy. An external self-contained version with its own power supply is also available. Controller card has built-in ECC. Software includes BIOS, driver, and utilities to ensure full compatibility with existing PC DOS and CP/M-86. Prices start at $1450. IDE Associates Inc, 44 Mall Rd, Burlington, MA 01803.
Circle 295

5¼" streaming cartridge tapes

Serpentine recording allows 4 (20M-byte unit) or 9 (45M-byte unit) data tracks to be written in continuous motion. Drives are priced from $800 in OEM quantities, and will be available in the second quarter of 1983. Archive Corp, 3540 Cadillac Ave, Costa Mesa, CA 92626.
Circle 296

Board adds 512k dynamic RAM

Error detection/correction and enhanced noise immunity are std features of the 128k to 512k dynamic RAM board. MULTIBUS compatible, board has max access of 275 ns. It corrects any single-bit error and detects all double-bit errors, and can be strapped to interrupt on any error. Input port can be read to determine the type of error and to identify the failing RAM chip. Board decodes the full 24-bit address bus for a 16M-byte system-wide memory. Onboard refresh arbitration minimizes wait states. The 100-up quantity price is $825 for 128k and $1725 for 512k. Central Data Corp, 1602 Newton Dr, Champaign, IL 61820.
Circle 297

BACKED-UP. BACK-UP.
Streaming cartridge tape drives

Model S40-CT 45M-byte 5¼" streaming cartridge tape drive allows front loading of a std size tape cartridge by turning the cartridge sideways for insertion. Compatible with QIC-02 interface, unit can be installed in any system using the same mounting holes and having the same physical dimensions as std 5¼" floppy or rigid disks. Model S40-CT 8" 45M-byte streaming cartridge tape drive also provides QIC-02 compatibility. Both drives (approx $850 each) will be available for volume delivery in July 1983; evaluation units will be available in February 1983.

Cipher Data Products, Inc, 10225 Willow Creek Rd, PO Box 85170, San Diego, CA 92138.

Circle 298

3½" microfloppy disk drive

TM35 Microline® disk drive provides 875k bytes on 2 sides of a 3½" diskette, 85-ms data access, and 3-ms track-to-track speed. TM35-2 is compatible with 5¼" std interface, and provides 40 tracks/side, double-sided recording, 250k-bps transfer rate, and 500-kbyte capacity. TM35-4 is compatible with the Sony OA-D30V microfloppy drive interface, software, and diskette, and has double-sided date recording. TM35-4 features 7610-bpi recording density, 135 tpi, and 70 tracks/side. TM35-2 model features 6255 bpi and 135 tpi. Both models use FM/MFM recording. Tandon Corp, 20320 Prairie St, Chatsworth, CA 91311.

Circle 299

Streaming 1/4" tape uses QIC-02 interface standard

QIC-STREAM II provides 20M bytes of formatted data storage on a 450' (137-m) ANSI proposed std 1/4" tape cartridge (Computer Design, Nov 1982, p 3). Unit employs a dual microprocessor based formatter/controller, a basic drive mounted on a solid diecast frame, positive head positioning mechanism, and multiread thresholds. Either 30- or 90-ips tape speeds are available. Host protocols are via an 8-bit bidirectional bus on which command, status, and data are transferred. Data density is 8k bpi. OEM quantity price is $798. Data Electronics, Inc, 10150 Sorrento Valley Rd, San Diego, CA 92121.

Circle 300

Archive backs up Winchesters 10 times faster than floppies.

Today's business computer system simply can't afford floppy Winchester back-up anymore. Not when our Archive Super Sidewinder ¼" Streaming Cartridge Tape Drive can copy 45MB in just nine minutes.

A floppy, on the other hand, takes more than an hour to do the same job. Not counting the time you spend inserting a new disk every few minutes.

Saves "handling" charges.

One Super Sidewinder cartridge is equal in capacity to 38 eight-inch disks. That will save you over $200, plus the cost of handling all those disks - inserting, removing, jacketing, labeling, and filing. In addition, a Sidewinder cartridge is completely enclosed when out of the drive, virtually eliminating damage due to handling.

More than just a back-up.

Our ¼" streaming tape drives provide the complete removable media needs of any system: Software distribution, data collection and program loading. All performed at the touch of a button.

System integration made simpler.

Both our 20MB and 45MB drives are specifically designed to fit an 8" floppy disk footprint. To use the same power supply. And to use the same simple 8-bit parallel interface.

We could go on. But let's get specific, contact us today. And ask for our new handbook on streaming tape drives and how to use them.

Archive Corporation, 3540 Cadillac Ave., Costa Mesa, CA 92626. (714) 641-0279, Telex 4722063, TWX 183561. Distributed nationally by Hamilton/Avnet.
3½" microfloppy mass storage disks
Three 3½" floppy disk systems, compatible with most HP small computers, include the HP 9121S 270k-byte single-drive system ($1200), HP 9121D 540k-byte dual-drive system ($1775), and HP 9133A single-package 4.6M-byte Winchester disk and 3½" floppy ($4975). Rotating at 600 rpm and transferring 17.8k bytes/s from the disk to the host computer, the single-sided media provide approx the same capacity as most double-sided 5½" flexible disks. A 2-element media protection system and HP software packs are provided. Contact local Hewlett-Packard sales offices.

Circle 301

Multi-user systems with selectable Winchester storage
Vector SE series multi-user microcomputer systems include model 5005E with 5½" 5M-byte Winchester drive, model 5010E with 5½" 10M-byte Winchester, and model 5032E with an 8" 32M-byte Winchester. Each system has a 630k-byte floppy drive, detached keyboard, and green phosphor screen. Optional cartridge SafStor tape drive is recommended for backup and archival storage. A 6-MHz Z80B microprocessor and 128k RAM are provided. Extended CP/M provides print spooling for simultaneous data entry and printing. A parallel and serial printer can be operated simultaneously from different terminals. Vector Graphic Inc, 500 N Ventu Park Rd, Thousand Oaks, CA 91320.

Circle 302

Z80A, CP/M 2.2 based computer
AMIGO™ CP/M 2.2 based computer system uses a Z80A microprocessor with 64k-byte RAM as a CPU and I/O controller, and a 6502 microprocessor to control 44k-byte RAM handling the bit-mapped graphics and char display. System features a 12" (30-cm) nonglare display and is available with dual 5½" floppy drives with up to 400k-byte formatted storage. Dual floppy drives with 800k bytes and a 5M-byte Winchester are optional. An 83-key low profile detachable keyboard is featured. Parallel printer port interfaces to a dot matrix, 80- or 132-col impact printer with graphics capabilities. Pricing begins at $2395. Ontel Corp, 250 Crossways Park Dr, Woodbury, NY 11797.

Circle 303

Graphics/image processor
Model 2800-32 image processing system for sequential processing of RGB images has up to six 8-bit banks of 512 x 512 memory with program selectable resolutions of 512 or 480 lines and 512 or 640 pixels/line. A video digitizer and an MC68000 microprocessor card with up to 512k-byte program memory (loadable from the host computer) are included. Bit-slice processor with up to 4k of 64k-bit user loadable microcode for system control and graphics processing is provided. Pipeline image processor with extensive lookup tables, a video rate of 8 x 8 hardware multiplier, a 16 x 16 ALU, and an input stage for digitizer images are featured. Prices start at $25,000.

Grinnell Systems Corp, 6410 Via Del Oro Dr, San Jose, CA 95119.

Circle 304
GTCO DIGITIZERS MAKE YOU NUMBER ONE

We're the largest producer of electromagnetic digitizers. So we can deliver field proven tablets in the quantity you need...when you need them.

Our Digi-Pad family uses new technology to provide unique digitizer features.

- **PRESSURE PEN**
  The pressure sensing pen option gives the operator a more natural input...perfect for the artist.

- **4D**
  The 4D option provides another independent variable proportional to stylus tilt and direction...like a joy stick.

- **SELF DIAGNOSTICS**
  A 4-tone alarm reports test results for all components including the tablet grid...insuring digitizer integrity.

Every Digi-Pad is compatible. So when you develop your software and interface around our smallest and least expensive Digi-Pad (under $1000), you can interchange any other size Digi-Pad without redesign. Digi-Pad is also compliant with U.L., FCC and many other standards.

Give your system an edge. Choose the number one digitizer from GTCO. Call us at (301) 279-9550 today.

**GTCO Corporation**
1055 First St. / Rockville, MD 20850
(301) 279-9550  Telex 898471
16-bit small computers

Two 16-bit IBM PC compatible personal computers—a portable or desktop system—include a 320k-byte half-height diskette drive, green phosphor monitor, 128k-byte memory, and serial and parallel ports. MS DOS, BASIC with graphics commands, and a spreadsheet software package are also provided. A second half-height floppy diskette and/or a 10M-byte hard disk can be directly added. Two floppies and the hard disk can be directly installed with no external attachments to upgrade the desktop system. Memory can be expanded from 128k to 512k bytes without using expansion slots. A 110-W switching power supply, an 8088 microprocessor, and an optional 8087 floating point coprocessor are used. Prices range from $2395 to $4495. Corona Data Systems, Inc, 31324 Via Colinas, Westlake Village, CA 91361. Circle 305

Home Sweet Home for Your Multibus

Finally there's a system chassis that is designed and manufactured with the thoroughness and care you expect in your Multibus system. It's Electronic Solutions' new Multichassis™.

• 9 slots, 0.6” spacing—or 7 slots, 0.75” spacing
• Hefty 4-output 300W power supply — 40A at +5V
• Cool operation even with high-density boards

There's a field-proven card cage and backplane, plus full RFI filtering, locking front panel function switch, power fail detection, and quiet dual cooling fans with quick-change filters.

And best of all, the removable front panel lets you easily customize the Multichassis to match your company color and logo.

So treat your Multibus system to an elegant but affordable new home—the Multichassis by Electronic Solutions. Call us today for full specifications and prices.

Electronic Solutions

5780 Chesapeake Ct.
P.O. Box 85244
San Diego, CA 92138
Call Toll Free
(800)854-7086
in California
(619)292-0242

16-bit micro

Altos 586 microcomputer has 5-user (upgradable to 8-user) capability. Interfaces to Ethernet™ and Altos-Net™ networks are provided. The 16-bit micro uses the Intel 8086 processor running at 10 MHz and has 256k or 512k RAM, expandable to 1M byte. An ergonomically designed terminal is available. Software includes XENIX/UNIX and a business software package. Battery backed clock and calendar, MULTIBUS architecture, proprietary memory management, power failure detection, and internal distributed intelligence are featured. Six RS-232 ports, upgradable to 10, are supported. Prices range from $4990 to $7990. Altos Computer Systems, 2360 Bering Dr, San Jose, CA 95131. Circle 306
Dolch.
advanced logic analysis

Personality Plus for 16 bit microprocessors

The Dolch 4850A Logic Analyzer has what it takes to analyze your 16 bit microprocessor.

Friendly, yet powerful, personality
Our Trace Module connects the 4850A directly to your 16 bit operating system. Signal interfacing and clock formatting are already done. (In the 68000 and 8086/88 systems, the Trace Module separates instructions executed by the microprocessor from all of those that were "prefetched" into the instruction queue.) The 4850A then disassembles and displays the operations in assembly language mnemonics. It's that easy.

Plus Some Powerful Pluses
300 MHz Sampling: Besides having 48 channels, for state or timing analysis, you can overlay 16 more at 300 MHz. The 3.3 ns resolution lets you spot short glitches and resolve critical timing sequences.
Advanced Triggering: Multi-level, multi-function triggering gets you to your data — and analysis — quickly.
Area Tracing: You can limit data tracing to specific areas of interest in your system's memory — there's no need to record unwanted data.

Competitive Price: Price is a real plus over any other analyzer.

For more reasons why the 4850A is ideal for 16 bit (and 8 bit!) microprocessors see a demonstration. Call (800) 538-7506; in California, (408) 998-5730. Or write: 230 Devcon Drive, San Jose, CA 95112.
Microcomputer with STD bus expansion

ISB 80/85 standalone microcomputer has built-in, slimline card cage that allows the STD bus based system to be user customized. System comes with either Z80 or 8085 CPU cards; 64-byte RAM card; 12" (30-cm) CRT; detachable keyboard; and either two 5½" dual-sided, double-density floppy drives or one 5¼" floppy, and one 10M-byte 5¼" Winchester. Up to 6 STD bus cards can be added. Fully integrated ISB-ICP/M CP/M 2.2 based OS is supplied. Unit price range is $5990 to $8990. OEM pricing is available. Intersil Systems, Inc, a sub of General Electric Co, 1275 Hammerwood Ave, Sunnyvale, CA 94086. Circle 307

CP/M and MP/M computer

QDP-300 computer features a 6-MHz Z80B CPU, cache memory for disk track buffering, a Z80A DMA processor for high speed data transfer, 128k-byte RAM, two 8" double-sided double-density floppy drives, internal sensor, S-100 bus, and CP/M. Options include a 10M- or 15M-byte 5¼" hard disk, 256k-byte RAM, up to 6 serial ports, and MP/M II operating system. Standard 8-bit configuration is easily upgradeable to an optional 16-bit capability that uses an 8086 processor. Quasar Data Products (QDP) Computer Systems, 10330 Brecksville Rd, Cleveland, OH 44141. Circle 308

16-bit industrial microcomputer

MB681 integrated microcomputer system is housed in an airtight aluminum enclosure that contains an 8-slot IEEE 796 card cage, 10-MHz 8086 processor with 128k parity RAM, and serial/parallel I/O. A 12" (30-cm) alphanumeric display with 64-key alphanumeric keyboard is provided. Push/pull cooling across the card cage and thermal heat exchanger are included. Power supply is 200 W. Price is $6795; OEM discounts are available. Delivery is 30 days ARO. Comark Corp, 257 Crescent St, Waltham, MA 02154. Circle 309

16/32-bit microprocessor for virtual machine applications

MC68010 16/32-bit microprocessor can store the complete internal processor state upon receipt of a memory fault. The processor can recover this state later and continue processing after the fault condition is resolved. One operating system supervises any number of subordinate operating systems, allowing multi-users to run different operating systems and virtual I/O to be supported. (continued on page 228)

High Resolution RGB Color Monitor

CRT 12" Diagonal, 76 Degree, in-Line Gun, .31 mm dot pitch black matrix, non-glare surface (NEC 320CGB22)

Input Signals R,G,B channels, Horz Sync, Vert Sync, Intensity — all positive TTL levels

Video Bandwidth 15 MHz

Scan Frequencies Horizontal – 15.75 KHz Vertical – 60 Hz

Misconvergence Center: 6 mm max, Corner: 1.1 mm max

Display Size 215 mm X 160 mm

Resolution Horizontal – 600 dots Vertical – 240 lines (not interlaced) 480 lines (interlaced)

OEM inquiries invited, contact PGS for complete technical data, pricing and delivery.

PGS Graphic Systems

Princeton, New Jersey 08540 (609) 683 1660 TLX: 685 7009 PGS Prin

CIRCLE 134
How do Unibus* users spell peak I/O rate relief?

High speed data acquisition can be a real headache. Especially during peak I/O rates when transfer can exceed the CPU's capacity and key bits of information go off in thin air.

So we developed a DR11-W module. First for the Unibus. Now for the Q-Bus. Both feature our exclusive DMA Throttle that efficiently regulates data flow down to average rates to maximize overall CPU performance. But that’s not all.

Additional design features make it a cure for many other troublesome Unibus or Q-Bus system ills. For example, it offers:

- Edge mounted LED’s to illuminate performance status
- Micro-sequencer driven, self-test diagnostics
- Long lines capability
- Switch selectable 22-bit addressing (Q-Bus)
- Bus Address Extension for memory transfer throughout the 4 megabyte range (Q-Bus)
- Switch selectable, 4-level or single level interrupt arbitration (Q-Bus)
- Compatibility with 16, 18 and 22-bit backplanes (Q-Bus)

This high speed, digital input/output device is prescribed for such typical applications as:

- High speed graphics
- Digital data acquisition
- Parallel information processing
- Interprocessor linking between a Unibus and Q-Bus

There’s more. And we’re anxious to spell out all that the DR11-W and our complete line of computer interfaces can do for you. Call or write today and ask about full year warranty. Available under GSA contract #GS-00C-03330.

Now for Q-Bus* users too.

*TM Digital Equipment Corp.

1995 N. Batavia Street, Orange, CA 92665
714-998-6900 TWX: 910-593-1339

Circle 135 For LSI-11-171 for PDP-11
(continued from page 226)

Delayed bus error signal can also abort a bus cycle to allow error detection/correction without impacting performance. User programming model, supervisor programming model, and 2 alternate function code registers are provided. Samples are $90 each in quantities of 100. Motorola Inc, MOS Microprocessor Div, 3501 Ed Bluestein Blvd, Austin, TX 78721. 

Circle 380

CMOS STD bus cards

A processor card based on the 80C85A CPU, a 16k-byte-wide memory card, and a general purpose interface card for the STD bus have an op temp range of -25 to 85 °C and a storage temp range of -40 to 100 °C. Gold-plated sockets, jumper posts, and plugs are included. The 78C05 processor card ($295) accommodates 8k-byte CMOS EPROM and 4k-byte CMOS RAM. 2k bytes of RAM and an edge connector are included. The 77C02 16k memory card ($175) handles 16k bytes of either EPROM or RAM, or 8k bytes of each. Its eight 24-pin sockets accept 2k-byte EPROMS or 2k byte-wide CMOS static RAMS. The 75C07 interface card ($260) features 24 bidirectional I/O lines controlled by three 8-bit R/W ports. Pro-Log Corp, 2411 Garden Rd, Monterey, CA 93940.

Circle 310

CMOS microprocessor family

R65C00 8-bit CMOS microprocessor family incorporates 12 new instructions and 2 new addressing modes. R65C02 is pin compatible with the std 6502 and requires an external clock; R65C102 has a self-contained oscillator; R65C112 operates with a slave clock for multiprocessing applications. Peripherals will include peripheral interface adapter (PIA), PIA with 16-bit counter/timer, ACIA, and static RAM, ROM, and EPROM. Improved bit manipulations, including set/reset memory bit and branch on bit set/reset, lead to 20% memory requirement reduction. Price is $4.90 in large volumes. Rockwell International, Electronic Devices Div, 4311 Jamboree Rd, PO Box C, Newport Beach, CA 92660.

Circle 311

PROCESS CONTROL

INSTRUMENTATION

MARKETS IN THE

FAR EAST

Frost and Sullivan has completed a 378-page report analyzing and forecasting the markets for process control instrumentation in these countries: Australia; Hong Kong; South Korea; Malaysia; India; Singapore and Japan.

Instrumentation breakdowns are quantified in the following categories:
- Measuring and Controlling Instrumentation by Function, Temperature, Pressure, Flow, Liquid Level, Other
- Analytical Instruments
- Control Valves
- Process Control Computers
- Other Miscellaneous

This report combines market and technology analysis and forecasting to identify process control instrumentation market trends, projected growth rates, estimated total and product group market sizes from 1982 to 1986, and a breakdown of total market sizes by end-use sector, for the period of the projections, by country. The specific objectives of this study are to provide industrial process control instrumentation manufacturers with the following information:

Price: $1,400. Send your check or we will bill you. For free descriptive literature, plus a detailed Table of Contents, contact:

FROST & SULLIVAN
106 Fulton Street
New York, New York 10038
(212) 233-1080

PERIPHERALS

Low cost VDTs emulate 18 systems

Ampex D150 and D175 video display terminals come with a 32k-bit EPROM socket that allows modifications/additions to the std firmware. D150 ($849) provides a 256-char set that can be displayed double wide and double high; double wide; or double high. Split-screen capability with vertical scrolling, and smooth and jump scroll modes are provided. D175 ($869) provides all features of the D150, and also includes an ergonomically designed typewriter style keyboard. Both terminals provide data code, escape sequences, control codes, and emulation of 18 comparable systems. Data format is 24 lines x 80 chars; char format is 6 x 8 dot matrix in a 7 x 10 field. RS-232-C asynchronous and serial printer interfaces are included. Ampex Corp, 401 Broadway, Redwood City, CA 94063.

Circle 312

Digital color plotter

Digital color plotter model VP-680IP utilizes either 6-fiber, ball-point, or plastic tip pens to generate color impressions over a plotting area of 10" (25 cm) along the X axis and 7.2" (18.3 cm) along the Y-axis. Writing speed is 16 ips. Unit accepts ASCII 8-bit parallel GPIB or RS-232-C interfaces. Price is $1995. Panasonic, 1 Panasonic Way, Secaucus, NJ 07094.

Circle 313
Protect your sensitive IBM data with our new Fiber Optic Link

- Plug compatible with IBM series 3250, 3270A, and 3270B equipment.
- Replaces coaxial cable with fiber optic cable.
- Up to 1 Km operating range — virtually immune to electromagnetic interference.

Versitron's FDH-1 (fiber optic digital hybrid) was designed to replace the coaxial transmission path in systems equipped with the IBM 3250 or 3270 series equipment. The simple installation of a fiber optic link provides two very important benefits to the user. First of all, the security level of the transmission link is greatly improved since fiber optic cables are inherently immune to conventional wire-tapping techniques. Secondly, the system operating capability will be enhanced since fiber optic cables are impervious to virtually all types of electromagnetic interference. This includes, of course, interference from heavy duty manufacturing equipment and noisy adjacent cables.

Versitron's FDH-1 combines the high speed capabilities of a coaxial cable with the inherent advantages of a fiber optic cable. By interfacing directly to the coaxial cable, the FDH-1 appears totally transparent to the rest of the system; thus eliminating any operating restrictions.

If you’re currently transmitting high speed data over a coaxial cable and you’re concerned about data security, give us a call at (202) 882-8464 and get all of the details on how our FDH-1 will not only protect your data; but may also actually increase the operating efficiency of your entire system.

The FDH-1 is available in a variety of different enclosures, including a sealed unit specifically designed for EMI/RFI suppressed applications.
Communications workstation

BITELEX workstation has split-screen display that monitors any incoming or outgoing messages. Designed for domestic and international networks, the workstation can display, transmit, and print messages in single- or mixed-language mode. All messages are permanently saved on floppy diskette. Basic system ($3500) contains a 12" (30-cm) CRT, ASCII keyboard, 80-cps impact printer, single-board control unit with 64k-byte RAM and 16k-byte PROM, 2 serial communications ports with built-in modems, a parallel interface port, and a multitasking central program. International Digital Electronics Associates, Inc, 6 Westchester Plaza, Elmsford, NY 10523.
Circle 314

Low cost color terminal

Viewpoint/Color terminal, priced at less than $1200, can run applications written for the ADDS Regent 40 and 60, and the ADDS Viewpoint/60 terminals without software modification. Similar in use to std alphanumeric terminals, the Viewpoint/Color also features variable tilt and swivel screen, glare reduction, and low profile keyboard. Red, green, blue, magenta, cyan, yellow, black, and white can be assigned to highlight forms and other screen data. Advanced Digital Data Systems Inc, 100 Marcus Blvd, Hauppauge, NY 11788.
Circle 316

Large screen terminal uses oval design box

Model 970 terminal features an oval-shaped enclosure with 14" (36-cm) CRT screen, detachable keyboard, and side-mounted electronics that include logic board and power supply. Silent air flow system in the side enclosure releases heated air at the top of the side-mount to reduce temp. Terminal meets ANSI X3.64. CRT provides black letters on green phosphor tiltable screen. Price is $1495. TeleVideo Systems, Inc, 1170 Morse Ave, Sunnyvale, CA 94086.
Circle 317

Low cost color printer

Model 315 color printer has a 4-hammer head design with a special rotating platen, with each of the 4 hammers printing 1 of 4 primary colors. Over 30 possible shades can be printed in a single pass of the printhead. This single-hammer/single-color design prevents color bleeding and contamination of the ribbon that can be caused by ink residue left on the hammer. The printer operates at 50 cps for both char and color graphics printing. Rated graphics throughput is 200 cps. Retail price is $599. Transtar, div of Omega Northwest, Inc, Box C-96975, Bellevue, WA 98009.
Circle 318

Low cost ink jet printer for desktop micros

JP101 dot-matrix printer, operating noise-free at 80 cps, consists of a single PCB, power supply, and mechanical assemblies for head and paper movement. It measures 4.5" x 15" x 10" (11.4 x 38 x 25 cm). Draft quality alphanumeric are printed at 10 cpi over 80 cols in a 7 x 7 matrix, 12 cpi over 96 cols in a 7 x 7 matrix, or 18.25 cpi over 146 cols in a 7 x 5 matrix. Bit-map graphics are 110 x 110 dots/in, with 880 dots/8" (20-cm) line. Printhead moves horizontally by dc motor and encoder, and vertically by a stepper motor. An 8-bit parallel interface, with optional RS-232-C or current loop interfaces, is provided. Irwin Olivetti, Inc, 2000 Green Rd, Ann Arbor, MI 48105.
Circle 319

Multimode dot matrix printer

DP-9625A, dual-pass dot matrix printer, a member of the Silent/Scribe family, has a max speed of 200 cps in data processing mode and 50 cps in near letter quality mode. Intermediate speeds of 150, 120, and 100 cps provide correspondence quality. Noise level is 55 dBA. In both horizontal and vertical dimensions, graphics resolution is either 72 or 144 dots/in. Double-width printing, horizontal and vertical tabbing, and 6 or 8 lines/in are standard. Parallel Centronics and serial RS-232-C interfaces are provided. Anadex, Inc, 9825 De Soto Ave, Chatsworth, CA 91311.
Circle 320

Let's hear from you
We welcome your comments about this issue. Just jot them on the Reader Inquiry Card.
To your host CPU
our Winchester Disk
backup looks just like your
Winchester Disk.

Now, costly interface designs are eliminated when you specify EPI's STR®-Stream. That's because this compact, reliable 1/4" cartridge incremental recorder has a system designed interface that emulates both the power requirements and interfacing of Winchester disks. Interfaces available include SA1000, ST506, PRIAM, and DEI Funnel® look-alikes.

STR®-Stream offers the highest data integrity (< one soft error in 10⁹ bits), and unit-to-unit compatibility of any recorder in its class. To achieve this, it utilizes a wide write track, narrow read track, read-after-write circuitry and CRC verification.

The recorder stores up to 17 Mbytes (unformatted) on a DC-300XL cartridge, yet takes up no more physical space than an 8" floppy.

Each STR®-Stream comes complete and ready to plug into your compatible controller. Domestic U.S. price is less than $1,000 in OEM quantities. EPI, with more than 10 years experience moving tape, has the technology and resources to back you and your Winchester disks.

For complete information on STR®-Stream, write to Electronic Processors, Inc., P.O. Box 569, Englewood, CO 80110. Phone (303) 761-8540.

Let EPI remember for you.

ELECTRONIC PROCESSORS INCORPORATED
Solve your puzzle at INTERFACE '83

INTERFACE '83 offers practical solutions, because it is that very special annual gathering of major users and vendors located precisely at the convergence of computer and communications technologies. If you're a decision-maker involved with today's increasingly complex information systems, already planning or working with various pieces of the puzzle like...

- Local area nets
- Front ends, modems and MUXs
- Policy and regulatory issues
- Network services
- Desktop computers
- Office systems integration
- DDP
- And more...

Then join your peers at the 11th annual INTERFACE '83, March 21-24 at Miami Beach Convention Center, where you will discover how to put all the pieces together for solutions to your particular puzzle.

Once again, the INTERFACE Conference will point the way, with more than 200 experts offering presentations on all aspects of the DataComm/Info Processing puzzle. These experts tell it like it is, so that you can convert their insights into productive operational decisions.

With these new insights provided by our experts, you'll really be in position to profit from the state-of-the-art displays on the INTERFACE '83 exhibit floor. More than 250 leading supplier companies will be on the floor of the Miami Beach Convention Center with their newest hardware, software, services ... ready to discuss with you the solutions they offer.

To round it off, you'll want to attend the second annual Industry Awards Banquet (black tie optional), and you'll also want to spend many informal hours exchanging views with the industry's leading consultants and most distinguished executives.

For complete details, call us today - 617-879-4502. Or complete and return the coupon below.

INTERFACE® '83 HAS YOUR SOLUTION

YES, I'd like to know how INTERFACE '83 can solve my Data Communications/Information Processing puzzle. I'd like more information.

Name ____________________________
Title ____________________________
Company _________________________
Address ___________________________
City __________________ State ______ Zip ______
Phone ( ) ________________

Send to: The Interface Group, Inc. Registration Department 160 Speen Street P.O. Box 927 Framingham, MA 01701

INTERFACE '83
March 21-24, 1983 • Miami Beach Convention Center, Miami Beach, FL

Co-Sponsored by BusinessWeek and Communications Magazines

THE INTERFACE GROUP
160 Speen Street, P.O. Box 927, Framingham, MA 01701 ⋆ (617) 879-4502

Producers of:
INTERFACE, FEDERAL DP EXPO, COMDEX/SPRING, COMDEX/FALL, COMDEX/EUROPE, THE COMPUTER SHOWCASE EXPOs (Nationwide)
If you're looking for a smart ANSI compatible terminal, the NABU 3100 is a very shrewd choice indeed. It's a surprisingly economical package, and it's packed with dozens of the most wanted features.

Features like a buffered edit mode, 4 character highlighting attributes, double-width characters, 16 user programmable string keys, host/user writeable status line and split screen are all standard.

And we haven't overlooked the consideration of operator comfort. The NABU 3100's ergonomic design incorporates a detached typewriter-style keyboard with audible key click, a time saving auto key repeat, a 14-key numeric keypad, smooth scroll and a 12-inch non-glare screen, available with black/white, green or amber display.

Also available, the NABU 3100/GX. Our smart, high performance single line graphics terminal. It incorporates all the features of the NABU 3100, delivers the same excellent price/performance ratio and gives you a Tektronix™ Plot 10™ software compatible graphics package as well.

These two smart terminals are a shrewd choice for anyone who wants the combination of top performance and top value. For more information on NABU 3100 and NABU 3100/GX, call us or your local NABU terminal distributor.
Complete Protection Needed

**Dedicated Power Lines Leave Computers Vulnerable.**

Power-line noise is a major source of computer problems; it can cause program errors, component malfunction and hardware damage. The many sources of noise include lightning, the switching of power grids and power-factor correction capacitors by utility companies, and the operation of countless electrical devices from elevators to electric pencil sharpeners. Power-line noise is so troublesome that most computer manufacturers recommend that users provide some form of noise protection in order to keep sensitive equipment operating properly.

### Dedicated Lines are Ineffective Against Most Noise Transients.

Many computer users believe that the best way to provide noise protection is with a dedicated power line. But a dedicated line protects only against noise that originates within the computer facility. It provides virtually no protection against the majority of noise transients — those which originate outside the facility. This external noise enters the building through the main power feeder and actually travels down the dedicated line to the computer.

### Ultra-Isolators Provide COMPLETE Noise Protection.

A Topaz Ultra-Isolator installed between the computer and the electrical power source blocks the only path through which noise can pass. This ensures complete protection against all power-line noise regardless of its source. (See table.)

#### More Ultra-Isolator Advantages.

- **Distribution**
  - A dedicated line offers only limited noise protection — and for only one piece of equipment. A Topaz Ultra-Isolator offers complete protection and also offers output receptacles for as many as 21 pieces of sensitive electronic equipment. This feature allows users to distribute noise-free AC power to an entire computer system simply by plugging each piece of equipment into the Ultra-Isolator.

- **Convenience**
  - Installing a dedicated power line often requires building modifications that can disrupt normal facility operations for days. A Topaz Ultra-Isolator typically can be installed in less than one hour — and with practically no inconvenience.

- **Economy**
  - In most cases, the cost of an Ultra-Isolator will be considerably less than the cost of a dedicated power line. And unlike a dedicated line, a Topaz Ultra-Isolator can be moved if the computer is ever relocated.

Topaz Ultra-Isolators are available in 50 Hz and 60 Hz models and in styles and power ratings to suit virtually any application. Other features include UL listing, attractive computer-room styling, quiet and efficient operation and guaranteed performance.

**Why install a dedicated power line when you can provide more protection for more equipment in less time for less money with a Topaz Ultra-Isolator?** Contact us today for the complete solution to noise-related computer problems.

---

**Sources of Noise**

<table>
<thead>
<tr>
<th>Noise Source</th>
<th>Dedicated Line</th>
<th>Ultra-Isolator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrical devices within your facility</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>Electrical devices in neighboring facilities</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>Lightning</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>Power-network switching</td>
<td>NO</td>
<td>YES</td>
</tr>
<tr>
<td>Switching of power-factor correction capacitors</td>
<td>NO</td>
<td>YES</td>
</tr>
</tbody>
</table>

---

Topaz Electronics Division, 3855 Ruffin Road San Diego, CA 92123 (619) 279-0831 TWX: 910-335-1526

---

CIRCLE 140
Sprague BiMOS Latch/Drivers can be advantageously employed in a variety of sink and source drive applications: relays, solenoids, stepping motors, LED or incandescent displays, thermal print heads, vacuum fluorescent displays, and many more.

These IC's incorporate CMOS inputs, latches, and control circuitry to provide minimum loading and compatibility with CMOS, PMOS, NMOS, and TTL. The bipolar Darlington outputs are suitable for use with a wide variety of high-voltage or high-current loads. The bipolar/MOS combination provides extremely low-power with maximum interface capability.

<table>
<thead>
<tr>
<th>Type</th>
<th>Description</th>
<th>$V_{out}$</th>
<th>$V_{DD}$</th>
<th>$I_{out}$</th>
<th>Engineering Bulletin No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCN-4401A</td>
<td>4-Bit Latch/Driver</td>
<td>50V</td>
<td>18V</td>
<td>500mA</td>
<td>26180</td>
</tr>
<tr>
<td>UCN-4801A</td>
<td>8-Bit Latch/Driver</td>
<td>50V</td>
<td>18V</td>
<td>500mA</td>
<td>26181</td>
</tr>
<tr>
<td>UCN-4805A</td>
<td>Latched Decoder/Driver</td>
<td>60V</td>
<td>18V</td>
<td>-40mA</td>
<td>26182</td>
</tr>
<tr>
<td>UCN-4806A</td>
<td>Latched Decoder/Driver</td>
<td>60V</td>
<td>18V</td>
<td>-40mA</td>
<td>26182</td>
</tr>
<tr>
<td>UCN-4810A</td>
<td>10-Bit Serial-input, Latched Driver</td>
<td>60V</td>
<td>18V</td>
<td>-40mA</td>
<td>26183</td>
</tr>
<tr>
<td>UCN-4815A</td>
<td>8-Bit Latch/Source Driver</td>
<td>60V</td>
<td>18V</td>
<td>-40mA</td>
<td>26183</td>
</tr>
<tr>
<td>UCN-4821A</td>
<td>8-Bit Serial-input, Latched Sink Driver</td>
<td>50V</td>
<td>15V</td>
<td>350mA</td>
<td>26185</td>
</tr>
<tr>
<td>UCN-4822A</td>
<td>8-Bit Serial-input, Latched Sink Driver</td>
<td>80V</td>
<td>15V</td>
<td>350mA</td>
<td>26185</td>
</tr>
<tr>
<td>UCN-4823A</td>
<td>8-Bit Serial-input, Latched Sink Driver</td>
<td>100V</td>
<td>15V</td>
<td>350mA</td>
<td>26185</td>
</tr>
</tbody>
</table>

For the name of your nearest Sprague Semiconductor Distributor, write or call Sprague Products Company Division, North Adams, Mass. 01247.
It's a price breakthrough even at $7,200 for a single unit. Our multibus display controller gives you performance too with 8, 16, or 256 colors; hardware, pan, scroll, and zoom; multiple plane BIT, BLT, and fast vector writing with the new NEC 722Q.

Boards can be modularly configured to give you upgradeable options. You can start with a 2 board 8 color system; move to 3 boards with 16 colors, or grow to a 256 color set with overlay planes. Palettes of 2 or 24 can be selected for our look-up-table. The same boards can be configured for grey scale.

Hardware features don't become software pains either. Our Unix "C" driver and core package allows you to work above low level mental gymnastics.

Want more information? Circle the bingo or call us at (617) 275-4330 for an individual quote. Put some color in your systems life.
Lundy graphics terminals are setting standards because we set high standards for Lundy.

Standards: no other 3D graphics vector work-station delivers more speed or a higher IQ than the UltraGraf; only our color raster scan display products offer resolution as high as 1,536 x 1,024 pixels. But there's still another standard you should investigate—the one we set for our company.

Be careful. The fast-paced world of high tech breeds a lot of companies that don't survive; five years from now, many graphic terminal manufacturers won't be around anymore. Which means you could be left without service, support or enhancements.

Lundy: a company as good as its products.

That's why we think it's important you know as much about our company as our products. We're a high tech company that's been able to balance standard-setting technology with solid business sense—no small achievement.

Now, don't take our word for that, take Forbes magazine's instead. Lundy was on Forbes' Up & Coming List for 1982, a select roster of companies that look good for the long term because they've paid attention to basics: low debt load, consistently good profit picture, sound management, investment in service, support and R&D.

We'll help you see more in graphics.

When you take a close look at our graphics terminals, service, support, software, systems capability, enhancements—and our company—you'll understand why Lundy can help you see more in graphics now and in the long term.

For more information, write: Lundy Electronics & Systems, Inc., Glen Head, New York 11545, or call: (516) 671-9000.
Check The Chart Before You Choose Your New 16-Bit Computer System.

Columbia Data Products’ New Multi-Personal® Computer, Featuring IBM-PC® Compatibility, Excels In Professional, Business And Industrial Applications. Check it out.

Columbia Data Products’ MULTI-PERSONAL® COMPUTER can use software and hardware originally intended for the IBM® Personal Computer ... while enjoying the flexibility and expandability of all Columbia Data’s computer systems.

Available operating system software includes single-user MS-DOS® or CP/M 86® or multi-user, multi-tasking MP/M 86® or OASIS-16®, with XENIX® available soon, providing users with a host of compatible software packages for personal and professional business and industrial applications. A large selection of higher level languages are also available, including BASIC, FORTRAN, COBOL, PASCAL and MACRO Assembler.

Our standard 16-Bit 8088 hardware configuration provides 128K RAM with parity, two RS-232 serial ports, Centronics parallel printer port, interrupt and DMA controllers, dual floppy disks with 640K storage, Winchester disk and keyboard interfaces, and eight IBM-PC compatible expansion slots ... and lists for only $2995. Winchester hard disk configurations, featuring cache buffer controllers for enhanced disk access performance are also available, starting at $4995.

So, when you need to grow, why gamble and hassle with independent third party hardware and operating system vendors which may or may not be compatible ... not to mention the hidden expense and frustration of implementing peripheral drivers in the different operating systems and upgrades? Who needs the finger-pointing when things don’t work out?

After you review our chart, you will agree ... for overall 16-Bit microprocessor superiority, expandability, flexibility, compatibility and real economy, Columbia Data is your total source.

Our Multi-Personal Computer ... the 16-Bit system born to grow! Get yours now.

---

MAIN FEATURES CDP-MPC IBM-PC* OTHERS

<table>
<thead>
<tr>
<th>Microprocessor</th>
<th>16-Bit 8088</th>
<th>16-Bit 8088</th>
<th>?</th>
</tr>
</thead>
<tbody>
<tr>
<td>USER Memory</td>
<td>128K-1 Mbytes</td>
<td>16K-256 Kbytes</td>
<td>?</td>
</tr>
<tr>
<td>IBM-PC Compat</td>
<td>8 Slots</td>
<td>0</td>
<td>?</td>
</tr>
<tr>
<td>Expansion Slots Beyond Professional Configuration</td>
<td>8 Slots</td>
<td>0</td>
<td>?</td>
</tr>
<tr>
<td>Storage</td>
<td>Dual 320K (std)</td>
<td>Dual 320K (Opt)</td>
<td>?</td>
</tr>
<tr>
<td>Resident Flappy Disk</td>
<td>No</td>
<td>No</td>
<td>?</td>
</tr>
<tr>
<td>Hard Disk Storag e</td>
<td>No</td>
<td>No</td>
<td>?</td>
</tr>
<tr>
<td>Hard Disk Stor ag e</td>
<td>SM/10M</td>
<td>SM/10M</td>
<td>?</td>
</tr>
<tr>
<td>OPTIMAL OPERATING SYSTEMS (Supported by Company)</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>IBM-PC®</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>MP/M 86</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>OASIS-16</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>XENIX</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>OPTIMAL HARDWARE EXPANSION BOARD (Supported by Company)</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>RS-232 Communications</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>B/W and Color Display Controller</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>Expansion Memory</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>Z-80 CP/M-80 Board</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>Cache Buffer Hard Disk</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>Time-Calendar Board</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>IEEE Bus Controller</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>8- Floppy Disk System</td>
<td>Yes</td>
<td>Yes</td>
<td>?</td>
</tr>
<tr>
<td>8&quot; Hard Disk System</td>
<td>Up to 40 Mbytes</td>
<td>Up to 40 Mbytes</td>
<td>?</td>
</tr>
</tbody>
</table>

*For comparison purposes, typical professional configurations consist of 16-Bit 8088 Processor, 128K RAM with Parity, Dual 320K 5-inch Floppies, DRA and Interrupt Controller, Dual RS-232 Serial Ports, Centronics Parallel Port and Dumb Computer Terminal or Equivalent.
*Columbia Data Products also supports CP/M 80® with an optionally available Z-80 CP/M Expansion Board.
*As advertised in BYTE Magazine, August 1982.

---

IBM is the trademark of International Business Machines. CP/M and MP/M are trademarks of Digital Research. OASIS is the trademark of Phase One.
More Room

You get more room for extra cards without increasing overall size, because our design gives you greater inside dimensions.

More Reliability

All cages are constructed of sturdy, durable anodized aluminum with a single mother board backplane...a concept that increases reliability and minimizes interconnections.

More Models

We have more models than all our competitors combined. Choose a cage with 3, 4, 5, 6, 7, 8, 9, 12, 14, 15, 16, 20, 24 or 26 slots for the right solution to your problem. We have models with either 0.6" or 0.75" card centers and can even accommodate wirewrap cards.

More Information?

Call our toll free number
(800) 854-7086
**Low cost ANSI compatible terminal**

GENI terminal features a 15" (38-cm) nonglare screen, 60-line optional memory and zoom feature that allows user or host to reconfigure the display format from 18 to 30 lines. Editing commands are implemented with pointers and allow for decimal parameters. The terminal can be used with full-screen editors with little use of pad chars, even at high baud rates. Detached keyboard provides numeric and function keys and n-key rollover. Thirty-six levels of programmable keys can be downloaded with host or application commands for 1-stroke execution. The ANSI compatible terminal is $1195. Ann Arbor Terminals, Inc, 6175 Jackson Rd, Ann Arbor, MI 48103. Circle 323

**High resolution color graphics terminal**

NJC-C1421 display terminal for CAD, CAM, and CAE applications combines a color monitor, graphics processor, and communications package into a desktop unit. It features a 14" (36-cm) raster scan CRT, 1024 x 780-dot resolution, 16-color display (27-color palette), and optional zoom and pan. Serial/parallel ports, built-in lightpen interface, and video outputs for host computer and peripheral communication are included. Unit is DEC VT-100 and PLOT IO compatible. Price is $6995. Nippon Computer Co, Ltd, Naito Bldg, Nihonbashi Hamacho 2-25-1, Chuo-ku, Tokyo 103, Japan. Circle 324

**Data Communications**

**Customized SNA device emulators for non-IBM peripherals/processors**

Customized system network architecture device implementations enable non-IBM terminals, RJE stations, remote printers, and general processors to be integrated into an SNA network. When incorporated in non-IBM hardware, "alien" hardware can be integrated into a network, as if it were a true IBM device, and communicate directly with the host mainframe. The SNA emulator is perceived as comprising the physical, protocol, and device layers of emulation. Systems Strategies, Inc, 225 W 34th St, New York, NY 10001. Circle 325

**Short-haul modem system**

Short-haul modem system model 76-A accommodates 28 modems in 5.25" (13.34-cm) of std 19" (48-cm) rack space. It includes a modular plug-in power supply that develops semiregulated dc voltages, which are then distributed via PC backplane to any module installed in any of the 14 slots. Power supply operation is at 110 Vac, 60 Hz or 220 Vac; 50 Hz is selectable via an internal switch. Each module slot is wired to two RS-232 connectors and 8 wire cable termination jacks. Prices range from $556 to $795, depending on configurations. Remark Datacom Inc, 4 Sycomore Dr, Woodbury, NY 11797. Circle 326

**Economical high speed modems**

E-series 9600-bps modems include the LSI E9600 ($2650), LSI E9604 ($3200), and the international version LSI E9600 V.29. The LSI E9604 and LSI E9600 V.29 provide 4-channel multiplexing. The LSI E9604 is a domestic functional equivalent to E9600 V.29. MTBF is in excess of 36k h on the LSI E9600. Shipments of the series are currently available. Codex Corp, a sub of Motorola Inc, 20 Cabot Blvd, Mansfield, MA 02048. Circle 327

**Like to write?**

The editors invite you to write technical articles for Computer Design. For a free copy of the Author's Guide, circle 503 on the Reader Inquiry Card.
Why is ROLM first to deliver the complete Ada solution?

Because only ROLM delivers...
- a full 1982 ANSI Standard Ada compiler
- a complete Ada Development Environment
- a fully configured Ada Work Center
- a complete family of target Mil-Spec processors
- extensive hardware and software support
...And it's all available TODAY!

With ROLM's ADA/82 you start programming now using a compiler which fully implements the 1982 ANSI Standard and Mil-Spec 1815 (A).

ROLM's Ada Development Environment (ADE™) is an integrated set of software tools that provides configuration controls, user-friendly programming utilities, and general purpose application libraries. ADE also supports the creation of reusable application packages that preserve your long term software investment.

Powerful hardware to increase throughput. ROLM delivers a complete hardware configuration that will immediately support your application software development. The system centers on the powerful MSE/800, a 32-bit super-minicomputer with 2 MB of main memory (expandable to 8 MB) and 8 ports for interactive Ada development terminals (extendable to 128).

Target processors to meet any application. Ada application programs developed on the ROLM Ada Work Center are easily transported to a wide range of ROLM 16-bit and 32-bit Mil-Spec processors.

Now, it's your turn to be first. Ada is happening now...and now is the time to gain a competitive edge by becoming immediately productive in Ada. If you want to lead the market in Ada Program Development, there is only one complete solution. The ROLM Ada Work Center. Don't wait, call or write:

ROLM MIL-SPEC Computers
One River Oaks Place, M/S 110
San Jose, CA 95134 (408) 942-8000

ROLM GmbH, 6062 Muelheim/Main, Muelheimer Strasse 54, West Germany, (06108) 60935
ROLM U.K. Limited, Catherine House, 63 Guildford Road, Lightwater, Surrey GU18 5SA, England, (0276) 76363

®Ada is a registered trademark of U.S. Department of Defense. ADE is a trademark of ROLM Corporation

CIRCLE 145
16-channel stat mux

Stat mux model 4001 concentrates up to 16 channels over a single phone link, complementing the company's 60-channel 4220 network processor. Unit features user selectable channel priority assignment and 50- to 9600-bps speed. On the concentrated link, synchronous or NRZI asynchronous capabilities are std; no external clock source is needed. Inband and out-of-band flow controls are independently selected at each end of the channel throughout a point to point network. Pricing begins at $1690. Halcyon Communications, Inc, 2121 Zanker Rd, San Jose, CA 95131. Circle 329

Data line monitor

DLM V data communications analyzer has full menu driven keyboard programmability that includes 15 instructions and 11 commands. Each test program can be up to 72 steps long. Edit/update capability allows program modifications without rewriting. Up to 10 named programs can be stored simultaneously in nonvolatile EEPROM. Stored programs can interactively test terminals or interactively emulate different segments of the communications network. An optional MSU IV dual-diskette subsystem expands storage capacity and offline diagnostic capability. Price is $5395. Digilog, Network Control Div, 1370 Welsh Rd, Montgomeryville, PA 18936. Circle 330

212A/103 compatible modem

VA212 standalone, interactive modem is Bell 212A/103 compatible and features a front panel touch keyboard with 16 keys, an 8-char LCD, and a built-in auto-dialer. Twenty-six user programmable options are stored in memory. Full-duplex automatic or manual originate/answer operation at 1200 bps or 0 to 300 bps is provided. Modem connects to the switched network via a data or voice jack. Peripheral equipment can originate transmission without using a CRT or keyboard. Dual-microprocessor design allows front panel selection of 7 diagnostic tests. Cost is $795 in single quantity. Racal-Vadic, 222 Caspian Dr, Sunnyvale, CA 94086. Circle 331

ProNET connection for MULTIBUS computers

MULTIBUS host specific board allows connection of any MULTIBUS compatible computer to the PRONET™ 10M-bps local network system. The PRONET systems include the host specific model HSBM and a controller board model CTLM. Using a passive wire center, controller hardware implements a token arbitrated star shaped ring network that supports several hundred host computers, terminal servers, and other high speed devices. The CTLM need not be mounted in the MULTIBUS backplane. Fully decentralized token ring transmission with guaranteed access and full throughput is provided. Fiber optic links are available. Price is $1988. Proteon Associates, Inc, 24 Crescent St, Waltham, MA 02154. Circle 332

Graphics display with flicker-free resolution and screen refresh

Model One/60 graphics display system combines a local command set with multiprocessor architecture to relieve the host computer from interactive menu management, graphics input device control, and other realtime tasks. Unit features a 768 x 576 displayable resolution window on a 1024 x 1024 bit map. Displayable window can pan/zoom across the nonvisible memory, which also stores text fonts and special symbols. The 60-Hz noninterlaced display can simultaneously show 64 colors from a 16M palette. Price is $11,000 to $18,500, depending on configuration; quantity discounts are available. Raster Technologies, Inc, 127 Dorrance St, Providence, RI 02903. Circle 336

Programmable controller with onboard development system

SYS-2 controller features four 12-bit ADC channels, eight 50-V/0.5-A outputs, and 8 switch-closure inputs. Programmed in Control BASIC, the controller has interpreter, 4K RAM, EPROM programmer, 4K EPROM space expandable to 6k, and CRT terminal interface. Resident language and menu driven utility library prompts provide for easy programming and debug. Serial RS-232 C port programmable from 110 to 4800 baud, 2 CPU flags, and a high level vectored interrupt are included. Production quantity price is $285. Octagon Systems Corp, 5150 W 80th Ave, Westminster, CO 80030. Circle 334

High speed async dial adapter

9373 asynchronous to synchronous adapter (ASA) allows dumb asynchronous terminals to utilize high speed synchronous modems in dial applications. The microprocessor based device incorporates soft carrier turn-off feature that eliminates "trash" chars and allows asynchronous terminals to operate at 4800 bps in dial mode. Speed change capability and carrier signaling are used in polled ISO asynchronous networks. End-user pricing is $395 each; quantity pricing is available. Digital Controls Corp, 2779 Orchard Run Rd, Dayton, OH 45449. Circle 337
Now Ansley Electronics has you covered across the board.

On it, off it, across it and board-to-board, Ansley Electronics is now your complete source for electronic interconnection. We've gone beyond our innovative family of flat cable and IDC products, and developed an extensive line of premium quality, low profile screw-machined DIP Sockets a full range of open frame, closed frame, solder pin and wrap post styles—all designed for optimum electrical and mechanical performance.

For example, many of our open-frame sockets feature exclusive "X" supports for greater strength and rigidity—and better visual access to the PC board. Available in 6 through 64 positions, Ansley Electronics DIP Sockets offer precision screw-machined pins for high integrity, high reliability contact. Plus a minimum-profile body to maximize air flow and space between boards.

They complete a family of DIP-compatible products unparalleled in the industry. Like our Remote DIP Socket Connector, which frees DIP switches, displays and IC's from PC boards. And our innovative Stacked DIP Socket, accommodating two DIP memory or discrete devices—one above the other—to virtually double IC packaging density.

The byword is commitment. Look to Ansley Electronics as the complete across-the-board supplier for all your electronic interconnection needs. For data on our new DIP Sockets, adator plug assemblies, terminal carriers and socket pins, write today: Thomas & Berts Corporation, Ansley Electronics Division, 920 Route 202, Raritan, N.J. 08869. Or phone Customer Service at (201) 469-4000.

Stocked and sold through Authorized Distributors.

Encounter DIP Sockets of another kind.

Ansley Electronics Division
HE'S BEEN THERE, searching for oil. Logging drill mud temperature and viscosity at the equator. Performing seismic studies where the ground is frozen solid year round.

And he depends upon rugged Dataflux Winchester to come through with accurate, on-line data processing - in spite of the conditions.

Today in addition to oil exploration, over 400 Dataflux Rugged Winchesters with customized interfaces are being used in process plants, mining operations, and severe military applications.

As independent tests substantiate, these drives are built to take extreme temperatures: 
-40°C to 60°C non-operating, 0°C to 50°C operating.

They can be bounced around 5 G's along all axes when they're not being used. 2 G's, error free, when they are.

And as for vibration, they're tested to MILSTD-810C.

Dataflux makes two models of Rugged Winchesters. The 8" 9800R provides up to 20 Mbytes of on-line data storage (soon, up to 100 Mbytes). Plus an average access time of 35 ms, 10,000 hours of power-on MTBF, 30 minutes MTTR.

And there's our 5800R "Twinchesters" - two 5¼" drives, each with up to 21 Mbytes of storage capacity. Totally software transparent, the 5800R provides maximum infield redundancy; with serial recording, simultaneous recording, or data dumping from one disk to another under software control.

And the 5800R is removable, allowing easy replacement in the field as well as secure storage of classified information.

For test results, spec sheets, and further information on Dataflux design features and custom interfaces, please call or write: Dataflux Corporation, 1050 Stewart Drive, Sunnyvale, CA 94086 (408) 732-7070.

Our Rugged Winchesters can go from 60°C above to 40°C below.
Ask the field supervisor.
**SYSTEM COMPONENTS / INTERFACE**

**Error correcting hard disk controller for S-100 micros**

Model HDC-1001 microprocessor based hard disk controller operates up to four 8" or four 5 1/4" hard disk drives within S-100 based microcomputers. A 32-bit computer-generated polynomial detects/corrects errors before they are apparent to the user. Up to 8-bit single-burst correction, multiburst detection, and programmable correction/detection span are also featured. Controller has built-in separation and 5M-byte/s max data rates, 256-sector addressing range, CRC generation/verification on ID fields, unlimited sector interleave, and automatic retries, restore, and reseek on error. Prices range from $5.60 to $8.60.

**Silicon gasketing for emi shielding**

TUFEL™ semiconductive silicone gasketing—a heat cured silicone rubber compound—provides high tear strength, flex life, and elasticity. Material is durable and reliable despite broad temp swings and environmental attack. The shielding gaskets also provide a dust and hermetic seal for the system. Typ volume resistivity of 7 Ω/cm is achieved. Material meets appropriate UL flammability standards. General Electric Co, Silicone Products Div, Waterford, NY 12188.

**Single-chip intelligent peripheral controllers**

R6500 family of single-chip, 8-bit programmable slave controllers have parallel host data bus compatible with 6500/6800 and 8080/280 microprocessors. Devices have onchip I/O status, control registers, and 16-bit counter with latch. Onchip 64 x 8 RAM and ROM satisfy requirements for motor and keyboard control, small printer line buffering, and other peripheral control tasks. I/O ports are software programmable to directly address up to 4K bytes (8K for 1 device) of external memory or additional I/O. Five external, 1 internal, and 2 host interrupts include 1 positive and 1 negative external edge sensitive lines. Prices range from $5.60 to $8.60.

**Enhanced Series/1 software**

Version 6 of the Series/1 realtime programming system (RPS), along with a multiprocessing feature, facilitates attachment of additional processors to the Series 1 without interrupting system operation. Two to 16 Series/1 systems can be configured to appear as a single computer. Two copies of data files can be made for backup. Redesigned I/O architecture improves response time and throughput and supports additional peripherals. Command language facility enhancements include full-screen menus. Also featured are SNA extended support and magnetic tape support.

**I/O control program development**

CyberFORTH extended Forth dialect includes built-in industrial hardware I/O drivers for Cybersystems’ analog and digital I/O and communications modules, and a prioritized realtime multitasking executive. An interactive command line integrator, fully structured assembler, source code editor, interactive runtime tracer/debugger, cross compiler for generating ROMable programs, floating point math package, and links to a high level graphics utilities package are also provided. The program development package ($300) runs under CP/M on the development system and optimizes features of the CYKEY model 9990. Cybersystems, Inc, 7540 S Memorial Pkwy, Huntsville, AL 35802.

**Enhanced Series/1 software**

Version 6 of the Series/1 realtime programming system (RPS), along with a multiprocessing feature, facilitates attachment of additional processors to the Series 1 without interrupting system operation. Two to 16 Series/1 systems can be configured to appear as a single computer. Two copies of data files can be made for backup. Redesigned I/O architecture improves response time and throughput and supports additional peripherals. Command language facility enhancements include full-screen menus. Also featured are SNA extended support and magnetic tape support.

**I/O control program development**

CyberFORTH extended Forth dialect includes built-in industrial hardware I/O drivers for Cybersystems’ analog and digital I/O and communications modules, and a prioritized realtime multitasking executive. An interactive command line integrator, fully structured assembler, source code editor, interactive runtime tracer/debugger, cross compiler for generating ROMable programs, floating point math package, and links to a high level graphics utilities package are also provided. The program development package ($300) runs under CP/M on the development system and optimizes features of the CYKEY model 9990. Cybersystems, Inc, 7540 S Memorial Pkwy, Huntsville, AL 35802.

**Enhanced Series/1 software**

Version 6 of the Series/1 realtime programming system (RPS), along with a multiprocessing feature, facilitates attachment of additional processors to the Series 1 without interrupting system operation. Two to 16 Series/1 systems can be configured to appear as a single computer. Two copies of data files can be made for backup. Redesigned I/O architecture improves response time and throughput and supports additional peripherals. Command language facility enhancements include full-screen menus. Also featured are SNA extended support and magnetic tape support. IBM Corp, 900 King St, Rye, NY 10573.
MTOS-68K has made its mark among 68000 micro users. It is a real-time operating system that's so beautifully simple... it's simply beautiful.

- Supports up to 16 processors on a common bus
- Written in assembler to emphasize throughput
- Run-time interfaces for Pascal, "C" and Assembler
- Extendable, configurable and provides for easy incorporation of special device drivers
- Requires only a clock interrupt and a lockable bus to operate in any 68000 environment

MTOS-68K, with all its Power and Features, requires only 11k bytes and as little as 6k bytes in certain applications.

For the chips you don't want to gamble with, look to Industrial Programming. We have produced more real-time operating systems, for more microprocessors, for more years than any other source in the industry.

These MULTI-TASKING OPERATING SYSTEMS are delivered in source form and sold under a liberal licensing policy which entitles the licensee to imbed the object program in products without further charges.

MTOS-68K
- MTOS-86 for the 8086
- MTOS-86MP for the 8086
- MTOS-80 for the 8080/85
- MTOS-68KF* firmware for the 68000

MTOS-80MP
- for the 8080/85
- for the 6800
- for the 6809

MTOS-68KF* (sold in object form under separate license)

Industrial Programming Inc.
100 Jericho Quadrangle, Jericho, New York 11753
(516) 938-6600 • Telex: 429808
Graphics software for CP/M and MP/M systems

SGPLOT graphics package supports the company's retrofit graphics enhancements for DEC VT100 and TeleVideo 925 and 950 terminals. SGPLOT enables DEC VT100/VT81 and TeleVideo TS801 CP/M systems interfaced to Selanar's graphics boards to generate graphics displays. Package ($450) is similar to the CalComp and Versatec instruction set utilizing FORTRAN subroutines. It also features high level statistical routines, automatic saving of plot files, a built-in diagnostic subroutine, program selectable display window with adjustable scale, and user specified functions. Selanar Corp., 437-A Aldo Ave, Santa Clara, CA 95050.

Circle 346

Software extensions to REX-80 executive

Multiprocessor extension MPX and file system extension FSX are fully compatible architectural extensions to the REX-80 real time executive. MPX supports multiple processors with shared memory and provides for task communications, synchronization, and resource sharing across processor boundaries. MPX compatible processors are Z80, 8080, 8085, 8088, or 8086. FSX contains facilities for REX-80 tasks to create, delete, and open files, as well as for reading and writing to files. FSX conforms to CP/M and ISIS-II standards and is used with Z80, 8080, and 8085 processors. Systems & Software, Inc., 1315 Butterfield Rd, Downers Grove, IL 60515.

Circle 347

Easy to use Modula-2

Modula-2 version 0.3 includes a module library, a compiler that runs 25% faster than the previous version, and a tutorial to easily update Pascal programmers. Low level machine access, realtime control, concurrent processes, and type-secure separate compilation with automatic version control are featured. Interrupt handling is fully supported. Language is designed for systems based on the 6502, 8080/280, TI 9900, and the 68000 microprocessors and interfaces to UCSD Pascal. Std library provides console I/O, random access files, disk directory operations, format conversion, strings, decimal arithmetic, storage management, program execution, and process scheduling. Volltion Systems, PO Box 1236, Del Mar, CA 92014.

Circle 348

Superminicomputer program generator for micros

Superminicomputer program generator software package with RIMS/MPGTM (Information & Systems Research, Inc) is available for microcomputers to create ready to use business applications and structured ANSI '74 COBOL source code without writing any code. The software carries out friendly dialog with the user to establish program parameters. The COBOL source code generator can be used to develop programs or to customize existing applications. Micro Focus, Inc., 1601 Civic Center Dr, Santa Clara, CA 95050.

Circle 349

C compiler for Prime computers

C compiler for Prime Computer, Inc's 50 series and 400/500 computers is compatible with UNIX CC versions 6 and 7 and is accompanied by UNIX libraries with over 100 routines. It compiles at over 5k lines/min and generates Prime 64V mode object code. The compiler has Berkeley and UNIX extensions, including enumerated types, structured arguments and assignments, FORTRAN storage class, identifiers up to 32 chars long, and UNIX style command line arguments. Package is $5000 to $7500. Primarily Software, Inc., 1227 Pearl St, La Jolla, CA 92037.

Circle 350

APL for the VAX-11

VAX-11 APL implementation of the A Programming Language (APL) for the VAX superminicomputers has been tested on workspaces with more than 10M bytes and has a 4G-byte theoretical limit. The mathematical formatted software runs under the VMS operating system and is file compatible with other high level languages running under VMX by using the RMS file system. Symbol table is limited only by the size of the available virtual memory. Compatible languages include VAX-11, FORTRAN, BASIC, COBOL, and C. Price is $13,800. Digital Equipment Corp., Maynard, MA 01754.

Circle 351

Talk to the editors

Have you written to us lately? We're waiting to hear from you.

POWER SOURCES & PROTECTION

Auto-ranging transient protection for 480-V 3-phase lines

Model HT-4803-Y transient protection system features automatic range clamping at 20% above the voltage waveform on 3-phase, Y-connected systems. The non-current circuitry provides fast response time for optimum protection of MOS/TTL controlled devices, measuring systems with high impedance transducers, motor or generator insulation protection, op amps, or reduced line interference from florescent panels. Transient dissipation power is 300 kW, 1 ms. The bipolar operating, fuse protected unit has 18" (46-cm) leads and a 0.5" (1.3-cm) conduit fitting. Hi-Tech Systems, Inc, 3985 N State Rd 39, Lebanon, IN 46052.

Circle 352

CONTROL & AUTOMATION

Simplified industrial control

RacPac 8 and RacPac 12 industrial rack-mount enclosures hold the 1872+ industrial basic module, 1860+ 280 CPU module, 9602 communications module, and an RS-232 cable, to allow startup of a basic language system. The 1872+ basic module provides complete support for development and execution of industrial control/monitoring programs. It contains an industrial basic system in EPROM ready for use. Battery backed 14k RAM (expandable to 30k) is provided for program storage. System expansion and reconfiguration are easily accommodated. Xycom Inc, 750 N Maple Rd, Saline, MI 48176.

Circle 353

Speech synthesizer

Cybercommand™ add-on industrial control unit gives voice capability to a machine, process, or robot. Eight different speech/message channels are provided, each with a capacity for a 12-word sentence. Message priority sequence can be programmed. Memory stores vocabulary. Unit is easily interfaced to equipment via std sensors. The NEMA 4 enclosed unit has 10-W RMS audio power and requires 120-V 50/60-Hz, 2-A supply. Price is under $1600. C. A. Briggs Co, PO Box 151, Glenisle, PA 19038.

Circle 354
Digital linear actuator
Digital linear actuator series L92200 provides step increments of 0.001", 0.002", or 0.003" (0.003, 0.005, or 0.008 cm) in process control applications, and magnetic R/W head positioning in memory disk operations. Unit is a modified permanent magnet stepper motor that incorporates an internally threaded rotor fitted with a lead screw shaft that provides up to 4.5-lb (2.0-kg) linear force. Actuator has a max travel distance of 2.5 (6.4 cm) and remains in position when current is removed. The units have an operating voltage of either 5 or 12 Vdc. Price is $38.40 each in quantities of 100. AIRPAX Corp, PO Box 768, Cheshire, CT 06410.

Circle 355

Intelligent display

COMP7060 electronic sensing system monitors on/off status of machine pushbuttons, limit switches, motor starters, contactors, and relays. The intelligent display units enable control devices to communicate in English or other literal languages via 8-char displays/2045-char memory. When combined with COMP7580 input modules, system can monitor up to 112 on/off functions and display a user programmed message when 1 or more is activated. Comptrol, Inc, 9505 Midwest Ave, Cleveland, OH 44125.

Circle 356

Process control interface cards meet Eurocard specs

M² × memory mapped process interface meets Eurocard specs, provides M68000 compatibility, and complements VME products. The standalone cards require no I/O software drivers. CPU sees the interface as a memory mapped block of internal RAM, allowing the computer to access the realtime data base through simple read/write operations. Interleaving of multitasks is simplified by low level interrupts, and execution time becomes entirely predictable. Need for signal isolators, contact debounce, or digital filtering is eliminated. Monitek, Inc, 1495 Zephyr Ave, Hayward, CA 94544.

Circle 357

Compact programmable controller

F-20M programmable controller measures 25.5 x 8 x 10 cm and follows programs stored in either EPROM or RAM to handle as many as 20 I/O lines. The F-20E expansion unit doubles the number of I/O lines to a total of 24 inputs and 16 outputs. Std output has no voltage contact relay; triacs and transistors are optional. Power consumption is 11 VA. Reliability is 150k hours. Controller’s microprocessor can perform up to 320 program steps at 0.1 ms/step. Mitsubishi Electric Sales America, Inc, Industrial Products Div, 3030 E Victoria St, Compton, CA 90221.

Circle 358

Low cost programmable CRT data logger

DIGI/SCAN 10C data logger with 7" (18-cm) CRT display and printout provides 11-channel displays or alphanumeric display for single-channel use. Single-channel display shows process value, input type, engineering units, print interval, and channel number/time/date. Unit scans 16 channels (up to 960 channels optional) while displays are called on demand. Instant status report simultaneously shows all channels in alarm. There are no factory set limits; user sets all programs. J & W Instruments, Inc, 4800 Mustang Circle, New Brighton, MN 55112.

Circle 359

Digital controller for distributed/dedicated systems

Monitroller 1 9-member series of single-loop digital process controllers for dedicated and distributed control environments accepts inputs from a range of sensors, transducers, and transmitters. It provides on/off or PID action on dual setpoints and communicates with peripherals via isolated data outputs. Features include 0.56" (1.42-cm) high LED displays, solderless installation, front panel formatting of displayed process variable, and 3-key setup of operating parameters. Zero setpoint drift provides accurate process variable control. Prices start under $400, single quantity. Analogic Corp, 14 Electronics Ave, Danvers, MA 01923.

Circle 360

Handheld communications test set

CTS 2 battery operated data communications test set diagnoses problems in RS-232 or V.24 systems. A combined EIA and communications tester, the unit is compatible with both full- and half-duplex synchronous, HDLC, and asynchronous systems. It can also test communications peripherals and also monitor/simulate digital data transmission anywhere in the data communications system. Receive and send buffers can hold up to 1023 chars each. Manually triggered or programmed automatic triggers can control receive data trapping and send buffer transmission. Price is $2795. Electrodata, Inc, 23020 Miles Rd, Bedford Heights, OH 44128.

Circle 361
Digi-Data Value Means:

FASTER DISK BACK-UP
AT LOWER COST

Digi-Data's new Series 2000 Streamer will back-up your disk at up to 9.3M bytes per minute. It can record 1600 bpi densities at 125 ips, or 3200 bpi density at 62.5 ips. That means you can back-up 92M bytes on a single tape reel in under 10 minutes... including rewind. And the Series 2000 is ANSI/IBM compatible with start/stop speeds of 25 or 12.5 ips available.

We designed the Series 2000 for 3200 bpi from the start. Step-write... microprocessor controlled read electronics... and extended de-skew buffer are some of the unique Digi-Data features that make 3200 bpi operation more reliable. Check other streamers for comparable features.

The Series 2000 benefits from our 20 years experience in tape drive design. Microprocessor controlled calibration and power-up diagnostics are standard. Sensors are solid state and I/O lines are properly terminated. There are no loud vacuum blowers. And the number of moving parts has been minimized.

At 50 lbs and less than 19" depth, you won't find a smaller 1/2" streamer. Best of all, prices start at $1850. In large OEM quantities.

The Series 2000 is complemented by a full line of 1/2" and 1/4" tape drives for conventional start/stop operation.

Digi-Data Corporation
6560 Dorsey Run Road
Jessup, MD 20794
(301) 499-0900 TWX 710-667-9254

First In Value
In Europe contact:
Digi-Data Ltd.
Kings House, 18 King Street
Maidenhead, Berkshire
England SL6 1EF
Tel. No. 0628 29555-6
Telex: 847720

CIRCLE 149
Data communications diagnostics

Datatest 2 data comm test set provides all test functions and their parameters with dedicated keys. Parameter selections are shown in the 32-char alphanumeric display. Unit has bert, monitor, echo, poll, and Xmit test modes. Parameters include full-, half-duplex, or multidrop line; number of bits/char; asynchronous 1 or 2 stop bits, synchronous, isochronous, and SDLC protocols; internal or external clock; and user programmable speed. Circuits can be reconfigured for DTE or DCE simulation on the same connector. Accepted codes are Hex, ASCII, and EBCDIC. Price is $1895. Navtel Ltd, 8481 Keele St, Unit 11A, Concord, Ontario, Canada L4K 1B1.

Data communications tester, development tool

Chameleon data communications test tool with multiprotocol analysis and simulation capability has dual Sony 3½" floppy drives with 350k storage formatted. Max transfer rate is 500k bps. Detachable numeric keyboard with 92 keys (10 programmable function keys), 9" (23-cm) CRT with 80- x 24-char resolution, and remote I/O port are provided. Memory is 74k RAM, 40k PROM. Auxiliary I/O port for remote control or line printer support and slave printer port are provided. HDLC, SDLC, X.25, bisync, and SNA/SDLC protocols are supported. Price is $18,000. Tekelie Inc, 2932 Wilshire Blvd, Santa Monica, CA 90403.

Tell us what you like Did you remember to rate the articles in this issue of Computer Design? Turn to the Editorial Score Box on the Reader Inquiry Card.
250 billion bytes delivered...

Reliable bytes, too. You've told us that. By the way you've ordered our high capacity 5¼" Winchester drives. Again and again. By now we've delivered more high capacity drives than any other supplier. And we've increased our production capacity to 2,000 drives a day. Just to accommodate the demand.

But don't worry. It hasn't gone to our head. We're still just as careful of quality as ever. That care has given us the industry's lowest rejection rate. And the highest performance rating.

Whichever capacity you choose — 6MB, 12MB 19MB or 40MB — you can always be confident that the last byte will be as good as the first. Call or write today for complete product and pricing information. 9216 Eton Avenue, Chatsworth, CA 91311
(213) 709-6445  TWX 910-494-4834
VICOM Digital Image Processor

"Name your image processing application... VICOM can handle it."

Dr. William K. Pratt
President
Vicom Systems, Inc.

The VICOM Digital Image Processor is a powerful new computing tool designed to handle a variety of image processing applications. VICOM has the capability and flexibility to help you get your job done...quickly and efficiently.

VICOM is versatile. It can operate as a real-time scene analyzer with an electronic camera input, a peripheral processor to a host computer, or a stand-alone digital image processor, complete with magnetic tape and hard disk storage units.

VICOM's internal Motorola 68000 Microcomputer can be configured as a firmware-based interactive image processing system or as a disk operating system with resident FORTRAN, PASCAL, and assembly capability — as well as interactive image processing.

Also, the VICOM image/graphics memory stores over four million sixteen-bit pixels. Internal point and array processors operate at video rates. Arithmetic, logical and convolution operations execute in a fraction of a second.

So, name your application. VICOM can handle it.

For more information, write or call...

Vicom Systems Inc.
2307 Bering Drive
San Jose, California 95131
408 946 5660

VICOM, the next generation in image processing.
Enhanced development system

Series-II/IMDX-225 enhanced version of the Intellec Series-II microcomputer development system features command line editing and recall, file viewing and job batching, preprogrammed soft keys, and keyboard help function. Cursor provides direct addressability. Page and line by line scrolling, along with a 1k-byte data redisplay capability are supported. The $12,500 system is upgradeable to a Series-III 16-bit development system. It has a single flexible disk drive, 64k-byte RAM, detachable keyboard, 12" (30-cm) CRT, and 8085A-2 4-MHz CPU. Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051. Circle 369

Cutting software costs with 6809 interface programming

Videotaped short course "6809 Interface Programming" teaches how to use the 8-bit 6809 microprocessor through a series of twelve 30-min color lectures. Programming techniques, potential gains with the 6809, and effective interface to cut costs are emphasized. Course is geared toward OEMs who design/maintain 6809 controlled equipment; use PIC, block structure, or reentrant programming methods; or build dedicated or standalone systems. Colorado State University, Engineering Renewal & Growth Program, Christman Field, Bldg 1000, Fort Collins, CO 80523. Circle 370

DoD spec Ada compiler for mil computers

Fully implemented DoD ANSI 1982 spec Ada compiler and Ada development environment (ADE) coupled with a multiterminal 32-bit computer, the Ada Work Center allows from 8 to 128 simultaneous users to develop Ada language applications. The Work Center package includes hardware, software, and technical support for Ada development on a full range of ROLM 16- and 32-bit computers. The Ada compiler implements all defined Ada functions; compilation rate exceeds 1200 lines/min. ROLM Corp, 4900 Old Ironsides Dr, Santa Clara, CA 95050. Circle 371

SYSTEM ELEMENTS

Touch sensitive, transparent I/O panel

Model 3903 membrane touch panel mounts in front of a display, minimizes keyboard use, and allows the entire display to be used as an I/O device. Panel is a normally open transparent membrane switch that operates through a momentary contact touch sense. Available in both matrix and analog formats, custom designs can be provided. Membrane achieves 85% max transparency for use as an overlay control panel. Panels can be backlit with a graphic display and used as a normal touch switch. They are available in either flat- or single-dimensional form. Transparent Devices, Inc, 756 Lakefield Rd, Westlake Village, CA 91361. Circle 372

Speech synthesizer

"Cheaptalk" CT-200 self-contained speech synthesizer board holds up to 3 s of speech. Total playback time can be partitioned into 1, 2, 4, or 8 equal intervals to hold multiple words or phrases. Boards can be cascaded for longer continuous recordings. The 3" x 3.25" (8- x 8.26-cm) board requires switches of TTL control logic to operate. Signals also provide microprocessor interface. Three TTL compatible phrase select lines are addressed for multiphase boards. Operating power is 5 V at 200 mA max. OEM quantity price is $68. DataVoice Corp, 2 N LaSalle St, Chicago, IL 60602. Circle 373

Momentary pushbutton switches

Series 581 snap action momentary pushbutton switches mount through a 0.25" (0.64-cm) hole and have a short, pretravel plunger action for fast response time. Contact ratings are available for high and low current levels. The spdt or dpdt switches have epoxy sealed terminals in solder, PC, and wirewrap configurations that range in length from 0.75" to 1.062" (1.91 to 2.697 cm). Price is $1.33 each in 1k quantity. Dialight, a North American Philips Co, 203 Harrison Pl, Brooklyn, NY 11237. Circle 374

High resolution monochrome display

A 12" (30-cm) diagonal monochrome computer display model TR120MIP features a direct etched faceplate to minimize glare and a 1100-line resolution display. Video bandwidth is 20 MHz. The display easily reproduces 80-x 25-char displays or computer graphics through green P3I phosphors. Video looping connector and an integral audio system are also featured. The UL listed unit carries an FCC class B certification. Retail price is $220. Panasonic, 1024 noninterlaced lines

Color raster monitor with

KM1400 raster scan color video monitor has noninterlaced lines to display twice as much data in any given frame as a comparable interlaced monitor. This feature, combined with 0.031-cm triad spacing, eliminates jagged lines known as "stair casing." P22 screen has 60-Hz refresh rate. Video amplifier has a bandwidth of over 100 MHz; rise and fall times are 3.5 ns. Kratos Display Systems, 30 Cooper Court, Los Gatos, CA 95030. Circle 376

Like to write?

The editors invite you to write technical articles for Computer Design. For a free copy of the Author's Guide, circle 503 on the Reader Inquiry Card.

COMPUTER DESIGN/February 1983 255
Your First Opportunity
This Year!
COMDEX/Spring '83 Now In April!

COMDEX means Business and spells
Opportunity for you in 1983! This year
you can get an early start at
COMDEX/Spring '83 in the Georgia World
Congress Center and The Atlanta Apparel
Mart, Atlanta, Georgia, April 26-29. Don't
let the competition get the jump on you.
Take advantage of the earliest possible
information on new products and services
... It's smart business! And COMDEX/Spring
is your first real opportunity to see the
latest industry offerings.

Do it in a business environment where
exhibitors want to talk to you ... the
Independent Sales Organization (ISO).
COMDEX is where the computer industry
meets to do business ... your business.

COMDEX doesn't try to be all things to all
people ... This show was created solely as
a meeting place for the business elements
of the computer industry. And success
speaks for itself!

COMDEX is where manufacturers and
suppliers come to meet with distributors,
retailers, dealers, systems houses, OEMs
and other ISOs.

COMDEX/Spring will offer almost 650
exhibiting companies with a wide range
of computer and word processing
systems, related package software,
media, forms, supplies, computer
furniture and much, much more! All
anxious to speak to you!

To help you sharpen that "competitive
dge" everyone talks about,
COMDEX/Spring offers its famous
50-session Conference, presented by
outstanding industry experts on a broad
cross-section of subjects of great interest
to ISOS. The subject matter covers all
facets of operating as an ISO ... whether
you're an "old pro," a new-to-market ISO
or thinking about getting into the
business, there are COMDEX seminars to
meet your needs.

Send for your free ISO Registration Kit
today. Find out how to save time and
money with COMDEX pre-registration and
special COMDEX rates for airline tickets
and hotel accommodations.

For complete details, write:
COMDEX/Spring '83, ISO Registration,
300 First Avenue, Needham, MA 02194.
Or, call (617) 449-6600

COMDEX™/SPRING '83
Time to do business.
April 26-29, 1983 • Georgia World Congress Center and
The Atlanta Apparel Mart • Atlanta, Georgia
FROM THE LEADER

Look to the leader — Dataram — for your DEC-compatible semiconductor ADD-IN memory. Offering not only the broadest, most complete line of semi ADD-INS, but the most capable...no matter what your yardstick. Compatibility, throughput, cost, power efficiency, size...no matter how you measure capability, Dataram DEC-compatible semi ADD-INS are the clear leader.

A leadership position earned by improving on DEC's price and delivery...and then adding features available from no one else in the industry.

The chart provides a glimpse at the industry-pacesetting family of DEC-compatible semi ADD-INS. Call us today at (609) 799-0071, and we'll give you a close-up look at the products that have made us the leader.

Dataram also provides core ADD-INS, core and semiconductor ADD-ONs, memory system units, memory management, and a wide range of memory-related accessories for DEC users.
Low cost industrial encoder

ILC series encoder, priced under $100, features 0.38" (0.95-cm) diameter double-ended stainless steel shaft and widely spaced bearings that withstand 100-lb (45-kg) shaft load. Dual-shaft ends facilitate connection to machine elements, or the encoder can be placed directly in the power train. Sealed bearings and a gasketed, heavy walled housing are used. Up to 1200 pulses per revolution, square wave TTL or CMOS complementary outputs, are provided at 5 to 15 V. Optional gated marker pulse and line driver outputs are available. Motion Control Devices, Inc, 80 Stedman St, Lowell, MA 01851. Circle 377

CRT replacement panel

Self-Scan® gas plasma display with memory flat panel is an 80-char line width, 400-char panel that can display both alphanumerics and graphics. The dc internal address feature is combined with a technology that incorporates an ac layer for storing data in memory indefinitely. The ac memory layer eliminates need for refresh memory electronics and, with 400-char display, reduces the number of required drivers from 656 to 25. Optional touch-sensitive overlay allows direct data input. Price for the 400-char model with driver electronics is $625 in OEM quantities. Burroughs OEM, Display Div, PO Box 1226, Plainfield, NJ 07061. Circle 379

Get your own

If you're reading someone else's copy of Computer Design, why not get your own? To receive a subscription application form, circle 504 on the Reader Inquiry Card.

IF YOU DON'T TELL US WE'LL NEVER KNOW

Publishing a magazine is a two-way street. We constantly need and always welcome feedback from readers. We want to know what systems level topics you think we should be covering. Do you want more or less on software? What do you like and what would you like to see in this magazine?

Please write to us directly, or take advantage of the space provided on the Reader Service Card to indicate your comments. Take a minute to score the articles. Tell us the topics that interest you particularly, and why. Keep those cards and letters coming.

Talk to us... we're listening.

Saul B. Dinman
Editor in Chief

Michael Elphick
Executive Editor

COMPUTER DESIGN
PennWell Publishing Company, Advanced Technology Group
119 Russell Street, Littleton, MA 01460

258 COMPUTER DESIGN/February 1983
Now GEN.II ™ delivers Tek 4010/4014/4027 compatible graphics on your VT100, VT101, VT102, VT103, VT131, or VT132.

Generating cost-efficient yet sophisticated images on your DEC™ terminal first begins with your choice of VT100™-Series displays. Then add Digital Engineering's GEN.II Retro-Graphics terminal enhancement. Our plug-in upgrade transforms an otherwise "dumb" terminal into a multi-featured bit-map graphics workstation, capable of plotting complex business and technical renderings. In a raster-scan resolution of 800 by 480 and in concert with your Tektronix®-based program.

But best of all a Retro-Graphics enhancement costs only a fraction of what you'd pay for an equivalent graphics terminal: about $1,200 - 1,800, depending on the GEN.II model you order.

Introducing GEN.II Retro-Graphics for DEC.

More graphics power and Tek™ simulation.

An easily installed PC card assembly, our second-generation enhancement provides emulation of the Tektronix 4010 graphics terminal plus one-color simulation of the Tek 4027 color graphics terminal.

And for extra power — and compatibility with your existing or future Tek 4014 applications programs — GEN.II for DEC also features one-color 4014 simulation. With little or no software modification.

In addition, GEN.II's 32 Kb's of "local" intelligence ensures that images come up quickly — and costly terminal-host data transmissions are held to a minimum. And because GEN.II is based on industry-standard Tektronix protocol, graphics programming and operation are considerably eased. Case in point: by entering from the keyboard or computer the following command string

```
!PIE 100, 0, 360, 45
```

an eight-sided polygon with a radius of 100 will be plotted and its interior will be filled with a shading pattern (GEN.II maps 4027 colors to dithered shades).

With similar high-level command strings, GEN.II will also perform arc and vector drawing. Define and shape text characters. Store and recall graphs. And, while in 4014 mode, perform additional graphics annotation using all four 4014 character sets. And you get all this with no loss of existing terminal features.

Software compatibility ensures your long-term investment.

Since our GEN.II products for DEC provide 4010/4014/4027 compatibility, their use with utility and applications programs, whether now or in the future, is guaranteed. Currently, more than 20,000 Retro-Graphics products are performing successfully on graphics programs such as DISSPLA® and TELLAGRAPF®, PLOT 10™, Template™, DI-3000™, and ILS®.

Graphics I/O and solid backup throughout.

Digital Engineering has built a solid foundation of "user-chosen" interactive tools for GEN.II. For instance, a crosshair cursor and light-pen port (for our optional light pen) are standard features, while optional interfaces allow you to simultaneously interact with a digitizer while outputting to an impact or non-impact serial printer and video device.

Comprehensive documentation assists at every level of operation. A worldwide distribution network assures prompt delivery and backup. And whether you tap our service network or opt for on-site service — from one of the largest field service organizations in the world — your needs will be quickly met.

DEC's VT100, VT101™, VT102™, VT103™, VT131™, or VT132™ and Digital Engineering's GEN.II Retro-Graphics — for high-grade imaging in a low-cost graphics system.

Call us today for full details, demonstration, and the name of your local Retro-Graphics distributor — your "one-stop" source for graphics.
CONFERENCES


MAR 10-12—Internat'l Computer Color Graphics Conf, Tallahassee-Leon County Civic Ctr, Tallahassee, Fla. INFORMATION: Ron Spencer, 555 W Pensacola St, PO Box 10604, Tallahassee, FL 32302. Tel: 904/487-1691


MAR 21-24—Interface, Miami Beach Conv Ctr, Miami Beach, Fla. INFORMATION: The Interface Group, 2500 W Utopia, Phoenix, AZ 85027.

MAR 21-24—Powercon 10 (International Power Electronics Conf and Exhibit), Sheraton Harbor Island Hotel, San Diego, Calif. INFORMATION: Ronald Birdsall, Gen'l Chmn, Power Winners, 301 Almeria Ave, Coral Gables, FL 33134. Tel: 305/446-8193

MAR 22-23—Office Automation Conf and Expo, Holiday Inn Mövenpick Hotel, Zurich-Regensdorf, Switzerland. INFORMATION: Foreign Commercial Service, American Embassy, PO Box 1065, CH-3001, Bern, Switzerland. Tel: 031/437011

MAR 23-24—Office Automation Conf and Expo, Holiday Inn Mövenpick Hotel, Zurich-Regensdorf, Switzerland. INFORMATION: Foreign Commercial Service, American Embassy, PO Box 1065, CH-3001, Bern, Switzerland. Tel: 031/437011

APR 4-8—Tutorial Week East (including sessions on interactive computer graphics; robotics; data communication; and software design, development, management, and testing), Orlando, Fla. INFORMATION: Harry Hayman, PO Box 639, Silver Spring, MD 20901. Tel: 301/589-8142

APR 5-8—Communications Tokyo, Tokyo Ryutsu Ctr, Tokyo, Japan. INFORMATION: Clapp & Poliak International, PO Box 70007, Washington, DC 20088. Tel: 301/657-3090

APR 10-20—Hannover Fair, Hannover, West Germany. INFORMATION: Hannover Fairs Information Ctr, PO Box 336, Whitehouse, NJ 08886. Tel: 201/564-9044; 800/526-5978 (outside NJ)

APR 18-21—Internat'l Sym on Industrial Robots/Robots 7 Conf and Expo, Conrad Hilton Hotel and McCormick Pl, Chicago, Ill. INFORMATION: Society of Manufacturing Engineers, One SME Dr, PO Box 930, Dearborn, MI 48128. Tel: 313/271-1500

APR 19-21—Electro, New York Coliseum and Sheraton Ctr, New York, NY. INFORMATION: Jerry Fossler, Electronic Conventions, Inc, 999 N Sepulveda Blvd, El Segundo, CA 90245. Tel: 213/772-2965; 800/421-6816 (outside Calif)


APR 27-29—Satellite and Computer Communications Internat'l Sym, Versailles, France. INFORMATION: T. Bricheveau, Secretariat du Symposium, domaine de Voluceau, Rocquencourt, BP 105, 78153 Le Chesnay Cedex, France. Tel: 3954.9020; Poste 600

MAY 2-5—Test and Measurement World Expo, San Jose Conv Ctr, San Jose, Calif. INFORMATION: Meg Bowen, 215 Brighton Ave, Boston, MA 02134. Tel: 617/254-1445

MAY 9-13—SID (Society for Information Display) Internat'l Sym, Marriott Hotel, Philadelphia, Pa. INFORMATION: Lewis Winner, 301 Almeria Ave, Coral Gables, FL 33134. Tel: 305/446-8193

MAY 10-12—Mini/Micro-Northwest, Portland Coliseum, Portland, Ore. INFORMATION: Jerry Fossler, Electronic Conventions, Inc, 999 N Sepulveda Blvd, El Segundo, CA 90245. Tel: 213/772-2965; 800/421-6816 (outside Calif)

MAY 10-12—Northcon, Portland Coliseum, Portland, Ore. INFORMATION: Jerry Fossler, Electronic Conventions, Inc, 999 N Sepulveda Blvd, El Segundo, CA 90245. Tel: 213/772-2965; 800/421-6816 (outside Calif)

MAY 16-18—Electronic Components Conf, Contemporary Hotel, Orlando, Fla. INFORMATION: Don L. Willyard, Bendix Corp, Dept 867 MF38, PO Box 1159, Kansas City, MO 64114

MAY 16-19—NCC (National Computer Conf), Disneyland Hotel and Anaheim Conv Ctr, Anaheim, Calif. INFORMATION: APIFS, 1815 N Lynne St, Arlington, VA 22209. Tel: 703/555-3624

MAY 18-20—MIPRO (Microprocessors/Microcomputers Course/Conf), Congress Ctr, Hotel Adriatic, Opatija, Yugoslavia. INFORMATION: P. Dragoljovic, MIPRO Secretariat, Trg P. Togliatti 4, 51000 Rijeka, Yugoslavia. Tel: +38 51 31 211 X424 (am); +38 51 741 494 (pm)

MAY 25—Automating Intelligent Behavior: Applications and Frontiers, Nat'l Bureau of Standards, Gaithersburg, Md. INFORMATION: Marvin Denicoff, Trends and Applications 83, PO Box 639, Silver Spring, MD 20901. Tel: 202/896-4302


SEMINARS


SHORT COURSES


MAY 30-31—IEEE VLSI Test Workshop, Bally's Park Place Casino Hotel, Atlantic City, NJ. INFORMATION: Jerry Kunert, Naval Air Engineering Ctr, Code 92A32, Lakehurst, NJ 08733. Tel: 201/232-2663

MAR-APR—Digital Processing; Graphics, CAD/CAM & Robots; Microprocessors; Networks & Systems; and Software, various cities and dates. INFORMATION: Integrated Computer Systems, 3304 Pico Blvd, PO Box 5339, Santa Monica, CA 90405. Tel: 213/450-2060; 800/421-8166 (outside Calif)

MAY-JUNE—Digital Systems, Process Control, and Instrumentation, various cities and dates. INFORMATION: Administrator, Training Ctr, Instrument Society of America, 67 Alexander Dr, PO Box 12277, Research Triangle Park, NC 27709. Tel: 919/549-8411
Discove The OEM Array Processor.

Designed for the OEM Finally — Mini-MAP! A powerful array processor board set designed for the system integrator. Mini-MAP — brought to you by CSP! the array processor specialists with fourteen years of experience and over 500 worldwide MAP installations. A perfect fit for PDP-11 based systems. Four hex boards that plug into your PDP-11 backplane, consume only 125 watts of power and provide full 32-bit floating point precision.

Shared Memory. Mini-MAP interfaces directly to UNIBUS for simplified programming and unprecedented throughput. The PDP-11 and array processing unit share memory to eliminate host/array processor DMA transfers and to minimize overhead.

Arithmetic Power. The wide dynamic range and precision of 32-bit floating point arithmetic, along with 7 MFLOPS of number crunching power, offers cost/performance advantages for OEMs. For example, a 1024 point Real FFT is done in 4.2 milliseconds — that's Mini-MAP math.

Software Support. Mini-MAP supplies: a scientific subroutine library of 150 FORTRAN callable routines ... an exclusive MCL/FORTRAN compiler and linker for combining subroutines into convenient host-callable modules ... a relocatable assembler for creating applications subroutines ... and a full set of user-friendly debugging tools and diagnostics.

Modularity. Mini-MAP is expandable. You can select additional memory boards beyond the basic 64 KByte data memory, for up to 16 MBytes. And we can supply a wired backplane for your PDP-11 or provide a self-contained development system in a DEC*-compatible enclosure complete with power supply and UNIBUS cables.

Get The Facts. Find out why Mini-MAP is the most cost-effective number crunching solution for your next product development. Call or write for complete specifications or for applications assistance.

40 Linnell Circle, Billerica, Massachusetts 01821 • 617/272-6020 • TWX: 710-347-0176

CIRCLE 155
Digest describes CINCH™ microcomputer as a host working with CINCHNET™ multiple access, industrial local area network, detailing hardware specs and system applications; programming examples demonstrate CINCH basic language. Control Logic, Inconix Corp, Natick, Mass.

Circle 410

Touch-sensitive displays

Circle 411

Composite input video
Booklet highlights BHD series 5", 9", and 12" monitors, which accept standard composite video signals from 0.5 to 2.5 V peak to peak, negative sync, and offer optional dynamic focus. Dotronix, Inc, New Brighton, Minn.

Circle 412

Audio spectrum analyzer
Booklet introduces model 7800 Digital Sona-Graph, a dc to 16-kHz spectrogaph that combines features of a conventional spectrum analyzer, a 3-D display, a high resolution gray scale printer, and an oscilloscope. Kay Elemetrics Corp, Pine Brook, NJ.

Circle 413

Electrostatic CRTs
Brochure illustrates large screen directed-beam displays for instrumentation and design graphics, listing applications and performance specs. Hewlett-Packard Co, Palo Alto, Calif.

Circle 414

Heat sinks and accessories
Catalog profiles units in various configurations that slide or fasten into semiconductor packages; standard and custom extrusions for high current devices are included. Aavid Engineering, Inc, Laconia, NH.

Circle 415

Console and handheld trackballs
Pamphlet covers electrical, mechanical, and environmental specs for compact interface, which has 62- to 500-cycle resolution for one complete rotation. Litton Systems, Inc, Encoder Div, Chatsworth, Calif.

Circle 416

High voltage CRT power
Leaflet describes power supplies with high speed dynamic focus, control logic to enable high voltage and provide a delay for filament warm-up, and proprietary linear circuits for low noise. Bertan Associates, Inc, Syosset, NY.

Circle 417

Data acquisition
Tutorial sections complement individual data sheets for product line, including data converters, op amps, signal conditioners, computational circuits, power supplies, digital panel instruments, subsystems and systems for measurement/ control, and linear component test systems. Analog Devices, Norwood, Mass.

Circle 418

Network diagnostics and performance
Dataalyzer™ option for Analysis automated network management system is examined in booklet that cites performance with host computer traffic, response time reporting, and in-service parameters with color graphic and statistical displays. Paradyne Corp, Largo, Fla.

Circle 419

CMOS industrial single-board computer
Data book covers Series/800 CMOS industrial microcomputer board, based on proprietary P™CMOS process, and BLMX-80C multitasking operating system; line includes CPU, memory expansion, and digital and analog I/O boards. National Semiconductor, Santa Clara, Calif.

Circle 420

AC/DC industrial motors
Catalog presents variety of ac motors and dc rectified power motors with detailed engineering data, evaluating motor efficiency and performance, as well as motor selection and applications. Reliance Electric Co, Cleveland, Ohio.

Circle 421

Digital microcircuits
Technical and design data are given on microcircuits dedicated to the computer and communications industries, including ROM, electrically alterable non-volatile memories, microcomputers, audio, telephony, data communications, ULA, video, and tuning. General Instrument Corp, Microelectronics Group, Hicksville, NY.

Circle 422

Integrated office system
Brochure explains task switching, I/O, design and expansion, and complete specs for Omny OEM integrated office system, based on Motorola's 68000.

ShareData, Inc, St Paul, Minn.

Circle 423

RF/EMI power line filters

Circle 424

Hybrid power modules

Circle 425

Permanent magnet, brushless motors
Brochure examines servomotors, tachometers, general purpose brushless motors, and commutation electronics, highlighting characteristics for ferrite and rare earth magnet versions. Honeywell Motor Products Div, Rockford, Ill.

Circle 426

Semicustom circuit tools
Leaflet introduces HIGHLAND software system for automated semicustom gate array development; logic designer specifies data files for VLSI, then company creates masks and test tapes. United Technologies Mostek, Microelectronics Center, Carrollton, Tex.

Circle 427

Power supplies
Product reference gives specs and application information on wide range of general purpose and specialized power supplies, along with redundant output power systems. Acopian Corp, Easton, Pa.

Circle 428

High frequency ICs
Applications reference covers high speed dividers, digital signal processing, UHF and VHF synthesis, A-D conversion, power and motor control, and op amp design. Request on company letterhead (for $6.50) from Plessey Semiconductors, 1641 Kaiser Ave, Irvine, CA 92714.
Hazeltine's new Executive 10™ is factory programmed to meet your system application. So, you get a highly customized terminal instead of just an “off the shelf” product. And you get a long list of features:

- precision balanced ball-joint tilt and swivel
- detached keyboard
- split screen
- video attributes
- programmable function keys,

a unique combination of features for terminals in its price class.

Your system deserves a special display. We call it the Executive 10. But we designed it so that you can call it your own.

Hazeltine Corporation
Computer Terminal Equipment
Commack, NY 11725
(516) 462-5598
or call toll free: 800-645-4508

Hazeltine
The new terminal technology.
Flat cable connection
Catalog illustrates design features and performance characteristics of Cinch Superfast™ connector system, with type I, II, and III headers, sockets, DIP plugs, PC edges, PCB connections, and 9 standard termination sizes. TRW Electronic Components Group, Connector Div, Elk Grove Village, Ill. Circle 429

Switch mode power supplies
Quad-output Cool-I series 130-, 150-, 170-, and 200-W models are profiled in bulletin showing features, specs, and dimensional drawings. Deltron Inc, North Wales, Pa. Circle 430

Precision resistor networks
Catalog describes miniature precision resistor networks using Bulk Metal® foil technology for lightweight applications. Vishay Resistive Systems Group, Malvern, Pa. Circle 431

Advanced computer science
Brochure summarizes university research on VAX and PDP-11 systems in robotics, intersystem communication, database management, local area networks, language development, and VLSI processor design applications. Digital Equipment Corp., Maynard, Mass. Circle 432

Electrical components
Technical data specifies pin, socket, flat flexible circuit, and 0.050” center ribbon cable connectors; PCB interconnection systems; solderless terminals; insulation displacement products; switches; sockets; and applications tooling. Molex Inc, Lisle, Ill. Circle 433

Multilayer ceramic capacitors
Bulletin tabulates capacitance values, tolerances, working voltages, various failure rate levels, and ordering information for mil-spec, molded radial-lead, axial-lead, 2-pin DIP, and chip type models. AVX Ceramics, Myrtle Beach, SC. Circle 434

MULTIBUS interconnections
Catalog profiles 6-slot version of press-fit backplanes and card frames, socket boards with continuous groundplane on wiring side, expander cards for testing and debugging, and related services from custom pinning to wirewrapping. Hybricon Corp, Littleton, Mass. Circle 435

Dew point sampling
Application bulletin 3-052 discusses design factors in system development, including materials selection, effects of sample leakage on dew measurement, pressure/dew point relationship, and hygroscopic properties of various materials. EG&G Environmental Equipment Div, Waltham, Mass. Circle 436

Adjustable-speed dc drives
Bulletin highlights DRIVEPAK controllers for 5- to 500-hp dc drive that incorporate SCR control technology, using 6-pulse, full-wave power conversion for cooler motor operation and improved commutation. Contraves Goerz Corp, Motion Control Div, Pittsburgh, Pa. Circle 437

Color graphics
Jupiter 7 raster terminal, which offers 768- x 575-pixel resolution and 256 simultaneously displayable colors, is introduced in brochure that suggests electrical CAD and scientific applications. Jupiter Systems, Inc, Berkeley, Calif. Circle 438

Three-phase inverter
Data sheet describes 15-kW inverter system for 48-Vdc applications, with specs on 1/0, environmental ratings, physical dimensions, and dc noise. LorTec Power Systems, Inc, North Ridgeville, Ohio. Circle 439

RFI power line filters
Catalog examines basic filter technology and selection, in addition to product descriptions with electrical schematics, 50-Ω insertion loss data, and applications suggestions. Corcom Inc, Libertyville, Ill. Circle 440

Adjustment knobs
Knurled, ribbed, fluted, notched, and scalloped knobs produced in nylon and engineering plastics for light and heavy duty applications are profiled in foldout booklet. Plastiglide Manufacturing Corp, Hawthorne, Calif. Circle 441

Proximity switches
Main parameters for flush and exposed mounting types are outlined in brochure that examines 52 inductive models for detecting metals and 12 capacitive models for solids and liquids. Photobell Co, Inc, Fairfield, NJ. Circle 442

Data communications equipment and peripheral controllers
Bulletin covers computer products compatible with DEC PDP-11/LSI-11 and Data General NOVA/Eclipse systems; advanced FORTRAN IV utilities for NOVA/Eclipse; and support products. GEN/COMP Inc, Canton, Mass. Circle 443

Oscilloscope line
Brochure describes performance of 15- to 35-MHz, 50-MHz, and 100-MHz models, detailing features like calibrated delayed-sweep/dual time base, alternate triggering, and variable holdoff. Leader Instruments Corp, Hauppauge, NY. Circle 444

High speed thermal printhead
Leaflet sets forth features, functional operation, and performance characteristics of SM 2000, which comes in 20-column format that gangs up for 40-, 60-, and 80-column assemblies. Guilton Industries, Inc, Hybrid Microcircuit Dept, Metuchen, NJ. Circle 445

Digital panel meters
Slimline series short-form catalog specifies meter line including display-only, BCD output, and serial ASCII output. Nationwide Electronic Systems, Inc, Streamwood, Ill. Circle 446

Microcomputer interference control
Protective devices, line voltage regulators, and ac power interrupters are described in booklet that reviews typical problems, solutions, and applications. Electronic Specialists, Inc, Natick, Mass. Circle 447

MOS/LSI data book
Product bulletin describes function, usage specs, and essential parameters for data communication, CRT displays, floppy disk controllers, printers, baud rate generators, keyboard encoders, and microprocessor peripherals. Standard Microsystems Corp, Hauppauge, NY. Circle 448

Network control modems
Product specs, applications diagrams, and functional charts for cs series high speed modems are outlined for operating environments using integrated data transportation and network management. Codex Corp, Motorola Inc Information Systems Group, Mansfield, Mass. Circle 449
The Hughes story continues...

Laser Story.


Laser light. This extremely bright, highly concentrated light source has focused new thinking and new discoveries in the realm of science technology.

Hughes is pioneering this exciting field with new devices never before imagined for military and commercial tasks.

Today, we’re building the Ground/Vehicular Laser Locator Designator (G/VLLD) for the U.S. Army. It sights and relays the location of a moving target to airborne helicopters for an instant attack.

The story goes on. Laser Range Finders and Designators such as MULE, TRAM DRS, Sgt York DIVAD, M-1 Abrams tank and the Airborne TOW system represent forefront ventures Electro-Optical and Data Systems is producing.

With over 1500 projects company-wide, Hughes offers challenge and technological growth.

If you’d like to be part of a story that’s still unfolding, write yourself in.

Current openings:
- Image Processing Engineers
- Component Application Engineers
- Circuit Design Engineers
- Test Engineers
- Material/Process Application Engineers
- Thermal Systems Engineers
- Electro-Optical Systems Engineers
- Failure Analysis Engineers
- Systems Analysts
- Project Engineers
- Servo Control Engineers
- LSI Design/Test Engineers

Send your resume to:
Hughes Electro-Optical & Data Systems
P.O. Box 913, Dept. DC-2
El Segundo, CA 90245

Proof of U.S. Citizenship Required/Equal Opportunity Employer

Electro-Optical and Data Systems
Write yourself in.
## AD INDEX

<table>
<thead>
<tr>
<th>Company Name</th>
<th>Page Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advanced Micro Devices</td>
<td>18, 19</td>
</tr>
<tr>
<td>AirBorn</td>
<td>204</td>
</tr>
<tr>
<td>Airpax, Cambridge Div</td>
<td>213</td>
</tr>
<tr>
<td>The Aitkin-Kynett Co Inc</td>
<td>30</td>
</tr>
<tr>
<td>Amdek Corp</td>
<td>219</td>
</tr>
<tr>
<td>George M Drake &amp; Associates Inc</td>
<td>18, 19</td>
</tr>
<tr>
<td>Anixter Brothers</td>
<td>181</td>
</tr>
<tr>
<td>Cunningham &amp; Walsh Chicago Inc</td>
<td>134, 135</td>
</tr>
<tr>
<td>Applied Microsystems</td>
<td>42</td>
</tr>
<tr>
<td>Sommer Inc</td>
<td>194, 195</td>
</tr>
<tr>
<td>Applied Microsystems</td>
<td>117</td>
</tr>
<tr>
<td>Sommers Inc</td>
<td>96</td>
</tr>
<tr>
<td>Andromeda Systems</td>
<td>245</td>
</tr>
<tr>
<td>Anixter Brothers</td>
<td>246</td>
</tr>
<tr>
<td>Ball Electronic Display Div</td>
<td>31</td>
</tr>
<tr>
<td>Amtel</td>
<td>153</td>
</tr>
<tr>
<td>Ball Electronic Display Div</td>
<td>220, 221</td>
</tr>
<tr>
<td>Atlantic Research Corp</td>
<td>222</td>
</tr>
<tr>
<td>BICC/Vero Electronics</td>
<td>263</td>
</tr>
<tr>
<td>Just Frank Advertising Inc</td>
<td>264</td>
</tr>
<tr>
<td>Calcomp</td>
<td>214</td>
</tr>
<tr>
<td>Cal Switch</td>
<td>218</td>
</tr>
<tr>
<td>Galusha &amp; Associates</td>
<td>228</td>
</tr>
<tr>
<td>Canon USA</td>
<td>224, 244, 270, 271</td>
</tr>
<tr>
<td>Don Alt &amp; Associates</td>
<td>271</td>
</tr>
<tr>
<td>Central Data Corp</td>
<td>271</td>
</tr>
<tr>
<td>Fillman Advertising</td>
<td>271</td>
</tr>
<tr>
<td>Centravision</td>
<td>271</td>
</tr>
<tr>
<td>Sommers Inc</td>
<td>271</td>
</tr>
<tr>
<td>Cipher Data Products</td>
<td>271</td>
</tr>
<tr>
<td>Richter &amp; Carr Communications</td>
<td>271</td>
</tr>
<tr>
<td>Columbia Data Products</td>
<td>271</td>
</tr>
<tr>
<td>COMDEX/spring '83</td>
<td>271</td>
</tr>
<tr>
<td>Interface Advertising Associates</td>
<td>271</td>
</tr>
<tr>
<td>Computer Graphics World</td>
<td>271</td>
</tr>
<tr>
<td>Computer Memories</td>
<td>271</td>
</tr>
<tr>
<td>Jansen Associates Inc</td>
<td>271</td>
</tr>
<tr>
<td>Conrac Corp</td>
<td>60, 61</td>
</tr>
<tr>
<td>Jansen Associates Inc</td>
<td>271</td>
</tr>
<tr>
<td>Control Data Corp</td>
<td>271</td>
</tr>
<tr>
<td>E H Brown Advertising Agency Inc</td>
<td>271</td>
</tr>
<tr>
<td>Corporate Computer Systems</td>
<td>271</td>
</tr>
<tr>
<td>CSPI</td>
<td>271</td>
</tr>
<tr>
<td>Amsterdam Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>CTS Corp</td>
<td>271</td>
</tr>
<tr>
<td>Kennedy Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>Datacube</td>
<td>56</td>
</tr>
<tr>
<td>Blackwood Associates Inc</td>
<td>246</td>
</tr>
<tr>
<td>Dataflux</td>
<td>248</td>
</tr>
<tr>
<td>National Media Consultants</td>
<td>248</td>
</tr>
<tr>
<td>Data General</td>
<td>194, 195</td>
</tr>
<tr>
<td>Clarke Goward Carr &amp; Fits</td>
<td>196</td>
</tr>
<tr>
<td>Dataram Corp</td>
<td>5, 257</td>
</tr>
<tr>
<td>Louis Zimmer Communications Inc</td>
<td>261</td>
</tr>
<tr>
<td>Data Systems Design</td>
<td>16</td>
</tr>
<tr>
<td>Tycer • Fultz • Bellack</td>
<td>262</td>
</tr>
<tr>
<td>Data Translation</td>
<td>73</td>
</tr>
<tr>
<td>Quinn &amp; Johnson Inc</td>
<td>269</td>
</tr>
<tr>
<td>Dataram Corp</td>
<td>269</td>
</tr>
<tr>
<td>Designing &amp; Marketing</td>
<td>270</td>
</tr>
<tr>
<td>Digitor</td>
<td>270</td>
</tr>
<tr>
<td>Don Alt &amp; Associates</td>
<td>271</td>
</tr>
<tr>
<td>Digital Engineering</td>
<td>271</td>
</tr>
<tr>
<td>Digital Equipment Corp</td>
<td>271</td>
</tr>
<tr>
<td>Digital Equipment Corp</td>
<td>271</td>
</tr>
<tr>
<td>Digital Equipment Corp</td>
<td>271</td>
</tr>
<tr>
<td>Digital Logic Corp</td>
<td>271</td>
</tr>
<tr>
<td>Ron Jenner &amp; Co</td>
<td>271</td>
</tr>
<tr>
<td>Dolch Logic Instruments</td>
<td>271</td>
</tr>
<tr>
<td>Murphy Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>Dotronix</td>
<td>271</td>
</tr>
<tr>
<td>Dynatex Data Systems</td>
<td>271</td>
</tr>
<tr>
<td>Pallace Inc</td>
<td>271</td>
</tr>
<tr>
<td>Electronic Processors</td>
<td>271</td>
</tr>
<tr>
<td>Tallant/Yates Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>Electronic Solutions</td>
<td>271</td>
</tr>
<tr>
<td>Bowen &amp; Associates Inc</td>
<td>271</td>
</tr>
<tr>
<td>Endicott Coil Co</td>
<td>271</td>
</tr>
<tr>
<td>R V Swinamer Associates</td>
<td>271</td>
</tr>
<tr>
<td>Evotek</td>
<td>271</td>
</tr>
<tr>
<td>Doug Gottschofer &amp; Co</td>
<td>271</td>
</tr>
<tr>
<td>John Fluke Mfg Co</td>
<td>39, 41</td>
</tr>
<tr>
<td>Frost &amp; Sullivan</td>
<td>271</td>
</tr>
<tr>
<td>Fujitsu America</td>
<td>271</td>
</tr>
<tr>
<td>The Lone Co</td>
<td>271</td>
</tr>
<tr>
<td>Fujitsu Microelectronics</td>
<td>156, 157</td>
</tr>
<tr>
<td>The Lone Co</td>
<td>271</td>
</tr>
<tr>
<td>Gates Energy Products</td>
<td>151</td>
</tr>
<tr>
<td>Broyles Allebaugh &amp; Davis Inc</td>
<td>271</td>
</tr>
<tr>
<td>General Electric</td>
<td>151</td>
</tr>
<tr>
<td>Capell Ganes Advertising</td>
<td>271</td>
</tr>
<tr>
<td>Genstar REI Sales Co</td>
<td>271</td>
</tr>
<tr>
<td>Warr Hoote &amp; Rose</td>
<td>271</td>
</tr>
<tr>
<td>Global Specialties Corp</td>
<td>271</td>
</tr>
<tr>
<td>RPR Advertising</td>
<td>271</td>
</tr>
<tr>
<td>Gould, SEL Computer Div</td>
<td>15</td>
</tr>
<tr>
<td>Group Three Advertising Corp</td>
<td>271</td>
</tr>
<tr>
<td>Grinnell Systems</td>
<td>271</td>
</tr>
<tr>
<td>Grinnell Systems</td>
<td>271</td>
</tr>
<tr>
<td>Guildford Fillhardt &amp; Wright Inc</td>
<td>271</td>
</tr>
<tr>
<td>GTCO Corp</td>
<td>271</td>
</tr>
<tr>
<td>Business Marketing Inc</td>
<td>271</td>
</tr>
<tr>
<td>Hazeline</td>
<td>271</td>
</tr>
<tr>
<td>TCI Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>Hewlett Packard/TCG</td>
<td>65, 66, 67</td>
</tr>
<tr>
<td>Wilton Coombs &amp; Co</td>
<td>271</td>
</tr>
<tr>
<td>Hewlett Packard/Colorado Springs Logic</td>
<td>84, 85</td>
</tr>
<tr>
<td>Tallant/Yates Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>Alliant/Hilley Technology</td>
<td>142</td>
</tr>
<tr>
<td>Dahlberg &amp; Associates</td>
<td>271</td>
</tr>
<tr>
<td>Hitachi</td>
<td>168, 169</td>
</tr>
<tr>
<td>The Creative Consortium Ltd</td>
<td>271</td>
</tr>
<tr>
<td>Honeywell Test Instrument Div</td>
<td>179</td>
</tr>
<tr>
<td>Tallant/Yates Advertising Inc</td>
<td>271</td>
</tr>
<tr>
<td>Hughes</td>
<td>285</td>
</tr>
<tr>
<td>Bernard Hodes Advertising</td>
<td>271</td>
</tr>
<tr>
<td>Ikegami Electronics USA</td>
<td>207</td>
</tr>
<tr>
<td>Bon Advertising Agency Inc</td>
<td>207</td>
</tr>
<tr>
<td>Ikier Technology</td>
<td>236</td>
</tr>
<tr>
<td>Industrial Data Terminals</td>
<td>203</td>
</tr>
<tr>
<td>Concept Inc</td>
<td>203</td>
</tr>
<tr>
<td>Industrial Development Association of Cheyenne</td>
<td>270</td>
</tr>
<tr>
<td>Mustang Advertising Inc</td>
<td>270</td>
</tr>
<tr>
<td>Industrial Devices</td>
<td>271</td>
</tr>
<tr>
<td>Ray Lansing Advertising</td>
<td>271</td>
</tr>
<tr>
<td>Industrial Programming</td>
<td>248</td>
</tr>
<tr>
<td>Cooper-Cameron Inc</td>
<td>248</td>
</tr>
<tr>
<td>INMOS</td>
<td>24, 25</td>
</tr>
<tr>
<td>Tallant/Yates Advertising Inc</td>
<td>24, 25</td>
</tr>
</tbody>
</table>
MULTIPLE CHOICE:
The UDS Modem Family

At speeds through 4800 bps, UDS modems are Bell-compatible and FCC certified for direct connection to the PSTN. The 9600 bps unit conforms to CCITT V.29 standards. All models are available as OEM boards and in multi-channel packages for central site applications.

For details and quantity quotation, contact Universal Data Systems, 5000 Bradford Drive, Huntsville, Alabama 35805-1953. Telephone 205/837-8100; TWX 810-726-2100.

**Universal Data Systems**

<table>
<thead>
<tr>
<th>SPEED RANGE (bps)</th>
<th>DIAL-UP NETWORK</th>
<th>PRIVATE LINE</th>
<th>LINE POWERED</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-300</td>
<td>103J*</td>
<td>$425</td>
<td>103 LP O/A</td>
</tr>
<tr>
<td>0-300</td>
<td></td>
<td></td>
<td>$195</td>
</tr>
<tr>
<td>0-1200</td>
<td>202S*</td>
<td>$475</td>
<td>202 LP</td>
</tr>
<tr>
<td>0-1200</td>
<td></td>
<td></td>
<td>$245</td>
</tr>
<tr>
<td>0-1800</td>
<td></td>
<td></td>
<td>202S LP*</td>
</tr>
<tr>
<td>0-1800</td>
<td></td>
<td></td>
<td>$295</td>
</tr>
<tr>
<td>1200/300</td>
<td>212A*</td>
<td>$695</td>
<td>212 LP**</td>
</tr>
<tr>
<td>1200/300</td>
<td></td>
<td></td>
<td>$495</td>
</tr>
<tr>
<td>2400</td>
<td>201C*</td>
<td>$775</td>
<td></td>
</tr>
<tr>
<td>2400</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4800</td>
<td>208A/B*</td>
<td>$1750</td>
<td></td>
</tr>
<tr>
<td>4800</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9600</td>
<td>9600</td>
<td>$2650</td>
<td></td>
</tr>
<tr>
<td>9600</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Auto-answer**  **1200 bps only  **Single unit prices.
<table>
<thead>
<tr>
<th>AD INDEX</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel...</td>
<td>................................................. 86, 87</td>
</tr>
<tr>
<td>Chiat/Day Inc Advertising...</td>
<td>86, 87</td>
</tr>
<tr>
<td>Interdesign...</td>
<td>138</td>
</tr>
<tr>
<td>Interface '83...</td>
<td>222</td>
</tr>
<tr>
<td>Interface Advertising Associates...</td>
<td>175</td>
</tr>
<tr>
<td>International Microelectronic Products...</td>
<td>175</td>
</tr>
<tr>
<td>ITT Cannon Electric...</td>
<td>62, 63</td>
</tr>
<tr>
<td>Abert Newhoff &amp; Burr Inc...</td>
<td>62, 63</td>
</tr>
<tr>
<td>Kennedy Co...</td>
<td>1</td>
</tr>
<tr>
<td>R L Thompson Advertising...</td>
<td>1</td>
</tr>
<tr>
<td>Kontron Electronics...</td>
<td>91</td>
</tr>
<tr>
<td>Galusha &amp; Associates...</td>
<td>91</td>
</tr>
<tr>
<td>Lexidata...</td>
<td>167</td>
</tr>
<tr>
<td>Humphrey Browning MacDougall Inc...</td>
<td>167</td>
</tr>
<tr>
<td>Lund...</td>
<td>237</td>
</tr>
<tr>
<td>Lund House Advertising Agency...</td>
<td>237</td>
</tr>
<tr>
<td>MarLee Switch Co...</td>
<td>270</td>
</tr>
<tr>
<td>George Riggs Advertising...</td>
<td>270</td>
</tr>
<tr>
<td>Matrox Electronic Systems...</td>
<td>217</td>
</tr>
<tr>
<td>MDB...</td>
<td>227</td>
</tr>
<tr>
<td>Methus...</td>
<td>49</td>
</tr>
<tr>
<td>Jack Ramsey Agency...</td>
<td>49</td>
</tr>
<tr>
<td>Mini Computer Technology...</td>
<td>208</td>
</tr>
<tr>
<td>Darryl Lloyd Inc...</td>
<td>208</td>
</tr>
<tr>
<td>Mostek...</td>
<td>140, 141</td>
</tr>
<tr>
<td>Crume &amp; Associates Inc...</td>
<td>140, 141</td>
</tr>
<tr>
<td>Motorola Semiconductor Products...</td>
<td>77</td>
</tr>
<tr>
<td>Comm Ad Advertising...</td>
<td>77</td>
</tr>
<tr>
<td>Multiwire...</td>
<td>36, 37</td>
</tr>
<tr>
<td>Greenstone &amp; Rebasca...</td>
<td>36, 37</td>
</tr>
<tr>
<td>Nabu Commercial Terminals...</td>
<td>233</td>
</tr>
<tr>
<td>Brian Saltier Marketing...</td>
<td>233</td>
</tr>
<tr>
<td>Navtel...</td>
<td>201</td>
</tr>
<tr>
<td>Archer Advertising Ltd...</td>
<td>201</td>
</tr>
<tr>
<td>National Semiconductor Corp...</td>
<td>28, 29</td>
</tr>
<tr>
<td>Reiser Williams De Yong...</td>
<td>28, 29</td>
</tr>
<tr>
<td>NEC Information Systems...</td>
<td>27, 115</td>
</tr>
<tr>
<td>The Strayton Corp...</td>
<td>27, 115</td>
</tr>
<tr>
<td>NEC Microcomputer...</td>
<td>81</td>
</tr>
<tr>
<td>Gardini/Russell Inc...</td>
<td>81</td>
</tr>
<tr>
<td>Nicolet Paratronics Corp...</td>
<td>75</td>
</tr>
<tr>
<td>Nissei Sangyo America Ltd...</td>
<td>55</td>
</tr>
<tr>
<td>Weber Temple Magruder Inc...</td>
<td>55</td>
</tr>
<tr>
<td>Nora Tran Corp...</td>
<td>64</td>
</tr>
<tr>
<td>Dewey Advertising Inc...</td>
<td>64</td>
</tr>
<tr>
<td>Panasonic...</td>
<td>270</td>
</tr>
<tr>
<td>Sommer inc...</td>
<td>270</td>
</tr>
<tr>
<td>Perkin-Elmer...</td>
<td>209</td>
</tr>
<tr>
<td>Marquardt &amp; Roche Inc...</td>
<td>209</td>
</tr>
<tr>
<td>Plessey Microsystems...</td>
<td>182, 183</td>
</tr>
<tr>
<td>Pawluk Advertising Inc...</td>
<td>182, 183</td>
</tr>
<tr>
<td>Plessey Peripherals...</td>
<td>145</td>
</tr>
<tr>
<td>Pawluk Advertising Inc...</td>
<td>145</td>
</tr>
<tr>
<td>Plexus Computers...</td>
<td>196, 197</td>
</tr>
<tr>
<td>Chiat/Day Inc Advertising...</td>
<td>196, 197</td>
</tr>
<tr>
<td>Porelon...</td>
<td>191</td>
</tr>
<tr>
<td>Campbell-Mithun Inc...</td>
<td>191</td>
</tr>
<tr>
<td>Premier Metal Products...</td>
<td>210</td>
</tr>
<tr>
<td>Commercial Press Inc...</td>
<td>210</td>
</tr>
<tr>
<td>Prime Computer...</td>
<td>170, 171</td>
</tr>
<tr>
<td>Kenyon &amp; Eckhardt Inc...</td>
<td>170, 171</td>
</tr>
<tr>
<td>Princeton Graphic Systems...</td>
<td>226</td>
</tr>
<tr>
<td>Pro-Log Corp...</td>
<td>Cover IV</td>
</tr>
<tr>
<td>Ad Group International...</td>
<td>Cover IV</td>
</tr>
<tr>
<td>Qantex...</td>
<td>172</td>
</tr>
<tr>
<td>Richard H Mangulis/Marketing Comm...</td>
<td>172</td>
</tr>
<tr>
<td>Ramtek...</td>
<td>109</td>
</tr>
<tr>
<td>Pinne Garvin &amp; Hock Inc...</td>
<td>109</td>
</tr>
<tr>
<td>Recognition Concepts...</td>
<td>215</td>
</tr>
<tr>
<td>Reber Glenn &amp; Marz Advertising...</td>
<td>215</td>
</tr>
<tr>
<td>Rockwell International...</td>
<td>193</td>
</tr>
<tr>
<td>Ketchum Advertising...</td>
<td>193</td>
</tr>
<tr>
<td>ROLM...</td>
<td>243</td>
</tr>
<tr>
<td>McArthur &amp; Associates...</td>
<td>243</td>
</tr>
<tr>
<td>SBE...</td>
<td>14</td>
</tr>
<tr>
<td>Marken Communications...</td>
<td>122, 129</td>
</tr>
<tr>
<td>Scientific Micro Systems...</td>
<td>122, 129</td>
</tr>
<tr>
<td>Seagate Technology...</td>
<td>Cover III</td>
</tr>
<tr>
<td>Lutat Battey &amp; Associates Inc...</td>
<td>Cover III</td>
</tr>
<tr>
<td>Seiko Instruments USA...</td>
<td>57, 59</td>
</tr>
<tr>
<td>Doug Goethoffer &amp; Co...</td>
<td>57, 59</td>
</tr>
<tr>
<td>Shugart Associates...</td>
<td>20, 21</td>
</tr>
<tr>
<td>Chiat/Day Advertising Inc...</td>
<td>20, 21</td>
</tr>
<tr>
<td>Sony Video Products...</td>
<td>211</td>
</tr>
<tr>
<td>Waring and LeRosa...</td>
<td>211</td>
</tr>
<tr>
<td>Southern Systems...</td>
<td>212</td>
</tr>
<tr>
<td>Marvel Inc...</td>
<td>212</td>
</tr>
<tr>
<td>Sprague Electric Co...</td>
<td>235</td>
</tr>
<tr>
<td>The Harry P Bridge Co...</td>
<td>235</td>
</tr>
<tr>
<td>Storage Technology Corp...</td>
<td>70</td>
</tr>
<tr>
<td>Advertising Services...</td>
<td>70</td>
</tr>
<tr>
<td>Summagraphics Corp...</td>
<td>131, 133</td>
</tr>
<tr>
<td>STG Marketing Communications Inc...</td>
<td>131, 133</td>
</tr>
<tr>
<td>Tanberg Data...</td>
<td>95</td>
</tr>
<tr>
<td>Lenac Warford Stone Inc...</td>
<td>95</td>
</tr>
<tr>
<td>Tandon Corp...</td>
<td>50, 51</td>
</tr>
<tr>
<td>Reiser Williams De Yong...</td>
<td>50, 51</td>
</tr>
<tr>
<td>TEAC...</td>
<td>108</td>
</tr>
<tr>
<td>TVC Ads...</td>
<td>108</td>
</tr>
<tr>
<td>Techtran Corp...</td>
<td>132</td>
</tr>
<tr>
<td>J L Newman &amp; Associates Inc...</td>
<td>132</td>
</tr>
<tr>
<td>Tektronix...</td>
<td>8, 9</td>
</tr>
<tr>
<td>Tektronix Advertising...</td>
<td>8, 9</td>
</tr>
<tr>
<td>Teledyne Relays...</td>
<td>271</td>
</tr>
<tr>
<td>Michelson Advertising...</td>
<td>271</td>
</tr>
<tr>
<td>TeleVideo...</td>
<td>52, 53</td>
</tr>
<tr>
<td>Dancer Fitzgerald Sample Inc...</td>
<td>52, 53</td>
</tr>
<tr>
<td>Texas Instruments...</td>
<td>46, 47, 68, 69</td>
</tr>
<tr>
<td>McCann-Erickson...</td>
<td>46, 47, 68, 69</td>
</tr>
<tr>
<td>Topaz...</td>
<td>234</td>
</tr>
<tr>
<td>Toshiba America...</td>
<td>120, 121</td>
</tr>
<tr>
<td>Michelson Advertising...</td>
<td>120, 121</td>
</tr>
<tr>
<td>TransNet Corp...</td>
<td>166</td>
</tr>
<tr>
<td>Jansen Associates Inc...</td>
<td>166</td>
</tr>
<tr>
<td>Universal Data Systems...</td>
<td>267</td>
</tr>
<tr>
<td>Dayner/Hall Advertising Inc...</td>
<td>267</td>
</tr>
<tr>
<td>Vector Automation...</td>
<td>155</td>
</tr>
<tr>
<td>Verbatim...</td>
<td>177</td>
</tr>
<tr>
<td>Bergthold Filhardt &amp; Wright Inc...</td>
<td>177</td>
</tr>
<tr>
<td>Versiltron...</td>
<td>229</td>
</tr>
<tr>
<td>Pallace Inc...</td>
<td>229</td>
</tr>
<tr>
<td>Vicom Systems...</td>
<td>254</td>
</tr>
<tr>
<td>Visual Technology...</td>
<td>23</td>
</tr>
<tr>
<td>Blackwood Associates Inc...</td>
<td>23</td>
</tr>
<tr>
<td>Western Digital...</td>
<td>44, 45, 147</td>
</tr>
<tr>
<td>Leading Edge Communications...</td>
<td>44, 45, 147</td>
</tr>
<tr>
<td>Western Peripherals...</td>
<td>Cover II</td>
</tr>
<tr>
<td>Darryl Lloyd Inc...</td>
<td>Cover II</td>
</tr>
<tr>
<td>Westrex OEM...</td>
<td>198</td>
</tr>
<tr>
<td>GHB Advertising Inc...</td>
<td>198</td>
</tr>
<tr>
<td>Wintek Corp...</td>
<td>271</td>
</tr>
<tr>
<td>Wyse Technology...</td>
<td>107</td>
</tr>
<tr>
<td>Lutat Battey &amp; Associates...</td>
<td>107</td>
</tr>
<tr>
<td>Xylogics...</td>
<td>33</td>
</tr>
<tr>
<td>G Anderson Advertising...</td>
<td>33</td>
</tr>
<tr>
<td>ZAX...</td>
<td>38</td>
</tr>
<tr>
<td>Sales Management International Inc...</td>
<td>38</td>
</tr>
<tr>
<td>Zenith Radio Corp...</td>
<td>169</td>
</tr>
<tr>
<td>Foote, Cone &amp; Belding...</td>
<td>169</td>
</tr>
<tr>
<td>Zilog...</td>
<td>12, 13</td>
</tr>
<tr>
<td>Pinne Garvin &amp; Hock Inc...</td>
<td>12, 13</td>
</tr>
<tr>
<td>268 COMPUTER DESIGN/February 1983</td>
<td>268</td>
</tr>
</tbody>
</table>
Bit error rate performance is what everyone demands in a 212A Modem. This new, advanced CTS integral Modem delivers far better signal-to-noise rejection consistently because CTS uses digital signal processing. And it does it with excellent front end dynamic range of 72dB which is considerably higher than usual. You get consistent error-free signal transmission and reception—free from garbled data or lost bits due to less than adequate phone lines. Synchronous detection in the low speed mode allows increased performance to 600bps FSK.

Tightly controlled, rigidly maintained manufacturing processes assure consistent performance—from the first modem to the 50,000th unit. And with years of experience in supplying high-reliability electronics. CTS was a natural choice to be the sole supplier of modems to a leading personal computer firm.

Write for complete data on these CTS 212A Modems, customized to your needs, without a price premium. Contact CTS Corporation, 1201 Cumberland Ave., West Lafayette, IN 47906. Phone: (317) 463-2565.

CTS builds Custom Modems your way—Bell compatible, offering superior performance—without a price premium. • 0-600 or 1200bps operation. • Both synchronous and asynchronous.

Customer connectors: flat cable, card edge or any variety you specify. • Both DTMF and pulse dialing capability. • Interface by software command or RS232.

• Full telephone line status information.

• Excellent bit-error rate performance.

• Built in diagnostics and full loopback features. • Smallest 212A customized modem we've seen to date. Less than 40 square inches! • FCC Part 68 approval and UL certified. • CCITT V.22 capability.

CTS means Reliability

CTS CORPORATION • ELKHART, INDIANA

Microcomputer Internal Modem

Point-of-Sale Modem

Remote Monitoring Equipment Modem

Data Acquisition Equipment Modem
**MULTIBUS™ PROTOTYPING BOARD**

Prototyping Board for Multibus™ systems has locations for up to 86 PIN-DIP IC's plus discrete components. The layout is on a grid of 0.1" holes, with bus strips individually strappable to any desired voltage. Multibus™ Intel Corp, Model# PR 80H, Price: $85 each, (Qty 1-9).

**ELECTRONIC SOLUTIONS, 5780 Chesapeake Ct, San Diego, CA 92123 . Tel: Toll Free (800) 854-7086, in Calif. (714)292-0242, TLX 910-335-1169.**

**DISCOVER CHEYENNE!**

- No—Corporate Income Tax
- No—Personal Income Tax
- No—Inventory Tax
- No—Tax on Intangibles
- No—Problems!

- 2 Industrial Parks
- 2 Major Railroads
- 9 Truck Lines
- "Right-to-Work" State

**O'Connor Development Assn of Cheyenne Municipal Building, 2101 O'Neil Ave, Cheyenne, WY 82001 - 307-637-6385**

**RS232 DIGITAL SWITCH — $90.25**

No-power pushbutton RS232 digital A-B switch in panel or desk mount allows switching of modems between front end processors, etc, and offers option for monitoring of switched lines. 24-pole double-throw unit switches all 24 lines of RS232 connection. #1081-0005 panel mount, #282-0005 desk mount. $90.25 in 25-99 quantity. Also coax, RF, video, audio switching components and custom systems. MARLEE SWITCH COMPANY, 933-D N Central Ave, Upland, CA 91786. Tel: (714)982-8988. WESCON booth 5405.

**MATRIUXED DIRECT MAIL LIST**

The most Precise, most Versatile, Cross-Matrixed list of computer Based Systems Designers ever offered for bulk or custom selection. You can rent the entire list, or pinpoint the exact engineers you want to reach. NEW 48-HOUR EXPRESS PROCESSING.

For details, contact Bob Dromgoole at COMPUTER DESIGN, 119 Russell St, Littleton, MA 01460. Tel: (800)225-0556. In MA: (617)486-9501.
301 MICRO CONTROL SYSTEM
Analog and Power Control in a Single Board Computer, 6801 or 68701 MPU with 2K ROM or EROM, 128 RAM, timer, 12-bit analog inputs, 8-bit analog output, 8 AC or DC inputs or outputs, serial I/O, digital I/O, watchdog timer, power supply. WINTEK CORPORATION, 1801 South St, Lafayette, IN 47904. Tel: (317) 42-8428

CIRCLE 482

52 PAGE INDICATOR DESIGN GUIDE

CIRCLE 483

KE NEW PRODUCTS
For free catalog, phone toll-free (800)225-1008
In Massachusetts (617)938-0900
GENSTAR REI SALES COMPANY
6307 DeSoto Ave, Suite J, Woodland Hills, CA 91367.

CIRCLE 484

LOW EMI AC DIP RELAY
Teledyne's 645V meets FCC and VDE stds. Features 3.8 to 32V input and TTL logic compatibility, up to 1 amp switching at 250VRMS, back to back SCR output, low leakage current of 1mA RMS, 3750VRMS VDE level optical isolation, low insertion factor of ±1.5V, high noise immunity, and virtually no switching transients. $6.35 ea for 5000 pcs. TELEDYNE RELAYS, 12525 Daphne Ave, Hawthorne, CA 90250. Tel: (213)777-0077

CIRCLE 485

MULTIBUS™ INTERFACE & PROTOTYPE
Prototype QUICKLY and EASILY. 100% of Multibus interfacing circuitry included. 20-bit Address, 8/16-bit Data. Delivery from stock. Multibus™ Intel corp, Model# PR 80A, Price: 6355 each. ELECTRONIC SOLUTIONS, 5780 Chesapeake Ct, San Diego, CA 92123. Tel: Toll Free (800) 854-7086, in CA (714) 292-0242, TLX 910-335-1169.

CIRCLE 487

OPPORTUNITY WITHOUT RISK.
The biggest improvement in Savings Bonds in 40 years.

New Variable Interest Rate.
Looking for an ideal investment? One with a variable interest rate? But one where rates can't drop below a certain level?

Well, there is one available to everyone, even if you have only $25 to invest. It's U.S. Savings Bonds. Now changed from a fixed to a variable interest rate, with no limit on how much you can earn.

A Guaranteed Minimum.
Although interest rates will fluctuate, you're protected by a guaranteed minimum. And if you hold your Bond to maturity, you'll double your money. You may do even better.

Take another look at Savings Bonds. We did, and made them better.

Take stock in America.
A public service of this publication and The Advertising Council.
Fed up with all the confusion about which computer graphics systems are best for you?
Get the facts you need most to benefit fully from all the latest advances and innovations.
From the drawing board to the boardroom... COMPUTER GRAPHICS WORLD is the bridge between technology and applications.
In fact-filled issues we'll cover the entire scope of worldwide developments and bottomline applications, including...
CAD/CAM...CIM...exploration...cartography...engineering...education...business systems...transportation...medicine...architecture...art...energy...training...communications...marketing...printing...video...microprocessors...data analysis...management...construction...PLUS the latest news on software and hardware advances, meetings, and conferences. Whether you're currently using computer graphics or just considering the possibility, COMPUTER GRAPHICS WORLD is your vital, one-stop information resource. Subscribe today!
SUBSCRIBE TODAY AND TAKE ADVANTAGE OF OUR SPECIAL SAVER OPPORTUNITY.

Please send me Computer Graphics World for one year (12 issues)
Rates: $30 U.S.; $35 Canada & Mexico; $40 International
☐ Check Enclosed ☐ Bill Me ☐ Visa ☐ MC Acct. No.

Cardholder's Signature ___________________________________ Expiration Date ____________

Print Name _____________________________________________ Title ______________________

Company _______________________________________________

Type of Business ☐ Home ☐ Business

Street Address ___________________________________________

City ____________________________ State __ Zip __________

SPECIAL SAVER OPPORTUNITY: Send payment in full with this order and receive one free issue — a total of 13 issues — of COMPUTER GRAPHICS WORLD. Full refund cancellation privileges guaranteed.
Mail to COMPUTER GRAPHICS WORLD, Post Office Box 122, Tulsa, Oklahoma 74101 or CALL toll free 1-800-331-5959 (in Oklahoma call 918-835-3161).

"L009"

Computer Graphics World
A PennWell Publication
Seagate sets you free.

Free to operate in a portable environment. Free to remove and change the Winchester disc. Free from back-up worries. Free from dependence on floppies. You can have this freedom now. With the Seagate Freedom Generation of 5¼" Winchester cartridge drives.

Our new freedom generation gives your system the performance, capacity and reliability of our standard Winchesters. Plus, for those applications where there's severe shock and vibration, we've added that extra measure of protection provided by plated media. Free from lack of portability.
The Seagate ST706 more than meets the rugged requirements of portable computers. The removable cartridge virtually eliminates potential disc damage due to severe shock to heads and disc found in portable applications. Free from back-up worries.
The ST706 is the Winchester that backs itself up. Use it to copy from your favorite Seagate fixed disc drive. Make a 1:1 copy of your ST406 or our new ST206 half-high disc. Do it faster than with tape. And do it with a simple, industry-standard controller.
Free from the limitations of fixed discs.
When you fill up a cartridge, just plug in another. Every cartridge stores a generous five megabytes (formatted). Free from dependence on floppies.
Now your users can enjoy the portability of removable media, without problems. Seagate's rugged cartridges feature plated Winchester media and are sealed away from contamination. Set yourself free.
Your system can gain better performance and reliability starting now. So order some ST706 Freedom Generation cartridge drives for evaluation today. Call Seagate.
PRO-LOG HAS AN UNFAIR ADVANTAGE OVER OTHER STD BUS PEOPLE...

WE INVENTED IT.

Four years ago Pro-Log introduced the STD BUS—a revolutionary new concept in designing with microprocessors. Since then, our concept has been adopted by more than 70 companies. And we’ve welcomed every one of them. But we don’t want anyone to forget who invented the STD BUS. Or overlook the fact that when it comes to STD BUS cards, packaging, PROM programmers, or support, we’re still out ahead of the pack.

COMPARE US WITH THE PACK. Here are just a few of the ways our head start becomes your head start when designing with the STD BUS. Pro-Log supports the four most popular microprocessors: Z-80, 8085, 8080 and 6809. Intersil gives you a choice of 2, Mostek a choice of 1. Our products come with a 2-year warranty. The others give you half that long. Pro-Log’s design criteria is to use second-sourced parts. The others can lock you in with their proprietary chips. Once again, we’re ahead of the pack.

PRO-LOG CORPORATION
INVENTORS OF THE STD BUS
2411 Garden Road, Monterey, California 93940
408-372-4593
Outside CA: 800-538-9570

Offices, Telex: France, 842-696379; Germany, 971624; Italy, 68071; Sweden, 13695; Switzerland, 55448; United Kingdom, 858618.