# 8x16 Analog Switch Array Chip CH446Q 

## 5x24 Analog Switch Array Chip CH446X

Datasheet
Version: 1D
http://wch.cn

## 1. Overview

CH446Q is an $8 \times 16$ matrix analog switch chip. CH446Q contains 128 analog switches, which are distributed at each cross point of $8 \times 16$ signal channel matrices. Each analog switch can be turned on or off independently, so as to realize arbitrary routing of $8 \times 16$ signal channel.


CH446X is a $5 \times 24$ matrix analog switch chip. CH446X contains 120 analog switches, which are distributed at each cross point of $5 \times 24$ signal channel matrices. Each analog switch can be turned on or off independently, so as to realize arbitrary routing of $5 \times 24$ signal channel.


## 2. Features

CH446Q has 128 built-in independent analog switches, which are distributed at each cross point of $8 \times 16$ signal channel matrices.

- CH446X has 120 built-in independent analog switches, which are distributed at each cross point of $5 \times 24$ signal channel matrices.
- CH 446 Q supports 7-bit parallel address input and is compatible with existing similar products.
- Support serial address shift input to save pins.
- Support $4-12 \mathrm{~V}$ single supply voltage, support +5 V and -7 V dual supply voltage.
- When the voltage difference of positive and negative power supply is 12 V , the on resistance Ron is $65 \Omega$ to the maximum, and $\triangle$ Ron is not more than $10 \Omega$.
- Pure CMOS process, low static power.
- Adopt LQFP-44 lead-free package, be compatible with RoHS, provide the conversion board for converting into PLCC44 package.


## 3. Package



| Package | Width of Plastic |  | Pitch of Pin |  | Instruction of <br> Package | Ordering <br> Information |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP-44 | $10 * 10 \mathrm{~mm}$ |  | 0.8 mm | 31.5 mil | Standard LQFP <br> 44-pin patch | CH446Q |
| LQFP-44 | $10 * 10 \mathrm{~mm}$ |  | 0.8 mm | 31.5 mil | Standard LQFP <br> 44-pin patch | CH446X |

## 4. Pins

4.1. CH446Q
$\left.\begin{array}{|c|c|c|c|}\hline \text { Pin No. } & \text { Pin name } & \text { Type } & \text { Pin description } \\ \hline 38 & \text { VDD } & \text { Power } & \begin{array}{c}\text { Positive power, voltage more than or equal to that of } \\ \text { GND }\end{array} \\ \hline 12 & \text { GND } & \text { Power } & \text { Common ground, digital signal reference ground, voltage } \\ \text { of 0V }\end{array}\right]$

| 43, 18, 19, 42 | $\begin{gathered} \mathrm{AX} 0 \sim \\ \mathrm{AX} 3 \end{gathered}$ | Input | Unused pins in serial address mode, GND must be directly connected; <br> Port X selected address input in parallel address mode |
| :---: | :---: | :---: | :---: |
| 20, 21, 40 | $\begin{gathered} \text { AY0~ } \\ \text { AY2 } \end{gathered}$ | Input | Unused pins in serial address mode, GND must be directly connected; <br> Port Y selected address input in parallel address mode |
| $\begin{gathered} 31,30,29,28, \\ 27,26,3,4, \\ 5,6,7,8, \\ 25,24,1,2 \\ \hline \end{gathered}$ | $\mathrm{X} 0 \sim \mathrm{X} 15$ | Analog signal Input/Output | Port X of 8x16 matrix analog switch |
| $\begin{gathered} 33,35,37,39 \\ 17,15,13,11 \end{gathered}$ | $\mathrm{Y} 0 \sim \mathrm{Y} 7$ | Analog signal Input/Output | Port Y of 8x16 matrix analog switch |
| $\begin{gathered} 9,22,23 \\ 32,44 \end{gathered}$ | NC. | Idle pin | Unused pins. Do not connect |

### 4.2. CH446X

| Pin No. | Pin name | Type | Pin description |
| :---: | :---: | :---: | :---: |
| 38 | VDD | Power | Positive power, voltage more than or equal to that of GND |
| 12 | GND | Power | Common ground, digital signal reference ground, voltage of 0 V |
| 16 | VEE | Power | Negative power, voltage less than or equal to that of GND |
| 41 | RST | Input | External manual reset input, active at high level |
| 36 | DAT | Input | Serial data input and switch data input; On at high level, and off at low level when used as switch data input |
| 14 | STB | Input | Strobe pulse input, active at high level |
| 34 | CS/CK | Input | Serial clock input, active on rising edge |
| $\begin{gathered} 31,30,29,28, \\ 27,26,3,4, \\ 5,6,7,8, \\ 25,24,1,2, \\ 33,35,37,39, \\ 17,15,13,11 \\ \hline \end{gathered}$ | $\mathrm{X} 0 \sim \mathrm{X} 23$ | Analog signal Input/Output | Port X of 5x24 matrix analog switch |
| $\begin{gathered} 43,18,19 \\ 42,20 \end{gathered}$ | $\mathrm{Y} 0 \sim \mathrm{Y} 4$ | Analog signal Input/Output | Port Y of 5x24 matrix analog switch |
| $\begin{aligned} & 9,10,21,40, \\ & 22,23,32,44 \end{aligned}$ | NC. | Idle pin | Unused pins. Do not connect |

## 5. Functional Specification

Refer to the block diagram on the home page. CH446Q chip is divided into three parts: interface control logic, 128 latches and 128 analog switch arrays. The interface control logic also includes conversion from serial address to parallel address.

128 analog switches are distributed at each cross point of $8 \times 16$ matrixes composed of 16 ports $X$ and 8 ports

Y , so that any port X and any port Y can be on or off as required, even two ports X are respectively conducted to a port Y , realizing indirect conduction between any two ports X or any two ports Y .

128 latches are used to respectively control the on-off of 128 analog switches. 128 latches are addressed as 0 to 127 , which are selected after decoding of 7 -bit addresses ADDR6-ADDR0. All latches can be cleared to 0 by inputting the high level reset signal from RST pin, causing all analog switches to be off. To turn on or off an analog switch, provide the latch address through 7-bit ADDR, and provide switch data through DAT (1 is on, 0 is off), then generate an ACT activated pulse, write the switch data to the latch designated by the ADDR decoder, and realize the control of the designated analog switch.

The interface control logic is used to generate ADDR address and ACT activated pulse. In the parallel address input mode, pins AX0-AX3 and AY0-AY2 constitute 7-bit address to input ADDR0-ADDR6 from low to high. When the chip selection signal input by CS/CK pin is at high level, the high-level strobe pulse input by STB pin generates ACT activated pulse; when CS/CK pin is at low level, no ACT signal is generated. In the serial address input mode, CS/CK pin inputs clock, inputs ADDR6 and ADDR5 to ADDR1 and ADDR0 (respectively corresponding to AY2 and AY1 to AX1 and AX0) in sequence from DAT pin on each rising edge. CS/CK pin shall provide 7 rising edges to get the 7 -bit address, and the high level strobe pulse input by STB pin directly generates ACT activated pulse.

In fact, in the parallel address input mode, ACT signal is "and" of CS/CK pin input and STB pin input; in the serial address input mode, ACT signal is only the input from STB pin. RST reset signal takes precedence over ACT signal. When RST inputs high level, ACT signal will be ignored and all latches will always be reset to 0 . When ACT activated pulse is active, DAT pin can dynamically change the input switch data and enable the corresponding analog switch to be on or off in real time, but the input data of DAT pin shall remain stable until the end of ACT signal (i.e., before the falling edge of STB) in order to latch the data properly.

CH446X and CH446Q are similar in function but have three differences: © . The former has a $5 \times 24$ matrix composed of 24 ports X and 5 ports Y , and the latter has an 8 X 16 matrix composed of 16 ports X ports and 8 ports Y. (2) . The former only supports serial address mode, and the latter supports parallel address and serial address mode; (3) Although CH446X has 128 latches, it has only 120 analog switches, and 8 latches do not have any purpose.

The following table is the decoding truth table of the 7-bit address ADDR for CH446Q chip and the address table of 128 analog switches.

| Intersection <br> Point <br> Port Y - <br> Port X | ADDR6 <br> AY2 | ADDR5 <br> AY1 | ADDR4 <br> AY0 | ADDR3 <br> AX3 | ADDR2 <br> AX2 | ADDR1 <br> AX1 | ADDR0 <br> AX0 | Address <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y0-X0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H |
| Y0-X1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
| Y0-X2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 H |
| Y0-X3 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 H |
| Y0-X4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 H |
| Y0-X5 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 H |
| Y0-X6 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06 H |
| Y0-X7 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07 H |
| Y0-X8 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 H |
| Y0-X9 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 09 H |
| Y0-X10 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 AH |
| Y0-X11 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 BH |


| Y0-X12 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 CH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y0-X13 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0DH |
| Y0-X14 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0EH |
| Y0-X15 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0FH |
| Y1-X0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10H |
| Y1-X1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 11H |
| ...... |  |  |  |  |  |  |  |  |
| Y1-X14 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1EH |
| Y1-X15 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1FH |
| Y2-X0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20H |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y2-X15 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 2FH |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y7-X0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 70H |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y7-X14 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 7EH |
| Y7-X15 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7FH |

The figure below is an example of a serial address input that controls the analog switch with 24 H address (between Y2 and X4), first on and then off.


The following table is the decoding truth table of the 7-bit address ADDR for CH446X chip and the address table of 120 analog switches.

| Intersection <br> Point <br> Port Y - <br> Port X | ADDR6 | ADDR5 | ADDR4 | ADDR3 | ADDR2 | ADDR1 | ADDR0 | Address <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y0-X0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 H |
| Y0-X1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 H |
| Y0-X2 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 H |
| Y0-X3 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 H |
| Y0-X4 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 H |
| Y0-X5 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 H |
| Y0-X6 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06 H |
| Y0-X7 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 07 H |
| Y0-X8 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 H |
| Y0-X9 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 09 H |
| Y0-X10 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 AH |
| Y0-X11 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 BH |
| Y0-X12 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 CH |
| Y0-X13 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 DH |


| Y0-X14 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0EH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y0-X15 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0FH |
| Y0-X16 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10H |
| Y0-X17 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 11H |
| Y0-X18 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 12H |
| Y0-X19 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 13 H |
| Y0-X20 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 14H |
| Y0-X21 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 15H |
| Y0-X22 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 16H |
| Y0-X23 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 17H |
| Y4-X0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 18H |
| Y4-X1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19H |
| Y4-X2 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 AH |
| Y4-X3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1BH |
| Y4-X4 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1CH |
| Y4-X5 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1DH |
| No connection | 0 | 0 | 1 | 1 | 1 | 1 | 0,1 | $\begin{aligned} & 1 \mathrm{EH}, \\ & 1 \mathrm{FH} \end{aligned}$ |
| Y1-X0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 H |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y1-X23 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 37H |
| Y4-X6 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 38H |
| ...... |  |  |  |  |  |  |  |  |
| Y4-X11 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 3DH |
| No connection | 0 | 1 | 1 | 1 | 1 | 1 | 0,1 | $\begin{gathered} 3 \mathrm{EH}, \\ 3 \mathrm{FH} \end{gathered}$ |
| Y2-X0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40H |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y2-X23 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 57H |
| Y4-X12 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 58H |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y4-X17 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 5DH |
| No connection | 1 | 0 | 1 | 1 | 1 | 1 | 0,1 | $\begin{gathered} 5 \mathrm{EH}, \\ 5 \mathrm{FH} \end{gathered}$ |
| Y3-X0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 60 H |
| ...... |  |  |  |  |  |  |  |  |
| Y3-X23 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 77\% |
| Y4-X18 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 78H |
| $\ldots$ |  |  |  |  |  |  |  |  |
| Y4-X23 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 7DH |
| No connection | 1 | 1 | 1 | 1 | 1 | 1 | 0,1 | $\begin{aligned} & 7 \mathrm{EH}, \\ & 7 \mathrm{FH} \end{aligned}$ |

## 6. Parameters

### 6.1. Absolute Maximum Value

Critical value or exceeding the absolute maximum value may cause the chip to work abnormally or even be damaged.

| Name | Parameter description | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| TA | Ambient temperature during operation | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| TS | Ambient temperature during storage | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |
| VDD | VDD supply voltage when VEE=GND=0V, | -0.5 | 16 | V |
| VEE | VEE supply voltage when VDD $=\mathrm{GND}=0 \mathrm{~V}$, | -16 | +0.5 | V |
| Vaio | Voltage on analog signal input or output pin, <br> VDD $>=G N D>=$ VEE | VEE-0.5 | VDD +0.5 | V |
| Vdio | Voltage on digital signal input or output pin, <br> VDD $>=G N D>=$ VEE | GND-0.5 | VDD +0.5 | V |
| Isw | Continuous through current of analog switch | 0 | 15 | mA |
| Iall | Total continuous through current of all analog switches | 0 | 100 | mA |

### 6.2. Recommended Operating Voltage

| Name | Parameter description |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | $\mathrm{GND}=0 \mathrm{~V},$ <br> The voltage difference between VDD and VEE is less than 13.2 V | VDD supply voltage | 4 | 13.2 | V |
| VEE |  | VEE supply voltage | -8.8 | 0 | V |
| Vaio | Voltage on analog signal input or output pin,$\mathrm{VDD}>=\mathrm{GND}>=\mathrm{VEE}$ |  | VEE | VDD | V |
| Vdio | Voltage on digital signal input or output pin,VDD>=GND>=VEE |  | GND | VDD | V |

The supply voltage shall meet two conditions: VDD $>\mathrm{GND}>=\mathrm{VEE}$ and $\mathrm{VDD}>\mathrm{GND}+4 \mathrm{~V}$. The following combinations are recommended:

```
VDD }=12\textrm{V}& GND=0V & VEE=0V (VDD-GND=12V, VDD-VEE=12V
VDD }=5\textrm{V}&&GND=0\textrm{V}& VEE=0V (VDD-GND=5V, VDD-VEE=5V
VDD=6V & GND=0V & VEE=-6V (VDD-GND=6V, VDD-VEE=12V )
VDD=5V & GND=0V & VEE=-7V (VDD-GND=5V, VDD-VEE=12V )
VDD=5V & GND=0V & VEE=-5V (VDD-GND=5V, VDD-VEE=10V)
```


### 6.3. Electrical Parameters

Test Conditions: $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VDD}=12 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{VEE}=0 \mathrm{~V}$, voltage difference between two ends of analog switch: 0.4 V

| Name | Parameter description | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC0 | Static supply current, all digital pins <br> connected to VDD or GND |  | 1 | 100 | uA |
| ICC5 | Static supply current, VDD=5V, all digital <br> pins at 2.4V |  | 0.4 | 1.5 | mA |
| ICC12 | Static supply current, all digital pins at 3.4V |  | 5 | 15 | mA |
| VIL | Low level input voltage of digital pin, <br> VDD-GND=5V | -0.5 |  | 0.8 | V |
| VIH | High level input voltage of digital pin, <br> VDD-GND=5V | 2.0 |  | VDD+0.5 | V |
| VIH12 | High level input voltage of digital pin | 3.3 |  | VDD+0.5 | V |
| ILEAK | Input leakage current of digital pin |  | 0.1 | 10 | uA |


| IOFF | Leakage current of analog switch in off state | $\pm 1$ | $\pm 500$ | nA |
| :---: | :--- | :---: | :---: | :---: | :---: |
| RON12 | Analog switch on resistance, VDD-VEE=12V, <br> $25^{\circ} \mathrm{C}$ | 45 | 65 | $\Omega$ |
| RON12T | Analog switch on resistance, VDD-VEE=12V, <br> $85^{\circ} \mathrm{C}$ | 55 | 80 | $\Omega$ |
| RON5 | Analog switch on resistance, VDD-VEE=5V, <br> $25^{\circ} \mathrm{C}$ | 120 | 185 | $\Omega$ |
| RON5T | Analog switch on resistance, VDD-VEE=5V, <br> $85^{\circ} \mathrm{C}$ | 150 | 225 | $\Omega$ |
| $\triangle$ RON | On resistance difference of multiple analog <br> switches, VDD-VEE=12V | 5 | 10 | $\Omega$ |

### 6.4. Timing Parameters of Analog Switch

Test Conditions: $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{VEE}=-7 \mathrm{~V}$, analog signal 2 Vpp

| Name | Parameter description | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CSW | Pin capacitance of analog switch port, |  |  |  |  |
| $\mathrm{F}=1 \mathrm{MHz}$ |  |  |  |  |  | $\mathrm{CFT} \quad$| Feed-through capacitance of analog switch, |
| :---: |
| $\mathrm{F}=1 \mathrm{MHz}$ | pF

### 6.5. Interface Timing Parameters

Test Conditions: $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{VEE}=-7 \mathrm{~V}$, refer to the attached figure.

| Name | Parameter description | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDI | Pin capacitance of digital signal input, <br> F=1MHz | 7 | 15 | pF |  |
| TPAS | Setup time of parallel input address to STB <br> rising edge | 8 |  | nS |  |
| TPAH | Hold time of parallel input address to STB <br> falling edge | 6 |  | nS |  |
| TAS | Setup time of DAT input address to CS/CK <br> rising edge | 7 |  | nS |  |
| TAH | Hold time of DAT input address to CS/CK <br> rising edge | 3 |  | nS |  |
| TDS | Setup time of DAT input data to STB falling <br> edge | 8 |  | nS |  |
| TDH | Hold time of DAT input data to STB falling <br> edge | 6 |  | n |  |
| TCS | Setup time of CS/CK rising edge to STB <br> rising edge | 10 |  |  | nS |
| TCH | Hold time of CS/CK rising edge to STB <br> falling edge | 7 |  |  | nS |
| TCKL | Low level width of CS/CK clock signal | 10 |  |  |  |
| TCKH | High level width of CS/CK clock signal | 10 |  |  |  |


| TSTB | Width of STB input active high pulse | 10 |  |  | nS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TRST | Width of RST input active high pulse | 15 |  |  | nS |
| TSW | Execution delay of DAT, STB or RST to <br> analog switch | 5 | 30 | 70 | nS |



## 7. Applications

### 7.1. Parallel Address Input (as shown in figure below)

Control steps in parallel address input mode: provide addresses through pins AX0-AX3 and AY0-AY2 pins, provide data through DAT pin, and provide a high level pulse to STB pin (and CS/CK pin).

In the parallel address input mode, in order to save the control pins of MCU, CS/CK pin can be shorted with STB pin, or shorted with VDD pin, and only STB pin can be reserved and controlled by MCU.

If VEE is connected to the negative voltage, the analog switch can pass through the analog signal with negative voltage; otherwise, if VEE is connected to GND, the analog switch can only pass through the analog signal higher than -0.3 V .

As the analog circuit and the digital circuit share VDD, VDD and VEE pin must be externally connected with the decoupling capacitor to reduce interference. It is recommended to reduce the edge angle of the digital input signal appropriately to reduce transmission frequency. In addition, for the application environment with strong interference, MCU can refresh CH446 every a few seconds to ensure that each analog switch is in the correct on-off state.


### 7.2. Serial Address Input (Figure below)

Control steps in serial address input mode: provide 7-bit address through DAT pin and move into CH446 by using 7 rising edges of CS/CK pin, provide data through DAT pin, and provide a high level pulse to STB pin.

If MCU is connected with CH 446 through SPI bus, the bit 7 of a byte of 8 -bit data provided by SPI will be discarded by CH446, the bits 6-0 of SPI will be used as the address, the serial data output pin of SPI for MCU is connected with DAT pin to provide the switch data, and MCU uses an independent pin to control STB pin of CH446.


### 7.3. MCU Interface Program

The website provides the common C language and ASM assembly interface program for MCU.

### 7.4. Pin Switching

In the parallel address input mode, CH446Q is basically compatible with MT8816, but the package and the pins are different. The difference is that $8 \times 16$ matrix analog switch has part of different pins on port X (or their addresses are different). For the differences, refer to the following table.

| ADDR3-ADDR0 <br> or <br> AX3-AX0 <br> addressing | CH446Q packaged with LQFP44 |  | MT8816 packaged with LQFP44 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Pin No. | Pin name | Pin No. | Pin name |
| 0110 | 3 | X6 | 31 | X 12 |
| 0111 | 4 | X 7 | 30 | X 13 |
| 1000 | 5 | X 8 | 9 | X 6 |
| 1001 | 6 | X 9 | 10 | X 7 |
| 1010 | 7 | X 10 | 11 | X 8 |
| 1011 | 8 | X 11 | 12 | X 9 |


| 1100 | 25 | X12 | 13 | X10 |
| :--- | :--- | :--- | :--- | :--- |
| 1101 | 24 | X13 | 14 | X11 |

The PLCC44 packaged conversion board can realize the conversion from LQFP44 to PLCC44 by adjusting the pin sequence through the internal PCB routing according to the above table.

