TMS7000 FAMILY TMS77CO1 (PIT) USER'S MANUAL

· · ·

•

JUNE 1984 AUG 20 1984 REVISION A

-

.•

•

- TEXAS

INSTRUMENTS

ERRATA SHEET OF TMS77C01 USER'S MANUAL

8/20/'84

MAKE THE FOLLOWING CHANGES FOR TMS77C01 USER'S MANUAL

		ý.
ITEM	PAGE	CONTENTS
1.	14	REPLACE ALL PAGE WITH THE ATTACHMENT SHEET.
2.	15	*
3.	18	REPLACE LAST 2 LINES WITH THE FOLLOWING:
•		"WHEN A '0' IS WRITTEN IN, THE COUNT DOWN IS
•		STOPPED AFTER THE TIMER INITIAL LATCH VALUE
		IS LOADED INTO THE 16 BIT DECREMENTER".
4.	24	DELETE ", WHEN THE SYSTEM CLOCK (INTERNAL CLOCK)
		IS USED," OF 9.2.1.(1):
		AND INSERT THE SENTENCE "OR EXTERNAL SIGNAL
		PERIOD (SECOND) " IMMEDIATELY BEFORE "TL: TIMER
		LATCH VALUE (16 BITS)".
NOTE:		AS TO ITEM 1 AND 2, ONLY THE TIMING OF PULSED
		CXOUT /CYOUT IS CHANGED.
IF YOU	HAVE ANY	QUESTION, PLS CONTACT ME.

HAJIME KARASAWA

8/20/'84 JAPL

Page

•

<pre>1. Outline</pre>
2. Features 1
3. Pin Assignment 2
4. Block Diagram
5. PIT CPU Interface 3
6. Register Address Map 5
7. I/O Port Register 7
7.1 Data Register and Direction Register
7.2 XY Control Register 8
7.3 Port Z Control Register10
7.4 Address Mapping Register11
8. Handshake12
8.1 Handshaking12
8.2 Handshake Timing Chart14
9. Timer16
9.1 Configuration and Function of the Timer16
9.1.1 Allocation of the Timer Register
9.1.2 Configuration and Punction of Timer 120
9.1.3 Configuration and Function of Timer 222
9.2 Timer Operation24
9.2.1 Basic Operating Method of the Timer
9.2.2 Selection of Clock Input
9.2.3 Capture Latch
9.2.4 Timer Output
9.3 Example of Timer Application
10. Interrupt Control Register

•

TMS77COl is a Parallel Interface & Timer (PIT) of the TMS7000 family, designed to enable direct INTERFACE to TMS7000 FAMILY CPU.

PIT is provided with 3 sets of bi-directional peripheral buses and 2 sets of 16 bit timers. Of the 3 sets of bidreictional peripheral buses, 2 sets possess handshake (or H/S) functions and can be interfaced with most peripheral devices.

Daisy Chain Enables Max. 15 pcs of TMS77C01 to Interface with TMS7000 CPU directly using Address Mapping Register.

2. Features

- o Direct Interface possible to the TMS7000 family CPU
 (7040/7041/70C20/70C40/70P161)
- o 3 sets of bidirectional peripheral ports (2 sets with handshake functions)
- Easily expandable to MAX. 15 pcs of TMS77C01 using Address Mapping register and Daisy Chain.
- 2 sets of built-in 16 bit timers (1 set with capture latch)

- Software controlled interrupt
- o Capable of driving 1 standard TTL

- o CMOS B series compatible peripheral line
- o 40 pin shrink package
- I/O Port, Timer, Control Register on PIT are operable through TMS7000 peripheral instructions and memory addressing instructions (MOVP, ANDP, ORP, XORP, BTJOP, BTJZP, LDA, STA).
- 3. Pin Assignment





- 5. PIT CPUT Interface
 - O CLKIN (IN)
 CLKOUT signal (or similar signal) from
 7000CPU may be connected for Timer and
 Handshake control

O ENABLE (IN) ENABLE signal from 7000CPU may be connected for strobe timing of data
 O R/W (IN) R/W signal from 7000CPU may be connected to select READ/WRITE of accessed data.

- 3 -

-

- ALATCH (IN) ALATCH signal from 7000CPU may be connected for the Internal Address Latch Timing.
- AD₀₋₇(INOUT) Bidirectional 8-bit bus for low address/data transfer. Connect to Port C of 7000CPU.
- O INTRO/PZ7 (OUT/INOUT)
 - If bit 7 of Port Z Control register is a "1", INTREQ is set to a "Low" when both an INTFLG (interrupt flag) and the corresponding INTEN (Interrupt Enable) are a "1".
- o RSTI (IN) A system reset input terminal, which at a "0" sets the PIT internal circuit to initial condition .
- RSTO (OUT) When RSTI = a "0", RSTO is also cleared to a "0" of an initial condition. If the base address is written into the Mapping Register (Register (FF)₁₆)
 after RSTI returns form a "0" to a "1", RSTO will be set a "1". RSTI and RSTO are used by daisy chain in this manner.

- 4 -

6. Register Address Map

, , ,

A list of the registers is given on the following page. The address of the registers are shown in the address column, the first 4 bits marked by a "u" are assigned by the Address Mapping Register. The register marked by a '•' in the 'Read' column indicates 'Read Enable', while the register marked by a '•' in the 'Write' column indicates 'Write Enable'.

-

-Mota 1 | Man port X/port Y are used with M/3, Bit 0 of port X/Port Y direction register programs each port as an input OR output. • Mota 1 | CXIM/CTIM can be used for times without M/S. In detail refer Section 9.2.

•

•

		bd	te			Regi	star	conter	153			7	glater	by Ap	plica	lon	•
HEX	Register name	Rei	Hel		Ξ.	=	7	=	u .	=	<u>;</u> =	5	1171	1171	H.SIX	11/5171	Nemacia
1	Port X Data Register	•	•	:	e. 1	•	•			<u>.</u>	F	•			•		-
L	Port X Direction register	•	•	diry	dira	diry	ali' -	dir .	dir :	<u>.</u>	1 1 1 1 1 1 1 1 1 1	•			•		OiInput All & at reset lioutput
۲ •	Port Y Data register	•	٠	4	4 J	٩X	4		۳ پ	•	•	•		•		•	
1	Port Y Direction register	•	۲	dirg	dir.	dira	dir.	dir,	dir y	dir,	H0(.	•				•	Or Input All O at reset 1:Output
5	Port 2 Data register	٠	٠	i p	8. 1	4,	4,	•	4	•	<u>م</u>	•					
21 [.]	Port Z Direction register	•	•	dirt	dirn	dir.	dir ,	dirg	dira	dir ,	J17,	•					OiInput All O at reset lidutput
1	XT Control register	•	•	PAUSE	CXIII	CXOP	CXOD	1 1 11	E CVIP	E CVOF	L C1.00	7		7 HOI.	•	•	All 0 at reset
- 7	Port 2 Control register	٠	•	INTRO	TCL	1700	ר דוסני	ן כאסה	1 CVII	A CXOU	ti cxi	2	Mate) Hote	•	•	All 0 at reset
۲	Timer 1 Bigh data register	•	٠	d 13	411	El p	e la	4	a. J	4 .	a ,	L	•				Write: Timer latch value
1	Timer 1 Low data register	•	•	d ,	م ـ	d s	4.	.	d,	<u>.</u>	۾						(By condimand after 0)
l >	Timer.l control register		•	81.071	1.1.1			- <u>:</u> -	1			•	•				
!-	Timer I capture Jatch Migh data	•		413	41	a l 1.5	r1 p	4	a .	•	5		•				
	Ther L capture latch low data	•		4.:	<u>.</u>	2- ,	£	2	. <u>.</u>	2	-						-
10	Timer 2 high data register	•	•	413	•		412	•	A I		- -	L		•			Weiterfiner latch value
L	Timer 2 low data register	•	•	d,	e .			•	<u>.</u>	-	<u> </u>						(By reading_D after_C)
[Timer 2 control register		•	1	1	Ι.	Ī			:	•			•			
[E	Timer status register	•			TI.		71	- 7 2					•	•			
[Interrupt control register		•	CXIN	CXIN	CYI	, N CAI	17 1			• ~	- ~	•	•	•		CXIN/CYIN flags sutematically cleared by data read/write
[7]	Interrupt status register	•		CXIN	CXIN	CYI				2-1	4 N	-13					throguh software
۶F	Address sapping register		٠	ADDN	ועטו	a vou 2 2	RADD	 				ŀ		-			one write operation energy only after reset
Moto	t L' on address	. 8	25	India	ates.	conte	nts of	addr	Ī	pplog							

7.. I/O Port Register

•.

There are a total of 8 registers for the PIT bidirectional I/O ports: Control register, Direction register and Data register for Ports X, Y, Z. Each register is mapped as follows:



ping register, and all the '_' marks in this manual have the same meaning.



7.1 Data Register and Direction Register

Each bidirectional 8 bit port may be programmed to be an input or output by the corresponding direction register. A bit set to a 'l' in the direction register will cause the corresponding PIN to be an output, while a zero will cause the PIN to be a high impedance input.

* Setting of the direction register

0 : Input 1 : Output

(All set to 0 at reset)

7.2 XY Control Register

•

XY Control registers are used for handshaking port X or port Y.

	7	6	5	4	3	2	1	0
6 ب	PXHSE	CXIPE	CXOPL	CXODT	PYHSE	CYIPE	CYOPL	CYODT
			~		,		~	
		CXIN	cxc	τυς	_	. CYIN	CY	τυς
		Port X			· · · · ·	Po	ort Y	

o Bits 7/3: Port X, Port Y handshake enable bits

If a '0', port X, Port Y are general-purpose I/O ports. The direction register progams each I/O pin as an input or an output.

If a 'l'enables I/O with H/S, each bit of each port may be programmed to be an input or an output by the corresponding direction register.

.

- 8 -

- Bits 6/2: Selects active edge of CXIN, CYIN. (Por H/S or Tl external enable, T2 external trigger)
 If a '0',falling edge is selected. (----) (*1)
 If a '1',rising edge is selected. (----) (*1)
 CXIN flag or CYIN flag of Interrupt Control register
 is set to a '1' when the active edge of the corresponding PIN is acknowledged.
- o Bits 5/1: Selects the output mode for CXOUT, CYOUT under H/S. If a '0', 'Level' output selected for CXOUT/CYOUT If a '1','Pulse' output selected for CXOUT/CYOUT
- Bits 4/0: Selects output data for CXOUT, CYOUT without handshaking (H/S)
 If a'0',CXOUT or CYOUT is a 'Low' output (*2)
 If '1', CXOUT or CYOUT is a 'High' output (*2)
 - *1 Even if CXIN bit or CYIN bit of Port Z Control register is a'l'under H/S disenable (HSE=0), CXIN flag or CYIN flag of Interrupt Control register is set to a 'l' when the active edge of the corresponding PIN (CXIN or CYIN) is acknowledged.
 - *2 If CXOUT bit or CYOUT bit of Port Z Control register is a "1" under H/S disenable (HSE="0"), the output value from CXOUT or CYOUT pin equals the value of the corresponding bit (CYODT bit or CYODT bit) of XY Control register.

- 9 -

*3 After reset, XY control register is set to all '0'

7.3 Port Z Control Register

When each bit of this register is set to a '0', the corresponding pin of Port Z is used as a I/O pin programmed to an input or an output by Port Z direction register. When set to a '1', the corresponding pin of port Z is used as a special function pin as shown below;

	7	6	5	4	3	2	1	0
7 ب	INTRQ	TCLK	T.2 OUT	TIOUT	CYOUT	CYIN	CXOUT	CXIN
	INT	Ti	Der		Por	t Y	Por	tX

- O Bit 7: Selects INTREQ output that is a logical OR of all INTFLGS.
 - o Bit 6: Selects TCLK pin as an input of the external(IN) clock source for the timer.
 - o Bit 5/4: Select T20UT/T10UT pins as outputs of Timer
 (OUT) 1, Timer 2. T10UT/T20UT outputs are Toggle
 Plip-Plop (T-P/P) outputs.
 - o Bit 3/1: Select CXOUT/CYOUT pins as outputs.
 - (OUT) The CXOPL/CXODT of XY Control register specify the output mode/output data of CXOUT,

and the CYOPL/CYODT specify the output mode/ output data of CYOUT.

o Bit 2/0: Select CXIN/CYIN pins as inputs.

ز

7.4 Address Mapping Register (Internal Register)

When RSTI = a 'H' and RSTO = a 'L' (after system reset), the PIT base address is programmed through the 4 bit Address Mapping register located at address (FF)₁₆. Once written in, RSTO becomes a 'L' and cannot be accessed until RSTI returns from a 'L' to 'H'.

Note: Don't set a zero into this Address Mapping register.

Example: PIT base address set after system reset



Setting timing of base address

8. Handshake

Handshaking is very useful for a communication with peripherals, CPUS, and simplifies the associated software.

> ز ز

8.1 Handshaking

CXIN, CXOUT/CYIN, CYOUT are H/S signals for Port X/Port Y. Port X (or port Y) H/S is available when PXHSE (PYHSE) of XY Control register and CXIN, CXOUT (CYIN, CYOUT) of port Z Control register are set to a '1'.

```
Example: Transferring data to the output device through
Centronix.
```



- o Initializing port X
 - 1 Initialize XY control register
 - i) Specify CXODT bit if need (ex. CXODT = 1)
 - ii) Specify,CXOPL bit (ex. CXOPL =1....CXOUT pulse
 output)
 - iii) Specify CXIPE bit (ex. CXIPE = 0 falling
 edge)
 - iv) Set a 'l' to PXHSE bit to Enable Port X H/S
 - 2 Set CXIN (PZO), CXOUT (PZ1) of the port Z Control register to a '1'.
 - 3 Set bit 0 of the Port X direction register to a '1' (output mode).
 - 4 Set cxin enable bit of Interrupt Control register to a "1".

o Interrupt Routine

5 If the CXIN INTFLG is a 'l', output data to Port X. Otherwise go.to the next routine.

- 13 -

8.2. Handshake Timing Chart

Data output through H/S.



.

5

. •



1

9. Timer

By independently programming the bits in the Timer Control register, the 2 Timers can be used in modes to fit a wide variety of applications such as the timer, counter or PWM.

- 9.1 Configuration and Function of the Timer
- 9.1.1 Timer Register Map
 - The addresses of Timer registers are mapped as shown in Fig. 2. The meaning of each register during Read differs from that during Write.

The address for Write $(_A_{16})$ of Timer 1 Control register is not same as that $(_E_{16})$ of timer 2 Control register to allow Timer 1, Timer 2 to start independently.





Fig. 2 Timer Register

1) Timer Latch/Current Value, Capture Latch Register The initial value for Timer Latch has 16 bits length, divided into two 8-bits. The initial value for Timer 1 Initial Value Latch is written into address(...8)₁₆ for the high address,(...9)₁₆ for the low address, and that for Timer 2 Initial Value Latch into address(...C)₆ for the high address,(...D)₆ for the low address. The high byte of Timer Current Value must be read preceding the low byte. When the high byte of Timer Current Value is read, the Low Data is automatically latched to avoid a data conflict. Timer 1 Capture Latch Value is stored $into(_A]_6$, ($_B]_6$ when the active edge from CYIN pin is sensed.

2) Timer Control Register

Timer Control registers are for controlling Timer functions as shown below.

	Tim	er 1		Timer 2					
7	6	5	4	3	2	1	0		
T 1 Start	'T1 Source	TI Free run	T1 externa enable	T 2 Start	T 2 Sourc e	T 2 Free run	T 2 externa, trigger		

-Read : Address (-E)₁₆ for both T1,T1 Write : T1 \Rightarrow high 4 bits of Address ($-\lambda$)₁₆ T2 \Rightarrow low 4 bits of Address (-E)₁₆

Fig. 3 Timer Control Register

o Bits 7/3: Timer/Counter start Bit

When a 'l' is written in regardless of whether it was a '0' or a 'l' before, the Timer initial latch value is loaded into the 16 bit Decrementer and the count down begins. When a '0' is written in, the COUNT DOWN IS STOPPED AFTER When a '0' is written in, the Timer-io-Frozen-at-the ourrent count value. THE TIMER INITIAL LATCH VALUE IS LOADED INTO THE 16 BIT DECREMENTER.

o Bits 6/2: Decrementer Clock Source Bit

The clock source of Timer 1/Timer 2 is selected by bit 6/bit 2 of this clock source bit. This bit of a '0' selects the internally generated $\phi/4$ clock (ϕ =CLKIN). This bit of a '1' selects the external clock source from TCLK pin for Timer 1 or CYIN pin for Timer 2. This TCLK/CYIN source are specified by the TCLK bit/CYIN bit of Port 2 Control register.

o Bits 5/1: Free Run Mode Bit

Timer 1, Timer 2 have been designed to operate in a One-shot Timer mode or a Free-run Timer mode (= continuous operating mode).

This bit of a '0' selects a One-shot Timer mode, and after one Time-Out the start bit of Timer Control register is automatically set to a '0' and then the count is stopped. This bit of a '1' selects a Free-Run Timer mode. Counting is continued until a '0' is written into the start bit of Timer Control register.

o Bit 4: Timer 1 External Enable Bit

This bit of a 'l' selects CXIN pin for Timer 1 Enable signal. If the active level (Note 1) is sensed from CXIN, Timer 1 continues to operate as it is. And, if the non-active level (Note 1) is sensed from CXIN, Timer 1 stops to count.

- 19 -

- Note 1: If a falling edge is specified as the CXIN active edge, the active level=low level and the non-active level=high level.
- o Bit 0: Timer 2 External Trigger Bit This bit of a 'I' selects CXIN pin for Timer 2 external trigger. When the active edge is sensed from CXIN, a 'l' is automatically written into the Timer 2 start bit of Timer 2 Control register, and Timer 2 count down begins.
- 9.1.2 Configuration and Function of Timer 1
 - Write the initial value of Timer 1 Latch into address
 (-.⁸h6,(-.9)h6.
 - (2) When the start bit (Bit 7) of Timer Control register is set to a 'l', the initial value is loaded into the Decrementer and the count down begins. When set to a '0' the count down is stopped. Re-triggable.
 - (3) Read the address [...8]₆, [...9]₁₆ to obtain the Timer 1 current value. The high byte of the Timer current value must be read preceding the low byte.
 - (4) One-Shot or Free-Run mode can be selected.
 - (5) After Timer 1 count starts, TIOUT goes low and then at 1st timeout TIOUT goes high. In Pree-Run mode TIOUT is reversed at each timeout.



- 6 Tl flag bit of Interrupt Control register is set to a'l' at each timeout.
- (7) Internal clock (\$\$\phi4\$) or external clock (TCLK) can be selected as the clock source.
- (8) CXIN usable as a External Enable signal by setting the T1 external enable bit of Timer Control register to a '1'.
- (9) Timer 1 has a capture latch. AT the CYIN active edge, the timer value is latched ito Timer 1 Capture Latch mapped to the address_A₁₆, B₁₆. It doesn't mind whether the address_A₁₆ is read preceding the address _ B₁₆ or not.

- 21 -



Fig. 4 Configuration of Timer 1

9.1.3 Configuration and Function of Timer 2

- (1) Write the initial value of Timer 2 Latch into the addresss(_C)6,(_D)6.
- 2 Identical to the item 2 of 9.1.2 except the start bit is bit 3 of Timer Control register.

- 3 Identical to the item 3 of 9.1.2 except Timer 2 current value is mapped to the address (C)6, (D)6.
- (4) (5) Identical to the item (4) (6) of 9.1.2
 except T20UT is for a timer-output and the Timer 2
 interrupt flag is T2FLG of Interrupt Control register.
- (7) Internal Clock ($\beta/4$) or CYIN can be selected as the clock source.
- (8) CXIN usable as an External Trigger by setting T2 External Trigger bit of Timer Control register to a 'l'.
- (9) No capture latch function.



Fig. 5 Configuration of Timer 2

9.2 Timer Operation

There are 2 types of operations, as a timer and as a Counter. It is called a 'Timer' when used for applying Clock Pulses synchronously to the input terminal of the Decrementer Clock, and a 'Counter' when these pulses are applied asynchronously. Timer applications are a timecounter using the internal clock and the measurement of pulse width and so forth. Counter applications are a counting a number of pulses during a defined period, event counting and so forth.

- 9.2.1 Basic Operating Method of the Timer The basic method of operating the Timer/Counter is as follows:
 - (1) Write the Initial Value into the Timer Latch

The Time Out Period, when the System Clock (internal clock) is used, is expressed through the following equation: tINTn = tCLK • (TL + 1) tINTn : Time Out Period (Interrupt period unit : second)

- tCLX : 4/\$ (\$ = CLXIN frequency --- Hz) OR EXTERNAL SIGNAL FERIOD (SECOND) TL : Timer latch value (16 bits)
- (2) Write a 'l' into the Start Bit of Timer Control Register.

- The initial value is loaded into the Decrementer and the count down begins.
- (3) A Timer Current value can be obtained by reading Timer Current value register.
 - When decremented from (00)16 to (FF)16, the Timer
 Interrupt Flag of Interrupt Control Register is set
 to a 'l'.
 - In the Free Run Mode, the initial value is reloaded automatically after each Time Out and the count down begins.
- (4) To stop the Counter, write a '0' into the Start Bit of Timer Control Register.
- 9.2.2 Decrementer Clock Source

2 types of Clock Sources can be selected for both Timer 1 and Timer 2.

- 1) Timer 1 Clock Source
 - (1) The signal divided by 4 CLKIN pulses is used as the internal clock $(\phi/4)$.
 - (2) Pulses from the TCLK pin (PZ₆) are used for the
 External Clock.
 - (3) Writing a '0' into the External Enable Bit of Timer Control Register (Bit 4) has no effect on Timer 1 operation.

- 25 -

(4) When the External Enable Bit of Timer Control Register is a 'l', the count down is stopped if the non-active level is sensed from CXIN pin and the count down is continued if the active level is sensed from CXIN pin.



Fig. 6 Timer 1 Block Diagram

- 2) Timer 2 Clock Source
 - (1) The signal divided by 4 CLKIN pulses is used as the internal clock $(\phi/4)$.
 - (2) Pulses from the CYIN (PZ₂) pin are used for the External Clock.
 - ③ Writing a'0'into the External Trigger Bit (bit 0) has no effect on Timer 2 operation.
 - (4) When the External Trigger Bit is a '1' and the active edge is sensed from CXIN pin, a '1' is internally written into the Start Bit of Timer Control Register and the count down begins.



Fig. 7 Timer 2 Block Diagram

9.2.3 Capture Latch

Only Timer 1 is provided with a Capture Latch. The Capture Latch is a register for holding the Timer Value at the time when a defined external signal occurs. The value obtained by reading Timer 1 Curent Value register is not the right timer value you want to know due to a time lag till reading Timer 1 Current Value register. And so the Capture Latch function may be used to get the right timer value.

When the active edge specified by XY Control register is sensed from CYIN pin, the current timer value is latched into Timer 1 Capture Latch register if the CYIN bit of Port Z Control register is a '1'.

:



Fig. 8 Capture Latch

(Capture Latch application example)

The following figure shows a Pulse Width measurement example by changing the CYIN active edge from a rising edge to a falling edge.

.•



9.2.4 Timer Output`

There are 2 types of Timer Outputs, the Time Out Signal (T1OUT, T2OUT) and Timer Interrupt.

1) Time-Out Signal

From TlOUT or T20UT a square wave will be generated at each Time-Out if the TlOUT bit or T20UT bit of Port Z Control Register is a 'l'.



 Under Free Run Mode, the output can be used as a sound source or as an oscillator.

2) Timer Interrupt

7.

At each time-out the corresponding INTFLG bit of Interrupt Control register is set to a 'l' if the corresponding INTEN bit of Interrupt Control-register is a 'l'. INTRQ pin keeps a 'low' till a logical OR of all INTFLGS is a '0' if the INTRQ bit of Port Z Control register is a 'l'. The timer INTFLG (TIINTFLG or T2INTFLG) is cleared by writing a 'l' into the corresponding Clear bit of Interrupt Control register. Refer to Section 10 as to Interrupt Control Register.

- 30 -

9.3 Example of Timer Application



Timer 1 (One-Shot or Free-Run mode can be selected)





Combination of Timer 1, 2



19. Interrupt Control Register

:

The Interrupt Control Register controls interruptions of Timer 1, Timer 2, Port X H/S and Port Y H/S. When a '1' is set to Bit 7 of Port Z Control register, the INTRQ pin keeps a 'low' until a logical OR of all INTFLGS of the Enabled Interrupts is a '0'. CXIN INTFLG or CYIN INTFLG is automatically cleared by Reading or Writing the corresponding Data register. Tl INTFLG or T2 INTFLG must be cleared by the software (by writing a 'l into the corresponding Clear Bit of the Interrupt Control Register).

	Bit 7	6	5	4	3	2	1	0	
F	CXIN Clear	CXIN Enable	CYIN Clear	CYIN Enable	T1 Clear	T 1 Enable	T 2 Clear	T 2 Enable	Write
∟F	CXIN Flag	CXIN Enable	CYIN Flag	CYIN Enable	T 1 Flag	T 1 Enable	T 2 Flag	T 2 Enable	Read
	INTE	N : () I	XIN En 2 Enab	able, C le	YIN En:	able,Tl	Enable	•	

INTFLG : CXIN Flag, CYIN Flag, T1 Flag, T2 Flag

- 32 -